
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001320                       # Number of seconds simulated
sim_ticks                                  1319996358                       # Number of ticks simulated
final_tick                                 1319996358                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 225070                       # Simulator instruction rate (inst/s)
host_op_rate                                   225069                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              132292370                       # Simulator tick rate (ticks/s)
host_mem_usage                                 697440                       # Number of bytes of host memory used
host_seconds                                     9.98                       # Real time elapsed on the host
sim_insts                                     2245707                       # Number of instructions simulated
sim_ops                                       2245707                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        118784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        376576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         11328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          5824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          5312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          4352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          4288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          4864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst          1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          5312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst          1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          5376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          4928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          4416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          4416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst           832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          5696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst          1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          5760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst           576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          5312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             601344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       118784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        11328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         4032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst         1472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst         4480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        147840                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu00.inst           1856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           5884                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data             91                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             83                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             68                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             67                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             76                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             83                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             84                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             77                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             69                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             69                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             89                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             90                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst              9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             83                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9396                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         89988127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        285285636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          8581842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          4412133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst          3054554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          4024254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst           630305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          3296979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst           242425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          3248494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           775760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          4218193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst           193940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          3684859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst          1115155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          4024254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst          1260610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          4072739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst           290910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          3733344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst           242425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          3345464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           193940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          3345464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           630305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          4169708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst          3393949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          4315163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst           969700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          4363648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           436365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          4024254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             455564893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     89988127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      8581842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst      3054554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst       630305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst       242425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       775760                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst       193940                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst      1115155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst      1260610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst       290910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst       242425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       193940                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       630305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst      3393949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst       969700                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       436365                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        112000309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        89988127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       285285636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         8581842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         4412133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst         3054554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         4024254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst          630305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         3296979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst          242425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         3248494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          775760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         4218193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst          193940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         3684859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst         1115155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         4024254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst         1260610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         4072739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst          290910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         3733344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst          242425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         3345464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          193940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         3345464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          630305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         4169708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst         3393949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         4315163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst          969700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         4363648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          436365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         4024254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            455564893                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                132065                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           73489                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5670                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              86909                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 66269                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           76.251021                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 26444                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               82                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          3624                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             2882                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            742                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          255                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1242                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     180024                       # DTB read hits
system.cpu00.dtb.read_misses                      618                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                 180642                       # DTB read accesses
system.cpu00.dtb.write_hits                    127497                       # DTB write hits
system.cpu00.dtb.write_misses                    1131                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                128628                       # DTB write accesses
system.cpu00.dtb.data_hits                     307521                       # DTB hits
system.cpu00.dtb.data_misses                     1749                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                 309270                       # DTB accesses
system.cpu00.itb.fetch_hits                    148773                       # ITB hits
system.cpu00.itb.fetch_misses                     157                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                148930                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               2236                       # Number of system calls
system.cpu00.numCycles                         985829                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            85670                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      1186268                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    132065                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            95595                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      699025                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 12700                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                521                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6205                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          550                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  148773                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2660                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           798321                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.485954                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.742578                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 581203     72.80%     72.80% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  16378      2.05%     74.85% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  17271      2.16%     77.02% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  16929      2.12%     79.14% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  37979      4.76%     83.90% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  15728      1.97%     85.87% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  18689      2.34%     88.21% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  11281      1.41%     89.62% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  82863     10.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             798321                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.133963                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.203320                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  92164                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              538766                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  129646                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               33119                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 4626                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              26435                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1753                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              1123235                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7290                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 4626                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 108003                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                 87695                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       214321                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  147068                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              236608                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              1104133                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2647                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                21814                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 1518                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               202437                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            756867                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1366810                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        1208722                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups          155801                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              668878                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  87989                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             4022                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1658                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  147885                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             179300                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            134997                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           31925                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          12032                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   967202                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              2740                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  950447                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1646                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined         99987                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        50115                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          365                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       798321                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.190557                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.949165                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            501209     62.78%     62.78% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             73332      9.19%     71.97% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             60802      7.62%     79.58% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             44968      5.63%     85.22% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             43229      5.41%     90.63% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             28365      3.55%     94.19% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             26919      3.37%     97.56% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             11624      1.46%     99.01% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              7873      0.99%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        798321                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4894     16.13%     16.13% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 4097     13.50%     29.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     29.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                  63      0.21%     29.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     29.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     29.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               5905     19.46%     49.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     49.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     49.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     49.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     49.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     49.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     49.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     49.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     49.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     49.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     49.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     49.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     49.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     49.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     49.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     49.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     49.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     49.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     49.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     49.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     49.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     49.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 9463     31.19%     80.50% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                5915     19.50%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              550814     57.95%     57.95% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              12787      1.35%     59.30% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     59.30% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             35722      3.76%     63.06% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 8      0.00%     63.06% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     63.06% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult            37106      3.90%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                16      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             183868     19.35%     86.31% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            130126     13.69%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               950447                       # Type of FU issued
system.cpu00.iq.rate                         0.964109                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     30337                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.031919                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          2487892                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          947100                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       813159                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads            243306                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes           123248                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses       116951                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               855811                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                124973                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          21095                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        18312                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           83                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          426                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        15471                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          220                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked         8926                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 4626                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                 21764                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               58051                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           1077461                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1453                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              179300                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             134997                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1572                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                  108                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents               57855                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          426                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1586                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         3124                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4710                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              942970                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts              180661                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            7477                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      107519                       # number of nop insts executed
system.cpu00.iew.exec_refs                     309297                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 110356                       # Number of branches executed
system.cpu00.iew.exec_stores                   128636                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.956525                       # Inst execution rate
system.cpu00.iew.wb_sent                       933808                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      930110                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  545113                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  776343                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.943480                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.702155                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        104195                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2375                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3946                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       781941                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.238710                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.325020                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       533618     68.24%     68.24% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        51303      6.56%     74.80% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        51293      6.56%     81.36% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        30070      3.85%     85.21% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        35800      4.58%     89.79% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         8931      1.14%     90.93% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12887      1.65%     92.58% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         4990      0.64%     93.22% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        53049      6.78%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       781941                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             968598                       # Number of instructions committed
system.cpu00.commit.committedOps               968598                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       280514                       # Number of memory references committed
system.cpu00.commit.loads                      160988                       # Number of loads committed
system.cpu00.commit.membars                      1038                       # Number of memory barriers committed
system.cpu00.commit.branches                   100131                       # Number of branches committed
system.cpu00.commit.fp_insts                   116058                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  792082                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              22221                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        98644     10.18%     10.18% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         503275     51.96%     62.14% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         12689      1.31%     63.45% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     63.45% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd        35480      3.66%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            8      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult        36935      3.81%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv           14      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        162026     16.73%     87.66% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       119527     12.34%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          968598                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               53049                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    1797694                       # The number of ROB reads
system.cpu00.rob.rob_writes                   2162087                       # The number of ROB writes
system.cpu00.timesIdled                          1405                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        187508                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                      76971                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                    869954                       # Number of Instructions Simulated
system.cpu00.committedOps                      869954                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.133197                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.133197                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.882459                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.882459                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                1138919                       # number of integer regfile reads
system.cpu00.int_regfile_writes                612524                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                  151787                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 102903                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  5093                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2252                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           11260                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         124.750526                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            229912                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           11388                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           20.188971                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        87205788                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   124.750526                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.974613                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.974613                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         1096614                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        1096614                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       142267                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        142267                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        85425                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        85425                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          955                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          955                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1101                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1101                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       227692                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         227692                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       227692                       # number of overall hits
system.cpu00.dcache.overall_hits::total        227692                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data         8249                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         8249                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        32978                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        32978                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          237                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          237                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           22                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        41227                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        41227                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        41227                       # number of overall misses
system.cpu00.dcache.overall_misses::total        41227                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data    414117576                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total    414117576                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   5493142046                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   5493142046                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      2659122                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      2659122                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       341550                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       341550                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   5907259622                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   5907259622                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   5907259622                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   5907259622                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       150516                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       150516                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       118403                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       118403                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1123                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1123                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       268919                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       268919                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       268919                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       268919                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.054805                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.054805                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.278523                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.278523                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.198826                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.198826                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.019590                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.019590                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.153306                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.153306                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.153306                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.153306                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 50202.154928                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 50202.154928                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 166569.896476                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 166569.896476                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 11219.924051                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 11219.924051                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data        15525                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total        15525                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 143286.186771                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 143286.186771                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 143286.186771                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 143286.186771                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       150143                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs            2717                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    55.260582                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks         8392                       # number of writebacks
system.cpu00.dcache.writebacks::total            8392                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         2868                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         2868                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        26694                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        26694                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          129                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          129                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        29562                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        29562                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        29562                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        29562                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data         5381                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total         5381                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         6284                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         6284                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          108                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          108                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           22                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           22                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        11665                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        11665                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        11665                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        11665                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data    240367986                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total    240367986                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   1162939111                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   1162939111                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       973728                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       973728                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data       314226                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total       314226                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   1403307097                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   1403307097                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   1403307097                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   1403307097                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.035750                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.035750                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.053073                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.053073                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.090604                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.090604                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.019590                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.019590                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.043377                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.043377                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.043377                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.043377                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 44669.761383                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 44669.761383                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 185063.512253                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 185063.512253                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data         9016                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9016                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data        14283                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total        14283                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 120300.651264                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 120300.651264                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 120300.651264                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 120300.651264                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7306                       # number of replacements
system.cpu00.icache.tags.tagsinuse         472.266180                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            139903                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7818                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           17.894986                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       809801388                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   472.266180                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.922395                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.922395                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          281                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          305350                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         305350                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       139903                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        139903                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       139903                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         139903                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       139903                       # number of overall hits
system.cpu00.icache.overall_hits::total        139903                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8863                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8863                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8863                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8863                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8863                       # number of overall misses
system.cpu00.icache.overall_misses::total         8863                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    674537637                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    674537637                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    674537637                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    674537637                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    674537637                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    674537637                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       148766                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       148766                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       148766                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       148766                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       148766                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       148766                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.059577                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.059577                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.059577                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.059577                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.059577                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.059577                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 76107.146226                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 76107.146226                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 76107.146226                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 76107.146226                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 76107.146226                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 76107.146226                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          927                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              23                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    40.304348                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7306                       # number of writebacks
system.cpu00.icache.writebacks::total            7306                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1045                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1045                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1045                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1045                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1045                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1045                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7818                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7818                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7818                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7818                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7818                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7818                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    489252351                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    489252351                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    489252351                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    489252351                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    489252351                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    489252351                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.052552                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.052552                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.052552                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.052552                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.052552                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.052552                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 62580.244436                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 62580.244436                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 62580.244436                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 62580.244436                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 62580.244436                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 62580.244436                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 45562                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           32897                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            1560                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              28790                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 23243                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           80.732893                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  5727                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups           129                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits               11                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses            118                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           34                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                      38845                       # DTB read hits
system.cpu01.dtb.read_misses                      429                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                  39274                       # DTB read accesses
system.cpu01.dtb.write_hits                     13680                       # DTB write hits
system.cpu01.dtb.write_misses                      27                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                 13707                       # DTB write accesses
system.cpu01.dtb.data_hits                      52525                       # DTB hits
system.cpu01.dtb.data_misses                      456                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                  52981                       # DTB accesses
system.cpu01.itb.fetch_hits                     40728                       # ITB hits
system.cpu01.itb.fetch_misses                      63                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                 40791                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                         160849                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            13341                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       262388                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     45562                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            28981                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       81280                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  3471                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        39254                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         1923                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                   40728                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 582                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples           137574                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            1.907250                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.791235                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  84829     61.66%     61.66% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   2821      2.05%     63.71% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   4779      3.47%     67.18% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   7186      5.22%     72.41% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                  13260      9.64%     82.05% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                   1996      1.45%     83.50% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   6751      4.91%     88.40% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   2691      1.96%     90.36% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                  13261      9.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total             137574                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.283259                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.631269                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  15330                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               37181                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   41432                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                3196                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                 1181                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               6146                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 566                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               243437                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                2427                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                 1181                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  17406                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  9467                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        24292                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   42454                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                3520                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               237655                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 316                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                  526                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                 1097                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  320                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands            156854                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              283139                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         270297                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups           12836                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps              128800                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  28054                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              773                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          757                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                   10544                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              40303                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores             15942                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            4769                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           3350                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   202946                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded              1438                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  196286                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             487                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         31659                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        15818                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved          250                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples       137574                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.426767                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.157247                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             84110     61.14%     61.14% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              7918      5.76%     66.89% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2             10248      7.45%     74.34% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              9266      6.74%     81.08% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              7419      5.39%     86.47% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5              6380      4.64%     91.11% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              8675      6.31%     97.41% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7              2016      1.47%     98.88% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8              1542      1.12%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total        137574                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  1351     24.28%     24.28% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     24.28% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     24.28% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                  65      1.17%     25.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     25.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     25.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                339      6.09%     31.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     31.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     31.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     31.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     31.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     31.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     31.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     31.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     31.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     31.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     31.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     31.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     31.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     31.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     31.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     31.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     31.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     31.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     31.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     31.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     31.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     31.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                 2302     41.37%     72.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                1507     27.08%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu              136685     69.64%     69.64% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                219      0.11%     69.75% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     69.75% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd              2939      1.50%     71.25% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     71.25% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     71.25% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult             1936      0.99%     72.23% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     72.23% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     72.23% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     72.23% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     72.23% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     72.23% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     72.23% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     72.23% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     72.23% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     72.23% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     72.23% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     72.23% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.23% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     72.23% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.23% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.23% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.23% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.23% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.23% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.23% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     72.23% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.23% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.23% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              40292     20.53%     92.76% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite             14211      7.24%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               196286                       # Type of FU issued
system.cpu01.iq.rate                         1.220312                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      5564                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.028346                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           512439                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          222599                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       181712                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads             23758                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes            13510                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses        10412                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               189623                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                 12223                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads           1957                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         5425                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         4070                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked          748                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                 1181                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  4191                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                 904                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            230171                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             246                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               40303                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts              15942                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              731                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   32                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                 862                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           68                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          341                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          823                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts               1164                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              194164                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               39274                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            2122                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       25787                       # number of nop insts executed
system.cpu01.iew.exec_refs                      52981                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  38942                       # Number of branches executed
system.cpu01.iew.exec_stores                    13707                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.207120                       # Inst execution rate
system.cpu01.iew.wb_sent                       193091                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      192124                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                  107361                       # num instructions producing a value
system.cpu01.iew.wb_consumers                  134330                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     1.194437                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.799233                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts         33652                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls          1188                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts            1006                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        93430                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     2.090496                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.894562                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        48681     52.10%     52.10% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1        10877     11.64%     63.75% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         5795      6.20%     69.95% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         2925      3.13%     73.08% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         3903      4.18%     77.26% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         4821      5.16%     82.42% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6         1186      1.27%     83.69% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         4696      5.03%     88.71% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8        10546     11.29%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        93430                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             195315                       # Number of instructions committed
system.cpu01.commit.committedOps               195315                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        46750                       # Number of memory references committed
system.cpu01.commit.loads                       34878                       # Number of loads committed
system.cpu01.commit.membars                       576                       # Number of memory barriers committed
system.cpu01.commit.branches                    35281                       # Number of branches committed
system.cpu01.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                  167116                       # Number of committed integer instructions.
system.cpu01.commit.function_calls               4362                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass        22594     11.57%     11.57% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu         120430     61.66%     73.23% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           153      0.08%     73.31% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     73.31% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         2878      1.47%     74.78% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     74.78% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     74.78% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult         1920      0.98%     75.76% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     75.76% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     75.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     75.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     75.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     75.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     75.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     75.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     75.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     75.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     75.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     75.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     75.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     75.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     75.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     75.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     75.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     75.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     75.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     75.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     75.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.76% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.76% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         35454     18.15%     93.91% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite        11886      6.09%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          195315                       # Class of committed instruction
system.cpu01.commit.bw_lim_events               10546                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     310395                       # The number of ROB reads
system.cpu01.rob.rob_writes                    462832                       # The number of ROB writes
system.cpu01.timesIdled                           210                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         23275                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     901950                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    172725                       # Number of Instructions Simulated
system.cpu01.committedOps                      172725                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.931243                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.931243                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             1.073833                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.073833                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 248330                       # number of integer regfile reads
system.cpu01.int_regfile_writes                136806                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                   11148                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                   8183                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                  1286                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                  578                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             910                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          36.508205                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             44853                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs            1029                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           43.588921                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    36.508205                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.285220                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.285220                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          119                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          193963                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         193963                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        33354                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         33354                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data        10549                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total        10549                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data          241                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total          241                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data          196                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data        43903                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          43903                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        43903                       # number of overall hits
system.cpu01.dcache.overall_hits::total         43903                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         2572                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         2572                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data         1048                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         1048                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           65                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           65                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           79                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           79                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         3620                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         3620                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         3620                       # number of overall misses
system.cpu01.dcache.overall_misses::total         3620                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data    115571826                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total    115571826                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data     85327813                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total     85327813                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data       691794                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total       691794                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data       786186                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total       786186                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data        84456                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total        84456                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data    200899639                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total    200899639                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data    200899639                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total    200899639                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        35926                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        35926                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data        11597                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total        11597                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data          306                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          306                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data          275                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          275                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        47523                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        47523                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        47523                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        47523                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.071592                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.071592                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.090368                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.090368                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.212418                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.212418                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.287273                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.287273                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.076174                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.076174                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.076174                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.076174                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 44934.613530                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 44934.613530                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 81419.668893                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 81419.668893                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 10642.984615                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 10642.984615                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data  9951.721519                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total  9951.721519                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 55497.137845                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 55497.137845                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 55497.137845                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 55497.137845                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         2285                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             104                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    21.971154                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          246                       # number of writebacks
system.cpu01.dcache.writebacks::total             246                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         1266                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         1266                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          589                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          589                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data            9                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         1855                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         1855                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         1855                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         1855                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data         1306                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total         1306                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          459                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          459                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           56                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           56                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           76                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           76                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data         1765                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total         1765                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data         1765                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total         1765                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     37053828                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     37053828                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     26034787                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     26034787                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       393714                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       393714                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data       696762                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total       696762                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data        79488                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total        79488                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     63088615                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     63088615                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     63088615                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     63088615                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.036353                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.036353                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.039579                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.039579                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.183007                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.183007                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.276364                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.276364                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.037140                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.037140                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.037140                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.037140                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 28371.996937                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 28371.996937                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 56720.668845                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 56720.668845                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  7030.607143                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7030.607143                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  9167.921053                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  9167.921053                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 35744.257790                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 35744.257790                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 35744.257790                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 35744.257790                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             689                       # number of replacements
system.cpu01.icache.tags.tagsinuse         118.638754                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             39334                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            1155                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           34.055411                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   118.638754                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.231716                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.231716                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1          208                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          258                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           82611                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          82611                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        39334                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         39334                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        39334                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          39334                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        39334                       # number of overall hits
system.cpu01.icache.overall_hits::total         39334                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         1394                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1394                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         1394                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1394                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         1394                       # number of overall misses
system.cpu01.icache.overall_misses::total         1394                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     85910382                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     85910382                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     85910382                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     85910382                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     85910382                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     85910382                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        40728                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        40728                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        40728                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        40728                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        40728                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        40728                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.034227                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.034227                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.034227                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.034227                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.034227                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.034227                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 61628.681492                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 61628.681492                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 61628.681492                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 61628.681492                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 61628.681492                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 61628.681492                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           27                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs    13.500000                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          689                       # number of writebacks
system.cpu01.icache.writebacks::total             689                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          239                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          239                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          239                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          239                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          239                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          239                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst         1155                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total         1155                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst         1155                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total         1155                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst         1155                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total         1155                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     63912078                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     63912078                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     63912078                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     63912078                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     63912078                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     63912078                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.028359                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.028359                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.028359                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.028359                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.028359                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.028359                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 55335.132468                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 55335.132468                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 55335.132468                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 55335.132468                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 55335.132468                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 55335.132468                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 20865                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           17282                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             879                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              15975                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                 10141                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           63.480438                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                  1532                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups            94                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             93                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                      17784                       # DTB read hits
system.cpu02.dtb.read_misses                      340                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                  18124                       # DTB read accesses
system.cpu02.dtb.write_hits                      6215                       # DTB write hits
system.cpu02.dtb.write_misses                      25                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                  6240                       # DTB write accesses
system.cpu02.dtb.data_hits                      23999                       # DTB hits
system.cpu02.dtb.data_misses                      365                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                  24364                       # DTB accesses
system.cpu02.itb.fetch_hits                     17789                       # ITB hits
system.cpu02.itb.fetch_misses                      67                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                 17856                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                          65520                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             7141                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       127532                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     20865                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches            11674                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       45093                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  1951                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         2072                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           72                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                   17789                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 436                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            55414                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            2.301440                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.005126                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  30987     55.92%     55.92% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                    997      1.80%     57.72% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                   1886      3.40%     61.12% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                   3853      6.95%     68.07% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                   5410      9.76%     77.84% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    513      0.93%     78.76% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                   2675      4.83%     83.59% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                   1795      3.24%     86.83% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                   7298     13.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              55414                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.318452                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.946459                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                   9496                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               25128                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   18272                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                1855                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  653                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved               1610                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 331                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts               117582                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1250                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  653                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  10583                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  6492                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        16212                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   18973                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                2491                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts               114882                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                 276                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                  516                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                  786                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                  228                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands             78078                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              146105                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         133314                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups           12785                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps               64243                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  13835                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              437                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          413                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                    6882                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              18061                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              7167                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads            2076                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores           2123                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                   100275                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               743                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                   97872                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             271                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         14962                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined         7415                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           70                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        55414                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.766196                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      2.316691                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             29882     53.93%     53.93% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              3476      6.27%     60.20% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              4108      7.41%     67.61% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3              4715      8.51%     76.12% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              3355      6.05%     82.17% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5              2860      5.16%     87.34% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6              5513      9.95%     97.28% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7               803      1.45%     98.73% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8               702      1.27%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         55414                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  1007     27.03%     27.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     27.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     27.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                  70      1.88%     28.90% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     28.90% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     28.90% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                335      8.99%     37.90% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     37.90% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     37.90% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     37.90% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     37.90% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     37.90% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     37.90% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     37.90% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     37.90% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     37.90% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     37.90% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     37.90% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     37.90% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     37.90% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     37.90% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     37.90% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     37.90% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     37.90% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     37.90% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     37.90% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     37.90% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.90% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     37.90% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                 1589     42.65%     80.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 725     19.46%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               67743     69.22%     69.22% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                177      0.18%     69.40% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     69.40% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd              2932      3.00%     72.40% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     72.40% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     72.40% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult             1928      1.97%     74.37% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     74.37% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     74.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     74.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     74.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     74.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     74.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     74.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     74.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     74.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     74.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     74.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     74.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     74.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.37% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              18683     19.09%     93.46% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              6405      6.54%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total                97872                       # Type of FU issued
system.cpu02.iq.rate                         1.493773                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      3726                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.038070                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           231323                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes          102449                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses        84783                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads             23832                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes            13552                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses        10411                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses                89337                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                 12257                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads            252                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         2375                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         1442                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked          817                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  653                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  2074                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                1158                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts            111249                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             189                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               18061                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               7167                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              405                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                    9                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                1139                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          138                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          516                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                654                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts               96808                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               18124                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            1064                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                       10231                       # number of nop insts executed
system.cpu02.iew.exec_refs                      24364                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  17752                       # Number of branches executed
system.cpu02.iew.exec_stores                     6240                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.477534                       # Inst execution rate
system.cpu02.iew.wb_sent                        95828                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                       95194                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   53537                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   66980                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     1.452900                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.799298                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts         15234                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           673                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             557                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        53087                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.797314                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.699512                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        30576     57.60%     57.60% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1         5514     10.39%     67.98% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         2591      4.88%     72.86% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         1396      2.63%     75.49% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         2721      5.13%     80.62% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         2773      5.22%     85.84% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          612      1.15%     86.99% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         3123      5.88%     92.88% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         3781      7.12%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        53087                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts              95414                       # Number of instructions committed
system.cpu02.commit.committedOps                95414                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        21411                       # Number of memory references committed
system.cpu02.commit.loads                       15686                       # Number of loads committed
system.cpu02.commit.membars                       314                       # Number of memory barriers committed
system.cpu02.commit.branches                    16091                       # Number of branches committed
system.cpu02.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                   80803                       # Number of committed integer instructions.
system.cpu02.commit.function_calls               1094                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass         9362      9.81%      9.81% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          59411     62.27%     72.08% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           115      0.12%     72.20% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     72.20% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         2878      3.02%     75.22% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     75.22% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     75.22% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult         1920      2.01%     77.23% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     77.23% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     77.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     77.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     77.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     77.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     77.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     77.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     77.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     77.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     77.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     77.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     77.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     77.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     77.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     77.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     77.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     77.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     77.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     77.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     77.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.23% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         16000     16.77%     94.00% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         5728      6.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total           95414                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                3781                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     158940                       # The number of ROB reads
system.cpu02.rob.rob_writes                    223601                       # The number of ROB writes
system.cpu02.timesIdled                           158                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                         10106                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     956747                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                     86056                       # Number of Instructions Simulated
system.cpu02.committedOps                       86056                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.761365                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.761365                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.313431                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.313431                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                 124720                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 64205                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                   11136                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                   8175                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   268                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   87                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             344                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          34.610382                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             20575                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             458                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           44.923581                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    34.610382                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.270394                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.270394                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          114                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           90688                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          90688                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        15441                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         15441                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         4733                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         4733                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           43                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           43                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           20                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data        20174                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          20174                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        20174                       # number of overall hits
system.cpu02.dcache.overall_hits::total         20174                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         1310                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         1310                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data          953                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total          953                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           12                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data           18                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         2263                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         2263                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         2263                       # number of overall misses
system.cpu02.dcache.overall_misses::total         2263                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data     95871222                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total     95871222                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data     87652772                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total     87652772                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       250884                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       250884                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data       192510                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total       192510                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data        38502                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total        38502                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data    183523994                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total    183523994                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data    183523994                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total    183523994                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        16751                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        16751                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         5686                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         5686                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        22437                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        22437                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        22437                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        22437                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.078204                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.078204                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.167605                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.167605                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.218182                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.218182                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.473684                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.473684                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.100860                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.100860                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.100860                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.100860                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 73184.138931                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 73184.138931                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 91975.626443                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 91975.626443                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data        20907                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total        20907                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data        10695                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total        10695                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 81097.655325                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 81097.655325                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 81097.655325                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 81097.655325                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         2305                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             103                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    22.378641                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          207                       # number of writebacks
system.cpu02.dcache.writebacks::total             207                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data          864                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total          864                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          600                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          600                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data            4                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         1464                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         1464                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         1464                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         1464                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data          446                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total          446                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          353                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          353                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            8                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data           18                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total           18                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data          799                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total          799                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data          799                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total          799                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     28385910                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     28385910                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     24477322                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     24477322                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        54648                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        54648                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data       171396                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total       171396                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data        37260                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total        37260                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     52863232                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     52863232                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     52863232                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     52863232                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.026625                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.026625                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.062082                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.062082                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.145455                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.145455                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.473684                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.473684                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.035611                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.035611                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.035611                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.035611                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 63645.538117                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 63645.538117                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 69340.855524                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 69340.855524                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         6831                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6831                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         9522                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         9522                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 66161.742178                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 66161.742178                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 66161.742178                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 66161.742178                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements             253                       # number of replacements
system.cpu02.icache.tags.tagsinuse         114.761394                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             16931                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             712                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           23.779494                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   114.761394                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.224143                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.224143                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          381                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           36282                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          36282                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        16931                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         16931                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        16931                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          16931                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        16931                       # number of overall hits
system.cpu02.icache.overall_hits::total         16931                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst          854                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          854                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst          854                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          854                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst          854                       # number of overall misses
system.cpu02.icache.overall_misses::total          854                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     48687636                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     48687636                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     48687636                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     48687636                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     48687636                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     48687636                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        17785                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        17785                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        17785                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        17785                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        17785                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        17785                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.048018                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.048018                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.048018                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.048018                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.048018                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.048018                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 57011.283372                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 57011.283372                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 57011.283372                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 57011.283372                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 57011.283372                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 57011.283372                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs          136                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               4                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs           34                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks          253                       # number of writebacks
system.cpu02.icache.writebacks::total             253                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst          142                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total          142                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst          142                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total          142                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst          142                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total          142                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          712                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          712                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          712                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          712                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          712                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          712                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     34948632                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     34948632                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     34948632                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     34948632                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     34948632                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     34948632                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.040034                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.040034                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.040034                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.040034                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.040034                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.040034                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 49085.157303                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 49085.157303                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 49085.157303                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 49085.157303                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 49085.157303                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 49085.157303                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                  7178                       # Number of BP lookups
system.cpu03.branchPred.condPredicted            5704                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             664                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups               5826                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                  1910                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           32.784071                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   549                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            65                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             65                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                       6070                       # DTB read hits
system.cpu03.dtb.read_misses                      325                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                   6395                       # DTB read accesses
system.cpu03.dtb.write_hits                      3225                       # DTB write hits
system.cpu03.dtb.write_misses                      26                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                  3251                       # DTB write accesses
system.cpu03.dtb.data_hits                       9295                       # DTB hits
system.cpu03.dtb.data_misses                      351                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                   9646                       # DTB accesses
system.cpu03.itb.fetch_hits                      5946                       # ITB hits
system.cpu03.itb.fetch_misses                      71                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                  6017                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                          75409                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             5010                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                        55630                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                      7178                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches             2459                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       19155                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  1489                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                 82                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles        41025                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         1893                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                    5946                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 295                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            67939                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.818823                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.256196                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  58718     86.43%     86.43% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                    531      0.78%     87.21% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                    640      0.94%     88.15% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                    760      1.12%     89.27% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                   1156      1.70%     90.97% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    317      0.47%     91.44% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                    417      0.61%     92.05% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                    372      0.55%     92.60% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   5028      7.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              67939                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.095188                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.737710                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                   6967                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               12277                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                    5979                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                1182                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  509                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                616                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 242                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts                47780                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 965                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  509                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                   7639                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  7140                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         3711                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                    6427                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                1488                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts                45773                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                 294                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                  411                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                  466                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                   63                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands             33791                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups               65347                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups          52477                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups           12866                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps               22216                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  11575                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              105                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           87                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    4190                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads               6240                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              4028                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             254                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            112                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                    41205                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               101                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                   38759                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             267                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         12436                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined         6324                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        67939                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.570497                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.632980                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             58285     85.79%     85.79% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              1795      2.64%     88.43% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              1350      1.99%     90.42% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              1072      1.58%     92.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              1340      1.97%     93.97% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5               918      1.35%     95.32% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              1799      2.65%     97.97% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7               736      1.08%     99.05% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8               644      0.95%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         67939                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                   977     49.95%     49.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     49.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     49.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                  75      3.83%     53.78% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     53.78% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     53.78% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                368     18.81%     72.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     72.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     72.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     72.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     72.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     72.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     72.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     72.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     72.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     72.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     72.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     72.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     72.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     72.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     72.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     72.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     72.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     72.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     72.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     72.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     72.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     72.60% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                  419     21.42%     94.02% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 117      5.98%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               23709     61.17%     61.18% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                188      0.49%     61.67% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     61.67% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd              2941      7.59%     69.25% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     69.25% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     69.25% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult             1929      4.98%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead               6625     17.09%     91.32% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              3363      8.68%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total                38759                       # Type of FU issued
system.cpu03.iq.rate                         0.513984                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      1956                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.050466                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           123775                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes           40138                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses        26054                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads             23905                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes            13624                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses        10396                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses                28404                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                 12307                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads            206                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         1783                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         1213                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked          795                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  509                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  1811                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                1542                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts             42806                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             194                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts                6240                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               4028                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               79                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   10                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                1520                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          107                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          406                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                513                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts               37889                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts                6395                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             870                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                        1500                       # number of nop insts executed
system.cpu03.iew.exec_refs                       9646                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                   4935                       # Number of branches executed
system.cpu03.iew.exec_stores                     3251                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.502447                       # Inst execution rate
system.cpu03.iew.wb_sent                        37004                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                       36450                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   21502                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   30470                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     0.483364                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.705678                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts         12605                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls            76                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             429                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        25009                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.190411                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.495095                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        18773     75.06%     75.06% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1          896      3.58%     78.65% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         1144      4.57%     83.22% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3          620      2.48%     85.70% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4          625      2.50%     88.20% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5          252      1.01%     89.21% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          207      0.83%     90.04% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7          211      0.84%     90.88% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         2281      9.12%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        25009                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts              29771                       # Number of instructions committed
system.cpu03.commit.committedOps                29771                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                         7272                       # Number of memory references committed
system.cpu03.commit.loads                        4457                       # Number of loads committed
system.cpu03.commit.membars                        16                       # Number of memory barriers committed
system.cpu03.commit.branches                     3530                       # Number of branches committed
system.cpu03.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   24222                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                219                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass          905      3.04%      3.04% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          16666     55.98%     59.02% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           113      0.38%     59.40% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     59.40% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         2878      9.67%     69.07% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     69.07% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     69.07% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult         1920      6.45%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead          4473     15.02%     90.54% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         2816      9.46%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total           29771                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                2281                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                      64272                       # The number of ROB reads
system.cpu03.rob.rob_writes                     86644                       # The number of ROB writes
system.cpu03.timesIdled                           120                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          7470                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     987390                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     28870                       # Number of Instructions Simulated
system.cpu03.committedOps                       28870                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             2.612019                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       2.612019                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.382846                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.382846                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                  44502                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 20289                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                   11141                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                   8159                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   103                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             303                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          32.682472                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs              6200                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             413                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           15.012107                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    32.682472                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.255332                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.255332                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          110                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           32361                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          32361                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data         3916                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          3916                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         2292                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         2292                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           23                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           12                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           12                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data         6208                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           6208                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data         6208                       # number of overall hits
system.cpu03.dcache.overall_hits::total          6208                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         1219                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         1219                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data          501                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          501                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            4                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data           10                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         1720                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         1720                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         1720                       # number of overall misses
system.cpu03.dcache.overall_misses::total         1720                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data     93823164                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total     93823164                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data     68865105                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total     68865105                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       162702                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       162702                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data       117990                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total       117990                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data    162688269                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total    162688269                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data    162688269                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total    162688269                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data         5135                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         5135                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         2793                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         2793                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data         7928                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         7928                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data         7928                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         7928                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.237390                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.237390                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.179377                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.179377                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.454545                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.454545                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.216953                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.216953                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.216953                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.216953                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 76967.320755                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 76967.320755                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 137455.299401                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 137455.299401                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 40675.500000                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 40675.500000                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data        11799                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total        11799                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 94586.202907                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 94586.202907                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 94586.202907                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 94586.202907                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         2085                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs              91                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    22.912088                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          167                       # number of writebacks
system.cpu03.dcache.writebacks::total             167                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data          867                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total          867                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          379                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          379                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data            1                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         1246                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         1246                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         1246                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         1246                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data          352                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total          352                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          122                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          122                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            3                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data           10                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data          474                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total          474                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data          474                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total          474                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     26146584                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     26146584                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     17278688                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     17278688                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        14904                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        14904                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data       105570                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total       105570                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     43425272                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     43425272                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     43425272                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     43425272                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.068549                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.068549                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.043681                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.043681                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.059788                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.059788                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.059788                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.059788                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 74280.068182                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 74280.068182                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 141628.590164                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 141628.590164                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data        10557                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total        10557                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 91614.497890                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 91614.497890                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 91614.497890                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 91614.497890                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements              85                       # number of replacements
system.cpu03.icache.tags.tagsinuse         104.575969                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs              5375                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             483                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           11.128364                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   104.575969                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.204250                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.204250                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           12371                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          12371                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst         5375                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total          5375                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst         5375                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total           5375                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst         5375                       # number of overall hits
system.cpu03.icache.overall_hits::total          5375                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst          569                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          569                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst          569                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          569                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst          569                       # number of overall misses
system.cpu03.icache.overall_misses::total          569                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     29781918                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     29781918                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     29781918                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     29781918                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     29781918                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     29781918                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst         5944                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total         5944                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst         5944                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total         5944                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst         5944                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total         5944                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.095727                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.095727                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.095727                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.095727                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.095727                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.095727                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 52340.804921                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 52340.804921                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 52340.804921                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 52340.804921                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 52340.804921                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 52340.804921                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs           36                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks           85                       # number of writebacks
system.cpu03.icache.writebacks::total              85                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           86                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           86                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           86                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          483                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          483                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          483                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          483                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          483                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          483                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     22768344                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     22768344                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     22768344                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     22768344                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     22768344                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     22768344                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.081258                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.081258                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.081258                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.081258                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.081258                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.081258                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 47139.428571                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 47139.428571                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 47139.428571                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 47139.428571                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 47139.428571                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 47139.428571                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                  7038                       # Number of BP lookups
system.cpu04.branchPred.condPredicted            5610                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             620                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups               5707                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                  1911                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           33.485194                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   547                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            69                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             69                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                       6081                       # DTB read hits
system.cpu04.dtb.read_misses                      305                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                   6386                       # DTB read accesses
system.cpu04.dtb.write_hits                      3156                       # DTB write hits
system.cpu04.dtb.write_misses                      25                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                  3181                       # DTB write accesses
system.cpu04.dtb.data_hits                       9237                       # DTB hits
system.cpu04.dtb.data_misses                      330                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                   9567                       # DTB accesses
system.cpu04.itb.fetch_hits                      5847                       # ITB hits
system.cpu04.itb.fetch_misses                      68                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                  5915                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                          71909                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             4526                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                        54467                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                      7038                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches             2458                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       19304                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  1397                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles        38927                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         1973                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                    5847                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 254                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            65460                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.832065                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.267769                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  56380     86.13%     86.13% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                    539      0.82%     86.95% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                    633      0.97%     87.92% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                    748      1.14%     89.06% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                   1169      1.79%     90.85% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    329      0.50%     91.35% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                    423      0.65%     92.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                    353      0.54%     92.54% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   4886      7.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              65460                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.097874                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.757443                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                   6597                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               12410                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                    5898                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                1144                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  484                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                579                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 220                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts                47004                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 911                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  484                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                   7268                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  6870                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         3978                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                    6307                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                1626                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts                45083                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 285                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                  443                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                  569                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                   85                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands             33378                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups               64408                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups          51736                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups           12668                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps               22086                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  11292                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts               96                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           82                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    4236                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads               6094                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              3914                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             264                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            133                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                    40616                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded                96                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                   38410                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             264                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         12025                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined         6037                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        65460                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.586771                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.652757                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0             55923     85.43%     85.43% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              1720      2.63%     88.06% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              1332      2.03%     90.09% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              1108      1.69%     91.79% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              1329      2.03%     93.82% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5               889      1.36%     95.17% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              1813      2.77%     97.94% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7               705      1.08%     99.02% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8               641      0.98%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         65460                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                   972     49.29%     49.29% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     49.29% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     49.29% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                  80      4.06%     53.35% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     53.35% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     53.35% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                364     18.46%     71.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     71.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     71.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     71.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     71.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     71.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     71.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     71.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     71.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     71.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     71.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     71.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     71.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     71.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     71.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     71.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     71.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     71.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     71.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     71.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     71.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     71.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                  450     22.82%     94.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 106      5.38%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               23454     61.06%     61.07% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                191      0.50%     61.57% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     61.57% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd              2925      7.62%     69.19% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     69.19% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     69.19% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult             1928      5.02%     74.20% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     74.20% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     74.20% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     74.20% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     74.20% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     74.20% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     74.20% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     74.20% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     74.20% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     74.20% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     74.20% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     74.20% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.20% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     74.20% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.20% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.20% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.20% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.20% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.20% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.20% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     74.20% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.20% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.20% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead               6623     17.24%     91.45% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              3285      8.55%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total                38410                       # Type of FU issued
system.cpu04.iq.rate                         0.534147                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      1972                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.051341                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           120587                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes           39399                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        25675                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads             23929                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes            13358                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses        10366                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                28049                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                 12329                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads            202                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         1681                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         1124                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked          915                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  484                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  1662                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                1317                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts             42174                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             155                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts                6094                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               3914                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               76                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   11                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                1298                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          124                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          368                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                492                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts               37542                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts                6386                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             868                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                        1462                       # number of nop insts executed
system.cpu04.iew.exec_refs                       9567                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                   4847                       # Number of branches executed
system.cpu04.iew.exec_stores                     3181                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.522077                       # Inst execution rate
system.cpu04.iew.wb_sent                        36548                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       36041                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   21356                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   30349                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     0.501203                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.703681                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts         12015                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls            77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             406                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        24709                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.196487                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.501441                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        18523     74.96%     74.96% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1          893      3.61%     78.58% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         1123      4.54%     83.12% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3          631      2.55%     85.68% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4          599      2.42%     88.10% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5          252      1.02%     89.12% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          208      0.84%     89.96% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7          212      0.86%     90.82% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         2268      9.18%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        24709                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              29564                       # Number of instructions committed
system.cpu04.commit.committedOps                29564                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                         7203                       # Number of memory references committed
system.cpu04.commit.loads                        4413                       # Number of loads committed
system.cpu04.commit.membars                        17                       # Number of memory barriers committed
system.cpu04.commit.branches                     3498                       # Number of branches committed
system.cpu04.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   24041                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                216                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass          881      2.98%      2.98% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          16552     55.99%     58.97% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           113      0.38%     59.35% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     59.35% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         2878      9.73%     69.08% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     69.08% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult         1920      6.49%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead          4430     14.98%     90.56% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         2790      9.44%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           29564                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                2268                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                      63214                       # The number of ROB reads
system.cpu04.rob.rob_writes                     84967                       # The number of ROB writes
system.cpu04.timesIdled                           116                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          6449                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     990890                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     28687                       # Number of Instructions Simulated
system.cpu04.committedOps                       28687                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             2.506675                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       2.506675                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.398935                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.398935                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                  44061                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 20033                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                   11116                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                   8126                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   110                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             298                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          29.853271                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              6109                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             405                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           15.083951                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    29.853271                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.233229                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.233229                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          107                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           31822                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          31822                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data         3836                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          3836                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         2275                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         2275                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           23                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           12                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           12                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data         6111                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           6111                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data         6111                       # number of overall hits
system.cpu04.dcache.overall_hits::total          6111                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         1193                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         1193                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          493                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          493                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            3                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data           10                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         1686                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         1686                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         1686                       # number of overall misses
system.cpu04.dcache.overall_misses::total         1686                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data     96519546                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total     96519546                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data     71217451                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total     71217451                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       134136                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       134136                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data       204930                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total       204930                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data    167736997                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total    167736997                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data    167736997                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total    167736997                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data         5029                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         5029                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         2768                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         2768                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data         7797                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         7797                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data         7797                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         7797                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.237224                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.237224                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.178107                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.178107                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.115385                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.115385                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.454545                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.454545                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.216237                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.216237                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.216237                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.216237                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 80904.900251                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 80904.900251                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 144457.304260                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 144457.304260                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data        44712                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total        44712                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data        20493                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total        20493                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 99488.135824                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 99488.135824                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 99488.135824                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 99488.135824                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         2374                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             106                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    22.396226                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          186                       # number of writebacks
system.cpu04.dcache.writebacks::total             186                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data          844                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total          844                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          381                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          381                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data            1                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         1225                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         1225                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         1225                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         1225                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data          349                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total          349                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          112                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          112                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data           10                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data          461                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total          461                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data          461                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total          461                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     27675486                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     27675486                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     17533301                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     17533301                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data       192510                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total       192510                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     45208787                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     45208787                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     45208787                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     45208787                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.069397                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.069397                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.040462                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.040462                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.059125                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.059125                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.059125                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.059125                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 79299.386819                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 79299.386819                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 156547.330357                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 156547.330357                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data        19251                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total        19251                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 98066.783080                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 98066.783080                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 98066.783080                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 98066.783080                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements              54                       # number of replacements
system.cpu04.icache.tags.tagsinuse          95.270876                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs              5344                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             435                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           12.285057                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    95.270876                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.186076                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.186076                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          306                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           12129                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          12129                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst         5344                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          5344                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst         5344                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           5344                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst         5344                       # number of overall hits
system.cpu04.icache.overall_hits::total          5344                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          503                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          503                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          503                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          503                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          503                       # number of overall misses
system.cpu04.icache.overall_misses::total          503                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     24125850                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     24125850                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     24125850                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     24125850                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     24125850                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     24125850                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst         5847                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         5847                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst         5847                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         5847                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst         5847                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         5847                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.086027                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.086027                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.086027                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.086027                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.086027                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.086027                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 47963.916501                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 47963.916501                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 47963.916501                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 47963.916501                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 47963.916501                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 47963.916501                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks           54                       # number of writebacks
system.cpu04.icache.writebacks::total              54                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           68                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           68                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           68                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          435                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          435                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          435                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          435                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          435                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          435                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     18056196                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     18056196                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     18056196                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     18056196                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     18056196                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     18056196                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.074397                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.074397                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.074397                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.074397                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.074397                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.074397                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 41508.496552                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 41508.496552                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 41508.496552                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 41508.496552                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 41508.496552                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 41508.496552                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                 28778                       # Number of BP lookups
system.cpu05.branchPred.condPredicted           22530                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect            1297                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups              20409                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                 14163                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           69.395855                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                  2704                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups           121                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses            121                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                      22586                       # DTB read hits
system.cpu05.dtb.read_misses                      399                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                  22985                       # DTB read accesses
system.cpu05.dtb.write_hits                      7280                       # DTB write hits
system.cpu05.dtb.write_misses                      35                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                  7315                       # DTB write accesses
system.cpu05.dtb.data_hits                      29866                       # DTB hits
system.cpu05.dtb.data_misses                      434                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                  30300                       # DTB accesses
system.cpu05.itb.fetch_hits                     25223                       # ITB hits
system.cpu05.itb.fetch_misses                      75                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                 25298                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                          71181                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             9130                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                       166784                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                     28778                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches            16867                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       51608                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  2865                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 43                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         1953                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                   25223                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 527                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            64176                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            2.598853                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.032012                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  31561     49.18%     49.18% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                   1593      2.48%     51.66% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                   2839      4.42%     56.08% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                   4657      7.26%     63.34% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                   7446     11.60%     74.94% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    826      1.29%     76.23% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                   4285      6.68%     82.91% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                   1834      2.86%     85.77% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   9135     14.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              64176                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.404293                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      2.343097                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                  11616                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               24379                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                   25043                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                2135                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  993                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved               2868                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 454                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts               151343                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                1922                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  993                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                  12996                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  7822                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles        14076                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                   25689                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                2590                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts               146933                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                 332                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                  500                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                  786                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                  375                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands             98457                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups              180200                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups         167406                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups           12787                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps               76293                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  22164                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              496                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          467                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    7688                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads              23775                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              9017                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads            2328                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores           2261                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                   126605                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               817                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                  120841                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             339                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         25102                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        12820                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved          236                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        64176                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       1.882962                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      2.320962                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             31781     49.52%     49.52% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              4494      7.00%     56.52% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              6457     10.06%     66.59% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              5428      8.46%     75.04% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              4117      6.42%     81.46% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5              3701      5.77%     87.23% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              6059      9.44%     96.67% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7              1290      2.01%     98.68% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8               849      1.32%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         64176                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  1075     29.66%     29.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     29.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     29.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                  75      2.07%     31.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     31.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     31.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                325      8.97%     40.69% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     40.69% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     40.69% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     40.69% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     40.69% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     40.69% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     40.69% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     40.69% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     40.69% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     40.69% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     40.69% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     40.69% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     40.69% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     40.69% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     40.69% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     40.69% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     40.69% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     40.69% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     40.69% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     40.69% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     40.69% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.69% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     40.69% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                 1427     39.37%     80.06% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 723     19.94%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               84568     69.98%     69.99% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                185      0.15%     70.14% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     70.14% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd              2933      2.43%     72.57% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     72.57% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     72.57% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult             1935      1.60%     74.17% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     74.17% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     74.17% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     74.17% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     74.17% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     74.17% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     74.17% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     74.17% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     74.17% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     74.17% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     74.17% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     74.17% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.17% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     74.17% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.17% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.17% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.17% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.17% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.17% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.17% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     74.17% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.17% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.17% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead              23614     19.54%     93.71% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              7602      6.29%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total               120841                       # Type of FU issued
system.cpu05.iq.rate                         1.697658                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      3625                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.029998                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           286027                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes          139110                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses       107019                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads             23795                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes            13446                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses        10411                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses               112223                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                 12239                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads            563                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         4538                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         2811                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked          779                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  993                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  3276                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                1338                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts            141696                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             323                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts               23775                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               9017                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              440                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   18                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                1311                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          293                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          715                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts               1008                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts              119261                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts               22985                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts            1580                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                       14274                       # number of nop insts executed
system.cpu05.iew.exec_refs                      30300                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                  23397                       # Number of branches executed
system.cpu05.iew.exec_stores                     7315                       # Number of stores executed
system.cpu05.iew.exec_rate                   1.675461                       # Inst execution rate
system.cpu05.iew.wb_sent                       118200                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                      117430                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   66791                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   83207                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     1.649738                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.802709                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts         25998                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           581                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             858                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        60318                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.894509                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.791747                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        33800     56.04%     56.04% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1         6665     11.05%     67.09% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         3231      5.36%     72.44% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3         1647      2.73%     75.17% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         2169      3.60%     78.77% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         3400      5.64%     84.41% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          639      1.06%     85.47% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7         3441      5.70%     91.17% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         5326      8.83%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        60318                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts             114273                       # Number of instructions committed
system.cpu05.commit.committedOps               114273                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                        25443                       # Number of memory references committed
system.cpu05.commit.loads                       19237                       # Number of loads committed
system.cpu05.commit.membars                       269                       # Number of memory barriers committed
system.cpu05.commit.branches                    20535                       # Number of branches committed
system.cpu05.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   97176                       # Number of committed integer instructions.
system.cpu05.commit.function_calls               1619                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass        11957     10.46%     10.46% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          71684     62.73%     73.19% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           115      0.10%     73.29% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     73.29% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         2878      2.52%     75.81% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     75.81% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     75.81% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult         1920      1.68%     77.49% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     77.49% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     77.49% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     77.49% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     77.49% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     77.49% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     77.49% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     77.49% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     77.49% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     77.49% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     77.49% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     77.49% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     77.49% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     77.49% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     77.49% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     77.49% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     77.49% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     77.49% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     77.49% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     77.49% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     77.49% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.49% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.49% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead         19506     17.07%     94.56% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         6213      5.44%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total          114273                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                5326                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                     193872                       # The number of ROB reads
system.cpu05.rob.rob_writes                    284381                       # The number of ROB writes
system.cpu05.timesIdled                           144                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          7005                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     952551                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                    102320                       # Number of Instructions Simulated
system.cpu05.committedOps                      102320                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.695670                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.695670                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             1.437462                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       1.437462                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                 150893                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 80787                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                   11144                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                   8170                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   640                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                  198                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             517                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          28.747577                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             24647                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             630                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           39.122222                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    28.747577                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.224590                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.224590                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          113                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses          111126                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses         111126                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data        19278                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         19278                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         5173                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         5173                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           85                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           85                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           50                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           50                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data        24451                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          24451                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data        24451                       # number of overall hits
system.cpu05.dcache.overall_hits::total         24451                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         1938                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1938                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          947                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          947                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           31                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           31                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data           32                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           32                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         2885                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2885                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         2885                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2885                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data    104373954                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total    104373954                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     90695740                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     90695740                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       389988                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       389988                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data       311742                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total       311742                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data        53406                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total        53406                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data    195069694                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total    195069694                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data    195069694                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total    195069694                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data        21216                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        21216                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         6120                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         6120                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data          116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data        27336                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        27336                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data        27336                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        27336                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.091346                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.091346                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.154739                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.154739                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.267241                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.267241                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.390244                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.390244                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.105538                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.105538                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.105538                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.105538                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 53856.529412                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 53856.529412                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 95771.636748                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 95771.636748                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 12580.258065                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 12580.258065                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data  9741.937500                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total  9741.937500                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 67615.145234                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 67615.145234                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 67615.145234                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 67615.145234                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         2518                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             121                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    20.809917                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          240                       # number of writebacks
system.cpu05.dcache.writebacks::total             240                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data         1119                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total         1119                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          575                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          575                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data            7                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1694                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1694                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1694                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1694                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data          819                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total          819                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          372                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          372                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data           24                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total           24                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data           32                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total           32                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data         1191                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total         1191                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data         1191                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total         1191                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     31649886                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     31649886                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     24815144                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     24815144                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data       187542                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total       187542                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data       274482                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total       274482                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data        50922                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total        50922                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     56465030                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     56465030                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     56465030                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     56465030                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.038603                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.038603                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.060784                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.060784                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.206897                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.206897                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.390244                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.390244                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.043569                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.043569                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.043569                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.043569                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 38644.549451                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 38644.549451                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 66707.376344                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 66707.376344                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data  7814.250000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7814.250000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  8577.562500                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  8577.562500                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 47409.764903                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 47409.764903                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 47409.764903                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 47409.764903                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             459                       # number of replacements
system.cpu05.icache.tags.tagsinuse         102.537314                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs             24141                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             938                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           25.736674                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   102.537314                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.200268                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.200268                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          397                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           51384                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          51384                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst        24141                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         24141                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst        24141                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          24141                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst        24141                       # number of overall hits
system.cpu05.icache.overall_hits::total         24141                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst         1082                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1082                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst         1082                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1082                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst         1082                       # number of overall misses
system.cpu05.icache.overall_misses::total         1082                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     38280924                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     38280924                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     38280924                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     38280924                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     38280924                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     38280924                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst        25223                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        25223                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst        25223                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        25223                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst        25223                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        25223                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.042897                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.042897                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.042897                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.042897                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.042897                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.042897                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 35379.781885                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 35379.781885                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 35379.781885                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 35379.781885                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 35379.781885                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 35379.781885                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs           27                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs    13.500000                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks          459                       # number of writebacks
system.cpu05.icache.writebacks::total             459                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst          144                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total          144                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst          144                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total          144                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst          144                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total          144                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          938                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          938                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          938                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          938                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          938                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          938                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     28907550                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     28907550                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     28907550                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     28907550                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     28907550                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     28907550                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.037188                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.037188                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.037188                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.037188                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.037188                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.037188                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 30818.283582                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 30818.283582                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 30818.283582                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 30818.283582                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 30818.283582                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 30818.283582                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                  9343                       # Number of BP lookups
system.cpu06.branchPred.condPredicted            7357                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             652                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups               7719                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                  3037                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           39.344475                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                   808                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups            80                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses             79                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                       6365                       # DTB read hits
system.cpu06.dtb.read_misses                      333                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                   6698                       # DTB read accesses
system.cpu06.dtb.write_hits                      3235                       # DTB write hits
system.cpu06.dtb.write_misses                      27                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                  3262                       # DTB write accesses
system.cpu06.dtb.data_hits                       9600                       # DTB hits
system.cpu06.dtb.data_misses                      360                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                   9960                       # DTB accesses
system.cpu06.itb.fetch_hits                      7055                       # ITB hits
system.cpu06.itb.fetch_misses                      63                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                  7118                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                          75415                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             4796                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                        64239                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                      9343                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches             3846                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       21714                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  1467                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                 36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        39913                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         1960                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                    7055                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 273                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            69161                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.928833                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.351789                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  58067     83.96%     83.96% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                    809      1.17%     85.13% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                    892      1.29%     86.42% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                    814      1.18%     87.60% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                   1660      2.40%     90.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    335      0.48%     90.48% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                    458      0.66%     91.14% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                    867      1.25%     92.40% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                   5259      7.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              69161                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.123888                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.851807                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                   6811                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               13015                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                    7770                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                1148                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  504                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved                843                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 233                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts                55934                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 938                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  504                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                   7507                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  7268                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         4217                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                    8165                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                1587                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts                53824                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                 291                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                  373                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                  399                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                  266                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands             39196                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups               75746                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups          62949                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups           12793                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps               27509                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  11687                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              124                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          104                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    4246                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads               6487                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              3980                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             270                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            167                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                    48377                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               125                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                   45970                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             274                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         12641                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined         6270                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           37                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        69161                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.664681                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.731127                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             57822     83.60%     83.60% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              1783      2.58%     86.18% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              1804      2.61%     88.79% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              1078      1.56%     90.35% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              1568      2.27%     92.62% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5              1609      2.33%     94.94% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              2106      3.05%     97.99% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7               736      1.06%     99.05% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8               655      0.95%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         69161                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  1056     51.44%     51.44% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     51.44% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     51.44% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                  84      4.09%     55.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     55.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     55.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                358     17.44%     72.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     72.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     72.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     72.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     72.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     72.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     72.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     72.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     72.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     72.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     72.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     72.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     72.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     72.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     72.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     72.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     72.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     72.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     72.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     72.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     72.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     72.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                  436     21.24%     94.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 119      5.80%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               30609     66.58%     66.59% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                181      0.39%     66.99% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     66.99% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd              2942      6.40%     73.39% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     73.39% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     73.39% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult             1929      4.20%     77.58% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     77.58% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     77.58% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     77.58% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     77.58% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     77.58% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     77.58% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     77.58% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     77.58% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     77.58% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     77.58% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     77.58% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.58% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     77.58% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.58% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.58% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.58% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.58% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.58% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.58% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     77.58% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.58% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.58% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead               6933     15.08%     92.66% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              3372      7.34%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total                45970                       # Type of FU issued
system.cpu06.iq.rate                         0.609560                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      2053                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.044660                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           139476                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes           47633                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses        33266                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads             23952                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes            13530                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses        10408                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses                35685                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                 12334                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads            202                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         1774                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         1145                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked          842                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  504                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  1759                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                1506                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts             50957                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             182                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts                6487                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               3980                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts               98                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   10                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                1489                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          121                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          386                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                507                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts               45136                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts                6698                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             834                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                        2455                       # number of nop insts executed
system.cpu06.iew.exec_refs                       9960                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                   6892                       # Number of branches executed
system.cpu06.iew.exec_stores                     3262                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.598502                       # Inst execution rate
system.cpu06.iew.wb_sent                        44219                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                       43674                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   26101                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   36444                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     0.579116                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.716195                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts         12722                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls            88                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             423                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        27332                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.378970                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.598867                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        19388     70.94%     70.94% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1          923      3.38%     74.31% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         1647      6.03%     80.34% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3          632      2.31%     82.65% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         1070      3.91%     86.57% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5          263      0.96%     87.53% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          425      1.55%     89.08% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7          440      1.61%     90.69% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         2544      9.31%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        27332                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts              37690                       # Number of instructions committed
system.cpu06.commit.committedOps                37690                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                         7548                       # Number of memory references committed
system.cpu06.commit.loads                        4713                       # Number of loads committed
system.cpu06.commit.membars                        20                       # Number of memory barriers committed
system.cpu06.commit.branches                     5450                       # Number of branches committed
system.cpu06.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                   31207                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                457                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass         1833      4.86%      4.86% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          23378     62.03%     66.89% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           113      0.30%     67.19% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     67.19% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         2878      7.64%     74.83% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     74.83% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     74.83% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult         1920      5.09%     79.92% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     79.92% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     79.92% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     79.92% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     79.92% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     79.92% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     79.92% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     79.92% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     79.92% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     79.92% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     79.92% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     79.92% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     79.92% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     79.92% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     79.92% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     79.92% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     79.92% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     79.92% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     79.92% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     79.92% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     79.92% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.92% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.92% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead          4733     12.56%     92.48% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         2835      7.52%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total           37690                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                2544                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                      74355                       # The number of ROB reads
system.cpu06.rob.rob_writes                    102726                       # The number of ROB writes
system.cpu06.timesIdled                           126                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          6254                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     987384                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                     35861                       # Number of Instructions Simulated
system.cpu06.committedOps                       35861                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             2.102981                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       2.102981                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.475515                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.475515                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                  55174                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 25754                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                   11146                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                   8168                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   136                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   70                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             312                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          27.577972                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs              6423                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             420                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           15.292857                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    27.577972                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.215453                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.215453                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          108                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           33466                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          33466                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data         4120                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          4120                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         2289                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         2289                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           36                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           36                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           16                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data         6409                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           6409                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data         6409                       # number of overall hits
system.cpu06.dcache.overall_hits::total          6409                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         1253                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         1253                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data          516                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          516                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            7                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           12                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         1769                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         1769                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         1769                       # number of overall misses
system.cpu06.dcache.overall_misses::total         1769                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data     94693806                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total     94693806                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     74517440                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     74517440                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       199962                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       199962                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data       167670                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total       167670                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data        32292                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total        32292                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data    169211246                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total    169211246                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data    169211246                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total    169211246                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data         5373                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         5373                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         2805                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         2805                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           43                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           43                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           28                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           28                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data         8178                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         8178                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data         8178                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         8178                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.233203                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.233203                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.183957                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.183957                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.162791                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.162791                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.428571                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.428571                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.216312                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.216312                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.216312                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.216312                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 75573.667997                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 75573.667997                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 144413.643411                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 144413.643411                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data        28566                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total        28566                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data 13972.500000                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total 13972.500000                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 95653.615602                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 95653.615602                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 95653.615602                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 95653.615602                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         2279                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs              97                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    23.494845                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          187                       # number of writebacks
system.cpu06.dcache.writebacks::total             187                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data          886                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total          886                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          395                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          395                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data            5                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1281                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1281                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1281                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1281                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data          367                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total          367                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          121                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          121                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data           11                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total           11                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data          488                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total          488                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data          488                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total          488                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     27542592                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     27542592                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     18524413                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     18524413                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data       155250                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total       155250                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data        31050                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total        31050                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     46067005                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     46067005                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     46067005                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     46067005                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.068304                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.068304                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.043137                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.043137                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.046512                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.046512                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.392857                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.392857                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.059672                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.059672                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.059672                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.059672                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 75047.934605                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 75047.934605                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 153094.322314                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 153094.322314                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data 14113.636364                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total 14113.636364                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 94399.600410                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 94399.600410                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 94399.600410                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 94399.600410                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements              79                       # number of replacements
system.cpu06.icache.tags.tagsinuse          88.096858                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs              6510                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             471                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           13.821656                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    88.096858                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.172064                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.172064                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          392                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          316                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           14581                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          14581                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst         6510                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total          6510                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst         6510                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total           6510                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst         6510                       # number of overall hits
system.cpu06.icache.overall_hits::total          6510                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst          545                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          545                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst          545                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          545                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst          545                       # number of overall misses
system.cpu06.icache.overall_misses::total          545                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     25682075                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     25682075                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     25682075                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     25682075                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     25682075                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     25682075                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst         7055                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total         7055                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst         7055                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total         7055                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst         7055                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total         7055                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.077250                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.077250                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.077250                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.077250                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.077250                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.077250                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 47123.073394                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 47123.073394                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 47123.073394                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 47123.073394                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 47123.073394                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 47123.073394                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks           79                       # number of writebacks
system.cpu06.icache.writebacks::total              79                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           74                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           74                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           74                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           74                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           74                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           74                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          471                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          471                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          471                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          471                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          471                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          471                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     20019797                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     20019797                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     20019797                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     20019797                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     20019797                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     20019797                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.066761                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.066761                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.066761                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.066761                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.066761                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.066761                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 42504.876858                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 42504.876858                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 42504.876858                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 42504.876858                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 42504.876858                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 42504.876858                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 32648                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           25224                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect            1340                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              23132                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                 16403                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           70.910427                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                  3229                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups           129                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                6                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses            123                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           31                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                      26039                       # DTB read hits
system.cpu07.dtb.read_misses                      381                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                  26420                       # DTB read accesses
system.cpu07.dtb.write_hits                      8341                       # DTB write hits
system.cpu07.dtb.write_misses                      37                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                  8378                       # DTB write accesses
system.cpu07.dtb.data_hits                      34380                       # DTB hits
system.cpu07.dtb.data_misses                      418                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                  34798                       # DTB accesses
system.cpu07.itb.fetch_hits                     29367                       # ITB hits
system.cpu07.itb.fetch_misses                      75                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                 29442                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                         115665                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             9650                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       186003                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     32648                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            19638                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       54807                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  2957                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                 60                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        39759                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2134                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                   29367                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 542                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples           107911                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            1.723670                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.725030                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  70926     65.73%     65.73% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                   1888      1.75%     67.48% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                   2925      2.71%     70.19% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                   5637      5.22%     75.41% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                   8831      8.18%     83.59% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                   1109      1.03%     84.62% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                   5314      4.92%     89.55% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                   1647      1.53%     91.07% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                   9634      8.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total             107911                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.282263                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.608118                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                  12095                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               23518                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   29325                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                2215                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  999                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved               3475                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 495                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               170574                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                2088                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  999                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  13560                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  8102                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        13212                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   29978                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                2301                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               166025                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                 285                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                  373                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                  530                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                  396                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands            110434                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              199935                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         187191                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups           12737                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps               87329                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  23105                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              472                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          446                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                    7584                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              27164                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores             10019                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads            2463                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           2006                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                   142621                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               800                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                  137034                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             350                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         26171                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        12733                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved          199                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples       107911                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.269880                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      2.104039                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             71296     66.07%     66.07% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              4708      4.36%     70.43% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2              7539      6.99%     77.42% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              6681      6.19%     83.61% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              4342      4.02%     87.63% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5              3877      3.59%     91.23% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              6885      6.38%     97.61% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7              1522      1.41%     99.02% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8              1061      0.98%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total        107911                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  1178     31.46%     31.46% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     31.46% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     31.46% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                  72      1.92%     33.39% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     33.39% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     33.39% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                322      8.60%     41.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     41.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     41.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     41.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     41.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     41.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     41.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     41.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     41.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     41.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     41.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     41.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     41.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     41.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     41.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     41.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     41.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     41.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     41.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     41.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     41.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     41.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                 1387     37.05%     79.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 785     20.97%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               96198     70.20%     70.20% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                181      0.13%     70.34% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     70.34% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd              2916      2.13%     72.46% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     72.46% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     72.46% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult             1934      1.41%     73.87% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     73.87% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     73.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     73.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     73.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     73.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     73.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     73.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     73.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     73.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     73.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     73.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     73.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     73.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.87% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              27102     19.78%     93.65% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              8699      6.35%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total               137034                       # Type of FU issued
system.cpu07.iq.rate                         1.184749                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      3744                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.027322                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           362320                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes          156218                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses       123035                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads             23753                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes            13416                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses        10383                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses               128555                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                 12219                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads            968                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         4718                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         2981                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked          806                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  999                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  3334                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                1553                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            160552                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             290                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               27164                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts              10019                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              416                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   21                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                1526                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           46                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          290                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          730                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts               1020                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts              135377                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               26420                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            1657                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                       17131                       # number of nop insts executed
system.cpu07.iew.exec_refs                      34798                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  27301                       # Number of branches executed
system.cpu07.iew.exec_stores                     8378                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.170423                       # Inst execution rate
system.cpu07.iew.wb_sent                       134232                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                      133418                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   76411                       # num instructions producing a value
system.cpu07.iew.wb_consumers                   94279                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     1.153486                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.810477                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts         26832                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           601                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             861                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        64206                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     2.053500                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.869965                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        34133     53.16%     53.16% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         7388     11.51%     64.67% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         3564      5.55%     70.22% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         1796      2.80%     73.02% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         2223      3.46%     76.48% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         4127      6.43%     82.91% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          697      1.09%     83.99% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7         3990      6.21%     90.21% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         6288      9.79%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        64206                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts             131847                       # Number of instructions committed
system.cpu07.commit.committedOps               131847                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        29484                       # Number of memory references committed
system.cpu07.commit.loads                       22446                       # Number of loads committed
system.cpu07.commit.membars                       288                       # Number of memory barriers committed
system.cpu07.commit.branches                    24189                       # Number of branches committed
system.cpu07.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                  112124                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               2129                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass        14601     11.07%     11.07% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          82550     62.61%     73.68% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           115      0.09%     73.77% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     73.77% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         2878      2.18%     75.95% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     75.95% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     75.95% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult         1920      1.46%     77.41% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     77.41% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     77.41% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     77.41% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     77.41% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     77.41% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     77.41% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     77.41% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     77.41% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     77.41% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     77.41% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     77.41% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     77.41% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     77.41% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     77.41% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     77.41% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     77.41% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     77.41% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     77.41% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.41% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.41% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         22734     17.24%     94.65% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         7049      5.35%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total          131847                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                6288                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     215284                       # The number of ROB reads
system.cpu07.rob.rob_writes                    321295                       # The number of ROB writes
system.cpu07.timesIdled                           149                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          7754                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     947134                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                    117250                       # Number of Instructions Simulated
system.cpu07.committedOps                      117250                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.986482                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.986482                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.013703                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.013703                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 170354                       # number of integer regfile reads
system.cpu07.int_regfile_writes                 92473                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                   11119                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                   8142                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   766                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                  303                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements             626                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          26.161030                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             28537                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             739                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           38.615697                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    26.161030                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.204383                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.204383                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          113                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses          126642                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses         126642                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        22217                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         22217                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         5989                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         5989                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data          120                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          120                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           85                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           85                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data        28206                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          28206                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        28206                       # number of overall hits
system.cpu07.dcache.overall_hits::total         28206                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         1978                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         1978                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data          912                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          912                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           40                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           40                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data           51                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           51                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         2890                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         2890                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         2890                       # number of overall misses
system.cpu07.dcache.overall_misses::total         2890                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data    103637448                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total    103637448                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data     86598384                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total     86598384                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       418554                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       418554                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data       575046                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total       575046                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data        36018                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total        36018                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data    190235832                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total    190235832                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data    190235832                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total    190235832                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        24195                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        24195                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         6901                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         6901                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data          160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data          136                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          136                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        31096                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        31096                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        31096                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        31096                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.081752                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.081752                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.132155                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.132155                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.375000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.375000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.092938                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.092938                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.092938                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.092938                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 52395.069767                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 52395.069767                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 94954.368421                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 94954.368421                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 10463.850000                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 10463.850000                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data 11275.411765                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total 11275.411765                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 65825.547405                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 65825.547405                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 65825.547405                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 65825.547405                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         2547                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             112                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    22.741071                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          285                       # number of writebacks
system.cpu07.dcache.writebacks::total             285                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data         1088                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total         1088                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          567                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          567                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data            6                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         1655                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         1655                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         1655                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         1655                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data          890                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total          890                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          345                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          345                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           34                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data           51                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total           51                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data         1235                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total         1235                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data         1235                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total         1235                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     32454702                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     32454702                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     22753426                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     22753426                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       240948                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       240948                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data       512946                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total       512946                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data        34776                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total        34776                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     55208128                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     55208128                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     55208128                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     55208128                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.036784                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.036784                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.049993                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.049993                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.212500                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.212500                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.375000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.375000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.039716                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.039716                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.039716                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.039716                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 36465.957303                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 36465.957303                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 65951.959420                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 65951.959420                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  7086.705882                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7086.705882                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data 10057.764706                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total 10057.764706                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 44702.937652                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 44702.937652                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 44702.937652                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 44702.937652                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             526                       # number of replacements
system.cpu07.icache.tags.tagsinuse          94.037125                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             28204                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            1008                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           27.980159                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    94.037125                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.183666                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.183666                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           59740                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          59740                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        28204                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         28204                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        28204                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          28204                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        28204                       # number of overall hits
system.cpu07.icache.overall_hits::total         28204                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         1162                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         1162                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         1162                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         1162                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         1162                       # number of overall misses
system.cpu07.icache.overall_misses::total         1162                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     38526838                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     38526838                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     38526838                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     38526838                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     38526838                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     38526838                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        29366                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        29366                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        29366                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        29366                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        29366                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        29366                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.039570                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.039570                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.039570                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.039570                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.039570                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.039570                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 33155.626506                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 33155.626506                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 33155.626506                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 33155.626506                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 33155.626506                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 33155.626506                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          526                       # number of writebacks
system.cpu07.icache.writebacks::total             526                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          154                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          154                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          154                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          154                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          154                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          154                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst         1008                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total         1008                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst         1008                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total         1008                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst         1008                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total         1008                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     30258844                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     30258844                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     30258844                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     30258844                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     30258844                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     30258844                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.034325                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.034325                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.034325                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.034325                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.034325                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.034325                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 30018.694444                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 30018.694444                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 30018.694444                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 30018.694444                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 30018.694444                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 30018.694444                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 35552                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           26807                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect            1481                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              24262                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                 18049                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           74.392053                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                  3834                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups           138                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits               16                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses            122                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           31                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                      30096                       # DTB read hits
system.cpu08.dtb.read_misses                      420                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                  30516                       # DTB read accesses
system.cpu08.dtb.write_hits                     10067                       # DTB write hits
system.cpu08.dtb.write_misses                      36                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                 10103                       # DTB write accesses
system.cpu08.dtb.data_hits                      40163                       # DTB hits
system.cpu08.dtb.data_misses                      456                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                  40619                       # DTB accesses
system.cpu08.itb.fetch_hits                     32692                       # ITB hits
system.cpu08.itb.fetch_misses                      77                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                 32769                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                          84224                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles            10295                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       205888                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     35552                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            21899                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       60802                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  3249                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                235                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2174                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles          105                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                   32692                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 570                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            75245                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            2.736235                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.989794                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  34112     45.33%     45.33% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                   2039      2.71%     48.04% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                   3326      4.42%     52.46% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   6278      8.34%     60.81% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                   9963     13.24%     74.05% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                   1467      1.95%     76.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   5873      7.81%     83.80% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                   1558      2.07%     85.87% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                  10629     14.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              75245                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.422112                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      2.444529                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                  13171                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               26291                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   32124                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                2536                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                 1113                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved               4172                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 528                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               189425                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                2283                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                 1113                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  14851                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  8496                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        14758                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   32875                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                3142                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               184218                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 313                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                  542                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                 1192                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                  390                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands            121987                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              219813                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         207022                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups           12784                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps               95602                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  26385                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              567                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          543                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    8486                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              31445                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores             12072                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads            3239                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores           2376                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                   157390                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded              1011                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                  150891                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             425                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         29930                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        14875                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved          247                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        75245                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       2.005329                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      2.348382                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0             34661     46.06%     46.06% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              5534      7.35%     53.42% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              8156     10.84%     64.26% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              7573     10.06%     74.32% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              4987      6.63%     80.95% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5              3985      5.30%     86.25% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              7283      9.68%     95.93% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7              1773      2.36%     98.28% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8              1293      1.72%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         75245                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  1284     29.85%     29.85% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     29.85% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     29.85% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                  73      1.70%     31.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     31.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     31.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                320      7.44%     38.98% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     38.98% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     38.98% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     38.98% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     38.98% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     38.98% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     38.98% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     38.98% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     38.98% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     38.98% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     38.98% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     38.98% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     38.98% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     38.98% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     38.98% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     38.98% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     38.98% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     38.98% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     38.98% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     38.98% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     38.98% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.98% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     38.98% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                 1627     37.82%     76.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 998     23.20%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu              103949     68.89%     68.89% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                190      0.13%     69.02% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     69.02% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd              2931      1.94%     70.96% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     70.96% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     70.96% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult             1941      1.29%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.25% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              31344     20.77%     93.02% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite             10532      6.98%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               150891                       # Type of FU issued
system.cpu08.iq.rate                         1.791544                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      4302                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.028511                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           357852                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes          174902                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses       136333                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads             23902                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes            13476                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses        10424                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses               142898                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                 12291                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads           1277                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         5399                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           52                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         3575                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked          860                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                 1113                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  3886                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                1018                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            177758                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             327                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               31445                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts              12072                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              508                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   30                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                 981                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           52                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          346                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          797                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts               1143                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts              148904                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               30517                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            1987                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                       19357                       # number of nop insts executed
system.cpu08.iew.exec_refs                      40620                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  29532                       # Number of branches executed
system.cpu08.iew.exec_stores                    10103                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.767952                       # Inst execution rate
system.cpu08.iew.wb_sent                       147704                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                      146757                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   83051                       # num instructions producing a value
system.cpu08.iew.wb_consumers                  102708                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     1.742461                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.808613                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts         31342                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           764                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             970                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        70645                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     2.049756                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.882649                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        37644     53.29%     53.29% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         8304     11.75%     65.04% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         3764      5.33%     70.37% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         2135      3.02%     73.39% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         2306      3.26%     76.66% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         4386      6.21%     82.86% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          724      1.02%     83.89% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         3986      5.64%     89.53% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         7396     10.47%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        70645                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts             144805                       # Number of instructions committed
system.cpu08.commit.committedOps               144805                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        34543                       # Number of memory references committed
system.cpu08.commit.loads                       26046                       # Number of loads committed
system.cpu08.commit.membars                       366                       # Number of memory barriers committed
system.cpu08.commit.branches                    26111                       # Number of branches committed
system.cpu08.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                  123224                       # Number of committed integer instructions.
system.cpu08.commit.function_calls               2611                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass        16338     11.28%     11.28% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          88626     61.20%     72.49% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           115      0.08%     72.57% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     72.57% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         2878      1.99%     74.55% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     74.55% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     74.55% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult         1920      1.33%     75.88% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     75.88% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     75.88% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     75.88% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     75.88% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     75.88% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     75.88% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     75.88% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     75.88% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     75.88% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     75.88% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     75.88% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     75.88% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     75.88% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     75.88% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     75.88% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     75.88% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     75.88% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     75.88% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     75.88% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     75.88% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.88% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.88% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         26412     18.24%     94.12% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         8516      5.88%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total          144805                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                7396                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     238083                       # The number of ROB reads
system.cpu08.rob.rob_writes                    356880                       # The number of ROB writes
system.cpu08.timesIdled                           152                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          8979                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     937561                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                    128471                       # Number of Instructions Simulated
system.cpu08.committedOps                      128471                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.655588                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.655588                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.525349                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.525349                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 186869                       # number of integer regfile reads
system.cpu08.int_regfile_writes                102518                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                   11153                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                   8181                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                  1013                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                  418                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             706                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          25.289773                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             33051                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             822                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           40.208029                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    25.289773                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.197576                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.197576                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          116                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          147433                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         147433                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        25705                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         25705                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         7442                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         7442                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data          156                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          156                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data          120                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          120                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data        33147                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          33147                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        33147                       # number of overall hits
system.cpu08.dcache.overall_hits::total         33147                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         2136                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         2136                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data          861                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          861                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           56                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           56                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data           74                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           74                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         2997                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         2997                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         2997                       # number of overall misses
system.cpu08.dcache.overall_misses::total         2997                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data    107206956                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total    107206956                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     87177150                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     87177150                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       592434                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       592434                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data       927774                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total       927774                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data    194384106                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total    194384106                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data    194384106                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total    194384106                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        27841                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        27841                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         8303                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         8303                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data          212                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          212                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data          194                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          194                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        36144                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        36144                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        36144                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        36144                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.076721                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.076721                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.103697                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.103697                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.264151                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.264151                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.381443                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.381443                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.082918                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.082918                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.082918                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.082918                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 50190.522472                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 50190.522472                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 101251.045296                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 101251.045296                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 10579.178571                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 10579.178571                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data 12537.486486                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total 12537.486486                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 64859.561562                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 64859.561562                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 64859.561562                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 64859.561562                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         2233                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             111                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    20.117117                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          244                       # number of writebacks
system.cpu08.dcache.writebacks::total             244                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data         1114                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total         1114                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          550                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          550                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data            9                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         1664                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         1664                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         1664                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         1664                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data         1022                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total         1022                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          311                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          311                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           47                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data           73                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total           73                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data         1333                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total         1333                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data         1333                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total         1333                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     33055830                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     33055830                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     22046729                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     22046729                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       380052                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       380052                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data       837108                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total       837108                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     55102559                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     55102559                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     55102559                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     55102559                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.036708                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.036708                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.037456                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.037456                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.221698                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.221698                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.376289                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.376289                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.036880                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.036880                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.036880                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.036880                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 32344.256360                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 32344.256360                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 70889.803859                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 70889.803859                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  8086.212766                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8086.212766                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data 11467.232877                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total 11467.232877                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 41337.253563                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 41337.253563                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 41337.253563                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 41337.253563                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             597                       # number of replacements
system.cpu08.icache.tags.tagsinuse          89.972961                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             31426                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            1085                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           28.964055                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    89.972961                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.175728                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.175728                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          388                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           66463                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          66463                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        31426                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         31426                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        31426                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          31426                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        31426                       # number of overall hits
system.cpu08.icache.overall_hits::total         31426                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst         1263                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1263                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst         1263                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1263                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst         1263                       # number of overall misses
system.cpu08.icache.overall_misses::total         1263                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     42655246                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     42655246                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     42655246                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     42655246                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     42655246                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     42655246                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        32689                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        32689                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        32689                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        32689                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        32689                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        32689                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.038637                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.038637                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.038637                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.038637                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.038637                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.038637                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 33772.958036                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 33772.958036                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 33772.958036                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 33772.958036                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 33772.958036                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 33772.958036                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          597                       # number of writebacks
system.cpu08.icache.writebacks::total             597                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          178                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          178                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          178                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          178                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          178                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          178                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst         1085                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total         1085                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst         1085                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total         1085                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst         1085                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total         1085                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     32665840                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     32665840                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     32665840                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     32665840                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     32665840                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     32665840                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.033192                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.033192                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.033192                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.033192                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.033192                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.033192                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 30106.764977                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 30106.764977                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 30106.764977                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 30106.764977                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 30106.764977                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 30106.764977                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                  9574                       # Number of BP lookups
system.cpu09.branchPred.condPredicted            7499                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             676                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups               7928                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                  3132                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           39.505550                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   859                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups            62                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses             62                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                       6489                       # DTB read hits
system.cpu09.dtb.read_misses                      342                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                   6831                       # DTB read accesses
system.cpu09.dtb.write_hits                      3356                       # DTB write hits
system.cpu09.dtb.write_misses                      26                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                  3382                       # DTB write accesses
system.cpu09.dtb.data_hits                       9845                       # DTB hits
system.cpu09.dtb.data_misses                      368                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                  10213                       # DTB accesses
system.cpu09.itb.fetch_hits                      7327                       # ITB hits
system.cpu09.itb.fetch_misses                      63                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                  7390                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                          75500                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             5351                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                        65684                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                      9574                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches             3991                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       21409                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  1519                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                 68                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles        38777                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         1998                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                    7327                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 291                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            68398                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.960320                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.383341                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  57032     83.38%     83.38% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                    858      1.25%     84.64% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                    881      1.29%     85.93% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                    827      1.21%     87.13% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                   1739      2.54%     89.68% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    329      0.48%     90.16% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                    491      0.72%     90.88% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                    892      1.30%     92.18% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   5349      7.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              68398                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.126808                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.869987                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   7501                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               12444                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                    8004                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                1157                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  515                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                896                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 247                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts                57256                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1018                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  515                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                   8204                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  6821                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         4225                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                    8392                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                1464                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts                55182                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                 300                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                  444                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                  409                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                   62                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands             40087                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups               77460                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups          64644                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups           12811                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps               28344                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  11743                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              121                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          103                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    4321                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads               6676                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              4116                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             289                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            234                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                    49558                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               129                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                   47101                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             269                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         12685                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined         6293                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           37                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        68398                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.688631                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.754547                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0             56733     82.95%     82.95% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              1847      2.70%     85.65% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              1882      2.75%     88.40% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              1091      1.60%     89.99% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              1628      2.38%     92.37% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5              1674      2.45%     94.82% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              2141      3.13%     97.95% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7               727      1.06%     99.01% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8               675      0.99%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         68398                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  1019     50.55%     50.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     50.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     50.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                  80      3.97%     54.51% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     54.51% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     54.51% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                352     17.46%     71.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     71.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     71.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     71.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     71.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     71.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     71.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     71.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     71.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     71.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     71.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     71.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     71.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     71.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     71.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     71.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     71.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     71.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     71.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     71.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     71.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     71.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                  434     21.53%     93.50% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 131      6.50%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               31473     66.82%     66.83% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                183      0.39%     67.22% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     67.22% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd              2946      6.25%     73.47% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     73.47% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     73.47% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult             1929      4.10%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead               7073     15.02%     92.58% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              3493      7.42%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total                47101                       # Type of FU issued
system.cpu09.iq.rate                         0.623854                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      2016                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.042802                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           141075                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes           48782                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        34438                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads             23810                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes            13612                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses        10417                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                36856                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                 12257                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads            216                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         1817                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         1169                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked          773                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  515                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  1845                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                1488                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts             52272                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             158                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts                6676                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               4116                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               99                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   14                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                1459                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           24                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          120                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          390                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                510                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts               46268                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts                6831                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             833                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                        2585                       # number of nop insts executed
system.cpu09.iew.exec_refs                      10213                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                   7132                       # Number of branches executed
system.cpu09.iew.exec_stores                     3382                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.612821                       # Inst execution rate
system.cpu09.iew.wb_sent                        45409                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                       44855                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   26733                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   37351                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     0.594106                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.715724                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts         13072                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls            92                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             432                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        27653                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.408636                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.614197                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        19428     70.26%     70.26% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1          956      3.46%     73.71% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         1706      6.17%     79.88% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3          637      2.30%     82.19% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         1129      4.08%     86.27% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5          264      0.95%     87.22% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          473      1.71%     88.93% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7          480      1.74%     90.67% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         2580      9.33%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        27653                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts              38953                       # Number of instructions committed
system.cpu09.commit.committedOps                38953                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                         7806                       # Number of memory references committed
system.cpu09.commit.loads                        4859                       # Number of loads committed
system.cpu09.commit.membars                        22                       # Number of memory barriers committed
system.cpu09.commit.branches                     5689                       # Number of branches committed
system.cpu09.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   32343                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                502                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass         1955      5.02%      5.02% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          24259     62.28%     67.30% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           113      0.29%     67.59% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     67.59% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         2878      7.39%     74.97% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     74.97% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     74.97% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult         1920      4.93%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.90% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead          4881     12.53%     92.43% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         2947      7.57%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total           38953                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                2580                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                      76253                       # The number of ROB reads
system.cpu09.rob.rob_writes                    106004                       # The number of ROB writes
system.cpu09.timesIdled                           138                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          7102                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     987299                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     37002                       # Number of Instructions Simulated
system.cpu09.committedOps                       37002                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             2.040430                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       2.040430                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.490093                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.490093                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                  56767                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 26613                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                   11149                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                   8173                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   134                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   74                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             322                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          23.558092                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs              6681                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             434                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           15.394009                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    23.558092                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.184048                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.184048                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          112                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           34633                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          34633                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data         4261                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          4261                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         2385                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         2385                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           40                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           40                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           19                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data         6646                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           6646                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data         6646                       # number of overall hits
system.cpu09.dcache.overall_hits::total          6646                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         1286                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         1286                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data          530                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          530                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            6                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data           11                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         1816                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         1816                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         1816                       # number of overall misses
system.cpu09.dcache.overall_misses::total         1816                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data     97467192                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total     97467192                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     77800051                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     77800051                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       180090                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       180090                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        91908                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        91908                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data        58374                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total        58374                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data    175267243                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total    175267243                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data    175267243                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total    175267243                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data         5547                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         5547                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         2915                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         2915                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data         8462                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         8462                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data         8462                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         8462                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.231837                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.231837                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.181818                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.181818                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.130435                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.130435                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.366667                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.366667                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.214606                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.214606                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.214606                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.214606                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 75790.973561                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 75790.973561                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 146792.549057                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 146792.549057                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data        30015                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total        30015                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data  8355.272727                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total  8355.272727                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 96512.799009                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 96512.799009                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 96512.799009                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 96512.799009                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         2295                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             100                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    22.950000                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          176                       # number of writebacks
system.cpu09.dcache.writebacks::total             176                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data          917                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total          917                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          400                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          400                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data            3                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1317                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1317                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1317                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1317                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data          369                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total          369                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          130                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          130                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            3                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data           11                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total           11                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data          499                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total          499                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data          499                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total          499                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     26814780                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     26814780                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     19190126                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     19190126                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        39744                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        39744                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data        81972                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total        81972                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data        54648                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total        54648                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     46004906                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     46004906                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     46004906                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     46004906                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.066522                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.066522                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.044597                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.044597                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.065217                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.065217                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.366667                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.366667                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.058970                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.058970                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.058970                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.058970                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 72668.780488                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 72668.780488                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 147616.353846                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 147616.353846                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data        13248                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total        13248                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data         7452                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total         7452                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 92194.200401                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 92194.200401                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 92194.200401                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 92194.200401                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             102                       # number of replacements
system.cpu09.icache.tags.tagsinuse          76.480960                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs              6742                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             501                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           13.457086                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    76.480960                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.149377                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.149377                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           15151                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          15151                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst         6742                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total          6742                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst         6742                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total           6742                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst         6742                       # number of overall hits
system.cpu09.icache.overall_hits::total          6742                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          583                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          583                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          583                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          583                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          583                       # number of overall misses
system.cpu09.icache.overall_misses::total          583                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     27954935                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     27954935                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     27954935                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     27954935                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     27954935                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     27954935                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst         7325                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total         7325                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst         7325                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total         7325                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst         7325                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total         7325                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.079590                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.079590                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.079590                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.079590                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.079590                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.079590                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 47950.145798                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 47950.145798                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 47950.145798                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 47950.145798                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 47950.145798                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 47950.145798                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs           25                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs           25                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          102                       # number of writebacks
system.cpu09.icache.writebacks::total             102                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           82                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           82                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           82                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           82                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           82                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          501                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          501                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          501                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          501                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          501                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          501                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     21681593                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     21681593                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     21681593                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     21681593                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     21681593                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     21681593                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.068396                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.068396                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.068396                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.068396                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.068396                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.068396                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 43276.632735                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 43276.632735                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 43276.632735                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 43276.632735                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 43276.632735                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 43276.632735                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                  8950                       # Number of BP lookups
system.cpu10.branchPred.condPredicted            7054                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             705                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups               7221                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                  2755                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           38.152610                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                   729                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups            99                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             98                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                       6676                       # DTB read hits
system.cpu10.dtb.read_misses                      351                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                   7027                       # DTB read accesses
system.cpu10.dtb.write_hits                      3379                       # DTB write hits
system.cpu10.dtb.write_misses                      32                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                  3411                       # DTB write accesses
system.cpu10.dtb.data_hits                      10055                       # DTB hits
system.cpu10.dtb.data_misses                      383                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                  10438                       # DTB accesses
system.cpu10.itb.fetch_hits                      6986                       # ITB hits
system.cpu10.itb.fetch_misses                      67                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                  7053                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                          74547                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             5246                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                        63202                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                      8950                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches             3485                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       20512                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  1585                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 48                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        39432                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2225                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                    6986                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 304                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            68271                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.925752                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.362649                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  57538     84.28%     84.28% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                    750      1.10%     85.38% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                    799      1.17%     86.55% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                    821      1.20%     87.75% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                   1478      2.16%     89.92% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    342      0.50%     90.42% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                    470      0.69%     91.10% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                    635      0.93%     92.03% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   5438      7.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              68271                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.120058                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.847814                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                   7474                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               12299                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                    7361                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                1157                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  548                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                801                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 251                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts                54778                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                1027                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  548                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                   8180                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  6679                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         3955                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                    7750                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                1727                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts                52572                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                 313                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  291                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                  584                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                  284                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands             38444                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups               73973                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups          61135                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups           12833                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps               26148                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  12296                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              116                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts           97                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    4080                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads               6776                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              4160                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             302                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores            260                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                    47121                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               121                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                   44642                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             257                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         13089                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined         6552                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           37                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        68271                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.653894                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.730515                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             57321     83.96%     83.96% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              1812      2.65%     86.62% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              1628      2.38%     89.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              1062      1.56%     90.56% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              1568      2.30%     92.85% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5              1376      2.02%     94.87% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              1976      2.89%     97.76% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7               844      1.24%     99.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8               684      1.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         68271                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                   952     48.47%     48.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     48.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     48.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                  72      3.67%     52.14% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     52.14% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     52.14% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                337     17.16%     69.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     69.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     69.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     69.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     69.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     69.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     69.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     69.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     69.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     69.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     69.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     69.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     69.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     69.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     69.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     69.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     69.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     69.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     69.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     69.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     69.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     69.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                  464     23.63%     92.92% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 139      7.08%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               28778     64.46%     64.47% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                186      0.42%     64.89% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     64.89% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd              2944      6.59%     71.48% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     71.48% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     71.48% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult             1929      4.32%     75.81% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     75.81% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     75.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     75.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     75.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     75.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     75.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     75.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     75.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     75.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     75.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     75.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     75.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     75.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.81% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead               7281     16.31%     92.12% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              3520      7.88%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total                44642                       # Type of FU issued
system.cpu10.iq.rate                         0.598844                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      1964                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.043994                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           135776                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes           46803                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        31709                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads             24000                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes            13552                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses        10416                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                34257                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                 12345                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads            208                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         1902                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         1221                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked          901                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  548                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  1800                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                1288                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts             49362                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             144                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts                6776                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               4160                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts               92                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   10                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                1272                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           26                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          123                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          418                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                541                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts               43720                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts                7027                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             922                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                        2120                       # number of nop insts executed
system.cpu10.iew.exec_refs                      10438                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                   6378                       # Number of branches executed
system.cpu10.iew.exec_stores                     3411                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.586476                       # Inst execution rate
system.cpu10.iew.wb_sent                        42708                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                       42125                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   24953                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   35043                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     0.565080                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.712068                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts         13269                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls            84                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             461                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        26810                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.329989                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.586787                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        19363     72.22%     72.22% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1          947      3.53%     75.76% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         1460      5.45%     81.20% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3          620      2.31%     83.51% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4          906      3.38%     86.89% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5          244      0.91%     87.80% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          341      1.27%     89.07% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7          392      1.46%     90.54% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         2537      9.46%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        26810                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts              35657                       # Number of instructions committed
system.cpu10.commit.committedOps                35657                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                         7813                       # Number of memory references committed
system.cpu10.commit.loads                        4874                       # Number of loads committed
system.cpu10.commit.membars                        21                       # Number of memory barriers committed
system.cpu10.commit.branches                     4908                       # Number of branches committed
system.cpu10.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   29484                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                372                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass         1508      4.23%      4.23% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          21404     60.03%     64.26% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           113      0.32%     64.57% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     64.57% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         2878      8.07%     72.64% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     72.64% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     72.64% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult         1920      5.38%     78.03% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     78.03% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     78.03% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     78.03% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     78.03% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     78.03% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     78.03% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     78.03% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     78.03% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     78.03% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     78.03% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     78.03% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     78.03% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     78.03% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     78.03% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     78.03% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     78.03% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     78.03% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     78.03% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     78.03% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     78.03% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.03% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.03% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead          4895     13.73%     91.76% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         2939      8.24%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total           35657                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                2537                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                      72302                       # The number of ROB reads
system.cpu10.rob.rob_writes                     99869                       # The number of ROB writes
system.cpu10.timesIdled                           137                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          6276                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     988252                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     34153                       # Number of Instructions Simulated
system.cpu10.committedOps                       34153                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             2.182737                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       2.182737                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.458141                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.458141                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                  52710                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 24509                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                   11150                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                   8170                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   128                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             284                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          22.383752                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs              6748                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             395                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           17.083544                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    22.383752                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.174873                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.174873                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          111                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           34842                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          34842                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data         4452                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          4452                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         2388                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         2388                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           31                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           31                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           13                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data         6840                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           6840                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data         6840                       # number of overall hits
system.cpu10.dcache.overall_hits::total          6840                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         1172                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         1172                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          526                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          526                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            5                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data           12                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         1698                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         1698                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         1698                       # number of overall misses
system.cpu10.dcache.overall_misses::total         1698                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data     96277356                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total     96277356                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     75810367                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     75810367                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       152766                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       152766                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data       180090                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total       180090                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data        24840                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total        24840                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data    172087723                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total    172087723                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data    172087723                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total    172087723                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data         5624                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         5624                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         2914                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         2914                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data         8538                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         8538                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data         8538                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         8538                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.208393                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.208393                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.180508                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.180508                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.138889                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.138889                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.480000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.480000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.198876                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.198876                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.198876                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.198876                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 82147.914676                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 82147.914676                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 144126.173004                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 144126.173004                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 30553.200000                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 30553.200000                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data 15007.500000                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total 15007.500000                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 101347.304476                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 101347.304476                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 101347.304476                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 101347.304476                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         2528                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             103                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    24.543689                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          168                       # number of writebacks
system.cpu10.dcache.writebacks::total             168                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data          824                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total          824                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          398                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          398                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data            3                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         1222                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         1222                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         1222                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         1222                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data          348                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total          348                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          128                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          128                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data           12                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data          476                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total          476                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data          476                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total          476                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     27281772                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     27281772                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     18054941                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     18054941                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data       166428                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total       166428                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data        23598                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total        23598                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     45336713                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     45336713                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     45336713                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     45336713                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.061878                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.061878                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.043926                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.043926                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.480000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.480000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.055751                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.055751                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.055751                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.055751                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 78395.896552                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 78395.896552                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 141054.226562                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 141054.226562                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data        13869                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total        13869                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 95245.195378                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 95245.195378                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 95245.195378                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 95245.195378                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             108                       # number of replacements
system.cpu10.icache.tags.tagsinuse          72.932174                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs              6386                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             514                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           12.424125                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    72.932174                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.142446                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.142446                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          330                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           14484                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          14484                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst         6386                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          6386                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst         6386                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           6386                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst         6386                       # number of overall hits
system.cpu10.icache.overall_hits::total          6386                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst          599                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          599                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst          599                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          599                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst          599                       # number of overall misses
system.cpu10.icache.overall_misses::total          599                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     25383995                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     25383995                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     25383995                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     25383995                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     25383995                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     25383995                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst         6985                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         6985                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst         6985                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         6985                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst         6985                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         6985                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.085755                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.085755                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.085755                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.085755                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.085755                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.085755                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 42377.287145                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 42377.287145                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 42377.287145                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 42377.287145                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 42377.287145                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 42377.287145                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          108                       # number of writebacks
system.cpu10.icache.writebacks::total             108                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           85                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           85                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           85                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           85                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           85                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           85                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          514                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          514                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          514                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          514                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          514                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          514                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     19919195                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     19919195                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     19919195                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     19919195                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     19919195                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     19919195                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.073586                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.073586                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.073586                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.073586                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.073586                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.073586                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 38753.297665                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 38753.297665                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 38753.297665                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 38753.297665                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 38753.297665                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 38753.297665                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                  7731                       # Number of BP lookups
system.cpu11.branchPred.condPredicted            6006                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             738                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups               6300                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                  2027                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           32.174603                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                   632                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups           109                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses            108                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                       6292                       # DTB read hits
system.cpu11.dtb.read_misses                      360                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                   6652                       # DTB read accesses
system.cpu11.dtb.write_hits                      3394                       # DTB write hits
system.cpu11.dtb.write_misses                      35                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                  3429                       # DTB write accesses
system.cpu11.dtb.data_hits                       9686                       # DTB hits
system.cpu11.dtb.data_misses                      395                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                  10081                       # DTB accesses
system.cpu11.itb.fetch_hits                      6500                       # ITB hits
system.cpu11.itb.fetch_misses                      85                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                  6585                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                          75031                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles             5752                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                        58322                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                      7731                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches             2660                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       19046                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  1665                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 46                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        40691                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2402                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                    6500                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 323                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            68813                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.847543                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.290973                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  59146     85.95%     85.95% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                    608      0.88%     86.84% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                    626      0.91%     87.75% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                    777      1.13%     88.87% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                   1186      1.72%     90.60% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                    338      0.49%     91.09% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                    500      0.73%     91.82% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                    359      0.52%     92.34% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                   5273      7.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              68813                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.103037                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.777305                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                   8072                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               11883                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                    6472                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                1128                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                  567                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved                710                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 276                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts                50117                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                1099                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                  567                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                   8762                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  6579                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles         3993                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                    6852                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                1369                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts                47971                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                 273                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                  289                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                  409                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                  162                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands             35491                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups               68105                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups          55138                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups           12958                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps               23061                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  12430                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              110                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts           91                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    3716                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads               6769                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores              4167                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads             288                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores            269                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                    43090                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               111                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                   40123                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             258                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         13172                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined         6839                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        68813                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.583073                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.652674                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             58890     85.58%     85.58% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              1818      2.64%     88.22% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              1375      2.00%     90.22% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3              1082      1.57%     91.79% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              1356      1.97%     93.76% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5               991      1.44%     95.20% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              1861      2.70%     97.91% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7               756      1.10%     99.01% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8               684      0.99%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         68813                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                   956     50.08%     50.08% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     50.08% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     50.08% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                  73      3.82%     53.90% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     53.90% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     53.90% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                338     17.71%     71.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     71.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     71.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     71.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     71.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     71.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     71.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     71.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     71.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     71.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     71.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     71.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     71.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     71.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     71.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     71.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     71.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     71.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     71.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     71.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     71.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     71.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                  402     21.06%     92.67% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 140      7.33%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu               24601     61.31%     61.32% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                182      0.45%     61.78% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     61.78% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd              2951      7.35%     69.13% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 2      0.00%     69.14% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     69.14% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult             1930      4.81%     73.95% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     73.95% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     73.95% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     73.95% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     73.95% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     73.95% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     73.95% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     73.95% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     73.95% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     73.95% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     73.95% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     73.95% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.95% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     73.95% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.95% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.95% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.95% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.95% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.95% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.95% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     73.95% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.95% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.95% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead               6916     17.24%     91.18% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              3537      8.82%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total                40123                       # Type of FU issued
system.cpu11.iq.rate                         0.534752                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      1909                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.047579                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           127674                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes           42727                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses        27469                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads             23552                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes            13673                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses        10419                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses                29925                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                 12103                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads            223                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         2027                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           29                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         1213                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked          584                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                  567                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  2068                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                1453                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts             44685                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             173                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts                6769                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts               4167                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts               85                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   12                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                1435                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           29                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          124                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          433                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                557                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts               39191                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts                6652                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             932                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                        1484                       # number of nop insts executed
system.cpu11.iew.exec_refs                      10081                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                   5174                       # Number of branches executed
system.cpu11.iew.exec_stores                     3429                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.522331                       # Inst execution rate
system.cpu11.iew.wb_sent                        38505                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                       37888                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   22308                       # num instructions producing a value
system.cpu11.iew.wb_consumers                   31659                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     0.504965                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.704634                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts         13385                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls            85                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             473                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        26055                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     1.187296                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.488170                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        19537     74.98%     74.98% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1          969      3.72%     78.70% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         1186      4.55%     83.25% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3          637      2.44%     85.70% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4          674      2.59%     88.29% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5          246      0.94%     89.23% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          215      0.83%     90.06% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7          261      1.00%     91.06% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         2330      8.94%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        26055                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts              30935                       # Number of instructions committed
system.cpu11.commit.committedOps                30935                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                         7696                       # Number of memory references committed
system.cpu11.commit.loads                        4742                       # Number of loads committed
system.cpu11.commit.membars                        21                       # Number of memory barriers committed
system.cpu11.commit.branches                     3733                       # Number of branches committed
system.cpu11.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                   25347                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                250                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass          910      2.94%      2.94% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          17384     56.20%     59.14% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           114      0.37%     59.51% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     59.51% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         2887      9.33%     68.84% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            2      0.01%     68.84% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     68.84% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult         1921      6.21%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.05% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead          4763     15.40%     90.45% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         2954      9.55%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total           30935                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                2330                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                      67083                       # The number of ROB reads
system.cpu11.rob.rob_writes                     90700                       # The number of ROB writes
system.cpu11.timesIdled                           130                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          6218                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     987768                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                     30029                       # Number of Instructions Simulated
system.cpu11.committedOps                       30029                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             2.498618                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       2.498618                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.400221                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.400221                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                  46161                       # number of integer regfile reads
system.cpu11.int_regfile_writes                 21354                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                   11163                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                   8187                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   126                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   54                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements             291                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          20.963452                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs              6749                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             402                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           16.788557                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    20.963452                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.163777                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.163777                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          111                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           34536                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          34536                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data         4389                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          4389                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         2415                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         2415                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data           26                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data           15                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           15                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data         6804                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           6804                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data         6804                       # number of overall hits
system.cpu11.dcache.overall_hits::total          6804                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         1148                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         1148                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          514                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          514                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            5                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data           10                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         1662                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         1662                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         1662                       # number of overall misses
system.cpu11.dcache.overall_misses::total         1662                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data     88255278                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total     88255278                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     72304207                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     72304207                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        95634                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        95634                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data       201204                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total       201204                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data    160559485                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total    160559485                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data    160559485                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total    160559485                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data         5537                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         5537                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         2929                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         2929                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data         8466                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         8466                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data         8466                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         8466                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.207332                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.207332                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.175487                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.175487                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.161290                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.161290                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.400000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.400000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.196315                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.196315                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.196315                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.196315                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 76877.419861                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 76877.419861                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 140669.663424                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 140669.663424                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 19126.800000                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 19126.800000                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data 20120.400000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 20120.400000                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 96606.188327                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 96606.188327                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 96606.188327                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 96606.188327                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         1832                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs              85                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    21.552941                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          153                       # number of writebacks
system.cpu11.dcache.writebacks::total             153                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data          802                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total          802                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          386                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          386                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data            3                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1188                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1188                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1188                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1188                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data          346                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total          346                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          128                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          128                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data           10                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data          474                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total          474                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data          474                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total          474                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     24775416                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     24775416                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     16969432                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     16969432                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data       188784                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total       188784                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     41744848                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     41744848                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     41744848                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     41744848                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.062489                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.062489                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.043701                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.043701                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.055989                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.055989                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.055989                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.055989                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 71605.248555                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 71605.248555                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 132573.687500                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 132573.687500                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data 18878.400000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 18878.400000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 88069.299578                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 88069.299578                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 88069.299578                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 88069.299578                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             123                       # number of replacements
system.cpu11.icache.tags.tagsinuse          70.881647                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs              5855                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             553                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           10.587703                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    70.881647                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.138441                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.138441                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          430                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          355                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           13553                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          13553                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst         5855                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total          5855                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst         5855                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total           5855                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst         5855                       # number of overall hits
system.cpu11.icache.overall_hits::total          5855                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst          645                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          645                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst          645                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          645                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst          645                       # number of overall misses
system.cpu11.icache.overall_misses::total          645                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     27018463                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     27018463                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     27018463                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     27018463                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     27018463                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     27018463                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst         6500                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total         6500                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst         6500                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total         6500                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst         6500                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total         6500                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.099231                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.099231                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.099231                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.099231                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.099231                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.099231                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 41889.089922                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 41889.089922                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 41889.089922                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 41889.089922                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 41889.089922                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 41889.089922                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          123                       # number of writebacks
system.cpu11.icache.writebacks::total             123                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           92                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           92                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           92                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           92                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           92                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           92                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst          553                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total          553                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst          553                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total          553                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst          553                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total          553                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     20983585                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     20983585                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     20983585                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     20983585                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     20983585                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     20983585                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.085077                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.085077                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.085077                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.085077                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.085077                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.085077                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst        37945                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total        37945                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst        37945                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total        37945                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst        37945                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total        37945                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                 38170                       # Number of BP lookups
system.cpu12.branchPred.condPredicted           29990                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect            1436                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups              28457                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                 20064                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           70.506378                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                  3596                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups           121                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits               12                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses            109                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           29                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                      30615                       # DTB read hits
system.cpu12.dtb.read_misses                      393                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                  31008                       # DTB read accesses
system.cpu12.dtb.write_hits                      9136                       # DTB write hits
system.cpu12.dtb.write_misses                      43                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                  9179                       # DTB write accesses
system.cpu12.dtb.data_hits                      39751                       # DTB hits
system.cpu12.dtb.data_misses                      436                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                  40187                       # DTB accesses
system.cpu12.itb.fetch_hits                     35713                       # ITB hits
system.cpu12.itb.fetch_misses                      76                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                 35789                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                         120401                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            10281                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                       212642                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                     38170                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches            23672                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       59782                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  3167                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 55                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles        40392                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2348                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                   35713                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 561                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples           114454                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            1.857882                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.728187                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  71263     62.26%     62.26% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                   1988      1.74%     64.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                   2904      2.54%     66.54% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                   7644      6.68%     73.22% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                  10732      9.38%     82.59% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                   1509      1.32%     83.91% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                   7335      6.41%     90.32% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                   1201      1.05%     91.37% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   9878      8.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total             114454                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.317024                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      1.766115                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                  12818                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               22596                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                   35303                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                2267                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                 1078                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved               3865                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 523                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts               196291                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                2256                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                 1078                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                  14353                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  8177                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        11920                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                   35948                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                2586                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts               191436                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 291                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                  452                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                  798                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                  447                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands            126019                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              225865                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups         213009                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups           12849                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps              101788                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  24231                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              460                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          430                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    7170                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads              31800                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores             10832                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads            2485                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores           1575                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                   163255                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               775                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                  157553                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             391                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         26931                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        13131                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved          191                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples       114454                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.376562                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      2.149054                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             72054     62.95%     62.95% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              4948      4.32%     67.28% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              9402      8.21%     75.49% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              8868      7.75%     83.24% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              4260      3.72%     86.96% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5              3575      3.12%     90.09% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              8387      7.33%     97.41% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7              1720      1.50%     98.92% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8              1240      1.08%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total        114454                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  1242     33.65%     33.65% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     33.65% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     33.65% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                  79      2.14%     35.79% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     35.79% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     35.79% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                317      8.59%     44.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     44.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     44.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     44.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     44.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     44.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     44.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     44.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     44.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     44.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     44.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     44.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     44.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     44.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     44.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     44.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     44.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     44.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     44.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     44.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     44.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     44.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                 1237     33.51%     77.89% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 816     22.11%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu              111183     70.57%     70.57% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                191      0.12%     70.69% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     70.69% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd              2921      1.85%     72.55% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     72.55% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     72.55% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult             1935      1.23%     73.77% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     73.77% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     73.77% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     73.77% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     73.77% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     73.77% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     73.77% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     73.77% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     73.77% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     73.77% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     73.77% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     73.77% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.77% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     73.77% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.77% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.77% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.77% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.77% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.77% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.77% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     73.77% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.77% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.77% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              31755     20.16%     93.93% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              9564      6.07%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total               157553                       # Type of FU issued
system.cpu12.iq.rate                         1.308569                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      3691                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.023427                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           410033                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes          177493                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses       143174                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads             23609                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes            13516                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses        10396                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses               149111                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                 12129                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads           1262                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         4793                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           52                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         3174                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          771                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                 1078                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  3683                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                1306                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts            185004                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             327                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts               31800                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts              10832                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              395                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   23                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                1271                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           52                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          341                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          759                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts               1100                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts              155612                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts               31009                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            1941                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                       20974                       # number of nop insts executed
system.cpu12.iew.exec_refs                      40188                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                  32515                       # Number of branches executed
system.cpu12.iew.exec_stores                     9179                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.292448                       # Inst execution rate
system.cpu12.iew.wb_sent                       154455                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                      153570                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   88865                       # num instructions producing a value
system.cpu12.iew.wb_consumers                  106928                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     1.275488                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.831073                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts         27937                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           584                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             931                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        69944                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     2.222464                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.934785                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        34886     49.88%     49.88% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         9014     12.89%     62.76% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         3539      5.06%     67.82% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         1769      2.53%     70.35% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         1919      2.74%     73.10% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         5829      8.33%     81.43% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          641      0.92%     82.35% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7         5394      7.71%     90.06% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         6953      9.94%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        69944                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts             155448                       # Number of instructions committed
system.cpu12.commit.committedOps               155448                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                        34665                       # Number of memory references committed
system.cpu12.commit.loads                       27007                       # Number of loads committed
system.cpu12.commit.membars                       276                       # Number of memory barriers committed
system.cpu12.commit.branches                    29363                       # Number of branches committed
system.cpu12.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                  132037                       # Number of committed integer instructions.
system.cpu12.commit.function_calls               2408                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass        18353     11.81%     11.81% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          97225     62.55%     74.35% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           115      0.07%     74.43% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     74.43% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         2878      1.85%     76.28% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     76.28% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     76.28% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult         1920      1.24%     77.51% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     77.51% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     77.51% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     77.51% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     77.51% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     77.51% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     77.51% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     77.51% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     77.51% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     77.51% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     77.51% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     77.51% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     77.51% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     77.51% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     77.51% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     77.51% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     77.51% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     77.51% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     77.51% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     77.51% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     77.51% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.51% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.51% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         27283     17.55%     95.06% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         7674      4.94%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total          155448                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                6953                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                     245024                       # The number of ROB reads
system.cpu12.rob.rob_writes                    370882                       # The number of ROB writes
system.cpu12.timesIdled                           133                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          5947                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     942398                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                    137099                       # Number of Instructions Simulated
system.cpu12.committedOps                      137099                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.878205                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.878205                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             1.138687                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       1.138687                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                 194249                       # number of integer regfile reads
system.cpu12.int_regfile_writes                106961                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                   11129                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                   8153                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   908                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                  409                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements             710                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          19.442222                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             32930                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             827                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           39.818622                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    19.442222                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.151892                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.151892                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          117                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses          146459                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses         146459                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        26464                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         26464                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         6625                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         6625                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data          153                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          153                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data          121                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          121                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data        33089                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          33089                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        33089                       # number of overall hits
system.cpu12.dcache.overall_hits::total         33089                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         1994                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         1994                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          842                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          842                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           60                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           60                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data           68                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           68                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         2836                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         2836                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         2836                       # number of overall misses
system.cpu12.dcache.overall_misses::total         2836                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data    104303160                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total    104303160                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     89467402                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     89467402                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       550206                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       550206                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data       675648                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total       675648                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data        17388                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total        17388                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data    193770562                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total    193770562                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data    193770562                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total    193770562                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data        28458                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        28458                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         7467                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         7467                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data          213                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          213                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data          189                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          189                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        35925                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        35925                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        35925                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        35925                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.070068                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.070068                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.112763                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.112763                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.281690                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.281690                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.359788                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.359788                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.078942                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.078942                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.078942                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.078942                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 52308.505517                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 52308.505517                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 106255.821853                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 106255.821853                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data  9170.100000                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total  9170.100000                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data         9936                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total         9936                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 68325.303949                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 68325.303949                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 68325.303949                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 68325.303949                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         2225                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          113                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             109                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    20.412844                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          113                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          264                       # number of writebacks
system.cpu12.dcache.writebacks::total             264                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data         1058                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total         1058                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          540                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          540                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data            9                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1598                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1598                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1598                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1598                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data          936                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total          936                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          302                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          302                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           51                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           51                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data           66                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total           66                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data         1238                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total         1238                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data         1238                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total         1238                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     32886918                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     32886918                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     22203222                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     22203222                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data       334098                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total       334098                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data       594918                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total       594918                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data        16146                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total        16146                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     55090140                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     55090140                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     55090140                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     55090140                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.032891                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.032891                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.040445                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.040445                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.239437                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.239437                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.349206                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.349206                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.034461                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.034461                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.034461                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.034461                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 35135.596154                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 35135.596154                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 73520.602649                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 73520.602649                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  6550.941176                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6550.941176                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data  9013.909091                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total  9013.909091                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 44499.305331                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 44499.305331                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 44499.305331                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 44499.305331                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             581                       # number of replacements
system.cpu12.icache.tags.tagsinuse          71.888848                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             34488                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            1062                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           32.474576                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    71.888848                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.140408                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.140408                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          401                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           72486                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          72486                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst        34488                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         34488                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst        34488                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          34488                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst        34488                       # number of overall hits
system.cpu12.icache.overall_hits::total         34488                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst         1224                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         1224                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst         1224                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         1224                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst         1224                       # number of overall misses
system.cpu12.icache.overall_misses::total         1224                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     35482697                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     35482697                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     35482697                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     35482697                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     35482697                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     35482697                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst        35712                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        35712                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst        35712                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        35712                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst        35712                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        35712                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.034274                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.034274                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.034274                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.034274                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.034274                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.034274                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 28989.131536                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 28989.131536                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 28989.131536                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 28989.131536                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 28989.131536                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 28989.131536                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs           27                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               5                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs     5.400000                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          581                       # number of writebacks
system.cpu12.icache.writebacks::total             581                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          162                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          162                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          162                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          162                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          162                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          162                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst         1062                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total         1062                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst         1062                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total         1062                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst         1062                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total         1062                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     27428327                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     27428327                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     27428327                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     27428327                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     27428327                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     27428327                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.029738                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.029738                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.029738                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.029738                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.029738                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.029738                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 25827.049906                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 25827.049906                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 25827.049906                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 25827.049906                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 25827.049906                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 25827.049906                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 37630                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           25246                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect            1678                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              24847                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                 18282                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           73.578299                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                  5577                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups           118                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits               20                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             98                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           27                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                      33594                       # DTB read hits
system.cpu13.dtb.read_misses                      439                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                  34033                       # DTB read accesses
system.cpu13.dtb.write_hits                     13360                       # DTB write hits
system.cpu13.dtb.write_misses                      28                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                 13388                       # DTB write accesses
system.cpu13.dtb.data_hits                      46954                       # DTB hits
system.cpu13.dtb.data_misses                      467                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                  47421                       # DTB accesses
system.cpu13.itb.fetch_hits                     34587                       # ITB hits
system.cpu13.itb.fetch_misses                      79                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                 34666                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                          97805                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            12950                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       223878                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     37630                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches            23879                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       65687                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  3683                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                112                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2058                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           75                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                   34587                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 650                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            82733                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            2.706030                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.017422                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  38056     46.00%     46.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                   2790      3.37%     49.37% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                   4009      4.85%     54.22% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                   5681      6.87%     61.08% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                  10609     12.82%     73.91% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                   2282      2.76%     76.66% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                   5377      6.50%     83.16% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                   1513      1.83%     84.99% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                  12416     15.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              82733                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.384745                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      2.289024                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                  15423                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               28425                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   34859                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                2803                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                 1213                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved               6025                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 648                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts               205000                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                2839                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                 1213                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  17343                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  9025                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        16799                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   35650                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                2693                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts               199598                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 325                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                  492                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                  624                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                  356                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands            132227                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              236220                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         223390                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups           12823                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps              104871                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  27356                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              598                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          569                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    8537                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              34923                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores             15387                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads            3945                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           1987                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                   169987                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded              1130                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                  163827                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             469                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         30660                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        14763                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved          209                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        82733                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.980189                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      2.347018                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0             38291     46.28%     46.28% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              6899      8.34%     54.62% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              8166      9.87%     64.49% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3              8079      9.77%     74.26% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              6075      7.34%     81.60% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5              4898      5.92%     87.52% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              6439      7.78%     95.30% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7              2153      2.60%     97.91% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8              1733      2.09%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         82733                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  1475     30.41%     30.41% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     30.41% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     30.41% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                  76      1.57%     31.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     31.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     31.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                324      6.68%     38.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     38.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     38.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     38.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     38.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     38.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     38.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     38.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     38.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     38.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     38.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     38.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     38.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     38.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     38.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     38.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     38.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     38.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     38.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     38.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     38.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     38.65% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                 1689     34.82%     73.47% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                1287     26.53%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu              109841     67.05%     67.05% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                188      0.11%     67.16% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     67.16% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd              2936      1.79%     68.96% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     68.96% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     68.96% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult             1936      1.18%     70.14% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     70.14% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     70.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     70.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     70.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     70.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     70.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     70.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     70.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     70.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     70.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     70.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     70.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     70.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.14% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              34996     21.36%     91.50% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite             13926      8.50%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               163827                       # Type of FU issued
system.cpu13.iq.rate                         1.675037                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      4851                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.029611                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           391933                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          188355                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses       149028                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads             23774                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes            13492                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses        10417                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses               156446                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                 12228                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads           2298                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         5307                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         3965                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked          767                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                 1213                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  3953                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                1490                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts            192219                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             294                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               34923                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts              15387                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              551                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   41                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                1438                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           73                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          357                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          862                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts               1219                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts              161643                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               34033                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            2184                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                       21102                       # number of nop insts executed
system.cpu13.iew.exec_refs                      47421                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  31199                       # Number of branches executed
system.cpu13.iew.exec_stores                    13388                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.652707                       # Inst execution rate
system.cpu13.iew.wb_sent                       160454                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                      159445                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   88332                       # num instructions producing a value
system.cpu13.iew.wb_consumers                  112576                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     1.630234                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.784643                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts         32604                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           921                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts            1050                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        77970                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     2.030230                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.935226                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        42946     55.08%     55.08% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1         7754      9.94%     65.03% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         5008      6.42%     71.45% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         2422      3.11%     74.55% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         2876      3.69%     78.24% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         3199      4.10%     82.35% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          980      1.26%     83.60% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7         2398      3.08%     86.68% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        10387     13.32%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        77970                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts             158297                       # Number of instructions committed
system.cpu13.commit.committedOps               158297                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        41038                       # Number of memory references committed
system.cpu13.commit.loads                       29616                       # Number of loads committed
system.cpu13.commit.membars                       467                       # Number of memory barriers committed
system.cpu13.commit.branches                    27567                       # Number of branches committed
system.cpu13.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                  135147                       # Number of committed integer instructions.
system.cpu13.commit.function_calls               4174                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass        17844     11.27%     11.27% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          94017     59.39%     70.67% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           115      0.07%     70.74% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     70.74% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         2878      1.82%     72.56% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     72.56% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     72.56% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult         1920      1.21%     73.77% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     73.77% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     73.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     73.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     73.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     73.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     73.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     73.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     73.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     73.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     73.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     73.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     73.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     73.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     73.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     73.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     73.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     73.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     73.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     73.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     73.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.77% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         30083     19.00%     92.77% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite        11440      7.23%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          158297                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               10387                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     257171                       # The number of ROB reads
system.cpu13.rob.rob_writes                    386547                       # The number of ROB writes
system.cpu13.timesIdled                           189                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                         15072                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     924942                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                    140457                       # Number of Instructions Simulated
system.cpu13.committedOps                      140457                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.696334                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.696334                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             1.436092                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.436092                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 201960                       # number of integer regfile reads
system.cpu13.int_regfile_writes                111961                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                   11145                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                   8179                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                  1301                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                  683                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements             971                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          17.604274                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             37991                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            1090                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           34.854128                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    17.604274                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.137533                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.137533                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          119                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses          169657                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses         169657                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        27995                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         27995                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data        10198                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total        10198                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data          270                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          270                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data          228                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          228                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data        38193                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          38193                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        38193                       # number of overall hits
system.cpu13.dcache.overall_hits::total         38193                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         2276                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         2276                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          901                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          901                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           81                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           81                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data           92                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           92                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         3177                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         3177                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         3177                       # number of overall misses
system.cpu13.dcache.overall_misses::total         3177                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data    107478954                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total    107478954                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     91187564                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     91187564                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data       802332                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total       802332                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data      1068120                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total      1068120                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data    198666518                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total    198666518                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data    198666518                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total    198666518                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        30271                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        30271                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data        11099                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total        11099                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data          351                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          351                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data          320                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          320                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        41370                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        41370                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        41370                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        41370                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.075187                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.075187                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.081178                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.081178                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.230769                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.230769                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.287500                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.287500                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.076795                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.076795                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.076795                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.076795                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 47222.739016                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 47222.739016                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 101207.063263                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 101207.063263                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data  9905.333333                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total  9905.333333                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data        11610                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total        11610                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 62532.740951                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 62532.740951                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 62532.740951                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 62532.740951                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         2162                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             104                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    20.788462                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          214                       # number of writebacks
system.cpu13.dcache.writebacks::total             214                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data         1035                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total         1035                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          556                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          556                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data           11                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1591                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1591                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1591                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1591                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data         1241                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total         1241                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          345                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          345                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           70                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           70                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data           90                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total           90                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data         1586                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total         1586                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data         1586                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total         1586                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     35087742                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     35087742                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     23145897                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     23145897                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       509220                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       509220                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data       956340                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total       956340                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     58233639                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     58233639                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     58233639                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     58233639                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.040996                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.040996                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.031084                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.031084                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.199430                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.199430                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.281250                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.281250                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.038337                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.038337                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.038337                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.038337                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 28273.764706                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 28273.764706                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 67089.556522                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 67089.556522                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data  7274.571429                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7274.571429                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data        10626                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total        10626                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 36717.300757                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 36717.300757                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 36717.300757                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 36717.300757                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             823                       # number of replacements
system.cpu13.icache.tags.tagsinuse          66.381046                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             33043                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            1308                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           25.262232                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    66.381046                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.129650                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.129650                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1          289                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          196                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           70476                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          70476                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        33043                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         33043                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        33043                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          33043                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        33043                       # number of overall hits
system.cpu13.icache.overall_hits::total         33043                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         1541                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1541                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         1541                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1541                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         1541                       # number of overall misses
system.cpu13.icache.overall_misses::total         1541                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     61038089                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     61038089                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     61038089                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     61038089                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     61038089                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     61038089                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        34584                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        34584                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        34584                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        34584                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        34584                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        34584                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.044558                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.044558                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.044558                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.044558                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.044558                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.044558                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 39609.402336                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 39609.402336                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 39609.402336                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 39609.402336                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 39609.402336                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 39609.402336                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          823                       # number of writebacks
system.cpu13.icache.writebacks::total             823                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          233                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          233                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          233                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          233                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          233                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          233                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst         1308                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total         1308                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst         1308                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total         1308                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst         1308                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total         1308                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     45591335                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     45591335                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     45591335                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     45591335                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     45591335                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     45591335                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.037821                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.037821                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.037821                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.037821                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.037821                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.037821                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 34855.760703                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 34855.760703                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 34855.760703                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 34855.760703                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 34855.760703                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 34855.760703                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                 40165                       # Number of BP lookups
system.cpu14.branchPred.condPredicted           29644                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect            1668                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups              29660                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                 20467                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           69.005394                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                  4682                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect               20                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups           140                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits               19                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses            121                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           33                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                      33516                       # DTB read hits
system.cpu14.dtb.read_misses                      438                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                  33954                       # DTB read accesses
system.cpu14.dtb.write_hits                     11387                       # DTB write hits
system.cpu14.dtb.write_misses                      38                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                 11425                       # DTB write accesses
system.cpu14.dtb.data_hits                      44903                       # DTB hits
system.cpu14.dtb.data_misses                      476                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                  45379                       # DTB accesses
system.cpu14.itb.fetch_hits                     37388                       # ITB hits
system.cpu14.itb.fetch_misses                      86                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                 37474                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                         130161                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles            12261                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                       229419                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                     40165                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches            25168                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       65522                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  3669                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        39581                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2270                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles           74                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                   37388                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 641                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples           121617                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            1.886406                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.764655                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  75293     61.91%     61.91% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                   2414      1.98%     63.89% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                   3509      2.89%     66.78% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                   7345      6.04%     72.82% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                  11345      9.33%     82.15% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                   1934      1.59%     83.74% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                   6942      5.71%     89.45% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                   1430      1.18%     90.62% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                  11405      9.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total             121617                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.308579                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      1.762579                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                  14629                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               26456                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                   37095                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                2627                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                 1229                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved               5016                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 623                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts               210794                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                2669                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                 1229                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                  16437                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  9133                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles        14667                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                   37820                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                2750                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts               205386                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 315                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                  432                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                  807                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                  366                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands            135386                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups              242110                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups         229230                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups           12871                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps              108222                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  27164                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              546                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          519                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    8364                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads              34983                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores             13325                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads            3302                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores           1801                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                   174903                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               974                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                  168667                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             467                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         30367                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined        14451                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved          203                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples       121617                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       1.386870                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      2.155507                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             75952     62.45%     62.45% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              6108      5.02%     67.47% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              9481      7.80%     75.27% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              9067      7.46%     82.73% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              5162      4.24%     86.97% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5              4317      3.55%     90.52% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6              8028      6.60%     97.12% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7              2021      1.66%     98.78% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8              1481      1.22%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total        121617                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  1375     31.75%     31.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     31.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     31.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                  78      1.80%     33.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     33.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     33.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                313      7.23%     40.78% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     40.78% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     40.78% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     40.78% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     40.78% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     40.78% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     40.78% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     40.78% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     40.78% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     40.78% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     40.78% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     40.78% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     40.78% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     40.78% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     40.78% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     40.78% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     40.78% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     40.78% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     40.78% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     40.78% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     40.78% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.78% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     40.78% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                 1480     34.17%     74.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                1085     25.05%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu              116802     69.25%     69.25% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                190      0.11%     69.37% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     69.37% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd              2941      1.74%     71.11% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 2      0.00%     71.11% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     71.11% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult             1937      1.15%     72.26% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     72.26% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     72.26% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     72.26% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     72.26% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     72.26% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     72.26% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     72.26% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     72.26% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     72.26% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     72.26% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     72.26% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.26% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     72.26% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.26% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.26% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.26% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.26% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.26% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.26% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     72.26% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.26% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.26% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead              34879     20.68%     92.94% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite             11912      7.06%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total               168667                       # Type of FU issued
system.cpu14.iq.rate                         1.295834                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      4331                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.025678                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           439973                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes          192758                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses       153870                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads             23776                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes            13547                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses        10434                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses               160777                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                 12217                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads           1782                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         5412                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         3705                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked          747                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                 1229                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  3870                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                1726                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts            198184                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             298                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts               34983                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts              13325                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              484                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   27                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                1691                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          386                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          872                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts               1258                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts              166406                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts               33954                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            2261                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                       22307                       # number of nop insts executed
system.cpu14.iew.exec_refs                      45379                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                  33820                       # Number of branches executed
system.cpu14.iew.exec_stores                    11425                       # Number of stores executed
system.cpu14.iew.exec_rate                   1.278463                       # Inst execution rate
system.cpu14.iew.wb_sent                       165310                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                      164304                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   93368                       # num instructions producing a value
system.cpu14.iew.wb_consumers                  114655                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     1.262314                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.814339                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts         31983                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           771                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts            1063                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        77324                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     2.130128                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.921656                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        40207     52.00%     52.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1         9064     11.72%     63.72% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         4410      5.70%     69.42% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3         2193      2.84%     72.26% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4         2466      3.19%     75.45% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         5118      6.62%     82.07% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          821      1.06%     83.13% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7         4493      5.81%     88.94% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         8552     11.06%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        77324                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts             164710                       # Number of instructions committed
system.cpu14.commit.committedOps               164710                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                        39191                       # Number of memory references committed
system.cpu14.commit.loads                       29571                       # Number of loads committed
system.cpu14.commit.membars                       377                       # Number of memory barriers committed
system.cpu14.commit.branches                    30224                       # Number of branches committed
system.cpu14.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                  140292                       # Number of committed integer instructions.
system.cpu14.commit.function_calls               3299                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass        19204     11.66%     11.66% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu         100993     61.32%     72.97% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           116      0.07%     73.05% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     73.05% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         2887      1.75%     74.80% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            2      0.00%     74.80% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     74.80% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult         1921      1.17%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead         29948     18.18%     94.15% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         9639      5.85%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total          164710                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                8552                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                     264022                       # The number of ROB reads
system.cpu14.rob.rob_writes                    398094                       # The number of ROB writes
system.cpu14.timesIdled                           141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          8544                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     932638                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                    145510                       # Number of Instructions Simulated
system.cpu14.committedOps                      145510                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.894516                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.894516                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             1.117923                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       1.117923                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                 208107                       # number of integer regfile reads
system.cpu14.int_regfile_writes                115204                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                   11161                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                   8189                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                  1150                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                  556                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             855                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          16.585570                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             36977                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             975                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           37.925128                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    16.585570                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.129575                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.129575                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          120                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses          164159                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses         164159                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data        28654                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         28654                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         8455                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         8455                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data          215                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total          215                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data          177                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total          177                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data        37109                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          37109                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data        37109                       # number of overall hits
system.cpu14.dcache.overall_hits::total         37109                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         2139                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         2139                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          903                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          903                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data           75                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           75                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data           82                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           82                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         3042                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         3042                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         3042                       # number of overall misses
system.cpu14.dcache.overall_misses::total         3042                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data    106320168                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total    106320168                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     89676051                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     89676051                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       634662                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       634662                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data       886788                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total       886788                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data    195996219                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total    195996219                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data    195996219                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total    195996219                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data        30793                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        30793                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         9358                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         9358                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data          290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data          259                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total          259                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data        40151                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        40151                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data        40151                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        40151                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.069464                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.069464                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.096495                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.096495                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.258621                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.258621                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.316602                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.316602                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.075764                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.075764                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.075764                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.075764                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 49705.548387                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 49705.548387                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 99309.026578                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 99309.026578                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data  8462.160000                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total  8462.160000                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data 10814.487805                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total 10814.487805                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 64430.052268                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 64430.052268                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 64430.052268                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 64430.052268                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         2124                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             110                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    19.309091                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          219                       # number of writebacks
system.cpu14.dcache.writebacks::total             219                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data         1032                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total         1032                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          557                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          557                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data           12                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1589                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1589                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1589                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1589                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data         1107                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total         1107                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          346                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          346                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data           63                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total           63                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data           81                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total           81                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data         1453                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total         1453                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data         1453                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total         1453                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     34497792                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     34497792                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     22943450                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     22943450                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data       448362                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total       448362                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data       786186                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total       786186                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     57441242                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     57441242                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     57441242                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     57441242                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.035950                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.035950                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.036974                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.036974                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.217241                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.217241                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.312741                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.312741                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.036188                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.036188                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.036188                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.036188                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 31163.317073                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 31163.317073                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 66310.549133                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 66310.549133                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  7116.857143                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7116.857143                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         9706                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         9706                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 39532.857536                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 39532.857536                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 39532.857536                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 39532.857536                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             760                       # number of replacements
system.cpu14.icache.tags.tagsinuse          63.287943                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs             35918                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            1257                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           28.574383                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    63.287943                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.123609                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.123609                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1          318                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          179                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           76027                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          76027                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst        35918                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         35918                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst        35918                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          35918                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst        35918                       # number of overall hits
system.cpu14.icache.overall_hits::total         35918                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst         1467                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         1467                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst         1467                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         1467                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst         1467                       # number of overall misses
system.cpu14.icache.overall_misses::total         1467                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     46276920                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     46276920                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     46276920                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     46276920                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     46276920                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     46276920                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst        37385                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        37385                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst        37385                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        37385                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst        37385                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        37385                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.039240                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.039240                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.039240                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.039240                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.039240                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.039240                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 31545.276074                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 31545.276074                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 31545.276074                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 31545.276074                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 31545.276074                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 31545.276074                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks          760                       # number of writebacks
system.cpu14.icache.writebacks::total             760                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst          210                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total          210                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst          210                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total          210                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst          210                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total          210                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst         1257                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total         1257                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst         1257                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total         1257                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst         1257                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total         1257                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     34838100                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     34838100                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     34838100                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     34838100                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     34838100                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     34838100                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.033623                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.033623                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.033623                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.033623                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.033623                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.033623                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 27715.274463                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 27715.274463                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 27715.274463                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 27715.274463                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 27715.274463                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 27715.274463                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                 41011                       # Number of BP lookups
system.cpu15.branchPred.condPredicted           29641                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect            1600                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups              27280                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                 20676                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           75.791789                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                  5092                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups           141                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits               17                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses            124                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           31                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                      34928                       # DTB read hits
system.cpu15.dtb.read_misses                      425                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                  35353                       # DTB read accesses
system.cpu15.dtb.write_hits                     12455                       # DTB write hits
system.cpu15.dtb.write_misses                      48                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                 12503                       # DTB write accesses
system.cpu15.dtb.data_hits                      47383                       # DTB hits
system.cpu15.dtb.data_misses                      473                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                  47856                       # DTB accesses
system.cpu15.itb.fetch_hits                     37098                       # ITB hits
system.cpu15.itb.fetch_misses                      76                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                 37174                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                         134351                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles            11006                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                       237706                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                     41011                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches            25785                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       71800                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  3531                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                 42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        40212                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2150                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                   37098                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 599                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples           126975                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            1.872069                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.787025                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  79384     62.52%     62.52% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                   2639      2.08%     64.60% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                   4197      3.31%     67.90% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                   6554      5.16%     73.06% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                  11597      9.13%     82.20% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                   1942      1.53%     83.73% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                   6068      4.78%     88.51% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                   2247      1.77%     90.28% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                  12347      9.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total             126975                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.305253                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      1.769291                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                  13696                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               31998                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                   36970                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                2899                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                 1200                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved               5435                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 580                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts               218116                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                2550                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                 1200                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                  15639                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  8978                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        19929                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                   37832                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                3185                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts               212419                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                 346                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                  580                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                  898                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                  428                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands            140587                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups              253246                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups         240524                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups           12715                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps              112677                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  27910                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              724                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          698                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    9936                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads              36325                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores             14566                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads            4321                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores           3242                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                   181509                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded              1322                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                  174931                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             438                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         31568                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        15465                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved          286                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples       126975                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.377681                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      2.143794                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0             79540     62.64%     62.64% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              6956      5.48%     68.12% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              9010      7.10%     75.22% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              8448      6.65%     81.87% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              6473      5.10%     86.97% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5              5389      4.24%     91.21% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6              7763      6.11%     97.33% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7              1972      1.55%     98.88% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8              1424      1.12%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total        126975                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  1243     24.50%     24.50% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    2      0.04%     24.54% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     24.54% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                  76      1.50%     26.04% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     26.04% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     26.04% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                320      6.31%     32.35% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     32.35% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     32.35% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     32.35% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     32.35% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     32.35% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     32.35% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     32.35% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     32.35% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     32.35% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     32.35% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     32.35% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     32.35% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     32.35% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     32.35% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     32.35% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     32.35% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     32.35% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     32.35% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     32.35% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     32.35% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.35% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     32.35% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                 2094     41.28%     73.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                1338     26.37%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu              120576     68.93%     68.93% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                191      0.11%     69.04% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     69.04% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd              2929      1.67%     70.71% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     70.71% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     70.71% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult             1928      1.10%     71.82% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     71.82% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     71.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     71.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     71.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     71.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     71.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     71.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     71.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     71.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     71.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     71.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     71.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     71.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.82% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.82% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead              36333     20.77%     92.59% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite             12970      7.41%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total               174931                       # Type of FU issued
system.cpu15.iq.rate                         1.302045                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      5073                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.029000                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           458579                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes          201173                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses       160222                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads             23769                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes            13284                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses        10386                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses               167780                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                 12220                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads           1731                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         5554                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         3882                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked          851                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                 1200                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  4064                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                1278                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts            205408                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             305                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts               36325                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts              14566                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              666                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   33                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                1233                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          355                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          856                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts               1211                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts              172808                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts               35353                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            2123                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                       22577                       # number of nop insts executed
system.cpu15.iew.exec_refs                      47856                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                  34197                       # Number of branches executed
system.cpu15.iew.exec_stores                    12503                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.286243                       # Inst execution rate
system.cpu15.iew.wb_sent                       171614                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                      170608                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   95154                       # num instructions producing a value
system.cpu15.iew.wb_consumers                  118925                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     1.269868                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.800118                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts         33089                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls          1036                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts            1035                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        81958                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     2.081932                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.900203                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        43185     52.69%     52.69% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1         9295     11.34%     64.03% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         4921      6.00%     70.04% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         2512      3.06%     73.10% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         3375      4.12%     77.22% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         4265      5.20%     82.42% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6         1035      1.26%     83.69% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7         4037      4.93%     88.61% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         9333     11.39%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        81958                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts             170631                       # Number of instructions committed
system.cpu15.commit.committedOps               170631                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                        41455                       # Number of memory references committed
system.cpu15.commit.loads                       30771                       # Number of loads committed
system.cpu15.commit.membars                       516                       # Number of memory barriers committed
system.cpu15.commit.branches                    30517                       # Number of branches committed
system.cpu15.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                  145777                       # Number of committed integer instructions.
system.cpu15.commit.function_calls               3655                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass        19372     11.35%     11.35% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu         104360     61.16%     72.51% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           115      0.07%     72.58% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     72.58% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         2878      1.69%     74.27% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     74.27% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     74.27% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult         1920      1.13%     75.39% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     75.39% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     75.39% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     75.39% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     75.39% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     75.39% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     75.39% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     75.39% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     75.39% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     75.39% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     75.39% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     75.39% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     75.39% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     75.39% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     75.39% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     75.39% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     75.39% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     75.39% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.39% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         31287     18.34%     93.73% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite        10699      6.27%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total          170631                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                9333                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                     274863                       # The number of ROB reads
system.cpu15.rob.rob_writes                    412242                       # The number of ROB writes
system.cpu15.timesIdled                           125                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          7376                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     928448                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                    151263                       # Number of Instructions Simulated
system.cpu15.committedOps                      151263                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.888195                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.888195                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             1.125879                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.125879                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                 219377                       # number of integer regfile reads
system.cpu15.int_regfile_writes                120550                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                   11120                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                   8149                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                  1245                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                  528                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements             845                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          15.332349                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             39247                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             962                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           40.797297                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    15.332349                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.119784                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.119784                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          117                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses          173923                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses         173923                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        29801                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         29801                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         9420                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         9420                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data          203                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          203                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data          165                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total          165                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data        39221                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          39221                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        39221                       # number of overall hits
system.cpu15.dcache.overall_hits::total         39221                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         2361                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         2361                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data         1018                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         1018                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           73                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           73                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data           77                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           77                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         3379                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         3379                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         3379                       # number of overall misses
system.cpu15.dcache.overall_misses::total         3379                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data    106977186                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total    106977186                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data     88914792                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total     88914792                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       730296                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       730296                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data       779976                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total       779976                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data        34776                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total        34776                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data    195891978                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total    195891978                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data    195891978                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total    195891978                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data        32162                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        32162                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data        10438                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total        10438                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data          276                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          276                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data          242                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          242                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        42600                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        42600                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        42600                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        42600                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.073410                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.073410                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.097528                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.097528                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.264493                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.264493                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.318182                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.318182                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.079319                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.079319                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.079319                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.079319                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 45310.116900                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 45310.116900                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 87342.624754                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 87342.624754                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 10004.054795                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 10004.054795                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data 10129.558442                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total 10129.558442                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 57973.358390                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 57973.358390                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 57973.358390                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 57973.358390                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         2637                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets           96                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             111                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    23.756757                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets           96                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          241                       # number of writebacks
system.cpu15.dcache.writebacks::total             241                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data         1143                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total         1143                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          592                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          592                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data            9                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1735                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1735                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1735                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1735                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data         1218                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total         1218                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          426                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          426                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data           64                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total           64                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data           77                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total           77                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data         1644                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total         1644                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data         1644                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total         1644                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     35904978                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     35904978                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     25411307                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     25411307                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data       471960                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total       471960                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data       685584                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total       685584                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data        33534                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total        33534                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     61316285                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     61316285                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     61316285                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     61316285                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.037871                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.037871                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.040812                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.040812                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.231884                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.231884                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.318182                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.318182                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.038592                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.038592                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.038592                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.038592                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 29478.635468                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 29478.635468                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 59650.955399                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 59650.955399                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data  7374.375000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7374.375000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  8903.688312                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  8903.688312                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 37297.010341                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 37297.010341                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 37297.010341                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 37297.010341                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             691                       # number of replacements
system.cpu15.icache.tags.tagsinuse          57.531784                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             35738                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            1175                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           30.415319                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    57.531784                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.112367                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.112367                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1          279                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          205                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           75371                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          75371                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst        35738                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         35738                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst        35738                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          35738                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst        35738                       # number of overall hits
system.cpu15.icache.overall_hits::total         35738                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst         1360                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         1360                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst         1360                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         1360                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst         1360                       # number of overall misses
system.cpu15.icache.overall_misses::total         1360                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     37169334                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     37169334                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     37169334                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     37169334                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     37169334                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     37169334                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst        37098                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        37098                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst        37098                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        37098                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst        37098                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        37098                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.036660                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.036660                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.036660                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.036660                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.036660                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.036660                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 27330.392647                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 27330.392647                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 27330.392647                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 27330.392647                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 27330.392647                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 27330.392647                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          691                       # number of writebacks
system.cpu15.icache.writebacks::total             691                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst          185                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total          185                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst          185                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total          185                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst          185                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total          185                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst         1175                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total         1175                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst         1175                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total         1175                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst         1175                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total         1175                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     29440368                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     29440368                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     29440368                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     29440368                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     29440368                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     29440368                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.031673                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.031673                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.031673                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.031673                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.031673                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.031673                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 25055.632340                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 25055.632340                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 25055.632340                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 25055.632340                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 25055.632340                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 25055.632340                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  4253.453434                       # Cycle average of tags in use
system.l2.tags.total_refs                       40841                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8676                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.707354                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2357.078556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst     1253.580922                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      500.874224                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       59.362811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        5.504334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        7.767987                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        4.320199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        1.806293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        4.104238                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.489145                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        3.982685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        1.342244                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        4.032758                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.428662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        4.082458                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        1.637046                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        3.552871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        2.538890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        3.265159                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        0.664543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        3.756268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        0.268308                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        3.328064                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        0.262440                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        3.149586                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        1.174090                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        2.882538                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        7.943373                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        2.730976                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        1.983407                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        2.489605                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.878556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        2.190198                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.071932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.038256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.015285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.001812                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.129805                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8676                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          649                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5518                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2443                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.264771                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7794082                       # Number of tag accesses
system.l2.tags.data_accesses                  7794082                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        11588                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11588                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6747                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6747                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data              24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  110                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu04.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu07.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu11.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu13.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu14.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu15.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 15                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             1062                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data               70                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data               45                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data               49                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data               43                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data               57                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data               45                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data               52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data               55                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data               50                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data               41                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data               45                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data               53                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data               63                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data               66                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data               56                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1852                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5916                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           943                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           598                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           420                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           391                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           862                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           412                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           940                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst          1007                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           448                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           464                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst           500                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst          1008                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst          1192                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst          1183                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst          1131                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              17415                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data         4457                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data          384                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data          215                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data          164                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data          189                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data          268                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data          190                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data          331                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data          308                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data          167                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data          174                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data          174                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data          341                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data          399                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data          346                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data          376                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8483                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5916                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                5519                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 943                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 454                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 598                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 260                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 420                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 213                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 391                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 232                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 862                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 325                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 412                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 235                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 940                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 383                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                1007                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 363                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 448                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 217                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 464                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 215                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 500                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 219                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                1008                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 394                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                1192                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 462                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                1183                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 412                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                1131                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 432                       # number of demand (read+write) hits
system.l2.demand_hits::total                    27750                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5916                       # number of overall hits
system.l2.overall_hits::cpu00.data               5519                       # number of overall hits
system.l2.overall_hits::cpu01.inst                943                       # number of overall hits
system.l2.overall_hits::cpu01.data                454                       # number of overall hits
system.l2.overall_hits::cpu02.inst                598                       # number of overall hits
system.l2.overall_hits::cpu02.data                260                       # number of overall hits
system.l2.overall_hits::cpu03.inst                420                       # number of overall hits
system.l2.overall_hits::cpu03.data                213                       # number of overall hits
system.l2.overall_hits::cpu04.inst                391                       # number of overall hits
system.l2.overall_hits::cpu04.data                232                       # number of overall hits
system.l2.overall_hits::cpu05.inst                862                       # number of overall hits
system.l2.overall_hits::cpu05.data                325                       # number of overall hits
system.l2.overall_hits::cpu06.inst                412                       # number of overall hits
system.l2.overall_hits::cpu06.data                235                       # number of overall hits
system.l2.overall_hits::cpu07.inst                940                       # number of overall hits
system.l2.overall_hits::cpu07.data                383                       # number of overall hits
system.l2.overall_hits::cpu08.inst               1007                       # number of overall hits
system.l2.overall_hits::cpu08.data                363                       # number of overall hits
system.l2.overall_hits::cpu09.inst                448                       # number of overall hits
system.l2.overall_hits::cpu09.data                217                       # number of overall hits
system.l2.overall_hits::cpu10.inst                464                       # number of overall hits
system.l2.overall_hits::cpu10.data                215                       # number of overall hits
system.l2.overall_hits::cpu11.inst                500                       # number of overall hits
system.l2.overall_hits::cpu11.data                219                       # number of overall hits
system.l2.overall_hits::cpu12.inst               1008                       # number of overall hits
system.l2.overall_hits::cpu12.data                394                       # number of overall hits
system.l2.overall_hits::cpu13.inst               1192                       # number of overall hits
system.l2.overall_hits::cpu13.data                462                       # number of overall hits
system.l2.overall_hits::cpu14.inst               1183                       # number of overall hits
system.l2.overall_hits::cpu14.data                412                       # number of overall hits
system.l2.overall_hits::cpu15.inst               1131                       # number of overall hits
system.l2.overall_hits::cpu15.data                432                       # number of overall hits
system.l2.overall_hits::total                   27750                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data           203                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data           206                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data           164                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data           107                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data            57                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data            54                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data            59                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data            59                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data           166                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1097                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu14.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              105                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           5101                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             41                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             41                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             48                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             47                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             46                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             45                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             57                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5852                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         1902                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          212                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst          114                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           63                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           76                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           59                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           68                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           78                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           54                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst          116                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           74                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3060                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data          800                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data           41                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data           37                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data           30                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data           31                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data           40                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data           35                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data           36                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data           37                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data           35                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data           32                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data           32                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data           36                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data           40                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data           33                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1334                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              1902                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              5901                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               212                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data                93                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst               114                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data                88                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                63                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data                71                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                44                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                72                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                76                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                93                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                59                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data                83                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                68                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data                89                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                78                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                92                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                53                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                82                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                50                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                78                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                53                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data                77                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                54                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                93                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst               116                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data                93                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                74                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data                95                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                44                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                86                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10246                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             1902                       # number of overall misses
system.l2.overall_misses::cpu00.data             5901                       # number of overall misses
system.l2.overall_misses::cpu01.inst              212                       # number of overall misses
system.l2.overall_misses::cpu01.data               93                       # number of overall misses
system.l2.overall_misses::cpu02.inst              114                       # number of overall misses
system.l2.overall_misses::cpu02.data               88                       # number of overall misses
system.l2.overall_misses::cpu03.inst               63                       # number of overall misses
system.l2.overall_misses::cpu03.data               71                       # number of overall misses
system.l2.overall_misses::cpu04.inst               44                       # number of overall misses
system.l2.overall_misses::cpu04.data               72                       # number of overall misses
system.l2.overall_misses::cpu05.inst               76                       # number of overall misses
system.l2.overall_misses::cpu05.data               93                       # number of overall misses
system.l2.overall_misses::cpu06.inst               59                       # number of overall misses
system.l2.overall_misses::cpu06.data               83                       # number of overall misses
system.l2.overall_misses::cpu07.inst               68                       # number of overall misses
system.l2.overall_misses::cpu07.data               89                       # number of overall misses
system.l2.overall_misses::cpu08.inst               78                       # number of overall misses
system.l2.overall_misses::cpu08.data               92                       # number of overall misses
system.l2.overall_misses::cpu09.inst               53                       # number of overall misses
system.l2.overall_misses::cpu09.data               82                       # number of overall misses
system.l2.overall_misses::cpu10.inst               50                       # number of overall misses
system.l2.overall_misses::cpu10.data               78                       # number of overall misses
system.l2.overall_misses::cpu11.inst               53                       # number of overall misses
system.l2.overall_misses::cpu11.data               77                       # number of overall misses
system.l2.overall_misses::cpu12.inst               54                       # number of overall misses
system.l2.overall_misses::cpu12.data               93                       # number of overall misses
system.l2.overall_misses::cpu13.inst              116                       # number of overall misses
system.l2.overall_misses::cpu13.data               93                       # number of overall misses
system.l2.overall_misses::cpu14.inst               74                       # number of overall misses
system.l2.overall_misses::cpu14.data               95                       # number of overall misses
system.l2.overall_misses::cpu15.inst               44                       # number of overall misses
system.l2.overall_misses::cpu15.data               86                       # number of overall misses
system.l2.overall_misses::total                 10246                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu00.data       258336                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data        60858                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        19872                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        21114                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        40986                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        22356                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        42228                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        19872                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        83214                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        42228                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        83214                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        42228                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       736506                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu00.data        21114                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu06.data        21114                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu14.data        21114                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu15.data        42228                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       105570                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   1128723390                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     11138256                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     10917180                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data      9090198                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data      8711388                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data     11146950                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     10067652                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     11148192                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     11187936                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     10049022                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data      9234547                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data      9194526                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data     11658654                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     11590344                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data     11828808                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     11151918                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1286838961                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    419402286                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     44883396                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst     22916519                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst     12000204                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst      7806497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst     13899222                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst      9439200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst     12372804                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst     14258939                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst      9421812                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst      8968482                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst      9872658                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst      9769572                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst     24399090                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst     14399748                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      7892287                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    641702716                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    177383682                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data      9083988                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data      8022078                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data      6535404                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data      6700590                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data      8654256                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data      7592346                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data      7694190                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data      8082936                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data      7546392                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data      6844662                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data      6857082                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data      7904088                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data      8604576                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data      8836830                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data      7311654                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    293654754                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    419402286                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   1306107072                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     44883396                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     20222244                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst     22916519                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     18939258                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst     12000204                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     15625602                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      7806497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     15411978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst     13899222                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     19801206                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      9439200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     17659998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst     12372804                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     18842382                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst     14258939                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     19270872                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst      9421812                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     17595414                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst      8968482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     16079209                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst      9872658                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     16051608                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst      9769572                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     19562742                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst     24399090                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     20194920                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst     14399748                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     20665638                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      7892287                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     18463572                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2222196431                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    419402286                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   1306107072                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     44883396                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     20222244                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst     22916519                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     18939258                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst     12000204                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     15625602                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      7806497                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     15411978                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst     13899222                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     19801206                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      9439200                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     17659998                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst     12372804                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     18842382                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst     14258939                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     19270872                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst      9421812                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     17595414                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst      8968482                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     16079209                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst      9872658                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     16051608                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst      9769572                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     19562742                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst     24399090                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     20194920                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst     14399748                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     20665638                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      7892287                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     18463572                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2222196431                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        11588                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11588                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6747                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6747                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data          209                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data          211                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data          171                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data          115                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data           64                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data           62                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data           66                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data           66                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data          172                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1207                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            120                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         6163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data           96                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data           90                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data           84                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          110                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data           93                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          105                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          110                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data           97                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data           87                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data           90                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          110                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          117                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          109                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7704                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7818                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst         1155                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          712                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          483                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          435                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          938                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          471                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst         1008                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst         1085                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          501                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          514                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst          553                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst         1062                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst         1308                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst         1257                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst         1175                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          20475                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data         5257                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data          425                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data          252                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data          194                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data          220                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data          308                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data          225                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data          367                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data          345                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data          202                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data          206                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data          206                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data          377                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data          438                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data          386                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data          409                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9817                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7818                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           11420                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst            1155                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             547                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             712                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             348                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             483                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             284                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             435                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             304                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             938                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             418                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             471                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             318                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst            1008                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             472                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst            1085                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             455                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             501                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             299                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             514                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             293                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst             553                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             296                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst            1062                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             487                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst            1308                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             555                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst            1257                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             507                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst            1175                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             518                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                37996                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7818                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          11420                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst           1155                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            547                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            712                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            348                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            483                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            284                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            435                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            304                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            938                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            418                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            471                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            318                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst           1008                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            472                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst           1085                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            455                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            501                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            299                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            514                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            293                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst            553                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            296                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst           1062                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            487                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst           1308                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            555                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst           1257                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            507                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst           1175                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            518                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               37996                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.368421                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.971292                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.976303                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.959064                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.930435                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.890625                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.200000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.375000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.222222                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.870968                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.893939                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.893939                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.965116                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.908865                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data     0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data     0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data     0.842105                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu14.data     0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data     0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.827681                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.426230                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.531250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.455556                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.488095                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.481818                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.516129                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.504762                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.500000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.484536                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.528736                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.500000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.518182                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.461538                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.454545                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.486239                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.759605                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.243285                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.183550                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.160112                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.130435                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.101149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.081023                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.125265                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.067460                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.071889                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.105788                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.097276                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.095841                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.050847                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.088685                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.058870                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.037447                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.149451                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.152178                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.096471                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.146825                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.154639                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.140909                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.129870                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.155556                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.098093                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.107246                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.173267                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.155340                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.155340                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.095491                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.089041                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.103627                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.080685                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.135887                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.243285                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.516725                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.183550                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.170018                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.160112                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.252874                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.130435                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.250000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.101149                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.236842                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.081023                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.222488                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.125265                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.261006                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.067460                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.188559                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.071889                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.202198                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.105788                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.274247                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.097276                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.266212                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.095841                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.260135                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.050847                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.190965                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.088685                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.167568                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.058870                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.187377                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.037447                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.166023                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.269660                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.243285                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.516725                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.183550                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.170018                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.160112                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.252874                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.130435                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.101149                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.236842                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.081023                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.222488                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.125265                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.261006                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.067460                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.188559                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.071889                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.202198                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.105788                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.274247                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.097276                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.266212                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.095841                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.260135                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.050847                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.190965                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.088685                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.167568                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.058870                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.187377                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.037447                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.166023                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.269660                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu00.data 18452.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data   299.793103                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data    96.466019                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data        10557                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data   249.914634                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data   208.934579                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data   740.842105                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data        19872                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data         1541                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data   715.728814                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data  1410.406780                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data   254.385542                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   671.381951                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu00.data        10557                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu06.data        21114                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu14.data  1319.625000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu15.data         4692                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1005.428571                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 221274.924525                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 214197.230769                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 214062.352941                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 221712.146341                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 212472.878049                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 210319.811321                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 209742.750000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 210343.245283                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 203417.018182                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 213808.978723                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 200751.021739                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 204322.800000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 204537.789474                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data       214636                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 215069.236364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 210413.547170                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 219897.293404                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 220505.933754                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 211714.132075                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 201022.096491                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 190479.428571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 177420.386364                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 182884.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 159986.440678                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst       181953                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 182806.910256                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 177770.037736                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 179369.640000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 186276.566038                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst       180918                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 210336.982759                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 194591.189189                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 179370.159091                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 209706.769935                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 221729.602500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 221560.682927                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 216812.918919                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 217846.800000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 216148.064516                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 216356.400000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 216924.171429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 213727.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 218457.729730                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 215611.200000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 213895.687500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 214283.812500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data       219558                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 220630.153846                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 220920.750000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 221565.272727                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total       220131                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 220505.933754                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 221336.565328                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 211714.132075                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 217443.483871                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 201022.096491                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 215218.840909                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 190479.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 220078.901408                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 177420.386364                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 214055.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 182884.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 212916.193548                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 159986.440678                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 212771.060241                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst       181953                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 211712.157303                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 182806.910256                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data       209466                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 177770.037736                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 214578.219512                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 179369.640000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 206143.705128                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 186276.566038                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 208462.441558                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst       180918                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 210352.064516                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 210336.982759                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 217149.677419                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 194591.189189                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 217533.031579                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 179370.159091                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 214692.697674                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 216884.289576                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 220505.933754                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 221336.565328                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 211714.132075                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 217443.483871                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 201022.096491                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 215218.840909                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 190479.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 220078.901408                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 177420.386364                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 214055.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 182884.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 212916.193548                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 159986.440678                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 212771.060241                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst       181953                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 211712.157303                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 182806.910256                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data       209466                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 177770.037736                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 214578.219512                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 179369.640000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 206143.705128                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 186276.566038                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 208462.441558                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst       180918                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 210352.064516                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 210336.982759                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 217149.677419                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 194591.189189                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 217533.031579                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 179370.159091                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 214692.697674                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 216884.289576                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 67                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             4966                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         9                       # number of cycles access was blocked
system.l2.blocked::no_targets                      42                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       7.444444                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   118.238095                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           35                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           51                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           39                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           60                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           55                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           52                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           47                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           49                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           41                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           54                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           35                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           750                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           43                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             52                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             49                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             54                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 793                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            39                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            52                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            49                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            54                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                793                       # number of overall MSHR hits
system.l2.UpgradeReq_mshr_misses::cpu00.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data          203                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data          206                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data          164                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data          107                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data           57                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data           54                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data           59                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data           59                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data          166                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1097                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu14.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          105                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         5101                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           41                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           41                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           48                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           47                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           46                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           45                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           57                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5852                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         1856                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          177                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           63                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst           13                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst           16                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst           23                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst           26                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst           13                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst           70                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst           20                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2310                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data          797                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data           41                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data           27                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data           28                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data           37                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data           31                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data           33                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data           32                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data           28                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data           28                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data           37                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data           37                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data           33                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1291                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         1856                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         5898                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          177                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data           93                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           63                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data           85                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data           68                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data           69                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data           79                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data           86                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data           79                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data           74                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data           73                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data           91                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst           70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data           91                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data           92                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data           86                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9453                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         1856                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         5898                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          177                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data           93                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           63                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data           85                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data           68                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data           69                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data           79                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data           86                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data           79                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data           74                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data           73                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data           91                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data           91                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data           92                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data           86                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9453                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       201502                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data      3174094                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data      3225446                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data        30454                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data      2565092                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data      1671600                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data       888110                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data        14376                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data        47342                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data        30896                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data       845092                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data       907626                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data       908436                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data      2587882                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     17097948                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        30844                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data       197292                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data        44950                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data        14860                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data        47204                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data        15740                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data       125756                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data       279608                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data        14672                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data        46964                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data       163524                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data       246624                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu14.data       247244                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data       139928                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1615210                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   1100664418                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     10854581                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data     10635277                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data      8864342                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data      8484050                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data     10856020                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data      9806171                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data     10854402                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data     10891434                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data      9789141                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data      8981092                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data      8943348                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data     11342053                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data     11297208                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data     11528912                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data     10860870                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1254653319                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    400831554                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     38198698                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst     13611302                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst      2804716                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst      1079881                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst      3451502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst       862360                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst      4962740                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst      5637553                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst      1299776                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst      1078502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst       862398                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst      2803464                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst     15176206                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst      4318320                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      1943061                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    498922033                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    172459319                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data      8855543                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data      7366662                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data      5842246                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data      6066849                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data      7994943                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data      6730664                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data      7129826                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data      7349888                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data      6924032                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data      6060220                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data      6064319                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data      7348098                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data      7993908                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data      8011634                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data      7129996                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    279328147                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    400831554                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   1273123737                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     38198698                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     19710124                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst     13611302                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     18001939                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      2804716                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     14706588                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst      1079881                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     14550899                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      3451502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     18850963                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst       862360                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     16536835                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst      4962740                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     17984228                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst      5637553                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     18241322                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst      1299776                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     16713173                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst      1078502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     15041312                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst       862398                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     15007667                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst      2803464                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     18690151                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst     15176206                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     19291116                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst      4318320                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     19540546                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      1943061                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     17990866                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2032903499                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    400831554                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   1273123737                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     38198698                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     19710124                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst     13611302                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     18001939                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      2804716                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     14706588                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst      1079881                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     14550899                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      3451502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     18850963                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst       862360                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     16536835                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst      4962740                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     17984228                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst      5637553                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     18241322                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst      1299776                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     16713173                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst      1078502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     15041312                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst       862398                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     15007667                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst      2803464                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     18690151                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst     15176206                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     19291116                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst      4318320                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     19540546                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      1943061                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     17990866                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2032903499                       # number of overall MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.368421                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.971292                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.976303                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.959064                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.930435                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.890625                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.200000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.375000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.222222                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.870968                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.893939                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.893939                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.965116                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.908865                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data     0.916667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data     0.842105                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu14.data     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data     0.900000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.827681                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.426230                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.531250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.455556                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.488095                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.481818                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.516129                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.504762                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.484536                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.528736                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.518182                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.461538                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.454545                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.486239                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.759605                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.237401                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.153247                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.088483                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.026915                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.011494                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.017058                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.008493                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.022817                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.023963                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.011976                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.009728                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.007233                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.012241                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.053517                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.015911                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.007660                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.112821                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.151607                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.096471                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.134921                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.139175                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.127273                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.120130                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.137778                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.089918                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.098551                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.158416                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.135922                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.135922                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.090186                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.084475                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.095855                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.080685                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.131507                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.237401                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.516462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.153247                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.170018                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.088483                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.244253                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.026915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.239437                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.011494                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.226974                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.017058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.215311                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.008493                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.248428                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.022817                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.182203                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.023963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.195604                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.011976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.264214                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.009728                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.252560                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.007233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.246622                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.012241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.186858                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.053517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.163964                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.015911                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.181460                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.007660                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.166023                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.248789                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.237401                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.516462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.153247                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.170018                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.088483                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.244253                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.026915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.239437                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.011494                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.226974                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.017058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.215311                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.008493                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.248428                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.022817                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.182203                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.023963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.195604                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.011976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.264214                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.009728                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.252560                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.007233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.246622                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.012241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.186858                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.053517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.163964                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.015911                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.181460                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.007660                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.166023                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.248789                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data        14393                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 15635.931034                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 15657.504854                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data        15227                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data 15640.804878                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 15622.429907                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 15580.877193                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data        14376                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 15780.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data        15448                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 15649.851852                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 15383.491525                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 15397.220339                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 15589.650602                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 15586.096627                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        15422                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data 15176.307692                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data 14983.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data        14860                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data 15734.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data        15740                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data 15719.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data 15533.777778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data        14672                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data 15654.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data 14865.818182                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data        15414                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu14.data 15452.750000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data 15547.555556                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 15382.952381                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 215774.243874                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 208741.942308                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 208534.843137                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 216203.463415                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 206928.048780                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 204830.566038                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 204295.229167                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 204800.037736                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 198026.072727                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 208279.595745                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 195241.130435                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 198741.066667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 198983.385965                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 209207.555556                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 209616.581818                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 204922.075472                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 214397.354580                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 215965.276940                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 215811.853107                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 216052.412698                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 215747.384615                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst 215976.200000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 215718.875000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst       215590                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 215771.304348                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 216828.961538                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 216629.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 215700.400000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst 215599.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 215651.076923                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 216802.942857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst       215916                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 215895.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 215983.564069                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 216385.594730                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 215988.853659                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 216666.529412                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 216379.481481                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 216673.178571                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 216079.540541                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 217118.193548                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 216055.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 216173.176471                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data       216376                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 216436.428571                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 216582.821429                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 216120.529412                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 216051.567568                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 216530.648649                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 216060.484848                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 216365.721921                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 215965.276940                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 215856.856053                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 215811.853107                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 211936.817204                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 216052.412698                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 211787.517647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 215747.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 216273.352941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 215976.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 210882.594203                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 215718.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 209455.144444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst       215590                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 209327.025316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 215771.304348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 209118.930233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 216828.961538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 204958.674157                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 216629.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 211559.151899                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 215700.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 203260.972973                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 215599.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 205584.479452                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 215651.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 205386.274725                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 216802.942857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 211990.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst       215916                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 212397.239130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 215895.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 209196.116279                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 215053.792341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 215965.276940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 215856.856053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 215811.853107                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 211936.817204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 216052.412698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 211787.517647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 215747.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 216273.352941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 215976.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 210882.594203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 215718.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 209455.144444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst       215590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 209327.025316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 215771.304348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 209118.930233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 216828.961538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 204958.674157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 216629.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 211559.151899                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 215700.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 203260.972973                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 215599.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 205584.479452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 215651.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 205386.274725                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 216802.942857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 211990.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst       215916                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 212397.239130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 215895.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 209196.116279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 215053.792341                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3601                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2035                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            620                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5867                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5795                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3601                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        21519                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  21519                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       601344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  601344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1468                       # Total snoops (count)
system.membus.snoop_fanout::samples             13545                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13545    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13545                       # Request fanout histogram
system.membus.reqLayer0.occupancy            17681920                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46980000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        81321                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        27623                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        30556                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             37507                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11588                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        13236                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7965                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2088                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           635                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2723                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           15                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           15                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8237                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8237                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         20475                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17032                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        22942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        34518                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         2999                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         3587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         1677                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         1734                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         1051                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         1081                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         1080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         2335                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         2362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         1021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         1134                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         2542                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         2548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         2767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         2699                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         1104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         1139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         1136                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         1076                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         1229                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         1086                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         2705                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         2627                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         3439                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         3358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         3274                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         3044                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         3041                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         3335                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                120594                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       967936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      1267904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side       118016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        50752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        61760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        35520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        36352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        28864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        31296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        31360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        89408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        42112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        35200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        32320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        98176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        48448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       107648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        44736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        38592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        30400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        39808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        29504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        43264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        28736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side       105152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        48064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       136384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        49216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side       129088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        46464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side       119424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        48576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4020480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            9159                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            48517                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.442216                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.863555                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  23237     47.89%     47.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9183     18.93%     66.82% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   3021      6.23%     73.05% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1790      3.69%     76.74% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1334      2.75%     79.49% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1206      2.49%     81.97% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1180      2.43%     84.41% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1116      2.30%     86.71% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    998      2.06%     88.76% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    973      2.01%     90.77% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   841      1.73%     92.50% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   885      1.82%     94.33% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   761      1.57%     95.89% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   743      1.53%     97.43% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   776      1.60%     99.03% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   473      0.97%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              48517                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          162809047                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          29505557                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          43933775                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4373789                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           6283625                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           2743244                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           2519132                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1863650                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1767325                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1683096                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           1730051                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          3584077                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          4092311                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          1827327                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          1830660                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          3820156                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          4391634                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          4126772                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          4948395                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          1931770                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy          1874130                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          1974515                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          1752403                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          2153145                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy          1764705                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          4018803                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          4632991                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          4969909                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy          5938634                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          4784128                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          5433126                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          4436247                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy          5902693                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
