// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_100 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_364_p2;
reg   [0:0] icmp_ln86_reg_1362;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1362_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1362_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1362_pp0_iter3_reg;
wire   [0:0] icmp_ln86_2003_fu_370_p2;
reg   [0:0] icmp_ln86_2003_reg_1373;
wire   [0:0] icmp_ln86_2004_fu_386_p2;
reg   [0:0] icmp_ln86_2004_reg_1378;
reg   [0:0] icmp_ln86_2004_reg_1378_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2004_reg_1378_pp0_iter2_reg;
wire   [0:0] icmp_ln86_2005_fu_392_p2;
reg   [0:0] icmp_ln86_2005_reg_1384;
wire   [0:0] icmp_ln86_2006_fu_398_p2;
reg   [0:0] icmp_ln86_2006_reg_1390;
reg   [0:0] icmp_ln86_2006_reg_1390_pp0_iter1_reg;
wire   [0:0] icmp_ln86_2007_fu_404_p2;
reg   [0:0] icmp_ln86_2007_reg_1396;
reg   [0:0] icmp_ln86_2007_reg_1396_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2007_reg_1396_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2007_reg_1396_pp0_iter3_reg;
wire   [0:0] icmp_ln86_2008_fu_410_p2;
reg   [0:0] icmp_ln86_2008_reg_1402;
reg   [0:0] icmp_ln86_2008_reg_1402_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2008_reg_1402_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2008_reg_1402_pp0_iter3_reg;
wire   [0:0] icmp_ln86_2009_fu_416_p2;
reg   [0:0] icmp_ln86_2009_reg_1408;
wire   [0:0] icmp_ln86_2010_fu_422_p2;
reg   [0:0] icmp_ln86_2010_reg_1414;
reg   [0:0] icmp_ln86_2010_reg_1414_pp0_iter1_reg;
wire   [0:0] icmp_ln86_2011_fu_428_p2;
reg   [0:0] icmp_ln86_2011_reg_1420;
reg   [0:0] icmp_ln86_2011_reg_1420_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2011_reg_1420_pp0_iter2_reg;
wire   [0:0] icmp_ln86_2012_fu_434_p2;
reg   [0:0] icmp_ln86_2012_reg_1426;
reg   [0:0] icmp_ln86_2012_reg_1426_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2012_reg_1426_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2012_reg_1426_pp0_iter3_reg;
wire   [0:0] icmp_ln86_2013_fu_440_p2;
reg   [0:0] icmp_ln86_2013_reg_1432;
reg   [0:0] icmp_ln86_2013_reg_1432_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2013_reg_1432_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2013_reg_1432_pp0_iter3_reg;
wire   [0:0] icmp_ln86_2014_fu_446_p2;
reg   [0:0] icmp_ln86_2014_reg_1438;
reg   [0:0] icmp_ln86_2014_reg_1438_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2014_reg_1438_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2014_reg_1438_pp0_iter3_reg;
reg   [0:0] icmp_ln86_2014_reg_1438_pp0_iter4_reg;
wire   [0:0] icmp_ln86_2015_fu_452_p2;
reg   [0:0] icmp_ln86_2015_reg_1444;
reg   [0:0] icmp_ln86_2015_reg_1444_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2015_reg_1444_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2015_reg_1444_pp0_iter3_reg;
reg   [0:0] icmp_ln86_2015_reg_1444_pp0_iter4_reg;
reg   [0:0] icmp_ln86_2015_reg_1444_pp0_iter5_reg;
wire   [0:0] icmp_ln86_2016_fu_458_p2;
reg   [0:0] icmp_ln86_2016_reg_1450;
reg   [0:0] icmp_ln86_2016_reg_1450_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2016_reg_1450_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2016_reg_1450_pp0_iter3_reg;
reg   [0:0] icmp_ln86_2016_reg_1450_pp0_iter4_reg;
reg   [0:0] icmp_ln86_2016_reg_1450_pp0_iter5_reg;
reg   [0:0] icmp_ln86_2016_reg_1450_pp0_iter6_reg;
wire   [0:0] icmp_ln86_2017_fu_464_p2;
reg   [0:0] icmp_ln86_2017_reg_1456;
reg   [0:0] icmp_ln86_2017_reg_1456_pp0_iter1_reg;
wire   [0:0] icmp_ln86_2018_fu_470_p2;
reg   [0:0] icmp_ln86_2018_reg_1461;
wire   [0:0] icmp_ln86_2019_fu_476_p2;
reg   [0:0] icmp_ln86_2019_reg_1466;
reg   [0:0] icmp_ln86_2019_reg_1466_pp0_iter1_reg;
wire   [0:0] icmp_ln86_2020_fu_482_p2;
reg   [0:0] icmp_ln86_2020_reg_1471;
reg   [0:0] icmp_ln86_2020_reg_1471_pp0_iter1_reg;
wire   [0:0] icmp_ln86_2021_fu_488_p2;
reg   [0:0] icmp_ln86_2021_reg_1476;
reg   [0:0] icmp_ln86_2021_reg_1476_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2021_reg_1476_pp0_iter2_reg;
wire   [0:0] icmp_ln86_2022_fu_494_p2;
reg   [0:0] icmp_ln86_2022_reg_1481;
reg   [0:0] icmp_ln86_2022_reg_1481_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2022_reg_1481_pp0_iter2_reg;
wire   [0:0] icmp_ln86_2023_fu_500_p2;
reg   [0:0] icmp_ln86_2023_reg_1486;
reg   [0:0] icmp_ln86_2023_reg_1486_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2023_reg_1486_pp0_iter2_reg;
wire   [0:0] icmp_ln86_2024_fu_506_p2;
reg   [0:0] icmp_ln86_2024_reg_1491;
reg   [0:0] icmp_ln86_2024_reg_1491_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2024_reg_1491_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2024_reg_1491_pp0_iter3_reg;
wire   [0:0] icmp_ln86_2025_fu_512_p2;
reg   [0:0] icmp_ln86_2025_reg_1496;
reg   [0:0] icmp_ln86_2025_reg_1496_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2025_reg_1496_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2025_reg_1496_pp0_iter3_reg;
wire   [0:0] icmp_ln86_2026_fu_518_p2;
reg   [0:0] icmp_ln86_2026_reg_1501;
reg   [0:0] icmp_ln86_2026_reg_1501_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2026_reg_1501_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2026_reg_1501_pp0_iter3_reg;
wire   [0:0] icmp_ln86_2027_fu_524_p2;
reg   [0:0] icmp_ln86_2027_reg_1506;
reg   [0:0] icmp_ln86_2027_reg_1506_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2027_reg_1506_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2027_reg_1506_pp0_iter3_reg;
reg   [0:0] icmp_ln86_2027_reg_1506_pp0_iter4_reg;
wire   [0:0] icmp_ln86_2028_fu_530_p2;
reg   [0:0] icmp_ln86_2028_reg_1511;
reg   [0:0] icmp_ln86_2028_reg_1511_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2028_reg_1511_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2028_reg_1511_pp0_iter3_reg;
reg   [0:0] icmp_ln86_2028_reg_1511_pp0_iter4_reg;
wire   [0:0] icmp_ln86_2029_fu_536_p2;
reg   [0:0] icmp_ln86_2029_reg_1516;
reg   [0:0] icmp_ln86_2029_reg_1516_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2029_reg_1516_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2029_reg_1516_pp0_iter3_reg;
reg   [0:0] icmp_ln86_2029_reg_1516_pp0_iter4_reg;
wire   [0:0] icmp_ln86_2030_fu_542_p2;
reg   [0:0] icmp_ln86_2030_reg_1521;
reg   [0:0] icmp_ln86_2030_reg_1521_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2030_reg_1521_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2030_reg_1521_pp0_iter3_reg;
reg   [0:0] icmp_ln86_2030_reg_1521_pp0_iter4_reg;
reg   [0:0] icmp_ln86_2030_reg_1521_pp0_iter5_reg;
wire   [0:0] icmp_ln86_2031_fu_548_p2;
reg   [0:0] icmp_ln86_2031_reg_1526;
reg   [0:0] icmp_ln86_2031_reg_1526_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2031_reg_1526_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2031_reg_1526_pp0_iter3_reg;
reg   [0:0] icmp_ln86_2031_reg_1526_pp0_iter4_reg;
reg   [0:0] icmp_ln86_2031_reg_1526_pp0_iter5_reg;
wire   [0:0] icmp_ln86_2032_fu_554_p2;
reg   [0:0] icmp_ln86_2032_reg_1531;
reg   [0:0] icmp_ln86_2032_reg_1531_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2032_reg_1531_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2032_reg_1531_pp0_iter3_reg;
reg   [0:0] icmp_ln86_2032_reg_1531_pp0_iter4_reg;
reg   [0:0] icmp_ln86_2032_reg_1531_pp0_iter5_reg;
reg   [0:0] icmp_ln86_2032_reg_1531_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_560_p2;
reg   [0:0] and_ln102_reg_1536;
reg   [0:0] and_ln102_reg_1536_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1536_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_571_p2;
reg   [0:0] and_ln104_reg_1546;
wire   [0:0] and_ln102_2271_fu_576_p2;
reg   [0:0] and_ln102_2271_reg_1552;
wire   [0:0] and_ln104_379_fu_585_p2;
reg   [0:0] and_ln104_379_reg_1559;
wire   [0:0] and_ln102_2275_fu_590_p2;
reg   [0:0] and_ln102_2275_reg_1564;
wire   [0:0] and_ln102_2276_fu_600_p2;
reg   [0:0] and_ln102_2276_reg_1570;
wire   [0:0] or_ln117_fu_616_p2;
reg   [0:0] or_ln117_reg_1576;
wire   [0:0] xor_ln104_fu_622_p2;
reg   [0:0] xor_ln104_reg_1581;
wire   [0:0] and_ln102_2272_fu_627_p2;
reg   [0:0] and_ln102_2272_reg_1587;
wire   [0:0] and_ln104_380_fu_636_p2;
reg   [0:0] and_ln104_380_reg_1593;
reg   [0:0] and_ln104_380_reg_1593_pp0_iter3_reg;
wire   [0:0] and_ln102_2277_fu_646_p2;
reg   [0:0] and_ln102_2277_reg_1599;
wire   [3:0] select_ln117_1953_fu_747_p3;
reg   [3:0] select_ln117_1953_reg_1604;
wire   [0:0] or_ln117_1828_fu_754_p2;
reg   [0:0] or_ln117_1828_reg_1609;
wire   [0:0] and_ln102_2270_fu_759_p2;
reg   [0:0] and_ln102_2270_reg_1615;
wire   [0:0] and_ln104_378_fu_768_p2;
reg   [0:0] and_ln104_378_reg_1621;
wire   [0:0] and_ln102_2273_fu_773_p2;
reg   [0:0] and_ln102_2273_reg_1627;
wire   [0:0] and_ln102_2279_fu_787_p2;
reg   [0:0] and_ln102_2279_reg_1633;
wire   [0:0] or_ln117_1832_fu_861_p2;
reg   [0:0] or_ln117_1832_reg_1639;
wire   [3:0] select_ln117_1959_fu_875_p3;
reg   [3:0] select_ln117_1959_reg_1644;
wire   [0:0] and_ln104_381_fu_888_p2;
reg   [0:0] and_ln104_381_reg_1649;
wire   [0:0] and_ln102_2274_fu_893_p2;
reg   [0:0] and_ln102_2274_reg_1654;
reg   [0:0] and_ln102_2274_reg_1654_pp0_iter5_reg;
wire   [0:0] and_ln104_382_fu_902_p2;
reg   [0:0] and_ln104_382_reg_1661;
reg   [0:0] and_ln104_382_reg_1661_pp0_iter5_reg;
reg   [0:0] and_ln104_382_reg_1661_pp0_iter6_reg;
wire   [0:0] and_ln102_2280_fu_917_p2;
reg   [0:0] and_ln102_2280_reg_1667;
wire   [0:0] or_ln117_1837_fu_1000_p2;
reg   [0:0] or_ln117_1837_reg_1672;
wire   [4:0] select_ln117_1965_fu_1012_p3;
reg   [4:0] select_ln117_1965_reg_1677;
wire   [0:0] or_ln117_1839_fu_1020_p2;
reg   [0:0] or_ln117_1839_reg_1682;
wire   [0:0] or_ln117_1841_fu_1026_p2;
reg   [0:0] or_ln117_1841_reg_1688;
reg   [0:0] or_ln117_1841_reg_1688_pp0_iter5_reg;
wire   [0:0] or_ln117_1843_fu_1102_p2;
reg   [0:0] or_ln117_1843_reg_1696;
wire   [4:0] select_ln117_1971_fu_1115_p3;
reg   [4:0] select_ln117_1971_reg_1701;
wire   [0:0] or_ln117_1847_fu_1177_p2;
reg   [0:0] or_ln117_1847_reg_1706;
wire   [4:0] select_ln117_1975_fu_1191_p3;
reg   [4:0] select_ln117_1975_reg_1711;
wire    ap_block_pp0_stage0;
wire   [14:0] tmp_fu_376_p4;
wire   [0:0] xor_ln104_959_fu_566_p2;
wire   [0:0] xor_ln104_961_fu_580_p2;
wire   [0:0] xor_ln104_965_fu_595_p2;
wire   [0:0] and_ln102_2284_fu_605_p2;
wire   [0:0] and_ln102_2285_fu_610_p2;
wire   [0:0] xor_ln104_962_fu_631_p2;
wire   [0:0] xor_ln104_966_fu_641_p2;
wire   [0:0] and_ln102_2287_fu_659_p2;
wire   [0:0] and_ln102_2283_fu_651_p2;
wire   [0:0] xor_ln117_fu_669_p2;
wire   [1:0] zext_ln117_fu_675_p1;
wire   [1:0] select_ln117_fu_679_p3;
wire   [1:0] select_ln117_1948_fu_686_p3;
wire   [0:0] and_ln102_2286_fu_655_p2;
wire   [2:0] zext_ln117_217_fu_693_p1;
wire   [0:0] or_ln117_1824_fu_697_p2;
wire   [2:0] select_ln117_1949_fu_702_p3;
wire   [0:0] or_ln117_1825_fu_709_p2;
wire   [0:0] and_ln102_2288_fu_664_p2;
wire   [2:0] select_ln117_1950_fu_713_p3;
wire   [0:0] or_ln117_1826_fu_721_p2;
wire   [2:0] select_ln117_1951_fu_727_p3;
wire   [2:0] select_ln117_1952_fu_735_p3;
wire   [3:0] zext_ln117_218_fu_743_p1;
wire   [0:0] xor_ln104_960_fu_763_p2;
wire   [0:0] xor_ln104_967_fu_778_p2;
wire   [0:0] and_ln102_2290_fu_796_p2;
wire   [0:0] and_ln102_2278_fu_783_p2;
wire   [0:0] and_ln102_2289_fu_792_p2;
wire   [0:0] or_ln117_1827_fu_811_p2;
wire   [0:0] and_ln102_2291_fu_801_p2;
wire   [3:0] select_ln117_1954_fu_816_p3;
wire   [0:0] or_ln117_1829_fu_823_p2;
wire   [3:0] select_ln117_1955_fu_828_p3;
wire   [0:0] or_ln117_1830_fu_835_p2;
wire   [0:0] and_ln102_2292_fu_806_p2;
wire   [3:0] select_ln117_1956_fu_839_p3;
wire   [0:0] or_ln117_1831_fu_847_p2;
wire   [3:0] select_ln117_1957_fu_853_p3;
wire   [3:0] select_ln117_1958_fu_867_p3;
wire   [0:0] xor_ln104_963_fu_883_p2;
wire   [0:0] xor_ln104_964_fu_897_p2;
wire   [0:0] xor_ln104_968_fu_907_p2;
wire   [0:0] and_ln102_2293_fu_922_p2;
wire   [0:0] xor_ln104_969_fu_912_p2;
wire   [0:0] and_ln102_2296_fu_936_p2;
wire   [0:0] and_ln102_2294_fu_927_p2;
wire   [0:0] or_ln117_1833_fu_946_p2;
wire   [3:0] select_ln117_1960_fu_951_p3;
wire   [0:0] and_ln102_2295_fu_932_p2;
wire   [4:0] zext_ln117_219_fu_958_p1;
wire   [0:0] or_ln117_1834_fu_962_p2;
wire   [4:0] select_ln117_1961_fu_967_p3;
wire   [0:0] or_ln117_1835_fu_974_p2;
wire   [0:0] and_ln102_2297_fu_941_p2;
wire   [4:0] select_ln117_1962_fu_978_p3;
wire   [0:0] or_ln117_1836_fu_986_p2;
wire   [4:0] select_ln117_1963_fu_992_p3;
wire   [4:0] select_ln117_1964_fu_1004_p3;
wire   [0:0] xor_ln104_970_fu_1030_p2;
wire   [0:0] and_ln102_2299_fu_1043_p2;
wire   [0:0] and_ln102_2281_fu_1035_p2;
wire   [0:0] and_ln102_2298_fu_1039_p2;
wire   [0:0] or_ln117_1838_fu_1058_p2;
wire   [0:0] and_ln102_2300_fu_1048_p2;
wire   [4:0] select_ln117_1966_fu_1063_p3;
wire   [0:0] or_ln117_1840_fu_1070_p2;
wire   [4:0] select_ln117_1967_fu_1075_p3;
wire   [0:0] and_ln102_2301_fu_1053_p2;
wire   [4:0] select_ln117_1968_fu_1082_p3;
wire   [0:0] or_ln117_1842_fu_1090_p2;
wire   [4:0] select_ln117_1969_fu_1095_p3;
wire   [4:0] select_ln117_1970_fu_1107_p3;
wire   [0:0] xor_ln104_971_fu_1123_p2;
wire   [0:0] and_ln102_2302_fu_1132_p2;
wire   [0:0] and_ln102_2282_fu_1128_p2;
wire   [0:0] and_ln102_2303_fu_1137_p2;
wire   [0:0] or_ln117_1844_fu_1147_p2;
wire   [0:0] or_ln117_1845_fu_1152_p2;
wire   [0:0] and_ln102_2304_fu_1142_p2;
wire   [4:0] select_ln117_1972_fu_1156_p3;
wire   [0:0] or_ln117_1846_fu_1163_p2;
wire   [4:0] select_ln117_1973_fu_1169_p3;
wire   [4:0] select_ln117_1974_fu_1183_p3;
wire   [0:0] xor_ln104_972_fu_1199_p2;
wire   [0:0] and_ln102_2305_fu_1204_p2;
wire   [0:0] and_ln102_2306_fu_1209_p2;
wire   [0:0] or_ln117_1848_fu_1214_p2;
wire   [11:0] agg_result_fu_1226_p65;
wire   [4:0] agg_result_fu_1226_p66;
wire   [11:0] agg_result_fu_1226_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
wire   [4:0] agg_result_fu_1226_p1;
wire   [4:0] agg_result_fu_1226_p3;
wire   [4:0] agg_result_fu_1226_p5;
wire   [4:0] agg_result_fu_1226_p7;
wire   [4:0] agg_result_fu_1226_p9;
wire   [4:0] agg_result_fu_1226_p11;
wire   [4:0] agg_result_fu_1226_p13;
wire   [4:0] agg_result_fu_1226_p15;
wire   [4:0] agg_result_fu_1226_p17;
wire   [4:0] agg_result_fu_1226_p19;
wire   [4:0] agg_result_fu_1226_p21;
wire   [4:0] agg_result_fu_1226_p23;
wire   [4:0] agg_result_fu_1226_p25;
wire   [4:0] agg_result_fu_1226_p27;
wire   [4:0] agg_result_fu_1226_p29;
wire   [4:0] agg_result_fu_1226_p31;
wire  signed [4:0] agg_result_fu_1226_p33;
wire  signed [4:0] agg_result_fu_1226_p35;
wire  signed [4:0] agg_result_fu_1226_p37;
wire  signed [4:0] agg_result_fu_1226_p39;
wire  signed [4:0] agg_result_fu_1226_p41;
wire  signed [4:0] agg_result_fu_1226_p43;
wire  signed [4:0] agg_result_fu_1226_p45;
wire  signed [4:0] agg_result_fu_1226_p47;
wire  signed [4:0] agg_result_fu_1226_p49;
wire  signed [4:0] agg_result_fu_1226_p51;
wire  signed [4:0] agg_result_fu_1226_p53;
wire  signed [4:0] agg_result_fu_1226_p55;
wire  signed [4:0] agg_result_fu_1226_p57;
wire  signed [4:0] agg_result_fu_1226_p59;
wire  signed [4:0] agg_result_fu_1226_p61;
wire  signed [4:0] agg_result_fu_1226_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x2_U376(
    .din0(12'd447),
    .din1(12'd275),
    .din2(12'd259),
    .din3(12'd3771),
    .din4(12'd27),
    .din5(12'd3871),
    .din6(12'd127),
    .din7(12'd659),
    .din8(12'd106),
    .din9(12'd3676),
    .din10(12'd249),
    .din11(12'd31),
    .din12(12'd3614),
    .din13(12'd28),
    .din14(12'd3713),
    .din15(12'd3880),
    .din16(12'd758),
    .din17(12'd3673),
    .din18(12'd1351),
    .din19(12'd3751),
    .din20(12'd287),
    .din21(12'd3871),
    .din22(12'd3702),
    .din23(12'd625),
    .din24(12'd3605),
    .din25(12'd3900),
    .din26(12'd3577),
    .din27(12'd3884),
    .din28(12'd3957),
    .din29(12'd3676),
    .din30(12'd3593),
    .din31(12'd3672),
    .def(agg_result_fu_1226_p65),
    .sel(agg_result_fu_1226_p66),
    .dout(agg_result_fu_1226_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_2270_reg_1615 <= and_ln102_2270_fu_759_p2;
        and_ln102_2271_reg_1552 <= and_ln102_2271_fu_576_p2;
        and_ln102_2272_reg_1587 <= and_ln102_2272_fu_627_p2;
        and_ln102_2273_reg_1627 <= and_ln102_2273_fu_773_p2;
        and_ln102_2274_reg_1654 <= and_ln102_2274_fu_893_p2;
        and_ln102_2274_reg_1654_pp0_iter5_reg <= and_ln102_2274_reg_1654;
        and_ln102_2275_reg_1564 <= and_ln102_2275_fu_590_p2;
        and_ln102_2276_reg_1570 <= and_ln102_2276_fu_600_p2;
        and_ln102_2277_reg_1599 <= and_ln102_2277_fu_646_p2;
        and_ln102_2279_reg_1633 <= and_ln102_2279_fu_787_p2;
        and_ln102_2280_reg_1667 <= and_ln102_2280_fu_917_p2;
        and_ln102_reg_1536 <= and_ln102_fu_560_p2;
        and_ln102_reg_1536_pp0_iter1_reg <= and_ln102_reg_1536;
        and_ln102_reg_1536_pp0_iter2_reg <= and_ln102_reg_1536_pp0_iter1_reg;
        and_ln104_378_reg_1621 <= and_ln104_378_fu_768_p2;
        and_ln104_379_reg_1559 <= and_ln104_379_fu_585_p2;
        and_ln104_380_reg_1593 <= and_ln104_380_fu_636_p2;
        and_ln104_380_reg_1593_pp0_iter3_reg <= and_ln104_380_reg_1593;
        and_ln104_381_reg_1649 <= and_ln104_381_fu_888_p2;
        and_ln104_382_reg_1661 <= and_ln104_382_fu_902_p2;
        and_ln104_382_reg_1661_pp0_iter5_reg <= and_ln104_382_reg_1661;
        and_ln104_382_reg_1661_pp0_iter6_reg <= and_ln104_382_reg_1661_pp0_iter5_reg;
        and_ln104_reg_1546 <= and_ln104_fu_571_p2;
        icmp_ln86_2003_reg_1373 <= icmp_ln86_2003_fu_370_p2;
        icmp_ln86_2004_reg_1378 <= icmp_ln86_2004_fu_386_p2;
        icmp_ln86_2004_reg_1378_pp0_iter1_reg <= icmp_ln86_2004_reg_1378;
        icmp_ln86_2004_reg_1378_pp0_iter2_reg <= icmp_ln86_2004_reg_1378_pp0_iter1_reg;
        icmp_ln86_2005_reg_1384 <= icmp_ln86_2005_fu_392_p2;
        icmp_ln86_2006_reg_1390 <= icmp_ln86_2006_fu_398_p2;
        icmp_ln86_2006_reg_1390_pp0_iter1_reg <= icmp_ln86_2006_reg_1390;
        icmp_ln86_2007_reg_1396 <= icmp_ln86_2007_fu_404_p2;
        icmp_ln86_2007_reg_1396_pp0_iter1_reg <= icmp_ln86_2007_reg_1396;
        icmp_ln86_2007_reg_1396_pp0_iter2_reg <= icmp_ln86_2007_reg_1396_pp0_iter1_reg;
        icmp_ln86_2007_reg_1396_pp0_iter3_reg <= icmp_ln86_2007_reg_1396_pp0_iter2_reg;
        icmp_ln86_2008_reg_1402 <= icmp_ln86_2008_fu_410_p2;
        icmp_ln86_2008_reg_1402_pp0_iter1_reg <= icmp_ln86_2008_reg_1402;
        icmp_ln86_2008_reg_1402_pp0_iter2_reg <= icmp_ln86_2008_reg_1402_pp0_iter1_reg;
        icmp_ln86_2008_reg_1402_pp0_iter3_reg <= icmp_ln86_2008_reg_1402_pp0_iter2_reg;
        icmp_ln86_2009_reg_1408 <= icmp_ln86_2009_fu_416_p2;
        icmp_ln86_2010_reg_1414 <= icmp_ln86_2010_fu_422_p2;
        icmp_ln86_2010_reg_1414_pp0_iter1_reg <= icmp_ln86_2010_reg_1414;
        icmp_ln86_2011_reg_1420 <= icmp_ln86_2011_fu_428_p2;
        icmp_ln86_2011_reg_1420_pp0_iter1_reg <= icmp_ln86_2011_reg_1420;
        icmp_ln86_2011_reg_1420_pp0_iter2_reg <= icmp_ln86_2011_reg_1420_pp0_iter1_reg;
        icmp_ln86_2012_reg_1426 <= icmp_ln86_2012_fu_434_p2;
        icmp_ln86_2012_reg_1426_pp0_iter1_reg <= icmp_ln86_2012_reg_1426;
        icmp_ln86_2012_reg_1426_pp0_iter2_reg <= icmp_ln86_2012_reg_1426_pp0_iter1_reg;
        icmp_ln86_2012_reg_1426_pp0_iter3_reg <= icmp_ln86_2012_reg_1426_pp0_iter2_reg;
        icmp_ln86_2013_reg_1432 <= icmp_ln86_2013_fu_440_p2;
        icmp_ln86_2013_reg_1432_pp0_iter1_reg <= icmp_ln86_2013_reg_1432;
        icmp_ln86_2013_reg_1432_pp0_iter2_reg <= icmp_ln86_2013_reg_1432_pp0_iter1_reg;
        icmp_ln86_2013_reg_1432_pp0_iter3_reg <= icmp_ln86_2013_reg_1432_pp0_iter2_reg;
        icmp_ln86_2014_reg_1438 <= icmp_ln86_2014_fu_446_p2;
        icmp_ln86_2014_reg_1438_pp0_iter1_reg <= icmp_ln86_2014_reg_1438;
        icmp_ln86_2014_reg_1438_pp0_iter2_reg <= icmp_ln86_2014_reg_1438_pp0_iter1_reg;
        icmp_ln86_2014_reg_1438_pp0_iter3_reg <= icmp_ln86_2014_reg_1438_pp0_iter2_reg;
        icmp_ln86_2014_reg_1438_pp0_iter4_reg <= icmp_ln86_2014_reg_1438_pp0_iter3_reg;
        icmp_ln86_2015_reg_1444 <= icmp_ln86_2015_fu_452_p2;
        icmp_ln86_2015_reg_1444_pp0_iter1_reg <= icmp_ln86_2015_reg_1444;
        icmp_ln86_2015_reg_1444_pp0_iter2_reg <= icmp_ln86_2015_reg_1444_pp0_iter1_reg;
        icmp_ln86_2015_reg_1444_pp0_iter3_reg <= icmp_ln86_2015_reg_1444_pp0_iter2_reg;
        icmp_ln86_2015_reg_1444_pp0_iter4_reg <= icmp_ln86_2015_reg_1444_pp0_iter3_reg;
        icmp_ln86_2015_reg_1444_pp0_iter5_reg <= icmp_ln86_2015_reg_1444_pp0_iter4_reg;
        icmp_ln86_2016_reg_1450 <= icmp_ln86_2016_fu_458_p2;
        icmp_ln86_2016_reg_1450_pp0_iter1_reg <= icmp_ln86_2016_reg_1450;
        icmp_ln86_2016_reg_1450_pp0_iter2_reg <= icmp_ln86_2016_reg_1450_pp0_iter1_reg;
        icmp_ln86_2016_reg_1450_pp0_iter3_reg <= icmp_ln86_2016_reg_1450_pp0_iter2_reg;
        icmp_ln86_2016_reg_1450_pp0_iter4_reg <= icmp_ln86_2016_reg_1450_pp0_iter3_reg;
        icmp_ln86_2016_reg_1450_pp0_iter5_reg <= icmp_ln86_2016_reg_1450_pp0_iter4_reg;
        icmp_ln86_2016_reg_1450_pp0_iter6_reg <= icmp_ln86_2016_reg_1450_pp0_iter5_reg;
        icmp_ln86_2017_reg_1456 <= icmp_ln86_2017_fu_464_p2;
        icmp_ln86_2017_reg_1456_pp0_iter1_reg <= icmp_ln86_2017_reg_1456;
        icmp_ln86_2018_reg_1461 <= icmp_ln86_2018_fu_470_p2;
        icmp_ln86_2019_reg_1466 <= icmp_ln86_2019_fu_476_p2;
        icmp_ln86_2019_reg_1466_pp0_iter1_reg <= icmp_ln86_2019_reg_1466;
        icmp_ln86_2020_reg_1471 <= icmp_ln86_2020_fu_482_p2;
        icmp_ln86_2020_reg_1471_pp0_iter1_reg <= icmp_ln86_2020_reg_1471;
        icmp_ln86_2021_reg_1476 <= icmp_ln86_2021_fu_488_p2;
        icmp_ln86_2021_reg_1476_pp0_iter1_reg <= icmp_ln86_2021_reg_1476;
        icmp_ln86_2021_reg_1476_pp0_iter2_reg <= icmp_ln86_2021_reg_1476_pp0_iter1_reg;
        icmp_ln86_2022_reg_1481 <= icmp_ln86_2022_fu_494_p2;
        icmp_ln86_2022_reg_1481_pp0_iter1_reg <= icmp_ln86_2022_reg_1481;
        icmp_ln86_2022_reg_1481_pp0_iter2_reg <= icmp_ln86_2022_reg_1481_pp0_iter1_reg;
        icmp_ln86_2023_reg_1486 <= icmp_ln86_2023_fu_500_p2;
        icmp_ln86_2023_reg_1486_pp0_iter1_reg <= icmp_ln86_2023_reg_1486;
        icmp_ln86_2023_reg_1486_pp0_iter2_reg <= icmp_ln86_2023_reg_1486_pp0_iter1_reg;
        icmp_ln86_2024_reg_1491 <= icmp_ln86_2024_fu_506_p2;
        icmp_ln86_2024_reg_1491_pp0_iter1_reg <= icmp_ln86_2024_reg_1491;
        icmp_ln86_2024_reg_1491_pp0_iter2_reg <= icmp_ln86_2024_reg_1491_pp0_iter1_reg;
        icmp_ln86_2024_reg_1491_pp0_iter3_reg <= icmp_ln86_2024_reg_1491_pp0_iter2_reg;
        icmp_ln86_2025_reg_1496 <= icmp_ln86_2025_fu_512_p2;
        icmp_ln86_2025_reg_1496_pp0_iter1_reg <= icmp_ln86_2025_reg_1496;
        icmp_ln86_2025_reg_1496_pp0_iter2_reg <= icmp_ln86_2025_reg_1496_pp0_iter1_reg;
        icmp_ln86_2025_reg_1496_pp0_iter3_reg <= icmp_ln86_2025_reg_1496_pp0_iter2_reg;
        icmp_ln86_2026_reg_1501 <= icmp_ln86_2026_fu_518_p2;
        icmp_ln86_2026_reg_1501_pp0_iter1_reg <= icmp_ln86_2026_reg_1501;
        icmp_ln86_2026_reg_1501_pp0_iter2_reg <= icmp_ln86_2026_reg_1501_pp0_iter1_reg;
        icmp_ln86_2026_reg_1501_pp0_iter3_reg <= icmp_ln86_2026_reg_1501_pp0_iter2_reg;
        icmp_ln86_2027_reg_1506 <= icmp_ln86_2027_fu_524_p2;
        icmp_ln86_2027_reg_1506_pp0_iter1_reg <= icmp_ln86_2027_reg_1506;
        icmp_ln86_2027_reg_1506_pp0_iter2_reg <= icmp_ln86_2027_reg_1506_pp0_iter1_reg;
        icmp_ln86_2027_reg_1506_pp0_iter3_reg <= icmp_ln86_2027_reg_1506_pp0_iter2_reg;
        icmp_ln86_2027_reg_1506_pp0_iter4_reg <= icmp_ln86_2027_reg_1506_pp0_iter3_reg;
        icmp_ln86_2028_reg_1511 <= icmp_ln86_2028_fu_530_p2;
        icmp_ln86_2028_reg_1511_pp0_iter1_reg <= icmp_ln86_2028_reg_1511;
        icmp_ln86_2028_reg_1511_pp0_iter2_reg <= icmp_ln86_2028_reg_1511_pp0_iter1_reg;
        icmp_ln86_2028_reg_1511_pp0_iter3_reg <= icmp_ln86_2028_reg_1511_pp0_iter2_reg;
        icmp_ln86_2028_reg_1511_pp0_iter4_reg <= icmp_ln86_2028_reg_1511_pp0_iter3_reg;
        icmp_ln86_2029_reg_1516 <= icmp_ln86_2029_fu_536_p2;
        icmp_ln86_2029_reg_1516_pp0_iter1_reg <= icmp_ln86_2029_reg_1516;
        icmp_ln86_2029_reg_1516_pp0_iter2_reg <= icmp_ln86_2029_reg_1516_pp0_iter1_reg;
        icmp_ln86_2029_reg_1516_pp0_iter3_reg <= icmp_ln86_2029_reg_1516_pp0_iter2_reg;
        icmp_ln86_2029_reg_1516_pp0_iter4_reg <= icmp_ln86_2029_reg_1516_pp0_iter3_reg;
        icmp_ln86_2030_reg_1521 <= icmp_ln86_2030_fu_542_p2;
        icmp_ln86_2030_reg_1521_pp0_iter1_reg <= icmp_ln86_2030_reg_1521;
        icmp_ln86_2030_reg_1521_pp0_iter2_reg <= icmp_ln86_2030_reg_1521_pp0_iter1_reg;
        icmp_ln86_2030_reg_1521_pp0_iter3_reg <= icmp_ln86_2030_reg_1521_pp0_iter2_reg;
        icmp_ln86_2030_reg_1521_pp0_iter4_reg <= icmp_ln86_2030_reg_1521_pp0_iter3_reg;
        icmp_ln86_2030_reg_1521_pp0_iter5_reg <= icmp_ln86_2030_reg_1521_pp0_iter4_reg;
        icmp_ln86_2031_reg_1526 <= icmp_ln86_2031_fu_548_p2;
        icmp_ln86_2031_reg_1526_pp0_iter1_reg <= icmp_ln86_2031_reg_1526;
        icmp_ln86_2031_reg_1526_pp0_iter2_reg <= icmp_ln86_2031_reg_1526_pp0_iter1_reg;
        icmp_ln86_2031_reg_1526_pp0_iter3_reg <= icmp_ln86_2031_reg_1526_pp0_iter2_reg;
        icmp_ln86_2031_reg_1526_pp0_iter4_reg <= icmp_ln86_2031_reg_1526_pp0_iter3_reg;
        icmp_ln86_2031_reg_1526_pp0_iter5_reg <= icmp_ln86_2031_reg_1526_pp0_iter4_reg;
        icmp_ln86_2032_reg_1531 <= icmp_ln86_2032_fu_554_p2;
        icmp_ln86_2032_reg_1531_pp0_iter1_reg <= icmp_ln86_2032_reg_1531;
        icmp_ln86_2032_reg_1531_pp0_iter2_reg <= icmp_ln86_2032_reg_1531_pp0_iter1_reg;
        icmp_ln86_2032_reg_1531_pp0_iter3_reg <= icmp_ln86_2032_reg_1531_pp0_iter2_reg;
        icmp_ln86_2032_reg_1531_pp0_iter4_reg <= icmp_ln86_2032_reg_1531_pp0_iter3_reg;
        icmp_ln86_2032_reg_1531_pp0_iter5_reg <= icmp_ln86_2032_reg_1531_pp0_iter4_reg;
        icmp_ln86_2032_reg_1531_pp0_iter6_reg <= icmp_ln86_2032_reg_1531_pp0_iter5_reg;
        icmp_ln86_reg_1362 <= icmp_ln86_fu_364_p2;
        icmp_ln86_reg_1362_pp0_iter1_reg <= icmp_ln86_reg_1362;
        icmp_ln86_reg_1362_pp0_iter2_reg <= icmp_ln86_reg_1362_pp0_iter1_reg;
        icmp_ln86_reg_1362_pp0_iter3_reg <= icmp_ln86_reg_1362_pp0_iter2_reg;
        or_ln117_1828_reg_1609 <= or_ln117_1828_fu_754_p2;
        or_ln117_1832_reg_1639 <= or_ln117_1832_fu_861_p2;
        or_ln117_1837_reg_1672 <= or_ln117_1837_fu_1000_p2;
        or_ln117_1839_reg_1682 <= or_ln117_1839_fu_1020_p2;
        or_ln117_1841_reg_1688 <= or_ln117_1841_fu_1026_p2;
        or_ln117_1841_reg_1688_pp0_iter5_reg <= or_ln117_1841_reg_1688;
        or_ln117_1843_reg_1696 <= or_ln117_1843_fu_1102_p2;
        or_ln117_1847_reg_1706 <= or_ln117_1847_fu_1177_p2;
        or_ln117_reg_1576 <= or_ln117_fu_616_p2;
        select_ln117_1953_reg_1604 <= select_ln117_1953_fu_747_p3;
        select_ln117_1959_reg_1644 <= select_ln117_1959_fu_875_p3;
        select_ln117_1965_reg_1677 <= select_ln117_1965_fu_1012_p3;
        select_ln117_1971_reg_1701 <= select_ln117_1971_fu_1115_p3;
        select_ln117_1975_reg_1711 <= select_ln117_1975_fu_1191_p3;
        xor_ln104_reg_1581 <= xor_ln104_fu_622_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1226_p65 = 'bx;

assign agg_result_fu_1226_p66 = ((or_ln117_1848_fu_1214_p2[0:0] == 1'b1) ? select_ln117_1975_reg_1711 : 5'd31);

assign and_ln102_2270_fu_759_p2 = (xor_ln104_reg_1581 & icmp_ln86_2004_reg_1378_pp0_iter2_reg);

assign and_ln102_2271_fu_576_p2 = (icmp_ln86_2005_reg_1384 & and_ln102_reg_1536);

assign and_ln102_2272_fu_627_p2 = (icmp_ln86_2006_reg_1390_pp0_iter1_reg & and_ln104_reg_1546);

assign and_ln102_2273_fu_773_p2 = (icmp_ln86_2007_reg_1396_pp0_iter2_reg & and_ln102_2270_fu_759_p2);

assign and_ln102_2274_fu_893_p2 = (icmp_ln86_2008_reg_1402_pp0_iter3_reg & and_ln104_378_reg_1621);

assign and_ln102_2275_fu_590_p2 = (icmp_ln86_2009_reg_1408 & and_ln102_2271_fu_576_p2);

assign and_ln102_2276_fu_600_p2 = (icmp_ln86_2010_reg_1414 & and_ln104_379_fu_585_p2);

assign and_ln102_2277_fu_646_p2 = (icmp_ln86_2011_reg_1420_pp0_iter1_reg & and_ln102_2272_fu_627_p2);

assign and_ln102_2278_fu_783_p2 = (icmp_ln86_2012_reg_1426_pp0_iter2_reg & and_ln104_380_reg_1593);

assign and_ln102_2279_fu_787_p2 = (icmp_ln86_2013_reg_1432_pp0_iter2_reg & and_ln102_2273_fu_773_p2);

assign and_ln102_2280_fu_917_p2 = (icmp_ln86_2014_reg_1438_pp0_iter3_reg & and_ln104_381_fu_888_p2);

assign and_ln102_2281_fu_1035_p2 = (icmp_ln86_2015_reg_1444_pp0_iter4_reg & and_ln102_2274_reg_1654);

assign and_ln102_2282_fu_1128_p2 = (icmp_ln86_2016_reg_1450_pp0_iter5_reg & and_ln104_382_reg_1661_pp0_iter5_reg);

assign and_ln102_2283_fu_651_p2 = (icmp_ln86_2017_reg_1456_pp0_iter1_reg & and_ln102_2275_reg_1564);

assign and_ln102_2284_fu_605_p2 = (xor_ln104_965_fu_595_p2 & icmp_ln86_2018_reg_1461);

assign and_ln102_2285_fu_610_p2 = (and_ln102_2284_fu_605_p2 & and_ln102_2271_fu_576_p2);

assign and_ln102_2286_fu_655_p2 = (icmp_ln86_2019_reg_1466_pp0_iter1_reg & and_ln102_2276_reg_1570);

assign and_ln102_2287_fu_659_p2 = (xor_ln104_966_fu_641_p2 & icmp_ln86_2020_reg_1471_pp0_iter1_reg);

assign and_ln102_2288_fu_664_p2 = (and_ln104_379_reg_1559 & and_ln102_2287_fu_659_p2);

assign and_ln102_2289_fu_792_p2 = (icmp_ln86_2021_reg_1476_pp0_iter2_reg & and_ln102_2277_reg_1599);

assign and_ln102_2290_fu_796_p2 = (xor_ln104_967_fu_778_p2 & icmp_ln86_2022_reg_1481_pp0_iter2_reg);

assign and_ln102_2291_fu_801_p2 = (and_ln102_2290_fu_796_p2 & and_ln102_2272_reg_1587);

assign and_ln102_2292_fu_806_p2 = (icmp_ln86_2023_reg_1486_pp0_iter2_reg & and_ln102_2278_fu_783_p2);

assign and_ln102_2293_fu_922_p2 = (xor_ln104_968_fu_907_p2 & icmp_ln86_2024_reg_1491_pp0_iter3_reg);

assign and_ln102_2294_fu_927_p2 = (and_ln104_380_reg_1593_pp0_iter3_reg & and_ln102_2293_fu_922_p2);

assign and_ln102_2295_fu_932_p2 = (icmp_ln86_2025_reg_1496_pp0_iter3_reg & and_ln102_2279_reg_1633);

assign and_ln102_2296_fu_936_p2 = (xor_ln104_969_fu_912_p2 & icmp_ln86_2026_reg_1501_pp0_iter3_reg);

assign and_ln102_2297_fu_941_p2 = (and_ln102_2296_fu_936_p2 & and_ln102_2273_reg_1627);

assign and_ln102_2298_fu_1039_p2 = (icmp_ln86_2027_reg_1506_pp0_iter4_reg & and_ln102_2280_reg_1667);

assign and_ln102_2299_fu_1043_p2 = (xor_ln104_970_fu_1030_p2 & icmp_ln86_2028_reg_1511_pp0_iter4_reg);

assign and_ln102_2300_fu_1048_p2 = (and_ln104_381_reg_1649 & and_ln102_2299_fu_1043_p2);

assign and_ln102_2301_fu_1053_p2 = (icmp_ln86_2029_reg_1516_pp0_iter4_reg & and_ln102_2281_fu_1035_p2);

assign and_ln102_2302_fu_1132_p2 = (xor_ln104_971_fu_1123_p2 & icmp_ln86_2030_reg_1521_pp0_iter5_reg);

assign and_ln102_2303_fu_1137_p2 = (and_ln102_2302_fu_1132_p2 & and_ln102_2274_reg_1654_pp0_iter5_reg);

assign and_ln102_2304_fu_1142_p2 = (icmp_ln86_2031_reg_1526_pp0_iter5_reg & and_ln102_2282_fu_1128_p2);

assign and_ln102_2305_fu_1204_p2 = (xor_ln104_972_fu_1199_p2 & icmp_ln86_2032_reg_1531_pp0_iter6_reg);

assign and_ln102_2306_fu_1209_p2 = (and_ln104_382_reg_1661_pp0_iter6_reg & and_ln102_2305_fu_1204_p2);

assign and_ln102_fu_560_p2 = (icmp_ln86_fu_364_p2 & icmp_ln86_2003_fu_370_p2);

assign and_ln104_378_fu_768_p2 = (xor_ln104_reg_1581 & xor_ln104_960_fu_763_p2);

assign and_ln104_379_fu_585_p2 = (xor_ln104_961_fu_580_p2 & and_ln102_reg_1536);

assign and_ln104_380_fu_636_p2 = (xor_ln104_962_fu_631_p2 & and_ln104_reg_1546);

assign and_ln104_381_fu_888_p2 = (xor_ln104_963_fu_883_p2 & and_ln102_2270_reg_1615);

assign and_ln104_382_fu_902_p2 = (xor_ln104_964_fu_897_p2 & and_ln104_378_reg_1621);

assign and_ln104_fu_571_p2 = (xor_ln104_959_fu_566_p2 & icmp_ln86_reg_1362);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1226_p67;

assign icmp_ln86_2003_fu_370_p2 = (($signed(p_read9_int_reg) < $signed(18'd1521)) ? 1'b1 : 1'b0);

assign icmp_ln86_2004_fu_386_p2 = (($signed(tmp_fu_376_p4) < $signed(15'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_2005_fu_392_p2 = (($signed(p_read7_int_reg) < $signed(18'd7)) ? 1'b1 : 1'b0);

assign icmp_ln86_2006_fu_398_p2 = (($signed(p_read4_int_reg) < $signed(18'd804)) ? 1'b1 : 1'b0);

assign icmp_ln86_2007_fu_404_p2 = (($signed(p_read14_int_reg) < $signed(18'd78561)) ? 1'b1 : 1'b0);

assign icmp_ln86_2008_fu_410_p2 = (($signed(p_read1_int_reg) < $signed(18'd16759)) ? 1'b1 : 1'b0);

assign icmp_ln86_2009_fu_416_p2 = (($signed(p_read15_int_reg) < $signed(18'd85830)) ? 1'b1 : 1'b0);

assign icmp_ln86_2010_fu_422_p2 = (($signed(p_read1_int_reg) < $signed(18'd249293)) ? 1'b1 : 1'b0);

assign icmp_ln86_2011_fu_428_p2 = (($signed(p_read1_int_reg) < $signed(18'd199293)) ? 1'b1 : 1'b0);

assign icmp_ln86_2012_fu_434_p2 = (($signed(p_read16_int_reg) < $signed(18'd45569)) ? 1'b1 : 1'b0);

assign icmp_ln86_2013_fu_440_p2 = (($signed(p_read6_int_reg) < $signed(18'd260669)) ? 1'b1 : 1'b0);

assign icmp_ln86_2014_fu_446_p2 = (($signed(p_read14_int_reg) < $signed(18'd84618)) ? 1'b1 : 1'b0);

assign icmp_ln86_2015_fu_452_p2 = (($signed(p_read2_int_reg) < $signed(18'd45485)) ? 1'b1 : 1'b0);

assign icmp_ln86_2016_fu_458_p2 = (($signed(p_read11_int_reg) < $signed(18'd326)) ? 1'b1 : 1'b0);

assign icmp_ln86_2017_fu_464_p2 = (($signed(p_read9_int_reg) < $signed(18'd910)) ? 1'b1 : 1'b0);

assign icmp_ln86_2018_fu_470_p2 = (($signed(p_read1_int_reg) < $signed(18'd92864)) ? 1'b1 : 1'b0);

assign icmp_ln86_2019_fu_476_p2 = (($signed(p_read15_int_reg) < $signed(18'd82904)) ? 1'b1 : 1'b0);

assign icmp_ln86_2020_fu_482_p2 = (($signed(p_read6_int_reg) < $signed(18'd259576)) ? 1'b1 : 1'b0);

assign icmp_ln86_2021_fu_488_p2 = (($signed(p_read9_int_reg) < $signed(18'd1810)) ? 1'b1 : 1'b0);

assign icmp_ln86_2022_fu_494_p2 = (($signed(p_read5_int_reg) < $signed(18'd559)) ? 1'b1 : 1'b0);

assign icmp_ln86_2023_fu_500_p2 = (($signed(p_read1_int_reg) < $signed(18'd172894)) ? 1'b1 : 1'b0);

assign icmp_ln86_2024_fu_506_p2 = (($signed(p_read3_int_reg) < $signed(18'd4300)) ? 1'b1 : 1'b0);

assign icmp_ln86_2025_fu_512_p2 = (($signed(p_read8_int_reg) < $signed(18'd1147)) ? 1'b1 : 1'b0);

assign icmp_ln86_2026_fu_518_p2 = (($signed(p_read5_int_reg) < $signed(18'd547)) ? 1'b1 : 1'b0);

assign icmp_ln86_2027_fu_524_p2 = (($signed(p_read10_int_reg) < $signed(18'd601)) ? 1'b1 : 1'b0);

assign icmp_ln86_2028_fu_530_p2 = (($signed(p_read6_int_reg) < $signed(18'd260268)) ? 1'b1 : 1'b0);

assign icmp_ln86_2029_fu_536_p2 = (($signed(p_read5_int_reg) < $signed(18'd875)) ? 1'b1 : 1'b0);

assign icmp_ln86_2030_fu_542_p2 = (($signed(p_read5_int_reg) < $signed(18'd992)) ? 1'b1 : 1'b0);

assign icmp_ln86_2031_fu_548_p2 = (($signed(p_read13_int_reg) < $signed(18'd60)) ? 1'b1 : 1'b0);

assign icmp_ln86_2032_fu_554_p2 = (($signed(p_read9_int_reg) < $signed(18'd1386)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_364_p2 = (($signed(p_read3_int_reg) < $signed(18'd7667)) ? 1'b1 : 1'b0);

assign or_ln117_1824_fu_697_p2 = (and_ln102_2286_fu_655_p2 | and_ln102_2271_reg_1552);

assign or_ln117_1825_fu_709_p2 = (and_ln102_2276_reg_1570 | and_ln102_2271_reg_1552);

assign or_ln117_1826_fu_721_p2 = (or_ln117_1825_fu_709_p2 | and_ln102_2288_fu_664_p2);

assign or_ln117_1827_fu_811_p2 = (and_ln102_reg_1536_pp0_iter2_reg | and_ln102_2289_fu_792_p2);

assign or_ln117_1828_fu_754_p2 = (and_ln102_reg_1536_pp0_iter1_reg | and_ln102_2277_fu_646_p2);

assign or_ln117_1829_fu_823_p2 = (or_ln117_1828_reg_1609 | and_ln102_2291_fu_801_p2);

assign or_ln117_1830_fu_835_p2 = (and_ln102_reg_1536_pp0_iter2_reg | and_ln102_2272_reg_1587);

assign or_ln117_1831_fu_847_p2 = (or_ln117_1830_fu_835_p2 | and_ln102_2292_fu_806_p2);

assign or_ln117_1832_fu_861_p2 = (or_ln117_1830_fu_835_p2 | and_ln102_2278_fu_783_p2);

assign or_ln117_1833_fu_946_p2 = (or_ln117_1832_reg_1639 | and_ln102_2294_fu_927_p2);

assign or_ln117_1834_fu_962_p2 = (icmp_ln86_reg_1362_pp0_iter3_reg | and_ln102_2295_fu_932_p2);

assign or_ln117_1835_fu_974_p2 = (icmp_ln86_reg_1362_pp0_iter3_reg | and_ln102_2279_reg_1633);

assign or_ln117_1836_fu_986_p2 = (or_ln117_1835_fu_974_p2 | and_ln102_2297_fu_941_p2);

assign or_ln117_1837_fu_1000_p2 = (icmp_ln86_reg_1362_pp0_iter3_reg | and_ln102_2273_reg_1627);

assign or_ln117_1838_fu_1058_p2 = (or_ln117_1837_reg_1672 | and_ln102_2298_fu_1039_p2);

assign or_ln117_1839_fu_1020_p2 = (or_ln117_1837_fu_1000_p2 | and_ln102_2280_fu_917_p2);

assign or_ln117_1840_fu_1070_p2 = (or_ln117_1839_reg_1682 | and_ln102_2300_fu_1048_p2);

assign or_ln117_1841_fu_1026_p2 = (icmp_ln86_reg_1362_pp0_iter3_reg | and_ln102_2270_reg_1615);

assign or_ln117_1842_fu_1090_p2 = (or_ln117_1841_reg_1688 | and_ln102_2301_fu_1053_p2);

assign or_ln117_1843_fu_1102_p2 = (or_ln117_1841_reg_1688 | and_ln102_2281_fu_1035_p2);

assign or_ln117_1844_fu_1147_p2 = (or_ln117_1843_reg_1696 | and_ln102_2303_fu_1137_p2);

assign or_ln117_1845_fu_1152_p2 = (or_ln117_1841_reg_1688_pp0_iter5_reg | and_ln102_2274_reg_1654_pp0_iter5_reg);

assign or_ln117_1846_fu_1163_p2 = (or_ln117_1845_fu_1152_p2 | and_ln102_2304_fu_1142_p2);

assign or_ln117_1847_fu_1177_p2 = (or_ln117_1845_fu_1152_p2 | and_ln102_2282_fu_1128_p2);

assign or_ln117_1848_fu_1214_p2 = (or_ln117_1847_reg_1706 | and_ln102_2306_fu_1209_p2);

assign or_ln117_fu_616_p2 = (and_ln102_2285_fu_610_p2 | and_ln102_2275_fu_590_p2);

assign select_ln117_1948_fu_686_p3 = ((or_ln117_reg_1576[0:0] == 1'b1) ? select_ln117_fu_679_p3 : 2'd3);

assign select_ln117_1949_fu_702_p3 = ((and_ln102_2271_reg_1552[0:0] == 1'b1) ? zext_ln117_217_fu_693_p1 : 3'd4);

assign select_ln117_1950_fu_713_p3 = ((or_ln117_1824_fu_697_p2[0:0] == 1'b1) ? select_ln117_1949_fu_702_p3 : 3'd5);

assign select_ln117_1951_fu_727_p3 = ((or_ln117_1825_fu_709_p2[0:0] == 1'b1) ? select_ln117_1950_fu_713_p3 : 3'd6);

assign select_ln117_1952_fu_735_p3 = ((or_ln117_1826_fu_721_p2[0:0] == 1'b1) ? select_ln117_1951_fu_727_p3 : 3'd7);

assign select_ln117_1953_fu_747_p3 = ((and_ln102_reg_1536_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_218_fu_743_p1 : 4'd8);

assign select_ln117_1954_fu_816_p3 = ((or_ln117_1827_fu_811_p2[0:0] == 1'b1) ? select_ln117_1953_reg_1604 : 4'd9);

assign select_ln117_1955_fu_828_p3 = ((or_ln117_1828_reg_1609[0:0] == 1'b1) ? select_ln117_1954_fu_816_p3 : 4'd10);

assign select_ln117_1956_fu_839_p3 = ((or_ln117_1829_fu_823_p2[0:0] == 1'b1) ? select_ln117_1955_fu_828_p3 : 4'd11);

assign select_ln117_1957_fu_853_p3 = ((or_ln117_1830_fu_835_p2[0:0] == 1'b1) ? select_ln117_1956_fu_839_p3 : 4'd12);

assign select_ln117_1958_fu_867_p3 = ((or_ln117_1831_fu_847_p2[0:0] == 1'b1) ? select_ln117_1957_fu_853_p3 : 4'd13);

assign select_ln117_1959_fu_875_p3 = ((or_ln117_1832_fu_861_p2[0:0] == 1'b1) ? select_ln117_1958_fu_867_p3 : 4'd14);

assign select_ln117_1960_fu_951_p3 = ((or_ln117_1833_fu_946_p2[0:0] == 1'b1) ? select_ln117_1959_reg_1644 : 4'd15);

assign select_ln117_1961_fu_967_p3 = ((icmp_ln86_reg_1362_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_219_fu_958_p1 : 5'd16);

assign select_ln117_1962_fu_978_p3 = ((or_ln117_1834_fu_962_p2[0:0] == 1'b1) ? select_ln117_1961_fu_967_p3 : 5'd17);

assign select_ln117_1963_fu_992_p3 = ((or_ln117_1835_fu_974_p2[0:0] == 1'b1) ? select_ln117_1962_fu_978_p3 : 5'd18);

assign select_ln117_1964_fu_1004_p3 = ((or_ln117_1836_fu_986_p2[0:0] == 1'b1) ? select_ln117_1963_fu_992_p3 : 5'd19);

assign select_ln117_1965_fu_1012_p3 = ((or_ln117_1837_fu_1000_p2[0:0] == 1'b1) ? select_ln117_1964_fu_1004_p3 : 5'd20);

assign select_ln117_1966_fu_1063_p3 = ((or_ln117_1838_fu_1058_p2[0:0] == 1'b1) ? select_ln117_1965_reg_1677 : 5'd21);

assign select_ln117_1967_fu_1075_p3 = ((or_ln117_1839_reg_1682[0:0] == 1'b1) ? select_ln117_1966_fu_1063_p3 : 5'd22);

assign select_ln117_1968_fu_1082_p3 = ((or_ln117_1840_fu_1070_p2[0:0] == 1'b1) ? select_ln117_1967_fu_1075_p3 : 5'd23);

assign select_ln117_1969_fu_1095_p3 = ((or_ln117_1841_reg_1688[0:0] == 1'b1) ? select_ln117_1968_fu_1082_p3 : 5'd24);

assign select_ln117_1970_fu_1107_p3 = ((or_ln117_1842_fu_1090_p2[0:0] == 1'b1) ? select_ln117_1969_fu_1095_p3 : 5'd25);

assign select_ln117_1971_fu_1115_p3 = ((or_ln117_1843_fu_1102_p2[0:0] == 1'b1) ? select_ln117_1970_fu_1107_p3 : 5'd26);

assign select_ln117_1972_fu_1156_p3 = ((or_ln117_1844_fu_1147_p2[0:0] == 1'b1) ? select_ln117_1971_reg_1701 : 5'd27);

assign select_ln117_1973_fu_1169_p3 = ((or_ln117_1845_fu_1152_p2[0:0] == 1'b1) ? select_ln117_1972_fu_1156_p3 : 5'd28);

assign select_ln117_1974_fu_1183_p3 = ((or_ln117_1846_fu_1163_p2[0:0] == 1'b1) ? select_ln117_1973_fu_1169_p3 : 5'd29);

assign select_ln117_1975_fu_1191_p3 = ((or_ln117_1847_fu_1177_p2[0:0] == 1'b1) ? select_ln117_1974_fu_1183_p3 : 5'd30);

assign select_ln117_fu_679_p3 = ((and_ln102_2275_reg_1564[0:0] == 1'b1) ? zext_ln117_fu_675_p1 : 2'd2);

assign tmp_fu_376_p4 = {{p_read12_int_reg[17:3]}};

assign xor_ln104_959_fu_566_p2 = (icmp_ln86_2003_reg_1373 ^ 1'd1);

assign xor_ln104_960_fu_763_p2 = (icmp_ln86_2004_reg_1378_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_961_fu_580_p2 = (icmp_ln86_2005_reg_1384 ^ 1'd1);

assign xor_ln104_962_fu_631_p2 = (icmp_ln86_2006_reg_1390_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_963_fu_883_p2 = (icmp_ln86_2007_reg_1396_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_964_fu_897_p2 = (icmp_ln86_2008_reg_1402_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_965_fu_595_p2 = (icmp_ln86_2009_reg_1408 ^ 1'd1);

assign xor_ln104_966_fu_641_p2 = (icmp_ln86_2010_reg_1414_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_967_fu_778_p2 = (icmp_ln86_2011_reg_1420_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_968_fu_907_p2 = (icmp_ln86_2012_reg_1426_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_969_fu_912_p2 = (icmp_ln86_2013_reg_1432_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_970_fu_1030_p2 = (icmp_ln86_2014_reg_1438_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_971_fu_1123_p2 = (icmp_ln86_2015_reg_1444_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_972_fu_1199_p2 = (icmp_ln86_2016_reg_1450_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_622_p2 = (icmp_ln86_reg_1362_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_669_p2 = (1'd1 ^ and_ln102_2283_fu_651_p2);

assign zext_ln117_217_fu_693_p1 = select_ln117_1948_fu_686_p3;

assign zext_ln117_218_fu_743_p1 = select_ln117_1952_fu_735_p3;

assign zext_ln117_219_fu_958_p1 = select_ln117_1960_fu_951_p3;

assign zext_ln117_fu_675_p1 = xor_ln117_fu_669_p2;

endmodule //conifer_jettag_accelerator_decision_function_100
