  **** HLS Build v2025.1 6135595
Sourcing Tcl script '/home/jjh/RL_test/for_ironman/synthesis/./script_tmp.tcl'
INFO: [HLS 200-1510] Running: open_project -reset project_tmp 
WARNING: [HLS 200-2182] The 'project_tmp' project will not automatically appear within Vitis IDE workspaces and is meant only for TCL batch use.  Please use open_component instead of open_project/open_solution to generate Vitis IDE compatible component files and directory structure.
Resolution: For help on HLS 200-2182 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-2182.html
INFO: [HLS 200-10] Creating and opening solution '/home/jjh/RL_test/for_ironman/synthesis/project_tmp'.
INFO: [HLS 200-1510] Running: set_top case_3 
INFO: [HLS 200-1510] Running: add_files case_3.cc 
INFO: [HLS 200-10] Adding design file 'case_3.cc' to the project
INFO: [HLS 200-1510] Running: open_solution solution_tmp -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-1510] Running: source ./directive_tmp.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.88 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.95 seconds; current allocated memory: 247.770 MB.
INFO: [HLS 200-10] Analyzing design file 'case_3.cc' ... 
WARNING: [HLS 207-4905] address of array 'm64' will always evaluate to 'true' (case_3.cc:165:29)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.53 seconds. CPU system time: 0.61 seconds. Elapsed time: 6.16 seconds; current allocated memory: 249.594 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 22,967 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,314 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,050 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,019 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,019 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,795 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 667 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 695 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 723 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 762 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 705 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 847 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 847 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 847 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 857 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 975 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-248] Applying array_partition to 'in_data': Complete partitioning on dimension 1. (case_3.cc:12:0)
INFO: [HLS 214-248] Applying array_partition to 'out_data': Complete partitioning on dimension 1. (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_15' with compact=bit mode in 8-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_14' with compact=bit mode in 8-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_13' with compact=bit mode in 8-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_12' with compact=bit mode in 8-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_11' with compact=bit mode in 8-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_10' with compact=bit mode in 8-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_9' with compact=bit mode in 8-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_8' with compact=bit mode in 8-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_7' with compact=bit mode in 8-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_6' with compact=bit mode in 8-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_5' with compact=bit mode in 8-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_4' with compact=bit mode in 8-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_3' with compact=bit mode in 8-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_2' with compact=bit mode in 8-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_1' with compact=bit mode in 8-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_0' with compact=bit mode in 8-bits (case_3.cc:12:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< L_n2_3> at case_3.cc:102:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L_n3_2> at case_3.cc:109:17 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L_n4_3> at case_3.cc:133:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L_n5_2> at case_3.cc:144:17 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L_m1_2> at case_3.cc:152:17 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L_s1_1> at case_3.cc:163:13 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L_s2_1> at case_3.cc:183:13 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L_n8_3> at case_3.cc:194:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L_n9_2> at case_3.cc:219:17 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L_n10_3> at case_3.cc:227:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L_n11_2> at case_3.cc:235:18 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L_n12_3> at case_3.cc:243:22 
INFO: [HLS 214-291] Loop 'L_m1_3' is marked as complete unroll implied by the pipeline pragma (case_3.cc:154:21)
INFO: [HLS 214-186] Unrolling loop 'L_m1_3' (case_3.cc:154:21) in function 'case_3' completely with a factor of 8 (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_15' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_14' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_13' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_12' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_11' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_10' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_9' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_8' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_7' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_6' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_5' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_4' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_3' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_2' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_1' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_0' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_scalar' since this interface mode only supports scalar types (case_3.cc:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6 seconds. CPU system time: 0.56 seconds. Elapsed time: 8.99 seconds; current allocated memory: 259.520 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 259.520 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 261.215 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-24] case_3.cc:270: Index for bit vector operation is out of bound.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 261.926 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'case_3' (case_3.cc:7:22)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 287.488 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n2_2'(case_3.cc:101:17) and 'L_n2_3'(case_3.cc:102:21) in function 'case_3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n2_1'(case_3.cc:100:13) and 'L_n2_2'(case_3.cc:101:17) in function 'case_3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n3_1'(case_3.cc:108:13) and 'L_n3_2'(case_3.cc:109:17) in function 'case_3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n4_2'(case_3.cc:132:17) and 'L_n4_3'(case_3.cc:133:21) in function 'case_3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n4_1'(case_3.cc:131:13) and 'L_n4_2'(case_3.cc:132:17) in function 'case_3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n5_1'(case_3.cc:143:13) and 'L_n5_2'(case_3.cc:144:17) in function 'case_3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_m1_1'(case_3.cc:151:13) and 'L_m1_2'(case_3.cc:152:17) in function 'case_3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n8_2'(case_3.cc:193:17) and 'L_n8_3'(case_3.cc:194:21) in function 'case_3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n8_1'(case_3.cc:192:13) and 'L_n8_2'(case_3.cc:193:17) in function 'case_3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n9_1'(case_3.cc:218:13) and 'L_n9_2'(case_3.cc:219:17) in function 'case_3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n10_2'(case_3.cc:226:18) and 'L_n10_3'(case_3.cc:227:22) in function 'case_3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n10_1'(case_3.cc:225:14) and 'L_n10_2'(case_3.cc:226:18) in function 'case_3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n11_1'(case_3.cc:234:14) and 'L_n11_2'(case_3.cc:235:18) in function 'case_3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n12_2'(case_3.cc:242:18) and 'L_n12_3'(case_3.cc:243:22) in function 'case_3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n12_1'(case_3.cc:241:14) and 'L_n12_2'(case_3.cc:242:18) in function 'case_3' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n2_2' (case_3.cc:101:17) in function 'case_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n2_1' (case_3.cc:100:13) in function 'case_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n3_1' (case_3.cc:108:13) in function 'case_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n4_2' (case_3.cc:132:17) in function 'case_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n4_1' (case_3.cc:131:13) in function 'case_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n5_1' (case_3.cc:143:13) in function 'case_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_m1_1' (case_3.cc:151:13) in function 'case_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n8_2' (case_3.cc:193:17) in function 'case_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n8_1' (case_3.cc:192:13) in function 'case_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n9_1' (case_3.cc:218:13) in function 'case_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n10_2' (case_3.cc:226:18) in function 'case_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n10_1' (case_3.cc:225:14) in function 'case_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n11_1' (case_3.cc:234:14) in function 'case_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n12_2' (case_3.cc:242:18) in function 'case_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n12_1' (case_3.cc:241:14) in function 'case_3'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.29 seconds; current allocated memory: 392.992 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'case_3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_n2_1_L_n2_2_L_n2_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L_n2_1_L_n2_2_L_n2_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 393.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 393.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_3_Pipeline_L_n3_1_L_n3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_n3_1_L_n3_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'L_n3_1_L_n3_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 394.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 394.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_n4_1_L_n4_2_L_n4_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L_n4_1_L_n4_2_L_n4_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 394.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 394.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_3_Pipeline_L_n5_1_L_n5_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_n5_1_L_n5_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L_n5_1_L_n5_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 394.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 394.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_3_Pipeline_L_m1_1_L_m1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_m1_1_L_m1_2'.
WARNING: [HLS 200-885] The II Violation in module 'case_3_Pipeline_L_m1_1_L_m1_2' (loop 'L_m1_1_L_m1_2'): Unable to schedule 'load' operation 8 bit ('in_data_0_load_1', case_3.cc:153) on array 'in_data_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_data_0'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'case_3_Pipeline_L_m1_1_L_m1_2' (loop 'L_m1_1_L_m1_2'): Unable to schedule 'load' operation 8 bit ('in_data_0_load_3', case_3.cc:153) on array 'in_data_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_data_0'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'case_3_Pipeline_L_m1_1_L_m1_2' (loop 'L_m1_1_L_m1_2'): Unable to schedule 'load' operation 8 bit ('in_data_0_load_5', case_3.cc:153) on array 'in_data_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_data_0'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 7, loop 'L_m1_1_L_m1_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 396.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 396.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_3_Pipeline_L_s1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_s1_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L_s1_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 396.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 396.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_3_Pipeline_L_s2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_s2_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L_s2_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 396.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 396.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln214_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L_n8_1_L_n8_2_L_n8_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'L_n8_1_L_n8_2_L_n8_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 397.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 397.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_3_Pipeline_L_n9_1_L_n9_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_n9_1_L_n9_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L_n9_1_L_n9_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 397.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 397.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_n10_1_L_n10_2_L_n10_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'L_n10_1_L_n10_2_L_n10_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 398.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 398.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_3_Pipeline_L_n11_1_L_n11_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln238) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L_n11_1_L_n11_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'L_n11_1_L_n11_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 398.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 398.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_n12_1_L_n12_2_L_n12_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L_n12_1_L_n12_2_L_n12_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 399.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 399.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 399.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 399.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3' pipeline 'L_n2_1_L_n2_2_L_n2_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8s_4s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 399.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_3_Pipeline_L_n3_1_L_n3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_3_Pipeline_L_n3_1_L_n3_2' pipeline 'L_n3_1_L_n3_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_5s_5s_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_3_Pipeline_L_n3_1_L_n3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 401.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3' pipeline 'L_n4_1_L_n4_2_L_n4_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 403.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_3_Pipeline_L_n5_1_L_n5_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_3_Pipeline_L_n5_1_L_n5_2' pipeline 'L_n5_1_L_n5_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_3_Pipeline_L_n5_1_L_n5_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 405.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_3_Pipeline_L_m1_1_L_m1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_3_Pipeline_L_m1_1_L_m1_2' pipeline 'L_m1_1_L_m1_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_11_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_3_Pipeline_L_m1_1_L_m1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 406.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_3_Pipeline_L_s1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_3_Pipeline_L_s1_1' pipeline 'L_s1_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_3_Pipeline_L_s1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 411.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_3_Pipeline_L_s2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_3_Pipeline_L_s2_1' pipeline 'L_s2_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7s_4s_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_3_Pipeline_L_s2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 411.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3' pipeline 'L_n8_1_L_n8_2_L_n8_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6s_4s_13s_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_5s_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_4s_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_8s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 411.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_3_Pipeline_L_n9_1_L_n9_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_3_Pipeline_L_n9_1_L_n9_2' pipeline 'L_n9_1_L_n9_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8s_4s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_3_Pipeline_L_n9_1_L_n9_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 414.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3' pipeline 'L_n10_1_L_n10_2_L_n10_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_15s_8s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 415.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_3_Pipeline_L_n11_1_L_n11_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_3_Pipeline_L_n11_1_L_n11_2' pipeline 'L_n11_1_L_n11_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_4s_7s_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_3_Pipeline_L_n11_1_L_n11_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 416.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3' pipeline 'L_n12_1_L_n12_2_L_n12_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8s_7s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 418.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_scalar' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/out_data_0' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'out_data_0' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/out_data_1' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'out_data_1' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/out_data_2' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'out_data_2' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/out_data_3' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'out_data_3' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'case_3' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_1_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_1_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_1_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_1_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_1_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_1_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_1_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_1_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_1_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_1_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_1_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_1_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_1_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_1_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_1_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_1_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_1_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_1_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_3_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_3_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_3_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_3_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_3_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_3_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_3_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_3_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_3_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_3_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_3_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_3_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_3_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_3_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_3_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_3_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_3_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_3_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_5_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_5_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_5_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_5_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_5_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_5_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_5_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_5_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_5_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_5_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_5_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_5_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_5_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_5_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_5_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_5_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_5_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_5_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_7_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_7_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_7_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_7_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_7_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_7_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_7_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_7_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_7_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_7_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_7_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_7_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_7_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_7_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_7_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_7_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_7_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_7_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_9_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_9_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_9_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_9_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_9_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_9_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_9_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_9_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_9_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_9_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_9_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_9_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_9_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_9_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_9_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_9_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_9_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_9_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_11_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_11_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_11_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_11_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_11_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_11_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_11_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_11_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_11_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_11_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_11_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_11_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_11_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_11_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_11_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_11_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_11_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_11_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_13_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_13_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_13_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_13_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_13_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_13_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_13_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_13_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_13_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_13_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_13_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_13_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_13_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_13_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_13_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_13_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_13_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_13_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_15_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_15_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_15_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_15_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_15_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_15_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_15_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_15_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_15_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_15_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_15_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_15_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_15_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_15_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_15_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_15_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_15_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_15_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_4s_4s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_3s_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_3'.
INFO: [RTMG 210-278] Implementing memory 'case_3_m64_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 421.059 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 425.949 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.33 seconds; current allocated memory: 434.562 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for case_3.
INFO: [VLOG 209-307] Generating Verilog RTL for case_3.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.21 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:20; Allocated memory: 186.793 MB.
INFO: [HLS 200-1510] Running: export_design -evaluate verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Jan 20 09:52:18 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/solution_tmp_data.json outdir=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/ip srcdir=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp ippack_options_dict= ippack_options_dict=
INFO: Copied 1 ipmisc file(s) to /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/ip/misc
INFO: Copied 28 verilog file(s) to /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/ip/hdl/verilog
INFO: Copied 28 vhdl file(s) to /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/ip/hdl/vhdl
INFO: Import ports from HDL: /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/ip/hdl/vhdl/case_3.vhd (case_3)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add data interface in_data_0_address0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
INFO: Add data interface in_data_0_q0
INFO: Add data interface in_data_0_address1
INFO: Add data interface in_data_0_q1
INFO: Add data interface in_data_1_address0
INFO: Add data interface in_data_1_d0
INFO: Add data interface in_data_1_q0
INFO: Add data interface in_data_1_address1
INFO: Add data interface in_data_1_d1
INFO: Add data interface in_data_1_q1
INFO: Add data interface in_data_2_address0
INFO: Add data interface in_data_2_q0
INFO: Add data interface in_data_2_address1
INFO: Add data interface in_data_2_q1
INFO: Add data interface in_data_3_address0
INFO: Add data interface in_data_3_d0
INFO: Add data interface in_data_3_q0
INFO: Add data interface in_data_3_address1
INFO: Add data interface in_data_3_d1
INFO: Add data interface in_data_3_q1
INFO: Add data interface in_data_4_address0
INFO: Add data interface in_data_4_q0
INFO: Add data interface in_data_5_address0
INFO: Add data interface in_data_5_d0
INFO: Add data interface in_data_5_q0
INFO: Add data interface in_data_5_address1
INFO: Add data interface in_data_5_d1
INFO: Add data interface in_data_5_q1
INFO: Add data interface in_data_6_address0
INFO: Add data interface in_data_6_q0
INFO: Add data interface in_data_7_address0
INFO: Add data interface in_data_7_d0
INFO: Add data interface in_data_7_q0
INFO: Add data interface in_data_7_address1
INFO: Add data interface in_data_7_d1
INFO: Add data interface in_data_7_q1
INFO: Add data interface in_data_8_address0
INFO: Add data interface in_data_8_q0
INFO: Add data interface in_data_9_address0
INFO: Add data interface in_data_9_d0
INFO: Add data interface in_data_9_q0
INFO: Add data interface in_data_9_address1
INFO: Add data interface in_data_9_d1
INFO: Add data interface in_data_9_q1
INFO: Add data interface in_data_10_address0
INFO: Add data interface in_data_10_q0
INFO: Add data interface in_data_11_address0
INFO: Add data interface in_data_11_d0
INFO: Add data interface in_data_11_q0
INFO: Add data interface in_data_11_address1
INFO: Add data interface in_data_11_d1
INFO: Add data interface in_data_11_q1
INFO: Add data interface in_data_12_address0
INFO: Add data interface in_data_12_q0
INFO: Add data interface in_data_13_address0
INFO: Add data interface in_data_13_d0
INFO: Add data interface in_data_13_q0
INFO: Add data interface in_data_13_address1
INFO: Add data interface in_data_13_d1
INFO: Add data interface in_data_13_q1
INFO: Add data interface in_data_14_address0
INFO: Add data interface in_data_14_q0
INFO: Add data interface in_data_15_address0
INFO: Add data interface in_data_15_d0
INFO: Add data interface in_data_15_q0
INFO: Add data interface in_data_15_address1
INFO: Add data interface in_data_15_d1
INFO: Add data interface in_data_15_q1
INFO: Add data interface in_scalar_address0
INFO: Add data interface in_scalar_q0
INFO: Add data interface in_scalar_address1
INFO: Add data interface in_scalar_q1
INFO: Add data interface out_data_0
INFO: Add data interface out_data_1
INFO: Add data interface out_data_2
INFO: Add data interface out_data_3
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/ip/component.xml
INFO: Created IP archive /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/ip/xilinx_com_hls_case_3_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Tue Jan 20 09:52:24 2026...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Jan 20 09:52:47 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module case_3
## set language verilog
## set family zynq
## set device xc7z020
## set package -clg484
## set speed -1
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "12.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set other_clks_freq_hz {}
# set ip_vlnv xilinx.com:hls:case_3:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set has_subcore 0
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project project_tmp
# dict set report_options hls_solution solution_tmp
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "case_3"
# dict set report_options funcmodules {case_3_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 case_3_case_3_Pipeline_L_n3_1_L_n3_2 case_3_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 case_3_case_3_Pipeline_L_n5_1_L_n5_2 case_3_case_3_Pipeline_L_m1_1_L_m1_2 case_3_case_3_Pipeline_L_s1_1 case_3_case_3_Pipeline_L_s2_1 case_3_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 case_3_case_3_Pipeline_L_n9_1_L_n9_2 case_3_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 case_3_case_3_Pipeline_L_n11_1_L_n11_2 case_3_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3}
# dict set report_options bindmodules {case_3_mul_8s_4s_12_1_1 case_3_flow_control_loop_pipe_sequential_init case_3_mul_5s_5s_5_1_1 case_3_mul_8s_8s_11_1_1 case_3_mul_7s_4s_7_1_1 case_3_mul_7s_4s_11_1_1 case_3_mul_9s_8s_13_1_1 case_3_mac_muladd_6s_4s_13s_14_4_1 case_3_mul_8s_4s_10_1_1 case_3_mul_15s_8s_15_1_1 case_3_mac_muladd_8s_4s_7s_12_4_1 case_3_mul_8s_7s_9_1_1 case_3_mul_4s_4s_8_1_1 case_3_mul_5s_3s_5_1_1 case_3_m64_RAM_AUTO_1R1W}
# dict set report_options max_module_depth 6
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
# create_bd_design bd_0
Wrote  : </home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { $target_clk_freq_hz ne "" } { 
#   foreach bd_clk_port $bd_clk_ports {
#     # Remove "_0" suffix from BD ports & interfaces so they match IP ports 
#     set clk_name [regsub {_0$} [get_property name $bd_clk_port] {}]
#     set port_freq_hz $target_clk_freq_hz
#     if { [dict exists $other_clks_freq_hz $clk_name] } {
#         set port_freq_hz [dict get $other_clks_freq_hz $clk_name]
#     }
#     set_property CONFIG.FREQ_HZ $port_freq_hz $bd_clk_port
#   }
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Wrote  : </home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1671.418 ; gain = 40.020 ; free physical = 105103 ; free virtual = 120234
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2026-01-20 09:53:04 KST
# if { $has_subcore } { report_ip_status }
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Jan 20 09:53:04 2026] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Tue Jan 20 09:53:04 2026] Launched synth_1...
Run output will be captured here: /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/runme.log
[Tue Jan 20 09:53:04 2026] Waiting for synth_1 to finish...
[Tue Jan 20 09:53:48 2026] synth_1 finished
ERROR: [Vivado 12-13638] Failed runs(s) : 'bd_0_hls_inst_0_synth_1'
 'bd_0_hls_inst_0_synth_1' run failed with below errors.
ERROR: [Synth 8-524] part-select [22:15] out of range of prefix 'grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_m27_21_out' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2164/hdl/verilog/case_3.v:1938]

ERROR: [Synth 8-6156] failed synthesizing module 'case_3' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2164/hdl/verilog/case_3.v:9]

ERROR: [Synth 8-6156] failed synthesizing module 'bd_0_hls_inst_0' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]

ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details

wait_on_runs: Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 1671.418 ; gain = 0.000 ; free physical = 105168 ; free virtual = 120300
ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.

    while executing
"wait_on_run synth_1"
    invoked from within
"if { $has_synth || $has_impl } {
  # synth properties setting
  set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context..."
    (file "run_vivado.tcl" line 143)
INFO: [Common 17-206] Exiting Vivado at Tue Jan 20 09:53:48 2026...
ERROR: [HLS 200-478] vivado returned an error 
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:01:47; Allocated memory: 6.199 MB.
command 'ap_source' returned error code
    while executing
"source /home/jjh/RL_test/for_ironman/synthesis/./script_tmp.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $tclfile] "

INFO: [HLS 200-112] Total CPU user time: 107.67 seconds. Total CPU system time: 7.29 seconds. Total elapsed time: 130.11 seconds; peak allocated memory: 434.562 MB.
INFO: [vitis-run 60-1662] Stopping dispatch session having empty uuid.
