
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003684                       # Number of seconds simulated
sim_ticks                                  3683762154                       # Number of ticks simulated
final_tick                               533255106408                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 334737                       # Simulator instruction rate (inst/s)
host_op_rate                                   423433                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 304103                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913364                       # Number of bytes of host memory used
host_seconds                                 12113.55                       # Real time elapsed on the host
sim_insts                                  4054854441                       # Number of instructions simulated
sim_ops                                    5129277230                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       756608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       742656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       395264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       547456                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2463232                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       433920                       # Number of bytes written to this memory
system.physmem.bytes_written::total            433920                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5911                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5802                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3088                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         4277                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 19244                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3390                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3390                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1528872                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    205390025                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1459378                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    201602592                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1355136                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    107299001                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1424631                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data    148613286                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               668672921                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1528872                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1459378                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1355136                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1424631                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5768016                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         117792621                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              117792621                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         117792621                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1528872                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    205390025                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1459378                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    201602592                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1355136                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    107299001                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1424631                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data    148613286                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              786465542                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8833963                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3083322                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2531416                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206999                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1257150                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1195529                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300343                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8771                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3324676                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16788906                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3083322                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1495872                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3595649                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039118                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        829038                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1635236                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91914                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8578302                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.401676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.310465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4982653     58.08%     58.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354414      4.13%     62.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          336095      3.92%     66.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          317194      3.70%     69.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          258206      3.01%     72.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188538      2.20%     75.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135598      1.58%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209820      2.45%     79.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1795784     20.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8578302                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.349030                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.900495                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3479788                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       795702                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3437172                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        40560                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825077                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496522                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3878                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19962537                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10468                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825077                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3662413                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         434355                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        81660                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3288360                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       286434                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19366446                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          100                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        155051                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        80523                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26858835                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90219810                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90219810                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10063663                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3659                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1911                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           702555                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1899293                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1014570                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23544                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       414670                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18047508                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3525                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14610664                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23332                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5715766                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17461198                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          272                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8578302                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.703212                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840524                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3098492     36.12%     36.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1712878     19.97%     56.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1353100     15.77%     71.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       816824      9.52%     81.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       834995      9.73%     91.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       378647      4.41%     95.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       245752      2.86%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67525      0.79%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70089      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8578302                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64410     58.68%     58.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21473     19.56%     78.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        23882     21.76%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12014782     82.23%     82.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200508      1.37%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1545514     10.58%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848266      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14610664                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.653920                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109765                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007513                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37932726                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23767024                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14238869                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14720429                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45586                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       666931                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          365                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          233                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232600                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           84                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825077                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         347017                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16506                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18051034                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        83724                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1899293                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1014570                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1903                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11424                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1371                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          233                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122810                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116275                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       239085                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14369285                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1466117                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241378                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2300629                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018700                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834512                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.626596                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14249428                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14238869                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9203377                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24905929                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.611833                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369526                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5812674                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3253                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206165                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7753225                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.578594                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.110012                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3164188     40.81%     40.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049432     26.43%     67.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850221     10.97%     78.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428577      5.53%     83.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       451462      5.82%     89.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       225913      2.91%     92.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155047      2.00%     94.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89189      1.15%     95.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       339196      4.37%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7753225                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014329                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232359                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       339196                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25465738                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36929347                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5626                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 255661                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.883396                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.883396                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.131995                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.131995                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64954981                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19486371                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18725957                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3246                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8833963                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3147330                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2552739                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       214484                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1301821                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1240973                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          334852                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9198                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3294068                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17332780                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3147330                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1575825                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3660807                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1127740                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        632867                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1622126                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        99970                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8496130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.516207                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.321739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4835323     56.91%     56.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          228567      2.69%     59.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          261435      3.08%     62.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          474580      5.59%     68.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          217301      2.56%     70.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          328877      3.87%     74.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          178491      2.10%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          154142      1.81%     78.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1817414     21.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8496130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.356276                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.962062                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3477258                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       583501                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3492936                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        36119                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        906313                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       536194                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2070                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20643198                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4863                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        906313                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3667225                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         171949                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       148138                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3334858                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       267640                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19834547                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         5698                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        143487                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        77347                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1563                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27760218                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92392220                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92392220                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17074478                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10685724                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4102                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2439                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           682421                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1851614                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       945812                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13971                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       288561                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18629210                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4106                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14997374                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29618                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6295236                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18851082                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          731                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8496130                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.765201                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.921831                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3003925     35.36%     35.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1796690     21.15%     56.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1216137     14.31%     70.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       846112      9.96%     80.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       711114      8.37%     89.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       383860      4.52%     93.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       376136      4.43%     98.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        87746      1.03%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74410      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8496130                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         108848     76.35%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15585     10.93%     87.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18127     12.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12504249     83.38%     83.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       212116      1.41%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1652      0.01%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1493269      9.96%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       786088      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14997374                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.697695                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             142562                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009506                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38663056                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24928704                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14561405                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15139936                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        29671                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       725326                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          276                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          162                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       239985                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        906313                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          73632                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10068                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18633319                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        65567                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1851614                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       945812                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2422                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7031                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           26                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          162                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       126232                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       123691                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       249923                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14713102                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1394304                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       284270                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2148659                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2083780                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            754355                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.665515                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14572806                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14561405                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9530348                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26751544                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.648343                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356254                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10007835                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12291617                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6341757                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3375                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       217218                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7589817                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.619488                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.160434                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3030252     39.93%     39.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2050760     27.02%     66.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       841139     11.08%     78.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       420268      5.54%     83.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       429096      5.65%     89.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       167419      2.21%     91.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       183843      2.42%     93.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95082      1.25%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       371958      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7589817                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10007835                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12291617                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1832111                       # Number of memory references committed
system.switch_cpus1.commit.loads              1126288                       # Number of loads committed
system.switch_cpus1.commit.membars               1678                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1767153                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11073781                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       250102                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       371958                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25851064                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38173869                       # The number of ROB writes
system.switch_cpus1.timesIdled                   6796                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 337833                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10007835                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12291617                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10007835                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.882705                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.882705                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.132882                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.132882                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66139891                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20125172                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19088780                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3368                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus2.numCycles                 8833963                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3210885                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2614667                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       217441                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1326296                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1254115                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          338994                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9686                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3367919                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17521494                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3210885                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1593109                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3886585                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1115938                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        540779                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1650466                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        88597                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8691816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.493280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.319055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4805231     55.28%     55.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          403364      4.64%     59.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          401915      4.62%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          500391      5.76%     70.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          154434      1.78%     72.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          196052      2.26%     74.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          164029      1.89%     76.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          150608      1.73%     77.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1915792     22.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8691816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.363471                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.983424                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3531904                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       513304                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3715232                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        35147                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        896222                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       544533                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          305                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20890244                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1782                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        896222                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3692090                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          70364                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       257615                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3588150                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       187368                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20171904                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        116672                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        49916                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28320794                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     93994370                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     93994370                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17608614                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10712138                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3784                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2033                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           513930                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1866595                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       967891                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8775                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       292544                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18963193                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3795                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15283817                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        32047                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6304794                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19044974                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          227                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8691816                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.758415                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.909372                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3121467     35.91%     35.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1799241     20.70%     56.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1195382     13.75%     70.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       834317      9.60%     79.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       831890      9.57%     89.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       398206      4.58%     94.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       378751      4.36%     98.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        60731      0.70%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        71831      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8691816                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          96636     76.10%     76.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15313     12.06%     88.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15032     11.84%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12772224     83.57%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       191123      1.25%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1746      0.01%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1514382      9.91%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       804342      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15283817                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.730120                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             126981                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008308                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39418477                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25271908                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14855667                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15410798                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        18544                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       717268                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       238257                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        896222                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          46283                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         5518                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18966992                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        42324                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1866595                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       967891                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2018                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4239                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          127                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       132009                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       121736                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       253745                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15018441                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1412439                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       265375                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2189800                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2145227                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            777361                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.700080                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14872958                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14855667                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9644287                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27215707                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.681654                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354365                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10242562                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12626028                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6341007                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3568                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       219050                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7795594                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.619636                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.158887                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3101344     39.78%     39.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2114119     27.12%     66.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       860947     11.04%     77.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       467432      6.00%     83.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       410280      5.26%     89.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       167488      2.15%     91.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       186239      2.39%     93.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       110235      1.41%     95.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       377510      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7795594                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10242562                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12626028                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1878961                       # Number of memory references committed
system.switch_cpus2.commit.loads              1149327                       # Number of loads committed
system.switch_cpus2.commit.membars               1774                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1832285                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11365897                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       260952                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       377510                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26384937                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38831149                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3327                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 142147                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10242562                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12626028                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10242562                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.862476                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.862476                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.159453                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.159453                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        67416908                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20645848                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19297782                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3560                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8833963                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3126845                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2545203                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209918                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1288455                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1209432                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          331097                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9323                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3119989                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17261831                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3126845                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1540529                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3798981                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1126132                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        718368                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1528216                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        89592                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8549692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.498129                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.301874                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4750711     55.57%     55.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          332903      3.89%     59.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          269240      3.15%     62.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          652489      7.63%     70.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          173643      2.03%     72.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          236253      2.76%     75.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          163426      1.91%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           95226      1.11%     78.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1875801     21.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8549692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.353957                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.954030                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3257575                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       704333                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3652300                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23444                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        912038                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       532215                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          320                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20675305                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1632                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        912038                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3496985                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         129759                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       229552                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3431618                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       349735                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19936375                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          409                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        139903                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       113712                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     27880529                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93074666                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93074666                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17127175                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10753338                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4245                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2571                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           977989                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1873552                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       971985                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18983                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       322925                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18833901                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4244                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14945894                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30562                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6472849                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19935299                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          837                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8549692                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.748121                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.894330                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3033578     35.48%     35.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1818762     21.27%     56.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1178586     13.79%     70.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       877411     10.26%     80.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       764101      8.94%     89.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       396396      4.64%     94.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       340135      3.98%     98.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67251      0.79%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        73472      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8549692                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          88405     69.59%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19412     15.28%     84.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19216     15.13%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12421900     83.11%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208647      1.40%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1669      0.01%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1493419      9.99%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       820259      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14945894                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.691867                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             127035                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008500                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38599076                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25311179                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14563765                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15072929                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        57370                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       738980                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          407                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          190                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       244528                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        912038                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          77984                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8861                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18838148                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        42493                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1873552                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       971985                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2547                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6934                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          190                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       126884                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       119792                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       246676                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14709928                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1399095                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       235965                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2198604                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2072758                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            799509                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.665156                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14573692                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14563765                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9469108                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26900030                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.648611                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.352011                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10036708                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12336312                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6501891                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3407                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       213352                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7637654                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.615196                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.141483                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3008112     39.39%     39.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2095703     27.44%     66.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       845725     11.07%     77.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       487947      6.39%     84.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       387647      5.08%     89.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       162715      2.13%     91.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       191427      2.51%     94.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        94431      1.24%     95.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       363947      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7637654                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10036708                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12336312                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1862026                       # Number of memory references committed
system.switch_cpus3.commit.loads              1134569                       # Number of loads committed
system.switch_cpus3.commit.membars               1694                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1769601                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11118852                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251538                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       363947                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26111741                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38589052                       # The number of ROB writes
system.switch_cpus3.timesIdled                   5187                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 284271                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10036708                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12336312                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10036708                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.880165                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.880165                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.136150                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.136150                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66181659                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20111972                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19068925                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3400                       # number of misc regfile writes
system.l2.replacements                          19475                       # number of replacements
system.l2.tagsinuse                       2046.628242                       # Cycle average of tags in use
system.l2.total_refs                            15496                       # Total number of references to valid blocks.
system.l2.sampled_refs                          21523                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.719974                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            39.665722                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      3.461198                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    615.393251                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      3.632092                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    500.115649                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      2.871404                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    298.386147                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      3.134954                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    429.869704                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data             67.514892                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data             30.285890                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data             19.323324                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data             32.974017                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.019368                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001690                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.300485                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001773                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.244197                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001402                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.145696                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001531                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.209897                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.032966                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.014788                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.009435                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.016101                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999330                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4435                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         1744                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          896                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         1320                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8401                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4257                       # number of Writeback hits
system.l2.Writeback_hits::total                  4257                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           40                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           53                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           40                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           45                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   178                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4475                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1797                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          936                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1365                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8579                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4475                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1797                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          936                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1365                       # number of overall hits
system.l2.overall_hits::total                    8579                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5904                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         5793                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         3087                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         4268                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 19218                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           10                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  27                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5911                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         5803                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         3088                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         4277                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19245                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5911                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         5803                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         3088                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         4277                       # number of overall misses
system.l2.overall_misses::total                 19245                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2233660                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    296094461                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1726324                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    264216627                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1798998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    141042243                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1965864                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    193642129                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       902720306                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       308602                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       389586                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data        39330                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       352764                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1090282                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2233660                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    296403063                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1726324                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    264606213                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1798998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    141081573                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1965864                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    193994893                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        903810588                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2233660                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    296403063                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1726324                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    264606213                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1798998                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    141081573                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1965864                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    193994893                       # number of overall miss cycles
system.l2.overall_miss_latency::total       903810588                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10339                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7537                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3983                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5588                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               27619                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4257                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4257                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           47                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           63                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           41                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           54                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               205                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10386                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7600                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4024                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5642                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27824                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10386                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7600                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4024                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5642                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27824                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.571042                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.768608                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.775044                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.763780                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.695825                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.148936                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.158730                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.024390                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.166667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.131707                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.569132                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.763553                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.767396                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.758065                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.691669                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.569132                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.763553                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.767396                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.758065                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.691669                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst        50765                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 50151.500847                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 41102.952381                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45609.636976                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 46128.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45689.097182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 47947.902439                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45370.695642                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46972.645749                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data        44086                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 38958.600000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data        39330                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        39196                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 40380.814815                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst        50765                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 50144.317882                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 41102.952381                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45598.175599                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 46128.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45687.037889                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 47947.902439                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45357.702361                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46963.397662                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst        50765                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 50144.317882                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 41102.952381                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45598.175599                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 46128.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45687.037889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 47947.902439                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45357.702361                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46963.397662                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3390                       # number of writebacks
system.l2.writebacks::total                      3390                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  1                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5904                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         5792                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         3087                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         4268                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            19217                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           10                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            9                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             27                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5911                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         5802                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         3088                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         4277                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19244                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5911                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         5802                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         3088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         4277                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19244                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1986569                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    262522946                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1487831                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    230930277                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1578799                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    123295099                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1729620                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    168978801                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    792509942                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       268962                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       330672                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data        33804                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       300321                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       933759                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1986569                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    262791908                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1487831                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    231260949                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1578799                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    123328903                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1729620                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    169279122                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    793443701                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1986569                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    262791908                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1487831                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    231260949                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1578799                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    123328903                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1729620                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    169279122                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    793443701                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.571042                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.768476                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.775044                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.763780                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.695789                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.148936                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.158730                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.024390                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.131707                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.569132                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.763421                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.767396                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.758065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.691633                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.569132                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.763421                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.767396                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.758065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.691633                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45149.295455                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 44465.268631                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 35424.547619                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39870.558874                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 40482.025641                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39940.103337                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 42185.853659                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39592.033974                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41240.044856                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 38423.142857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 33067.200000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        33804                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        33369                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 34583.666667                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 45149.295455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 44458.113348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 35424.547619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39858.832989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 40482.025641                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 39938.116256                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 42185.853659                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39578.938976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41230.705726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 45149.295455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 44458.113348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 35424.547619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39858.832989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 40482.025641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 39938.116256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 42185.853659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39578.938976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41230.705726                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               578.605546                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001643869                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1709289.878840                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.124334                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.481212                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.065904                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861348                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.927252                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1635175                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1635175                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1635175                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1635175                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1635175                       # number of overall hits
system.cpu0.icache.overall_hits::total        1635175                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           61                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           61                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           61                       # number of overall misses
system.cpu0.icache.overall_misses::total           61                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3251915                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3251915                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3251915                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3251915                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3251915                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3251915                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1635236                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1635236                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1635236                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1635236                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1635236                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1635236                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 53310.081967                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53310.081967                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 53310.081967                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53310.081967                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 53310.081967                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53310.081967                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2427600                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2427600                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2427600                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2427600                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2427600                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2427600                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 53946.666667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53946.666667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 53946.666667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53946.666667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 53946.666667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53946.666667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10386                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174372732                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10642                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16385.334712                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.198166                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.801834                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899212                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100788                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1127972                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1127972                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778485                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778485                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1746                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1746                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1623                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1623                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1906457                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1906457                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1906457                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1906457                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38966                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38966                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          160                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          160                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        39126                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         39126                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        39126                       # number of overall misses
system.cpu0.dcache.overall_misses::total        39126                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1705653139                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1705653139                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4859522                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4859522                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1710512661                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1710512661                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1710512661                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1710512661                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166938                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166938                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1945583                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1945583                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1945583                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1945583                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.033392                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.033392                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000205                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000205                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020110                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020110                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.020110                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020110                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 43772.856824                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 43772.856824                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 30372.012500                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30372.012500                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 43718.056050                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 43718.056050                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 43718.056050                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 43718.056050                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          896                       # number of writebacks
system.cpu0.dcache.writebacks::total              896                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28627                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28627                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          113                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28740                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28740                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28740                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28740                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10339                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10339                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10386                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10386                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10386                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10386                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    345308943                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    345308943                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1019635                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1019635                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    346328578                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    346328578                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    346328578                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    346328578                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008860                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008860                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005338                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005338                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005338                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005338                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 33398.679079                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 33398.679079                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 21694.361702                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21694.361702                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 33345.713268                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 33345.713268                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 33345.713268                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 33345.713268                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.739936                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006666317                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1947130.206963                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.739936                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.063686                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.820096                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1622071                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1622071                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1622071                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1622071                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1622071                       # number of overall hits
system.cpu1.icache.overall_hits::total        1622071                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2347119                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2347119                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2347119                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2347119                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2347119                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2347119                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1622126                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1622126                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1622126                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1622126                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1622126                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1622126                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 42674.890909                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 42674.890909                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 42674.890909                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 42674.890909                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 42674.890909                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 42674.890909                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1936641                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1936641                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1936641                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1936641                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1936641                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1936641                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43036.466667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 43036.466667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 43036.466667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 43036.466667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 43036.466667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 43036.466667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7600                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165347376                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7856                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21047.272912                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.217415                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.782585                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.887568                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.112432                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1085675                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1085675                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       702171                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        702171                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2328                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2328                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1684                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1684                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1787846                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1787846                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1787846                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1787846                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15902                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15902                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          212                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          212                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        16114                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         16114                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        16114                       # number of overall misses
system.cpu1.dcache.overall_misses::total        16114                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    772777518                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    772777518                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      7750276                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7750276                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    780527794                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    780527794                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    780527794                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    780527794                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1101577                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1101577                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       702383                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       702383                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2328                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2328                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1684                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1684                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1803960                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1803960                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1803960                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1803960                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014436                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014436                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000302                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000302                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008933                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008933                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008933                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008933                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 48596.246887                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 48596.246887                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 36557.905660                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 36557.905660                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 48437.867320                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 48437.867320                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 48437.867320                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 48437.867320                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          817                       # number of writebacks
system.cpu1.dcache.writebacks::total              817                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8365                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8365                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          149                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          149                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8514                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8514                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8514                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8514                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7537                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7537                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           63                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7600                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7600                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7600                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7600                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    293559747                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    293559747                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1625075                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1625075                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    295184822                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    295184822                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    295184822                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    295184822                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006842                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006842                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004213                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004213                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004213                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004213                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 38949.150458                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 38949.150458                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 25794.841270                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25794.841270                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 38840.108158                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 38840.108158                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 38840.108158                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 38840.108158                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               505.981333                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1007983159                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1984218.816929                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    37.981333                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.060868                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.810868                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1650411                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1650411                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1650411                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1650411                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1650411                       # number of overall hits
system.cpu2.icache.overall_hits::total        1650411                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           55                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           55                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           55                       # number of overall misses
system.cpu2.icache.overall_misses::total           55                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2635633                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2635633                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2635633                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2635633                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2635633                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2635633                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1650466                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1650466                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1650466                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1650466                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1650466                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1650466                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 47920.600000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 47920.600000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 47920.600000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 47920.600000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 47920.600000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 47920.600000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1994360                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1994360                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1994360                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1994360                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1994360                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1994360                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        49859                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        49859                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst        49859                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        49859                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst        49859                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        49859                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4024                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148909259                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4280                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              34791.882944                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.033598                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.966402                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.871225                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.128775                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1105972                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1105972                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       725811                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        725811                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1957                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1957                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1780                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1780                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1831783                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1831783                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1831783                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1831783                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9076                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9076                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          143                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          143                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         9219                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9219                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         9219                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9219                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    464173926                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    464173926                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      4550000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      4550000                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    468723926                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    468723926                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    468723926                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    468723926                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1115048                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1115048                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       725954                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       725954                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1780                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1780                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1841002                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1841002                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1841002                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1841002                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008140                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008140                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000197                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000197                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005008                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005008                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005008                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005008                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 51143.006390                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 51143.006390                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 31818.181818                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 31818.181818                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 50843.250461                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 50843.250461                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 50843.250461                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 50843.250461                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          854                       # number of writebacks
system.cpu2.dcache.writebacks::total              854                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         5093                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         5093                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          102                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          102                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         5195                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         5195                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         5195                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         5195                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3983                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3983                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           41                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4024                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4024                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4024                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4024                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    158472509                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    158472509                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       930030                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       930030                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    159402539                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    159402539                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    159402539                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    159402539                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003572                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003572                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002186                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002186                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002186                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002186                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39787.222948                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 39787.222948                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 22683.658537                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 22683.658537                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 39612.957008                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 39612.957008                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 39612.957008                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 39612.957008                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               511.991099                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004744824                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1947179.891473                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    37.991099                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.060883                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.820499                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1528160                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1528160                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1528160                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1528160                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1528160                       # number of overall hits
system.cpu3.icache.overall_hits::total        1528160                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           56                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           56                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           56                       # number of overall misses
system.cpu3.icache.overall_misses::total           56                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2714701                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2714701                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2714701                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2714701                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2714701                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2714701                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1528216                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1528216                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1528216                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1528216                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1528216                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1528216                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 48476.803571                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 48476.803571                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 48476.803571                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 48476.803571                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 48476.803571                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 48476.803571                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2124076                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2124076                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2124076                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2124076                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2124076                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2124076                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 50573.238095                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 50573.238095                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 50573.238095                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 50573.238095                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 50573.238095                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 50573.238095                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5642                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158201192                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5898                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26822.853849                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.644956                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.355044                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.881426                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.118574                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1060533                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1060533                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       723429                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        723429                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1929                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1929                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1700                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1700                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1783962                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1783962                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1783962                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1783962                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        15536                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        15536                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          451                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          451                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        15987                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         15987                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        15987                       # number of overall misses
system.cpu3.dcache.overall_misses::total        15987                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    817736525                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    817736525                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     18966957                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     18966957                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    836703482                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    836703482                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    836703482                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    836703482                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1076069                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1076069                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       723880                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       723880                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1799949                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1799949                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1799949                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1799949                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.014438                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014438                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000623                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000623                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008882                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008882                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008882                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008882                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 52634.946254                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 52634.946254                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 42055.337029                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 42055.337029                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 52336.491024                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 52336.491024                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 52336.491024                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 52336.491024                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1690                       # number of writebacks
system.cpu3.dcache.writebacks::total             1690                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9948                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9948                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          397                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          397                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        10345                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        10345                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        10345                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        10345                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5588                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5588                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           54                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           54                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5642                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5642                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5642                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5642                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    217755814                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    217755814                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1291114                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1291114                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    219046928                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    219046928                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    219046928                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    219046928                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005193                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005193                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003135                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003135                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003135                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003135                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 38968.470651                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 38968.470651                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 23909.518519                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 23909.518519                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 38824.340305                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 38824.340305                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 38824.340305                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 38824.340305                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
