// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/08/2019 17:09:25"

// 
// Device: Altera 5CGXFC5C6F27C7 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module baseline_c5gx (
	\CLOCK_125_p(n) ,
	ADC_CONVST,
	ADC_SCK,
	ADC_SDI,
	ADC_SDO,
	AUD_ADCDAT,
	AUD_ADCLRCK,
	AUD_BCLK,
	AUD_DACDAT,
	AUD_DACLRCK,
	AUD_XCK,
	CLOCK_125_p,
	CLOCK_50_B5B,
	CLOCK_50_B6A,
	CLOCK_50_B7A,
	CLOCK_50_B8A,
	CPU_RESET_n,
	GPIO,
	HDMI_TX_CLK,
	HDMI_TX_D,
	HDMI_TX_DE,
	HDMI_TX_HS,
	HDMI_TX_INT,
	HDMI_TX_VS,
	HEX0,
	HEX1,
	HSMC_CLKIN0,
	HSMC_CLKIN_n,
	HSMC_CLKIN_p,
	HSMC_CLKOUT0,
	HSMC_CLKOUT_n,
	HSMC_CLKOUT_p,
	HSMC_D,
	HSMC_RX_n,
	HSMC_RX_p,
	HSMC_TX_n,
	HSMC_TX_p,
	I2C_SCL,
	I2C_SDA,
	KEY,
	LEDG,
	LEDR,
	SD_CLK,
	SD_CMD,
	SD_DAT,
	SRAM_A,
	SRAM_CE_n,
	SRAM_D,
	SRAM_LB_n,
	SRAM_OE_n,
	SRAM_UB_n,
	SRAM_WE_n,
	SW,
	UART_RX,
	UART_TX);
input 	\CLOCK_125_p(n) ;
output 	ADC_CONVST;
output 	ADC_SCK;
output 	ADC_SDI;
input 	ADC_SDO;
input 	AUD_ADCDAT;
inout 	AUD_ADCLRCK;
inout 	AUD_BCLK;
output 	AUD_DACDAT;
inout 	AUD_DACLRCK;
output 	AUD_XCK;
input 	CLOCK_125_p;
input 	CLOCK_50_B5B;
input 	CLOCK_50_B6A;
input 	CLOCK_50_B7A;
input 	CLOCK_50_B8A;
input 	CPU_RESET_n;
inout 	[35:0] GPIO;
output 	HDMI_TX_CLK;
output 	[23:0] HDMI_TX_D;
output 	HDMI_TX_DE;
output 	HDMI_TX_HS;
input 	HDMI_TX_INT;
output 	HDMI_TX_VS;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
input 	HSMC_CLKIN0;
input 	[2:1] HSMC_CLKIN_n;
input 	[2:1] HSMC_CLKIN_p;
output 	HSMC_CLKOUT0;
output 	[2:1] HSMC_CLKOUT_n;
output 	[2:1] HSMC_CLKOUT_p;
inout 	[3:0] HSMC_D;
inout 	[16:0] HSMC_RX_n;
inout 	[16:0] HSMC_RX_p;
inout 	[16:0] HSMC_TX_n;
inout 	[16:0] HSMC_TX_p;
output 	I2C_SCL;
inout 	I2C_SDA;
input 	[3:0] KEY;
output 	[7:0] LEDG;
output 	[9:0] LEDR;
output 	SD_CLK;
inout 	SD_CMD;
inout 	[3:0] SD_DAT;
output 	[17:0] SRAM_A;
output 	SRAM_CE_n;
inout 	[15:0] SRAM_D;
output 	SRAM_LB_n;
output 	SRAM_OE_n;
output 	SRAM_UB_n;
output 	SRAM_WE_n;
input 	[9:0] SW;
input 	UART_RX;
output 	UART_TX;

// Design Ports Information
// ADC_CONVST	=>  Location: PIN_AB22,	 I/O Standard: 1.2 V,	 Current Strength: Default
// ADC_SCK	=>  Location: PIN_AA21,	 I/O Standard: 1.2 V,	 Current Strength: Default
// ADC_SDI	=>  Location: PIN_Y10,	 I/O Standard: 1.2 V,	 Current Strength: Default
// ADC_SDO	=>  Location: PIN_W10,	 I/O Standard: 1.2 V,	 Current Strength: Default
// AUD_ADCDAT	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_DACDAT	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_XCK	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_125_p	=>  Location: PIN_U12,	 I/O Standard: LVDS,	 Current Strength: Default
// CLOCK_50_B6A	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50_B7A	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50_B8A	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CPU_RESET_n	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HDMI_TX_CLK	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[0]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[1]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[2]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[4]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[5]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[6]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[7]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[8]	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[9]	=>  Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[10]	=>  Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[11]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[12]	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[13]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[14]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[15]	=>  Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[16]	=>  Location: PIN_P21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[17]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[18]	=>  Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[19]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[20]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[21]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[22]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[23]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_DE	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_HS	=>  Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_INT	=>  Location: PIN_T12,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HDMI_TX_VS	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_V19,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_V18,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_V17,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_W18,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_Y20,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_Y19,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_Y18,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AA18,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AD26,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AB19,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AE26,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AE25,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AC19,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AF24,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HSMC_CLKIN0	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKIN_n[1]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKIN_n[2]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKIN_p[1]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKIN_p[2]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKOUT0	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKOUT_n[1]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKOUT_n[2]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKOUT_p[1]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKOUT_p[2]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I2C_SCL	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[0]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_K10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SD_CLK	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[0]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[1]	=>  Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[2]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[3]	=>  Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[4]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[5]	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[6]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[7]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[8]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[9]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[10]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[11]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[12]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[13]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[14]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[15]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[16]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[17]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_CE_n	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_LB_n	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_OE_n	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_UB_n	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_WE_n	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[0]	=>  Location: PIN_AC9,	 I/O Standard: 1.2 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AE10,	 I/O Standard: 1.2 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AD13,	 I/O Standard: 1.2 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AC8,	 I/O Standard: 1.2 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_W11,	 I/O Standard: 1.2 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB10,	 I/O Standard: 1.2 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_V10,	 I/O Standard: 1.2 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC10,	 I/O Standard: 1.2 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_Y11,	 I/O Standard: 1.2 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE19,	 I/O Standard: 1.2 V,	 Current Strength: Default
// UART_RX	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UART_TX	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_ADCLRCK	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_BCLK	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_DACLRCK	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[1]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[3]	=>  Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[5]	=>  Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[7]	=>  Location: PIN_P20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[9]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[10]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[11]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[12]	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[13]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[14]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[15]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[16]	=>  Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[17]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[18]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[19]	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[20]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[21]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[22]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[23]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[24]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[25]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[26]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[27]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[28]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[29]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[30]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[31]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[32]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[33]	=>  Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[34]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HSMC_D[0]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_D[1]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_D[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_D[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[0]	=>  Location: PIN_M12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[1]	=>  Location: PIN_L11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[2]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[3]	=>  Location: PIN_K11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[4]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[5]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[6]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[7]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[8]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[9]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[10]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[11]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[12]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[13]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[14]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[15]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[16]	=>  Location: PIN_A24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[0]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[1]	=>  Location: PIN_M11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[2]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[3]	=>  Location: PIN_L12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[4]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[6]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[7]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[8]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[9]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[10]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[11]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[12]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[13]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[14]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[15]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[16]	=>  Location: PIN_B24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[0]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[1]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[2]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[5]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[6]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[7]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[8]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[9]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[10]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[11]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[12]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[13]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[14]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[15]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[16]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[0]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[1]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[3]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[4]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[5]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[6]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[7]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[8]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[9]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[10]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[11]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[12]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[13]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[14]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[15]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[16]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I2C_SDA	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SD_CMD	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SD_DAT[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SD_DAT[1]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SD_DAT[2]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SD_DAT[3]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[0]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[1]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[2]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[3]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[4]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[5]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[6]	=>  Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[7]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[8]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[9]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[10]	=>  Location: PIN_H22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[11]	=>  Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[12]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[13]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[14]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[15]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[0]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[2]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[4]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[6]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[8]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[35]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50_B5B	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_P11,	 I/O Standard: 1.2 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 1.2 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_P12,	 I/O Standard: 1.2 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_Y15,	 I/O Standard: 1.2 V,	 Current Strength: Default
// CLOCK_125_p(n)	=>  Location: PIN_V12,	 I/O Standard: LVDS,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ADC_SDO~input_o ;
wire \AUD_ADCDAT~input_o ;
wire \CLOCK_125_p~input_o ;
wire \CLOCK_50_B6A~input_o ;
wire \CLOCK_50_B7A~input_o ;
wire \CLOCK_50_B8A~input_o ;
wire \CPU_RESET_n~input_o ;
wire \HDMI_TX_INT~input_o ;
wire \HSMC_CLKIN0~input_o ;
wire \HSMC_CLKIN_n[1]~input_o ;
wire \HSMC_CLKIN_n[2]~input_o ;
wire \HSMC_CLKIN_p[1]~input_o ;
wire \HSMC_CLKIN_p[2]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \UART_RX~input_o ;
wire \AUD_ADCLRCK~input_o ;
wire \AUD_BCLK~input_o ;
wire \AUD_DACLRCK~input_o ;
wire \GPIO[1]~input_o ;
wire \GPIO[3]~input_o ;
wire \GPIO[5]~input_o ;
wire \GPIO[7]~input_o ;
wire \GPIO[9]~input_o ;
wire \GPIO[10]~input_o ;
wire \GPIO[11]~input_o ;
wire \GPIO[12]~input_o ;
wire \GPIO[13]~input_o ;
wire \GPIO[14]~input_o ;
wire \GPIO[15]~input_o ;
wire \GPIO[16]~input_o ;
wire \GPIO[17]~input_o ;
wire \GPIO[18]~input_o ;
wire \GPIO[19]~input_o ;
wire \GPIO[20]~input_o ;
wire \GPIO[21]~input_o ;
wire \GPIO[22]~input_o ;
wire \GPIO[23]~input_o ;
wire \GPIO[24]~input_o ;
wire \GPIO[25]~input_o ;
wire \GPIO[26]~input_o ;
wire \GPIO[27]~input_o ;
wire \GPIO[28]~input_o ;
wire \GPIO[29]~input_o ;
wire \GPIO[30]~input_o ;
wire \GPIO[31]~input_o ;
wire \GPIO[32]~input_o ;
wire \GPIO[33]~input_o ;
wire \GPIO[34]~input_o ;
wire \HSMC_D[0]~input_o ;
wire \HSMC_D[1]~input_o ;
wire \HSMC_D[2]~input_o ;
wire \HSMC_D[3]~input_o ;
wire \HSMC_RX_n[0]~input_o ;
wire \HSMC_RX_n[1]~input_o ;
wire \HSMC_RX_n[2]~input_o ;
wire \HSMC_RX_n[3]~input_o ;
wire \HSMC_RX_n[4]~input_o ;
wire \HSMC_RX_n[5]~input_o ;
wire \HSMC_RX_n[6]~input_o ;
wire \HSMC_RX_n[7]~input_o ;
wire \HSMC_RX_n[8]~input_o ;
wire \HSMC_RX_n[9]~input_o ;
wire \HSMC_RX_n[10]~input_o ;
wire \HSMC_RX_n[11]~input_o ;
wire \HSMC_RX_n[12]~input_o ;
wire \HSMC_RX_n[13]~input_o ;
wire \HSMC_RX_n[14]~input_o ;
wire \HSMC_RX_n[15]~input_o ;
wire \HSMC_RX_n[16]~input_o ;
wire \HSMC_RX_p[0]~input_o ;
wire \HSMC_RX_p[1]~input_o ;
wire \HSMC_RX_p[2]~input_o ;
wire \HSMC_RX_p[3]~input_o ;
wire \HSMC_RX_p[4]~input_o ;
wire \HSMC_RX_p[5]~input_o ;
wire \HSMC_RX_p[6]~input_o ;
wire \HSMC_RX_p[7]~input_o ;
wire \HSMC_RX_p[8]~input_o ;
wire \HSMC_RX_p[9]~input_o ;
wire \HSMC_RX_p[10]~input_o ;
wire \HSMC_RX_p[11]~input_o ;
wire \HSMC_RX_p[12]~input_o ;
wire \HSMC_RX_p[13]~input_o ;
wire \HSMC_RX_p[14]~input_o ;
wire \HSMC_RX_p[15]~input_o ;
wire \HSMC_RX_p[16]~input_o ;
wire \HSMC_TX_n[0]~input_o ;
wire \HSMC_TX_n[1]~input_o ;
wire \HSMC_TX_n[2]~input_o ;
wire \HSMC_TX_n[3]~input_o ;
wire \HSMC_TX_n[4]~input_o ;
wire \HSMC_TX_n[5]~input_o ;
wire \HSMC_TX_n[6]~input_o ;
wire \HSMC_TX_n[7]~input_o ;
wire \HSMC_TX_n[8]~input_o ;
wire \HSMC_TX_n[9]~input_o ;
wire \HSMC_TX_n[10]~input_o ;
wire \HSMC_TX_n[11]~input_o ;
wire \HSMC_TX_n[12]~input_o ;
wire \HSMC_TX_n[13]~input_o ;
wire \HSMC_TX_n[14]~input_o ;
wire \HSMC_TX_n[15]~input_o ;
wire \HSMC_TX_n[16]~input_o ;
wire \HSMC_TX_p[0]~input_o ;
wire \HSMC_TX_p[1]~input_o ;
wire \HSMC_TX_p[2]~input_o ;
wire \HSMC_TX_p[3]~input_o ;
wire \HSMC_TX_p[4]~input_o ;
wire \HSMC_TX_p[5]~input_o ;
wire \HSMC_TX_p[6]~input_o ;
wire \HSMC_TX_p[7]~input_o ;
wire \HSMC_TX_p[8]~input_o ;
wire \HSMC_TX_p[9]~input_o ;
wire \HSMC_TX_p[10]~input_o ;
wire \HSMC_TX_p[11]~input_o ;
wire \HSMC_TX_p[12]~input_o ;
wire \HSMC_TX_p[13]~input_o ;
wire \HSMC_TX_p[14]~input_o ;
wire \HSMC_TX_p[15]~input_o ;
wire \HSMC_TX_p[16]~input_o ;
wire \I2C_SDA~input_o ;
wire \SD_CMD~input_o ;
wire \SD_DAT[0]~input_o ;
wire \SD_DAT[1]~input_o ;
wire \SD_DAT[2]~input_o ;
wire \SD_DAT[3]~input_o ;
wire \SRAM_D[0]~input_o ;
wire \SRAM_D[1]~input_o ;
wire \SRAM_D[2]~input_o ;
wire \SRAM_D[3]~input_o ;
wire \SRAM_D[4]~input_o ;
wire \SRAM_D[5]~input_o ;
wire \SRAM_D[6]~input_o ;
wire \SRAM_D[7]~input_o ;
wire \SRAM_D[8]~input_o ;
wire \SRAM_D[9]~input_o ;
wire \SRAM_D[10]~input_o ;
wire \SRAM_D[11]~input_o ;
wire \SRAM_D[12]~input_o ;
wire \SRAM_D[13]~input_o ;
wire \SRAM_D[14]~input_o ;
wire \SRAM_D[15]~input_o ;
wire \GPIO[0]~input_o ;
wire \GPIO[2]~input_o ;
wire \GPIO[4]~input_o ;
wire \GPIO[6]~input_o ;
wire \GPIO[35]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50_B5B~input_o ;
wire \CLOCK_50_B5B~inputCLKENA0_outclk ;
wire \spi0|spi_clk_counter[3]~DUPLICATE_q ;
wire \spi0|Add0~0_combout ;
wire \spi0|spi_clk_counter[4]~DUPLICATE_q ;
wire \spi0|spi_clk_counter~0_combout ;
wire \spi0|Add0~1_combout ;
wire \spi0|spi_clk_counter~1_combout ;
wire \spi0|spi_clk_counter~2_combout ;
wire \spi0|spi_clk_counter[1]~DUPLICATE_q ;
wire \spi0|spi_clk~0_combout ;
wire \spi0|spi_clk~q ;
wire \KEY[0]~input_o ;
wire \spi0|state_reg.UNLOAD_DATA~q ;
wire \spi0|Selector4~0_combout ;
wire \spi0|Selector5~0_combout ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \spi0|busy~feeder_combout ;
wire \spi0|busy~q ;
wire \spi_enable~0_combout ;
wire \spi_enable~q ;
wire \always2~0_combout ;
wire \start_transfer~q ;
wire \spi0|always2~6_combout ;
wire \spi0|Selector1~2_combout ;
wire \spi0|Add1~2_combout ;
wire \spi0|t~2_combout ;
wire \spi0|Add1~1_combout ;
wire \spi0|t~1_combout ;
wire \spi0|Equal1~0_combout ;
wire \spi0|WideOr0~0_combout ;
wire \spi0|Add1~0_combout ;
wire \spi0|t~0_combout ;
wire \spi0|Selector4~1_combout ;
wire \spi0|state_reg.UPPER_BYTE_TRANSFER~q ;
wire \spi0|Selector1~0_combout ;
wire \spi0|Equal2~0_combout ;
wire \spi0|Selector5~1_combout ;
wire \spi0|Selector5~2_combout ;
wire \spi0|state_reg.LOWER_BYTE_TRANSFER~q ;
wire \spi0|t~3_combout ;
wire \spi0|Selector2~0_combout ;
wire \spi0|state_reg.UNLOAD_LAST_BIT~q ;
wire \spi0|Selector0~0_combout ;
wire \spi0|state_reg.IDLE~q ;
wire \spi0|Selector1~1_combout ;
wire \spi0|state_reg.LOAD~q ;
wire \spi0|WideNor0~combout ;
wire \spi0|CS_w~q ;
wire \spi0|CS~0_combout ;
wire \spi0|CS~DUPLICATE_q ;
wire \spi0|CS~q ;
wire \spi0|SCLK~0_combout ;
wire \spi0|state_reg.UPPER_BYTE_TRANSFER~DUPLICATE_q ;
wire \tx_data_byte~0_combout ;
wire \spi0|Selector20~0_combout ;
wire \spi0|Selector19~0_combout ;
wire \spi0|Selector18~0_combout ;
wire \spi0|Selector17~0_combout ;
wire \spi0|Selector16~0_combout ;
wire \spi0|Selector15~0_combout ;
wire \spi0|Selector14~0_combout ;
wire \tx_addr_byte[0]~feeder_combout ;
wire \spi0|Selector13~0_combout ;
wire \spi0|Selector12~0_combout ;
wire \spi0|Selector11~0_combout ;
wire \spi0|Selector10~0_combout ;
wire \spi0|Selector9~0_combout ;
wire \spi0|Selector8~0_combout ;
wire \spi0|Selector7~0_combout ;
wire \tx_addr_byte[7]~0_combout ;
wire \spi0|Selector6~0_combout ;
wire \half_clk~enfeeder_combout ;
wire \half_clk~en_q ;
wire \count1[0]~0_combout ;
wire \Add0~89_sumout ;
wire \count1[1]~feeder_combout ;
wire \Add0~90 ;
wire \Add0~85_sumout ;
wire \Add0~86 ;
wire \Add0~81_sumout ;
wire \Add0~82 ;
wire \Add0~77_sumout ;
wire \Add0~78 ;
wire \Add0~73_sumout ;
wire \Add0~74 ;
wire \Add0~69_sumout ;
wire \Add0~70 ;
wire \Add0~65_sumout ;
wire \Add0~66 ;
wire \Add0~61_sumout ;
wire \Add0~62 ;
wire \Add0~57_sumout ;
wire \Add0~58 ;
wire \Add0~53_sumout ;
wire \Add0~54 ;
wire \Add0~49_sumout ;
wire \Add0~50 ;
wire \Add0~45_sumout ;
wire \Add0~46 ;
wire \Add0~41_sumout ;
wire \Add0~42 ;
wire \Add0~37_sumout ;
wire \Add0~38 ;
wire \Add0~33_sumout ;
wire \Add0~34 ;
wire \Add0~29_sumout ;
wire \Add0~30 ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~1_sumout ;
wire \LEDG[0]~reg0feeder_combout ;
wire \LEDG[0]~reg0_q ;
wire \GPIO[8]~input_o ;
wire \spi0|rx_shift_reg~0_combout ;
wire \spi0|Rx_Lower_Byte[0]~feeder_combout ;
wire \spi0|Rx_Lower_Byte[1]~feeder_combout ;
wire \spi0|rx_shift_reg[2]~feeder_combout ;
wire \spi0|Rx_Lower_Byte[2]~feeder_combout ;
wire \spi0|rx_shift_reg[3]~feeder_combout ;
wire \spi0|Rx_Lower_Byte[3]~feeder_combout ;
wire \spi0|rx_shift_reg[4]~feeder_combout ;
wire \spi0|Rx_Lower_Byte[4]~feeder_combout ;
wire \spi0|rx_shift_reg[5]~feeder_combout ;
wire \spi0|Rx_Lower_Byte[5]~feeder_combout ;
wire \spi0|rx_shift_reg[6]~feeder_combout ;
wire \spi0|Rx_Lower_Byte[6]~feeder_combout ;
wire \spi0|rx_shift_reg[6]~DUPLICATE_q ;
wire \spi0|rx_shift_reg[7]~feeder_combout ;
wire \spi0|Rx_Lower_Byte[7]~feeder_combout ;
wire [15:0] \spi0|rx_shift_reg ;
wire [7:0] \spi0|Rx_Lower_Byte ;
wire [15:0] \spi0|tx_shift_reg ;
wire [23:0] count1;
wire [4:0] \spi0|spi_clk_counter ;
wire [3:0] \spi0|t ;
wire [7:0] tx_addr_byte;
wire [7:0] tx_data_byte;


// Location: IOOBUF_X66_Y0_N36
cyclonev_io_obuf \ADC_CONVST~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_CONVST),
	.obar());
// synopsys translate_off
defparam \ADC_CONVST~output .bus_hold = "false";
defparam \ADC_CONVST~output .open_drain_output = "false";
defparam \ADC_CONVST~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N53
cyclonev_io_obuf \ADC_SCK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SCK),
	.obar());
// synopsys translate_off
defparam \ADC_SCK~output .bus_hold = "false";
defparam \ADC_SCK~output .open_drain_output = "false";
defparam \ADC_SCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N53
cyclonev_io_obuf \ADC_SDI~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SDI),
	.obar());
// synopsys translate_off
defparam \ADC_SDI~output .bus_hold = "false";
defparam \ADC_SDI~output .open_drain_output = "false";
defparam \ADC_SDI~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y61_N42
cyclonev_io_obuf \AUD_DACDAT~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACDAT),
	.obar());
// synopsys translate_off
defparam \AUD_DACDAT~output .bus_hold = "false";
defparam \AUD_DACDAT~output .open_drain_output = "false";
defparam \AUD_DACDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y61_N36
cyclonev_io_obuf \AUD_XCK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_XCK),
	.obar());
// synopsys translate_off
defparam \AUD_XCK~output .bus_hold = "false";
defparam \AUD_XCK~output .open_drain_output = "false";
defparam \AUD_XCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y24_N39
cyclonev_io_obuf \HDMI_TX_CLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_CLK),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_CLK~output .bus_hold = "false";
defparam \HDMI_TX_CLK~output .open_drain_output = "false";
defparam \HDMI_TX_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y14_N79
cyclonev_io_obuf \HDMI_TX_D[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[0]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[0]~output .bus_hold = "false";
defparam \HDMI_TX_D[0]~output .open_drain_output = "false";
defparam \HDMI_TX_D[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y22_N96
cyclonev_io_obuf \HDMI_TX_D[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[1]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[1]~output .bus_hold = "false";
defparam \HDMI_TX_D[1]~output .open_drain_output = "false";
defparam \HDMI_TX_D[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y26_N39
cyclonev_io_obuf \HDMI_TX_D[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[2]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[2]~output .bus_hold = "false";
defparam \HDMI_TX_D[2]~output .open_drain_output = "false";
defparam \HDMI_TX_D[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y26_N56
cyclonev_io_obuf \HDMI_TX_D[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[3]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[3]~output .bus_hold = "false";
defparam \HDMI_TX_D[3]~output .open_drain_output = "false";
defparam \HDMI_TX_D[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y14_N96
cyclonev_io_obuf \HDMI_TX_D[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[4]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[4]~output .bus_hold = "false";
defparam \HDMI_TX_D[4]~output .open_drain_output = "false";
defparam \HDMI_TX_D[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y19_N56
cyclonev_io_obuf \HDMI_TX_D[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[5]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[5]~output .bus_hold = "false";
defparam \HDMI_TX_D[5]~output .open_drain_output = "false";
defparam \HDMI_TX_D[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y19_N39
cyclonev_io_obuf \HDMI_TX_D[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[6]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[6]~output .bus_hold = "false";
defparam \HDMI_TX_D[6]~output .open_drain_output = "false";
defparam \HDMI_TX_D[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y16_N5
cyclonev_io_obuf \HDMI_TX_D[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[7]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[7]~output .bus_hold = "false";
defparam \HDMI_TX_D[7]~output .open_drain_output = "false";
defparam \HDMI_TX_D[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y16_N22
cyclonev_io_obuf \HDMI_TX_D[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[8]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[8]~output .bus_hold = "false";
defparam \HDMI_TX_D[8]~output .open_drain_output = "false";
defparam \HDMI_TX_D[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y24_N5
cyclonev_io_obuf \HDMI_TX_D[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[9]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[9]~output .bus_hold = "false";
defparam \HDMI_TX_D[9]~output .open_drain_output = "false";
defparam \HDMI_TX_D[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y17_N5
cyclonev_io_obuf \HDMI_TX_D[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[10]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[10]~output .bus_hold = "false";
defparam \HDMI_TX_D[10]~output .open_drain_output = "false";
defparam \HDMI_TX_D[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y19_N22
cyclonev_io_obuf \HDMI_TX_D[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[11]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[11]~output .bus_hold = "false";
defparam \HDMI_TX_D[11]~output .open_drain_output = "false";
defparam \HDMI_TX_D[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y26_N22
cyclonev_io_obuf \HDMI_TX_D[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[12]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[12]~output .bus_hold = "false";
defparam \HDMI_TX_D[12]~output .open_drain_output = "false";
defparam \HDMI_TX_D[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y17_N22
cyclonev_io_obuf \HDMI_TX_D[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[13]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[13]~output .bus_hold = "false";
defparam \HDMI_TX_D[13]~output .open_drain_output = "false";
defparam \HDMI_TX_D[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y27_N5
cyclonev_io_obuf \HDMI_TX_D[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[14]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[14]~output .bus_hold = "false";
defparam \HDMI_TX_D[14]~output .open_drain_output = "false";
defparam \HDMI_TX_D[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y27_N22
cyclonev_io_obuf \HDMI_TX_D[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[15]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[15]~output .bus_hold = "false";
defparam \HDMI_TX_D[15]~output .open_drain_output = "false";
defparam \HDMI_TX_D[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y26_N5
cyclonev_io_obuf \HDMI_TX_D[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[16]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[16]~output .bus_hold = "false";
defparam \HDMI_TX_D[16]~output .open_drain_output = "false";
defparam \HDMI_TX_D[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y19_N5
cyclonev_io_obuf \HDMI_TX_D[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[17]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[17]~output .bus_hold = "false";
defparam \HDMI_TX_D[17]~output .open_drain_output = "false";
defparam \HDMI_TX_D[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y24_N22
cyclonev_io_obuf \HDMI_TX_D[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[18]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[18]~output .bus_hold = "false";
defparam \HDMI_TX_D[18]~output .open_drain_output = "false";
defparam \HDMI_TX_D[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y22_N79
cyclonev_io_obuf \HDMI_TX_D[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[19]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[19]~output .bus_hold = "false";
defparam \HDMI_TX_D[19]~output .open_drain_output = "false";
defparam \HDMI_TX_D[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y16_N39
cyclonev_io_obuf \HDMI_TX_D[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[20]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[20]~output .bus_hold = "false";
defparam \HDMI_TX_D[20]~output .open_drain_output = "false";
defparam \HDMI_TX_D[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y16_N56
cyclonev_io_obuf \HDMI_TX_D[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[21]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[21]~output .bus_hold = "false";
defparam \HDMI_TX_D[21]~output .open_drain_output = "false";
defparam \HDMI_TX_D[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y17_N56
cyclonev_io_obuf \HDMI_TX_D[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[22]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[22]~output .bus_hold = "false";
defparam \HDMI_TX_D[22]~output .open_drain_output = "false";
defparam \HDMI_TX_D[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y17_N39
cyclonev_io_obuf \HDMI_TX_D[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[23]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[23]~output .bus_hold = "false";
defparam \HDMI_TX_D[23]~output .open_drain_output = "false";
defparam \HDMI_TX_D[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y24_N56
cyclonev_io_obuf \HDMI_TX_DE~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_DE),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_DE~output .bus_hold = "false";
defparam \HDMI_TX_DE~output .open_drain_output = "false";
defparam \HDMI_TX_DE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y27_N56
cyclonev_io_obuf \HDMI_TX_HS~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_HS),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_HS~output .bus_hold = "false";
defparam \HDMI_TX_HS~output .open_drain_output = "false";
defparam \HDMI_TX_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y27_N39
cyclonev_io_obuf \HDMI_TX_VS~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_VS),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_VS~output .bus_hold = "false";
defparam \HDMI_TX_VS~output .open_drain_output = "false";
defparam \HDMI_TX_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N2
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N19
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N19
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N42
cyclonev_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N59
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N36
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N76
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N93
cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y61_N36
cyclonev_io_obuf \HSMC_CLKOUT0~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_CLKOUT0),
	.obar());
// synopsys translate_off
defparam \HSMC_CLKOUT0~output .bus_hold = "false";
defparam \HSMC_CLKOUT0~output .open_drain_output = "false";
defparam \HSMC_CLKOUT0~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y61_N53
cyclonev_io_obuf \HSMC_CLKOUT_n[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_CLKOUT_n[1]),
	.obar());
// synopsys translate_off
defparam \HSMC_CLKOUT_n[1]~output .bus_hold = "false";
defparam \HSMC_CLKOUT_n[1]~output .open_drain_output = "false";
defparam \HSMC_CLKOUT_n[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y61_N93
cyclonev_io_obuf \HSMC_CLKOUT_n[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_CLKOUT_n[2]),
	.obar());
// synopsys translate_off
defparam \HSMC_CLKOUT_n[2]~output .bus_hold = "false";
defparam \HSMC_CLKOUT_n[2]~output .open_drain_output = "false";
defparam \HSMC_CLKOUT_n[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y61_N36
cyclonev_io_obuf \HSMC_CLKOUT_p[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_CLKOUT_p[1]),
	.obar());
// synopsys translate_off
defparam \HSMC_CLKOUT_p[1]~output .bus_hold = "false";
defparam \HSMC_CLKOUT_p[1]~output .open_drain_output = "false";
defparam \HSMC_CLKOUT_p[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y61_N76
cyclonev_io_obuf \HSMC_CLKOUT_p[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_CLKOUT_p[2]),
	.obar());
// synopsys translate_off
defparam \HSMC_CLKOUT_p[2]~output .bus_hold = "false";
defparam \HSMC_CLKOUT_p[2]~output .open_drain_output = "false";
defparam \HSMC_CLKOUT_p[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y61_N53
cyclonev_io_obuf \I2C_SCL~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(I2C_SCL),
	.obar());
// synopsys translate_off
defparam \I2C_SCL~output .bus_hold = "false";
defparam \I2C_SCL~output .open_drain_output = "false";
defparam \I2C_SCL~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y61_N42
cyclonev_io_obuf \LEDG[0]~output (
	.i(\LEDG[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[0]),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
defparam \LEDG[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y61_N59
cyclonev_io_obuf \LEDG[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[1]),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
defparam \LEDG[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y61_N76
cyclonev_io_obuf \LEDG[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[2]),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
defparam \LEDG[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y61_N93
cyclonev_io_obuf \LEDG[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[3]),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
defparam \LEDG[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y61_N36
cyclonev_io_obuf \LEDG[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[4]),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
defparam \LEDG[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y61_N53
cyclonev_io_obuf \LEDG[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[5]),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
defparam \LEDG[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y61_N2
cyclonev_io_obuf \LEDG[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[6]),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
defparam \LEDG[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y61_N19
cyclonev_io_obuf \LEDG[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[7]),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
defparam \LEDG[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y61_N53
cyclonev_io_obuf \LEDR[0]~output (
	.i(\spi0|Rx_Lower_Byte [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y61_N36
cyclonev_io_obuf \LEDR[1]~output (
	.i(\spi0|Rx_Lower_Byte [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y61_N53
cyclonev_io_obuf \LEDR[2]~output (
	.i(\spi0|Rx_Lower_Byte [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y61_N36
cyclonev_io_obuf \LEDR[3]~output (
	.i(\spi0|Rx_Lower_Byte [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y61_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\spi0|Rx_Lower_Byte [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y61_N53
cyclonev_io_obuf \LEDR[5]~output (
	.i(\spi0|Rx_Lower_Byte [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y61_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(\spi0|Rx_Lower_Byte [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y61_N2
cyclonev_io_obuf \LEDR[7]~output (
	.i(\spi0|Rx_Lower_Byte [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y61_N36
cyclonev_io_obuf \LEDR[8]~output (
	.i(\spi0|busy~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y61_N19
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \SD_CLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_CLK),
	.obar());
// synopsys translate_off
defparam \SD_CLK~output .bus_hold = "false";
defparam \SD_CLK~output .open_drain_output = "false";
defparam \SD_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y47_N79
cyclonev_io_obuf \SRAM_A[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[0]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[0]~output .bus_hold = "false";
defparam \SRAM_A[0]~output .open_drain_output = "false";
defparam \SRAM_A[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y47_N96
cyclonev_io_obuf \SRAM_A[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[1]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[1]~output .bus_hold = "false";
defparam \SRAM_A[1]~output .open_drain_output = "false";
defparam \SRAM_A[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y49_N5
cyclonev_io_obuf \SRAM_A[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[2]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[2]~output .bus_hold = "false";
defparam \SRAM_A[2]~output .open_drain_output = "false";
defparam \SRAM_A[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y49_N22
cyclonev_io_obuf \SRAM_A[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[3]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[3]~output .bus_hold = "false";
defparam \SRAM_A[3]~output .open_drain_output = "false";
defparam \SRAM_A[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y49_N39
cyclonev_io_obuf \SRAM_A[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[4]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[4]~output .bus_hold = "false";
defparam \SRAM_A[4]~output .open_drain_output = "false";
defparam \SRAM_A[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y49_N56
cyclonev_io_obuf \SRAM_A[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[5]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[5]~output .bus_hold = "false";
defparam \SRAM_A[5]~output .open_drain_output = "false";
defparam \SRAM_A[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y51_N5
cyclonev_io_obuf \SRAM_A[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[6]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[6]~output .bus_hold = "false";
defparam \SRAM_A[6]~output .open_drain_output = "false";
defparam \SRAM_A[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y51_N22
cyclonev_io_obuf \SRAM_A[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[7]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[7]~output .bus_hold = "false";
defparam \SRAM_A[7]~output .open_drain_output = "false";
defparam \SRAM_A[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y51_N39
cyclonev_io_obuf \SRAM_A[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[8]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[8]~output .bus_hold = "false";
defparam \SRAM_A[8]~output .open_drain_output = "false";
defparam \SRAM_A[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y51_N56
cyclonev_io_obuf \SRAM_A[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[9]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[9]~output .bus_hold = "false";
defparam \SRAM_A[9]~output .open_drain_output = "false";
defparam \SRAM_A[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y52_N5
cyclonev_io_obuf \SRAM_A[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[10]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[10]~output .bus_hold = "false";
defparam \SRAM_A[10]~output .open_drain_output = "false";
defparam \SRAM_A[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y52_N22
cyclonev_io_obuf \SRAM_A[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[11]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[11]~output .bus_hold = "false";
defparam \SRAM_A[11]~output .open_drain_output = "false";
defparam \SRAM_A[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y52_N39
cyclonev_io_obuf \SRAM_A[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[12]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[12]~output .bus_hold = "false";
defparam \SRAM_A[12]~output .open_drain_output = "false";
defparam \SRAM_A[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y52_N56
cyclonev_io_obuf \SRAM_A[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[13]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[13]~output .bus_hold = "false";
defparam \SRAM_A[13]~output .open_drain_output = "false";
defparam \SRAM_A[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y32_N79
cyclonev_io_obuf \SRAM_A[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[14]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[14]~output .bus_hold = "false";
defparam \SRAM_A[14]~output .open_drain_output = "false";
defparam \SRAM_A[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y32_N96
cyclonev_io_obuf \SRAM_A[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[15]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[15]~output .bus_hold = "false";
defparam \SRAM_A[15]~output .open_drain_output = "false";
defparam \SRAM_A[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y33_N5
cyclonev_io_obuf \SRAM_A[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[16]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[16]~output .bus_hold = "false";
defparam \SRAM_A[16]~output .open_drain_output = "false";
defparam \SRAM_A[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y33_N22
cyclonev_io_obuf \SRAM_A[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[17]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[17]~output .bus_hold = "false";
defparam \SRAM_A[17]~output .open_drain_output = "false";
defparam \SRAM_A[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y35_N5
cyclonev_io_obuf \SRAM_CE_n~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_CE_n),
	.obar());
// synopsys translate_off
defparam \SRAM_CE_n~output .bus_hold = "false";
defparam \SRAM_CE_n~output .open_drain_output = "false";
defparam \SRAM_CE_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y35_N56
cyclonev_io_obuf \SRAM_LB_n~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_LB_n),
	.obar());
// synopsys translate_off
defparam \SRAM_LB_n~output .bus_hold = "false";
defparam \SRAM_LB_n~output .open_drain_output = "false";
defparam \SRAM_LB_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y35_N22
cyclonev_io_obuf \SRAM_OE_n~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_OE_n),
	.obar());
// synopsys translate_off
defparam \SRAM_OE_n~output .bus_hold = "false";
defparam \SRAM_OE_n~output .open_drain_output = "false";
defparam \SRAM_OE_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y37_N5
cyclonev_io_obuf \SRAM_UB_n~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_UB_n),
	.obar());
// synopsys translate_off
defparam \SRAM_UB_n~output .bus_hold = "false";
defparam \SRAM_UB_n~output .open_drain_output = "false";
defparam \SRAM_UB_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y35_N39
cyclonev_io_obuf \SRAM_WE_n~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_WE_n),
	.obar());
// synopsys translate_off
defparam \SRAM_WE_n~output .bus_hold = "false";
defparam \SRAM_WE_n~output .open_drain_output = "false";
defparam \SRAM_WE_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y61_N19
cyclonev_io_obuf \UART_TX~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UART_TX),
	.obar());
// synopsys translate_off
defparam \UART_TX~output .bus_hold = "false";
defparam \UART_TX~output .open_drain_output = "false";
defparam \UART_TX~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y61_N93
cyclonev_io_obuf \AUD_ADCLRCK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_ADCLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_ADCLRCK~output .bus_hold = "false";
defparam \AUD_ADCLRCK~output .open_drain_output = "true";
defparam \AUD_ADCLRCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y61_N53
cyclonev_io_obuf \AUD_BCLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_BCLK),
	.obar());
// synopsys translate_off
defparam \AUD_BCLK~output .bus_hold = "false";
defparam \AUD_BCLK~output .open_drain_output = "true";
defparam \AUD_BCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y61_N59
cyclonev_io_obuf \AUD_DACLRCK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_DACLRCK~output .bus_hold = "false";
defparam \AUD_DACLRCK~output .open_drain_output = "true";
defparam \AUD_DACLRCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y37_N39
cyclonev_io_obuf \GPIO[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[1]),
	.obar());
// synopsys translate_off
defparam \GPIO[1]~output .bus_hold = "false";
defparam \GPIO[1]~output .open_drain_output = "true";
defparam \GPIO[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y37_N56
cyclonev_io_obuf \GPIO[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[3]),
	.obar());
// synopsys translate_off
defparam \GPIO[3]~output .bus_hold = "false";
defparam \GPIO[3]~output .open_drain_output = "true";
defparam \GPIO[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y37_N22
cyclonev_io_obuf \GPIO[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[5]),
	.obar());
// synopsys translate_off
defparam \GPIO[5]~output .bus_hold = "false";
defparam \GPIO[5]~output .open_drain_output = "true";
defparam \GPIO[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y22_N62
cyclonev_io_obuf \GPIO[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[7]),
	.obar());
// synopsys translate_off
defparam \GPIO[7]~output .bus_hold = "false";
defparam \GPIO[7]~output .open_drain_output = "true";
defparam \GPIO[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y13_N5
cyclonev_io_obuf \GPIO[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[9]),
	.obar());
// synopsys translate_off
defparam \GPIO[9]~output .bus_hold = "false";
defparam \GPIO[9]~output .open_drain_output = "true";
defparam \GPIO[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y10_N45
cyclonev_io_obuf \GPIO[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[10]),
	.obar());
// synopsys translate_off
defparam \GPIO[10]~output .bus_hold = "false";
defparam \GPIO[10]~output .open_drain_output = "true";
defparam \GPIO[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y12_N22
cyclonev_io_obuf \GPIO[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[11]),
	.obar());
// synopsys translate_off
defparam \GPIO[11]~output .bus_hold = "false";
defparam \GPIO[11]~output .open_drain_output = "true";
defparam \GPIO[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cyclonev_io_obuf \GPIO[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[12]),
	.obar());
// synopsys translate_off
defparam \GPIO[12]~output .bus_hold = "false";
defparam \GPIO[12]~output .open_drain_output = "true";
defparam \GPIO[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N19
cyclonev_io_obuf \GPIO[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[13]),
	.obar());
// synopsys translate_off
defparam \GPIO[13]~output .bus_hold = "false";
defparam \GPIO[13]~output .open_drain_output = "true";
defparam \GPIO[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \GPIO[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[14]),
	.obar());
// synopsys translate_off
defparam \GPIO[14]~output .bus_hold = "false";
defparam \GPIO[14]~output .open_drain_output = "true";
defparam \GPIO[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \GPIO[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[15]),
	.obar());
// synopsys translate_off
defparam \GPIO[15]~output .bus_hold = "false";
defparam \GPIO[15]~output .open_drain_output = "true";
defparam \GPIO[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y33_N39
cyclonev_io_obuf \GPIO[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[16]),
	.obar());
// synopsys translate_off
defparam \GPIO[16]~output .bus_hold = "false";
defparam \GPIO[16]~output .open_drain_output = "true";
defparam \GPIO[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \GPIO[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[17]),
	.obar());
// synopsys translate_off
defparam \GPIO[17]~output .bus_hold = "false";
defparam \GPIO[17]~output .open_drain_output = "true";
defparam \GPIO[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y33_N56
cyclonev_io_obuf \GPIO[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[18]),
	.obar());
// synopsys translate_off
defparam \GPIO[18]~output .bus_hold = "false";
defparam \GPIO[18]~output .open_drain_output = "true";
defparam \GPIO[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \GPIO[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[19]),
	.obar());
// synopsys translate_off
defparam \GPIO[19]~output .bus_hold = "false";
defparam \GPIO[19]~output .open_drain_output = "true";
defparam \GPIO[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \GPIO[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[20]),
	.obar());
// synopsys translate_off
defparam \GPIO[20]~output .bus_hold = "false";
defparam \GPIO[20]~output .open_drain_output = "true";
defparam \GPIO[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \GPIO[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[21]),
	.obar());
// synopsys translate_off
defparam \GPIO[21]~output .bus_hold = "false";
defparam \GPIO[21]~output .open_drain_output = "true";
defparam \GPIO[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N36
cyclonev_io_obuf \GPIO[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[22]),
	.obar());
// synopsys translate_off
defparam \GPIO[22]~output .bus_hold = "false";
defparam \GPIO[22]~output .open_drain_output = "true";
defparam \GPIO[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N53
cyclonev_io_obuf \GPIO[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[23]),
	.obar());
// synopsys translate_off
defparam \GPIO[23]~output .bus_hold = "false";
defparam \GPIO[23]~output .open_drain_output = "true";
defparam \GPIO[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y13_N22
cyclonev_io_obuf \GPIO[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[24]),
	.obar());
// synopsys translate_off
defparam \GPIO[24]~output .bus_hold = "false";
defparam \GPIO[24]~output .open_drain_output = "true";
defparam \GPIO[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y12_N5
cyclonev_io_obuf \GPIO[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[25]),
	.obar());
// synopsys translate_off
defparam \GPIO[25]~output .bus_hold = "false";
defparam \GPIO[25]~output .open_drain_output = "true";
defparam \GPIO[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y10_N62
cyclonev_io_obuf \GPIO[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[26]),
	.obar());
// synopsys translate_off
defparam \GPIO[26]~output .bus_hold = "false";
defparam \GPIO[26]~output .open_drain_output = "true";
defparam \GPIO[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y11_N22
cyclonev_io_obuf \GPIO[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[27]),
	.obar());
// synopsys translate_off
defparam \GPIO[27]~output .bus_hold = "false";
defparam \GPIO[27]~output .open_drain_output = "true";
defparam \GPIO[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y11_N5
cyclonev_io_obuf \GPIO[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[28]),
	.obar());
// synopsys translate_off
defparam \GPIO[28]~output .bus_hold = "false";
defparam \GPIO[28]~output .open_drain_output = "true";
defparam \GPIO[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y13_N56
cyclonev_io_obuf \GPIO[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[29]),
	.obar());
// synopsys translate_off
defparam \GPIO[29]~output .bus_hold = "false";
defparam \GPIO[29]~output .open_drain_output = "true";
defparam \GPIO[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y13_N39
cyclonev_io_obuf \GPIO[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[30]),
	.obar());
// synopsys translate_off
defparam \GPIO[30]~output .bus_hold = "false";
defparam \GPIO[30]~output .open_drain_output = "true";
defparam \GPIO[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y11_N56
cyclonev_io_obuf \GPIO[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[31]),
	.obar());
// synopsys translate_off
defparam \GPIO[31]~output .bus_hold = "false";
defparam \GPIO[31]~output .open_drain_output = "true";
defparam \GPIO[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y11_N39
cyclonev_io_obuf \GPIO[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[32]),
	.obar());
// synopsys translate_off
defparam \GPIO[32]~output .bus_hold = "false";
defparam \GPIO[32]~output .open_drain_output = "true";
defparam \GPIO[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y12_N39
cyclonev_io_obuf \GPIO[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[33]),
	.obar());
// synopsys translate_off
defparam \GPIO[33]~output .bus_hold = "false";
defparam \GPIO[33]~output .open_drain_output = "true";
defparam \GPIO[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y10_N96
cyclonev_io_obuf \GPIO[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[34]),
	.obar());
// synopsys translate_off
defparam \GPIO[34]~output .bus_hold = "false";
defparam \GPIO[34]~output .open_drain_output = "true";
defparam \GPIO[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y61_N76
cyclonev_io_obuf \HSMC_D[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_D[0]),
	.obar());
// synopsys translate_off
defparam \HSMC_D[0]~output .bus_hold = "false";
defparam \HSMC_D[0]~output .open_drain_output = "true";
defparam \HSMC_D[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y61_N2
cyclonev_io_obuf \HSMC_D[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_D[1]),
	.obar());
// synopsys translate_off
defparam \HSMC_D[1]~output .bus_hold = "false";
defparam \HSMC_D[1]~output .open_drain_output = "true";
defparam \HSMC_D[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y61_N93
cyclonev_io_obuf \HSMC_D[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_D[2]),
	.obar());
// synopsys translate_off
defparam \HSMC_D[2]~output .bus_hold = "false";
defparam \HSMC_D[2]~output .open_drain_output = "true";
defparam \HSMC_D[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y61_N19
cyclonev_io_obuf \HSMC_D[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_D[3]),
	.obar());
// synopsys translate_off
defparam \HSMC_D[3]~output .bus_hold = "false";
defparam \HSMC_D[3]~output .open_drain_output = "true";
defparam \HSMC_D[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[0]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[0]~output .bus_hold = "false";
defparam \HSMC_RX_n[0]~output .open_drain_output = "true";
defparam \HSMC_RX_n[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[1]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[1]~output .bus_hold = "false";
defparam \HSMC_RX_n[1]~output .open_drain_output = "true";
defparam \HSMC_RX_n[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[2]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[2]~output .bus_hold = "false";
defparam \HSMC_RX_n[2]~output .open_drain_output = "true";
defparam \HSMC_RX_n[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[3]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[3]~output .bus_hold = "false";
defparam \HSMC_RX_n[3]~output .open_drain_output = "true";
defparam \HSMC_RX_n[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[4]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[4]~output .bus_hold = "false";
defparam \HSMC_RX_n[4]~output .open_drain_output = "true";
defparam \HSMC_RX_n[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[5]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[5]~output .bus_hold = "false";
defparam \HSMC_RX_n[5]~output .open_drain_output = "true";
defparam \HSMC_RX_n[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[6]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[6]~output .bus_hold = "false";
defparam \HSMC_RX_n[6]~output .open_drain_output = "true";
defparam \HSMC_RX_n[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[7]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[7]~output .bus_hold = "false";
defparam \HSMC_RX_n[7]~output .open_drain_output = "true";
defparam \HSMC_RX_n[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[8]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[8]~output .bus_hold = "false";
defparam \HSMC_RX_n[8]~output .open_drain_output = "true";
defparam \HSMC_RX_n[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y61_N59
cyclonev_io_obuf \HSMC_RX_n[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[9]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[9]~output .bus_hold = "false";
defparam \HSMC_RX_n[9]~output .open_drain_output = "true";
defparam \HSMC_RX_n[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y61_N59
cyclonev_io_obuf \HSMC_RX_n[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[10]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[10]~output .bus_hold = "false";
defparam \HSMC_RX_n[10]~output .open_drain_output = "true";
defparam \HSMC_RX_n[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y61_N59
cyclonev_io_obuf \HSMC_RX_n[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[11]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[11]~output .bus_hold = "false";
defparam \HSMC_RX_n[11]~output .open_drain_output = "true";
defparam \HSMC_RX_n[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[12]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[12]~output .bus_hold = "false";
defparam \HSMC_RX_n[12]~output .open_drain_output = "true";
defparam \HSMC_RX_n[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y61_N59
cyclonev_io_obuf \HSMC_RX_n[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[13]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[13]~output .bus_hold = "false";
defparam \HSMC_RX_n[13]~output .open_drain_output = "true";
defparam \HSMC_RX_n[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[14]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[14]~output .bus_hold = "false";
defparam \HSMC_RX_n[14]~output .open_drain_output = "true";
defparam \HSMC_RX_n[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y61_N59
cyclonev_io_obuf \HSMC_RX_n[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[15]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[15]~output .bus_hold = "false";
defparam \HSMC_RX_n[15]~output .open_drain_output = "true";
defparam \HSMC_RX_n[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[16]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[16]~output .bus_hold = "false";
defparam \HSMC_RX_n[16]~output .open_drain_output = "true";
defparam \HSMC_RX_n[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[0]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[0]~output .bus_hold = "false";
defparam \HSMC_RX_p[0]~output .open_drain_output = "true";
defparam \HSMC_RX_p[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[1]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[1]~output .bus_hold = "false";
defparam \HSMC_RX_p[1]~output .open_drain_output = "true";
defparam \HSMC_RX_p[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[2]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[2]~output .bus_hold = "false";
defparam \HSMC_RX_p[2]~output .open_drain_output = "true";
defparam \HSMC_RX_p[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[3]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[3]~output .bus_hold = "false";
defparam \HSMC_RX_p[3]~output .open_drain_output = "true";
defparam \HSMC_RX_p[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[4]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[4]~output .bus_hold = "false";
defparam \HSMC_RX_p[4]~output .open_drain_output = "true";
defparam \HSMC_RX_p[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[5]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[5]~output .bus_hold = "false";
defparam \HSMC_RX_p[5]~output .open_drain_output = "true";
defparam \HSMC_RX_p[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[6]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[6]~output .bus_hold = "false";
defparam \HSMC_RX_p[6]~output .open_drain_output = "true";
defparam \HSMC_RX_p[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[7]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[7]~output .bus_hold = "false";
defparam \HSMC_RX_p[7]~output .open_drain_output = "true";
defparam \HSMC_RX_p[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[8]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[8]~output .bus_hold = "false";
defparam \HSMC_RX_p[8]~output .open_drain_output = "true";
defparam \HSMC_RX_p[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y61_N42
cyclonev_io_obuf \HSMC_RX_p[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[9]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[9]~output .bus_hold = "false";
defparam \HSMC_RX_p[9]~output .open_drain_output = "true";
defparam \HSMC_RX_p[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y61_N42
cyclonev_io_obuf \HSMC_RX_p[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[10]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[10]~output .bus_hold = "false";
defparam \HSMC_RX_p[10]~output .open_drain_output = "true";
defparam \HSMC_RX_p[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y61_N42
cyclonev_io_obuf \HSMC_RX_p[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[11]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[11]~output .bus_hold = "false";
defparam \HSMC_RX_p[11]~output .open_drain_output = "true";
defparam \HSMC_RX_p[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[12]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[12]~output .bus_hold = "false";
defparam \HSMC_RX_p[12]~output .open_drain_output = "true";
defparam \HSMC_RX_p[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y61_N42
cyclonev_io_obuf \HSMC_RX_p[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[13]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[13]~output .bus_hold = "false";
defparam \HSMC_RX_p[13]~output .open_drain_output = "true";
defparam \HSMC_RX_p[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[14]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[14]~output .bus_hold = "false";
defparam \HSMC_RX_p[14]~output .open_drain_output = "true";
defparam \HSMC_RX_p[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y61_N42
cyclonev_io_obuf \HSMC_RX_p[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[15]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[15]~output .bus_hold = "false";
defparam \HSMC_RX_p[15]~output .open_drain_output = "true";
defparam \HSMC_RX_p[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[16]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[16]~output .bus_hold = "false";
defparam \HSMC_RX_p[16]~output .open_drain_output = "true";
defparam \HSMC_RX_p[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y61_N93
cyclonev_io_obuf \HSMC_TX_n[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[0]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[0]~output .bus_hold = "false";
defparam \HSMC_TX_n[0]~output .open_drain_output = "true";
defparam \HSMC_TX_n[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[1]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[1]~output .bus_hold = "false";
defparam \HSMC_TX_n[1]~output .open_drain_output = "true";
defparam \HSMC_TX_n[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[2]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[2]~output .bus_hold = "false";
defparam \HSMC_TX_n[2]~output .open_drain_output = "true";
defparam \HSMC_TX_n[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[3]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[3]~output .bus_hold = "false";
defparam \HSMC_TX_n[3]~output .open_drain_output = "true";
defparam \HSMC_TX_n[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[4]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[4]~output .bus_hold = "false";
defparam \HSMC_TX_n[4]~output .open_drain_output = "true";
defparam \HSMC_TX_n[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[5]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[5]~output .bus_hold = "false";
defparam \HSMC_TX_n[5]~output .open_drain_output = "true";
defparam \HSMC_TX_n[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[6]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[6]~output .bus_hold = "false";
defparam \HSMC_TX_n[6]~output .open_drain_output = "true";
defparam \HSMC_TX_n[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[7]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[7]~output .bus_hold = "false";
defparam \HSMC_TX_n[7]~output .open_drain_output = "true";
defparam \HSMC_TX_n[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[8]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[8]~output .bus_hold = "false";
defparam \HSMC_TX_n[8]~output .open_drain_output = "true";
defparam \HSMC_TX_n[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y61_N93
cyclonev_io_obuf \HSMC_TX_n[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[9]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[9]~output .bus_hold = "false";
defparam \HSMC_TX_n[9]~output .open_drain_output = "true";
defparam \HSMC_TX_n[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[10]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[10]~output .bus_hold = "false";
defparam \HSMC_TX_n[10]~output .open_drain_output = "true";
defparam \HSMC_TX_n[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[11]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[11]~output .bus_hold = "false";
defparam \HSMC_TX_n[11]~output .open_drain_output = "true";
defparam \HSMC_TX_n[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[12]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[12]~output .bus_hold = "false";
defparam \HSMC_TX_n[12]~output .open_drain_output = "true";
defparam \HSMC_TX_n[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[13]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[13]~output .bus_hold = "false";
defparam \HSMC_TX_n[13]~output .open_drain_output = "true";
defparam \HSMC_TX_n[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[14]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[14]~output .bus_hold = "false";
defparam \HSMC_TX_n[14]~output .open_drain_output = "true";
defparam \HSMC_TX_n[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[15]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[15]~output .bus_hold = "false";
defparam \HSMC_TX_n[15]~output .open_drain_output = "true";
defparam \HSMC_TX_n[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y61_N93
cyclonev_io_obuf \HSMC_TX_n[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[16]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[16]~output .bus_hold = "false";
defparam \HSMC_TX_n[16]~output .open_drain_output = "true";
defparam \HSMC_TX_n[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y61_N76
cyclonev_io_obuf \HSMC_TX_p[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[0]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[0]~output .bus_hold = "false";
defparam \HSMC_TX_p[0]~output .open_drain_output = "true";
defparam \HSMC_TX_p[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[1]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[1]~output .bus_hold = "false";
defparam \HSMC_TX_p[1]~output .open_drain_output = "true";
defparam \HSMC_TX_p[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[2]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[2]~output .bus_hold = "false";
defparam \HSMC_TX_p[2]~output .open_drain_output = "true";
defparam \HSMC_TX_p[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[3]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[3]~output .bus_hold = "false";
defparam \HSMC_TX_p[3]~output .open_drain_output = "true";
defparam \HSMC_TX_p[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[4]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[4]~output .bus_hold = "false";
defparam \HSMC_TX_p[4]~output .open_drain_output = "true";
defparam \HSMC_TX_p[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[5]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[5]~output .bus_hold = "false";
defparam \HSMC_TX_p[5]~output .open_drain_output = "true";
defparam \HSMC_TX_p[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[6]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[6]~output .bus_hold = "false";
defparam \HSMC_TX_p[6]~output .open_drain_output = "true";
defparam \HSMC_TX_p[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[7]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[7]~output .bus_hold = "false";
defparam \HSMC_TX_p[7]~output .open_drain_output = "true";
defparam \HSMC_TX_p[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[8]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[8]~output .bus_hold = "false";
defparam \HSMC_TX_p[8]~output .open_drain_output = "true";
defparam \HSMC_TX_p[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y61_N76
cyclonev_io_obuf \HSMC_TX_p[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[9]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[9]~output .bus_hold = "false";
defparam \HSMC_TX_p[9]~output .open_drain_output = "true";
defparam \HSMC_TX_p[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[10]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[10]~output .bus_hold = "false";
defparam \HSMC_TX_p[10]~output .open_drain_output = "true";
defparam \HSMC_TX_p[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[11]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[11]~output .bus_hold = "false";
defparam \HSMC_TX_p[11]~output .open_drain_output = "true";
defparam \HSMC_TX_p[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[12]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[12]~output .bus_hold = "false";
defparam \HSMC_TX_p[12]~output .open_drain_output = "true";
defparam \HSMC_TX_p[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[13]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[13]~output .bus_hold = "false";
defparam \HSMC_TX_p[13]~output .open_drain_output = "true";
defparam \HSMC_TX_p[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[14]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[14]~output .bus_hold = "false";
defparam \HSMC_TX_p[14]~output .open_drain_output = "true";
defparam \HSMC_TX_p[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[15]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[15]~output .bus_hold = "false";
defparam \HSMC_TX_p[15]~output .open_drain_output = "true";
defparam \HSMC_TX_p[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y61_N76
cyclonev_io_obuf \HSMC_TX_p[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[16]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[16]~output .bus_hold = "false";
defparam \HSMC_TX_p[16]~output .open_drain_output = "true";
defparam \HSMC_TX_p[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y61_N19
cyclonev_io_obuf \I2C_SDA~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(I2C_SDA),
	.obar());
// synopsys translate_off
defparam \I2C_SDA~output .bus_hold = "false";
defparam \I2C_SDA~output .open_drain_output = "true";
defparam \I2C_SDA~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \SD_CMD~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_CMD),
	.obar());
// synopsys translate_off
defparam \SD_CMD~output .bus_hold = "false";
defparam \SD_CMD~output .open_drain_output = "true";
defparam \SD_CMD~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \SD_DAT[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DAT[0]),
	.obar());
// synopsys translate_off
defparam \SD_DAT[0]~output .bus_hold = "false";
defparam \SD_DAT[0]~output .open_drain_output = "true";
defparam \SD_DAT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \SD_DAT[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DAT[1]),
	.obar());
// synopsys translate_off
defparam \SD_DAT[1]~output .bus_hold = "false";
defparam \SD_DAT[1]~output .open_drain_output = "true";
defparam \SD_DAT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \SD_DAT[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DAT[2]),
	.obar());
// synopsys translate_off
defparam \SD_DAT[2]~output .bus_hold = "false";
defparam \SD_DAT[2]~output .open_drain_output = "true";
defparam \SD_DAT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \SD_DAT[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DAT[3]),
	.obar());
// synopsys translate_off
defparam \SD_DAT[3]~output .bus_hold = "false";
defparam \SD_DAT[3]~output .open_drain_output = "true";
defparam \SD_DAT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y40_N79
cyclonev_io_obuf \SRAM_D[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[0]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[0]~output .bus_hold = "false";
defparam \SRAM_D[0]~output .open_drain_output = "true";
defparam \SRAM_D[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y40_N96
cyclonev_io_obuf \SRAM_D[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[1]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[1]~output .bus_hold = "false";
defparam \SRAM_D[1]~output .open_drain_output = "true";
defparam \SRAM_D[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y41_N5
cyclonev_io_obuf \SRAM_D[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[2]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[2]~output .bus_hold = "false";
defparam \SRAM_D[2]~output .open_drain_output = "true";
defparam \SRAM_D[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y41_N22
cyclonev_io_obuf \SRAM_D[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[3]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[3]~output .bus_hold = "false";
defparam \SRAM_D[3]~output .open_drain_output = "true";
defparam \SRAM_D[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y41_N39
cyclonev_io_obuf \SRAM_D[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[4]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[4]~output .bus_hold = "false";
defparam \SRAM_D[4]~output .open_drain_output = "true";
defparam \SRAM_D[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y41_N56
cyclonev_io_obuf \SRAM_D[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[5]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[5]~output .bus_hold = "false";
defparam \SRAM_D[5]~output .open_drain_output = "true";
defparam \SRAM_D[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y43_N5
cyclonev_io_obuf \SRAM_D[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[6]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[6]~output .bus_hold = "false";
defparam \SRAM_D[6]~output .open_drain_output = "true";
defparam \SRAM_D[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y43_N22
cyclonev_io_obuf \SRAM_D[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[7]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[7]~output .bus_hold = "false";
defparam \SRAM_D[7]~output .open_drain_output = "true";
defparam \SRAM_D[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y43_N39
cyclonev_io_obuf \SRAM_D[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[8]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[8]~output .bus_hold = "false";
defparam \SRAM_D[8]~output .open_drain_output = "true";
defparam \SRAM_D[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y43_N56
cyclonev_io_obuf \SRAM_D[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[9]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[9]~output .bus_hold = "false";
defparam \SRAM_D[9]~output .open_drain_output = "true";
defparam \SRAM_D[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y45_N5
cyclonev_io_obuf \SRAM_D[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[10]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[10]~output .bus_hold = "false";
defparam \SRAM_D[10]~output .open_drain_output = "true";
defparam \SRAM_D[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y45_N22
cyclonev_io_obuf \SRAM_D[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[11]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[11]~output .bus_hold = "false";
defparam \SRAM_D[11]~output .open_drain_output = "true";
defparam \SRAM_D[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y45_N39
cyclonev_io_obuf \SRAM_D[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[12]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[12]~output .bus_hold = "false";
defparam \SRAM_D[12]~output .open_drain_output = "true";
defparam \SRAM_D[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y45_N56
cyclonev_io_obuf \SRAM_D[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[13]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[13]~output .bus_hold = "false";
defparam \SRAM_D[13]~output .open_drain_output = "true";
defparam \SRAM_D[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y47_N45
cyclonev_io_obuf \SRAM_D[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[14]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[14]~output .bus_hold = "false";
defparam \SRAM_D[14]~output .open_drain_output = "true";
defparam \SRAM_D[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y47_N62
cyclonev_io_obuf \SRAM_D[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[15]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[15]~output .bus_hold = "false";
defparam \SRAM_D[15]~output .open_drain_output = "true";
defparam \SRAM_D[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y14_N45
cyclonev_io_obuf \GPIO[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[0]),
	.obar());
// synopsys translate_off
defparam \GPIO[0]~output .bus_hold = "false";
defparam \GPIO[0]~output .open_drain_output = "false";
defparam \GPIO[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y40_N45
cyclonev_io_obuf \GPIO[2]~output (
	.i(!\spi0|CS~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[2]),
	.obar());
// synopsys translate_off
defparam \GPIO[2]~output .bus_hold = "false";
defparam \GPIO[2]~output .open_drain_output = "false";
defparam \GPIO[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y40_N62
cyclonev_io_obuf \GPIO[4]~output (
	.i(\spi0|SCLK~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[4]),
	.obar());
// synopsys translate_off
defparam \GPIO[4]~output .bus_hold = "false";
defparam \GPIO[4]~output .open_drain_output = "false";
defparam \GPIO[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y32_N62
cyclonev_io_obuf \GPIO[6]~output (
	.i(\spi0|tx_shift_reg [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[6]),
	.obar());
// synopsys translate_off
defparam \GPIO[6]~output .bus_hold = "false";
defparam \GPIO[6]~output .open_drain_output = "false";
defparam \GPIO[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y14_N62
cyclonev_io_obuf \GPIO[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[8]),
	.obar());
// synopsys translate_off
defparam \GPIO[8]~output .bus_hold = "false";
defparam \GPIO[8]~output .open_drain_output = "true";
defparam \GPIO[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y10_N79
cyclonev_io_obuf \GPIO[35]~output (
	.i(vcc),
	.oe(\half_clk~en_q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[35]),
	.obar());
// synopsys translate_off
defparam \GPIO[35]~output .bus_hold = "false";
defparam \GPIO[35]~output .open_drain_output = "false";
defparam \GPIO[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X68_Y22_N44
cyclonev_io_ibuf \CLOCK_50_B5B~input (
	.i(CLOCK_50_B5B),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50_B5B~input_o ));
// synopsys translate_off
defparam \CLOCK_50_B5B~input .bus_hold = "false";
defparam \CLOCK_50_B5B~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \CLOCK_50_B5B~inputCLKENA0 (
	.inclk(\CLOCK_50_B5B~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50_B5B~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50_B5B~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50_B5B~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50_B5B~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50_B5B~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X18_Y57_N7
dffeas \spi0|spi_clk_counter[3]~DUPLICATE (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\spi0|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|spi_clk_counter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|spi_clk_counter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \spi0|spi_clk_counter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y57_N55
dffeas \spi0|spi_clk_counter[1] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\spi0|spi_clk_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|spi_clk_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|spi_clk_counter[1] .is_wysiwyg = "true";
defparam \spi0|spi_clk_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y57_N43
dffeas \spi0|spi_clk_counter[4] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\spi0|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|spi_clk_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|spi_clk_counter[4] .is_wysiwyg = "true";
defparam \spi0|spi_clk_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y57_N42
cyclonev_lcell_comb \spi0|Add0~0 (
// Equation(s):
// \spi0|Add0~0_combout  = ( \spi0|spi_clk_counter [4] & ( \spi0|spi_clk_counter [2] ) ) # ( \spi0|spi_clk_counter [4] & ( !\spi0|spi_clk_counter [2] & ( ((\spi0|spi_clk_counter [1]) # (\spi0|spi_clk_counter [3])) # (\spi0|spi_clk_counter [0]) ) ) ) # ( 
// !\spi0|spi_clk_counter [4] & ( !\spi0|spi_clk_counter [2] & ( (!\spi0|spi_clk_counter [0] & (!\spi0|spi_clk_counter [3] & !\spi0|spi_clk_counter [1])) ) ) )

	.dataa(!\spi0|spi_clk_counter [0]),
	.datab(!\spi0|spi_clk_counter [3]),
	.datac(gnd),
	.datad(!\spi0|spi_clk_counter [1]),
	.datae(!\spi0|spi_clk_counter [4]),
	.dataf(!\spi0|spi_clk_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Add0~0 .extended_lut = "off";
defparam \spi0|Add0~0 .lut_mask = 64'h880077FF0000FFFF;
defparam \spi0|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y57_N44
dffeas \spi0|spi_clk_counter[4]~DUPLICATE (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\spi0|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|spi_clk_counter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|spi_clk_counter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \spi0|spi_clk_counter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y57_N15
cyclonev_lcell_comb \spi0|spi_clk_counter~0 (
// Equation(s):
// \spi0|spi_clk_counter~0_combout  = ( \spi0|spi_clk_counter [2] & ( \spi0|spi_clk_counter [0] ) ) # ( \spi0|spi_clk_counter [2] & ( !\spi0|spi_clk_counter [0] & ( \spi0|spi_clk_counter [1] ) ) ) # ( !\spi0|spi_clk_counter [2] & ( !\spi0|spi_clk_counter [0] 
// & ( (!\spi0|spi_clk_counter [1] & ((\spi0|spi_clk_counter[4]~DUPLICATE_q ) # (\spi0|spi_clk_counter[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\spi0|spi_clk_counter[3]~DUPLICATE_q ),
	.datab(!\spi0|spi_clk_counter[4]~DUPLICATE_q ),
	.datac(!\spi0|spi_clk_counter [1]),
	.datad(gnd),
	.datae(!\spi0|spi_clk_counter [2]),
	.dataf(!\spi0|spi_clk_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|spi_clk_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|spi_clk_counter~0 .extended_lut = "off";
defparam \spi0|spi_clk_counter~0 .lut_mask = 64'h70700F0F0000FFFF;
defparam \spi0|spi_clk_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y57_N17
dffeas \spi0|spi_clk_counter[2] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\spi0|spi_clk_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|spi_clk_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|spi_clk_counter[2] .is_wysiwyg = "true";
defparam \spi0|spi_clk_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y57_N6
cyclonev_lcell_comb \spi0|Add0~1 (
// Equation(s):
// \spi0|Add0~1_combout  = ( \spi0|spi_clk_counter [3] & ( \spi0|spi_clk_counter [0] ) ) # ( \spi0|spi_clk_counter [3] & ( !\spi0|spi_clk_counter [0] & ( (\spi0|spi_clk_counter [2]) # (\spi0|spi_clk_counter[1]~DUPLICATE_q ) ) ) ) # ( !\spi0|spi_clk_counter 
// [3] & ( !\spi0|spi_clk_counter [0] & ( (!\spi0|spi_clk_counter[1]~DUPLICATE_q  & !\spi0|spi_clk_counter [2]) ) ) )

	.dataa(!\spi0|spi_clk_counter[1]~DUPLICATE_q ),
	.datab(!\spi0|spi_clk_counter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\spi0|spi_clk_counter [3]),
	.dataf(!\spi0|spi_clk_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Add0~1 .extended_lut = "off";
defparam \spi0|Add0~1 .lut_mask = 64'h888877770000FFFF;
defparam \spi0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y57_N8
dffeas \spi0|spi_clk_counter[3] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\spi0|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|spi_clk_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|spi_clk_counter[3] .is_wysiwyg = "true";
defparam \spi0|spi_clk_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y57_N33
cyclonev_lcell_comb \spi0|spi_clk_counter~1 (
// Equation(s):
// \spi0|spi_clk_counter~1_combout  = ( !\spi0|spi_clk_counter [0] & ( \spi0|spi_clk_counter [2] ) ) # ( !\spi0|spi_clk_counter [0] & ( !\spi0|spi_clk_counter [2] & ( ((\spi0|spi_clk_counter [4]) # (\spi0|spi_clk_counter [3])) # 
// (\spi0|spi_clk_counter[1]~DUPLICATE_q ) ) ) )

	.dataa(!\spi0|spi_clk_counter[1]~DUPLICATE_q ),
	.datab(!\spi0|spi_clk_counter [3]),
	.datac(!\spi0|spi_clk_counter [4]),
	.datad(gnd),
	.datae(!\spi0|spi_clk_counter [0]),
	.dataf(!\spi0|spi_clk_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|spi_clk_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|spi_clk_counter~1 .extended_lut = "off";
defparam \spi0|spi_clk_counter~1 .lut_mask = 64'h7F7F0000FFFF0000;
defparam \spi0|spi_clk_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y57_N35
dffeas \spi0|spi_clk_counter[0] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\spi0|spi_clk_counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|spi_clk_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|spi_clk_counter[0] .is_wysiwyg = "true";
defparam \spi0|spi_clk_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y57_N54
cyclonev_lcell_comb \spi0|spi_clk_counter~2 (
// Equation(s):
// \spi0|spi_clk_counter~2_combout  = ( \spi0|spi_clk_counter [1] & ( \spi0|spi_clk_counter [2] & ( \spi0|spi_clk_counter [0] ) ) ) # ( !\spi0|spi_clk_counter [1] & ( \spi0|spi_clk_counter [2] & ( !\spi0|spi_clk_counter [0] ) ) ) # ( \spi0|spi_clk_counter 
// [1] & ( !\spi0|spi_clk_counter [2] & ( \spi0|spi_clk_counter [0] ) ) ) # ( !\spi0|spi_clk_counter [1] & ( !\spi0|spi_clk_counter [2] & ( (!\spi0|spi_clk_counter [0] & ((\spi0|spi_clk_counter [4]) # (\spi0|spi_clk_counter [3]))) ) ) )

	.dataa(!\spi0|spi_clk_counter [0]),
	.datab(!\spi0|spi_clk_counter [3]),
	.datac(gnd),
	.datad(!\spi0|spi_clk_counter [4]),
	.datae(!\spi0|spi_clk_counter [1]),
	.dataf(!\spi0|spi_clk_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|spi_clk_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|spi_clk_counter~2 .extended_lut = "off";
defparam \spi0|spi_clk_counter~2 .lut_mask = 64'h22AA5555AAAA5555;
defparam \spi0|spi_clk_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y57_N56
dffeas \spi0|spi_clk_counter[1]~DUPLICATE (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\spi0|spi_clk_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|spi_clk_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|spi_clk_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \spi0|spi_clk_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y57_N36
cyclonev_lcell_comb \spi0|spi_clk~0 (
// Equation(s):
// \spi0|spi_clk~0_combout  = ( \spi0|spi_clk_counter[3]~DUPLICATE_q  & ( \spi0|spi_clk~q  ) ) # ( !\spi0|spi_clk_counter[3]~DUPLICATE_q  & ( \spi0|spi_clk~q  & ( (((\spi0|spi_clk_counter [2]) # (\spi0|spi_clk_counter [0])) # 
// (\spi0|spi_clk_counter[4]~DUPLICATE_q )) # (\spi0|spi_clk_counter[1]~DUPLICATE_q ) ) ) ) # ( !\spi0|spi_clk_counter[3]~DUPLICATE_q  & ( !\spi0|spi_clk~q  & ( (!\spi0|spi_clk_counter[1]~DUPLICATE_q  & (!\spi0|spi_clk_counter[4]~DUPLICATE_q  & 
// (!\spi0|spi_clk_counter [0] & !\spi0|spi_clk_counter [2]))) ) ) )

	.dataa(!\spi0|spi_clk_counter[1]~DUPLICATE_q ),
	.datab(!\spi0|spi_clk_counter[4]~DUPLICATE_q ),
	.datac(!\spi0|spi_clk_counter [0]),
	.datad(!\spi0|spi_clk_counter [2]),
	.datae(!\spi0|spi_clk_counter[3]~DUPLICATE_q ),
	.dataf(!\spi0|spi_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|spi_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|spi_clk~0 .extended_lut = "off";
defparam \spi0|spi_clk~0 .lut_mask = 64'h800000007FFFFFFF;
defparam \spi0|spi_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y57_N53
dffeas \spi0|spi_clk (
	.clk(\CLOCK_50_B5B~input_o ),
	.d(gnd),
	.asdata(\spi0|spi_clk~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|spi_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|spi_clk .is_wysiwyg = "true";
defparam \spi0|spi_clk .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y56_N2
dffeas \spi0|state_reg.UNLOAD_DATA (
	.clk(\spi0|spi_clk~q ),
	.d(gnd),
	.asdata(\spi0|state_reg.UNLOAD_LAST_BIT~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|state_reg.UNLOAD_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|state_reg.UNLOAD_DATA .is_wysiwyg = "true";
defparam \spi0|state_reg.UNLOAD_DATA .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y56_N57
cyclonev_lcell_comb \spi0|Selector4~0 (
// Equation(s):
// \spi0|Selector4~0_combout  = ( !\spi0|state_reg.UNLOAD_DATA~q  & ( !\spi0|state_reg.UNLOAD_LAST_BIT~q  ) )

	.dataa(!\spi0|state_reg.UNLOAD_LAST_BIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi0|state_reg.UNLOAD_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Selector4~0 .extended_lut = "off";
defparam \spi0|Selector4~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \spi0|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y56_N39
cyclonev_lcell_comb \spi0|Selector5~0 (
// Equation(s):
// \spi0|Selector5~0_combout  = (!\spi0|Selector2~0_combout  & \spi0|Selector4~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spi0|Selector2~0_combout ),
	.datad(!\spi0|Selector4~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Selector5~0 .extended_lut = "off";
defparam \spi0|Selector5~0 .lut_mask = 64'h00F000F000F000F0;
defparam \spi0|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X19_Y57_N24
cyclonev_lcell_comb \spi0|busy~feeder (
// Equation(s):
// \spi0|busy~feeder_combout  = \spi0|state_reg.IDLE~q 

	.dataa(gnd),
	.datab(!\spi0|state_reg.IDLE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|busy~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|busy~feeder .extended_lut = "off";
defparam \spi0|busy~feeder .lut_mask = 64'h3333333333333333;
defparam \spi0|busy~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y57_N26
dffeas \spi0|busy (
	.clk(\spi0|spi_clk~q ),
	.d(\spi0|busy~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|busy .is_wysiwyg = "true";
defparam \spi0|busy .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y56_N18
cyclonev_lcell_comb \spi_enable~0 (
// Equation(s):
// \spi_enable~0_combout  = ( \spi0|busy~q  & ( (\KEY[1]~input_o  & (\KEY[2]~input_o  & \KEY[3]~input_o )) ) ) # ( !\spi0|busy~q  & ( ((\KEY[1]~input_o  & (\KEY[2]~input_o  & \KEY[3]~input_o ))) # (\spi_enable~q ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\KEY[2]~input_o ),
	.datac(!\KEY[3]~input_o ),
	.datad(!\spi_enable~q ),
	.datae(gnd),
	.dataf(!\spi0|busy~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi_enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi_enable~0 .extended_lut = "off";
defparam \spi_enable~0 .lut_mask = 64'h01FF01FF01010101;
defparam \spi_enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y56_N20
dffeas spi_enable(
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\spi_enable~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam spi_enable.is_wysiwyg = "true";
defparam spi_enable.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y56_N12
cyclonev_lcell_comb \always2~0 (
// Equation(s):
// \always2~0_combout  = ( \KEY[3]~input_o  & ( (!\KEY[1]~input_o ) # (!\KEY[2]~input_o ) ) ) # ( !\KEY[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(!\KEY[2]~input_o ),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always2~0 .extended_lut = "off";
defparam \always2~0 .lut_mask = 64'hFFFFFFFFFFF0FFF0;
defparam \always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y56_N11
dffeas start_transfer(
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\always2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\start_transfer~q ),
	.prn(vcc));
// synopsys translate_off
defparam start_transfer.is_wysiwyg = "true";
defparam start_transfer.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y56_N36
cyclonev_lcell_comb \spi0|always2~6 (
// Equation(s):
// \spi0|always2~6_combout  = ( \spi0|state_reg.UNLOAD_DATA~q  & ( \spi0|state_reg.IDLE~q  ) ) # ( !\spi0|state_reg.UNLOAD_DATA~q  & ( (!\spi0|state_reg.IDLE~q  & (((\spi_enable~q  & \start_transfer~q )) # (\spi0|state_reg.UNLOAD_LAST_BIT~q ))) ) )

	.dataa(!\spi_enable~q ),
	.datab(!\start_transfer~q ),
	.datac(!\spi0|state_reg.UNLOAD_LAST_BIT~q ),
	.datad(!\spi0|state_reg.IDLE~q ),
	.datae(gnd),
	.dataf(!\spi0|state_reg.UNLOAD_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|always2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|always2~6 .extended_lut = "off";
defparam \spi0|always2~6 .lut_mask = 64'h1F001F0000FF00FF;
defparam \spi0|always2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y56_N30
cyclonev_lcell_comb \spi0|Selector1~2 (
// Equation(s):
// \spi0|Selector1~2_combout  = ( \start_transfer~q  & ( (\spi_enable~q  & !\spi0|state_reg.IDLE~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spi_enable~q ),
	.datad(!\spi0|state_reg.IDLE~q ),
	.datae(gnd),
	.dataf(!\start_transfer~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Selector1~2 .extended_lut = "off";
defparam \spi0|Selector1~2 .lut_mask = 64'h000000000F000F00;
defparam \spi0|Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y56_N54
cyclonev_lcell_comb \spi0|Add1~2 (
// Equation(s):
// \spi0|Add1~2_combout  = ( \spi0|t [0] & ( !\spi0|t [1] ) ) # ( !\spi0|t [0] & ( \spi0|t [1] ) )

	.dataa(gnd),
	.datab(!\spi0|t [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\spi0|t [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Add1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Add1~2 .extended_lut = "off";
defparam \spi0|Add1~2 .lut_mask = 64'h3333CCCC3333CCCC;
defparam \spi0|Add1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y56_N39
cyclonev_lcell_comb \spi0|t~2 (
// Equation(s):
// \spi0|t~2_combout  = ( \spi0|Add1~2_combout  & ( \spi0|Selector5~2_combout  & ( (\spi0|Selector5~0_combout  & (\spi0|state_reg.LOWER_BYTE_TRANSFER~q  & (!\spi0|always2~6_combout  & \spi0|WideOr0~0_combout ))) ) ) ) # ( \spi0|Add1~2_combout  & ( 
// !\spi0|Selector5~2_combout  & ( (\spi0|Selector5~0_combout  & (!\spi0|state_reg.LOWER_BYTE_TRANSFER~q  & (!\spi0|always2~6_combout  & \spi0|WideOr0~0_combout ))) ) ) )

	.dataa(!\spi0|Selector5~0_combout ),
	.datab(!\spi0|state_reg.LOWER_BYTE_TRANSFER~q ),
	.datac(!\spi0|always2~6_combout ),
	.datad(!\spi0|WideOr0~0_combout ),
	.datae(!\spi0|Add1~2_combout ),
	.dataf(!\spi0|Selector5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|t~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|t~2 .extended_lut = "off";
defparam \spi0|t~2 .lut_mask = 64'h0000004000000010;
defparam \spi0|t~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y56_N41
dffeas \spi0|t[1] (
	.clk(\spi0|spi_clk~q ),
	.d(\spi0|t~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|t [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|t[1] .is_wysiwyg = "true";
defparam \spi0|t[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y56_N48
cyclonev_lcell_comb \spi0|Add1~1 (
// Equation(s):
// \spi0|Add1~1_combout  = ( \spi0|t [2] & ( !\spi0|t [3] $ (((!\spi0|t [0]) # (!\spi0|t [1]))) ) ) # ( !\spi0|t [2] & ( \spi0|t [3] ) )

	.dataa(!\spi0|t [0]),
	.datab(!\spi0|t [3]),
	.datac(!\spi0|t [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi0|t [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Add1~1 .extended_lut = "off";
defparam \spi0|Add1~1 .lut_mask = 64'h3333333336363636;
defparam \spi0|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y56_N15
cyclonev_lcell_comb \spi0|t~1 (
// Equation(s):
// \spi0|t~1_combout  = ( \spi0|Add1~1_combout  & ( \spi0|WideOr0~0_combout  & ( (\spi0|Selector5~0_combout  & (!\spi0|always2~6_combout  & (!\spi0|state_reg.LOWER_BYTE_TRANSFER~q  $ (\spi0|Selector5~2_combout )))) ) ) )

	.dataa(!\spi0|Selector5~0_combout ),
	.datab(!\spi0|state_reg.LOWER_BYTE_TRANSFER~q ),
	.datac(!\spi0|Selector5~2_combout ),
	.datad(!\spi0|always2~6_combout ),
	.datae(!\spi0|Add1~1_combout ),
	.dataf(!\spi0|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|t~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|t~1 .extended_lut = "off";
defparam \spi0|t~1 .lut_mask = 64'h0000000000004100;
defparam \spi0|t~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y56_N17
dffeas \spi0|t[3] (
	.clk(\spi0|spi_clk~q ),
	.d(\spi0|t~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|t [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|t[3] .is_wysiwyg = "true";
defparam \spi0|t[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y56_N21
cyclonev_lcell_comb \spi0|Equal1~0 (
// Equation(s):
// \spi0|Equal1~0_combout  = ( \spi0|t [1] & ( (!\spi0|t [3] & !\spi0|t [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spi0|t [3]),
	.datad(!\spi0|t [0]),
	.datae(gnd),
	.dataf(!\spi0|t [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Equal1~0 .extended_lut = "off";
defparam \spi0|Equal1~0 .lut_mask = 64'h00000000F000F000;
defparam \spi0|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y56_N27
cyclonev_lcell_comb \spi0|WideOr0~0 (
// Equation(s):
// \spi0|WideOr0~0_combout  = ( \spi0|Equal1~0_combout  & ( \spi0|Selector4~0_combout  & ( (!\spi0|state_reg.LOAD~q  & (!\spi0|Selector1~2_combout  & ((!\spi0|t [2]) # (!\spi0|state_reg.UPPER_BYTE_TRANSFER~q )))) # (\spi0|state_reg.LOAD~q  & (\spi0|t [2] & 
// ((!\spi0|state_reg.UPPER_BYTE_TRANSFER~q )))) ) ) ) # ( !\spi0|Equal1~0_combout  & ( \spi0|Selector4~0_combout  & ( (!\spi0|Selector1~2_combout ) # (\spi0|state_reg.LOAD~q ) ) ) ) # ( \spi0|Equal1~0_combout  & ( !\spi0|Selector4~0_combout  & ( 
// (!\spi0|state_reg.LOAD~q  & !\spi0|state_reg.UPPER_BYTE_TRANSFER~q ) ) ) ) # ( !\spi0|Equal1~0_combout  & ( !\spi0|Selector4~0_combout  & ( (!\spi0|state_reg.LOAD~q  & !\spi0|state_reg.UPPER_BYTE_TRANSFER~q ) ) ) )

	.dataa(!\spi0|state_reg.LOAD~q ),
	.datab(!\spi0|t [2]),
	.datac(!\spi0|Selector1~2_combout ),
	.datad(!\spi0|state_reg.UPPER_BYTE_TRANSFER~q ),
	.datae(!\spi0|Equal1~0_combout ),
	.dataf(!\spi0|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|WideOr0~0 .extended_lut = "off";
defparam \spi0|WideOr0~0 .lut_mask = 64'hAA00AA00F5F5B180;
defparam \spi0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y56_N9
cyclonev_lcell_comb \spi0|Add1~0 (
// Equation(s):
// \spi0|Add1~0_combout  = ( \spi0|t [0] & ( !\spi0|t [1] $ (!\spi0|t [2]) ) ) # ( !\spi0|t [0] & ( \spi0|t [2] ) )

	.dataa(!\spi0|t [1]),
	.datab(!\spi0|t [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi0|t [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Add1~0 .extended_lut = "off";
defparam \spi0|Add1~0 .lut_mask = 64'h3333333366666666;
defparam \spi0|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y56_N12
cyclonev_lcell_comb \spi0|t~0 (
// Equation(s):
// \spi0|t~0_combout  = ( \spi0|WideOr0~0_combout  & ( \spi0|Add1~0_combout  & ( (\spi0|Selector5~0_combout  & (!\spi0|always2~6_combout  & (!\spi0|state_reg.LOWER_BYTE_TRANSFER~q  $ (\spi0|Selector5~2_combout )))) ) ) )

	.dataa(!\spi0|Selector5~0_combout ),
	.datab(!\spi0|state_reg.LOWER_BYTE_TRANSFER~q ),
	.datac(!\spi0|always2~6_combout ),
	.datad(!\spi0|Selector5~2_combout ),
	.datae(!\spi0|WideOr0~0_combout ),
	.dataf(!\spi0|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|t~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|t~0 .extended_lut = "off";
defparam \spi0|t~0 .lut_mask = 64'h0000000000004010;
defparam \spi0|t~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y56_N14
dffeas \spi0|t[2] (
	.clk(\spi0|spi_clk~q ),
	.d(\spi0|t~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|t [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|t[2] .is_wysiwyg = "true";
defparam \spi0|t[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y56_N21
cyclonev_lcell_comb \spi0|Selector4~1 (
// Equation(s):
// \spi0|Selector4~1_combout  = ( \spi0|Selector4~0_combout  & ( \spi0|Equal1~0_combout  & ( (!\spi0|t [2] & ((\spi0|state_reg.LOAD~q ) # (\spi0|state_reg.UPPER_BYTE_TRANSFER~q ))) ) ) ) # ( \spi0|Selector4~0_combout  & ( !\spi0|Equal1~0_combout  & ( 
// \spi0|state_reg.UPPER_BYTE_TRANSFER~q  ) ) )

	.dataa(!\spi0|state_reg.UPPER_BYTE_TRANSFER~q ),
	.datab(!\spi0|state_reg.LOAD~q ),
	.datac(gnd),
	.datad(!\spi0|t [2]),
	.datae(!\spi0|Selector4~0_combout ),
	.dataf(!\spi0|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Selector4~1 .extended_lut = "off";
defparam \spi0|Selector4~1 .lut_mask = 64'h0000555500007700;
defparam \spi0|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y56_N26
dffeas \spi0|state_reg.UPPER_BYTE_TRANSFER (
	.clk(\spi0|spi_clk~q ),
	.d(gnd),
	.asdata(\spi0|Selector4~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|state_reg.UPPER_BYTE_TRANSFER~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|state_reg.UPPER_BYTE_TRANSFER .is_wysiwyg = "true";
defparam \spi0|state_reg.UPPER_BYTE_TRANSFER .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y56_N51
cyclonev_lcell_comb \spi0|Selector1~0 (
// Equation(s):
// \spi0|Selector1~0_combout  = ( \spi0|state_reg.LOAD~q  & ( (((!\spi0|t [1]) # (\spi0|t [2])) # (\spi0|t [3])) # (\spi0|t [0]) ) )

	.dataa(!\spi0|t [0]),
	.datab(!\spi0|t [3]),
	.datac(!\spi0|t [2]),
	.datad(!\spi0|t [1]),
	.datae(gnd),
	.dataf(!\spi0|state_reg.LOAD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Selector1~0 .extended_lut = "off";
defparam \spi0|Selector1~0 .lut_mask = 64'h00000000FF7FFF7F;
defparam \spi0|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y56_N6
cyclonev_lcell_comb \spi0|Equal2~0 (
// Equation(s):
// \spi0|Equal2~0_combout  = ( !\spi0|t [3] & ( (\spi0|t [1] & (\spi0|t [2] & !\spi0|t [0])) ) )

	.dataa(!\spi0|t [1]),
	.datab(!\spi0|t [2]),
	.datac(gnd),
	.datad(!\spi0|t [0]),
	.datae(gnd),
	.dataf(!\spi0|t [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Equal2~0 .extended_lut = "off";
defparam \spi0|Equal2~0 .lut_mask = 64'h1100110000000000;
defparam \spi0|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y56_N54
cyclonev_lcell_comb \spi0|Selector5~1 (
// Equation(s):
// \spi0|Selector5~1_combout  = ( \start_transfer~q  & ( (!\spi0|state_reg.LOAD~q  & ((!\spi_enable~q ) # (\spi0|state_reg.IDLE~q ))) ) ) # ( !\start_transfer~q  & ( !\spi0|state_reg.LOAD~q  ) )

	.dataa(gnd),
	.datab(!\spi0|state_reg.IDLE~q ),
	.datac(!\spi_enable~q ),
	.datad(!\spi0|state_reg.LOAD~q ),
	.datae(gnd),
	.dataf(!\start_transfer~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Selector5~1 .extended_lut = "off";
defparam \spi0|Selector5~1 .lut_mask = 64'hFF00FF00F300F300;
defparam \spi0|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y56_N42
cyclonev_lcell_comb \spi0|Selector5~2 (
// Equation(s):
// \spi0|Selector5~2_combout  = ( \spi0|Selector5~1_combout  & ( \spi0|Selector4~0_combout  & ( (!\spi0|Equal2~0_combout  & ((\spi0|state_reg.LOWER_BYTE_TRANSFER~q ))) # (\spi0|Equal2~0_combout  & (\spi0|state_reg.UPPER_BYTE_TRANSFER~q )) ) ) ) # ( 
// !\spi0|Selector5~1_combout  & ( \spi0|Selector4~0_combout  & ( (!\spi0|Equal2~0_combout  & (((\spi0|state_reg.LOWER_BYTE_TRANSFER~q  & \spi0|Selector1~0_combout )))) # (\spi0|Equal2~0_combout  & (\spi0|state_reg.UPPER_BYTE_TRANSFER~q )) ) ) ) # ( 
// \spi0|Selector5~1_combout  & ( !\spi0|Selector4~0_combout  & ( (\spi0|state_reg.UPPER_BYTE_TRANSFER~q  & \spi0|Equal2~0_combout ) ) ) ) # ( !\spi0|Selector5~1_combout  & ( !\spi0|Selector4~0_combout  & ( (\spi0|state_reg.UPPER_BYTE_TRANSFER~q  & 
// \spi0|Equal2~0_combout ) ) ) )

	.dataa(!\spi0|state_reg.UPPER_BYTE_TRANSFER~q ),
	.datab(!\spi0|state_reg.LOWER_BYTE_TRANSFER~q ),
	.datac(!\spi0|Selector1~0_combout ),
	.datad(!\spi0|Equal2~0_combout ),
	.datae(!\spi0|Selector5~1_combout ),
	.dataf(!\spi0|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Selector5~2 .extended_lut = "off";
defparam \spi0|Selector5~2 .lut_mask = 64'h0055005503553355;
defparam \spi0|Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y56_N47
dffeas \spi0|state_reg.LOWER_BYTE_TRANSFER (
	.clk(\spi0|spi_clk~q ),
	.d(gnd),
	.asdata(\spi0|Selector5~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|state_reg.LOWER_BYTE_TRANSFER~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|state_reg.LOWER_BYTE_TRANSFER .is_wysiwyg = "true";
defparam \spi0|state_reg.LOWER_BYTE_TRANSFER .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y56_N3
cyclonev_lcell_comb \spi0|t~3 (
// Equation(s):
// \spi0|t~3_combout  = ( \spi0|WideOr0~0_combout  & ( \spi0|Selector5~2_combout  & ( (!\spi0|t [0] & (\spi0|state_reg.LOWER_BYTE_TRANSFER~q  & (\spi0|Selector5~0_combout  & !\spi0|always2~6_combout ))) ) ) ) # ( \spi0|WideOr0~0_combout  & ( 
// !\spi0|Selector5~2_combout  & ( (!\spi0|t [0] & (!\spi0|state_reg.LOWER_BYTE_TRANSFER~q  & (\spi0|Selector5~0_combout  & !\spi0|always2~6_combout ))) ) ) )

	.dataa(!\spi0|t [0]),
	.datab(!\spi0|state_reg.LOWER_BYTE_TRANSFER~q ),
	.datac(!\spi0|Selector5~0_combout ),
	.datad(!\spi0|always2~6_combout ),
	.datae(!\spi0|WideOr0~0_combout ),
	.dataf(!\spi0|Selector5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|t~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|t~3 .extended_lut = "off";
defparam \spi0|t~3 .lut_mask = 64'h0000080000000200;
defparam \spi0|t~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y56_N38
dffeas \spi0|t[0] (
	.clk(\spi0|spi_clk~q ),
	.d(gnd),
	.asdata(\spi0|t~3_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|t [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|t[0] .is_wysiwyg = "true";
defparam \spi0|t[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y56_N33
cyclonev_lcell_comb \spi0|Selector2~0 (
// Equation(s):
// \spi0|Selector2~0_combout  = ( \spi0|t [1] & ( (!\spi0|t [0] & (\spi0|t [2] & (!\spi0|t [3] & \spi0|state_reg.LOWER_BYTE_TRANSFER~q ))) ) )

	.dataa(!\spi0|t [0]),
	.datab(!\spi0|t [2]),
	.datac(!\spi0|t [3]),
	.datad(!\spi0|state_reg.LOWER_BYTE_TRANSFER~q ),
	.datae(gnd),
	.dataf(!\spi0|t [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Selector2~0 .extended_lut = "off";
defparam \spi0|Selector2~0 .lut_mask = 64'h0000000000200020;
defparam \spi0|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y56_N50
dffeas \spi0|state_reg.UNLOAD_LAST_BIT (
	.clk(\spi0|spi_clk~q ),
	.d(gnd),
	.asdata(\spi0|Selector2~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|state_reg.UNLOAD_LAST_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|state_reg.UNLOAD_LAST_BIT .is_wysiwyg = "true";
defparam \spi0|state_reg.UNLOAD_LAST_BIT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y56_N15
cyclonev_lcell_comb \spi0|Selector0~0 (
// Equation(s):
// \spi0|Selector0~0_combout  = ( \spi_enable~q  & ( \start_transfer~q  & ( !\spi0|state_reg.UNLOAD_DATA~q  ) ) ) # ( !\spi_enable~q  & ( \start_transfer~q  & ( (!\spi0|state_reg.UNLOAD_DATA~q  & ((\spi0|state_reg.UNLOAD_LAST_BIT~q ) # 
// (\spi0|state_reg.IDLE~q ))) ) ) ) # ( \spi_enable~q  & ( !\start_transfer~q  & ( (!\spi0|state_reg.UNLOAD_DATA~q  & ((\spi0|state_reg.UNLOAD_LAST_BIT~q ) # (\spi0|state_reg.IDLE~q ))) ) ) ) # ( !\spi_enable~q  & ( !\start_transfer~q  & ( 
// (!\spi0|state_reg.UNLOAD_DATA~q  & ((\spi0|state_reg.UNLOAD_LAST_BIT~q ) # (\spi0|state_reg.IDLE~q ))) ) ) )

	.dataa(!\spi0|state_reg.IDLE~q ),
	.datab(!\spi0|state_reg.UNLOAD_LAST_BIT~q ),
	.datac(gnd),
	.datad(!\spi0|state_reg.UNLOAD_DATA~q ),
	.datae(!\spi_enable~q ),
	.dataf(!\start_transfer~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Selector0~0 .extended_lut = "off";
defparam \spi0|Selector0~0 .lut_mask = 64'h770077007700FF00;
defparam \spi0|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y56_N59
dffeas \spi0|state_reg.IDLE (
	.clk(\spi0|spi_clk~q ),
	.d(gnd),
	.asdata(\spi0|Selector0~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|state_reg.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|state_reg.IDLE .is_wysiwyg = "true";
defparam \spi0|state_reg.IDLE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y56_N3
cyclonev_lcell_comb \spi0|Selector1~1 (
// Equation(s):
// \spi0|Selector1~1_combout  = ( \spi_enable~q  & ( \start_transfer~q  & ( (\spi0|Selector4~0_combout  & (((!\spi0|state_reg.IDLE~q  & !\spi0|state_reg.LOAD~q )) # (\spi0|Selector1~0_combout ))) ) ) ) # ( !\spi_enable~q  & ( \start_transfer~q  & ( 
// (\spi0|Selector4~0_combout  & \spi0|Selector1~0_combout ) ) ) ) # ( \spi_enable~q  & ( !\start_transfer~q  & ( (\spi0|Selector4~0_combout  & \spi0|Selector1~0_combout ) ) ) ) # ( !\spi_enable~q  & ( !\start_transfer~q  & ( (\spi0|Selector4~0_combout  & 
// \spi0|Selector1~0_combout ) ) ) )

	.dataa(!\spi0|state_reg.IDLE~q ),
	.datab(!\spi0|state_reg.LOAD~q ),
	.datac(!\spi0|Selector4~0_combout ),
	.datad(!\spi0|Selector1~0_combout ),
	.datae(!\spi_enable~q ),
	.dataf(!\start_transfer~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Selector1~1 .extended_lut = "off";
defparam \spi0|Selector1~1 .lut_mask = 64'h000F000F000F080F;
defparam \spi0|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y56_N56
dffeas \spi0|state_reg.LOAD (
	.clk(\spi0|spi_clk~q ),
	.d(gnd),
	.asdata(\spi0|Selector1~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|state_reg.LOAD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|state_reg.LOAD .is_wysiwyg = "true";
defparam \spi0|state_reg.LOAD .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y57_N54
cyclonev_lcell_comb \spi0|WideNor0 (
// Equation(s):
// \spi0|WideNor0~combout  = ( !\spi0|state_reg.LOWER_BYTE_TRANSFER~q  & ( (!\spi0|state_reg.LOAD~q  & !\spi0|state_reg.UPPER_BYTE_TRANSFER~q ) ) )

	.dataa(!\spi0|state_reg.LOAD~q ),
	.datab(!\spi0|state_reg.UPPER_BYTE_TRANSFER~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi0|state_reg.LOWER_BYTE_TRANSFER~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|WideNor0 .extended_lut = "off";
defparam \spi0|WideNor0 .lut_mask = 64'h8888888800000000;
defparam \spi0|WideNor0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y57_N56
dffeas \spi0|CS_w (
	.clk(\spi0|spi_clk~q ),
	.d(\spi0|WideNor0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|CS_w~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|CS_w .is_wysiwyg = "true";
defparam \spi0|CS_w .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y56_N45
cyclonev_lcell_comb \spi0|CS~0 (
// Equation(s):
// \spi0|CS~0_combout  = !\spi0|CS_w~q 

	.dataa(gnd),
	.datab(!\spi0|CS_w~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|CS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|CS~0 .extended_lut = "off";
defparam \spi0|CS~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \spi0|CS~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y56_N46
dffeas \spi0|CS~DUPLICATE (
	.clk(\spi0|spi_clk~q ),
	.d(\spi0|CS~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|CS~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|CS~DUPLICATE .is_wysiwyg = "true";
defparam \spi0|CS~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y56_N47
dffeas \spi0|CS (
	.clk(\spi0|spi_clk~q ),
	.d(\spi0|CS~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|CS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|CS .is_wysiwyg = "true";
defparam \spi0|CS .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y56_N48
cyclonev_lcell_comb \spi0|SCLK~0 (
// Equation(s):
// \spi0|SCLK~0_combout  = ( !\spi0|state_reg.LOAD~q  & ( \spi0|spi_clk~q  & ( \spi0|CS~q  ) ) )

	.dataa(gnd),
	.datab(!\spi0|CS~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\spi0|state_reg.LOAD~q ),
	.dataf(!\spi0|spi_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|SCLK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|SCLK~0 .extended_lut = "off";
defparam \spi0|SCLK~0 .lut_mask = 64'h0000000033330000;
defparam \spi0|SCLK~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y56_N25
dffeas \spi0|state_reg.UPPER_BYTE_TRANSFER~DUPLICATE (
	.clk(\spi0|spi_clk~q ),
	.d(gnd),
	.asdata(\spi0|Selector4~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|state_reg.UPPER_BYTE_TRANSFER~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|state_reg.UPPER_BYTE_TRANSFER~DUPLICATE .is_wysiwyg = "true";
defparam \spi0|state_reg.UPPER_BYTE_TRANSFER~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y56_N30
cyclonev_lcell_comb \tx_data_byte~0 (
// Equation(s):
// \tx_data_byte~0_combout  = ( tx_data_byte[1] & ( \KEY[3]~input_o  & ( (\KEY[1]~input_o  & \KEY[2]~input_o ) ) ) ) # ( tx_data_byte[1] & ( !\KEY[3]~input_o  & ( (\KEY[1]~input_o  & \KEY[2]~input_o ) ) ) ) # ( !tx_data_byte[1] & ( !\KEY[3]~input_o  & ( 
// (\KEY[1]~input_o  & \KEY[2]~input_o ) ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(!\KEY[2]~input_o ),
	.datad(gnd),
	.datae(!tx_data_byte[1]),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_data_byte~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_data_byte~0 .extended_lut = "off";
defparam \tx_data_byte~0 .lut_mask = 64'h0505050500000505;
defparam \tx_data_byte~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y56_N32
dffeas \tx_data_byte[1] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\tx_data_byte~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tx_data_byte[1]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_data_byte[1] .is_wysiwyg = "true";
defparam \tx_data_byte[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y56_N54
cyclonev_lcell_comb \spi0|Selector20~0 (
// Equation(s):
// \spi0|Selector20~0_combout  = ( tx_data_byte[1] & ( \spi0|state_reg.LOAD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spi0|state_reg.LOAD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!tx_data_byte[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Selector20~0 .extended_lut = "off";
defparam \spi0|Selector20~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \spi0|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y56_N56
dffeas \spi0|tx_shift_reg[1] (
	.clk(!\spi0|spi_clk~q ),
	.d(\spi0|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|tx_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|tx_shift_reg[1] .is_wysiwyg = "true";
defparam \spi0|tx_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y56_N39
cyclonev_lcell_comb \spi0|Selector19~0 (
// Equation(s):
// \spi0|Selector19~0_combout  = ( \spi0|tx_shift_reg [1] & ( ((\spi0|state_reg.UPPER_BYTE_TRANSFER~q ) # (\spi0|state_reg.UNLOAD_LAST_BIT~q )) # (\spi0|state_reg.LOWER_BYTE_TRANSFER~q ) ) )

	.dataa(!\spi0|state_reg.LOWER_BYTE_TRANSFER~q ),
	.datab(gnd),
	.datac(!\spi0|state_reg.UNLOAD_LAST_BIT~q ),
	.datad(!\spi0|state_reg.UPPER_BYTE_TRANSFER~q ),
	.datae(gnd),
	.dataf(!\spi0|tx_shift_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Selector19~0 .extended_lut = "off";
defparam \spi0|Selector19~0 .lut_mask = 64'h000000005FFF5FFF;
defparam \spi0|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y56_N40
dffeas \spi0|tx_shift_reg[2] (
	.clk(!\spi0|spi_clk~q ),
	.d(\spi0|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|tx_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|tx_shift_reg[2] .is_wysiwyg = "true";
defparam \spi0|tx_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y56_N3
cyclonev_lcell_comb \spi0|Selector18~0 (
// Equation(s):
// \spi0|Selector18~0_combout  = ( \spi0|tx_shift_reg [2] & ( ((\spi0|state_reg.LOWER_BYTE_TRANSFER~q ) # (\spi0|state_reg.UNLOAD_LAST_BIT~q )) # (\spi0|state_reg.UPPER_BYTE_TRANSFER~DUPLICATE_q ) ) )

	.dataa(!\spi0|state_reg.UPPER_BYTE_TRANSFER~DUPLICATE_q ),
	.datab(!\spi0|state_reg.UNLOAD_LAST_BIT~q ),
	.datac(!\spi0|state_reg.LOWER_BYTE_TRANSFER~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi0|tx_shift_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Selector18~0 .extended_lut = "off";
defparam \spi0|Selector18~0 .lut_mask = 64'h000000007F7F7F7F;
defparam \spi0|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y56_N5
dffeas \spi0|tx_shift_reg[3] (
	.clk(!\spi0|spi_clk~q ),
	.d(\spi0|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|tx_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|tx_shift_reg[3] .is_wysiwyg = "true";
defparam \spi0|tx_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y56_N15
cyclonev_lcell_comb \spi0|Selector17~0 (
// Equation(s):
// \spi0|Selector17~0_combout  = ( \spi0|tx_shift_reg [3] & ( ((\spi0|state_reg.UNLOAD_LAST_BIT~q ) # (\spi0|state_reg.LOWER_BYTE_TRANSFER~q )) # (\spi0|state_reg.UPPER_BYTE_TRANSFER~DUPLICATE_q ) ) )

	.dataa(!\spi0|state_reg.UPPER_BYTE_TRANSFER~DUPLICATE_q ),
	.datab(!\spi0|state_reg.LOWER_BYTE_TRANSFER~q ),
	.datac(!\spi0|state_reg.UNLOAD_LAST_BIT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi0|tx_shift_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Selector17~0 .extended_lut = "off";
defparam \spi0|Selector17~0 .lut_mask = 64'h000000007F7F7F7F;
defparam \spi0|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y56_N16
dffeas \spi0|tx_shift_reg[4] (
	.clk(!\spi0|spi_clk~q ),
	.d(\spi0|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|tx_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|tx_shift_reg[4] .is_wysiwyg = "true";
defparam \spi0|tx_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y56_N9
cyclonev_lcell_comb \spi0|Selector16~0 (
// Equation(s):
// \spi0|Selector16~0_combout  = ( \spi0|tx_shift_reg [4] & ( ((\spi0|state_reg.UPPER_BYTE_TRANSFER~q ) # (\spi0|state_reg.UNLOAD_LAST_BIT~q )) # (\spi0|state_reg.LOWER_BYTE_TRANSFER~q ) ) )

	.dataa(!\spi0|state_reg.LOWER_BYTE_TRANSFER~q ),
	.datab(gnd),
	.datac(!\spi0|state_reg.UNLOAD_LAST_BIT~q ),
	.datad(!\spi0|state_reg.UPPER_BYTE_TRANSFER~q ),
	.datae(gnd),
	.dataf(!\spi0|tx_shift_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Selector16~0 .extended_lut = "off";
defparam \spi0|Selector16~0 .lut_mask = 64'h000000005FFF5FFF;
defparam \spi0|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y56_N11
dffeas \spi0|tx_shift_reg[5] (
	.clk(!\spi0|spi_clk~q ),
	.d(\spi0|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|tx_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|tx_shift_reg[5] .is_wysiwyg = "true";
defparam \spi0|tx_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y56_N36
cyclonev_lcell_comb \spi0|Selector15~0 (
// Equation(s):
// \spi0|Selector15~0_combout  = ( \spi0|tx_shift_reg [5] & ( ((\spi0|state_reg.UPPER_BYTE_TRANSFER~DUPLICATE_q ) # (\spi0|state_reg.UNLOAD_LAST_BIT~q )) # (\spi0|state_reg.LOWER_BYTE_TRANSFER~q ) ) )

	.dataa(!\spi0|state_reg.LOWER_BYTE_TRANSFER~q ),
	.datab(!\spi0|state_reg.UNLOAD_LAST_BIT~q ),
	.datac(!\spi0|state_reg.UPPER_BYTE_TRANSFER~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi0|tx_shift_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Selector15~0 .extended_lut = "off";
defparam \spi0|Selector15~0 .lut_mask = 64'h000000007F7F7F7F;
defparam \spi0|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y56_N38
dffeas \spi0|tx_shift_reg[6] (
	.clk(!\spi0|spi_clk~q ),
	.d(\spi0|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|tx_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|tx_shift_reg[6] .is_wysiwyg = "true";
defparam \spi0|tx_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y56_N51
cyclonev_lcell_comb \spi0|Selector14~0 (
// Equation(s):
// \spi0|Selector14~0_combout  = ( \spi0|tx_shift_reg [6] & ( ((\spi0|state_reg.UPPER_BYTE_TRANSFER~q ) # (\spi0|state_reg.UNLOAD_LAST_BIT~q )) # (\spi0|state_reg.LOWER_BYTE_TRANSFER~q ) ) )

	.dataa(!\spi0|state_reg.LOWER_BYTE_TRANSFER~q ),
	.datab(gnd),
	.datac(!\spi0|state_reg.UNLOAD_LAST_BIT~q ),
	.datad(!\spi0|state_reg.UPPER_BYTE_TRANSFER~q ),
	.datae(gnd),
	.dataf(!\spi0|tx_shift_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Selector14~0 .extended_lut = "off";
defparam \spi0|Selector14~0 .lut_mask = 64'h000000005FFF5FFF;
defparam \spi0|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y56_N52
dffeas \spi0|tx_shift_reg[7] (
	.clk(!\spi0|spi_clk~q ),
	.d(\spi0|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|tx_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|tx_shift_reg[7] .is_wysiwyg = "true";
defparam \spi0|tx_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y56_N42
cyclonev_lcell_comb \tx_addr_byte[0]~feeder (
// Equation(s):
// \tx_addr_byte[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_addr_byte[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_addr_byte[0]~feeder .extended_lut = "off";
defparam \tx_addr_byte[0]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \tx_addr_byte[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y56_N44
dffeas \tx_addr_byte[0] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\tx_addr_byte[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tx_addr_byte[0]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_addr_byte[0] .is_wysiwyg = "true";
defparam \tx_addr_byte[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y56_N21
cyclonev_lcell_comb \spi0|Selector13~0 (
// Equation(s):
// \spi0|Selector13~0_combout  = ( \spi0|tx_shift_reg [7] & ( tx_addr_byte[0] & ( (((\spi0|state_reg.LOWER_BYTE_TRANSFER~q ) # (\spi0|state_reg.UNLOAD_LAST_BIT~q )) # (\spi0|state_reg.LOAD~q )) # (\spi0|state_reg.UPPER_BYTE_TRANSFER~DUPLICATE_q ) ) ) ) # ( 
// !\spi0|tx_shift_reg [7] & ( tx_addr_byte[0] & ( \spi0|state_reg.LOAD~q  ) ) ) # ( \spi0|tx_shift_reg [7] & ( !tx_addr_byte[0] & ( ((\spi0|state_reg.LOWER_BYTE_TRANSFER~q ) # (\spi0|state_reg.UNLOAD_LAST_BIT~q )) # 
// (\spi0|state_reg.UPPER_BYTE_TRANSFER~DUPLICATE_q ) ) ) )

	.dataa(!\spi0|state_reg.UPPER_BYTE_TRANSFER~DUPLICATE_q ),
	.datab(!\spi0|state_reg.LOAD~q ),
	.datac(!\spi0|state_reg.UNLOAD_LAST_BIT~q ),
	.datad(!\spi0|state_reg.LOWER_BYTE_TRANSFER~q ),
	.datae(!\spi0|tx_shift_reg [7]),
	.dataf(!tx_addr_byte[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Selector13~0 .extended_lut = "off";
defparam \spi0|Selector13~0 .lut_mask = 64'h00005FFF33337FFF;
defparam \spi0|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y56_N22
dffeas \spi0|tx_shift_reg[8] (
	.clk(!\spi0|spi_clk~q ),
	.d(\spi0|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|tx_shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|tx_shift_reg[8] .is_wysiwyg = "true";
defparam \spi0|tx_shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y56_N57
cyclonev_lcell_comb \spi0|Selector12~0 (
// Equation(s):
// \spi0|Selector12~0_combout  = ( \spi0|tx_shift_reg [8] & ( ((\spi0|state_reg.LOWER_BYTE_TRANSFER~q ) # (\spi0|state_reg.UNLOAD_LAST_BIT~q )) # (\spi0|state_reg.UPPER_BYTE_TRANSFER~DUPLICATE_q ) ) )

	.dataa(!\spi0|state_reg.UPPER_BYTE_TRANSFER~DUPLICATE_q ),
	.datab(!\spi0|state_reg.UNLOAD_LAST_BIT~q ),
	.datac(!\spi0|state_reg.LOWER_BYTE_TRANSFER~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi0|tx_shift_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Selector12~0 .extended_lut = "off";
defparam \spi0|Selector12~0 .lut_mask = 64'h000000007F7F7F7F;
defparam \spi0|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y56_N59
dffeas \spi0|tx_shift_reg[9] (
	.clk(!\spi0|spi_clk~q ),
	.d(\spi0|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|tx_shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|tx_shift_reg[9] .is_wysiwyg = "true";
defparam \spi0|tx_shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y56_N0
cyclonev_lcell_comb \spi0|Selector11~0 (
// Equation(s):
// \spi0|Selector11~0_combout  = ( \spi0|tx_shift_reg [9] & ( ((\spi0|state_reg.LOWER_BYTE_TRANSFER~q ) # (\spi0|state_reg.UNLOAD_LAST_BIT~q )) # (\spi0|state_reg.UPPER_BYTE_TRANSFER~DUPLICATE_q ) ) )

	.dataa(!\spi0|state_reg.UPPER_BYTE_TRANSFER~DUPLICATE_q ),
	.datab(!\spi0|state_reg.UNLOAD_LAST_BIT~q ),
	.datac(!\spi0|state_reg.LOWER_BYTE_TRANSFER~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi0|tx_shift_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Selector11~0 .extended_lut = "off";
defparam \spi0|Selector11~0 .lut_mask = 64'h000000007F7F7F7F;
defparam \spi0|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y56_N1
dffeas \spi0|tx_shift_reg[10] (
	.clk(!\spi0|spi_clk~q ),
	.d(\spi0|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|tx_shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|tx_shift_reg[10] .is_wysiwyg = "true";
defparam \spi0|tx_shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y56_N6
cyclonev_lcell_comb \spi0|Selector10~0 (
// Equation(s):
// \spi0|Selector10~0_combout  = ( \spi0|tx_shift_reg [10] & ( ((\spi0|state_reg.UPPER_BYTE_TRANSFER~DUPLICATE_q ) # (\spi0|state_reg.UNLOAD_LAST_BIT~q )) # (\spi0|state_reg.LOWER_BYTE_TRANSFER~q ) ) )

	.dataa(!\spi0|state_reg.LOWER_BYTE_TRANSFER~q ),
	.datab(!\spi0|state_reg.UNLOAD_LAST_BIT~q ),
	.datac(!\spi0|state_reg.UPPER_BYTE_TRANSFER~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi0|tx_shift_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Selector10~0 .extended_lut = "off";
defparam \spi0|Selector10~0 .lut_mask = 64'h000000007F7F7F7F;
defparam \spi0|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y56_N7
dffeas \spi0|tx_shift_reg[11] (
	.clk(!\spi0|spi_clk~q ),
	.d(\spi0|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|tx_shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|tx_shift_reg[11] .is_wysiwyg = "true";
defparam \spi0|tx_shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y56_N48
cyclonev_lcell_comb \spi0|Selector9~0 (
// Equation(s):
// \spi0|Selector9~0_combout  = ( \spi0|tx_shift_reg [11] & ( ((\spi0|state_reg.UPPER_BYTE_TRANSFER~DUPLICATE_q ) # (\spi0|state_reg.UNLOAD_LAST_BIT~q )) # (\spi0|state_reg.LOWER_BYTE_TRANSFER~q ) ) )

	.dataa(!\spi0|state_reg.LOWER_BYTE_TRANSFER~q ),
	.datab(!\spi0|state_reg.UNLOAD_LAST_BIT~q ),
	.datac(!\spi0|state_reg.UPPER_BYTE_TRANSFER~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi0|tx_shift_reg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Selector9~0 .extended_lut = "off";
defparam \spi0|Selector9~0 .lut_mask = 64'h000000007F7F7F7F;
defparam \spi0|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y56_N50
dffeas \spi0|tx_shift_reg[12] (
	.clk(!\spi0|spi_clk~q ),
	.d(\spi0|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|tx_shift_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|tx_shift_reg[12] .is_wysiwyg = "true";
defparam \spi0|tx_shift_reg[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y56_N27
cyclonev_lcell_comb \spi0|Selector8~0 (
// Equation(s):
// \spi0|Selector8~0_combout  = ( \spi0|tx_shift_reg [12] & ( ((\spi0|state_reg.UNLOAD_LAST_BIT~q ) # (\spi0|state_reg.UPPER_BYTE_TRANSFER~DUPLICATE_q )) # (\spi0|state_reg.LOWER_BYTE_TRANSFER~q ) ) )

	.dataa(!\spi0|state_reg.LOWER_BYTE_TRANSFER~q ),
	.datab(!\spi0|state_reg.UPPER_BYTE_TRANSFER~DUPLICATE_q ),
	.datac(!\spi0|state_reg.UNLOAD_LAST_BIT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi0|tx_shift_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Selector8~0 .extended_lut = "off";
defparam \spi0|Selector8~0 .lut_mask = 64'h000000007F7F7F7F;
defparam \spi0|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y56_N29
dffeas \spi0|tx_shift_reg[13] (
	.clk(!\spi0|spi_clk~q ),
	.d(\spi0|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|tx_shift_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|tx_shift_reg[13] .is_wysiwyg = "true";
defparam \spi0|tx_shift_reg[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y56_N33
cyclonev_lcell_comb \spi0|Selector7~0 (
// Equation(s):
// \spi0|Selector7~0_combout  = ( \spi0|tx_shift_reg [13] & ( ((\spi0|state_reg.UNLOAD_LAST_BIT~q ) # (\spi0|state_reg.UPPER_BYTE_TRANSFER~DUPLICATE_q )) # (\spi0|state_reg.LOWER_BYTE_TRANSFER~q ) ) )

	.dataa(!\spi0|state_reg.LOWER_BYTE_TRANSFER~q ),
	.datab(!\spi0|state_reg.UPPER_BYTE_TRANSFER~DUPLICATE_q ),
	.datac(!\spi0|state_reg.UNLOAD_LAST_BIT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi0|tx_shift_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Selector7~0 .extended_lut = "off";
defparam \spi0|Selector7~0 .lut_mask = 64'h000000007F7F7F7F;
defparam \spi0|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y56_N34
dffeas \spi0|tx_shift_reg[14] (
	.clk(!\spi0|spi_clk~q ),
	.d(\spi0|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|tx_shift_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|tx_shift_reg[14] .is_wysiwyg = "true";
defparam \spi0|tx_shift_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y56_N24
cyclonev_lcell_comb \tx_addr_byte[7]~0 (
// Equation(s):
// \tx_addr_byte[7]~0_combout  = ( !\KEY[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_addr_byte[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_addr_byte[7]~0 .extended_lut = "off";
defparam \tx_addr_byte[7]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \tx_addr_byte[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y56_N26
dffeas \tx_addr_byte[7] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\tx_addr_byte[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tx_addr_byte[7]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_addr_byte[7] .is_wysiwyg = "true";
defparam \tx_addr_byte[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y56_N18
cyclonev_lcell_comb \spi0|Selector6~0 (
// Equation(s):
// \spi0|Selector6~0_combout  = ( \spi0|tx_shift_reg [14] & ( tx_addr_byte[7] & ( (((\spi0|state_reg.UNLOAD_LAST_BIT~q ) # (\spi0|state_reg.LOWER_BYTE_TRANSFER~q )) # (\spi0|state_reg.LOAD~q )) # (\spi0|state_reg.UPPER_BYTE_TRANSFER~DUPLICATE_q ) ) ) ) # ( 
// !\spi0|tx_shift_reg [14] & ( tx_addr_byte[7] & ( \spi0|state_reg.LOAD~q  ) ) ) # ( \spi0|tx_shift_reg [14] & ( !tx_addr_byte[7] & ( ((\spi0|state_reg.UNLOAD_LAST_BIT~q ) # (\spi0|state_reg.LOWER_BYTE_TRANSFER~q )) # 
// (\spi0|state_reg.UPPER_BYTE_TRANSFER~DUPLICATE_q ) ) ) )

	.dataa(!\spi0|state_reg.UPPER_BYTE_TRANSFER~DUPLICATE_q ),
	.datab(!\spi0|state_reg.LOAD~q ),
	.datac(!\spi0|state_reg.LOWER_BYTE_TRANSFER~q ),
	.datad(!\spi0|state_reg.UNLOAD_LAST_BIT~q ),
	.datae(!\spi0|tx_shift_reg [14]),
	.dataf(!tx_addr_byte[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Selector6~0 .extended_lut = "off";
defparam \spi0|Selector6~0 .lut_mask = 64'h00005FFF33337FFF;
defparam \spi0|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y56_N19
dffeas \spi0|tx_shift_reg[15] (
	.clk(!\spi0|spi_clk~q ),
	.d(\spi0|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|tx_shift_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|tx_shift_reg[15] .is_wysiwyg = "true";
defparam \spi0|tx_shift_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N12
cyclonev_lcell_comb \half_clk~enfeeder (
// Equation(s):
// \half_clk~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\half_clk~enfeeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \half_clk~enfeeder .extended_lut = "off";
defparam \half_clk~enfeeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \half_clk~enfeeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y10_N13
dffeas \half_clk~en (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\half_clk~enfeeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\half_clk~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \half_clk~en .is_wysiwyg = "true";
defparam \half_clk~en .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y60_N0
cyclonev_lcell_comb \count1[0]~0 (
// Equation(s):
// \count1[0]~0_combout  = ( !count1[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!count1[0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\count1[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count1[0]~0 .extended_lut = "off";
defparam \count1[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \count1[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y60_N2
dffeas \count1[0] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\count1[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count1[0]),
	.prn(vcc));
// synopsys translate_off
defparam \count1[0] .is_wysiwyg = "true";
defparam \count1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y60_N30
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( count1[0] ) + ( count1[1] ) + ( !VCC ))
// \Add0~90  = CARRY(( count1[0] ) + ( count1[1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!count1[1]),
	.datad(!count1[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y60_N21
cyclonev_lcell_comb \count1[1]~feeder (
// Equation(s):
// \count1[1]~feeder_combout  = \Add0~89_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\count1[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count1[1]~feeder .extended_lut = "off";
defparam \count1[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \count1[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y60_N23
dffeas \count1[1] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\count1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count1[1]),
	.prn(vcc));
// synopsys translate_off
defparam \count1[1] .is_wysiwyg = "true";
defparam \count1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y60_N33
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( count1[2] ) + ( GND ) + ( \Add0~90  ))
// \Add0~86  = CARRY(( count1[2] ) + ( GND ) + ( \Add0~90  ))

	.dataa(!count1[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y60_N35
dffeas \count1[2] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count1[2]),
	.prn(vcc));
// synopsys translate_off
defparam \count1[2] .is_wysiwyg = "true";
defparam \count1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y60_N36
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( count1[3] ) + ( GND ) + ( \Add0~86  ))
// \Add0~82  = CARRY(( count1[3] ) + ( GND ) + ( \Add0~86  ))

	.dataa(!count1[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y60_N38
dffeas \count1[3] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count1[3]),
	.prn(vcc));
// synopsys translate_off
defparam \count1[3] .is_wysiwyg = "true";
defparam \count1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y60_N39
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( count1[4] ) + ( GND ) + ( \Add0~82  ))
// \Add0~78  = CARRY(( count1[4] ) + ( GND ) + ( \Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count1[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y60_N40
dffeas \count1[4] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count1[4]),
	.prn(vcc));
// synopsys translate_off
defparam \count1[4] .is_wysiwyg = "true";
defparam \count1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y60_N42
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( count1[5] ) + ( GND ) + ( \Add0~78  ))
// \Add0~74  = CARRY(( count1[5] ) + ( GND ) + ( \Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count1[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y60_N43
dffeas \count1[5] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count1[5]),
	.prn(vcc));
// synopsys translate_off
defparam \count1[5] .is_wysiwyg = "true";
defparam \count1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y60_N45
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( count1[6] ) + ( GND ) + ( \Add0~74  ))
// \Add0~70  = CARRY(( count1[6] ) + ( GND ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(!count1[6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y60_N47
dffeas \count1[6] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count1[6]),
	.prn(vcc));
// synopsys translate_off
defparam \count1[6] .is_wysiwyg = "true";
defparam \count1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y60_N48
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( count1[7] ) + ( GND ) + ( \Add0~70  ))
// \Add0~66  = CARRY(( count1[7] ) + ( GND ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count1[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y60_N49
dffeas \count1[7] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count1[7]),
	.prn(vcc));
// synopsys translate_off
defparam \count1[7] .is_wysiwyg = "true";
defparam \count1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y60_N51
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( count1[8] ) + ( GND ) + ( \Add0~66  ))
// \Add0~62  = CARRY(( count1[8] ) + ( GND ) + ( \Add0~66  ))

	.dataa(!count1[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y60_N53
dffeas \count1[8] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count1[8]),
	.prn(vcc));
// synopsys translate_off
defparam \count1[8] .is_wysiwyg = "true";
defparam \count1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y60_N54
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( count1[9] ) + ( GND ) + ( \Add0~62  ))
// \Add0~58  = CARRY(( count1[9] ) + ( GND ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count1[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y60_N55
dffeas \count1[9] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count1[9]),
	.prn(vcc));
// synopsys translate_off
defparam \count1[9] .is_wysiwyg = "true";
defparam \count1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y60_N57
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( count1[10] ) + ( GND ) + ( \Add0~58  ))
// \Add0~54  = CARRY(( count1[10] ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(!count1[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y60_N59
dffeas \count1[10] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count1[10]),
	.prn(vcc));
// synopsys translate_off
defparam \count1[10] .is_wysiwyg = "true";
defparam \count1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y59_N0
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( count1[11] ) + ( GND ) + ( \Add0~54  ))
// \Add0~50  = CARRY(( count1[11] ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!count1[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y59_N1
dffeas \count1[11] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count1[11]),
	.prn(vcc));
// synopsys translate_off
defparam \count1[11] .is_wysiwyg = "true";
defparam \count1[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y59_N3
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( count1[12] ) + ( GND ) + ( \Add0~50  ))
// \Add0~46  = CARRY(( count1[12] ) + ( GND ) + ( \Add0~50  ))

	.dataa(!count1[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y59_N5
dffeas \count1[12] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count1[12]),
	.prn(vcc));
// synopsys translate_off
defparam \count1[12] .is_wysiwyg = "true";
defparam \count1[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y59_N6
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( count1[13] ) + ( GND ) + ( \Add0~46  ))
// \Add0~42  = CARRY(( count1[13] ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(!count1[13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y59_N8
dffeas \count1[13] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count1[13]),
	.prn(vcc));
// synopsys translate_off
defparam \count1[13] .is_wysiwyg = "true";
defparam \count1[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y59_N9
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( count1[14] ) + ( GND ) + ( \Add0~42  ))
// \Add0~38  = CARRY(( count1[14] ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count1[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y59_N10
dffeas \count1[14] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count1[14]),
	.prn(vcc));
// synopsys translate_off
defparam \count1[14] .is_wysiwyg = "true";
defparam \count1[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y59_N12
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( count1[15] ) + ( GND ) + ( \Add0~38  ))
// \Add0~34  = CARRY(( count1[15] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(!count1[15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y59_N14
dffeas \count1[15] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count1[15]),
	.prn(vcc));
// synopsys translate_off
defparam \count1[15] .is_wysiwyg = "true";
defparam \count1[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y59_N15
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( count1[16] ) + ( GND ) + ( \Add0~34  ))
// \Add0~30  = CARRY(( count1[16] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!count1[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y59_N16
dffeas \count1[16] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count1[16]),
	.prn(vcc));
// synopsys translate_off
defparam \count1[16] .is_wysiwyg = "true";
defparam \count1[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y59_N18
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( count1[17] ) + ( GND ) + ( \Add0~30  ))
// \Add0~26  = CARRY(( count1[17] ) + ( GND ) + ( \Add0~30  ))

	.dataa(!count1[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y59_N20
dffeas \count1[17] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count1[17]),
	.prn(vcc));
// synopsys translate_off
defparam \count1[17] .is_wysiwyg = "true";
defparam \count1[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y59_N21
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( count1[18] ) + ( GND ) + ( \Add0~26  ))
// \Add0~22  = CARRY(( count1[18] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!count1[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y59_N22
dffeas \count1[18] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count1[18]),
	.prn(vcc));
// synopsys translate_off
defparam \count1[18] .is_wysiwyg = "true";
defparam \count1[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y59_N24
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( count1[19] ) + ( GND ) + ( \Add0~22  ))
// \Add0~18  = CARRY(( count1[19] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(!count1[19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y59_N25
dffeas \count1[19] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count1[19]),
	.prn(vcc));
// synopsys translate_off
defparam \count1[19] .is_wysiwyg = "true";
defparam \count1[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y59_N27
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( count1[20] ) + ( GND ) + ( \Add0~18  ))
// \Add0~14  = CARRY(( count1[20] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!count1[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y59_N28
dffeas \count1[20] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count1[20]),
	.prn(vcc));
// synopsys translate_off
defparam \count1[20] .is_wysiwyg = "true";
defparam \count1[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y59_N30
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( count1[21] ) + ( GND ) + ( \Add0~14  ))
// \Add0~10  = CARRY(( count1[21] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!count1[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y59_N31
dffeas \count1[21] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count1[21]),
	.prn(vcc));
// synopsys translate_off
defparam \count1[21] .is_wysiwyg = "true";
defparam \count1[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y59_N33
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( count1[22] ) + ( GND ) + ( \Add0~10  ))
// \Add0~6  = CARRY(( count1[22] ) + ( GND ) + ( \Add0~10  ))

	.dataa(!count1[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y59_N35
dffeas \count1[22] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count1[22]),
	.prn(vcc));
// synopsys translate_off
defparam \count1[22] .is_wysiwyg = "true";
defparam \count1[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y59_N36
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( count1[23] ) + ( GND ) + ( \Add0~6  ))

	.dataa(!count1[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y59_N38
dffeas \count1[23] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count1[23]),
	.prn(vcc));
// synopsys translate_off
defparam \count1[23] .is_wysiwyg = "true";
defparam \count1[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y59_N42
cyclonev_lcell_comb \LEDG[0]~reg0feeder (
// Equation(s):
// \LEDG[0]~reg0feeder_combout  = count1[23]

	.dataa(gnd),
	.datab(gnd),
	.datac(!count1[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDG[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDG[0]~reg0feeder .extended_lut = "off";
defparam \LEDG[0]~reg0feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \LEDG[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y59_N43
dffeas \LEDG[0]~reg0 (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\LEDG[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDG[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDG[0]~reg0 .is_wysiwyg = "true";
defparam \LEDG[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y14_N61
cyclonev_io_ibuf \GPIO[8]~input (
	.i(GPIO[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[8]~input_o ));
// synopsys translate_off
defparam \GPIO[8]~input .bus_hold = "false";
defparam \GPIO[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y57_N42
cyclonev_lcell_comb \spi0|rx_shift_reg~0 (
// Equation(s):
// \spi0|rx_shift_reg~0_combout  = ( \spi0|state_reg.IDLE~q  & ( \spi0|state_reg.UNLOAD_DATA~q  ) ) # ( !\spi0|state_reg.IDLE~q  & ( \spi0|state_reg.UNLOAD_DATA~q  ) ) # ( \spi0|state_reg.IDLE~q  & ( !\spi0|state_reg.UNLOAD_DATA~q  & ( \spi0|state_reg.LOAD~q 
//  ) ) ) # ( !\spi0|state_reg.IDLE~q  & ( !\spi0|state_reg.UNLOAD_DATA~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spi0|state_reg.LOAD~q ),
	.datad(gnd),
	.datae(!\spi0|state_reg.IDLE~q ),
	.dataf(!\spi0|state_reg.UNLOAD_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|rx_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|rx_shift_reg~0 .extended_lut = "off";
defparam \spi0|rx_shift_reg~0 .lut_mask = 64'hFFFF0F0FFFFFFFFF;
defparam \spi0|rx_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y57_N47
dffeas \spi0|rx_shift_reg[0] (
	.clk(\spi0|spi_clk~q ),
	.d(gnd),
	.asdata(\GPIO[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi0|rx_shift_reg~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|rx_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|rx_shift_reg[0] .is_wysiwyg = "true";
defparam \spi0|rx_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y57_N15
cyclonev_lcell_comb \spi0|Rx_Lower_Byte[0]~feeder (
// Equation(s):
// \spi0|Rx_Lower_Byte[0]~feeder_combout  = ( \spi0|rx_shift_reg [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi0|rx_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Rx_Lower_Byte[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Rx_Lower_Byte[0]~feeder .extended_lut = "off";
defparam \spi0|Rx_Lower_Byte[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spi0|Rx_Lower_Byte[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y57_N16
dffeas \spi0|Rx_Lower_Byte[0] (
	.clk(\spi0|spi_clk~q ),
	.d(\spi0|Rx_Lower_Byte[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi0|state_reg.UNLOAD_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|Rx_Lower_Byte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|Rx_Lower_Byte[0] .is_wysiwyg = "true";
defparam \spi0|Rx_Lower_Byte[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y57_N44
dffeas \spi0|rx_shift_reg[1] (
	.clk(\spi0|spi_clk~q ),
	.d(gnd),
	.asdata(\spi0|rx_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi0|rx_shift_reg~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|rx_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|rx_shift_reg[1] .is_wysiwyg = "true";
defparam \spi0|rx_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y57_N3
cyclonev_lcell_comb \spi0|Rx_Lower_Byte[1]~feeder (
// Equation(s):
// \spi0|Rx_Lower_Byte[1]~feeder_combout  = \spi0|rx_shift_reg [1]

	.dataa(gnd),
	.datab(!\spi0|rx_shift_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Rx_Lower_Byte[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Rx_Lower_Byte[1]~feeder .extended_lut = "off";
defparam \spi0|Rx_Lower_Byte[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \spi0|Rx_Lower_Byte[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y57_N4
dffeas \spi0|Rx_Lower_Byte[1] (
	.clk(\spi0|spi_clk~q ),
	.d(\spi0|Rx_Lower_Byte[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi0|state_reg.UNLOAD_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|Rx_Lower_Byte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|Rx_Lower_Byte[1] .is_wysiwyg = "true";
defparam \spi0|Rx_Lower_Byte[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y57_N9
cyclonev_lcell_comb \spi0|rx_shift_reg[2]~feeder (
// Equation(s):
// \spi0|rx_shift_reg[2]~feeder_combout  = \spi0|rx_shift_reg [1]

	.dataa(gnd),
	.datab(!\spi0|rx_shift_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|rx_shift_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|rx_shift_reg[2]~feeder .extended_lut = "off";
defparam \spi0|rx_shift_reg[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \spi0|rx_shift_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y57_N10
dffeas \spi0|rx_shift_reg[2] (
	.clk(\spi0|spi_clk~q ),
	.d(\spi0|rx_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi0|rx_shift_reg~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|rx_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|rx_shift_reg[2] .is_wysiwyg = "true";
defparam \spi0|rx_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y57_N48
cyclonev_lcell_comb \spi0|Rx_Lower_Byte[2]~feeder (
// Equation(s):
// \spi0|Rx_Lower_Byte[2]~feeder_combout  = \spi0|rx_shift_reg [2]

	.dataa(!\spi0|rx_shift_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Rx_Lower_Byte[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Rx_Lower_Byte[2]~feeder .extended_lut = "off";
defparam \spi0|Rx_Lower_Byte[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \spi0|Rx_Lower_Byte[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y57_N50
dffeas \spi0|Rx_Lower_Byte[2] (
	.clk(\spi0|spi_clk~q ),
	.d(\spi0|Rx_Lower_Byte[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi0|state_reg.UNLOAD_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|Rx_Lower_Byte [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|Rx_Lower_Byte[2] .is_wysiwyg = "true";
defparam \spi0|Rx_Lower_Byte[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y57_N6
cyclonev_lcell_comb \spi0|rx_shift_reg[3]~feeder (
// Equation(s):
// \spi0|rx_shift_reg[3]~feeder_combout  = \spi0|rx_shift_reg [2]

	.dataa(!\spi0|rx_shift_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|rx_shift_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|rx_shift_reg[3]~feeder .extended_lut = "off";
defparam \spi0|rx_shift_reg[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \spi0|rx_shift_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y57_N8
dffeas \spi0|rx_shift_reg[3] (
	.clk(\spi0|spi_clk~q ),
	.d(\spi0|rx_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi0|rx_shift_reg~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|rx_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|rx_shift_reg[3] .is_wysiwyg = "true";
defparam \spi0|rx_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y57_N18
cyclonev_lcell_comb \spi0|Rx_Lower_Byte[3]~feeder (
// Equation(s):
// \spi0|Rx_Lower_Byte[3]~feeder_combout  = \spi0|rx_shift_reg [3]

	.dataa(gnd),
	.datab(!\spi0|rx_shift_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Rx_Lower_Byte[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Rx_Lower_Byte[3]~feeder .extended_lut = "off";
defparam \spi0|Rx_Lower_Byte[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \spi0|Rx_Lower_Byte[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y57_N19
dffeas \spi0|Rx_Lower_Byte[3] (
	.clk(\spi0|spi_clk~q ),
	.d(\spi0|Rx_Lower_Byte[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi0|state_reg.UNLOAD_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|Rx_Lower_Byte [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|Rx_Lower_Byte[3] .is_wysiwyg = "true";
defparam \spi0|Rx_Lower_Byte[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y57_N33
cyclonev_lcell_comb \spi0|rx_shift_reg[4]~feeder (
// Equation(s):
// \spi0|rx_shift_reg[4]~feeder_combout  = \spi0|rx_shift_reg [3]

	.dataa(gnd),
	.datab(!\spi0|rx_shift_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|rx_shift_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|rx_shift_reg[4]~feeder .extended_lut = "off";
defparam \spi0|rx_shift_reg[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \spi0|rx_shift_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y57_N35
dffeas \spi0|rx_shift_reg[4] (
	.clk(\spi0|spi_clk~q ),
	.d(\spi0|rx_shift_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi0|rx_shift_reg~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|rx_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|rx_shift_reg[4] .is_wysiwyg = "true";
defparam \spi0|rx_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y57_N24
cyclonev_lcell_comb \spi0|Rx_Lower_Byte[4]~feeder (
// Equation(s):
// \spi0|Rx_Lower_Byte[4]~feeder_combout  = \spi0|rx_shift_reg [4]

	.dataa(!\spi0|rx_shift_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Rx_Lower_Byte[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Rx_Lower_Byte[4]~feeder .extended_lut = "off";
defparam \spi0|Rx_Lower_Byte[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \spi0|Rx_Lower_Byte[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y57_N25
dffeas \spi0|Rx_Lower_Byte[4] (
	.clk(\spi0|spi_clk~q ),
	.d(\spi0|Rx_Lower_Byte[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi0|state_reg.UNLOAD_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|Rx_Lower_Byte [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|Rx_Lower_Byte[4] .is_wysiwyg = "true";
defparam \spi0|Rx_Lower_Byte[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y57_N30
cyclonev_lcell_comb \spi0|rx_shift_reg[5]~feeder (
// Equation(s):
// \spi0|rx_shift_reg[5]~feeder_combout  = \spi0|rx_shift_reg [4]

	.dataa(!\spi0|rx_shift_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|rx_shift_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|rx_shift_reg[5]~feeder .extended_lut = "off";
defparam \spi0|rx_shift_reg[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \spi0|rx_shift_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y57_N31
dffeas \spi0|rx_shift_reg[5] (
	.clk(\spi0|spi_clk~q ),
	.d(\spi0|rx_shift_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi0|rx_shift_reg~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|rx_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|rx_shift_reg[5] .is_wysiwyg = "true";
defparam \spi0|rx_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y57_N36
cyclonev_lcell_comb \spi0|Rx_Lower_Byte[5]~feeder (
// Equation(s):
// \spi0|Rx_Lower_Byte[5]~feeder_combout  = ( \spi0|rx_shift_reg [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi0|rx_shift_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Rx_Lower_Byte[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Rx_Lower_Byte[5]~feeder .extended_lut = "off";
defparam \spi0|Rx_Lower_Byte[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spi0|Rx_Lower_Byte[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y57_N37
dffeas \spi0|Rx_Lower_Byte[5] (
	.clk(\spi0|spi_clk~q ),
	.d(\spi0|Rx_Lower_Byte[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi0|state_reg.UNLOAD_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|Rx_Lower_Byte [5]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|Rx_Lower_Byte[5] .is_wysiwyg = "true";
defparam \spi0|Rx_Lower_Byte[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y57_N57
cyclonev_lcell_comb \spi0|rx_shift_reg[6]~feeder (
// Equation(s):
// \spi0|rx_shift_reg[6]~feeder_combout  = ( \spi0|rx_shift_reg [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi0|rx_shift_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|rx_shift_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|rx_shift_reg[6]~feeder .extended_lut = "off";
defparam \spi0|rx_shift_reg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spi0|rx_shift_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y57_N58
dffeas \spi0|rx_shift_reg[6] (
	.clk(\spi0|spi_clk~q ),
	.d(\spi0|rx_shift_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi0|rx_shift_reg~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|rx_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|rx_shift_reg[6] .is_wysiwyg = "true";
defparam \spi0|rx_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y57_N21
cyclonev_lcell_comb \spi0|Rx_Lower_Byte[6]~feeder (
// Equation(s):
// \spi0|Rx_Lower_Byte[6]~feeder_combout  = ( \spi0|rx_shift_reg [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi0|rx_shift_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Rx_Lower_Byte[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Rx_Lower_Byte[6]~feeder .extended_lut = "off";
defparam \spi0|Rx_Lower_Byte[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spi0|Rx_Lower_Byte[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y57_N23
dffeas \spi0|Rx_Lower_Byte[6] (
	.clk(\spi0|spi_clk~q ),
	.d(\spi0|Rx_Lower_Byte[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi0|state_reg.UNLOAD_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|Rx_Lower_Byte [6]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|Rx_Lower_Byte[6] .is_wysiwyg = "true";
defparam \spi0|Rx_Lower_Byte[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y57_N59
dffeas \spi0|rx_shift_reg[6]~DUPLICATE (
	.clk(\spi0|spi_clk~q ),
	.d(\spi0|rx_shift_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi0|rx_shift_reg~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|rx_shift_reg[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|rx_shift_reg[6]~DUPLICATE .is_wysiwyg = "true";
defparam \spi0|rx_shift_reg[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y57_N54
cyclonev_lcell_comb \spi0|rx_shift_reg[7]~feeder (
// Equation(s):
// \spi0|rx_shift_reg[7]~feeder_combout  = \spi0|rx_shift_reg[6]~DUPLICATE_q 

	.dataa(gnd),
	.datab(!\spi0|rx_shift_reg[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|rx_shift_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|rx_shift_reg[7]~feeder .extended_lut = "off";
defparam \spi0|rx_shift_reg[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \spi0|rx_shift_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y57_N55
dffeas \spi0|rx_shift_reg[7] (
	.clk(\spi0|spi_clk~q ),
	.d(\spi0|rx_shift_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\spi0|rx_shift_reg~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|rx_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|rx_shift_reg[7] .is_wysiwyg = "true";
defparam \spi0|rx_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y57_N39
cyclonev_lcell_comb \spi0|Rx_Lower_Byte[7]~feeder (
// Equation(s):
// \spi0|Rx_Lower_Byte[7]~feeder_combout  = \spi0|rx_shift_reg [7]

	.dataa(gnd),
	.datab(!\spi0|rx_shift_reg [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi0|Rx_Lower_Byte[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi0|Rx_Lower_Byte[7]~feeder .extended_lut = "off";
defparam \spi0|Rx_Lower_Byte[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \spi0|Rx_Lower_Byte[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y57_N40
dffeas \spi0|Rx_Lower_Byte[7] (
	.clk(\spi0|spi_clk~q ),
	.d(\spi0|Rx_Lower_Byte[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi0|state_reg.UNLOAD_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0|Rx_Lower_Byte [7]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0|Rx_Lower_Byte[7] .is_wysiwyg = "true";
defparam \spi0|Rx_Lower_Byte[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N35
cyclonev_io_ibuf \ADC_SDO~input (
	.i(ADC_SDO),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_SDO~input_o ));
// synopsys translate_off
defparam \ADC_SDO~input .bus_hold = "false";
defparam \ADC_SDO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y61_N75
cyclonev_io_ibuf \AUD_ADCDAT~input (
	.i(AUD_ADCDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCDAT~input_o ));
// synopsys translate_off
defparam \AUD_ADCDAT~input .bus_hold = "false";
defparam \AUD_ADCDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \CLOCK_125_p~input (
	.i(CLOCK_125_p),
	.ibar(\CLOCK_125_p(n) ),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_125_p~input_o ));
// synopsys translate_off
defparam \CLOCK_125_p~input .bus_hold = "false";
defparam \CLOCK_125_p~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y32_N44
cyclonev_io_ibuf \CLOCK_50_B6A~input (
	.i(CLOCK_50_B6A),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50_B6A~input_o ));
// synopsys translate_off
defparam \CLOCK_50_B6A~input .bus_hold = "false";
defparam \CLOCK_50_B6A~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y61_N1
cyclonev_io_ibuf \CLOCK_50_B7A~input (
	.i(CLOCK_50_B7A),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50_B7A~input_o ));
// synopsys translate_off
defparam \CLOCK_50_B7A~input .bus_hold = "false";
defparam \CLOCK_50_B7A~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y61_N18
cyclonev_io_ibuf \CLOCK_50_B8A~input (
	.i(CLOCK_50_B8A),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50_B8A~input_o ));
// synopsys translate_off
defparam \CLOCK_50_B8A~input .bus_hold = "false";
defparam \CLOCK_50_B8A~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y12_N55
cyclonev_io_ibuf \CPU_RESET_n~input (
	.i(CPU_RESET_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CPU_RESET_n~input_o ));
// synopsys translate_off
defparam \CPU_RESET_n~input .bus_hold = "false";
defparam \CPU_RESET_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N18
cyclonev_io_ibuf \HDMI_TX_INT~input (
	.i(HDMI_TX_INT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HDMI_TX_INT~input_o ));
// synopsys translate_off
defparam \HDMI_TX_INT~input .bus_hold = "false";
defparam \HDMI_TX_INT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y61_N1
cyclonev_io_ibuf \HSMC_CLKIN0~input (
	.i(HSMC_CLKIN0),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_CLKIN0~input_o ));
// synopsys translate_off
defparam \HSMC_CLKIN0~input .bus_hold = "false";
defparam \HSMC_CLKIN0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y61_N18
cyclonev_io_ibuf \HSMC_CLKIN_n[1]~input (
	.i(HSMC_CLKIN_n[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_CLKIN_n[1]~input_o ));
// synopsys translate_off
defparam \HSMC_CLKIN_n[1]~input .bus_hold = "false";
defparam \HSMC_CLKIN_n[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y61_N18
cyclonev_io_ibuf \HSMC_CLKIN_n[2]~input (
	.i(HSMC_CLKIN_n[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_CLKIN_n[2]~input_o ));
// synopsys translate_off
defparam \HSMC_CLKIN_n[2]~input .bus_hold = "false";
defparam \HSMC_CLKIN_n[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y61_N1
cyclonev_io_ibuf \HSMC_CLKIN_p[1]~input (
	.i(HSMC_CLKIN_p[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_CLKIN_p[1]~input_o ));
// synopsys translate_off
defparam \HSMC_CLKIN_p[1]~input .bus_hold = "false";
defparam \HSMC_CLKIN_p[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y61_N1
cyclonev_io_ibuf \HSMC_CLKIN_p[2]~input (
	.i(HSMC_CLKIN_p[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_CLKIN_p[2]~input_o ));
// synopsys translate_off
defparam \HSMC_CLKIN_p[2]~input .bus_hold = "false";
defparam \HSMC_CLKIN_p[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N35
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N35
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N75
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N52
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N58
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N35
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y61_N1
cyclonev_io_ibuf \UART_RX~input (
	.i(UART_RX),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\UART_RX~input_o ));
// synopsys translate_off
defparam \UART_RX~input .bus_hold = "false";
defparam \UART_RX~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y61_N92
cyclonev_io_ibuf \AUD_ADCLRCK~input (
	.i(AUD_ADCLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCLRCK~input_o ));
// synopsys translate_off
defparam \AUD_ADCLRCK~input .bus_hold = "false";
defparam \AUD_ADCLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y61_N52
cyclonev_io_ibuf \AUD_BCLK~input (
	.i(AUD_BCLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_BCLK~input_o ));
// synopsys translate_off
defparam \AUD_BCLK~input .bus_hold = "false";
defparam \AUD_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y61_N58
cyclonev_io_ibuf \AUD_DACLRCK~input (
	.i(AUD_DACLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_DACLRCK~input_o ));
// synopsys translate_off
defparam \AUD_DACLRCK~input .bus_hold = "false";
defparam \AUD_DACLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y37_N38
cyclonev_io_ibuf \GPIO[1]~input (
	.i(GPIO[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[1]~input_o ));
// synopsys translate_off
defparam \GPIO[1]~input .bus_hold = "false";
defparam \GPIO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y37_N55
cyclonev_io_ibuf \GPIO[3]~input (
	.i(GPIO[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[3]~input_o ));
// synopsys translate_off
defparam \GPIO[3]~input .bus_hold = "false";
defparam \GPIO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y37_N21
cyclonev_io_ibuf \GPIO[5]~input (
	.i(GPIO[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[5]~input_o ));
// synopsys translate_off
defparam \GPIO[5]~input .bus_hold = "false";
defparam \GPIO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y22_N61
cyclonev_io_ibuf \GPIO[7]~input (
	.i(GPIO[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[7]~input_o ));
// synopsys translate_off
defparam \GPIO[7]~input .bus_hold = "false";
defparam \GPIO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y13_N4
cyclonev_io_ibuf \GPIO[9]~input (
	.i(GPIO[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[9]~input_o ));
// synopsys translate_off
defparam \GPIO[9]~input .bus_hold = "false";
defparam \GPIO[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y10_N44
cyclonev_io_ibuf \GPIO[10]~input (
	.i(GPIO[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[10]~input_o ));
// synopsys translate_off
defparam \GPIO[10]~input .bus_hold = "false";
defparam \GPIO[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y12_N21
cyclonev_io_ibuf \GPIO[11]~input (
	.i(GPIO[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[11]~input_o ));
// synopsys translate_off
defparam \GPIO[11]~input .bus_hold = "false";
defparam \GPIO[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N1
cyclonev_io_ibuf \GPIO[12]~input (
	.i(GPIO[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[12]~input_o ));
// synopsys translate_off
defparam \GPIO[12]~input .bus_hold = "false";
defparam \GPIO[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N18
cyclonev_io_ibuf \GPIO[13]~input (
	.i(GPIO[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[13]~input_o ));
// synopsys translate_off
defparam \GPIO[13]~input .bus_hold = "false";
defparam \GPIO[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \GPIO[14]~input (
	.i(GPIO[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[14]~input_o ));
// synopsys translate_off
defparam \GPIO[14]~input .bus_hold = "false";
defparam \GPIO[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \GPIO[15]~input (
	.i(GPIO[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[15]~input_o ));
// synopsys translate_off
defparam \GPIO[15]~input .bus_hold = "false";
defparam \GPIO[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y33_N38
cyclonev_io_ibuf \GPIO[16]~input (
	.i(GPIO[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[16]~input_o ));
// synopsys translate_off
defparam \GPIO[16]~input .bus_hold = "false";
defparam \GPIO[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \GPIO[17]~input (
	.i(GPIO[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[17]~input_o ));
// synopsys translate_off
defparam \GPIO[17]~input .bus_hold = "false";
defparam \GPIO[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y33_N55
cyclonev_io_ibuf \GPIO[18]~input (
	.i(GPIO[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[18]~input_o ));
// synopsys translate_off
defparam \GPIO[18]~input .bus_hold = "false";
defparam \GPIO[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N35
cyclonev_io_ibuf \GPIO[19]~input (
	.i(GPIO[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[19]~input_o ));
// synopsys translate_off
defparam \GPIO[19]~input .bus_hold = "false";
defparam \GPIO[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N52
cyclonev_io_ibuf \GPIO[20]~input (
	.i(GPIO[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[20]~input_o ));
// synopsys translate_off
defparam \GPIO[20]~input .bus_hold = "false";
defparam \GPIO[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \GPIO[21]~input (
	.i(GPIO[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[21]~input_o ));
// synopsys translate_off
defparam \GPIO[21]~input .bus_hold = "false";
defparam \GPIO[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N35
cyclonev_io_ibuf \GPIO[22]~input (
	.i(GPIO[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[22]~input_o ));
// synopsys translate_off
defparam \GPIO[22]~input .bus_hold = "false";
defparam \GPIO[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N52
cyclonev_io_ibuf \GPIO[23]~input (
	.i(GPIO[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[23]~input_o ));
// synopsys translate_off
defparam \GPIO[23]~input .bus_hold = "false";
defparam \GPIO[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y13_N21
cyclonev_io_ibuf \GPIO[24]~input (
	.i(GPIO[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[24]~input_o ));
// synopsys translate_off
defparam \GPIO[24]~input .bus_hold = "false";
defparam \GPIO[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y12_N4
cyclonev_io_ibuf \GPIO[25]~input (
	.i(GPIO[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[25]~input_o ));
// synopsys translate_off
defparam \GPIO[25]~input .bus_hold = "false";
defparam \GPIO[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y10_N61
cyclonev_io_ibuf \GPIO[26]~input (
	.i(GPIO[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[26]~input_o ));
// synopsys translate_off
defparam \GPIO[26]~input .bus_hold = "false";
defparam \GPIO[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y11_N21
cyclonev_io_ibuf \GPIO[27]~input (
	.i(GPIO[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[27]~input_o ));
// synopsys translate_off
defparam \GPIO[27]~input .bus_hold = "false";
defparam \GPIO[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y11_N4
cyclonev_io_ibuf \GPIO[28]~input (
	.i(GPIO[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[28]~input_o ));
// synopsys translate_off
defparam \GPIO[28]~input .bus_hold = "false";
defparam \GPIO[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y13_N55
cyclonev_io_ibuf \GPIO[29]~input (
	.i(GPIO[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[29]~input_o ));
// synopsys translate_off
defparam \GPIO[29]~input .bus_hold = "false";
defparam \GPIO[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y13_N38
cyclonev_io_ibuf \GPIO[30]~input (
	.i(GPIO[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[30]~input_o ));
// synopsys translate_off
defparam \GPIO[30]~input .bus_hold = "false";
defparam \GPIO[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y11_N55
cyclonev_io_ibuf \GPIO[31]~input (
	.i(GPIO[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[31]~input_o ));
// synopsys translate_off
defparam \GPIO[31]~input .bus_hold = "false";
defparam \GPIO[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y11_N38
cyclonev_io_ibuf \GPIO[32]~input (
	.i(GPIO[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[32]~input_o ));
// synopsys translate_off
defparam \GPIO[32]~input .bus_hold = "false";
defparam \GPIO[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y12_N38
cyclonev_io_ibuf \GPIO[33]~input (
	.i(GPIO[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[33]~input_o ));
// synopsys translate_off
defparam \GPIO[33]~input .bus_hold = "false";
defparam \GPIO[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y10_N95
cyclonev_io_ibuf \GPIO[34]~input (
	.i(GPIO[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[34]~input_o ));
// synopsys translate_off
defparam \GPIO[34]~input .bus_hold = "false";
defparam \GPIO[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y61_N75
cyclonev_io_ibuf \HSMC_D[0]~input (
	.i(HSMC_D[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_D[0]~input_o ));
// synopsys translate_off
defparam \HSMC_D[0]~input .bus_hold = "false";
defparam \HSMC_D[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y61_N1
cyclonev_io_ibuf \HSMC_D[1]~input (
	.i(HSMC_D[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_D[1]~input_o ));
// synopsys translate_off
defparam \HSMC_D[1]~input .bus_hold = "false";
defparam \HSMC_D[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y61_N92
cyclonev_io_ibuf \HSMC_D[2]~input (
	.i(HSMC_D[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_D[2]~input_o ));
// synopsys translate_off
defparam \HSMC_D[2]~input .bus_hold = "false";
defparam \HSMC_D[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y61_N18
cyclonev_io_ibuf \HSMC_D[3]~input (
	.i(HSMC_D[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_D[3]~input_o ));
// synopsys translate_off
defparam \HSMC_D[3]~input .bus_hold = "false";
defparam \HSMC_D[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[0]~input (
	.i(HSMC_RX_n[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[0]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[0]~input .bus_hold = "false";
defparam \HSMC_RX_n[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[1]~input (
	.i(HSMC_RX_n[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[1]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[1]~input .bus_hold = "false";
defparam \HSMC_RX_n[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[2]~input (
	.i(HSMC_RX_n[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[2]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[2]~input .bus_hold = "false";
defparam \HSMC_RX_n[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[3]~input (
	.i(HSMC_RX_n[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[3]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[3]~input .bus_hold = "false";
defparam \HSMC_RX_n[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[4]~input (
	.i(HSMC_RX_n[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[4]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[4]~input .bus_hold = "false";
defparam \HSMC_RX_n[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[5]~input (
	.i(HSMC_RX_n[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[5]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[5]~input .bus_hold = "false";
defparam \HSMC_RX_n[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[6]~input (
	.i(HSMC_RX_n[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[6]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[6]~input .bus_hold = "false";
defparam \HSMC_RX_n[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[7]~input (
	.i(HSMC_RX_n[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[7]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[7]~input .bus_hold = "false";
defparam \HSMC_RX_n[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[8]~input (
	.i(HSMC_RX_n[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[8]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[8]~input .bus_hold = "false";
defparam \HSMC_RX_n[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y61_N58
cyclonev_io_ibuf \HSMC_RX_n[9]~input (
	.i(HSMC_RX_n[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[9]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[9]~input .bus_hold = "false";
defparam \HSMC_RX_n[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y61_N58
cyclonev_io_ibuf \HSMC_RX_n[10]~input (
	.i(HSMC_RX_n[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[10]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[10]~input .bus_hold = "false";
defparam \HSMC_RX_n[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y61_N58
cyclonev_io_ibuf \HSMC_RX_n[11]~input (
	.i(HSMC_RX_n[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[11]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[11]~input .bus_hold = "false";
defparam \HSMC_RX_n[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[12]~input (
	.i(HSMC_RX_n[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[12]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[12]~input .bus_hold = "false";
defparam \HSMC_RX_n[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X55_Y61_N58
cyclonev_io_ibuf \HSMC_RX_n[13]~input (
	.i(HSMC_RX_n[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[13]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[13]~input .bus_hold = "false";
defparam \HSMC_RX_n[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[14]~input (
	.i(HSMC_RX_n[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[14]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[14]~input .bus_hold = "false";
defparam \HSMC_RX_n[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y61_N58
cyclonev_io_ibuf \HSMC_RX_n[15]~input (
	.i(HSMC_RX_n[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[15]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[15]~input .bus_hold = "false";
defparam \HSMC_RX_n[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[16]~input (
	.i(HSMC_RX_n[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[16]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[16]~input .bus_hold = "false";
defparam \HSMC_RX_n[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[0]~input (
	.i(HSMC_RX_p[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[0]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[0]~input .bus_hold = "false";
defparam \HSMC_RX_p[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[1]~input (
	.i(HSMC_RX_p[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[1]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[1]~input .bus_hold = "false";
defparam \HSMC_RX_p[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[2]~input (
	.i(HSMC_RX_p[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[2]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[2]~input .bus_hold = "false";
defparam \HSMC_RX_p[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[3]~input (
	.i(HSMC_RX_p[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[3]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[3]~input .bus_hold = "false";
defparam \HSMC_RX_p[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[4]~input (
	.i(HSMC_RX_p[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[4]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[4]~input .bus_hold = "false";
defparam \HSMC_RX_p[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[5]~input (
	.i(HSMC_RX_p[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[5]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[5]~input .bus_hold = "false";
defparam \HSMC_RX_p[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[6]~input (
	.i(HSMC_RX_p[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[6]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[6]~input .bus_hold = "false";
defparam \HSMC_RX_p[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[7]~input (
	.i(HSMC_RX_p[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[7]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[7]~input .bus_hold = "false";
defparam \HSMC_RX_p[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[8]~input (
	.i(HSMC_RX_p[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[8]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[8]~input .bus_hold = "false";
defparam \HSMC_RX_p[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y61_N41
cyclonev_io_ibuf \HSMC_RX_p[9]~input (
	.i(HSMC_RX_p[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[9]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[9]~input .bus_hold = "false";
defparam \HSMC_RX_p[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y61_N41
cyclonev_io_ibuf \HSMC_RX_p[10]~input (
	.i(HSMC_RX_p[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[10]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[10]~input .bus_hold = "false";
defparam \HSMC_RX_p[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y61_N41
cyclonev_io_ibuf \HSMC_RX_p[11]~input (
	.i(HSMC_RX_p[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[11]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[11]~input .bus_hold = "false";
defparam \HSMC_RX_p[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[12]~input (
	.i(HSMC_RX_p[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[12]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[12]~input .bus_hold = "false";
defparam \HSMC_RX_p[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X55_Y61_N41
cyclonev_io_ibuf \HSMC_RX_p[13]~input (
	.i(HSMC_RX_p[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[13]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[13]~input .bus_hold = "false";
defparam \HSMC_RX_p[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[14]~input (
	.i(HSMC_RX_p[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[14]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[14]~input .bus_hold = "false";
defparam \HSMC_RX_p[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y61_N41
cyclonev_io_ibuf \HSMC_RX_p[15]~input (
	.i(HSMC_RX_p[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[15]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[15]~input .bus_hold = "false";
defparam \HSMC_RX_p[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[16]~input (
	.i(HSMC_RX_p[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[16]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[16]~input .bus_hold = "false";
defparam \HSMC_RX_p[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y61_N92
cyclonev_io_ibuf \HSMC_TX_n[0]~input (
	.i(HSMC_TX_n[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[0]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[0]~input .bus_hold = "false";
defparam \HSMC_TX_n[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[1]~input (
	.i(HSMC_TX_n[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[1]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[1]~input .bus_hold = "false";
defparam \HSMC_TX_n[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[2]~input (
	.i(HSMC_TX_n[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[2]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[2]~input .bus_hold = "false";
defparam \HSMC_TX_n[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[3]~input (
	.i(HSMC_TX_n[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[3]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[3]~input .bus_hold = "false";
defparam \HSMC_TX_n[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[4]~input (
	.i(HSMC_TX_n[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[4]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[4]~input .bus_hold = "false";
defparam \HSMC_TX_n[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[5]~input (
	.i(HSMC_TX_n[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[5]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[5]~input .bus_hold = "false";
defparam \HSMC_TX_n[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[6]~input (
	.i(HSMC_TX_n[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[6]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[6]~input .bus_hold = "false";
defparam \HSMC_TX_n[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[7]~input (
	.i(HSMC_TX_n[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[7]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[7]~input .bus_hold = "false";
defparam \HSMC_TX_n[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[8]~input (
	.i(HSMC_TX_n[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[8]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[8]~input .bus_hold = "false";
defparam \HSMC_TX_n[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y61_N92
cyclonev_io_ibuf \HSMC_TX_n[9]~input (
	.i(HSMC_TX_n[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[9]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[9]~input .bus_hold = "false";
defparam \HSMC_TX_n[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[10]~input (
	.i(HSMC_TX_n[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[10]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[10]~input .bus_hold = "false";
defparam \HSMC_TX_n[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[11]~input (
	.i(HSMC_TX_n[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[11]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[11]~input .bus_hold = "false";
defparam \HSMC_TX_n[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[12]~input (
	.i(HSMC_TX_n[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[12]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[12]~input .bus_hold = "false";
defparam \HSMC_TX_n[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[13]~input (
	.i(HSMC_TX_n[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[13]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[13]~input .bus_hold = "false";
defparam \HSMC_TX_n[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[14]~input (
	.i(HSMC_TX_n[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[14]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[14]~input .bus_hold = "false";
defparam \HSMC_TX_n[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[15]~input (
	.i(HSMC_TX_n[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[15]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[15]~input .bus_hold = "false";
defparam \HSMC_TX_n[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y61_N92
cyclonev_io_ibuf \HSMC_TX_n[16]~input (
	.i(HSMC_TX_n[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[16]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[16]~input .bus_hold = "false";
defparam \HSMC_TX_n[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y61_N75
cyclonev_io_ibuf \HSMC_TX_p[0]~input (
	.i(HSMC_TX_p[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[0]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[0]~input .bus_hold = "false";
defparam \HSMC_TX_p[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[1]~input (
	.i(HSMC_TX_p[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[1]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[1]~input .bus_hold = "false";
defparam \HSMC_TX_p[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[2]~input (
	.i(HSMC_TX_p[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[2]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[2]~input .bus_hold = "false";
defparam \HSMC_TX_p[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[3]~input (
	.i(HSMC_TX_p[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[3]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[3]~input .bus_hold = "false";
defparam \HSMC_TX_p[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[4]~input (
	.i(HSMC_TX_p[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[4]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[4]~input .bus_hold = "false";
defparam \HSMC_TX_p[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[5]~input (
	.i(HSMC_TX_p[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[5]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[5]~input .bus_hold = "false";
defparam \HSMC_TX_p[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[6]~input (
	.i(HSMC_TX_p[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[6]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[6]~input .bus_hold = "false";
defparam \HSMC_TX_p[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[7]~input (
	.i(HSMC_TX_p[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[7]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[7]~input .bus_hold = "false";
defparam \HSMC_TX_p[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[8]~input (
	.i(HSMC_TX_p[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[8]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[8]~input .bus_hold = "false";
defparam \HSMC_TX_p[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y61_N75
cyclonev_io_ibuf \HSMC_TX_p[9]~input (
	.i(HSMC_TX_p[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[9]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[9]~input .bus_hold = "false";
defparam \HSMC_TX_p[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[10]~input (
	.i(HSMC_TX_p[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[10]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[10]~input .bus_hold = "false";
defparam \HSMC_TX_p[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[11]~input (
	.i(HSMC_TX_p[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[11]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[11]~input .bus_hold = "false";
defparam \HSMC_TX_p[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[12]~input (
	.i(HSMC_TX_p[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[12]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[12]~input .bus_hold = "false";
defparam \HSMC_TX_p[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[13]~input (
	.i(HSMC_TX_p[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[13]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[13]~input .bus_hold = "false";
defparam \HSMC_TX_p[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[14]~input (
	.i(HSMC_TX_p[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[14]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[14]~input .bus_hold = "false";
defparam \HSMC_TX_p[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[15]~input (
	.i(HSMC_TX_p[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[15]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[15]~input .bus_hold = "false";
defparam \HSMC_TX_p[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y61_N75
cyclonev_io_ibuf \HSMC_TX_p[16]~input (
	.i(HSMC_TX_p[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[16]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[16]~input .bus_hold = "false";
defparam \HSMC_TX_p[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y61_N18
cyclonev_io_ibuf \I2C_SDA~input (
	.i(I2C_SDA),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\I2C_SDA~input_o ));
// synopsys translate_off
defparam \I2C_SDA~input .bus_hold = "false";
defparam \I2C_SDA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SD_CMD~input (
	.i(SD_CMD),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_CMD~input_o ));
// synopsys translate_off
defparam \SD_CMD~input .bus_hold = "false";
defparam \SD_CMD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N92
cyclonev_io_ibuf \SD_DAT[0]~input (
	.i(SD_DAT[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_DAT[0]~input_o ));
// synopsys translate_off
defparam \SD_DAT[0]~input .bus_hold = "false";
defparam \SD_DAT[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SD_DAT[1]~input (
	.i(SD_DAT[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_DAT[1]~input_o ));
// synopsys translate_off
defparam \SD_DAT[1]~input .bus_hold = "false";
defparam \SD_DAT[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N75
cyclonev_io_ibuf \SD_DAT[2]~input (
	.i(SD_DAT[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_DAT[2]~input_o ));
// synopsys translate_off
defparam \SD_DAT[2]~input .bus_hold = "false";
defparam \SD_DAT[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SD_DAT[3]~input (
	.i(SD_DAT[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_DAT[3]~input_o ));
// synopsys translate_off
defparam \SD_DAT[3]~input .bus_hold = "false";
defparam \SD_DAT[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y40_N78
cyclonev_io_ibuf \SRAM_D[0]~input (
	.i(SRAM_D[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[0]~input_o ));
// synopsys translate_off
defparam \SRAM_D[0]~input .bus_hold = "false";
defparam \SRAM_D[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y40_N95
cyclonev_io_ibuf \SRAM_D[1]~input (
	.i(SRAM_D[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[1]~input_o ));
// synopsys translate_off
defparam \SRAM_D[1]~input .bus_hold = "false";
defparam \SRAM_D[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y41_N4
cyclonev_io_ibuf \SRAM_D[2]~input (
	.i(SRAM_D[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[2]~input_o ));
// synopsys translate_off
defparam \SRAM_D[2]~input .bus_hold = "false";
defparam \SRAM_D[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y41_N21
cyclonev_io_ibuf \SRAM_D[3]~input (
	.i(SRAM_D[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[3]~input_o ));
// synopsys translate_off
defparam \SRAM_D[3]~input .bus_hold = "false";
defparam \SRAM_D[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y41_N38
cyclonev_io_ibuf \SRAM_D[4]~input (
	.i(SRAM_D[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[4]~input_o ));
// synopsys translate_off
defparam \SRAM_D[4]~input .bus_hold = "false";
defparam \SRAM_D[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y41_N55
cyclonev_io_ibuf \SRAM_D[5]~input (
	.i(SRAM_D[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[5]~input_o ));
// synopsys translate_off
defparam \SRAM_D[5]~input .bus_hold = "false";
defparam \SRAM_D[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y43_N4
cyclonev_io_ibuf \SRAM_D[6]~input (
	.i(SRAM_D[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[6]~input_o ));
// synopsys translate_off
defparam \SRAM_D[6]~input .bus_hold = "false";
defparam \SRAM_D[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y43_N21
cyclonev_io_ibuf \SRAM_D[7]~input (
	.i(SRAM_D[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[7]~input_o ));
// synopsys translate_off
defparam \SRAM_D[7]~input .bus_hold = "false";
defparam \SRAM_D[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y43_N38
cyclonev_io_ibuf \SRAM_D[8]~input (
	.i(SRAM_D[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[8]~input_o ));
// synopsys translate_off
defparam \SRAM_D[8]~input .bus_hold = "false";
defparam \SRAM_D[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y43_N55
cyclonev_io_ibuf \SRAM_D[9]~input (
	.i(SRAM_D[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[9]~input_o ));
// synopsys translate_off
defparam \SRAM_D[9]~input .bus_hold = "false";
defparam \SRAM_D[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y45_N4
cyclonev_io_ibuf \SRAM_D[10]~input (
	.i(SRAM_D[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[10]~input_o ));
// synopsys translate_off
defparam \SRAM_D[10]~input .bus_hold = "false";
defparam \SRAM_D[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y45_N21
cyclonev_io_ibuf \SRAM_D[11]~input (
	.i(SRAM_D[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[11]~input_o ));
// synopsys translate_off
defparam \SRAM_D[11]~input .bus_hold = "false";
defparam \SRAM_D[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y45_N38
cyclonev_io_ibuf \SRAM_D[12]~input (
	.i(SRAM_D[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[12]~input_o ));
// synopsys translate_off
defparam \SRAM_D[12]~input .bus_hold = "false";
defparam \SRAM_D[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y45_N55
cyclonev_io_ibuf \SRAM_D[13]~input (
	.i(SRAM_D[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[13]~input_o ));
// synopsys translate_off
defparam \SRAM_D[13]~input .bus_hold = "false";
defparam \SRAM_D[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y47_N44
cyclonev_io_ibuf \SRAM_D[14]~input (
	.i(SRAM_D[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[14]~input_o ));
// synopsys translate_off
defparam \SRAM_D[14]~input .bus_hold = "false";
defparam \SRAM_D[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y47_N61
cyclonev_io_ibuf \SRAM_D[15]~input (
	.i(SRAM_D[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[15]~input_o ));
// synopsys translate_off
defparam \SRAM_D[15]~input .bus_hold = "false";
defparam \SRAM_D[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y14_N44
cyclonev_io_ibuf \GPIO[0]~input (
	.i(GPIO[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[0]~input_o ));
// synopsys translate_off
defparam \GPIO[0]~input .bus_hold = "false";
defparam \GPIO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y40_N44
cyclonev_io_ibuf \GPIO[2]~input (
	.i(GPIO[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[2]~input_o ));
// synopsys translate_off
defparam \GPIO[2]~input .bus_hold = "false";
defparam \GPIO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y40_N61
cyclonev_io_ibuf \GPIO[4]~input (
	.i(GPIO[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[4]~input_o ));
// synopsys translate_off
defparam \GPIO[4]~input .bus_hold = "false";
defparam \GPIO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y32_N61
cyclonev_io_ibuf \GPIO[6]~input (
	.i(GPIO[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[6]~input_o ));
// synopsys translate_off
defparam \GPIO[6]~input .bus_hold = "false";
defparam \GPIO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y10_N78
cyclonev_io_ibuf \GPIO[35]~input (
	.i(GPIO[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[35]~input_o ));
// synopsys translate_off
defparam \GPIO[35]~input .bus_hold = "false";
defparam \GPIO[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X60_Y53_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
