<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='viterbi_decoder_axi4s.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: viterbi_decoder_axi4s
    <br/>
    Created: Jan 16, 2012
    <br/>
    Updated: Apr 16, 2015
    <br/>
    SVN Updated: Feb 17, 2014
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     ECC core
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     FPGA proven
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: GPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     A fully configurable VHDL Viterbi decoder compliant with the AXI4-Stream interface.
Most standards using convolutional codes like Wifi or GSM are easy to implement by configuring some generic parameters.
The decoder supports a high throughput even on low-cost devices.
See the
     
      User Guide
     
     for more information about the core.
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     <ul>
      <li>
       Design-time configuration of encoder polynomials (different number of states and different code rates).
      </li>
      <li>
       Support for recursive and non-recursive convolutional codes.
      </li>
      <li>
       Windowing technique for reduced latency and memory requirements (with acquisition).
      </li>
      <li>
       Design-time configuration of quantization, maximum window size, RAM usage (distributed RAM vs. Block RAM).
      </li>
      <li>
       Run-time configuration of block length.
      </li>
      <li>
       Run-time configuration of window length and acquisition length.
      </li>
      <li>
       Block-to-block on-the-fly configuration.
      </li>
      <li>
       Comprehensive documentation available.
      </li>
     </ul>
    </p>
   </div>
   <div id="d_Benefits">
    <h2>
     
     
     Benefits
    </h2>
    <p id="p_Benefits">
     <ul>
      <li>
       Configurable for most standards that apply convolutional codes (GSM, UMTS, CDMA, CDMA2000, WiMAX, WiFi, DAB, ...).
      </li>
      <li>
       Pipelined design for high payload throughputs (about 1 bit per clock cycle).
      </li>
      <li>
       AXI4-Stream interface for simple integration.
      </li>
      <li>
       Up to 250 MHz on Xilinx Virtex-6 FPGA (Speedgrade 1).
      </li>
      <li>
       Commercial support and licenses available.
      </li>
     </ul>
    </p>
   </div>
   <div id="d_Communications Performance">
    <h2>
     
     
     Communications Performance
    </h2>
    <p id="p_Communications Performance">
     
      <img src="usercontent,img,1326807225" alt="Communications Performance Viterbi Decoder"/>
     
     <br/>
     Comparison for Viterbi communications performance in various standards.
     <br/>
     Frame length is set to 400, while the LLR input bit length is 4 and no windowing is used.
    </p>
   </div>
   <div id="d_Contact author">
    <h2>
     
     
     Contact author
    </h2>
    <p id="p_Contact author">
     Creonic GmbH - Germany
     <br/>
     Site: www.creonic.com
     <br/>
     Tel: +49 631 3435988-0
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
