{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679874688919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679874688919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 26 16:51:28 2023 " "Processing started: Sun Mar 26 16:51:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679874688919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679874688919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679874688919 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679874689181 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679874689181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.sv" "" { Text "C:/Users/armin/OneDrive/Documents/ARMINx8/arch/top_level.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679874695022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679874695022 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "reg_file.sv(62) " "Verilog HDL information at reg_file.sv(62): always construct contains both blocking and non-blocking assignments" {  } { { "reg_file.sv" "" { Text "C:/Users/armin/OneDrive/Documents/ARMINx8/arch/reg_file.sv" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1679874695023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/armin/OneDrive/Documents/ARMINx8/arch/reg_file.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679874695023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679874695023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_LUT " "Found entity 1: PC_LUT" {  } { { "PC_LUT.sv" "" { Text "C:/Users/armin/OneDrive/Documents/ARMINx8/arch/PC_LUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679874695024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679874695024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/Users/armin/OneDrive/Documents/ARMINx8/arch/PC.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679874695025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679874695025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_ROM " "Found entity 1: instr_ROM" {  } { { "instr_ROM.sv" "" { Text "C:/Users/armin/OneDrive/Documents/ARMINx8/arch/instr_ROM.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679874695026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679874695026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Definitions (SystemVerilog) " "Found design unit 1: Definitions (SystemVerilog)" {  } { { "Definitions.sv" "" { Text "C:/Users/armin/OneDrive/Documents/ARMINx8/arch/Definitions.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679874695027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679874695027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dat_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dat_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dat_mem " "Found entity 1: dat_mem" {  } { { "dat_mem.sv" "" { Text "C:/Users/armin/OneDrive/Documents/ARMINx8/arch/dat_mem.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679874695028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679874695028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.sv" "" { Text "C:/Users/armin/OneDrive/Documents/ARMINx8/arch/Control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679874695029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679874695029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OP op alu.sv(8) " "Verilog HDL Declaration information at alu.sv(8): object \"OP\" differs only in case from object \"op\" in the same scope" {  } { { "alu.sv" "" { Text "C:/Users/armin/OneDrive/Documents/ARMINx8/arch/alu.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679874695029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/armin/OneDrive/Documents/ARMINx8/arch/alu.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679874695030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679874695030 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679874695053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC1 " "Elaborating entity \"PC\" for hierarchy \"PC:PC1\"" {  } { { "top_level.sv" "PC1" { Text "C:/Users/armin/OneDrive/Documents/ARMINx8/arch/top_level.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679874695054 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 PC.sv(18) " "Verilog HDL assignment warning at PC.sv(18): truncated value with size 32 to match size of target (12)" {  } { { "PC.sv" "" { Text "C:/Users/armin/OneDrive/Documents/ARMINx8/arch/PC.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679874695055 "|top_level|PC:PC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_LUT PC_LUT:BLUT " "Elaborating entity \"PC_LUT\" for hierarchy \"PC_LUT:BLUT\"" {  } { { "top_level.sv" "BLUT" { Text "C:/Users/armin/OneDrive/Documents/ARMINx8/arch/top_level.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679874695055 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "PC_LUT.sv(9) " "Verilog HDL Case Statement warning at PC_LUT.sv(9): incomplete case statement has no default case item" {  } { { "PC_LUT.sv" "" { Text "C:/Users/armin/OneDrive/Documents/ARMINx8/arch/PC_LUT.sv" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1679874695055 "|top_level|PC_LUT:BLUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_ROM instr_ROM:IF " "Elaborating entity \"instr_ROM\" for hierarchy \"instr_ROM:IF\"" {  } { { "top_level.sv" "IF" { Text "C:/Users/armin/OneDrive/Documents/ARMINx8/arch/top_level.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679874695056 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "205 0 4095 instr_ROM.sv(12) " "Verilog HDL warning at instr_ROM.sv(12): number of words (205) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "instr_ROM.sv" "" { Text "C:/Users/armin/OneDrive/Documents/ARMINx8/arch/instr_ROM.sv" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1679874695056 "|top_level|instr_ROM:IF"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "core.data_a 0 instr_ROM.sv(9) " "Net \"core.data_a\" at instr_ROM.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "instr_ROM.sv" "" { Text "C:/Users/armin/OneDrive/Documents/ARMINx8/arch/instr_ROM.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1679874695056 "|top_level|instr_ROM:IF"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "core.waddr_a 0 instr_ROM.sv(9) " "Net \"core.waddr_a\" at instr_ROM.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "instr_ROM.sv" "" { Text "C:/Users/armin/OneDrive/Documents/ARMINx8/arch/instr_ROM.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1679874695056 "|top_level|instr_ROM:IF"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "core.we_a 0 instr_ROM.sv(9) " "Net \"core.we_a\" at instr_ROM.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "instr_ROM.sv" "" { Text "C:/Users/armin/OneDrive/Documents/ARMINx8/arch/instr_ROM.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1679874695056 "|top_level|instr_ROM:IF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:Ctrl " "Elaborating entity \"Control\" for hierarchy \"Control:Ctrl\"" {  } { { "top_level.sv" "Ctrl" { Text "C:/Users/armin/OneDrive/Documents/ARMINx8/arch/top_level.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679874695056 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 Control.sv(66) " "Verilog HDL assignment warning at Control.sv(66): truncated value with size 6 to match size of target (4)" {  } { { "Control.sv" "" { Text "C:/Users/armin/OneDrive/Documents/ARMINx8/arch/Control.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679874695057 "|top_level|Control:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 Control.sv(71) " "Verilog HDL assignment warning at Control.sv(71): truncated value with size 6 to match size of target (4)" {  } { { "Control.sv" "" { Text "C:/Users/armin/OneDrive/Documents/ARMINx8/arch/Control.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679874695057 "|top_level|Control:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 Control.sv(76) " "Verilog HDL assignment warning at Control.sv(76): truncated value with size 6 to match size of target (4)" {  } { { "Control.sv" "" { Text "C:/Users/armin/OneDrive/Documents/ARMINx8/arch/Control.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679874695057 "|top_level|Control:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 Control.sv(81) " "Verilog HDL assignment warning at Control.sv(81): truncated value with size 6 to match size of target (4)" {  } { { "Control.sv" "" { Text "C:/Users/armin/OneDrive/Documents/ARMINx8/arch/Control.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679874695057 "|top_level|Control:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Control.sv(33) " "Verilog HDL Case Statement warning at Control.sv(33): incomplete case statement has no default case item" {  } { { "Control.sv" "" { Text "C:/Users/armin/OneDrive/Documents/ARMINx8/arch/Control.sv" 33 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1679874695057 "|top_level|Control:Ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:RF " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:RF\"" {  } { { "top_level.sv" "RF" { Text "C:/Users/armin/OneDrive/Documents/ARMINx8/arch/top_level.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679874695057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU " "Elaborating entity \"alu\" for hierarchy \"alu:ALU\"" {  } { { "top_level.sv" "ALU" { Text "C:/Users/armin/OneDrive/Documents/ARMINx8/arch/top_level.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679874695059 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.sv(28) " "Verilog HDL assignment warning at alu.sv(28): truncated value with size 32 to match size of target (8)" {  } { { "alu.sv" "" { Text "C:/Users/armin/OneDrive/Documents/ARMINx8/arch/alu.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679874695060 "|top_level|alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dat_mem dat_mem:dm1 " "Elaborating entity \"dat_mem\" for hierarchy \"dat_mem:dm1\"" {  } { { "top_level.sv" "dm1" { Text "C:/Users/armin/OneDrive/Documents/ARMINx8/arch/top_level.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679874695060 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dat_mem:dm1\|core " "RAM logic \"dat_mem:dm1\|core\" is uninferred due to asynchronous read logic" {  } { { "dat_mem.sv" "core" { Text "C:/Users/armin/OneDrive/Documents/ARMINx8/arch/dat_mem.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1679874695264 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1679874695264 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/armin/OneDrive/Documents/ARMINx8/arch/db/top_level.ram0_instr_ROM_8ff220a8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/armin/OneDrive/Documents/ARMINx8/arch/db/top_level.ram0_instr_ROM_8ff220a8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1679874695287 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1679874696080 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679874696679 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/armin/OneDrive/Documents/ARMINx8/arch/output_files/top_level.map.smsg " "Generated suppressed messages file C:/Users/armin/OneDrive/Documents/ARMINx8/arch/output_files/top_level.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679874698400 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679874698541 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679874698541 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3515 " "Implemented 3515 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679874698710 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679874698710 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3512 " "Implemented 3512 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679874698710 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679874698710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4909 " "Peak virtual memory: 4909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679874698722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 26 16:51:38 2023 " "Processing ended: Sun Mar 26 16:51:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679874698722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679874698722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679874698722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679874698722 ""}
