{
  "fileIDs": {
      "1": "/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v",
      "2": "/nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/rtl/ring_counter.v"
  },
  "hierTree": [
      {
          "file": "2",
          "language": "SystemVerilog",
          "line": 7,
          "ports": [
              {
                  "direction": "Input",
                  "name": "clock0",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "reset",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "loopback_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "counter_in",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "loopback_error",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "out",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              }
          ],
          "topModule": "ring_counter"
      }
  ],
  "modules": null
}
