 
****************************************
Report : timing
        -path full_clock_expanded
        -delay min
        -max_paths 50
        -sort_by slack
Design : cal_phase
Version: L-2016.03-SP1
Date   : Sun Nov 28 21:28:00 2021
****************************************

Operating Conditions: ssg0p81v125c   Library: tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
Wire Load Model Mode: segmented

  Startpoint: ph_now_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ph_last_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_cal_phase_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  ph_now_reg_7_/CP (DFCNQD1BWP7T35P140)                   0.00       2.00 r
  ph_now_reg_7_/Q (DFCNQD1BWP7T35P140)                    0.14       2.14 f
  ph_last_reg_7_/D (DFCNQD1BWP7T35P140)                   0.00       2.14 f
  data arrival time                                                  2.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  ph_last_reg_7_/CP (DFCNQD1BWP7T35P140)                  0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.94


  Startpoint: cordic/finish_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ph_vld_dly1_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_cordic_int_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cordic_int_2 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cordic_int_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_dotVn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_dotVn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_2 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_phase_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_phase_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  dotVn              ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_vn             ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  cordic/finish_reg/CP (DFCNQD1BWP7T35P140)               0.00       2.00 r
  cordic/finish_reg/Q (DFCNQD1BWP7T35P140)                0.14       2.14 f
  cordic/res_vld (cordic_int)                             0.00       2.14 f
  ph_vld_dly1_reg/D (DFCNQD1BWP7T35P140)                  0.00       2.14 f
  data arrival time                                                  2.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  ph_vld_dly1_reg/CP (DFCNQD1BWP7T35P140)                 0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.94


  Startpoint: ph_vld_dly1_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_last_vld_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_cordic_int_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cordic_int_2 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cordic_int_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_dotVn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_dotVn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_2 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_phase_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_phase_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  dotVn              ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_vn             ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  ph_vld_dly1_reg/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  ph_vld_dly1_reg/Q (DFCNQD1BWP7T35P140)                  0.14       2.14 f
  res_last_vld_reg/D (DFCNQD1BWP7T35P140)                 0.00       2.14 f
  data arrival time                                                  2.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  res_last_vld_reg/CP (DFCNQD1BWP7T35P140)                0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.94


  Startpoint: cordic/res_rg_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ph_now_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_cordic_int_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  cordic/res_rg_reg_7_/CP (DFCNQD1BWP7T35P140)            0.00       2.00 r
  cordic/res_rg_reg_7_/Q (DFCNQD1BWP7T35P140)             0.14       2.14 f
  cordic/res[7] (cordic_int)                              0.00       2.14 f
  ph_now_reg_7_/D (DFCNQD1BWP7T35P140)                    0.00       2.14 f
  data arrival time                                                  2.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  ph_now_reg_7_/CP (DFCNQD1BWP7T35P140)                   0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.94


  Startpoint: ph_now_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ph_last_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_cal_phase_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  ph_now_reg_0_/CP (DFCNQD1BWP7T35P140)                   0.00       2.00 r
  ph_now_reg_0_/Q (DFCNQD1BWP7T35P140)                    0.14       2.14 f
  ph_last_reg_0_/D (DFCNQD1BWP7T35P140)                   0.00       2.14 f
  data arrival time                                                  2.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  ph_last_reg_0_/CP (DFCNQD1BWP7T35P140)                  0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.93


  Startpoint: cordic/res_rg_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ph_now_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_cordic_int_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  cordic/res_rg_reg_0_/CP (DFCNQD1BWP7T35P140)            0.00       2.00 r
  cordic/res_rg_reg_0_/Q (DFCNQD1BWP7T35P140)             0.14       2.14 f
  cordic/res[0] (cordic_int)                              0.00       2.14 f
  ph_now_reg_0_/D (DFCNQD1BWP7T35P140)                    0.00       2.14 f
  data arrival time                                                  2.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  ph_now_reg_0_/CP (DFCNQD1BWP7T35P140)                   0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.93


  Startpoint: cordic/res_rg_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ph_now_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_cordic_int_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  cordic/res_rg_reg_6_/CP (DFCNQD1BWP7T35P140)            0.00       2.00 r
  cordic/res_rg_reg_6_/Q (DFCNQD1BWP7T35P140)             0.14       2.14 f
  cordic/res[6] (cordic_int)                              0.00       2.14 f
  ph_now_reg_6_/D (DFCNQD1BWP7T35P140)                    0.00       2.14 f
  data arrival time                                                  2.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  ph_now_reg_6_/CP (DFCNQD1BWP7T35P140)                   0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.93


  Startpoint: cordic/res_rg_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ph_now_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_cordic_int_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  cordic/res_rg_reg_5_/CP (DFCNQD1BWP7T35P140)            0.00       2.00 r
  cordic/res_rg_reg_5_/Q (DFCNQD1BWP7T35P140)             0.14       2.14 f
  cordic/res[5] (cordic_int)                              0.00       2.14 f
  ph_now_reg_5_/D (DFCNQD1BWP7T35P140)                    0.00       2.14 f
  data arrival time                                                  2.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  ph_now_reg_5_/CP (DFCNQD1BWP7T35P140)                   0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.93


  Startpoint: cordic/res_rg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ph_now_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_cordic_int_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  cordic/res_rg_reg_4_/CP (DFCNQD1BWP7T35P140)            0.00       2.00 r
  cordic/res_rg_reg_4_/Q (DFCNQD1BWP7T35P140)             0.14       2.14 f
  cordic/res[4] (cordic_int)                              0.00       2.14 f
  ph_now_reg_4_/D (DFCNQD1BWP7T35P140)                    0.00       2.14 f
  data arrival time                                                  2.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  ph_now_reg_4_/CP (DFCNQD1BWP7T35P140)                   0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.93


  Startpoint: cordic/res_rg_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ph_now_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_cordic_int_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  cordic/res_rg_reg_3_/CP (DFCNQD1BWP7T35P140)            0.00       2.00 r
  cordic/res_rg_reg_3_/Q (DFCNQD1BWP7T35P140)             0.14       2.14 f
  cordic/res[3] (cordic_int)                              0.00       2.14 f
  ph_now_reg_3_/D (DFCNQD1BWP7T35P140)                    0.00       2.14 f
  data arrival time                                                  2.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  ph_now_reg_3_/CP (DFCNQD1BWP7T35P140)                   0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.93


  Startpoint: cordic/res_rg_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ph_now_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_cordic_int_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  cordic/res_rg_reg_2_/CP (DFCNQD1BWP7T35P140)            0.00       2.00 r
  cordic/res_rg_reg_2_/Q (DFCNQD1BWP7T35P140)             0.14       2.14 f
  cordic/res[2] (cordic_int)                              0.00       2.14 f
  ph_now_reg_2_/D (DFCNQD1BWP7T35P140)                    0.00       2.14 f
  data arrival time                                                  2.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  ph_now_reg_2_/CP (DFCNQD1BWP7T35P140)                   0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.93


  Startpoint: cordic/res_rg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ph_now_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_cordic_int_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  cordic/res_rg_reg_1_/CP (DFCNQD1BWP7T35P140)            0.00       2.00 r
  cordic/res_rg_reg_1_/Q (DFCNQD1BWP7T35P140)             0.14       2.14 f
  cordic/res[1] (cordic_int)                              0.00       2.14 f
  ph_now_reg_1_/D (DFCNQD1BWP7T35P140)                    0.00       2.14 f
  data arrival time                                                  2.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  ph_now_reg_1_/CP (DFCNQD1BWP7T35P140)                   0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.93


  Startpoint: ph_now_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ph_last_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_cal_phase_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  ph_now_reg_6_/CP (DFCNQD1BWP7T35P140)                   0.00       2.00 r
  ph_now_reg_6_/Q (DFCNQD1BWP7T35P140)                    0.14       2.14 f
  ph_last_reg_6_/D (DFCNQD1BWP7T35P140)                   0.00       2.14 f
  data arrival time                                                  2.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  ph_last_reg_6_/CP (DFCNQD1BWP7T35P140)                  0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.93


  Startpoint: ph_now_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ph_last_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_cal_phase_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  ph_now_reg_5_/CP (DFCNQD1BWP7T35P140)                   0.00       2.00 r
  ph_now_reg_5_/Q (DFCNQD1BWP7T35P140)                    0.14       2.14 f
  ph_last_reg_5_/D (DFCNQD1BWP7T35P140)                   0.00       2.14 f
  data arrival time                                                  2.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  ph_last_reg_5_/CP (DFCNQD1BWP7T35P140)                  0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.93


  Startpoint: ph_now_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ph_last_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_cal_phase_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  ph_now_reg_4_/CP (DFCNQD1BWP7T35P140)                   0.00       2.00 r
  ph_now_reg_4_/Q (DFCNQD1BWP7T35P140)                    0.14       2.14 f
  ph_last_reg_4_/D (DFCNQD1BWP7T35P140)                   0.00       2.14 f
  data arrival time                                                  2.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  ph_last_reg_4_/CP (DFCNQD1BWP7T35P140)                  0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.93


  Startpoint: ph_now_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ph_last_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_cal_phase_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  ph_now_reg_3_/CP (DFCNQD1BWP7T35P140)                   0.00       2.00 r
  ph_now_reg_3_/Q (DFCNQD1BWP7T35P140)                    0.14       2.14 f
  ph_last_reg_3_/D (DFCNQD1BWP7T35P140)                   0.00       2.14 f
  data arrival time                                                  2.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  ph_last_reg_3_/CP (DFCNQD1BWP7T35P140)                  0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.93


  Startpoint: ph_now_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ph_last_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_cal_phase_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  ph_now_reg_2_/CP (DFCNQD1BWP7T35P140)                   0.00       2.00 r
  ph_now_reg_2_/Q (DFCNQD1BWP7T35P140)                    0.14       2.14 f
  ph_last_reg_2_/D (DFCNQD1BWP7T35P140)                   0.00       2.14 f
  data arrival time                                                  2.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  ph_last_reg_2_/CP (DFCNQD1BWP7T35P140)                  0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.93


  Startpoint: ph_now_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ph_last_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_cal_phase_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  ph_now_reg_1_/CP (DFCNQD1BWP7T35P140)                   0.00       2.00 r
  ph_now_reg_1_/Q (DFCNQD1BWP7T35P140)                    0.14       2.14 f
  ph_last_reg_1_/D (DFCNQD1BWP7T35P140)                   0.00       2.14 f
  data arrival time                                                  2.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  ph_last_reg_1_/CP (DFCNQD1BWP7T35P140)                  0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.93


  Startpoint: dot/psum2_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: LastA2stZero_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_dotVn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  dotVn              ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  FloorAndWrap_8_0   ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_17_/CP (DFCNQD1BWP7T35P140)               0.00       2.00 r
  dot/psum2_reg_17_/Q (DFCNQD1BWP7T35P140)                0.14       2.14 f
  dot/FloorWrapPsum2/din[15] (FloorAndWrap_8_0)           0.00       2.14 f
  dot/FloorWrapPsum2/U16/Z (DEL025D1BWP7T35P140)          0.02       2.16 f
  dot/FloorWrapPsum2/dout[15] (FloorAndWrap_8_0)          0.00       2.16 f
  dot/psum_out2[15] (dotVn)                               0.00       2.16 f
  LastA2stZero_reg/D (DFCNQD1BWP7T35P140)                 0.00       2.16 f
  data arrival time                                                  2.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  LastA2stZero_reg/CP (DFCNQD1BWP7T35P140)                0.00       3.00 r
  library hold time                                       0.08       3.08
  data required time                                                 3.08
  --------------------------------------------------------------------------
  data required time                                                 3.08
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.92


  Startpoint: dot/psum2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum2_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_dotVn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  dotVn              ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_1_/CP (DFCNQD1BWP7T35P140)                0.00       2.00 r
  dot/psum2_reg_1_/Q (DFCNQD1BWP7T35P140)                 0.13       2.13 f
  dot/U16/ZN (ND2D1BWP7T35P140)                           0.01       2.15 r
  dot/U18/ZN (AOI21D1BWP7T35P140)                         0.02       2.16 f
  dot/psum2_reg_1_/D (DFCNQD1BWP7T35P140)                 0.00       2.16 f
  data arrival time                                                  2.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  dot/psum2_reg_1_/CP (DFCNQD1BWP7T35P140)                0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.91


  Startpoint: dot/psum1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum1_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_dotVn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  dotVn              ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum1_reg_1_/CP (DFCNQD1BWP7T35P140)                0.00       2.00 r
  dot/psum1_reg_1_/Q (DFCNQD1BWP7T35P140)                 0.13       2.13 f
  dot/U20/ZN (ND2D1BWP7T35P140)                           0.01       2.15 r
  dot/U22/ZN (AOI21D1BWP7T35P140)                         0.02       2.16 f
  dot/psum1_reg_1_/D (DFCNQD1BWP7T35P140)                 0.00       2.16 f
  data arrival time                                                  2.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  dot/psum1_reg_1_/CP (DFCNQD1BWP7T35P140)                0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.91


  Startpoint: dot/mac_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/mac_cnt_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_cordic_int_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cordic_int_2 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cordic_int_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_dotVn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_dotVn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_2 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_phase_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_phase_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  dotVn              ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_vn             ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  s_table            ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/mac_cnt_reg_0_/CP (DFCNQD1BWP7T35P140)              0.00       2.00 r
  dot/mac_cnt_reg_0_/Q (DFCNQD1BWP7T35P140)               0.15       2.15 r
  dot/U11/ZN (NR2D1BWP7T35P140)                           0.01       2.16 f
  dot/mac_cnt_reg_0_/D (DFCNQD1BWP7T35P140)               0.00       2.16 f
  data arrival time                                                  2.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  dot/mac_cnt_reg_0_/CP (DFCNQD1BWP7T35P140)              0.00       3.00 r
  library hold time                                       0.08       3.08
  data required time                                                 3.08
  --------------------------------------------------------------------------
  data required time                                                 3.08
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.91


  Startpoint: dot/finish_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/cal_en_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_cordic_int_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cordic_int_2 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cordic_int_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_dotVn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_dotVn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_2 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_phase_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_phase_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  dotVn              ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_vn             ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/finish_reg/CP (DFQD1BWP7T35P140)                    0.00       2.00 r
  dot/finish_reg/Q (DFQD1BWP7T35P140)                     0.13       2.13 f
  dot/psum_vld (dotVn)                                    0.00       2.13 f
  cordic/vld (cordic_int)                                 0.00       2.13 f
  cordic/U217/Z (OA21D0BWP7T35P140)                       0.03       2.16 f
  cordic/cal_en_reg/D (DFCNQD1BWP7T35P140)                0.00       2.16 f
  data arrival time                                                  2.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/cal_en_reg/CP (DFCNQD1BWP7T35P140)               0.00       3.00 r
  library hold time                                       0.08       3.08
  data required time                                                 3.08
  --------------------------------------------------------------------------
  data required time                                                 3.08
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.91


  Startpoint: calvn/in_vld_dly1_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: calvn/in_vld_dly2_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_cordic_int_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cordic_int_2 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cordic_int_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_dotVn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_dotVn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_2 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_phase_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_phase_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  dotVn              ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_vn             ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  calvn/in_vld_dly1_reg/CP (DFCNQD1BWP7T35P140)           0.00       2.00 r
  calvn/in_vld_dly1_reg/Q (DFCNQD1BWP7T35P140)            0.14       2.14 f
  calvn/U11/Z (AN2D0BWP7T35P140)                          0.03       2.16 f
  calvn/in_vld_dly2_reg/D (DFCNQD1BWP7T35P140)            0.00       2.16 f
  data arrival time                                                  2.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  calvn/in_vld_dly2_reg/CP (DFCNQD1BWP7T35P140)           0.00       3.00 r
  library hold time                                       0.08       3.08
  data required time                                                 3.08
  --------------------------------------------------------------------------
  data required time                                                 3.08
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.91


  Startpoint: calvn/in_vld_dly2_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/mac_en_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_cordic_int_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cordic_int_2 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cordic_int_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_dotVn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_dotVn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_2 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_phase_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_phase_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  dotVn              ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_vn             ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  calvn/in_vld_dly2_reg/CP (DFCNQD1BWP7T35P140)           0.00       2.00 r
  calvn/in_vld_dly2_reg/Q (DFCNQD1BWP7T35P140)            0.13       2.13 f
  calvn/vn_vld (cal_vn)                                   0.00       2.13 f
  dot/vn_vld (dotVn)                                      0.00       2.13 f
  dot/U110/Z (OA21D0BWP7T35P140)                          0.03       2.16 f
  dot/mac_en_reg/D (DFCNQD1BWP7T35P140)                   0.00       2.16 f
  data arrival time                                                  2.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  dot/mac_en_reg/CP (DFCNQD1BWP7T35P140)                  0.00       3.00 r
  library hold time                                       0.08       3.08
  data required time                                                 3.08
  --------------------------------------------------------------------------
  data required time                                                 3.08
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.91


  Startpoint: cordic/cal_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/cal_cnt_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_cordic_int_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cordic_int_2 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cordic_int_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_dotVn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_dotVn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_2 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_phase_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_phase_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  dotVn              ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_vn             ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  cordic/cal_cnt_reg_0_/CP (DFCNQD1BWP7T35P140)           0.00       2.00 r
  cordic/cal_cnt_reg_0_/Q (DFCNQD1BWP7T35P140)            0.15       2.15 r
  cordic/U12/ZN (NR2D1BWP7T35P140)                        0.01       2.17 f
  cordic/cal_cnt_reg_0_/D (DFCNQD1BWP7T35P140)            0.00       2.17 f
  data arrival time                                                  2.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/cal_cnt_reg_0_/CP (DFCNQD1BWP7T35P140)           0.00       3.00 r
  library hold time                                       0.08       3.08
  data required time                                                 3.08
  --------------------------------------------------------------------------
  data required time                                                 3.08
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.91


  Startpoint: dot/psum2_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum2_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_dotVn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  dotVn              ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  FloorAndWrap_8_0   ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_18_/CP (DFCNQD1BWP7T35P140)               0.00       2.00 r
  dot/psum2_reg_18_/Q (DFCNQD1BWP7T35P140)                0.13       2.13 f
  dot/U108/ZN (ND2D1BWP7T35P140)                          0.01       2.14 r
  dot/U109/ZN (XNR2D0BWP7T35P140)                         0.02       2.17 f
  dot/psum2_reg_18_/D (DFCNQD1BWP7T35P140)                0.00       2.17 f
  data arrival time                                                  2.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  dot/psum2_reg_18_/CP (DFCNQD1BWP7T35P140)               0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.90


  Startpoint: dot/psum1_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum1_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_dotVn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  dotVn              ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  FloorAndWrap_8_1   ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum1_reg_18_/CP (DFCNQD1BWP7T35P140)               0.00       2.00 r
  dot/psum1_reg_18_/Q (DFCNQD1BWP7T35P140)                0.13       2.13 f
  dot/U105/ZN (ND2D1BWP7T35P140)                          0.01       2.14 r
  dot/U106/ZN (XNR2D0BWP7T35P140)                         0.02       2.17 f
  dot/psum1_reg_18_/D (DFCNQD1BWP7T35P140)                0.00       2.17 f
  data arrival time                                                  2.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  dot/psum1_reg_18_/CP (DFCNQD1BWP7T35P140)               0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.90


  Startpoint: dot/mac_en_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/mac_cnt_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_cordic_int_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cordic_int_2 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cordic_int_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_dotVn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_dotVn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_2 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_phase_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_phase_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  dotVn              ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_vn             ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/mac_en_reg/CP (DFCNQD1BWP7T35P140)                  0.00       2.00 r
  dot/mac_en_reg/Q (DFCNQD1BWP7T35P140)                   0.14       2.14 f
  dot/U101/Z (OA21D0BWP7T35P140)                          0.03       2.17 f
  dot/mac_cnt_reg_1_/D (DFCNQD1BWP7T35P140)               0.00       2.17 f
  data arrival time                                                  2.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  dot/mac_cnt_reg_1_/CP (DFCNQD1BWP7T35P140)              0.00       3.00 r
  library hold time                                       0.08       3.08
  data required time                                                 3.08
  --------------------------------------------------------------------------
  data required time                                                 3.08
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.90


  Startpoint: cordic/cal_en_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/cal_cnt_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_cordic_int_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cordic_int_2 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cordic_int_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_dotVn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_dotVn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_2 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_phase_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_phase_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  dotVn              ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_vn             ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  cordic/cal_en_reg/CP (DFCNQD1BWP7T35P140)               0.00       2.00 r
  cordic/cal_en_reg/Q (DFCNQD1BWP7T35P140)                0.14       2.14 f
  cordic/U11/ZN (INVD1BWP7T35P140)                        0.02       2.16 r
  cordic/U22/ZN (NR2D1BWP7T35P140)                        0.01       2.17 f
  cordic/cal_cnt_reg_1_/D (DFCNQD1BWP7T35P140)            0.00       2.17 f
  data arrival time                                                  2.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/cal_cnt_reg_1_/CP (DFCNQD1BWP7T35P140)           0.00       3.00 r
  library hold time                                       0.08       3.08
  data required time                                                 3.08
  --------------------------------------------------------------------------
  data required time                                                 3.08
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.90


  Startpoint: cordic/cal_en_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/cal_cnt_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_cordic_int_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cordic_int_2 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cordic_int_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_dotVn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_dotVn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_2 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_phase_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_phase_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  dotVn              ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_vn             ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  cordic/cal_en_reg/CP (DFCNQD1BWP7T35P140)               0.00       2.00 r
  cordic/cal_en_reg/Q (DFCNQD1BWP7T35P140)                0.14       2.14 f
  cordic/U11/ZN (INVD1BWP7T35P140)                        0.02       2.16 r
  cordic/U17/ZN (NR2D1BWP7T35P140)                        0.01       2.17 f
  cordic/cal_cnt_reg_2_/D (DFCNQD1BWP7T35P140)            0.00       2.17 f
  data arrival time                                                  2.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/cal_cnt_reg_2_/CP (DFCNQD1BWP7T35P140)           0.00       3.00 r
  library hold time                                       0.08       3.08
  data required time                                                 3.08
  --------------------------------------------------------------------------
  data required time                                                 3.08
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.90


  Startpoint: dot/mac_en_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/finish_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_cordic_int_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cordic_int_2 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cordic_int_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_dotVn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_dotVn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_2 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_phase_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_phase_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  dotVn              ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_vn             ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/mac_en_reg/CP (DFCNQD1BWP7T35P140)                  0.00       2.00 r
  dot/mac_en_reg/Q (DFCNQD1BWP7T35P140)                   0.14       2.14 f
  dot/U100/Z (AN3D0BWP7T35P140)                           0.03       2.17 f
  dot/finish_reg/D (DFQD1BWP7T35P140)                     0.00       2.17 f
  data arrival time                                                  2.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  dot/finish_reg/CP (DFQD1BWP7T35P140)                    0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.89


  Startpoint: cordic/cal_en_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/nozero_flg_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_cordic_int_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cordic_int_2 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cordic_int_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_dotVn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_dotVn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_2 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_phase_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_phase_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  dotVn              ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_vn             ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  cordic/cal_en_reg/CP (DFCNQD1BWP7T35P140)               0.00       2.00 r
  cordic/cal_en_reg/Q (DFCNQD1BWP7T35P140)                0.14       2.14 r
  cordic/U499/ZN (AOI32D1BWP7T35P140)                     0.03       2.17 f
  cordic/nozero_flg_reg/D (DFSNQD1BWP7T35P140)            0.00       2.17 f
  data arrival time                                                  2.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/nozero_flg_reg/CP (DFSNQD1BWP7T35P140)           0.00       3.00 r
  library hold time                                       0.06       3.06
  data required time                                                 3.06
  --------------------------------------------------------------------------
  data required time                                                 3.06
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.89


  Startpoint: ph_now_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_last_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_cal_phase_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  ph_now_reg_0_/CP (DFCNQD1BWP7T35P140)                   0.00       2.00 r
  ph_now_reg_0_/Q (DFCNQD1BWP7T35P140)                    0.14       2.14 r
  U168/ZN (XNR2D0BWP7T35P140)                             0.03       2.17 f
  res_last_reg_0_/D (DFCNQD1BWP7T35P140)                  0.00       2.17 f
  data arrival time                                                  2.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  res_last_reg_0_/CP (DFCNQD1BWP7T35P140)                 0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.89


  Startpoint: dot/psum2_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_dotVn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  dotVn              ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  FloorAndWrap_8_0   ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_16_/CP (DFCNQD1BWP7T35P140)               0.00       2.00 r
  dot/psum2_reg_16_/Q (DFCNQD1BWP7T35P140)                0.14       2.14 f
  dot/FloorWrapPsum2/din[14] (FloorAndWrap_8_0)           0.00       2.14 f
  dot/FloorWrapPsum2/U15/Z (DEL025D1BWP7T35P140)          0.02       2.16 f
  dot/FloorWrapPsum2/dout[14] (FloorAndWrap_8_0)          0.00       2.16 f
  dot/psum_out2[14] (dotVn)                               0.00       2.16 f
  cordic/y[14] (cordic_int)                               0.00       2.16 f
  cordic/U40/ZN (INVD1BWP7T35P140)                        0.01       2.17 r
  cordic/U495/ZN (MOAI22D0BWP7T35P140)                    0.02       2.19 f
  cordic/yn_reg_18_/D (DFCNQD1BWP7T35P140)                0.00       2.19 f
  data arrival time                                                  2.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/yn_reg_18_/CP (DFCNQD1BWP7T35P140)               0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.88


  Startpoint: dot/psum2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_dotVn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  dotVn              ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  FloorAndWrap_8_0   ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_4_/CP (DFCNQD1BWP7T35P140)                0.00       2.00 r
  dot/psum2_reg_4_/Q (DFCNQD1BWP7T35P140)                 0.14       2.14 f
  dot/FloorWrapPsum2/din[2] (FloorAndWrap_8_0)            0.00       2.14 f
  dot/FloorWrapPsum2/U5/Z (DEL025D1BWP7T35P140)           0.02       2.16 f
  dot/FloorWrapPsum2/dout[2] (FloorAndWrap_8_0)           0.00       2.16 f
  dot/psum_out2[2] (dotVn)                                0.00       2.16 f
  cordic/y[2] (cordic_int)                                0.00       2.16 f
  cordic/U38/ZN (INVD1BWP7T35P140)                        0.01       2.17 r
  cordic/U496/ZN (MOAI22D0BWP7T35P140)                    0.02       2.19 f
  cordic/yn_reg_6_/D (DFCNQD1BWP7T35P140)                 0.00       2.19 f
  data arrival time                                                  2.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/yn_reg_6_/CP (DFCNQD1BWP7T35P140)                0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.88


  Startpoint: dot/psum2_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_dotVn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  dotVn              ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  FloorAndWrap_8_0   ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_3_/CP (DFCNQD1BWP7T35P140)                0.00       2.00 r
  dot/psum2_reg_3_/Q (DFCNQD1BWP7T35P140)                 0.14       2.14 f
  dot/FloorWrapPsum2/din[1] (FloorAndWrap_8_0)            0.00       2.14 f
  dot/FloorWrapPsum2/U4/Z (DEL025D1BWP7T35P140)           0.02       2.16 f
  dot/FloorWrapPsum2/dout[1] (FloorAndWrap_8_0)           0.00       2.16 f
  dot/psum_out2[1] (dotVn)                                0.00       2.16 f
  cordic/y[1] (cordic_int)                                0.00       2.16 f
  cordic/U39/ZN (INVD1BWP7T35P140)                        0.01       2.17 r
  cordic/U497/ZN (MOAI22D0BWP7T35P140)                    0.02       2.19 f
  cordic/yn_reg_5_/D (DFCNQD1BWP7T35P140)                 0.00       2.19 f
  data arrival time                                                  2.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/yn_reg_5_/CP (DFCNQD1BWP7T35P140)                0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.88


  Startpoint: dot/mac_en_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/mac_cnt_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_cordic_int_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cordic_int_2 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cordic_int_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_dotVn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_dotVn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_2 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_vn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_phase_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_cal_phase_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  dotVn              ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_vn             ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/mac_en_reg/CP (DFCNQD1BWP7T35P140)                  0.00       2.00 r
  dot/mac_en_reg/Q (DFCNQD1BWP7T35P140)                   0.14       2.14 f
  dot/U10/ZN (INVD1BWP7T35P140)                           0.02       2.16 r
  dot/U102/ZN (NR2D1BWP7T35P140)                          0.01       2.17 f
  dot/U103/Z (OA21D0BWP7T35P140)                          0.03       2.20 f
  dot/mac_cnt_reg_2_/D (DFCNQD1BWP7T35P140)               0.00       2.20 f
  data arrival time                                                  2.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  dot/mac_cnt_reg_2_/CP (DFCNQD1BWP7T35P140)              0.00       3.00 r
  library hold time                                       0.08       3.08
  data required time                                                 3.08
  --------------------------------------------------------------------------
  data required time                                                 3.08
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.88


  Startpoint: dot/psum2_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_dotVn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  dotVn              ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  FloorAndWrap_8_0   ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_2_/CP (DFCNQD1BWP7T35P140)                0.00       2.00 r
  dot/psum2_reg_2_/Q (DFCNQD1BWP7T35P140)                 0.14       2.14 f
  dot/FloorWrapPsum2/din[0] (FloorAndWrap_8_0)            0.00       2.14 f
  dot/FloorWrapPsum2/U3/Z (DEL025D1BWP7T35P140)           0.02       2.16 f
  dot/FloorWrapPsum2/dout[0] (FloorAndWrap_8_0)           0.00       2.16 f
  dot/psum_out2[0] (dotVn)                                0.00       2.16 f
  cordic/y[0] (cordic_int)                                0.00       2.16 f
  cordic/U182/Z (AO22D0BWP7T35P140)                       0.04       2.20 f
  cordic/yn_reg_4_/D (DFCNQD1BWP7T35P140)                 0.00       2.20 f
  data arrival time                                                  2.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/yn_reg_4_/CP (DFCNQD1BWP7T35P140)                0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.88


  Startpoint: dot/psum1_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_dotVn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  dotVn              ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  FloorAndWrap_8_1   ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum1_reg_2_/CP (DFCNQD1BWP7T35P140)                0.00       2.00 r
  dot/psum1_reg_2_/Q (DFCNQD1BWP7T35P140)                 0.14       2.14 f
  dot/FloorWrapPsum1/din[0] (FloorAndWrap_8_1)            0.00       2.14 f
  dot/FloorWrapPsum1/U3/Z (DEL025D1BWP7T35P140)           0.02       2.16 f
  dot/FloorWrapPsum1/dout[0] (FloorAndWrap_8_1)           0.00       2.16 f
  dot/psum_out1[0] (dotVn)                                0.00       2.16 f
  cordic/x[0] (cordic_int)                                0.00       2.16 f
  cordic/U181/Z (AO22D0BWP7T35P140)                       0.04       2.20 f
  cordic/xn_reg_4_/D (DFCNQD1BWP7T35P140)                 0.00       2.20 f
  data arrival time                                                  2.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/xn_reg_4_/CP (DFCNQD1BWP7T35P140)                0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.88


  Startpoint: dot/psum1_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_dotVn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  dotVn              ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  FloorAndWrap_8_1   ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum1_reg_3_/CP (DFCNQD1BWP7T35P140)                0.00       2.00 r
  dot/psum1_reg_3_/Q (DFCNQD1BWP7T35P140)                 0.14       2.14 f
  dot/FloorWrapPsum1/din[1] (FloorAndWrap_8_1)            0.00       2.14 f
  dot/FloorWrapPsum1/U4/Z (DEL025D1BWP7T35P140)           0.02       2.16 f
  dot/FloorWrapPsum1/dout[1] (FloorAndWrap_8_1)           0.00       2.16 f
  dot/psum_out1[1] (dotVn)                                0.00       2.16 f
  cordic/x[1] (cordic_int)                                0.00       2.16 f
  cordic/U183/Z (AO22D0BWP7T35P140)                       0.04       2.20 f
  cordic/xn_reg_5_/D (DFCNQD1BWP7T35P140)                 0.00       2.20 f
  data arrival time                                                  2.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/xn_reg_5_/CP (DFCNQD1BWP7T35P140)                0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.88


  Startpoint: dot/psum1_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_dotVn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  dotVn              ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  FloorAndWrap_8_1   ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum1_reg_8_/CP (DFCNQD1BWP7T35P140)                0.00       2.00 r
  dot/psum1_reg_8_/Q (DFCNQD1BWP7T35P140)                 0.14       2.14 f
  dot/FloorWrapPsum1/din[6] (FloorAndWrap_8_1)            0.00       2.14 f
  dot/FloorWrapPsum1/U8/Z (DEL025D1BWP7T35P140)           0.02       2.16 f
  dot/FloorWrapPsum1/dout[6] (FloorAndWrap_8_1)           0.00       2.16 f
  dot/psum_out1[6] (dotVn)                                0.00       2.16 f
  cordic/x[6] (cordic_int)                                0.00       2.16 f
  cordic/U191/Z (AO22D0BWP7T35P140)                       0.04       2.20 f
  cordic/xn_reg_10_/D (DFCNQD1BWP7T35P140)                0.00       2.20 f
  data arrival time                                                  2.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/xn_reg_10_/CP (DFCNQD1BWP7T35P140)               0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.88


  Startpoint: dot/psum1_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_dotVn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  dotVn              ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  FloorAndWrap_8_1   ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum1_reg_12_/CP (DFCNQD1BWP7T35P140)               0.00       2.00 r
  dot/psum1_reg_12_/Q (DFCNQD1BWP7T35P140)                0.14       2.14 f
  dot/FloorWrapPsum1/din[10] (FloorAndWrap_8_1)           0.00       2.14 f
  dot/FloorWrapPsum1/U1/Z (DEL025D1BWP7T35P140)           0.02       2.16 f
  dot/FloorWrapPsum1/dout[10] (FloorAndWrap_8_1)          0.00       2.16 f
  dot/psum_out1[10] (dotVn)                               0.00       2.16 f
  cordic/x[10] (cordic_int)                               0.00       2.16 f
  cordic/U200/Z (AO22D0BWP7T35P140)                       0.04       2.20 f
  cordic/xn_reg_14_/D (DFCNQD1BWP7T35P140)                0.00       2.20 f
  data arrival time                                                  2.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/xn_reg_14_/CP (DFCNQD1BWP7T35P140)               0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.88


  Startpoint: dot/psum2_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_dotVn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  dotVn              ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  FloorAndWrap_8_0   ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_6_/CP (DFCNQD1BWP7T35P140)                0.00       2.00 r
  dot/psum2_reg_6_/Q (DFCNQD1BWP7T35P140)                 0.14       2.14 f
  dot/FloorWrapPsum2/din[4] (FloorAndWrap_8_0)            0.00       2.14 f
  dot/FloorWrapPsum2/U7/Z (DEL025D1BWP7T35P140)           0.02       2.16 f
  dot/FloorWrapPsum2/dout[4] (FloorAndWrap_8_0)           0.00       2.16 f
  dot/psum_out2[4] (dotVn)                                0.00       2.16 f
  cordic/y[4] (cordic_int)                                0.00       2.16 f
  cordic/U187/Z (AO22D0BWP7T35P140)                       0.04       2.20 f
  cordic/yn_reg_8_/D (DFCNQD1BWP7T35P140)                 0.00       2.20 f
  data arrival time                                                  2.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/yn_reg_8_/CP (DFCNQD1BWP7T35P140)                0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.88


  Startpoint: dot/psum2_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_dotVn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  dotVn              ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  FloorAndWrap_8_0   ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_10_/CP (DFCNQD1BWP7T35P140)               0.00       2.00 r
  dot/psum2_reg_10_/Q (DFCNQD1BWP7T35P140)                0.14       2.14 f
  dot/FloorWrapPsum2/din[8] (FloorAndWrap_8_0)            0.00       2.14 f
  dot/FloorWrapPsum2/U10/Z (DEL025D1BWP7T35P140)          0.02       2.16 f
  dot/FloorWrapPsum2/dout[8] (FloorAndWrap_8_0)           0.00       2.16 f
  dot/psum_out2[8] (dotVn)                                0.00       2.16 f
  cordic/y[8] (cordic_int)                                0.00       2.16 f
  cordic/U196/Z (AO22D0BWP7T35P140)                       0.04       2.20 f
  cordic/yn_reg_12_/D (DFCNQD1BWP7T35P140)                0.00       2.20 f
  data arrival time                                                  2.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/yn_reg_12_/CP (DFCNQD1BWP7T35P140)               0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.88


  Startpoint: dot/psum2_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_dotVn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  dotVn              ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  FloorAndWrap_8_0   ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_14_/CP (DFCNQD1BWP7T35P140)               0.00       2.00 r
  dot/psum2_reg_14_/Q (DFCNQD1BWP7T35P140)                0.14       2.14 f
  dot/FloorWrapPsum2/din[12] (FloorAndWrap_8_0)           0.00       2.14 f
  dot/FloorWrapPsum2/U14/Z (DEL025D1BWP7T35P140)          0.02       2.16 f
  dot/FloorWrapPsum2/dout[12] (FloorAndWrap_8_0)          0.00       2.16 f
  dot/psum_out2[12] (dotVn)                               0.00       2.16 f
  cordic/y[12] (cordic_int)                               0.00       2.16 f
  cordic/U203/Z (AO22D0BWP7T35P140)                       0.04       2.20 f
  cordic/yn_reg_16_/D (DFCNQD1BWP7T35P140)                0.00       2.20 f
  data arrival time                                                  2.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/yn_reg_16_/CP (DFCNQD1BWP7T35P140)               0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.88


  Startpoint: dot/psum1_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_dotVn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  dotVn              ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  FloorAndWrap_8_1   ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum1_reg_4_/CP (DFCNQD1BWP7T35P140)                0.00       2.00 r
  dot/psum1_reg_4_/Q (DFCNQD1BWP7T35P140)                 0.14       2.14 f
  dot/FloorWrapPsum1/din[2] (FloorAndWrap_8_1)            0.00       2.14 f
  dot/FloorWrapPsum1/U2/Z (DEL025D1BWP7T35P140)           0.03       2.16 f
  dot/FloorWrapPsum1/dout[2] (FloorAndWrap_8_1)           0.00       2.16 f
  dot/psum_out1[2] (dotVn)                                0.00       2.16 f
  cordic/x[2] (cordic_int)                                0.00       2.16 f
  cordic/U184/Z (AO22D0BWP7T35P140)                       0.04       2.20 f
  cordic/xn_reg_6_/D (DFCNQD1BWP7T35P140)                 0.00       2.20 f
  data arrival time                                                  2.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/xn_reg_6_/CP (DFCNQD1BWP7T35P140)                0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.88


  Startpoint: dot/psum1_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_dotVn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  dotVn              ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  FloorAndWrap_8_1   ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum1_reg_7_/CP (DFCNQD1BWP7T35P140)                0.00       2.00 r
  dot/psum1_reg_7_/Q (DFCNQD1BWP7T35P140)                 0.14       2.14 f
  dot/FloorWrapPsum1/din[5] (FloorAndWrap_8_1)            0.00       2.14 f
  dot/FloorWrapPsum1/U7/Z (DEL025D1BWP7T35P140)           0.03       2.16 f
  dot/FloorWrapPsum1/dout[5] (FloorAndWrap_8_1)           0.00       2.16 f
  dot/psum_out1[5] (dotVn)                                0.00       2.16 f
  cordic/x[5] (cordic_int)                                0.00       2.16 f
  cordic/U189/Z (AO22D0BWP7T35P140)                       0.04       2.20 f
  cordic/xn_reg_9_/D (DFCNQD1BWP7T35P140)                 0.00       2.20 f
  data arrival time                                                  2.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/xn_reg_9_/CP (DFCNQD1BWP7T35P140)                0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.88


  Startpoint: dot/psum1_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_dotVn_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  dotVn              ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  FloorAndWrap_8_1   ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum1_reg_11_/CP (DFCNQD1BWP7T35P140)               0.00       2.00 r
  dot/psum1_reg_11_/Q (DFCNQD1BWP7T35P140)                0.14       2.14 f
  dot/FloorWrapPsum1/din[9] (FloorAndWrap_8_1)            0.00       2.14 f
  dot/FloorWrapPsum1/U11/Z (DEL025D1BWP7T35P140)          0.03       2.16 f
  dot/FloorWrapPsum1/dout[9] (FloorAndWrap_8_1)           0.00       2.16 f
  dot/psum_out1[9] (dotVn)                                0.00       2.16 f
  cordic/x[9] (cordic_int)                                0.00       2.16 f
  cordic/U198/Z (AO22D0BWP7T35P140)                       0.04       2.20 f
  cordic/xn_reg_13_/D (DFCNQD1BWP7T35P140)                0.00       2.20 f
  data arrival time                                                  2.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/xn_reg_13_/CP (DFCNQD1BWP7T35P140)               0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.88


  Startpoint: dot/psum2_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_dotVn_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  dotVn              ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  FloorAndWrap_8_0   ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cordic_int         ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  cal_phase          ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_5_/CP (DFCNQD1BWP7T35P140)                0.00       2.00 r
  dot/psum2_reg_5_/Q (DFCNQD1BWP7T35P140)                 0.14       2.14 f
  dot/FloorWrapPsum2/din[3] (FloorAndWrap_8_0)            0.00       2.14 f
  dot/FloorWrapPsum2/U6/Z (DEL025D1BWP7T35P140)           0.03       2.16 f
  dot/FloorWrapPsum2/dout[3] (FloorAndWrap_8_0)           0.00       2.16 f
  dot/psum_out2[3] (dotVn)                                0.00       2.16 f
  cordic/y[3] (cordic_int)                                0.00       2.16 f
  cordic/U186/Z (AO22D0BWP7T35P140)                       0.04       2.20 f
  cordic/yn_reg_7_/D (DFCNQD1BWP7T35P140)                 0.00       2.20 f
  data arrival time                                                  2.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/yn_reg_7_/CP (DFCNQD1BWP7T35P140)                0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.88


1
