Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'ALUOp' [C:/Users/akiye/OneDrive/Documents/Class Notes/EECS31L/Labs/lab5/lab5.srcs/sources_1/new/processor.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ALUController
Compiling module xil_defaultlib.FlipFlop
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALU_32
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.tb_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_processor_behav
