<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/AMDKernelCodeT.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">AMDKernelCodeT.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;cstdint&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AMDKernelCodeT.h:</div>
<div class="dyncontent">
<div class="center"><img src="AMDKernelCodeT_8h__incl.png" border="0" usemap="#lib_2Target_2AMDGPU_2AMDKernelCodeT_8h" alt=""/></div>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="AMDKernelCodeT_8h__dep__incl.png" border="0" usemap="#lib_2Target_2AMDGPU_2AMDKernelCodeT_8hdep" alt=""/></div>
</div>
</div>
<p><a href="AMDKernelCodeT_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhsa__dim3__s.html">hsa_dim3_s</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhsa__ext__control__directives__s.html">hsa_ext_control_directives_s</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The hsa_ext_control_directives_t specifies the values for the HSAIL control directives.  <a href="structhsa__ext__control__directives__s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structamd__kernel__code__t.html">amd_kernel_code_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMD Kernel Code Object (<a class="el" href="structamd__kernel__code__t.html" title="AMD Kernel Code Object (amd_kernel_code_t).">amd_kernel_code_t</a>).  <a href="structamd__kernel__code__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a55f074fb1bd8c82ae322608be62ca00b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDKernelCodeT_8h.html#a55f074fb1bd8c82ae322608be62ca00b">AMD_HSA_BITS_SET</a>(dst,  mask,  <a class="el" href="lib_2Target_2SystemZ_2README_8txt.html#accaf4e23f4ffc792355e64dcb9af2c96">val</a>)</td></tr>
<tr class="separator:a55f074fb1bd8c82ae322608be62ca00b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64fecf0743025c2d34abf67a45fff9e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDKernelCodeT_8h.html#a64fecf0743025c2d34abf67a45fff9e9">AMD_HSA_BITS_GET</a>(src,  mask)&#160;&#160;&#160;((src &amp; mask) &gt;&gt; mask ## _SHIFT)                                             \</td></tr>
<tr class="separator:a64fecf0743025c2d34abf67a45fff9e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a143c7c845aca213614c1d79b65c35a0c"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDKernelCodeT_8h.html#a143c7c845aca213614c1d79b65c35a0c">hsa_powertwo8_t</a></td></tr>
<tr class="separator:a143c7c845aca213614c1d79b65c35a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acae74c64928dde56b8d1faad25879203"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classuint32__t.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDKernelCodeT_8h.html#acae74c64928dde56b8d1faad25879203">hsa_ext_code_kind_t</a></td></tr>
<tr class="separator:acae74c64928dde56b8d1faad25879203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d058e43da41c147915dbe70cace9947"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDKernelCodeT_8h.html#a4d058e43da41c147915dbe70cace9947">hsa_ext_brig_profile8_t</a></td></tr>
<tr class="separator:a4d058e43da41c147915dbe70cace9947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5030b76e1c72556f42a7dc7eebab16df"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDKernelCodeT_8h.html#a5030b76e1c72556f42a7dc7eebab16df">hsa_ext_brig_machine_model8_t</a></td></tr>
<tr class="separator:a5030b76e1c72556f42a7dc7eebab16df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a366dea916dc7cec2954369e132e395e3"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDKernelCodeT_8h.html#a366dea916dc7cec2954369e132e395e3">hsa_ext_control_directive_present64_t</a></td></tr>
<tr class="separator:a366dea916dc7cec2954369e132e395e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af05e7b6c47e7baac1cc9fb203047f168"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDKernelCodeT_8h.html#af05e7b6c47e7baac1cc9fb203047f168">hsa_ext_exception_kind16_t</a></td></tr>
<tr class="separator:af05e7b6c47e7baac1cc9fb203047f168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb2b662521c2d1056eec8dfd45fbb960"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classuint32__t.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDKernelCodeT_8h.html#aeb2b662521c2d1056eec8dfd45fbb960">hsa_ext_code_kind32_t</a></td></tr>
<tr class="separator:aeb2b662521c2d1056eec8dfd45fbb960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae460d1df8c508a9c889d4550ea4eea30"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structhsa__dim3__s.html">hsa_dim3_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDKernelCodeT_8h.html#ae460d1df8c508a9c889d4550ea4eea30">hsa_dim3_t</a></td></tr>
<tr class="separator:ae460d1df8c508a9c889d4550ea4eea30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6f7fe254e2d6abbd59002e212bdb7eb"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classuint32__t.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDKernelCodeT_8h.html#ae6f7fe254e2d6abbd59002e212bdb7eb">amd_code_version32_t</a></td></tr>
<tr class="memdesc:ae6f7fe254e2d6abbd59002e212bdb7eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">The version of the amd_*_code_t struct.  <a href="AMDKernelCodeT_8h.html#ae6f7fe254e2d6abbd59002e212bdb7eb">More...</a><br /></td></tr>
<tr class="separator:ae6f7fe254e2d6abbd59002e212bdb7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97e20abd21524281734e8e54c450e533"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDKernelCodeT_8h.html#a97e20abd21524281734e8e54c450e533">amd_compute_pgm_resource_register64_t</a></td></tr>
<tr class="memdesc:a97e20abd21524281734e8e54c450e533"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shader program settings for CS.  <a href="AMDKernelCodeT_8h.html#a97e20abd21524281734e8e54c450e533">More...</a><br /></td></tr>
<tr class="separator:a97e20abd21524281734e8e54c450e533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadf1021c85c59f85c7909edff140b35f"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classuint32__t.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDKernelCodeT_8h.html#aadf1021c85c59f85c7909edff140b35f">amd_code_property32_t</a></td></tr>
<tr class="memdesc:aadf1021c85c59f85c7909edff140b35f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Every amd_*_code_t has the following properties, which are composed of a number of bit fields.  <a href="AMDKernelCodeT_8h.html#aadf1021c85c59f85c7909edff140b35f">More...</a><br /></td></tr>
<tr class="separator:aadf1021c85c59f85c7909edff140b35f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea4f3ae95cc082cd39e20252669439b7"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structhsa__ext__control__directives__s.html">hsa_ext_control_directives_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDKernelCodeT_8h.html#aea4f3ae95cc082cd39e20252669439b7">hsa_ext_control_directives_t</a></td></tr>
<tr class="memdesc:aea4f3ae95cc082cd39e20252669439b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">The hsa_ext_control_directives_t specifies the values for the HSAIL control directives.  <a href="AMDKernelCodeT_8h.html#aea4f3ae95cc082cd39e20252669439b7">More...</a><br /></td></tr>
<tr class="separator:aea4f3ae95cc082cd39e20252669439b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ae0a539ce066ecdaeb8fd26091e12b336"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDKernelCodeT_8h.html#ae0a539ce066ecdaeb8fd26091e12b336">amd_code_version_t</a> { <a class="el" href="AMDKernelCodeT_8h.html#ae0a539ce066ecdaeb8fd26091e12b336a6c291e866c521c3eba69c3216b486087">AMD_CODE_VERSION_MAJOR</a> = 0, 
<a class="el" href="AMDKernelCodeT_8h.html#ae0a539ce066ecdaeb8fd26091e12b336a43203d2c5bc25c8d0c47376a51ab91c2">AMD_CODE_VERSION_MINOR</a> = 1
 }</td></tr>
<tr class="separator:ae0a539ce066ecdaeb8fd26091e12b336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a270d9c0c715e4ee0049a0f0f8b8e4818"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDKernelCodeT_8h.html#a270d9c0c715e4ee0049a0f0f8b8e4818">amd_element_byte_size_t</a> { <a class="el" href="AMDKernelCodeT_8h.html#a270d9c0c715e4ee0049a0f0f8b8e4818a7d41051b5da7ede77cf34713de4cf74c">AMD_ELEMENT_2_BYTES</a> = 0, 
<a class="el" href="AMDKernelCodeT_8h.html#a270d9c0c715e4ee0049a0f0f8b8e4818ae0f97dbcbbaa93219f9f3adb0a70abfd">AMD_ELEMENT_4_BYTES</a> = 1, 
<a class="el" href="AMDKernelCodeT_8h.html#a270d9c0c715e4ee0049a0f0f8b8e4818a0ff72d5be374664bbdbd1c6fdc45cdca">AMD_ELEMENT_8_BYTES</a> = 2, 
<a class="el" href="AMDKernelCodeT_8h.html#a270d9c0c715e4ee0049a0f0f8b8e4818aa636828001d1284b46d851f62f3108cb">AMD_ELEMENT_16_BYTES</a> = 3
 }</td></tr>
<tr class="memdesc:a270d9c0c715e4ee0049a0f0f8b8e4818"><td class="mdescLeft">&#160;</td><td class="mdescRight">The values used to define the number of bytes to use for the swizzle element size.  <a href="AMDKernelCodeT_8h.html#a270d9c0c715e4ee0049a0f0f8b8e4818">More...</a><br /></td></tr>
<tr class="separator:a270d9c0c715e4ee0049a0f0f8b8e4818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae598a8419230cf7b6ff36928295c4246"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246">amd_code_property_mask_t</a> { <br />
&#160;&#160;<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246aa9b24b5ba7b3208c2530ad4f78ec8353">AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER_SHIFT</a> = 0, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246aacdab8a5f1735640cf5d659720ffc8b7">AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER_WIDTH</a> = 1, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a7cefc416436567400a8abbd377de41d2">AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER</a> = ((1 &lt;&lt; AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER_WIDTH) - 1) &lt;&lt; AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER_SHIFT, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a7b6d6ad902769b8318c27ad4636c6967">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR_SHIFT</a> = 1, 
<br />
&#160;&#160;<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a47ef8f1948c141b79bd6c4b1eeb03784">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR_WIDTH</a> = 1, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246aad601a1b1c8d7a7a4352f998439c66d2">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR</a> = ((1 &lt;&lt; AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR_WIDTH) - 1) &lt;&lt; AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR_SHIFT, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a8f3a2f69047cf8f5f297c2d7e0d0941f">AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR_SHIFT</a> = 2, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ace5ca8a346ec04aa8197ff027d55bb9e">AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR_WIDTH</a> = 1, 
<br />
&#160;&#160;<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a6f729ccbde86c027e2ecc7aae6fca779">AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR</a> = ((1 &lt;&lt; AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR_WIDTH) - 1) &lt;&lt; AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR_SHIFT, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246acc3fb4af63efc501df94ee8759a78b55">AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR_SHIFT</a> = 3, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a2e15d4a4c6c4b798a9ba7736c6d791d9">AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR_WIDTH</a> = 1, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a6ca3d67dde824e80e4f92bb20509e317">AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR</a> = ((1 &lt;&lt; AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR_WIDTH) - 1) &lt;&lt; AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR_SHIFT, 
<br />
&#160;&#160;<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a59d9c3f041c1550feaf2521f7338c79d">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID_SHIFT</a> = 4, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246adc07aa88994658d3383ab1c1184ef5c7">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID_WIDTH</a> = 1, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a3819144ccb78f8a08fc94c3028ffcb32">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID</a> = ((1 &lt;&lt; AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID_WIDTH) - 1) &lt;&lt; AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID_SHIFT, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a6a1b58bd21b5d075253bb4dc213cf73b">AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT_SHIFT</a> = 5, 
<br />
&#160;&#160;<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ad52c37bbca90e161d1b3b1df94108422">AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT_WIDTH</a> = 1, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ad7caeeeb9f3223ba4fba2642062de409">AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT</a> = ((1 &lt;&lt; AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT_WIDTH) - 1) &lt;&lt; AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT_SHIFT, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a48e4021707df966d8588a80e97b71d69">AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE_SHIFT</a> = 6, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246aeefff85d6966a20a001714f6ac123cd2">AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE_WIDTH</a> = 1, 
<br />
&#160;&#160;<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a7665218d8d36f97e9f0d0d87a91e8a1f">AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE</a> = ((1 &lt;&lt; AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE_WIDTH) - 1) &lt;&lt; AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE_SHIFT, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a1a91efbfcaa99fe350965fddde5b36f9">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X_SHIFT</a> = 7, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246af3d28029b657255d36de3fdfb4188402">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X_WIDTH</a> = 1, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a87e116ddf5d7602a5ae6bf059cc7fbc3">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X</a> = ((1 &lt;&lt; AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X_WIDTH) - 1) &lt;&lt; AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X_SHIFT, 
<br />
&#160;&#160;<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a3cbc53e7c30fa32042819476dbda2e14">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y_SHIFT</a> = 8, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a7febfbd93d4c1e534d096f03ffc29893">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y_WIDTH</a> = 1, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a1eee5c605630be0302fb537f7a414c7a">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y</a> = ((1 &lt;&lt; AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y_WIDTH) - 1) &lt;&lt; AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y_SHIFT, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ad2334770fc453bbc31d0d054d4d2d104">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z_SHIFT</a> = 9, 
<br />
&#160;&#160;<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246abc09f7a5e5bb9a1ab4035faa22349e99">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z_WIDTH</a> = 1, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ac6cbc3eb9efc8551a092b4aae54cc45f">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z</a> = ((1 &lt;&lt; AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z_WIDTH) - 1) &lt;&lt; AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z_SHIFT, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246aa1de625f4ad9a0950352684062db52a5">AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32_SHIFT</a> = 10, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a5edd8469530fcc17c9152c202f779296">AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32_WIDTH</a> = 1, 
<br />
&#160;&#160;<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a4200f12482783591d83e8aed3f066c1a">AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32</a> = ((1 &lt;&lt; AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32_WIDTH) - 1) &lt;&lt; AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32_SHIFT, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ad4f0f85484d0d316b300e971dc236dae">AMD_CODE_PROPERTY_RESERVED1_SHIFT</a> = 11, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a3979ab1241cd9f206314a6a8cc7a57ab">AMD_CODE_PROPERTY_RESERVED1_WIDTH</a> = 5, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a2d117aa24dddea207ed0e486f5a6a907">AMD_CODE_PROPERTY_RESERVED1</a> = ((1 &lt;&lt; AMD_CODE_PROPERTY_RESERVED1_WIDTH) - 1) &lt;&lt; AMD_CODE_PROPERTY_RESERVED1_SHIFT, 
<br />
&#160;&#160;<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246abb2410847a3e8cd98c26efc0e382c95d">AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS_SHIFT</a> = 16, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a71801265960a6930a2caeaf3e49dc553">AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS_WIDTH</a> = 1, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a768d6e5c0e02ae73a1217789cb612b40">AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS</a> = ((1 &lt;&lt; AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS_WIDTH) - 1) &lt;&lt; AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS_SHIFT, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a3bee9be42329399cee1f570358daa8d3">AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE_SHIFT</a> = 17, 
<br />
&#160;&#160;<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a377d96a4e2b2185fd66cd14744a44e3b">AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE_WIDTH</a> = 2, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a67cf600a1059cf2e88d3fd31d9ec7e2f">AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE</a> = ((1 &lt;&lt; AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE_WIDTH) - 1) &lt;&lt; AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE_SHIFT, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a720dff45724985252b3c13ad3c214256">AMD_CODE_PROPERTY_IS_PTR64_SHIFT</a> = 19, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a21503201833dac1d4544d13d9b4cd488">AMD_CODE_PROPERTY_IS_PTR64_WIDTH</a> = 1, 
<br />
&#160;&#160;<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ada58dda78d0ca98dbac61b813b12b704">AMD_CODE_PROPERTY_IS_PTR64</a> = ((1 &lt;&lt; AMD_CODE_PROPERTY_IS_PTR64_WIDTH) - 1) &lt;&lt; AMD_CODE_PROPERTY_IS_PTR64_SHIFT, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a28a75ca1415ef6ebd7cd3defa9f89f04">AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK_SHIFT</a> = 20, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a54fc8ea8bf4e2e3a86176aab4ac1577b">AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK_WIDTH</a> = 1, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ae2cf9305ae9bb7d01a81a370bdd9a6c1">AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK</a> = ((1 &lt;&lt; AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK_WIDTH) - 1) &lt;&lt; AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK_SHIFT, 
<br />
&#160;&#160;<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246afb3e43726e3a08fe3471fa527f50f4f7">AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED_SHIFT</a> = 21, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ace47118c58a5be160e594545d90bedc7">AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED_WIDTH</a> = 1, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a6fff844a3c973d3cfa14656d7f3c326e">AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED</a> = ((1 &lt;&lt; AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED_WIDTH) - 1) &lt;&lt; AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED_SHIFT, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246af3953162d167b76545ccb764b6ca531c">AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED_SHIFT</a> = 22, 
<br />
&#160;&#160;<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246adc6248a9791ef5fdd669c0ca8d45e174">AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED_WIDTH</a> = 1, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ab35b1d12c35be273d4bf39fdcb022a79">AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED</a> = ((1 &lt;&lt; AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED_WIDTH) - 1) &lt;&lt; AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED_SHIFT, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a6bcf042fabaa38ef83f5898bded03d42">AMD_CODE_PROPERTY_RESERVED2_SHIFT</a> = 23, 
<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a30c9022fa5b98afdd1f81c7d61193945">AMD_CODE_PROPERTY_RESERVED2_WIDTH</a> = 9, 
<br />
&#160;&#160;<a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a6b9c704abdfa673ece12d9803e3b3ac6">AMD_CODE_PROPERTY_RESERVED2</a> = ((1 &lt;&lt; AMD_CODE_PROPERTY_RESERVED2_WIDTH) - 1) &lt;&lt; AMD_CODE_PROPERTY_RESERVED2_SHIFT
<br />
 }</td></tr>
<tr class="separator:ae598a8419230cf7b6ff36928295c4246"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a64fecf0743025c2d34abf67a45fff9e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64fecf0743025c2d34abf67a45fff9e9">&#9670;&nbsp;</a></span>AMD_HSA_BITS_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AMD_HSA_BITS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">src, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mask&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((src &amp; mask) &gt;&gt; mask ## _SHIFT)                                             \</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00048">48</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a id="a55f074fb1bd8c82ae322608be62ca00b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55f074fb1bd8c82ae322608be62ca00b">&#9670;&nbsp;</a></span>AMD_HSA_BITS_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AMD_HSA_BITS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dst, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mask, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="lib_2Target_2SystemZ_2README_8txt.html#accaf4e23f4ffc792355e64dcb9af2c96">val</a>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  dst &amp;= (~(1 &lt;&lt; <a class="code" href="namespaceshuffles.html#a6abf8a645bd24dfb42085db9672ac39a">mask</a> ## _SHIFT) &amp; ~<a class="code" href="namespaceshuffles.html#a6abf8a645bd24dfb42085db9672ac39a">mask</a>);                                     \</div>
<div class="line">  dst |= (((<a class="code" href="lib_2Target_2SystemZ_2README_8txt.html#accaf4e23f4ffc792355e64dcb9af2c96">val</a>) &lt;&lt; <a class="code" href="namespaceshuffles.html#a6abf8a645bd24dfb42085db9672ac39a">mask</a> ## _SHIFT) &amp; <a class="code" href="namespaceshuffles.html#a6abf8a645bd24dfb42085db9672ac39a">mask</a>)</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00043">43</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="aadf1021c85c59f85c7909edff140b35f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadf1021c85c59f85c7909edff140b35f">&#9670;&nbsp;</a></span>amd_code_property32_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classuint32__t.html">uint32_t</a> <a class="el" href="AMDKernelCodeT_8h.html#aadf1021c85c59f85c7909edff140b35f">amd_code_property32_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Every amd_*_code_t has the following properties, which are composed of a number of bit fields. </p>
<p>Every bit field has a mask (AMD_CODE_PROPERTY_*), bit width (AMD_CODE_PROPERTY_*_WIDTH, and bit shift amount (AMD_CODE_PROPERTY_*_SHIFT) for convenient access. Unused bits must be 0.</p>
<p>(Note that bit fields cannot be used as their layout is implementation defined in the C standard and so cannot be used to specify an ABI) </p>

<p class="definition">Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00072">72</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a id="ae6f7fe254e2d6abbd59002e212bdb7eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6f7fe254e2d6abbd59002e212bdb7eb">&#9670;&nbsp;</a></span>amd_code_version32_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classuint32__t.html">uint32_t</a> <a class="el" href="AMDKernelCodeT_8h.html#ae6f7fe254e2d6abbd59002e212bdb7eb">amd_code_version32_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The version of the amd_*_code_t struct. </p>
<p>Minor versions must be backward compatible. </p>

<p class="definition">Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00036">36</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a id="a97e20abd21524281734e8e54c450e533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97e20abd21524281734e8e54c450e533">&#9670;&nbsp;</a></span>amd_compute_pgm_resource_register64_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="el" href="AMDKernelCodeT_8h.html#a97e20abd21524281734e8e54c450e533">amd_compute_pgm_resource_register64_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shader program settings for CS. </p>
<p>Contains COMPUTE_PGM_RSRC1 and COMPUTE_PGM_RSRC2 registers. </p>

<p class="definition">Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00062">62</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a id="ae460d1df8c508a9c889d4550ea4eea30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae460d1df8c508a9c889d4550ea4eea30">&#9670;&nbsp;</a></span>hsa_dim3_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structhsa__dim3__s.html">hsa_dim3_s</a> <a class="el" href="AMDKernelCodeT_8h.html#ae460d1df8c508a9c889d4550ea4eea30">hsa_dim3_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5030b76e1c72556f42a7dc7eebab16df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5030b76e1c72556f42a7dc7eebab16df">&#9670;&nbsp;</a></span>hsa_ext_brig_machine_model8_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint8_t <a class="el" href="AMDKernelCodeT_8h.html#a5030b76e1c72556f42a7dc7eebab16df">hsa_ext_brig_machine_model8_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00023">23</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a id="a4d058e43da41c147915dbe70cace9947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d058e43da41c147915dbe70cace9947">&#9670;&nbsp;</a></span>hsa_ext_brig_profile8_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint8_t <a class="el" href="AMDKernelCodeT_8h.html#a4d058e43da41c147915dbe70cace9947">hsa_ext_brig_profile8_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00022">22</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a id="aeb2b662521c2d1056eec8dfd45fbb960"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb2b662521c2d1056eec8dfd45fbb960">&#9670;&nbsp;</a></span>hsa_ext_code_kind32_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classuint32__t.html">uint32_t</a> <a class="el" href="AMDKernelCodeT_8h.html#aeb2b662521c2d1056eec8dfd45fbb960">hsa_ext_code_kind32_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00026">26</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a id="acae74c64928dde56b8d1faad25879203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acae74c64928dde56b8d1faad25879203">&#9670;&nbsp;</a></span>hsa_ext_code_kind_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classuint32__t.html">uint32_t</a> <a class="el" href="AMDKernelCodeT_8h.html#acae74c64928dde56b8d1faad25879203">hsa_ext_code_kind_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00021">21</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a id="a366dea916dc7cec2954369e132e395e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a366dea916dc7cec2954369e132e395e3">&#9670;&nbsp;</a></span>hsa_ext_control_directive_present64_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="el" href="AMDKernelCodeT_8h.html#a366dea916dc7cec2954369e132e395e3">hsa_ext_control_directive_present64_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00024">24</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a id="aea4f3ae95cc082cd39e20252669439b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea4f3ae95cc082cd39e20252669439b7">&#9670;&nbsp;</a></span>hsa_ext_control_directives_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structhsa__ext__control__directives__s.html">hsa_ext_control_directives_s</a> <a class="el" href="AMDKernelCodeT_8h.html#aea4f3ae95cc082cd39e20252669439b7">hsa_ext_control_directives_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The hsa_ext_control_directives_t specifies the values for the HSAIL control directives. </p>
<p>These control how the finalizer generates code. This struct is used both as an argument to hsaFinalizeKernel to specify values for the control directives, and is used in HsaKernelCode to record the values of the control directives that the finalize used when generating the code which either came from the finalizer argument or explicit HSAIL control directives. See the definition of the control directives in HSA Programmer's Reference Manual which also defines how the values specified as finalizer arguments have to agree with the control directives in the HSAIL code. </p>

</div>
</div>
<a id="af05e7b6c47e7baac1cc9fb203047f168"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af05e7b6c47e7baac1cc9fb203047f168">&#9670;&nbsp;</a></span>hsa_ext_exception_kind16_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classuint16__t.html">uint16_t</a> <a class="el" href="AMDKernelCodeT_8h.html#af05e7b6c47e7baac1cc9fb203047f168">hsa_ext_exception_kind16_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00025">25</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a id="a143c7c845aca213614c1d79b65c35a0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a143c7c845aca213614c1d79b65c35a0c">&#9670;&nbsp;</a></span>hsa_powertwo8_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint8_t <a class="el" href="AMDKernelCodeT_8h.html#a143c7c845aca213614c1d79b65c35a0c">hsa_powertwo8_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00020">20</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ae598a8419230cf7b6ff36928295c4246"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae598a8419230cf7b6ff36928295c4246">&#9670;&nbsp;</a></span>amd_code_property_mask_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246">amd_code_property_mask_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246aa9b24b5ba7b3208c2530ad4f78ec8353"></a>AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER_SHIFT&#160;</td><td class="fielddoc"><p>Enable the setup of the SGPR user data registers (AMD_CODE_PROPERTY_ENABLE_SGPR_*), see documentation of <a class="el" href="structamd__kernel__code__t.html" title="AMD Kernel Code Object (amd_kernel_code_t).">amd_kernel_code_t</a> for initial register state. </p>
<p>The total number of SGPRuser data registers requested must not exceed 16. Any requests beyond 16 will be ignored.</p>
<p>Used to set COMPUTE_PGM_RSRC2.USER_SGPR (set to total count of SGPR user data registers enabled up to 16). </p>
</td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246aacdab8a5f1735640cf5d659720ffc8b7"></a>AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER_WIDTH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246a7cefc416436567400a8abbd377de41d2"></a>AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246a7b6d6ad902769b8318c27ad4636c6967"></a>AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR_SHIFT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246a47ef8f1948c141b79bd6c4b1eeb03784"></a>AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR_WIDTH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246aad601a1b1c8d7a7a4352f998439c66d2"></a>AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246a8f3a2f69047cf8f5f297c2d7e0d0941f"></a>AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR_SHIFT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246ace5ca8a346ec04aa8197ff027d55bb9e"></a>AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR_WIDTH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246a6f729ccbde86c027e2ecc7aae6fca779"></a>AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246acc3fb4af63efc501df94ee8759a78b55"></a>AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR_SHIFT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246a2e15d4a4c6c4b798a9ba7736c6d791d9"></a>AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR_WIDTH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246a6ca3d67dde824e80e4f92bb20509e317"></a>AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246a59d9c3f041c1550feaf2521f7338c79d"></a>AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID_SHIFT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246adc07aa88994658d3383ab1c1184ef5c7"></a>AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID_WIDTH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246a3819144ccb78f8a08fc94c3028ffcb32"></a>AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246a6a1b58bd21b5d075253bb4dc213cf73b"></a>AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT_SHIFT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246ad52c37bbca90e161d1b3b1df94108422"></a>AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT_WIDTH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246ad7caeeeb9f3223ba4fba2642062de409"></a>AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246a48e4021707df966d8588a80e97b71d69"></a>AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE_SHIFT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246aeefff85d6966a20a001714f6ac123cd2"></a>AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE_WIDTH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246a7665218d8d36f97e9f0d0d87a91e8a1f"></a>AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246a1a91efbfcaa99fe350965fddde5b36f9"></a>AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X_SHIFT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246af3d28029b657255d36de3fdfb4188402"></a>AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X_WIDTH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246a87e116ddf5d7602a5ae6bf059cc7fbc3"></a>AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246a3cbc53e7c30fa32042819476dbda2e14"></a>AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y_SHIFT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246a7febfbd93d4c1e534d096f03ffc29893"></a>AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y_WIDTH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246a1eee5c605630be0302fb537f7a414c7a"></a>AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246ad2334770fc453bbc31d0d054d4d2d104"></a>AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z_SHIFT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246abc09f7a5e5bb9a1ab4035faa22349e99"></a>AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z_WIDTH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246ac6cbc3eb9efc8551a092b4aae54cc45f"></a>AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246aa1de625f4ad9a0950352684062db52a5"></a>AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32_SHIFT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246a5edd8469530fcc17c9152c202f779296"></a>AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32_WIDTH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246a4200f12482783591d83e8aed3f066c1a"></a>AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246ad4f0f85484d0d316b300e971dc236dae"></a>AMD_CODE_PROPERTY_RESERVED1_SHIFT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246a3979ab1241cd9f206314a6a8cc7a57ab"></a>AMD_CODE_PROPERTY_RESERVED1_WIDTH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246a2d117aa24dddea207ed0e486f5a6a907"></a>AMD_CODE_PROPERTY_RESERVED1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246abb2410847a3e8cd98c26efc0e382c95d"></a>AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS_SHIFT&#160;</td><td class="fielddoc"><p>Control wave ID base counter for GDS ordered-append. </p>
<p>Used to set COMPUTE_DISPATCH_INITIATOR.ORDERED_APPEND_ENBL. (Not sure if ORDERED_APPEND_MODE also needs to be settable) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246a71801265960a6930a2caeaf3e49dc553"></a>AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS_WIDTH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246a768d6e5c0e02ae73a1217789cb612b40"></a>AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246a3bee9be42329399cee1f570358daa8d3"></a>AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE_SHIFT&#160;</td><td class="fielddoc"><p>The interleave (swizzle) element size in bytes required by the code for private memory. </p>
<p>This must be 2, 4, 8 or 16. This value is provided to the finalizer when it is invoked and is recorded here. The hardware will interleave the memory requests of each lane of a wavefront by this element size to ensure each work-item gets a distinct memory location. Therefore, the finalizer ensures that all load and store operations done to private memory do not exceed this size. For example, if the element size is 4 (32-bits or dword) and a 64-bit value must be loaded, the finalizer will generate two 32-bit loads. This ensures that the interleaving will get the work-item specific dword for both halves of the 64-bit value. If it just did a 64-bit load then it would get one dword which belonged to its own work-item, but the second dword would belong to the adjacent lane work-item since the interleaving is in dwords.</p>
<p>The value used must match the value that the runtime configures the GPU flat scratch (SH_STATIC_MEM_CONFIG.ELEMENT_SIZE). This is generally DWORD.</p>
<p>uSE VALUES FROM THE AMD_ELEMENT_BYTE_SIZE_T ENUM. </p>
</td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246a377d96a4e2b2185fd66cd14744a44e3b"></a>AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE_WIDTH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246a67cf600a1059cf2e88d3fd31d9ec7e2f"></a>AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246a720dff45724985252b3c13ad3c214256"></a>AMD_CODE_PROPERTY_IS_PTR64_SHIFT&#160;</td><td class="fielddoc"><p>Are global memory addresses 64 bits. </p>
<p>Must match amd_kernel_code_t.hsail_machine_model == HSA_MACHINE_LARGE. Must also match SH_MEM_CONFIG.PTR32 (GFX6 (SI)/GFX7 (CI)), SH_MEM_CONFIG.ADDRESS_MODE (GFX8 (VI)+). </p>
</td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246a21503201833dac1d4544d13d9b4cd488"></a>AMD_CODE_PROPERTY_IS_PTR64_WIDTH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246ada58dda78d0ca98dbac61b813b12b704"></a>AMD_CODE_PROPERTY_IS_PTR64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246a28a75ca1415ef6ebd7cd3defa9f89f04"></a>AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK_SHIFT&#160;</td><td class="fielddoc"><p>Indicate if the generated ISA is using a dynamically sized call stack. </p>
<p>This can happen if calls are implemented using a call stack and recursion, alloca or calls to indirect functions are present. In these cases the Finalizer cannot compute the total private segment size at compile time. In this case the workitem_private_segment_byte_size only specifies the statically know private segment size, and additional space must be added for the call stack. </p>
</td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246a54fc8ea8bf4e2e3a86176aab4ac1577b"></a>AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK_WIDTH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246ae2cf9305ae9bb7d01a81a370bdd9a6c1"></a>AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246afb3e43726e3a08fe3471fa527f50f4f7"></a>AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED_SHIFT&#160;</td><td class="fielddoc"><p>Indicate if code generated has support for debugging. </p>
</td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246ace47118c58a5be160e594545d90bedc7"></a>AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED_WIDTH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246a6fff844a3c973d3cfa14656d7f3c326e"></a>AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246af3953162d167b76545ccb764b6ca531c"></a>AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED_SHIFT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246adc6248a9791ef5fdd669c0ca8d45e174"></a>AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED_WIDTH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246ab35b1d12c35be273d4bf39fdcb022a79"></a>AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246a6bcf042fabaa38ef83f5898bded03d42"></a>AMD_CODE_PROPERTY_RESERVED2_SHIFT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246a30c9022fa5b98afdd1f81c7d61193945"></a>AMD_CODE_PROPERTY_RESERVED2_WIDTH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae598a8419230cf7b6ff36928295c4246a6b9c704abdfa673ece12d9803e3b3ac6"></a>AMD_CODE_PROPERTY_RESERVED2&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00073">73</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a id="ae0a539ce066ecdaeb8fd26091e12b336"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0a539ce066ecdaeb8fd26091e12b336">&#9670;&nbsp;</a></span>amd_code_version_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="AMDKernelCodeT_8h.html#ae0a539ce066ecdaeb8fd26091e12b336">amd_code_version_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ae0a539ce066ecdaeb8fd26091e12b336a6c291e866c521c3eba69c3216b486087"></a>AMD_CODE_VERSION_MAJOR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae0a539ce066ecdaeb8fd26091e12b336a43203d2c5bc25c8d0c47376a51ab91c2"></a>AMD_CODE_VERSION_MINOR&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00037">37</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
<a id="a270d9c0c715e4ee0049a0f0f8b8e4818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a270d9c0c715e4ee0049a0f0f8b8e4818">&#9670;&nbsp;</a></span>amd_element_byte_size_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="AMDKernelCodeT_8h.html#a270d9c0c715e4ee0049a0f0f8b8e4818">amd_element_byte_size_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The values used to define the number of bytes to use for the swizzle element size. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a270d9c0c715e4ee0049a0f0f8b8e4818a7d41051b5da7ede77cf34713de4cf74c"></a>AMD_ELEMENT_2_BYTES&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a270d9c0c715e4ee0049a0f0f8b8e4818ae0f97dbcbbaa93219f9f3adb0a70abfd"></a>AMD_ELEMENT_4_BYTES&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a270d9c0c715e4ee0049a0f0f8b8e4818a0ff72d5be374664bbdbd1c6fdc45cdca"></a>AMD_ELEMENT_8_BYTES&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a270d9c0c715e4ee0049a0f0f8b8e4818aa636828001d1284b46d851f62f3108cb"></a>AMD_ELEMENT_16_BYTES&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="AMDKernelCodeT_8h_source.html#l00053">53</a> of file <a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<div class="ttc" id="alib_2Target_2SystemZ_2README_8txt_html_accaf4e23f4ffc792355e64dcb9af2c96"><div class="ttname"><a href="lib_2Target_2SystemZ_2README_8txt.html#accaf4e23f4ffc792355e64dcb9af2c96">val</a></div><div class="ttdeci">The initial backend is deliberately restricted to z10 We should add support for later architectures at some point If an asm ties an i32 r result to an i64 the input will be treated as an leaving the upper bits uninitialised For i64 store i32 val</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2SystemZ_2README_8txt_source.html#l00015">README.txt:15</a></div></div>
<div class="ttc" id="anamespaceshuffles_html_a6abf8a645bd24dfb42085db9672ac39a"><div class="ttname"><a href="namespaceshuffles.html#a6abf8a645bd24dfb42085db9672ac39a">shuffles::mask</a></div><div class="ttdeci">auto mask(ShuffFunc S, unsigned Length, OptArgs... args) -&gt; MaskT</div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelDAGToDAGHVX_8cpp_source.html#l00903">HexagonISelDAGToDAGHVX.cpp:903</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:40:53 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
