{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1429570454474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1429570454474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 20 15:54:14 2015 " "Processing started: Mon Apr 20 15:54:14 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1429570454474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1429570454474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MonPro -c MonPro " "Command: quartus_map --read_settings_files=on --write_settings_files=off MonPro -c MonPro" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1429570454474 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1429570455843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muladd.v 1 1 " "Found 1 design units, including 1 entities, in source file muladd.v" { { "Info" "ISGN_ENTITY_NAME" "1 MulAdd " "Found entity 1: MulAdd" {  } { { "MulAdd.v" "" { Text "E:/ms project/!Clean Folder/MonPro/MulAdd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429570455890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429570455890 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MonPro.v(59) " "Verilog HDL information at MonPro.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "MonPro.v" "" { Text "E:/ms project/!Clean Folder/MonPro/MonPro.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1429570455890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monpro.v 1 1 " "Found 1 design units, including 1 entities, in source file monpro.v" { { "Info" "ISGN_ENTITY_NAME" "1 MonPro " "Found entity 1: MonPro" {  } { { "MonPro.v" "" { Text "E:/ms project/!Clean Folder/MonPro/MonPro.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429570455890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429570455890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monpro_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file monpro_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MonPro_tb " "Found entity 1: MonPro_tb" {  } { { "MonPro_tb.v" "" { Text "E:/ms project/!Clean Folder/MonPro/MonPro_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429570455890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429570455890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_parameter.v 0 0 " "Found 0 design units, including 0 entities, in source file _parameter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429570455890 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MonPro " "Elaborating entity \"MonPro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1429570455921 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "64 0 0 MonPro.v(30) " "Verilog HDL warning at MonPro.v(30): number of words (64) in memory file does not match the number of elements in the address range \[0:0\]" {  } { { "MonPro.v" "" { Text "E:/ms project/!Clean Folder/MonPro/MonPro.v" 30 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1429570455921 "|MonPro"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "64 0 31 MonPro.v(31) " "Verilog HDL warning at MonPro.v(31): number of words (64) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "MonPro.v" "" { Text "E:/ms project/!Clean Folder/MonPro/MonPro.v" 31 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1429570455921 "|MonPro"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "n.data_a 0 MonPro.v(19) " "Net \"n.data_a\" at MonPro.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "MonPro.v" "" { Text "E:/ms project/!Clean Folder/MonPro/MonPro.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1429570456874 "|MonPro"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "n.waddr_a 0 MonPro.v(19) " "Net \"n.waddr_a\" at MonPro.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "MonPro.v" "" { Text "E:/ms project/!Clean Folder/MonPro/MonPro.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1429570456874 "|MonPro"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "n.we_a 0 MonPro.v(19) " "Net \"n.we_a\" at MonPro.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "MonPro.v" "" { Text "E:/ms project/!Clean Folder/MonPro/MonPro.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1429570456889 "|MonPro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MulAdd MulAdd:MulAdd0 " "Elaborating entity \"MulAdd\" for hierarchy \"MulAdd:MulAdd0\"" {  } { { "MonPro.v" "MulAdd0" { Text "E:/ms project/!Clean Folder/MonPro/MonPro.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429570484141 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "n " "RAM logic \"n\" is uninferred due to asynchronous read logic" {  } { { "MonPro.v" "n" { Text "E:/ms project/!Clean Folder/MonPro/MonPro.v" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1429570516839 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1429570516839 ""}
