

================================================================
== Vitis HLS Report for 'test'
================================================================
* Date:           Fri May 10 16:28:24 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_29 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      116|      116|  1.160 us|  1.160 us|  117|  117|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%arg2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg2"   --->   Operation 40 'read' 'arg2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 41 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 42 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add346489_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add346489_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add346_1104490_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add346_1104490_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add346_2118491_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add346_2118491_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add346_190492_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add346_190492_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add346_190_1493_loc = alloca i64 1"   --->   Operation 47 'alloca' 'add346_190_1493_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add346_190_2494_loc = alloca i64 1"   --->   Operation 48 'alloca' 'add346_190_2494_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add245_3501_loc = alloca i64 1"   --->   Operation 49 'alloca' 'add245_3501_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add212502_loc = alloca i64 1"   --->   Operation 50 'alloca' 'add212502_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%add212_1196503_loc = alloca i64 1"   --->   Operation 51 'alloca' 'add212_1196503_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%add212_2206504_loc = alloca i64 1"   --->   Operation 52 'alloca' 'add212_2206504_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%add212_3505_loc = alloca i64 1"   --->   Operation 53 'alloca' 'add212_3505_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%add212_4506_loc = alloca i64 1"   --->   Operation 54 'alloca' 'add212_4506_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%add212_5507_loc = alloca i64 1"   --->   Operation 55 'alloca' 'add212_5507_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%add212_6508_loc = alloca i64 1"   --->   Operation 56 'alloca' 'add212_6508_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%add159509_loc = alloca i64 1"   --->   Operation 57 'alloca' 'add159509_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%add159_1365510_loc = alloca i64 1"   --->   Operation 58 'alloca' 'add159_1365510_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%add159_2379511_loc = alloca i64 1"   --->   Operation 59 'alloca' 'add159_2379511_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%add159_3392512_loc = alloca i64 1"   --->   Operation 60 'alloca' 'add159_3392512_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%add159_4405513_loc = alloca i64 1"   --->   Operation 61 'alloca' 'add159_4405513_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%add159_1329514_loc = alloca i64 1"   --->   Operation 62 'alloca' 'add159_1329514_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%add159_1329_1515_loc = alloca i64 1"   --->   Operation 63 'alloca' 'add159_1329_1515_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%add159_1329_2516_loc = alloca i64 1"   --->   Operation 64 'alloca' 'add159_1329_2516_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%add159_1329_3517_loc = alloca i64 1"   --->   Operation 65 'alloca' 'add159_1329_3517_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%add159_1329_4518_loc = alloca i64 1"   --->   Operation 66 'alloca' 'add159_1329_4518_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%add159_2343519_loc = alloca i64 1"   --->   Operation 67 'alloca' 'add159_2343519_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%add159_2343_1520_loc = alloca i64 1"   --->   Operation 68 'alloca' 'add159_2343_1520_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%add159_2343_2521_loc = alloca i64 1"   --->   Operation 69 'alloca' 'add159_2343_2521_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%add159_2343_3522_loc = alloca i64 1"   --->   Operation 70 'alloca' 'add159_2343_3522_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%add159_2343_4523_loc = alloca i64 1"   --->   Operation 71 'alloca' 'add159_2343_4523_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%add102524_loc = alloca i64 1"   --->   Operation 72 'alloca' 'add102524_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%add102_1525_loc = alloca i64 1"   --->   Operation 73 'alloca' 'add102_1525_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%add102_2526_loc = alloca i64 1"   --->   Operation 74 'alloca' 'add102_2526_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%add102_3527_loc = alloca i64 1"   --->   Operation 75 'alloca' 'add102_3527_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%add102_4528_loc = alloca i64 1"   --->   Operation 76 'alloca' 'add102_4528_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%add102_5529_loc = alloca i64 1"   --->   Operation 77 'alloca' 'add102_5529_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%add102_6530_loc = alloca i64 1"   --->   Operation 78 'alloca' 'add102_6530_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%arg2_r_loc = alloca i64 1"   --->   Operation 79 'alloca' 'arg2_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%arg2_r_1_loc = alloca i64 1"   --->   Operation 80 'alloca' 'arg2_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%arg2_r_2_loc = alloca i64 1"   --->   Operation 81 'alloca' 'arg2_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%arg2_r_3_loc = alloca i64 1"   --->   Operation 82 'alloca' 'arg2_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%arg2_r_4_loc = alloca i64 1"   --->   Operation 83 'alloca' 'arg2_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%arg2_r_5_loc = alloca i64 1"   --->   Operation 84 'alloca' 'arg2_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%arg2_r_6_loc = alloca i64 1"   --->   Operation 85 'alloca' 'arg2_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%arg2_r_7_loc = alloca i64 1"   --->   Operation 86 'alloca' 'arg2_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%arg2_r_8_loc = alloca i64 1"   --->   Operation 87 'alloca' 'arg2_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%arg2_r_9_loc = alloca i64 1"   --->   Operation 88 'alloca' 'arg2_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%arg2_r_10_loc = alloca i64 1"   --->   Operation 89 'alloca' 'arg2_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%arg2_r_11_loc = alloca i64 1"   --->   Operation 90 'alloca' 'arg2_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%arg2_r_12_loc = alloca i64 1"   --->   Operation 91 'alloca' 'arg2_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%arg2_r_13_loc = alloca i64 1"   --->   Operation 92 'alloca' 'arg2_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%arg2_r_14_loc = alloca i64 1"   --->   Operation 93 'alloca' 'arg2_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%arg2_r_15_loc = alloca i64 1"   --->   Operation 94 'alloca' 'arg2_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 95 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 96 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 97 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 98 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 99 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 100 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 101 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 102 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 103 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%arg1_r_9_loc = alloca i64 1"   --->   Operation 104 'alloca' 'arg1_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%arg1_r_10_loc = alloca i64 1"   --->   Operation 105 'alloca' 'arg1_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%arg1_r_11_loc = alloca i64 1"   --->   Operation 106 'alloca' 'arg1_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%arg1_r_12_loc = alloca i64 1"   --->   Operation 107 'alloca' 'arg1_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%arg1_r_13_loc = alloca i64 1"   --->   Operation 108 'alloca' 'arg1_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%arg1_r_14_loc = alloca i64 1"   --->   Operation 109 'alloca' 'arg1_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%arg1_r_15_loc = alloca i64 1"   --->   Operation 110 'alloca' 'arg1_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d5.cpp:18]   --->   Operation 111 'partselect' 'trunc_ln18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln25_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg2_read, i32 2, i32 63" [d5.cpp:25]   --->   Operation 112 'partselect' 'trunc_ln25_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln219_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d5.cpp:219]   --->   Operation 113 'partselect' 'trunc_ln219_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i62 %trunc_ln18_1" [d5.cpp:18]   --->   Operation 114 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln18" [d5.cpp:18]   --->   Operation 115 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 116 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 117 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 117 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 118 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 118 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 119 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 119 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 120 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 120 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 121 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 121 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 122 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 122 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 123 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 123 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 124 [2/2] (0.00ns)   --->   "%call_ln18 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln18_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d5.cpp:18]   --->   Operation 124 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.21>
ST_11 : Operation 125 [1/2] (1.21ns)   --->   "%call_ln18 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln18_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d5.cpp:18]   --->   Operation 125 'call' 'call_ln18' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i62 %trunc_ln25_1" [d5.cpp:25]   --->   Operation 126 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln25" [d5.cpp:25]   --->   Operation 127 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [8/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 128 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 129 [7/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 129 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 130 [6/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 130 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 131 [5/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 131 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 132 [4/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 132 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 133 [3/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 133 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 134 [2/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 134 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 135 [1/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 135 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 136 [2/2] (0.00ns)   --->   "%call_ln25 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln25_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d5.cpp:25]   --->   Operation 136 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.21>
ST_21 : Operation 137 [1/2] (1.21ns)   --->   "%call_ln25 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln25_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d5.cpp:25]   --->   Operation 137 'call' 'call_ln25' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "%arg1_r_15_loc_load = load i32 %arg1_r_15_loc"   --->   Operation 138 'load' 'arg1_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "%arg1_r_14_loc_load = load i32 %arg1_r_14_loc"   --->   Operation 139 'load' 'arg1_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%arg1_r_13_loc_load = load i32 %arg1_r_13_loc"   --->   Operation 140 'load' 'arg1_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%arg1_r_12_loc_load = load i32 %arg1_r_12_loc"   --->   Operation 141 'load' 'arg1_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%arg1_r_11_loc_load = load i32 %arg1_r_11_loc"   --->   Operation 142 'load' 'arg1_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "%arg1_r_10_loc_load = load i32 %arg1_r_10_loc"   --->   Operation 143 'load' 'arg1_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%arg1_r_9_loc_load = load i32 %arg1_r_9_loc"   --->   Operation 144 'load' 'arg1_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i32 %arg1_r_8_loc"   --->   Operation 145 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "%arg2_r_15_loc_load = load i32 %arg2_r_15_loc"   --->   Operation 146 'load' 'arg2_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "%arg2_r_14_loc_load = load i32 %arg2_r_14_loc"   --->   Operation 147 'load' 'arg2_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 148 [1/1] (0.00ns)   --->   "%arg2_r_13_loc_load = load i32 %arg2_r_13_loc"   --->   Operation 148 'load' 'arg2_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "%arg2_r_12_loc_load = load i32 %arg2_r_12_loc"   --->   Operation 149 'load' 'arg2_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%arg2_r_11_loc_load = load i32 %arg2_r_11_loc"   --->   Operation 150 'load' 'arg2_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "%arg2_r_10_loc_load = load i32 %arg2_r_10_loc"   --->   Operation 151 'load' 'arg2_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (0.00ns)   --->   "%arg2_r_9_loc_load = load i32 %arg2_r_9_loc"   --->   Operation 152 'load' 'arg2_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "%arg2_r_8_loc_load = load i32 %arg2_r_8_loc"   --->   Operation 153 'load' 'arg2_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 154 [2/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_57_5, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i64 %add102_6530_loc, i64 %add102_5529_loc, i64 %add102_4528_loc, i64 %add102_3527_loc, i64 %add102_2526_loc, i64 %add102_1525_loc, i64 %add102524_loc"   --->   Operation 154 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 155 [2/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_120_17, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_8_loc_load, i32 %arg1_r_10_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_9_loc_load, i32 %arg1_r_9_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_10_loc_load, i32 %arg1_r_8_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_11_loc_load, i64 %add245_3501_loc"   --->   Operation 155 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 4.50>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "%conv36 = zext i32 %arg2_r_15_loc_load"   --->   Operation 156 'zext' 'conv36' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 157 [1/2] (0.79ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_57_5, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i64 %add102_6530_loc, i64 %add102_5529_loc, i64 %add102_4528_loc, i64 %add102_3527_loc, i64 %add102_2526_loc, i64 %add102_1525_loc, i64 %add102524_loc"   --->   Operation 157 'call' 'call_ln0' <Predicate = true> <Delay = 0.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln50_4 = zext i32 %arg1_r_10_loc_load" [d5.cpp:50]   --->   Operation 158 'zext' 'zext_ln50_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln50_5 = zext i32 %arg2_r_14_loc_load" [d5.cpp:50]   --->   Operation 159 'zext' 'zext_ln50_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln50_10 = zext i32 %arg1_r_9_loc_load" [d5.cpp:50]   --->   Operation 160 'zext' 'zext_ln50_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln50_11 = zext i32 %arg1_r_15_loc_load" [d5.cpp:50]   --->   Operation 161 'zext' 'zext_ln50_11' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.35ns)   --->   Input mux for Operation 162 '%mul_ln50_19 = mul i64 %zext_ln50_5, i64 %zext_ln50_4'
ST_23 : Operation 162 [1/1] (2.06ns)   --->   "%mul_ln50_19 = mul i64 %zext_ln50_5, i64 %zext_ln50_4" [d5.cpp:50]   --->   Operation 162 'mul' 'mul_ln50_19' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.35ns)   --->   Input mux for Operation 163 '%mul_ln50_20 = mul i64 %conv36, i64 %zext_ln50_10'
ST_23 : Operation 163 [1/1] (2.06ns)   --->   "%mul_ln50_20 = mul i64 %conv36, i64 %zext_ln50_10" [d5.cpp:50]   --->   Operation 163 'mul' 'mul_ln50_20' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.35ns)   --->   Input mux for Operation 164 '%arr_75 = mul i64 %conv36, i64 %zext_ln50_11'
ST_23 : Operation 164 [1/1] (2.06ns)   --->   "%arr_75 = mul i64 %conv36, i64 %zext_ln50_11" [d5.cpp:50]   --->   Operation 164 'mul' 'arr_75' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 165 [1/1] (1.08ns)   --->   "%add_ln50_18 = add i64 %mul_ln50_19, i64 %mul_ln50_20" [d5.cpp:50]   --->   Operation 165 'add' 'add_ln50_18' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 166 [1/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_120_17, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_8_loc_load, i32 %arg1_r_10_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_9_loc_load, i32 %arg1_r_9_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_10_loc_load, i32 %arg1_r_8_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_11_loc_load, i64 %add245_3501_loc"   --->   Operation 166 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 5.75>
ST_24 : Operation 167 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i32 %arg1_r_7_loc"   --->   Operation 167 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 168 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i32 %arg1_r_6_loc"   --->   Operation 168 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 169 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i32 %arg1_r_5_loc"   --->   Operation 169 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i32 %arg1_r_4_loc"   --->   Operation 170 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 171 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i32 %arg1_r_3_loc"   --->   Operation 171 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i32 %arg1_r_2_loc"   --->   Operation 172 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i32 %arg1_r_1_loc"   --->   Operation 173 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 174 [1/1] (0.00ns)   --->   "%arg2_r_7_loc_load = load i32 %arg2_r_7_loc"   --->   Operation 174 'load' 'arg2_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "%arg2_r_6_loc_load = load i32 %arg2_r_6_loc"   --->   Operation 175 'load' 'arg2_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 176 [1/1] (0.00ns)   --->   "%arg2_r_5_loc_load = load i32 %arg2_r_5_loc"   --->   Operation 176 'load' 'arg2_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 177 [1/1] (0.00ns)   --->   "%arg2_r_4_loc_load = load i32 %arg2_r_4_loc"   --->   Operation 177 'load' 'arg2_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 178 [1/1] (0.00ns)   --->   "%arg2_r_3_loc_load = load i32 %arg2_r_3_loc"   --->   Operation 178 'load' 'arg2_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 179 [1/1] (0.00ns)   --->   "%arg2_r_2_loc_load = load i32 %arg2_r_2_loc"   --->   Operation 179 'load' 'arg2_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 180 [1/1] (0.00ns)   --->   "%arg2_r_1_loc_load = load i32 %arg2_r_1_loc"   --->   Operation 180 'load' 'arg2_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i32 %arg1_r_14_loc_load" [d5.cpp:50]   --->   Operation 181 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i32 %arg1_r_12_loc_load" [d5.cpp:50]   --->   Operation 182 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 183 '%mul_ln50 = mul i64 %conv36, i64 %zext_ln50_1'
ST_24 : Operation 183 [1/1] (2.06ns)   --->   "%mul_ln50 = mul i64 %conv36, i64 %zext_ln50_1" [d5.cpp:50]   --->   Operation 183 'mul' 'mul_ln50' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 184 [1/1] (0.00ns)   --->   "%add102_6530_loc_load = load i64 %add102_6530_loc"   --->   Operation 184 'load' 'add102_6530_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 185 [1/1] (0.00ns)   --->   "%add102_5529_loc_load = load i64 %add102_5529_loc"   --->   Operation 185 'load' 'add102_5529_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 186 [1/1] (0.00ns)   --->   "%add102_4528_loc_load = load i64 %add102_4528_loc"   --->   Operation 186 'load' 'add102_4528_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 187 [1/1] (0.00ns)   --->   "%add102_3527_loc_load = load i64 %add102_3527_loc"   --->   Operation 187 'load' 'add102_3527_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 188 [1/1] (0.00ns)   --->   "%add102_2526_loc_load = load i64 %add102_2526_loc"   --->   Operation 188 'load' 'add102_2526_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 189 [1/1] (0.00ns)   --->   "%add102_1525_loc_load = load i64 %add102_1525_loc"   --->   Operation 189 'load' 'add102_1525_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 190 [1/1] (0.00ns)   --->   "%add102524_loc_load = load i64 %add102524_loc"   --->   Operation 190 'load' 'add102524_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i32 %arg2_r_13_loc_load" [d5.cpp:50]   --->   Operation 191 'zext' 'zext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i32 %arg1_r_13_loc_load" [d5.cpp:50]   --->   Operation 192 'zext' 'zext_ln50_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln50_6 = zext i32 %arg2_r_11_loc_load" [d5.cpp:50]   --->   Operation 193 'zext' 'zext_ln50_6' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 194 '%mul_ln50_1 = mul i64 %zext_ln50_2, i64 %zext_ln50'
ST_24 : Operation 194 [1/1] (2.06ns)   --->   "%mul_ln50_1 = mul i64 %zext_ln50_2, i64 %zext_ln50" [d5.cpp:50]   --->   Operation 194 'mul' 'mul_ln50_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 195 '%mul_ln50_2 = mul i64 %zext_ln50_5, i64 %zext_ln50_3'
ST_24 : Operation 195 [1/1] (2.06ns)   --->   "%mul_ln50_2 = mul i64 %zext_ln50_5, i64 %zext_ln50_3" [d5.cpp:50]   --->   Operation 195 'mul' 'mul_ln50_2' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln50_7 = zext i32 %arg1_r_11_loc_load" [d5.cpp:50]   --->   Operation 196 'zext' 'zext_ln50_7' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 197 '%mul_ln50_3 = mul i64 %conv36, i64 %zext_ln50_4'
ST_24 : Operation 197 [1/1] (2.06ns)   --->   "%mul_ln50_3 = mul i64 %conv36, i64 %zext_ln50_4" [d5.cpp:50]   --->   Operation 197 'mul' 'mul_ln50_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln50_8 = zext i32 %arg2_r_12_loc_load" [d5.cpp:50]   --->   Operation 198 'zext' 'zext_ln50_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln50_9 = zext i32 %arg2_r_10_loc_load" [d5.cpp:50]   --->   Operation 199 'zext' 'zext_ln50_9' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 200 '%mul_ln50_4 = mul i64 %conv36, i64 %zext_ln50'
ST_24 : Operation 200 [1/1] (2.06ns)   --->   "%mul_ln50_4 = mul i64 %conv36, i64 %zext_ln50" [d5.cpp:50]   --->   Operation 200 'mul' 'mul_ln50_4' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 201 '%mul_ln50_5 = mul i64 %zext_ln50_6, i64 %zext_ln50'
ST_24 : Operation 201 [1/1] (2.06ns)   --->   "%mul_ln50_5 = mul i64 %zext_ln50_6, i64 %zext_ln50" [d5.cpp:50]   --->   Operation 201 'mul' 'mul_ln50_5' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 202 '%mul_ln50_6 = mul i64 %zext_ln50_8, i64 %zext_ln50_3'
ST_24 : Operation 202 [1/1] (2.06ns)   --->   "%mul_ln50_6 = mul i64 %zext_ln50_8, i64 %zext_ln50_3" [d5.cpp:50]   --->   Operation 202 'mul' 'mul_ln50_6' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 203 '%mul_ln50_7 = mul i64 %zext_ln50_2, i64 %zext_ln50_1'
ST_24 : Operation 203 [1/1] (2.06ns)   --->   "%mul_ln50_7 = mul i64 %zext_ln50_2, i64 %zext_ln50_1" [d5.cpp:50]   --->   Operation 203 'mul' 'mul_ln50_7' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 204 '%mul_ln50_8 = mul i64 %zext_ln50_5, i64 %zext_ln50_7'
ST_24 : Operation 204 [1/1] (2.06ns)   --->   "%mul_ln50_8 = mul i64 %zext_ln50_5, i64 %zext_ln50_7" [d5.cpp:50]   --->   Operation 204 'mul' 'mul_ln50_8' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln50_12 = zext i32 %arg2_r_9_loc_load" [d5.cpp:50]   --->   Operation 205 'zext' 'zext_ln50_12' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 206 '%mul_ln50_9 = mul i64 %zext_ln50_5, i64 %zext_ln50'
ST_24 : Operation 206 [1/1] (2.06ns)   --->   "%mul_ln50_9 = mul i64 %zext_ln50_5, i64 %zext_ln50" [d5.cpp:50]   --->   Operation 206 'mul' 'mul_ln50_9' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 207 '%mul_ln50_10 = mul i64 %zext_ln50_8, i64 %zext_ln50'
ST_24 : Operation 207 [1/1] (2.06ns)   --->   "%mul_ln50_10 = mul i64 %zext_ln50_8, i64 %zext_ln50" [d5.cpp:50]   --->   Operation 207 'mul' 'mul_ln50_10' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 208 '%mul_ln50_11 = mul i64 %zext_ln50_9, i64 %zext_ln50'
ST_24 : Operation 208 [1/1] (2.06ns)   --->   "%mul_ln50_11 = mul i64 %zext_ln50_9, i64 %zext_ln50" [d5.cpp:50]   --->   Operation 208 'mul' 'mul_ln50_11' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 209 '%mul_ln50_12 = mul i64 %conv36, i64 %zext_ln50_3'
ST_24 : Operation 209 [1/1] (2.06ns)   --->   "%mul_ln50_12 = mul i64 %conv36, i64 %zext_ln50_3" [d5.cpp:50]   --->   Operation 209 'mul' 'mul_ln50_12' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 210 '%mul_ln50_13 = mul i64 %zext_ln50_2, i64 %zext_ln50_3'
ST_24 : Operation 210 [1/1] (2.06ns)   --->   "%mul_ln50_13 = mul i64 %zext_ln50_2, i64 %zext_ln50_3" [d5.cpp:50]   --->   Operation 210 'mul' 'mul_ln50_13' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 211 '%mul_ln50_14 = mul i64 %zext_ln50_6, i64 %zext_ln50_3'
ST_24 : Operation 211 [1/1] (2.06ns)   --->   "%mul_ln50_14 = mul i64 %zext_ln50_6, i64 %zext_ln50_3" [d5.cpp:50]   --->   Operation 211 'mul' 'mul_ln50_14' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 212 '%mul_ln50_15 = mul i64 %zext_ln50_5, i64 %zext_ln50_1'
ST_24 : Operation 212 [1/1] (2.06ns)   --->   "%mul_ln50_15 = mul i64 %zext_ln50_5, i64 %zext_ln50_1" [d5.cpp:50]   --->   Operation 212 'mul' 'mul_ln50_15' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 213 '%mul_ln50_16 = mul i64 %zext_ln50_8, i64 %zext_ln50_1'
ST_24 : Operation 213 [1/1] (2.06ns)   --->   "%mul_ln50_16 = mul i64 %zext_ln50_8, i64 %zext_ln50_1" [d5.cpp:50]   --->   Operation 213 'mul' 'mul_ln50_16' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 214 '%mul_ln50_17 = mul i64 %conv36, i64 %zext_ln50_7'
ST_24 : Operation 214 [1/1] (2.06ns)   --->   "%mul_ln50_17 = mul i64 %conv36, i64 %zext_ln50_7" [d5.cpp:50]   --->   Operation 214 'mul' 'mul_ln50_17' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 215 '%mul_ln50_18 = mul i64 %zext_ln50_2, i64 %zext_ln50_7'
ST_24 : Operation 215 [1/1] (2.06ns)   --->   "%mul_ln50_18 = mul i64 %zext_ln50_2, i64 %zext_ln50_7" [d5.cpp:50]   --->   Operation 215 'mul' 'mul_ln50_18' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 216 '%mul_ln50_22 = mul i64 %zext_ln50_5, i64 %zext_ln50_11'
ST_24 : Operation 216 [1/1] (2.06ns)   --->   "%mul_ln50_22 = mul i64 %zext_ln50_5, i64 %zext_ln50_11" [d5.cpp:50]   --->   Operation 216 'mul' 'mul_ln50_22' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 217 '%mul_ln50_23 = mul i64 %zext_ln50_2, i64 %zext_ln50_11'
ST_24 : Operation 217 [1/1] (2.06ns)   --->   "%mul_ln50_23 = mul i64 %zext_ln50_2, i64 %zext_ln50_11" [d5.cpp:50]   --->   Operation 217 'mul' 'mul_ln50_23' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 218 '%mul_ln50_24 = mul i64 %zext_ln50_8, i64 %zext_ln50_11'
ST_24 : Operation 218 [1/1] (2.06ns)   --->   "%mul_ln50_24 = mul i64 %zext_ln50_8, i64 %zext_ln50_11" [d5.cpp:50]   --->   Operation 218 'mul' 'mul_ln50_24' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 219 '%mul_ln50_25 = mul i64 %zext_ln50_6, i64 %zext_ln50_11'
ST_24 : Operation 219 [1/1] (2.06ns)   --->   "%mul_ln50_25 = mul i64 %zext_ln50_6, i64 %zext_ln50_11" [d5.cpp:50]   --->   Operation 219 'mul' 'mul_ln50_25' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 220 '%mul_ln50_26 = mul i64 %zext_ln50_9, i64 %zext_ln50_11'
ST_24 : Operation 220 [1/1] (2.06ns)   --->   "%mul_ln50_26 = mul i64 %zext_ln50_9, i64 %zext_ln50_11" [d5.cpp:50]   --->   Operation 220 'mul' 'mul_ln50_26' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.35ns)   --->   Input mux for Operation 221 '%mul_ln50_27 = mul i64 %zext_ln50_12, i64 %zext_ln50_11'
ST_24 : Operation 221 [1/1] (2.06ns)   --->   "%mul_ln50_27 = mul i64 %zext_ln50_12, i64 %zext_ln50_11" [d5.cpp:50]   --->   Operation 221 'mul' 'mul_ln50_27' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 222 [1/1] (1.08ns)   --->   "%arr_76 = add i64 %mul_ln50_4, i64 %mul_ln50_22" [d5.cpp:50]   --->   Operation 222 'add' 'arr_76' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_1 = add i64 %mul_ln50_23, i64 %mul_ln50_12" [d5.cpp:50]   --->   Operation 223 'add' 'add_ln50_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 224 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_77 = add i64 %add_ln50_1, i64 %mul_ln50_9" [d5.cpp:50]   --->   Operation 224 'add' 'arr_77' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_3 = add i64 %mul_ln50_1, i64 %mul_ln50_24" [d5.cpp:50]   --->   Operation 225 'add' 'add_ln50_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 226 [1/1] (1.08ns)   --->   "%add_ln50_4 = add i64 %mul_ln50_2, i64 %mul_ln50" [d5.cpp:50]   --->   Operation 226 'add' 'add_ln50_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 227 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_78 = add i64 %add_ln50_4, i64 %add_ln50_3" [d5.cpp:50]   --->   Operation 227 'add' 'arr_78' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_6 = add i64 %mul_ln50_10, i64 %mul_ln50_25" [d5.cpp:50]   --->   Operation 228 'add' 'add_ln50_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_7 = add i64 %mul_ln50_15, i64 %mul_ln50_17" [d5.cpp:50]   --->   Operation 229 'add' 'add_ln50_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 230 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_8 = add i64 %add_ln50_7, i64 %mul_ln50_13" [d5.cpp:50]   --->   Operation 230 'add' 'add_ln50_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 231 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_79 = add i64 %add_ln50_8, i64 %add_ln50_6" [d5.cpp:50]   --->   Operation 231 'add' 'arr_79' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 232 [1/1] (1.08ns)   --->   "%add_ln50_10 = add i64 %mul_ln50_26, i64 %mul_ln50_6" [d5.cpp:50]   --->   Operation 232 'add' 'add_ln50_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_11 = add i64 %add_ln50_10, i64 %mul_ln50_5" [d5.cpp:50]   --->   Operation 233 'add' 'add_ln50_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_12 = add i64 %mul_ln50_8, i64 %mul_ln50_3" [d5.cpp:50]   --->   Operation 234 'add' 'add_ln50_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 235 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_13 = add i64 %add_ln50_12, i64 %mul_ln50_7" [d5.cpp:50]   --->   Operation 235 'add' 'add_ln50_13' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 236 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_80 = add i64 %add_ln50_13, i64 %add_ln50_11" [d5.cpp:50]   --->   Operation 236 'add' 'arr_80' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 237 [1/1] (1.08ns)   --->   "%add_ln50_15 = add i64 %mul_ln50_27, i64 %mul_ln50_14" [d5.cpp:50]   --->   Operation 237 'add' 'add_ln50_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_16 = add i64 %add_ln50_15, i64 %mul_ln50_11" [d5.cpp:50]   --->   Operation 238 'add' 'add_ln50_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 239 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_17 = add i64 %mul_ln50_16, i64 %mul_ln50_18" [d5.cpp:50]   --->   Operation 239 'add' 'add_ln50_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 240 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_19 = add i64 %add_ln50_18, i64 %add_ln50_17" [d5.cpp:50]   --->   Operation 240 'add' 'add_ln50_19' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 241 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_81 = add i64 %add_ln50_19, i64 %add_ln50_16" [d5.cpp:50]   --->   Operation 241 'add' 'arr_81' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 242 [2/2] (0.42ns)   --->   "%call_ln50 = call void @test_Pipeline_VITIS_LOOP_77_9, i64 %arr_81, i64 %arr_80, i64 %arr_79, i64 %arr_78, i64 %arr_77, i64 %arr_76, i64 %arr_75, i64 %add102_6530_loc_load, i64 %add102_5529_loc_load, i64 %add102_4528_loc_load, i64 %add102_3527_loc_load, i64 %add102_2526_loc_load, i64 %add102_1525_loc_load, i64 %add102524_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_1_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_1_loc_load, i64 %add159_2343_4523_loc, i64 %add159_2343_3522_loc, i64 %add159_2343_2521_loc, i64 %add159_2343_1520_loc, i64 %add159_2343519_loc, i64 %add159_1329_4518_loc, i64 %add159_1329_3517_loc, i64 %add159_1329_2516_loc, i64 %add159_1329_1515_loc, i64 %add159_1329514_loc, i64 %add159_4405513_loc, i64 %add159_3392512_loc, i64 %add159_2379511_loc, i64 %add159_1365510_loc, i64 %add159509_loc" [d5.cpp:50]   --->   Operation 242 'call' 'call_ln50' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 243 [1/2] (0.00ns)   --->   "%call_ln50 = call void @test_Pipeline_VITIS_LOOP_77_9, i64 %arr_81, i64 %arr_80, i64 %arr_79, i64 %arr_78, i64 %arr_77, i64 %arr_76, i64 %arr_75, i64 %add102_6530_loc_load, i64 %add102_5529_loc_load, i64 %add102_4528_loc_load, i64 %add102_3527_loc_load, i64 %add102_2526_loc_load, i64 %add102_1525_loc_load, i64 %add102524_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_1_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_1_loc_load, i64 %add159_2343_4523_loc, i64 %add159_2343_3522_loc, i64 %add159_2343_2521_loc, i64 %add159_2343_1520_loc, i64 %add159_2343519_loc, i64 %add159_1329_4518_loc, i64 %add159_1329_3517_loc, i64 %add159_1329_2516_loc, i64 %add159_1329_1515_loc, i64 %add159_1329514_loc, i64 %add159_4405513_loc, i64 %add159_3392512_loc, i64 %add159_2379511_loc, i64 %add159_1365510_loc, i64 %add159509_loc" [d5.cpp:50]   --->   Operation 243 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.42>
ST_26 : Operation 244 [1/1] (0.00ns)   --->   "%add159_1329_1515_loc_load = load i64 %add159_1329_1515_loc"   --->   Operation 244 'load' 'add159_1329_1515_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 245 [1/1] (0.00ns)   --->   "%add159_1329514_loc_load = load i64 %add159_1329514_loc"   --->   Operation 245 'load' 'add159_1329514_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 246 [1/1] (0.00ns)   --->   "%add159_4405513_loc_load = load i64 %add159_4405513_loc"   --->   Operation 246 'load' 'add159_4405513_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 247 [1/1] (0.00ns)   --->   "%add159_3392512_loc_load = load i64 %add159_3392512_loc"   --->   Operation 247 'load' 'add159_3392512_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 248 [1/1] (0.00ns)   --->   "%add159_2379511_loc_load = load i64 %add159_2379511_loc"   --->   Operation 248 'load' 'add159_2379511_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 249 [1/1] (0.00ns)   --->   "%add159_1365510_loc_load = load i64 %add159_1365510_loc"   --->   Operation 249 'load' 'add159_1365510_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 250 [1/1] (0.00ns)   --->   "%add159509_loc_load = load i64 %add159509_loc"   --->   Operation 250 'load' 'add159509_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 251 [2/2] (0.42ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_99_13, i64 %add159_1329_1515_loc_load, i64 %add159_1329514_loc_load, i64 %add159_4405513_loc_load, i64 %add159_3392512_loc_load, i64 %add159_2379511_loc_load, i64 %add159_1365510_loc_load, i64 %add159509_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_1_loc_load, i32 %arg1_r_8_loc_load, i32 %arg2_r_14_loc_load, i32 %arg1_r_7_loc_load, i32 %arg2_r_15_loc_load, i64 %add212_6508_loc, i64 %add212_5507_loc, i64 %add212_4506_loc, i64 %add212_3505_loc, i64 %add212_2206504_loc, i64 %add212_1196503_loc, i64 %add212502_loc"   --->   Operation 251 'call' 'call_ln0' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 5.59>
ST_27 : Operation 252 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i32 %arg1_r_loc"   --->   Operation 252 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 253 [1/2] (0.79ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_99_13, i64 %add159_1329_1515_loc_load, i64 %add159_1329514_loc_load, i64 %add159_4405513_loc_load, i64 %add159_3392512_loc_load, i64 %add159_2379511_loc_load, i64 %add159_1365510_loc_load, i64 %add159509_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_1_loc_load, i32 %arg1_r_8_loc_load, i32 %arg2_r_14_loc_load, i32 %arg1_r_7_loc_load, i32 %arg2_r_15_loc_load, i64 %add212_6508_loc, i64 %add212_5507_loc, i64 %add212_4506_loc, i64 %add212_3505_loc, i64 %add212_2206504_loc, i64 %add212_1196503_loc, i64 %add212502_loc"   --->   Operation 253 'call' 'call_ln0' <Predicate = true> <Delay = 0.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln179_3 = zext i32 %arg2_r_3_loc_load" [d5.cpp:179]   --->   Operation 254 'zext' 'zext_ln179_3' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.35ns)   --->   Input mux for Operation 255 '%mul_ln179_3 = mul i64 %zext_ln179_3, i64 %zext_ln50_1'
ST_27 : Operation 255 [1/1] (2.06ns)   --->   "%mul_ln179_3 = mul i64 %zext_ln179_3, i64 %zext_ln50_1" [d5.cpp:179]   --->   Operation 255 'mul' 'mul_ln179_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln179_5 = zext i32 %arg2_r_5_loc_load" [d5.cpp:179]   --->   Operation 256 'zext' 'zext_ln179_5' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.35ns)   --->   Input mux for Operation 257 '%mul_ln179_5 = mul i64 %zext_ln179_5, i64 %zext_ln50_4'
ST_27 : Operation 257 [1/1] (2.06ns)   --->   "%mul_ln179_5 = mul i64 %zext_ln179_5, i64 %zext_ln50_4" [d5.cpp:179]   --->   Operation 257 'mul' 'mul_ln179_5' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln179_6 = zext i32 %arg2_r_6_loc_load" [d5.cpp:179]   --->   Operation 258 'zext' 'zext_ln179_6' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.35ns)   --->   Input mux for Operation 259 '%mul_ln179_6 = mul i64 %zext_ln179_6, i64 %zext_ln50_10'
ST_27 : Operation 259 [1/1] (2.06ns)   --->   "%mul_ln179_6 = mul i64 %zext_ln179_6, i64 %zext_ln50_10" [d5.cpp:179]   --->   Operation 259 'mul' 'mul_ln179_6' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln184_2 = zext i32 %arg1_r_loc_load" [d5.cpp:184]   --->   Operation 260 'zext' 'zext_ln184_2' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.35ns)   --->   Input mux for Operation 261 '%mul_ln190 = mul i64 %conv36, i64 %zext_ln184_2'
ST_27 : Operation 261 [1/1] (2.06ns)   --->   "%mul_ln190 = mul i64 %conv36, i64 %zext_ln184_2" [d5.cpp:190]   --->   Operation 261 'mul' 'mul_ln190' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 262 [1/1] (1.08ns)   --->   "%add_ln190_13 = add i64 %mul_ln179_3, i64 %mul_ln179_6" [d5.cpp:190]   --->   Operation 262 'add' 'add_ln190_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 263 [1/1] (1.08ns)   --->   "%add_ln190_14 = add i64 %mul_ln179_5, i64 %mul_ln190" [d5.cpp:190]   --->   Operation 263 'add' 'add_ln190_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln190_6 = trunc i64 %add_ln190_13" [d5.cpp:190]   --->   Operation 264 'trunc' 'trunc_ln190_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln190_7 = trunc i64 %add_ln190_14" [d5.cpp:190]   --->   Operation 265 'trunc' 'trunc_ln190_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 266 [1/1] (1.08ns)   --->   "%add_ln190_15 = add i64 %add_ln190_14, i64 %add_ln190_13" [d5.cpp:190]   --->   Operation 266 'add' 'add_ln190_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 267 [1/1] (0.97ns)   --->   "%add_ln190_17 = add i28 %trunc_ln190_7, i28 %trunc_ln190_6" [d5.cpp:190]   --->   Operation 267 'add' 'add_ln190_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.75>
ST_28 : Operation 268 [1/1] (0.00ns)   --->   "%arg2_r_loc_load = load i32 %arg2_r_loc"   --->   Operation 268 'load' 'arg2_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 269 [1/1] (0.00ns)   --->   "%add212_5507_loc_load = load i64 %add212_5507_loc"   --->   Operation 269 'load' 'add212_5507_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 270 [1/1] (0.00ns)   --->   "%add212_4506_loc_load = load i64 %add212_4506_loc"   --->   Operation 270 'load' 'add212_4506_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 271 [1/1] (0.00ns)   --->   "%add212_3505_loc_load = load i64 %add212_3505_loc"   --->   Operation 271 'load' 'add212_3505_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 272 [1/1] (0.00ns)   --->   "%add212_2206504_loc_load = load i64 %add212_2206504_loc"   --->   Operation 272 'load' 'add212_2206504_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 273 [1/1] (0.00ns)   --->   "%add212_1196503_loc_load = load i64 %add212_1196503_loc"   --->   Operation 273 'load' 'add212_1196503_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 274 [1/1] (0.00ns)   --->   "%add212502_loc_load = load i64 %add212502_loc"   --->   Operation 274 'load' 'add212502_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i32 %arg1_r_6_loc_load" [d5.cpp:143]   --->   Operation 275 'zext' 'zext_ln143' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 276 '%mul_ln143 = mul i64 %conv36, i64 %zext_ln143'
ST_28 : Operation 276 [1/1] (2.06ns)   --->   "%mul_ln143 = mul i64 %conv36, i64 %zext_ln143" [d5.cpp:143]   --->   Operation 276 'mul' 'mul_ln143' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 277 [1/1] (1.08ns)   --->   "%arr = add i64 %add212_1196503_loc_load, i64 %mul_ln143" [d5.cpp:143]   --->   Operation 277 'add' 'arr' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 278 '%mul_ln143_1 = mul i64 %zext_ln50_5, i64 %zext_ln143'
ST_28 : Operation 278 [1/1] (2.06ns)   --->   "%mul_ln143_1 = mul i64 %zext_ln50_5, i64 %zext_ln143" [d5.cpp:143]   --->   Operation 278 'mul' 'mul_ln143_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 279 '%mul_ln143_2 = mul i64 %zext_ln50_2, i64 %zext_ln143'
ST_28 : Operation 279 [1/1] (2.06ns)   --->   "%mul_ln143_2 = mul i64 %zext_ln50_2, i64 %zext_ln143" [d5.cpp:143]   --->   Operation 279 'mul' 'mul_ln143_2' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 280 '%mul_ln143_3 = mul i64 %zext_ln50_8, i64 %zext_ln143'
ST_28 : Operation 280 [1/1] (2.06ns)   --->   "%mul_ln143_3 = mul i64 %zext_ln50_8, i64 %zext_ln143" [d5.cpp:143]   --->   Operation 280 'mul' 'mul_ln143_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 281 '%mul_ln143_4 = mul i64 %zext_ln50_6, i64 %zext_ln143'
ST_28 : Operation 281 [1/1] (2.06ns)   --->   "%mul_ln143_4 = mul i64 %zext_ln50_6, i64 %zext_ln143" [d5.cpp:143]   --->   Operation 281 'mul' 'mul_ln143_4' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln143_1 = zext i32 %arg1_r_5_loc_load" [d5.cpp:143]   --->   Operation 282 'zext' 'zext_ln143_1' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 283 '%mul_ln143_5 = mul i64 %conv36, i64 %zext_ln143_1'
ST_28 : Operation 283 [1/1] (2.06ns)   --->   "%mul_ln143_5 = mul i64 %conv36, i64 %zext_ln143_1" [d5.cpp:143]   --->   Operation 283 'mul' 'mul_ln143_5' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 284 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_1 = add i64 %mul_ln143_1, i64 %add212_2206504_loc_load" [d5.cpp:143]   --->   Operation 284 'add' 'add_ln143_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 285 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_65 = add i64 %add_ln143_1, i64 %mul_ln143_5" [d5.cpp:143]   --->   Operation 285 'add' 'arr_65' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 286 '%mul_ln143_6 = mul i64 %zext_ln50_5, i64 %zext_ln143_1'
ST_28 : Operation 286 [1/1] (2.06ns)   --->   "%mul_ln143_6 = mul i64 %zext_ln50_5, i64 %zext_ln143_1" [d5.cpp:143]   --->   Operation 286 'mul' 'mul_ln143_6' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 287 '%mul_ln143_7 = mul i64 %zext_ln50_2, i64 %zext_ln143_1'
ST_28 : Operation 287 [1/1] (2.06ns)   --->   "%mul_ln143_7 = mul i64 %zext_ln50_2, i64 %zext_ln143_1" [d5.cpp:143]   --->   Operation 287 'mul' 'mul_ln143_7' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 288 '%mul_ln143_8 = mul i64 %zext_ln50_8, i64 %zext_ln143_1'
ST_28 : Operation 288 [1/1] (2.06ns)   --->   "%mul_ln143_8 = mul i64 %zext_ln50_8, i64 %zext_ln143_1" [d5.cpp:143]   --->   Operation 288 'mul' 'mul_ln143_8' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln143_2 = zext i32 %arg1_r_4_loc_load" [d5.cpp:143]   --->   Operation 289 'zext' 'zext_ln143_2' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 290 '%mul_ln143_9 = mul i64 %conv36, i64 %zext_ln143_2'
ST_28 : Operation 290 [1/1] (2.06ns)   --->   "%mul_ln143_9 = mul i64 %conv36, i64 %zext_ln143_2" [d5.cpp:143]   --->   Operation 290 'mul' 'mul_ln143_9' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 291 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_3 = add i64 %mul_ln143_6, i64 %mul_ln143_2" [d5.cpp:143]   --->   Operation 291 'add' 'add_ln143_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 292 [1/1] (1.08ns)   --->   "%add_ln143_4 = add i64 %mul_ln143_9, i64 %add212_3505_loc_load" [d5.cpp:143]   --->   Operation 292 'add' 'add_ln143_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 293 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_66 = add i64 %add_ln143_4, i64 %add_ln143_3" [d5.cpp:143]   --->   Operation 293 'add' 'arr_66' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 294 '%mul_ln143_10 = mul i64 %zext_ln50_5, i64 %zext_ln143_2'
ST_28 : Operation 294 [1/1] (2.06ns)   --->   "%mul_ln143_10 = mul i64 %zext_ln50_5, i64 %zext_ln143_2" [d5.cpp:143]   --->   Operation 294 'mul' 'mul_ln143_10' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 295 '%mul_ln143_11 = mul i64 %zext_ln50_2, i64 %zext_ln143_2'
ST_28 : Operation 295 [1/1] (2.06ns)   --->   "%mul_ln143_11 = mul i64 %zext_ln50_2, i64 %zext_ln143_2" [d5.cpp:143]   --->   Operation 295 'mul' 'mul_ln143_11' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln143_3 = zext i32 %arg1_r_3_loc_load" [d5.cpp:143]   --->   Operation 296 'zext' 'zext_ln143_3' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 297 '%mul_ln143_12 = mul i64 %conv36, i64 %zext_ln143_3'
ST_28 : Operation 297 [1/1] (2.06ns)   --->   "%mul_ln143_12 = mul i64 %conv36, i64 %zext_ln143_3" [d5.cpp:143]   --->   Operation 297 'mul' 'mul_ln143_12' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 298 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_6 = add i64 %mul_ln143_7, i64 %mul_ln143_3" [d5.cpp:143]   --->   Operation 298 'add' 'add_ln143_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 299 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_7 = add i64 %mul_ln143_12, i64 %add212_4506_loc_load" [d5.cpp:143]   --->   Operation 299 'add' 'add_ln143_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 300 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_8 = add i64 %add_ln143_7, i64 %mul_ln143_10" [d5.cpp:143]   --->   Operation 300 'add' 'add_ln143_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 301 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_67 = add i64 %add_ln143_8, i64 %add_ln143_6" [d5.cpp:143]   --->   Operation 301 'add' 'arr_67' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 302 '%mul_ln143_13 = mul i64 %zext_ln50_5, i64 %zext_ln143_3'
ST_28 : Operation 302 [1/1] (2.06ns)   --->   "%mul_ln143_13 = mul i64 %zext_ln50_5, i64 %zext_ln143_3" [d5.cpp:143]   --->   Operation 302 'mul' 'mul_ln143_13' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln143_4 = zext i32 %arg1_r_2_loc_load" [d5.cpp:143]   --->   Operation 303 'zext' 'zext_ln143_4' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 304 '%mul_ln143_14 = mul i64 %conv36, i64 %zext_ln143_4'
ST_28 : Operation 304 [1/1] (2.06ns)   --->   "%mul_ln143_14 = mul i64 %conv36, i64 %zext_ln143_4" [d5.cpp:143]   --->   Operation 304 'mul' 'mul_ln143_14' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 305 [1/1] (1.08ns)   --->   "%add_ln143_10 = add i64 %mul_ln143_4, i64 %mul_ln143_11" [d5.cpp:143]   --->   Operation 305 'add' 'add_ln143_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 306 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_11 = add i64 %add_ln143_10, i64 %mul_ln143_8" [d5.cpp:143]   --->   Operation 306 'add' 'add_ln143_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_12 = add i64 %mul_ln143_14, i64 %add212_5507_loc_load" [d5.cpp:143]   --->   Operation 307 'add' 'add_ln143_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 308 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_13 = add i64 %add_ln143_12, i64 %mul_ln143_13" [d5.cpp:143]   --->   Operation 308 'add' 'add_ln143_13' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 309 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_68 = add i64 %add_ln143_13, i64 %add_ln143_11" [d5.cpp:143]   --->   Operation 309 'add' 'arr_68' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 310 [2/2] (0.42ns)   --->   "%call_ln143 = call void @test_Pipeline_VITIS_LOOP_151_23, i64 %arr_68, i64 %arr_67, i64 %arr_66, i64 %arr_65, i64 %arr, i64 %add212502_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_14_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_9_loc_load, i64 %add346_190_2494_loc, i64 %add346_190_1493_loc, i64 %add346_190492_loc, i64 %add346_2118491_loc, i64 %add346_1104490_loc, i64 %add346489_loc" [d5.cpp:143]   --->   Operation 310 'call' 'call_ln143' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln143_5 = zext i32 %arg1_r_1_loc_load" [d5.cpp:143]   --->   Operation 311 'zext' 'zext_ln143_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i32 %arg2_r_loc_load" [d5.cpp:179]   --->   Operation 312 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 313 '%mul_ln179 = mul i64 %zext_ln179, i64 %zext_ln50_11'
ST_28 : Operation 313 [1/1] (2.06ns)   --->   "%mul_ln179 = mul i64 %zext_ln179, i64 %zext_ln50_11" [d5.cpp:179]   --->   Operation 313 'mul' 'mul_ln179' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln179_1 = zext i32 %arg2_r_1_loc_load" [d5.cpp:179]   --->   Operation 314 'zext' 'zext_ln179_1' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 315 '%mul_ln179_1 = mul i64 %zext_ln179_1, i64 %zext_ln50'
ST_28 : Operation 315 [1/1] (2.06ns)   --->   "%mul_ln179_1 = mul i64 %zext_ln179_1, i64 %zext_ln50" [d5.cpp:179]   --->   Operation 315 'mul' 'mul_ln179_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln179_2 = zext i32 %arg2_r_2_loc_load" [d5.cpp:179]   --->   Operation 316 'zext' 'zext_ln179_2' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 317 '%mul_ln179_2 = mul i64 %zext_ln179_2, i64 %zext_ln50_3'
ST_28 : Operation 317 [1/1] (2.06ns)   --->   "%mul_ln179_2 = mul i64 %zext_ln179_2, i64 %zext_ln50_3" [d5.cpp:179]   --->   Operation 317 'mul' 'mul_ln179_2' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln179_4 = zext i32 %arg2_r_4_loc_load" [d5.cpp:179]   --->   Operation 318 'zext' 'zext_ln179_4' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 319 '%mul_ln179_4 = mul i64 %zext_ln179_4, i64 %zext_ln50_7'
ST_28 : Operation 319 [1/1] (2.06ns)   --->   "%mul_ln179_4 = mul i64 %zext_ln179_4, i64 %zext_ln50_7" [d5.cpp:179]   --->   Operation 319 'mul' 'mul_ln179_4' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln179_7 = zext i32 %arg1_r_8_loc_load" [d5.cpp:179]   --->   Operation 320 'zext' 'zext_ln179_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln179_8 = zext i32 %arg2_r_7_loc_load" [d5.cpp:179]   --->   Operation 321 'zext' 'zext_ln179_8' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 322 '%mul_ln179_7 = mul i64 %zext_ln179_8, i64 %zext_ln179_7'
ST_28 : Operation 322 [1/1] (2.06ns)   --->   "%mul_ln179_7 = mul i64 %zext_ln179_8, i64 %zext_ln179_7" [d5.cpp:179]   --->   Operation 322 'mul' 'mul_ln179_7' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i32 %arg1_r_7_loc_load" [d5.cpp:184]   --->   Operation 323 'zext' 'zext_ln184' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln184_1 = zext i32 %arg2_r_8_loc_load" [d5.cpp:184]   --->   Operation 324 'zext' 'zext_ln184_1' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 325 '%mul_ln190_1 = mul i64 %zext_ln50_5, i64 %zext_ln143_5'
ST_28 : Operation 325 [1/1] (2.06ns)   --->   "%mul_ln190_1 = mul i64 %zext_ln50_5, i64 %zext_ln143_5" [d5.cpp:190]   --->   Operation 325 'mul' 'mul_ln190_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 326 '%mul_ln190_2 = mul i64 %zext_ln50_2, i64 %zext_ln143_4'
ST_28 : Operation 326 [1/1] (2.06ns)   --->   "%mul_ln190_2 = mul i64 %zext_ln50_2, i64 %zext_ln143_4" [d5.cpp:190]   --->   Operation 326 'mul' 'mul_ln190_2' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 327 '%mul_ln190_3 = mul i64 %zext_ln50_8, i64 %zext_ln143_3'
ST_28 : Operation 327 [1/1] (2.06ns)   --->   "%mul_ln190_3 = mul i64 %zext_ln50_8, i64 %zext_ln143_3" [d5.cpp:190]   --->   Operation 327 'mul' 'mul_ln190_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 328 '%mul_ln190_4 = mul i64 %zext_ln50_6, i64 %zext_ln143_2'
ST_28 : Operation 328 [1/1] (2.06ns)   --->   "%mul_ln190_4 = mul i64 %zext_ln50_6, i64 %zext_ln143_2" [d5.cpp:190]   --->   Operation 328 'mul' 'mul_ln190_4' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 329 '%mul_ln190_5 = mul i64 %zext_ln184_1, i64 %zext_ln184'
ST_28 : Operation 329 [1/1] (2.06ns)   --->   "%mul_ln190_5 = mul i64 %zext_ln184_1, i64 %zext_ln184" [d5.cpp:190]   --->   Operation 329 'mul' 'mul_ln190_5' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 330 '%mul_ln190_6 = mul i64 %zext_ln50_12, i64 %zext_ln143'
ST_28 : Operation 330 [1/1] (2.06ns)   --->   "%mul_ln190_6 = mul i64 %zext_ln50_12, i64 %zext_ln143" [d5.cpp:190]   --->   Operation 330 'mul' 'mul_ln190_6' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 331 '%mul_ln190_7 = mul i64 %zext_ln50_9, i64 %zext_ln143_1'
ST_28 : Operation 331 [1/1] (2.06ns)   --->   "%mul_ln190_7 = mul i64 %zext_ln50_9, i64 %zext_ln143_1" [d5.cpp:190]   --->   Operation 331 'mul' 'mul_ln190_7' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 332 [1/1] (1.08ns)   --->   "%add_ln190 = add i64 %mul_ln190_2, i64 %mul_ln190_1" [d5.cpp:190]   --->   Operation 332 'add' 'add_ln190' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 333 [1/1] (1.08ns)   --->   "%add_ln190_1 = add i64 %mul_ln190_3, i64 %mul_ln190_4" [d5.cpp:190]   --->   Operation 333 'add' 'add_ln190_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln190 = trunc i64 %add_ln190" [d5.cpp:190]   --->   Operation 334 'trunc' 'trunc_ln190' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln190_1 = trunc i64 %add_ln190_1" [d5.cpp:190]   --->   Operation 335 'trunc' 'trunc_ln190_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 336 [1/1] (1.08ns)   --->   "%add_ln190_3 = add i64 %mul_ln190_5, i64 %mul_ln179_7" [d5.cpp:190]   --->   Operation 336 'add' 'add_ln190_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 337 [1/1] (1.08ns)   --->   "%add_ln190_4 = add i64 %mul_ln190_7, i64 %mul_ln190_6" [d5.cpp:190]   --->   Operation 337 'add' 'add_ln190_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln190_2 = trunc i64 %add_ln190_3" [d5.cpp:190]   --->   Operation 338 'trunc' 'trunc_ln190_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln190_3 = trunc i64 %add_ln190_4" [d5.cpp:190]   --->   Operation 339 'trunc' 'trunc_ln190_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 340 [1/1] (1.08ns)   --->   "%add_ln190_5 = add i64 %add_ln190_4, i64 %add_ln190_3" [d5.cpp:190]   --->   Operation 340 'add' 'add_ln190_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 341 [1/1] (0.97ns)   --->   "%add_ln190_8 = add i28 %trunc_ln190_3, i28 %trunc_ln190_2" [d5.cpp:190]   --->   Operation 341 'add' 'add_ln190_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 342 [1/1] (1.08ns)   --->   "%add_ln190_10 = add i64 %mul_ln179_1, i64 %mul_ln179_2" [d5.cpp:190]   --->   Operation 342 'add' 'add_ln190_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 343 [1/1] (1.08ns)   --->   "%add_ln190_11 = add i64 %mul_ln179, i64 %mul_ln179_4" [d5.cpp:190]   --->   Operation 343 'add' 'add_ln190_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln190_4 = trunc i64 %add_ln190_10" [d5.cpp:190]   --->   Operation 344 'trunc' 'trunc_ln190_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln190_5 = trunc i64 %add_ln190_11" [d5.cpp:190]   --->   Operation 345 'trunc' 'trunc_ln190_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 346 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_12 = add i64 %add_ln190_11, i64 %add_ln190_10" [d5.cpp:190]   --->   Operation 346 'add' 'add_ln190_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 347 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_16 = add i28 %trunc_ln190_5, i28 %trunc_ln190_4" [d5.cpp:190]   --->   Operation 347 'add' 'add_ln190_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 348 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln190_18 = add i64 %add_ln190_15, i64 %add_ln190_12" [d5.cpp:190]   --->   Operation 348 'add' 'add_ln190_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 349 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln190_20 = add i28 %add_ln190_17, i28 %add_ln190_16" [d5.cpp:190]   --->   Operation 349 'add' 'add_ln190_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 350 '%mul_ln191 = mul i64 %zext_ln179_8, i64 %zext_ln184_2'
ST_28 : Operation 350 [1/1] (2.06ns)   --->   "%mul_ln191 = mul i64 %zext_ln179_8, i64 %zext_ln184_2" [d5.cpp:191]   --->   Operation 350 'mul' 'mul_ln191' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 351 '%mul_ln191_1 = mul i64 %zext_ln179_6, i64 %zext_ln143_5'
ST_28 : Operation 351 [1/1] (2.06ns)   --->   "%mul_ln191_1 = mul i64 %zext_ln179_6, i64 %zext_ln143_5" [d5.cpp:191]   --->   Operation 351 'mul' 'mul_ln191_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 352 '%mul_ln191_2 = mul i64 %zext_ln179_5, i64 %zext_ln143_4'
ST_28 : Operation 352 [1/1] (2.06ns)   --->   "%mul_ln191_2 = mul i64 %zext_ln179_5, i64 %zext_ln143_4" [d5.cpp:191]   --->   Operation 352 'mul' 'mul_ln191_2' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 353 '%mul_ln191_3 = mul i64 %zext_ln179_4, i64 %zext_ln143_3'
ST_28 : Operation 353 [1/1] (2.06ns)   --->   "%mul_ln191_3 = mul i64 %zext_ln179_4, i64 %zext_ln143_3" [d5.cpp:191]   --->   Operation 353 'mul' 'mul_ln191_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 354 '%mul_ln191_4 = mul i64 %zext_ln179_3, i64 %zext_ln143_2'
ST_28 : Operation 354 [1/1] (2.06ns)   --->   "%mul_ln191_4 = mul i64 %zext_ln179_3, i64 %zext_ln143_2" [d5.cpp:191]   --->   Operation 354 'mul' 'mul_ln191_4' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 355 '%mul_ln191_5 = mul i64 %zext_ln179_2, i64 %zext_ln143_1'
ST_28 : Operation 355 [1/1] (2.06ns)   --->   "%mul_ln191_5 = mul i64 %zext_ln179_2, i64 %zext_ln143_1" [d5.cpp:191]   --->   Operation 355 'mul' 'mul_ln191_5' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 356 '%mul_ln191_6 = mul i64 %zext_ln179, i64 %zext_ln184'
ST_28 : Operation 356 [1/1] (2.06ns)   --->   "%mul_ln191_6 = mul i64 %zext_ln179, i64 %zext_ln184" [d5.cpp:191]   --->   Operation 356 'mul' 'mul_ln191_6' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 357 '%mul_ln191_7 = mul i64 %zext_ln179_1, i64 %zext_ln143'
ST_28 : Operation 357 [1/1] (2.06ns)   --->   "%mul_ln191_7 = mul i64 %zext_ln179_1, i64 %zext_ln143" [d5.cpp:191]   --->   Operation 357 'mul' 'mul_ln191_7' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 358 [1/1] (1.08ns)   --->   "%add_ln191 = add i64 %mul_ln191_2, i64 %mul_ln191_1" [d5.cpp:191]   --->   Operation 358 'add' 'add_ln191' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 359 [1/1] (1.08ns)   --->   "%add_ln191_1 = add i64 %mul_ln191_3, i64 %mul_ln191_4" [d5.cpp:191]   --->   Operation 359 'add' 'add_ln191_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln191 = trunc i64 %add_ln191" [d5.cpp:191]   --->   Operation 360 'trunc' 'trunc_ln191' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln191_1 = trunc i64 %add_ln191_1" [d5.cpp:191]   --->   Operation 361 'trunc' 'trunc_ln191_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 362 [1/1] (1.08ns)   --->   "%add_ln191_2 = add i64 %add_ln191_1, i64 %add_ln191" [d5.cpp:191]   --->   Operation 362 'add' 'add_ln191_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 363 [1/1] (1.08ns)   --->   "%add_ln191_3 = add i64 %mul_ln191_7, i64 %mul_ln191_5" [d5.cpp:191]   --->   Operation 363 'add' 'add_ln191_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 364 [1/1] (1.08ns)   --->   "%add_ln191_4 = add i64 %mul_ln191_6, i64 %mul_ln191" [d5.cpp:191]   --->   Operation 364 'add' 'add_ln191_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln191_2 = trunc i64 %add_ln191_3" [d5.cpp:191]   --->   Operation 365 'trunc' 'trunc_ln191_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 366 [1/1] (0.00ns)   --->   "%trunc_ln191_3 = trunc i64 %add_ln191_4" [d5.cpp:191]   --->   Operation 366 'trunc' 'trunc_ln191_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 367 [1/1] (1.08ns)   --->   "%add_ln191_5 = add i64 %add_ln191_4, i64 %add_ln191_3" [d5.cpp:191]   --->   Operation 367 'add' 'add_ln191_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 368 [1/1] (0.97ns)   --->   "%add_ln191_7 = add i28 %trunc_ln191_1, i28 %trunc_ln191" [d5.cpp:191]   --->   Operation 368 'add' 'add_ln191_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 369 [1/1] (0.97ns)   --->   "%add_ln191_8 = add i28 %trunc_ln191_3, i28 %trunc_ln191_2" [d5.cpp:191]   --->   Operation 369 'add' 'add_ln191_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 370 '%mul_ln196 = mul i64 %zext_ln179_2, i64 %zext_ln184_2'
ST_28 : Operation 370 [1/1] (2.06ns)   --->   "%mul_ln196 = mul i64 %zext_ln179_2, i64 %zext_ln184_2" [d5.cpp:196]   --->   Operation 370 'mul' 'mul_ln196' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 371 '%mul_ln196_1 = mul i64 %zext_ln179_1, i64 %zext_ln143_5'
ST_28 : Operation 371 [1/1] (2.06ns)   --->   "%mul_ln196_1 = mul i64 %zext_ln179_1, i64 %zext_ln143_5" [d5.cpp:196]   --->   Operation 371 'mul' 'mul_ln196_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 372 '%mul_ln196_2 = mul i64 %zext_ln179, i64 %zext_ln143_4'
ST_28 : Operation 372 [1/1] (2.06ns)   --->   "%mul_ln196_2 = mul i64 %zext_ln179, i64 %zext_ln143_4" [d5.cpp:196]   --->   Operation 372 'mul' 'mul_ln196_2' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 373 '%mul_ln197 = mul i64 %zext_ln179, i64 %zext_ln143_5'
ST_28 : Operation 373 [1/1] (2.06ns)   --->   "%mul_ln197 = mul i64 %zext_ln179, i64 %zext_ln143_5" [d5.cpp:197]   --->   Operation 373 'mul' 'mul_ln197' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 374 '%mul_ln197_1 = mul i64 %zext_ln179_1, i64 %zext_ln184_2'
ST_28 : Operation 374 [1/1] (2.06ns)   --->   "%mul_ln197_1 = mul i64 %zext_ln179_1, i64 %zext_ln184_2" [d5.cpp:197]   --->   Operation 374 'mul' 'mul_ln197_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.35ns)   --->   Input mux for Operation 375 '%mul_ln198 = mul i64 %zext_ln179, i64 %zext_ln184_2'
ST_28 : Operation 375 [1/1] (2.06ns)   --->   "%mul_ln198 = mul i64 %zext_ln179, i64 %zext_ln184_2" [d5.cpp:198]   --->   Operation 375 'mul' 'mul_ln198' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 376 [1/1] (1.08ns)   --->   "%add_ln197 = add i64 %mul_ln197_1, i64 %mul_ln197" [d5.cpp:197]   --->   Operation 376 'add' 'add_ln197' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln197_1 = trunc i64 %add_ln197" [d5.cpp:197]   --->   Operation 377 'trunc' 'trunc_ln197_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 378 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196 = add i64 %mul_ln196_2, i64 %mul_ln196" [d5.cpp:196]   --->   Operation 378 'add' 'add_ln196' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 379 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln196_1 = add i64 %add_ln196, i64 %mul_ln196_1" [d5.cpp:196]   --->   Operation 379 'add' 'add_ln196_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln196_1 = trunc i64 %add_ln196_1" [d5.cpp:196]   --->   Operation 380 'trunc' 'trunc_ln196_1' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 6.26>
ST_29 : Operation 381 [1/1] (0.00ns)   --->   "%add159_2343_4523_loc_load = load i64 %add159_2343_4523_loc"   --->   Operation 381 'load' 'add159_2343_4523_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 382 [1/1] (0.00ns)   --->   "%add159_2343_3522_loc_load = load i64 %add159_2343_3522_loc"   --->   Operation 382 'load' 'add159_2343_3522_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 383 [1/1] (0.00ns)   --->   "%add159_2343_2521_loc_load = load i64 %add159_2343_2521_loc"   --->   Operation 383 'load' 'add159_2343_2521_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 384 [1/1] (0.00ns)   --->   "%add159_2343_1520_loc_load = load i64 %add159_2343_1520_loc"   --->   Operation 384 'load' 'add159_2343_1520_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 385 [1/1] (0.00ns)   --->   "%add159_1329_2516_loc_load = load i64 %add159_1329_2516_loc"   --->   Operation 385 'load' 'add159_1329_2516_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 386 [1/1] (0.00ns)   --->   "%add212_6508_loc_load = load i64 %add212_6508_loc"   --->   Operation 386 'load' 'add212_6508_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 387 [1/1] (0.00ns)   --->   "%add245_3501_loc_load = load i64 %add245_3501_loc"   --->   Operation 387 'load' 'add245_3501_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 388 [1/2] (1.22ns)   --->   "%call_ln143 = call void @test_Pipeline_VITIS_LOOP_151_23, i64 %arr_68, i64 %arr_67, i64 %arr_66, i64 %arr_65, i64 %arr, i64 %add212502_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_14_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_9_loc_load, i64 %add346_190_2494_loc, i64 %add346_190_1493_loc, i64 %add346_190492_loc, i64 %add346_2118491_loc, i64 %add346_1104490_loc, i64 %add346489_loc" [d5.cpp:143]   --->   Operation 388 'call' 'call_ln143' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 389 '%mul_ln143_15 = mul i64 %zext_ln50_9, i64 %zext_ln143'
ST_29 : Operation 389 [1/1] (2.06ns)   --->   "%mul_ln143_15 = mul i64 %zext_ln50_9, i64 %zext_ln143" [d5.cpp:143]   --->   Operation 389 'mul' 'mul_ln143_15' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 390 '%mul_ln143_16 = mul i64 %zext_ln50_6, i64 %zext_ln143_1'
ST_29 : Operation 390 [1/1] (2.06ns)   --->   "%mul_ln143_16 = mul i64 %zext_ln50_6, i64 %zext_ln143_1" [d5.cpp:143]   --->   Operation 390 'mul' 'mul_ln143_16' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 391 '%mul_ln143_17 = mul i64 %zext_ln50_8, i64 %zext_ln143_2'
ST_29 : Operation 391 [1/1] (2.06ns)   --->   "%mul_ln143_17 = mul i64 %zext_ln50_8, i64 %zext_ln143_2" [d5.cpp:143]   --->   Operation 391 'mul' 'mul_ln143_17' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 392 '%mul_ln143_18 = mul i64 %zext_ln50_2, i64 %zext_ln143_3'
ST_29 : Operation 392 [1/1] (2.06ns)   --->   "%mul_ln143_18 = mul i64 %zext_ln50_2, i64 %zext_ln143_3" [d5.cpp:143]   --->   Operation 392 'mul' 'mul_ln143_18' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 393 '%mul_ln143_19 = mul i64 %zext_ln50_5, i64 %zext_ln143_4'
ST_29 : Operation 393 [1/1] (2.06ns)   --->   "%mul_ln143_19 = mul i64 %zext_ln50_5, i64 %zext_ln143_4" [d5.cpp:143]   --->   Operation 393 'mul' 'mul_ln143_19' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 394 '%mul_ln143_20 = mul i64 %conv36, i64 %zext_ln143_5'
ST_29 : Operation 394 [1/1] (2.06ns)   --->   "%mul_ln143_20 = mul i64 %conv36, i64 %zext_ln143_5" [d5.cpp:143]   --->   Operation 394 'mul' 'mul_ln143_20' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 395 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143 = add i64 %mul_ln143_19, i64 %mul_ln143_17" [d5.cpp:143]   --->   Operation 395 'add' 'add_ln143' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 396 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_15 = add i64 %add_ln143, i64 %mul_ln143_18" [d5.cpp:143]   --->   Operation 396 'add' 'add_ln143_15' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 397 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_16 = add i64 %mul_ln143_16, i64 %mul_ln143_20" [d5.cpp:143]   --->   Operation 397 'add' 'add_ln143_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 398 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_17 = add i64 %add_ln143_16, i64 %mul_ln143_15" [d5.cpp:143]   --->   Operation 398 'add' 'add_ln143_17' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln143 = trunc i64 %add_ln143_15" [d5.cpp:143]   --->   Operation 399 'trunc' 'trunc_ln143' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln143_1 = trunc i64 %add_ln143_17" [d5.cpp:143]   --->   Operation 400 'trunc' 'trunc_ln143_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 401 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_18 = add i64 %add_ln143_17, i64 %add_ln143_15" [d5.cpp:143]   --->   Operation 401 'add' 'add_ln143_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 402 [1/1] (0.00ns)   --->   "%trunc_ln143_2 = trunc i64 %add212_6508_loc_load" [d5.cpp:143]   --->   Operation 402 'trunc' 'trunc_ln143_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 403 [1/1] (0.97ns)   --->   "%add_ln143_19 = add i28 %trunc_ln143_1, i28 %trunc_ln143" [d5.cpp:143]   --->   Operation 403 'add' 'add_ln143_19' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 404 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_82 = add i64 %add_ln143_18, i64 %add212_6508_loc_load" [d5.cpp:143]   --->   Operation 404 'add' 'arr_82' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 405 '%mul_ln189 = mul i64 %zext_ln179_1, i64 %zext_ln179_7'
ST_29 : Operation 405 [1/1] (2.06ns)   --->   "%mul_ln189 = mul i64 %zext_ln179_1, i64 %zext_ln179_7" [d5.cpp:189]   --->   Operation 405 'mul' 'mul_ln189' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 406 '%mul_ln189_1 = mul i64 %zext_ln179_2, i64 %zext_ln184'
ST_29 : Operation 406 [1/1] (2.06ns)   --->   "%mul_ln189_1 = mul i64 %zext_ln179_2, i64 %zext_ln184" [d5.cpp:189]   --->   Operation 406 'mul' 'mul_ln189_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 407 [1/1] (1.08ns)   --->   "%add_ln189 = add i64 %mul_ln189_1, i64 %mul_ln189" [d5.cpp:189]   --->   Operation 407 'add' 'add_ln189' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln189_1 = trunc i64 %add_ln189" [d5.cpp:189]   --->   Operation 408 'trunc' 'trunc_ln189_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 409 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_2 = add i64 %add_ln190_1, i64 %add_ln190" [d5.cpp:190]   --->   Operation 409 'add' 'add_ln190_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 410 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_7 = add i28 %trunc_ln190_1, i28 %trunc_ln190" [d5.cpp:190]   --->   Operation 410 'add' 'add_ln190_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 411 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln190_9 = add i64 %add_ln190_5, i64 %add_ln190_2" [d5.cpp:190]   --->   Operation 411 'add' 'add_ln190_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 412 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln190_19 = add i28 %add_ln190_8, i28 %add_ln190_7" [d5.cpp:190]   --->   Operation 412 'add' 'add_ln190_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 413 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_6 = add i64 %add_ln190_18, i64 %add_ln190_9" [d5.cpp:190]   --->   Operation 413 'add' 'add_ln190_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln190_8 = trunc i64 %add245_3501_loc_load" [d5.cpp:190]   --->   Operation 414 'trunc' 'trunc_ln190_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 415 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_21 = add i28 %add_ln190_20, i28 %add_ln190_19" [d5.cpp:190]   --->   Operation 415 'add' 'add_ln190_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 416 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_73 = add i64 %add_ln190_6, i64 %add245_3501_loc_load" [d5.cpp:190]   --->   Operation 416 'add' 'arr_73' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 417 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln191_6 = add i64 %add_ln191_5, i64 %add_ln191_2" [d5.cpp:191]   --->   Operation 417 'add' 'add_ln191_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 418 [1/1] (0.00ns)   --->   "%trunc_ln191_4 = trunc i64 %add159_1329_2516_loc_load" [d5.cpp:191]   --->   Operation 418 'trunc' 'trunc_ln191_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 419 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln191_9 = add i28 %add_ln191_8, i28 %add_ln191_7" [d5.cpp:191]   --->   Operation 419 'add' 'add_ln191_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 420 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_74 = add i64 %add_ln191_6, i64 %add159_1329_2516_loc_load" [d5.cpp:191]   --->   Operation 420 'add' 'arr_74' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 421 '%mul_ln195 = mul i64 %zext_ln179_3, i64 %zext_ln184_2'
ST_29 : Operation 421 [1/1] (2.06ns)   --->   "%mul_ln195 = mul i64 %zext_ln179_3, i64 %zext_ln184_2" [d5.cpp:195]   --->   Operation 421 'mul' 'mul_ln195' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 422 '%mul_ln195_1 = mul i64 %zext_ln179_2, i64 %zext_ln143_5'
ST_29 : Operation 422 [1/1] (2.06ns)   --->   "%mul_ln195_1 = mul i64 %zext_ln179_2, i64 %zext_ln143_5" [d5.cpp:195]   --->   Operation 422 'mul' 'mul_ln195_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 423 '%mul_ln195_2 = mul i64 %zext_ln179, i64 %zext_ln143_3'
ST_29 : Operation 423 [1/1] (2.06ns)   --->   "%mul_ln195_2 = mul i64 %zext_ln179, i64 %zext_ln143_3" [d5.cpp:195]   --->   Operation 423 'mul' 'mul_ln195_2' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 424 '%mul_ln195_3 = mul i64 %zext_ln179_1, i64 %zext_ln143_4'
ST_29 : Operation 424 [1/1] (2.06ns)   --->   "%mul_ln195_3 = mul i64 %zext_ln179_1, i64 %zext_ln143_4" [d5.cpp:195]   --->   Operation 424 'mul' 'mul_ln195_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 425 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_73, i32 28, i32 63" [d5.cpp:200]   --->   Operation 425 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln200_63 = zext i36 %lshr_ln1" [d5.cpp:200]   --->   Operation 426 'zext' 'zext_ln200_63' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 427 [1/1] (1.08ns)   --->   "%arr_83 = add i64 %add159_2343_4523_loc_load, i64 %mul_ln198" [d5.cpp:198]   --->   Operation 427 'add' 'arr_83' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 428 [1/1] (0.00ns)   --->   "%trunc_ln200_1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_73, i32 28, i32 55" [d5.cpp:200]   --->   Operation 428 'partselect' 'trunc_ln200_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 429 [1/1] (0.00ns)   --->   "%trunc_ln200 = trunc i64 %arr_83" [d5.cpp:200]   --->   Operation 429 'trunc' 'trunc_ln200' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 430 [1/1] (1.08ns)   --->   "%add_ln200 = add i64 %arr_83, i64 %zext_ln200_63" [d5.cpp:200]   --->   Operation 430 'add' 'add_ln200' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 431 [1/1] (0.97ns)   --->   "%add_ln200_1 = add i28 %trunc_ln200, i28 %trunc_ln200_1" [d5.cpp:200]   --->   Operation 431 'add' 'add_ln200_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 432 [1/1] (0.00ns)   --->   "%lshr_ln200_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_74, i32 28, i32 63" [d5.cpp:200]   --->   Operation 432 'partselect' 'lshr_ln200_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i36 %lshr_ln200_1" [d5.cpp:200]   --->   Operation 433 'zext' 'zext_ln200' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 434 '%mul_ln200 = mul i64 %zext_ln184_1, i64 %zext_ln184_2'
ST_29 : Operation 434 [1/1] (2.06ns)   --->   "%mul_ln200 = mul i64 %zext_ln184_1, i64 %zext_ln184_2" [d5.cpp:200]   --->   Operation 434 'mul' 'mul_ln200' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln200_1 = zext i64 %mul_ln200" [d5.cpp:200]   --->   Operation 435 'zext' 'zext_ln200_1' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 436 '%mul_ln200_1 = mul i64 %zext_ln179_8, i64 %zext_ln143_5'
ST_29 : Operation 436 [1/1] (2.06ns)   --->   "%mul_ln200_1 = mul i64 %zext_ln179_8, i64 %zext_ln143_5" [d5.cpp:200]   --->   Operation 436 'mul' 'mul_ln200_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln200_2 = zext i64 %mul_ln200_1" [d5.cpp:200]   --->   Operation 437 'zext' 'zext_ln200_2' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 438 '%mul_ln200_2 = mul i64 %zext_ln179_6, i64 %zext_ln143_4'
ST_29 : Operation 438 [1/1] (2.06ns)   --->   "%mul_ln200_2 = mul i64 %zext_ln179_6, i64 %zext_ln143_4" [d5.cpp:200]   --->   Operation 438 'mul' 'mul_ln200_2' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln200_3 = zext i64 %mul_ln200_2" [d5.cpp:200]   --->   Operation 439 'zext' 'zext_ln200_3' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 440 '%mul_ln200_3 = mul i64 %zext_ln179_5, i64 %zext_ln143_3'
ST_29 : Operation 440 [1/1] (2.06ns)   --->   "%mul_ln200_3 = mul i64 %zext_ln179_5, i64 %zext_ln143_3" [d5.cpp:200]   --->   Operation 440 'mul' 'mul_ln200_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln200_4 = zext i64 %mul_ln200_3" [d5.cpp:200]   --->   Operation 441 'zext' 'zext_ln200_4' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 442 '%mul_ln200_4 = mul i64 %zext_ln179_4, i64 %zext_ln143_2'
ST_29 : Operation 442 [1/1] (2.06ns)   --->   "%mul_ln200_4 = mul i64 %zext_ln179_4, i64 %zext_ln143_2" [d5.cpp:200]   --->   Operation 442 'mul' 'mul_ln200_4' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln200_5 = zext i64 %mul_ln200_4" [d5.cpp:200]   --->   Operation 443 'zext' 'zext_ln200_5' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 444 '%mul_ln200_5 = mul i64 %zext_ln179_3, i64 %zext_ln143_1'
ST_29 : Operation 444 [1/1] (2.06ns)   --->   "%mul_ln200_5 = mul i64 %zext_ln179_3, i64 %zext_ln143_1" [d5.cpp:200]   --->   Operation 444 'mul' 'mul_ln200_5' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln200_6 = zext i64 %mul_ln200_5" [d5.cpp:200]   --->   Operation 445 'zext' 'zext_ln200_6' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 446 '%mul_ln200_6 = mul i64 %zext_ln179_2, i64 %zext_ln143'
ST_29 : Operation 446 [1/1] (2.06ns)   --->   "%mul_ln200_6 = mul i64 %zext_ln179_2, i64 %zext_ln143" [d5.cpp:200]   --->   Operation 446 'mul' 'mul_ln200_6' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln200_7 = zext i64 %mul_ln200_6" [d5.cpp:200]   --->   Operation 447 'zext' 'zext_ln200_7' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 448 '%mul_ln200_7 = mul i64 %zext_ln179_1, i64 %zext_ln184'
ST_29 : Operation 448 [1/1] (2.06ns)   --->   "%mul_ln200_7 = mul i64 %zext_ln179_1, i64 %zext_ln184" [d5.cpp:200]   --->   Operation 448 'mul' 'mul_ln200_7' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln200_8 = zext i64 %mul_ln200_7" [d5.cpp:200]   --->   Operation 449 'zext' 'zext_ln200_8' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.35ns)   --->   Input mux for Operation 450 '%mul_ln200_8 = mul i64 %zext_ln179, i64 %zext_ln179_7'
ST_29 : Operation 450 [1/1] (2.06ns)   --->   "%mul_ln200_8 = mul i64 %zext_ln179, i64 %zext_ln179_7" [d5.cpp:200]   --->   Operation 450 'mul' 'mul_ln200_8' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln200_9 = zext i64 %mul_ln200_8" [d5.cpp:200]   --->   Operation 451 'zext' 'zext_ln200_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln200_10 = zext i64 %arr_82" [d5.cpp:200]   --->   Operation 452 'zext' 'zext_ln200_10' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln200_11 = zext i36 %lshr_ln1" [d5.cpp:200]   --->   Operation 453 'zext' 'zext_ln200_11' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln200_2 = trunc i64 %mul_ln200_8" [d5.cpp:200]   --->   Operation 454 'trunc' 'trunc_ln200_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln200_3 = trunc i64 %mul_ln200_7" [d5.cpp:200]   --->   Operation 455 'trunc' 'trunc_ln200_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln200_4 = trunc i64 %mul_ln200_6" [d5.cpp:200]   --->   Operation 456 'trunc' 'trunc_ln200_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln200_5 = trunc i64 %mul_ln200_5" [d5.cpp:200]   --->   Operation 457 'trunc' 'trunc_ln200_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 458 [1/1] (0.00ns)   --->   "%trunc_ln200_6 = trunc i64 %mul_ln200_4" [d5.cpp:200]   --->   Operation 458 'trunc' 'trunc_ln200_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln200_7 = trunc i64 %mul_ln200_3" [d5.cpp:200]   --->   Operation 459 'trunc' 'trunc_ln200_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln200_8 = trunc i64 %mul_ln200_2" [d5.cpp:200]   --->   Operation 460 'trunc' 'trunc_ln200_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 461 [1/1] (0.00ns)   --->   "%trunc_ln200_9 = trunc i64 %mul_ln200_1" [d5.cpp:200]   --->   Operation 461 'trunc' 'trunc_ln200_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 462 [1/1] (0.00ns)   --->   "%trunc_ln200_12 = trunc i64 %mul_ln200" [d5.cpp:200]   --->   Operation 462 'trunc' 'trunc_ln200_12' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 463 [1/1] (0.00ns)   --->   "%trunc_ln200_s = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_74, i32 28, i32 55" [d5.cpp:200]   --->   Operation 463 'partselect' 'trunc_ln200_s' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 464 [1/1] (1.08ns)   --->   "%add_ln200_2 = add i65 %zext_ln200_9, i65 %zext_ln200_7" [d5.cpp:200]   --->   Operation 464 'add' 'add_ln200_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln200_12 = zext i65 %add_ln200_2" [d5.cpp:200]   --->   Operation 465 'zext' 'zext_ln200_12' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 466 [1/1] (1.09ns)   --->   "%add_ln200_3 = add i66 %zext_ln200_12, i66 %zext_ln200_8" [d5.cpp:200]   --->   Operation 466 'add' 'add_ln200_3' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 467 [1/1] (1.08ns)   --->   "%add_ln200_4 = add i65 %zext_ln200_5, i65 %zext_ln200_4" [d5.cpp:200]   --->   Operation 467 'add' 'add_ln200_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln200_14 = zext i65 %add_ln200_4" [d5.cpp:200]   --->   Operation 468 'zext' 'zext_ln200_14' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 469 [1/1] (1.09ns)   --->   "%add_ln200_5 = add i66 %zext_ln200_14, i66 %zext_ln200_6" [d5.cpp:200]   --->   Operation 469 'add' 'add_ln200_5' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 470 [1/1] (1.08ns)   --->   "%add_ln200_7 = add i65 %zext_ln200_2, i65 %zext_ln200_1" [d5.cpp:200]   --->   Operation 470 'add' 'add_ln200_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln200_17 = zext i65 %add_ln200_7" [d5.cpp:200]   --->   Operation 471 'zext' 'zext_ln200_17' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 472 [1/1] (1.09ns)   --->   "%add_ln200_8 = add i66 %zext_ln200_17, i66 %zext_ln200_3" [d5.cpp:200]   --->   Operation 472 'add' 'add_ln200_8' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 473 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln200_9 = add i65 %zext_ln200_10, i65 %zext_ln200_11" [d5.cpp:200]   --->   Operation 473 'add' 'add_ln200_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 474 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln200_10 = add i65 %add_ln200_9, i65 %zext_ln200" [d5.cpp:200]   --->   Operation 474 'add' 'add_ln200_10' <Predicate = true> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 475 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln200_39 = add i28 %add_ln190_21, i28 %trunc_ln190_8" [d5.cpp:200]   --->   Operation 475 'add' 'add_ln200_39' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 476 [1/1] (0.00ns)   --->   "%lshr_ln201_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln200, i32 28, i32 63" [d5.cpp:201]   --->   Operation 476 'partselect' 'lshr_ln201_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln201_3 = zext i36 %lshr_ln201_1" [d5.cpp:201]   --->   Operation 477 'zext' 'zext_ln201_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 478 [1/1] (0.00ns)   --->   "%trunc_ln197 = trunc i64 %add159_2343_3522_loc_load" [d5.cpp:197]   --->   Operation 478 'trunc' 'trunc_ln197' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 479 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln200, i32 28, i32 55" [d5.cpp:201]   --->   Operation 479 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 480 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln201_2 = add i64 %add159_2343_3522_loc_load, i64 %zext_ln201_3" [d5.cpp:201]   --->   Operation 480 'add' 'add_ln201_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 481 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln201_1 = add i64 %add_ln201_2, i64 %add_ln197" [d5.cpp:201]   --->   Operation 481 'add' 'add_ln201_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 482 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln201_4 = add i28 %trunc_ln197, i28 %trunc_ln" [d5.cpp:201]   --->   Operation 482 'add' 'add_ln201_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 483 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln201_3 = add i28 %add_ln201_4, i28 %trunc_ln197_1" [d5.cpp:201]   --->   Operation 483 'add' 'add_ln201_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 484 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln201_1, i32 28, i32 63" [d5.cpp:202]   --->   Operation 484 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln202 = zext i36 %lshr_ln3" [d5.cpp:202]   --->   Operation 485 'zext' 'zext_ln202' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 486 [1/1] (0.00ns)   --->   "%trunc_ln196 = trunc i64 %add159_2343_2521_loc_load" [d5.cpp:196]   --->   Operation 486 'trunc' 'trunc_ln196' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln201_1, i32 28, i32 55" [d5.cpp:202]   --->   Operation 487 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 488 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln202_1 = add i64 %add159_2343_2521_loc_load, i64 %zext_ln202" [d5.cpp:202]   --->   Operation 488 'add' 'add_ln202_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 489 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln202 = add i64 %add_ln202_1, i64 %add_ln196_1" [d5.cpp:202]   --->   Operation 489 'add' 'add_ln202' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 490 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln202_2 = add i28 %trunc_ln196, i28 %trunc_ln1" [d5.cpp:202]   --->   Operation 490 'add' 'add_ln202_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 491 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_2 = add i28 %add_ln202_2, i28 %trunc_ln196_1" [d5.cpp:202]   --->   Operation 491 'add' 'out1_w_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 492 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln202, i32 28, i32 63" [d5.cpp:203]   --->   Operation 492 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i36 %lshr_ln4" [d5.cpp:203]   --->   Operation 493 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 494 [1/1] (1.08ns)   --->   "%add_ln195 = add i64 %mul_ln195_2, i64 %mul_ln195_1" [d5.cpp:195]   --->   Operation 494 'add' 'add_ln195' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 495 [1/1] (1.08ns)   --->   "%add_ln195_1 = add i64 %mul_ln195_3, i64 %mul_ln195" [d5.cpp:195]   --->   Operation 495 'add' 'add_ln195_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 496 [1/1] (0.00ns)   --->   "%trunc_ln195 = trunc i64 %add_ln195" [d5.cpp:195]   --->   Operation 496 'trunc' 'trunc_ln195' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln195_1 = trunc i64 %add_ln195_1" [d5.cpp:195]   --->   Operation 497 'trunc' 'trunc_ln195_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 498 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_2 = add i64 %add_ln195_1, i64 %add_ln195" [d5.cpp:195]   --->   Operation 498 'add' 'add_ln195_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 499 [1/1] (0.00ns)   --->   "%trunc_ln195_2 = trunc i64 %add159_2343_1520_loc_load" [d5.cpp:195]   --->   Operation 499 'trunc' 'trunc_ln195_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 500 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_3 = add i28 %trunc_ln195_1, i28 %trunc_ln195" [d5.cpp:195]   --->   Operation 500 'add' 'add_ln195_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln202, i32 28, i32 55" [d5.cpp:203]   --->   Operation 501 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 502 [1/1] (1.08ns)   --->   "%add_ln203_1 = add i64 %add159_2343_1520_loc_load, i64 %zext_ln203" [d5.cpp:203]   --->   Operation 502 'add' 'add_ln203_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 503 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln203 = add i64 %add_ln203_1, i64 %add_ln195_2" [d5.cpp:203]   --->   Operation 503 'add' 'add_ln203' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 504 [1/1] (0.97ns)   --->   "%add_ln203_2 = add i28 %trunc_ln195_2, i28 %trunc_ln2" [d5.cpp:203]   --->   Operation 504 'add' 'add_ln203_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 505 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_3 = add i28 %add_ln203_2, i28 %add_ln195_3" [d5.cpp:203]   --->   Operation 505 'add' 'out1_w_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 506 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln203, i32 28, i32 63" [d5.cpp:204]   --->   Operation 506 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 507 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln203, i32 28, i32 55" [d5.cpp:204]   --->   Operation 507 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 508 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln207 = add i28 %add_ln191_9, i28 %trunc_ln191_4" [d5.cpp:207]   --->   Operation 508 'add' 'add_ln207' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 509 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_1 = add i28 %add_ln143_19, i28 %trunc_ln200_s" [d5.cpp:208]   --->   Operation 509 'add' 'add_ln208_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 510 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_2 = add i28 %add_ln208_1, i28 %trunc_ln143_2" [d5.cpp:208]   --->   Operation 510 'add' 'add_ln208_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 511 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_4 = add i28 %trunc_ln200_12, i28 %trunc_ln200_9" [d5.cpp:208]   --->   Operation 511 'add' 'add_ln208_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 512 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_5 = add i28 %add_ln208_4, i28 %trunc_ln200_8" [d5.cpp:208]   --->   Operation 512 'add' 'add_ln208_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 513 [1/1] (0.97ns)   --->   "%add_ln208_7 = add i28 %trunc_ln200_4, i28 %trunc_ln200_2" [d5.cpp:208]   --->   Operation 513 'add' 'add_ln208_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 514 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_8 = add i28 %add_ln208_7, i28 %trunc_ln200_3" [d5.cpp:208]   --->   Operation 514 'add' 'add_ln208_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 515 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_9 = add i28 %trunc_ln200_5, i28 %trunc_ln200_7" [d5.cpp:208]   --->   Operation 515 'add' 'add_ln208_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 516 [1/1] (0.97ns)   --->   "%add_ln208_10 = add i28 %trunc_ln200_6, i28 %trunc_ln200_1" [d5.cpp:208]   --->   Operation 516 'add' 'add_ln208_10' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 517 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_11 = add i28 %add_ln208_10, i28 %add_ln208_9" [d5.cpp:208]   --->   Operation 517 'add' 'add_ln208_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 518 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_12 = add i28 %add_ln208_11, i28 %add_ln208_8" [d5.cpp:208]   --->   Operation 518 'add' 'add_ln208_12' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 5.61>
ST_30 : Operation 519 [1/1] (0.00ns)   --->   "%add159_2343519_loc_load = load i64 %add159_2343519_loc"   --->   Operation 519 'load' 'add159_2343519_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 520 [1/1] (0.00ns)   --->   "%add346_190_2494_loc_load = load i64 %add346_190_2494_loc"   --->   Operation 520 'load' 'add346_190_2494_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 521 [1/1] (0.00ns)   --->   "%add346_190_1493_loc_load = load i64 %add346_190_1493_loc"   --->   Operation 521 'load' 'add346_190_1493_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 522 [1/1] (0.00ns)   --->   "%add346_190492_loc_load = load i64 %add346_190492_loc"   --->   Operation 522 'load' 'add346_190492_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 523 '%mul_ln184 = mul i64 %zext_ln179_6, i64 %zext_ln179_7'
ST_30 : Operation 523 [1/1] (2.06ns)   --->   "%mul_ln184 = mul i64 %zext_ln179_6, i64 %zext_ln179_7" [d5.cpp:184]   --->   Operation 523 'mul' 'mul_ln184' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 524 '%mul_ln184_1 = mul i64 %zext_ln179_8, i64 %zext_ln184'
ST_30 : Operation 524 [1/1] (2.06ns)   --->   "%mul_ln184_1 = mul i64 %zext_ln179_8, i64 %zext_ln184" [d5.cpp:184]   --->   Operation 524 'mul' 'mul_ln184_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 525 '%mul_ln184_2 = mul i64 %zext_ln184_1, i64 %zext_ln143'
ST_30 : Operation 525 [1/1] (2.06ns)   --->   "%mul_ln184_2 = mul i64 %zext_ln184_1, i64 %zext_ln143" [d5.cpp:184]   --->   Operation 525 'mul' 'mul_ln184_2' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 526 '%mul_ln184_3 = mul i64 %zext_ln50_12, i64 %zext_ln143_1'
ST_30 : Operation 526 [1/1] (2.06ns)   --->   "%mul_ln184_3 = mul i64 %zext_ln50_12, i64 %zext_ln143_1" [d5.cpp:184]   --->   Operation 526 'mul' 'mul_ln184_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 527 '%mul_ln184_4 = mul i64 %zext_ln50_9, i64 %zext_ln143_2'
ST_30 : Operation 527 [1/1] (2.06ns)   --->   "%mul_ln184_4 = mul i64 %zext_ln50_9, i64 %zext_ln143_2" [d5.cpp:184]   --->   Operation 527 'mul' 'mul_ln184_4' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 528 '%mul_ln184_5 = mul i64 %zext_ln50_6, i64 %zext_ln143_3'
ST_30 : Operation 528 [1/1] (2.06ns)   --->   "%mul_ln184_5 = mul i64 %zext_ln50_6, i64 %zext_ln143_3" [d5.cpp:184]   --->   Operation 528 'mul' 'mul_ln184_5' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 529 '%mul_ln184_6 = mul i64 %zext_ln50_8, i64 %zext_ln143_4'
ST_30 : Operation 529 [1/1] (2.06ns)   --->   "%mul_ln184_6 = mul i64 %zext_ln50_8, i64 %zext_ln143_4" [d5.cpp:184]   --->   Operation 529 'mul' 'mul_ln184_6' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 530 '%mul_ln184_7 = mul i64 %zext_ln50_2, i64 %zext_ln143_5'
ST_30 : Operation 530 [1/1] (2.06ns)   --->   "%mul_ln184_7 = mul i64 %zext_ln50_2, i64 %zext_ln143_5" [d5.cpp:184]   --->   Operation 530 'mul' 'mul_ln184_7' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 531 '%mul_ln184_8 = mul i64 %zext_ln50_5, i64 %zext_ln184_2'
ST_30 : Operation 531 [1/1] (2.06ns)   --->   "%mul_ln184_8 = mul i64 %zext_ln50_5, i64 %zext_ln184_2" [d5.cpp:184]   --->   Operation 531 'mul' 'mul_ln184_8' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 532 '%mul_ln185 = mul i64 %zext_ln179_5, i64 %zext_ln179_7'
ST_30 : Operation 532 [1/1] (2.06ns)   --->   "%mul_ln185 = mul i64 %zext_ln179_5, i64 %zext_ln179_7" [d5.cpp:185]   --->   Operation 532 'mul' 'mul_ln185' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 533 '%mul_ln185_1 = mul i64 %zext_ln179_6, i64 %zext_ln184'
ST_30 : Operation 533 [1/1] (2.06ns)   --->   "%mul_ln185_1 = mul i64 %zext_ln179_6, i64 %zext_ln184" [d5.cpp:185]   --->   Operation 533 'mul' 'mul_ln185_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 534 '%mul_ln185_2 = mul i64 %zext_ln184_1, i64 %zext_ln143_1'
ST_30 : Operation 534 [1/1] (2.06ns)   --->   "%mul_ln185_2 = mul i64 %zext_ln184_1, i64 %zext_ln143_1" [d5.cpp:185]   --->   Operation 534 'mul' 'mul_ln185_2' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 535 '%mul_ln185_3 = mul i64 %zext_ln50_12, i64 %zext_ln143_2'
ST_30 : Operation 535 [1/1] (2.06ns)   --->   "%mul_ln185_3 = mul i64 %zext_ln50_12, i64 %zext_ln143_2" [d5.cpp:185]   --->   Operation 535 'mul' 'mul_ln185_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 536 '%mul_ln185_4 = mul i64 %zext_ln179_8, i64 %zext_ln143'
ST_30 : Operation 536 [1/1] (2.06ns)   --->   "%mul_ln185_4 = mul i64 %zext_ln179_8, i64 %zext_ln143" [d5.cpp:185]   --->   Operation 536 'mul' 'mul_ln185_4' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 537 '%mul_ln185_5 = mul i64 %zext_ln50_9, i64 %zext_ln143_3'
ST_30 : Operation 537 [1/1] (2.06ns)   --->   "%mul_ln185_5 = mul i64 %zext_ln50_9, i64 %zext_ln143_3" [d5.cpp:185]   --->   Operation 537 'mul' 'mul_ln185_5' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 538 '%mul_ln185_6 = mul i64 %zext_ln50_6, i64 %zext_ln143_4'
ST_30 : Operation 538 [1/1] (2.06ns)   --->   "%mul_ln185_6 = mul i64 %zext_ln50_6, i64 %zext_ln143_4" [d5.cpp:185]   --->   Operation 538 'mul' 'mul_ln185_6' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 539 '%mul_ln185_7 = mul i64 %zext_ln50_8, i64 %zext_ln143_5'
ST_30 : Operation 539 [1/1] (2.06ns)   --->   "%mul_ln185_7 = mul i64 %zext_ln50_8, i64 %zext_ln143_5" [d5.cpp:185]   --->   Operation 539 'mul' 'mul_ln185_7' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 540 '%mul_ln185_8 = mul i64 %zext_ln50_2, i64 %zext_ln184_2'
ST_30 : Operation 540 [1/1] (2.06ns)   --->   "%mul_ln185_8 = mul i64 %zext_ln50_2, i64 %zext_ln184_2" [d5.cpp:185]   --->   Operation 540 'mul' 'mul_ln185_8' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 541 '%mul_ln186 = mul i64 %zext_ln179_4, i64 %zext_ln179_7'
ST_30 : Operation 541 [1/1] (2.06ns)   --->   "%mul_ln186 = mul i64 %zext_ln179_4, i64 %zext_ln179_7" [d5.cpp:186]   --->   Operation 541 'mul' 'mul_ln186' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 542 '%mul_ln186_1 = mul i64 %zext_ln179_5, i64 %zext_ln184'
ST_30 : Operation 542 [1/1] (2.06ns)   --->   "%mul_ln186_1 = mul i64 %zext_ln179_5, i64 %zext_ln184" [d5.cpp:186]   --->   Operation 542 'mul' 'mul_ln186_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 543 '%mul_ln186_2 = mul i64 %zext_ln179_6, i64 %zext_ln143'
ST_30 : Operation 543 [1/1] (2.06ns)   --->   "%mul_ln186_2 = mul i64 %zext_ln179_6, i64 %zext_ln143" [d5.cpp:186]   --->   Operation 543 'mul' 'mul_ln186_2' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 544 '%mul_ln186_3 = mul i64 %zext_ln179_8, i64 %zext_ln143_1'
ST_30 : Operation 544 [1/1] (2.06ns)   --->   "%mul_ln186_3 = mul i64 %zext_ln179_8, i64 %zext_ln143_1" [d5.cpp:186]   --->   Operation 544 'mul' 'mul_ln186_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 545 '%mul_ln186_4 = mul i64 %zext_ln184_1, i64 %zext_ln143_2'
ST_30 : Operation 545 [1/1] (2.06ns)   --->   "%mul_ln186_4 = mul i64 %zext_ln184_1, i64 %zext_ln143_2" [d5.cpp:186]   --->   Operation 545 'mul' 'mul_ln186_4' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 546 '%mul_ln186_5 = mul i64 %zext_ln50_12, i64 %zext_ln143_3'
ST_30 : Operation 546 [1/1] (2.06ns)   --->   "%mul_ln186_5 = mul i64 %zext_ln50_12, i64 %zext_ln143_3" [d5.cpp:186]   --->   Operation 546 'mul' 'mul_ln186_5' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 547 '%mul_ln186_6 = mul i64 %zext_ln50_9, i64 %zext_ln143_4'
ST_30 : Operation 547 [1/1] (2.06ns)   --->   "%mul_ln186_6 = mul i64 %zext_ln50_9, i64 %zext_ln143_4" [d5.cpp:186]   --->   Operation 547 'mul' 'mul_ln186_6' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 548 '%mul_ln186_7 = mul i64 %zext_ln50_6, i64 %zext_ln143_5'
ST_30 : Operation 548 [1/1] (2.06ns)   --->   "%mul_ln186_7 = mul i64 %zext_ln50_6, i64 %zext_ln143_5" [d5.cpp:186]   --->   Operation 548 'mul' 'mul_ln186_7' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 549 [1/1] (1.08ns)   --->   "%add_ln186 = add i64 %mul_ln186_5, i64 %mul_ln186_6" [d5.cpp:186]   --->   Operation 549 'add' 'add_ln186' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 550 [1/1] (1.08ns)   --->   "%add_ln186_1 = add i64 %mul_ln186_4, i64 %mul_ln186_3" [d5.cpp:186]   --->   Operation 550 'add' 'add_ln186_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 551 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i64 %add_ln186" [d5.cpp:186]   --->   Operation 551 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 552 [1/1] (0.00ns)   --->   "%trunc_ln186_1 = trunc i64 %add_ln186_1" [d5.cpp:186]   --->   Operation 552 'trunc' 'trunc_ln186_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 553 [1/1] (1.08ns)   --->   "%add_ln186_2 = add i64 %add_ln186_1, i64 %add_ln186" [d5.cpp:186]   --->   Operation 553 'add' 'add_ln186_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 554 [1/1] (1.08ns)   --->   "%add_ln186_3 = add i64 %mul_ln186_1, i64 %mul_ln186_2" [d5.cpp:186]   --->   Operation 554 'add' 'add_ln186_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 555 [1/1] (1.08ns)   --->   "%add_ln186_4 = add i64 %mul_ln186, i64 %mul_ln186_7" [d5.cpp:186]   --->   Operation 555 'add' 'add_ln186_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 556 [1/1] (0.00ns)   --->   "%trunc_ln186_2 = trunc i64 %add_ln186_3" [d5.cpp:186]   --->   Operation 556 'trunc' 'trunc_ln186_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 557 [1/1] (0.00ns)   --->   "%trunc_ln186_3 = trunc i64 %add_ln186_4" [d5.cpp:186]   --->   Operation 557 'trunc' 'trunc_ln186_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 558 [1/1] (1.08ns)   --->   "%add_ln186_5 = add i64 %add_ln186_4, i64 %add_ln186_3" [d5.cpp:186]   --->   Operation 558 'add' 'add_ln186_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 559 [1/1] (0.97ns)   --->   "%add_ln186_8 = add i28 %trunc_ln186_3, i28 %trunc_ln186_2" [d5.cpp:186]   --->   Operation 559 'add' 'add_ln186_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 560 '%mul_ln187 = mul i64 %zext_ln184_1, i64 %zext_ln143_3'
ST_30 : Operation 560 [1/1] (2.06ns)   --->   "%mul_ln187 = mul i64 %zext_ln184_1, i64 %zext_ln143_3" [d5.cpp:187]   --->   Operation 560 'mul' 'mul_ln187' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 561 '%mul_ln187_1 = mul i64 %zext_ln179_3, i64 %zext_ln179_7'
ST_30 : Operation 561 [1/1] (2.06ns)   --->   "%mul_ln187_1 = mul i64 %zext_ln179_3, i64 %zext_ln179_7" [d5.cpp:187]   --->   Operation 561 'mul' 'mul_ln187_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 562 '%mul_ln187_2 = mul i64 %zext_ln179_4, i64 %zext_ln184'
ST_30 : Operation 562 [1/1] (2.06ns)   --->   "%mul_ln187_2 = mul i64 %zext_ln179_4, i64 %zext_ln184" [d5.cpp:187]   --->   Operation 562 'mul' 'mul_ln187_2' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 563 '%mul_ln187_3 = mul i64 %zext_ln179_5, i64 %zext_ln143'
ST_30 : Operation 563 [1/1] (2.06ns)   --->   "%mul_ln187_3 = mul i64 %zext_ln179_5, i64 %zext_ln143" [d5.cpp:187]   --->   Operation 563 'mul' 'mul_ln187_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 564 '%mul_ln187_4 = mul i64 %zext_ln179_6, i64 %zext_ln143_1'
ST_30 : Operation 564 [1/1] (2.06ns)   --->   "%mul_ln187_4 = mul i64 %zext_ln179_6, i64 %zext_ln143_1" [d5.cpp:187]   --->   Operation 564 'mul' 'mul_ln187_4' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 565 '%mul_ln187_5 = mul i64 %zext_ln179_8, i64 %zext_ln143_2'
ST_30 : Operation 565 [1/1] (2.06ns)   --->   "%mul_ln187_5 = mul i64 %zext_ln179_8, i64 %zext_ln143_2" [d5.cpp:187]   --->   Operation 565 'mul' 'mul_ln187_5' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 566 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln187 = add i64 %mul_ln187_5, i64 %mul_ln187_3" [d5.cpp:187]   --->   Operation 566 'add' 'add_ln187' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 567 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln187_1 = add i64 %add_ln187, i64 %mul_ln187_4" [d5.cpp:187]   --->   Operation 567 'add' 'add_ln187_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln187_2 = add i64 %mul_ln187_2, i64 %mul_ln187" [d5.cpp:187]   --->   Operation 568 'add' 'add_ln187_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 569 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln187_3 = add i64 %add_ln187_2, i64 %mul_ln187_1" [d5.cpp:187]   --->   Operation 569 'add' 'add_ln187_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 570 [1/1] (0.00ns)   --->   "%trunc_ln187 = trunc i64 %add_ln187_1" [d5.cpp:187]   --->   Operation 570 'trunc' 'trunc_ln187' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 571 [1/1] (0.00ns)   --->   "%trunc_ln187_1 = trunc i64 %add_ln187_3" [d5.cpp:187]   --->   Operation 571 'trunc' 'trunc_ln187_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 572 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln187_4 = add i64 %add_ln187_3, i64 %add_ln187_1" [d5.cpp:187]   --->   Operation 572 'add' 'add_ln187_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 573 [1/1] (0.00ns)   --->   "%trunc_ln187_2 = trunc i64 %add346_190492_loc_load" [d5.cpp:187]   --->   Operation 573 'trunc' 'trunc_ln187_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 574 [1/1] (0.97ns)   --->   "%add_ln187_5 = add i28 %trunc_ln187_1, i28 %trunc_ln187" [d5.cpp:187]   --->   Operation 574 'add' 'add_ln187_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 575 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_70 = add i64 %add_ln187_4, i64 %add346_190492_loc_load" [d5.cpp:187]   --->   Operation 575 'add' 'arr_70' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 576 '%mul_ln188 = mul i64 %zext_ln179_2, i64 %zext_ln179_7'
ST_30 : Operation 576 [1/1] (2.06ns)   --->   "%mul_ln188 = mul i64 %zext_ln179_2, i64 %zext_ln179_7" [d5.cpp:188]   --->   Operation 576 'mul' 'mul_ln188' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 577 '%mul_ln188_1 = mul i64 %zext_ln179_3, i64 %zext_ln184'
ST_30 : Operation 577 [1/1] (2.06ns)   --->   "%mul_ln188_1 = mul i64 %zext_ln179_3, i64 %zext_ln184" [d5.cpp:188]   --->   Operation 577 'mul' 'mul_ln188_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 578 '%mul_ln188_2 = mul i64 %zext_ln179_4, i64 %zext_ln143'
ST_30 : Operation 578 [1/1] (2.06ns)   --->   "%mul_ln188_2 = mul i64 %zext_ln179_4, i64 %zext_ln143" [d5.cpp:188]   --->   Operation 578 'mul' 'mul_ln188_2' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 579 '%mul_ln188_3 = mul i64 %zext_ln179_5, i64 %zext_ln143_1'
ST_30 : Operation 579 [1/1] (2.06ns)   --->   "%mul_ln188_3 = mul i64 %zext_ln179_5, i64 %zext_ln143_1" [d5.cpp:188]   --->   Operation 579 'mul' 'mul_ln188_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 580 [1/1] (1.08ns)   --->   "%add_ln188 = add i64 %mul_ln188, i64 %mul_ln188_2" [d5.cpp:188]   --->   Operation 580 'add' 'add_ln188' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 581 [1/1] (1.08ns)   --->   "%add_ln188_1 = add i64 %mul_ln188_1, i64 %mul_ln188_3" [d5.cpp:188]   --->   Operation 581 'add' 'add_ln188_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 582 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i64 %add_ln188" [d5.cpp:188]   --->   Operation 582 'trunc' 'trunc_ln188' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 583 [1/1] (0.00ns)   --->   "%trunc_ln188_1 = trunc i64 %add_ln188_1" [d5.cpp:188]   --->   Operation 583 'trunc' 'trunc_ln188_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 584 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln188_2 = add i64 %add_ln188_1, i64 %add_ln188" [d5.cpp:188]   --->   Operation 584 'add' 'add_ln188_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 585 [1/1] (0.00ns)   --->   "%trunc_ln188_2 = trunc i64 %add346_190_1493_loc_load" [d5.cpp:188]   --->   Operation 585 'trunc' 'trunc_ln188_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 586 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_71 = add i64 %add_ln188_2, i64 %add346_190_1493_loc_load" [d5.cpp:188]   --->   Operation 586 'add' 'arr_71' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 587 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i64 %add346_190_2494_loc_load" [d5.cpp:189]   --->   Operation 587 'trunc' 'trunc_ln189' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 588 [1/1] (1.08ns)   --->   "%arr_72 = add i64 %add_ln189, i64 %add346_190_2494_loc_load" [d5.cpp:189]   --->   Operation 588 'add' 'arr_72' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 589 '%mul_ln192 = mul i64 %zext_ln179_6, i64 %zext_ln184_2'
ST_30 : Operation 589 [1/1] (2.06ns)   --->   "%mul_ln192 = mul i64 %zext_ln179_6, i64 %zext_ln184_2" [d5.cpp:192]   --->   Operation 589 'mul' 'mul_ln192' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 590 '%mul_ln192_1 = mul i64 %zext_ln179_5, i64 %zext_ln143_5'
ST_30 : Operation 590 [1/1] (2.06ns)   --->   "%mul_ln192_1 = mul i64 %zext_ln179_5, i64 %zext_ln143_5" [d5.cpp:192]   --->   Operation 590 'mul' 'mul_ln192_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 591 '%mul_ln192_2 = mul i64 %zext_ln179_4, i64 %zext_ln143_4'
ST_30 : Operation 591 [1/1] (2.06ns)   --->   "%mul_ln192_2 = mul i64 %zext_ln179_4, i64 %zext_ln143_4" [d5.cpp:192]   --->   Operation 591 'mul' 'mul_ln192_2' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 592 '%mul_ln192_3 = mul i64 %zext_ln179_3, i64 %zext_ln143_3'
ST_30 : Operation 592 [1/1] (2.06ns)   --->   "%mul_ln192_3 = mul i64 %zext_ln179_3, i64 %zext_ln143_3" [d5.cpp:192]   --->   Operation 592 'mul' 'mul_ln192_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 593 '%mul_ln192_4 = mul i64 %zext_ln179_2, i64 %zext_ln143_2'
ST_30 : Operation 593 [1/1] (2.06ns)   --->   "%mul_ln192_4 = mul i64 %zext_ln179_2, i64 %zext_ln143_2" [d5.cpp:192]   --->   Operation 593 'mul' 'mul_ln192_4' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 594 '%mul_ln192_5 = mul i64 %zext_ln179_1, i64 %zext_ln143_1'
ST_30 : Operation 594 [1/1] (2.06ns)   --->   "%mul_ln192_5 = mul i64 %zext_ln179_1, i64 %zext_ln143_1" [d5.cpp:192]   --->   Operation 594 'mul' 'mul_ln192_5' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 595 '%mul_ln192_6 = mul i64 %zext_ln179, i64 %zext_ln143'
ST_30 : Operation 595 [1/1] (2.06ns)   --->   "%mul_ln192_6 = mul i64 %zext_ln179, i64 %zext_ln143" [d5.cpp:192]   --->   Operation 595 'mul' 'mul_ln192_6' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 596 '%mul_ln193 = mul i64 %zext_ln179_5, i64 %zext_ln184_2'
ST_30 : Operation 596 [1/1] (2.06ns)   --->   "%mul_ln193 = mul i64 %zext_ln179_5, i64 %zext_ln184_2" [d5.cpp:193]   --->   Operation 596 'mul' 'mul_ln193' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 597 '%mul_ln193_1 = mul i64 %zext_ln179_4, i64 %zext_ln143_5'
ST_30 : Operation 597 [1/1] (2.06ns)   --->   "%mul_ln193_1 = mul i64 %zext_ln179_4, i64 %zext_ln143_5" [d5.cpp:193]   --->   Operation 597 'mul' 'mul_ln193_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 598 '%mul_ln193_2 = mul i64 %zext_ln179_3, i64 %zext_ln143_4'
ST_30 : Operation 598 [1/1] (2.06ns)   --->   "%mul_ln193_2 = mul i64 %zext_ln179_3, i64 %zext_ln143_4" [d5.cpp:193]   --->   Operation 598 'mul' 'mul_ln193_2' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 599 '%mul_ln193_3 = mul i64 %zext_ln179_2, i64 %zext_ln143_3'
ST_30 : Operation 599 [1/1] (2.06ns)   --->   "%mul_ln193_3 = mul i64 %zext_ln179_2, i64 %zext_ln143_3" [d5.cpp:193]   --->   Operation 599 'mul' 'mul_ln193_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 600 '%mul_ln193_4 = mul i64 %zext_ln179_1, i64 %zext_ln143_2'
ST_30 : Operation 600 [1/1] (2.06ns)   --->   "%mul_ln193_4 = mul i64 %zext_ln179_1, i64 %zext_ln143_2" [d5.cpp:193]   --->   Operation 600 'mul' 'mul_ln193_4' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 601 '%mul_ln193_5 = mul i64 %zext_ln179, i64 %zext_ln143_1'
ST_30 : Operation 601 [1/1] (2.06ns)   --->   "%mul_ln193_5 = mul i64 %zext_ln179, i64 %zext_ln143_1" [d5.cpp:193]   --->   Operation 601 'mul' 'mul_ln193_5' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 602 '%mul_ln194 = mul i64 %zext_ln179_4, i64 %zext_ln184_2'
ST_30 : Operation 602 [1/1] (2.06ns)   --->   "%mul_ln194 = mul i64 %zext_ln179_4, i64 %zext_ln184_2" [d5.cpp:194]   --->   Operation 602 'mul' 'mul_ln194' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 603 '%mul_ln194_1 = mul i64 %zext_ln179_3, i64 %zext_ln143_5'
ST_30 : Operation 603 [1/1] (2.06ns)   --->   "%mul_ln194_1 = mul i64 %zext_ln179_3, i64 %zext_ln143_5" [d5.cpp:194]   --->   Operation 603 'mul' 'mul_ln194_1' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 604 '%mul_ln194_2 = mul i64 %zext_ln179_2, i64 %zext_ln143_4'
ST_30 : Operation 604 [1/1] (2.06ns)   --->   "%mul_ln194_2 = mul i64 %zext_ln179_2, i64 %zext_ln143_4" [d5.cpp:194]   --->   Operation 604 'mul' 'mul_ln194_2' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 605 '%mul_ln194_3 = mul i64 %zext_ln179_1, i64 %zext_ln143_3'
ST_30 : Operation 605 [1/1] (2.06ns)   --->   "%mul_ln194_3 = mul i64 %zext_ln179_1, i64 %zext_ln143_3" [d5.cpp:194]   --->   Operation 605 'mul' 'mul_ln194_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 606 '%mul_ln194_4 = mul i64 %zext_ln179, i64 %zext_ln143_2'
ST_30 : Operation 606 [1/1] (2.06ns)   --->   "%mul_ln194_4 = mul i64 %zext_ln179, i64 %zext_ln143_2" [d5.cpp:194]   --->   Operation 606 'mul' 'mul_ln194_4' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln200_13 = zext i66 %add_ln200_3" [d5.cpp:200]   --->   Operation 607 'zext' 'zext_ln200_13' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln200_15 = zext i66 %add_ln200_5" [d5.cpp:200]   --->   Operation 608 'zext' 'zext_ln200_15' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 609 [1/1] (1.10ns)   --->   "%add_ln200_41 = add i66 %add_ln200_5, i66 %add_ln200_3" [d5.cpp:200]   --->   Operation 609 'add' 'add_ln200_41' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 610 [1/1] (1.10ns)   --->   "%add_ln200_6 = add i67 %zext_ln200_15, i67 %zext_ln200_13" [d5.cpp:200]   --->   Operation 610 'add' 'add_ln200_6' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 611 [1/1] (0.00ns)   --->   "%trunc_ln200_13 = trunc i66 %add_ln200_41" [d5.cpp:200]   --->   Operation 611 'trunc' 'trunc_ln200_13' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln200_16 = zext i67 %add_ln200_6" [d5.cpp:200]   --->   Operation 612 'zext' 'zext_ln200_16' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 613 [1/1] (0.00ns)   --->   "%zext_ln200_18 = zext i66 %add_ln200_8" [d5.cpp:200]   --->   Operation 613 'zext' 'zext_ln200_18' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln200_19 = zext i65 %add_ln200_10" [d5.cpp:200]   --->   Operation 614 'zext' 'zext_ln200_19' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 615 [1/1] (1.10ns)   --->   "%add_ln200_12 = add i67 %zext_ln200_19, i67 %zext_ln200_18" [d5.cpp:200]   --->   Operation 615 'add' 'add_ln200_12' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 616 [1/1] (0.00ns)   --->   "%trunc_ln200_14 = trunc i67 %add_ln200_12" [d5.cpp:200]   --->   Operation 616 'trunc' 'trunc_ln200_14' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln200_20 = zext i67 %add_ln200_12" [d5.cpp:200]   --->   Operation 617 'zext' 'zext_ln200_20' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 618 [1/1] (1.09ns)   --->   "%add_ln200_35 = add i56 %trunc_ln200_14, i56 %trunc_ln200_13" [d5.cpp:200]   --->   Operation 618 'add' 'add_ln200_35' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 619 [1/1] (1.10ns)   --->   "%add_ln200_11 = add i68 %zext_ln200_20, i68 %zext_ln200_16" [d5.cpp:200]   --->   Operation 619 'add' 'add_ln200_11' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 620 [1/1] (0.00ns)   --->   "%trunc_ln200_10 = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln200_11, i32 28, i32 67" [d5.cpp:200]   --->   Operation 620 'partselect' 'trunc_ln200_10' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln200_21 = zext i40 %trunc_ln200_10" [d5.cpp:200]   --->   Operation 621 'zext' 'zext_ln200_21' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 622 '%mul_ln200_9 = mul i64 %zext_ln50_12, i64 %zext_ln184_2'
ST_30 : Operation 622 [1/1] (2.06ns)   --->   "%mul_ln200_9 = mul i64 %zext_ln50_12, i64 %zext_ln184_2" [d5.cpp:200]   --->   Operation 622 'mul' 'mul_ln200_9' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln200_22 = zext i64 %mul_ln200_9" [d5.cpp:200]   --->   Operation 623 'zext' 'zext_ln200_22' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 624 '%mul_ln200_10 = mul i64 %zext_ln184_1, i64 %zext_ln143_5'
ST_30 : Operation 624 [1/1] (2.06ns)   --->   "%mul_ln200_10 = mul i64 %zext_ln184_1, i64 %zext_ln143_5" [d5.cpp:200]   --->   Operation 624 'mul' 'mul_ln200_10' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln200_23 = zext i64 %mul_ln200_10" [d5.cpp:200]   --->   Operation 625 'zext' 'zext_ln200_23' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 626 '%mul_ln200_11 = mul i64 %zext_ln179_8, i64 %zext_ln143_4'
ST_30 : Operation 626 [1/1] (2.06ns)   --->   "%mul_ln200_11 = mul i64 %zext_ln179_8, i64 %zext_ln143_4" [d5.cpp:200]   --->   Operation 626 'mul' 'mul_ln200_11' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 627 [1/1] (0.00ns)   --->   "%zext_ln200_24 = zext i64 %mul_ln200_11" [d5.cpp:200]   --->   Operation 627 'zext' 'zext_ln200_24' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 628 '%mul_ln200_12 = mul i64 %zext_ln179_6, i64 %zext_ln143_3'
ST_30 : Operation 628 [1/1] (2.06ns)   --->   "%mul_ln200_12 = mul i64 %zext_ln179_6, i64 %zext_ln143_3" [d5.cpp:200]   --->   Operation 628 'mul' 'mul_ln200_12' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln200_25 = zext i64 %mul_ln200_12" [d5.cpp:200]   --->   Operation 629 'zext' 'zext_ln200_25' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 630 '%mul_ln200_13 = mul i64 %zext_ln179_5, i64 %zext_ln143_2'
ST_30 : Operation 630 [1/1] (2.06ns)   --->   "%mul_ln200_13 = mul i64 %zext_ln179_5, i64 %zext_ln143_2" [d5.cpp:200]   --->   Operation 630 'mul' 'mul_ln200_13' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln200_26 = zext i64 %mul_ln200_13" [d5.cpp:200]   --->   Operation 631 'zext' 'zext_ln200_26' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 632 '%mul_ln200_14 = mul i64 %zext_ln179_4, i64 %zext_ln143_1'
ST_30 : Operation 632 [1/1] (2.06ns)   --->   "%mul_ln200_14 = mul i64 %zext_ln179_4, i64 %zext_ln143_1" [d5.cpp:200]   --->   Operation 632 'mul' 'mul_ln200_14' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln200_27 = zext i64 %mul_ln200_14" [d5.cpp:200]   --->   Operation 633 'zext' 'zext_ln200_27' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 634 '%mul_ln200_15 = mul i64 %zext_ln179_3, i64 %zext_ln143'
ST_30 : Operation 634 [1/1] (2.06ns)   --->   "%mul_ln200_15 = mul i64 %zext_ln179_3, i64 %zext_ln143" [d5.cpp:200]   --->   Operation 634 'mul' 'mul_ln200_15' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln200_28 = zext i64 %mul_ln200_15" [d5.cpp:200]   --->   Operation 635 'zext' 'zext_ln200_28' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln200_29 = zext i64 %arr_72" [d5.cpp:200]   --->   Operation 636 'zext' 'zext_ln200_29' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 637 [1/1] (0.00ns)   --->   "%trunc_ln200_15 = trunc i64 %mul_ln200_15" [d5.cpp:200]   --->   Operation 637 'trunc' 'trunc_ln200_15' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 638 [1/1] (0.00ns)   --->   "%trunc_ln200_16 = trunc i64 %mul_ln200_14" [d5.cpp:200]   --->   Operation 638 'trunc' 'trunc_ln200_16' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 639 [1/1] (0.00ns)   --->   "%trunc_ln200_17 = trunc i64 %mul_ln200_13" [d5.cpp:200]   --->   Operation 639 'trunc' 'trunc_ln200_17' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 640 [1/1] (0.00ns)   --->   "%trunc_ln200_18 = trunc i64 %mul_ln200_12" [d5.cpp:200]   --->   Operation 640 'trunc' 'trunc_ln200_18' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 641 [1/1] (0.00ns)   --->   "%trunc_ln200_21 = trunc i64 %mul_ln200_11" [d5.cpp:200]   --->   Operation 641 'trunc' 'trunc_ln200_21' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln200_22 = trunc i64 %mul_ln200_10" [d5.cpp:200]   --->   Operation 642 'trunc' 'trunc_ln200_22' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 643 [1/1] (0.00ns)   --->   "%trunc_ln200_23 = trunc i64 %mul_ln200_9" [d5.cpp:200]   --->   Operation 643 'trunc' 'trunc_ln200_23' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 644 [1/1] (0.00ns)   --->   "%trunc_ln200_11 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln200_35, i32 28, i32 55" [d5.cpp:200]   --->   Operation 644 'partselect' 'trunc_ln200_11' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 645 [1/1] (1.08ns)   --->   "%add_ln200_13 = add i65 %zext_ln200_27, i65 %zext_ln200_28" [d5.cpp:200]   --->   Operation 645 'add' 'add_ln200_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln200_30 = zext i65 %add_ln200_13" [d5.cpp:200]   --->   Operation 646 'zext' 'zext_ln200_30' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 647 [1/1] (1.08ns)   --->   "%add_ln200_14 = add i65 %zext_ln200_26, i65 %zext_ln200_25" [d5.cpp:200]   --->   Operation 647 'add' 'add_ln200_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln200_31 = zext i65 %add_ln200_14" [d5.cpp:200]   --->   Operation 648 'zext' 'zext_ln200_31' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 649 [1/1] (1.09ns)   --->   "%add_ln200_15 = add i66 %zext_ln200_31, i66 %zext_ln200_30" [d5.cpp:200]   --->   Operation 649 'add' 'add_ln200_15' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 650 [1/1] (1.08ns)   --->   "%add_ln200_16 = add i65 %zext_ln200_24, i65 %zext_ln200_23" [d5.cpp:200]   --->   Operation 650 'add' 'add_ln200_16' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln200_33 = zext i65 %add_ln200_16" [d5.cpp:200]   --->   Operation 651 'zext' 'zext_ln200_33' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 652 [1/1] (1.08ns)   --->   "%add_ln200_17 = add i65 %zext_ln200_21, i65 %zext_ln200_29" [d5.cpp:200]   --->   Operation 652 'add' 'add_ln200_17' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln200_34 = zext i65 %add_ln200_17" [d5.cpp:200]   --->   Operation 653 'zext' 'zext_ln200_34' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 654 [1/1] (1.09ns)   --->   "%add_ln200_18 = add i66 %zext_ln200_34, i66 %zext_ln200_22" [d5.cpp:200]   --->   Operation 654 'add' 'add_ln200_18' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln200_35 = zext i66 %add_ln200_18" [d5.cpp:200]   --->   Operation 655 'zext' 'zext_ln200_35' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 656 [1/1] (1.10ns)   --->   "%add_ln200_20 = add i67 %zext_ln200_35, i67 %zext_ln200_33" [d5.cpp:200]   --->   Operation 656 'add' 'add_ln200_20' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 657 '%mul_ln200_16 = mul i64 %zext_ln50_9, i64 %zext_ln184_2'
ST_30 : Operation 657 [1/1] (2.06ns)   --->   "%mul_ln200_16 = mul i64 %zext_ln50_9, i64 %zext_ln184_2" [d5.cpp:200]   --->   Operation 657 'mul' 'mul_ln200_16' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 658 [1/1] (0.00ns)   --->   "%zext_ln200_38 = zext i64 %mul_ln200_16" [d5.cpp:200]   --->   Operation 658 'zext' 'zext_ln200_38' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 659 '%mul_ln200_17 = mul i64 %zext_ln50_12, i64 %zext_ln143_5'
ST_30 : Operation 659 [1/1] (2.06ns)   --->   "%mul_ln200_17 = mul i64 %zext_ln50_12, i64 %zext_ln143_5" [d5.cpp:200]   --->   Operation 659 'mul' 'mul_ln200_17' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln200_39 = zext i64 %mul_ln200_17" [d5.cpp:200]   --->   Operation 660 'zext' 'zext_ln200_39' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 661 '%mul_ln200_18 = mul i64 %zext_ln184_1, i64 %zext_ln143_4'
ST_30 : Operation 661 [1/1] (2.06ns)   --->   "%mul_ln200_18 = mul i64 %zext_ln184_1, i64 %zext_ln143_4" [d5.cpp:200]   --->   Operation 661 'mul' 'mul_ln200_18' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 662 [1/1] (0.00ns)   --->   "%zext_ln200_40 = zext i64 %mul_ln200_18" [d5.cpp:200]   --->   Operation 662 'zext' 'zext_ln200_40' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 663 '%mul_ln200_19 = mul i64 %zext_ln179_8, i64 %zext_ln143_3'
ST_30 : Operation 663 [1/1] (2.06ns)   --->   "%mul_ln200_19 = mul i64 %zext_ln179_8, i64 %zext_ln143_3" [d5.cpp:200]   --->   Operation 663 'mul' 'mul_ln200_19' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln200_41 = zext i64 %mul_ln200_19" [d5.cpp:200]   --->   Operation 664 'zext' 'zext_ln200_41' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 665 '%mul_ln200_20 = mul i64 %zext_ln179_6, i64 %zext_ln143_2'
ST_30 : Operation 665 [1/1] (2.06ns)   --->   "%mul_ln200_20 = mul i64 %zext_ln179_6, i64 %zext_ln143_2" [d5.cpp:200]   --->   Operation 665 'mul' 'mul_ln200_20' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln200_42 = zext i64 %mul_ln200_20" [d5.cpp:200]   --->   Operation 666 'zext' 'zext_ln200_42' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 667 [1/1] (0.00ns)   --->   "%trunc_ln200_24 = trunc i64 %mul_ln200_20" [d5.cpp:200]   --->   Operation 667 'trunc' 'trunc_ln200_24' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 668 [1/1] (0.00ns)   --->   "%trunc_ln200_25 = trunc i64 %mul_ln200_19" [d5.cpp:200]   --->   Operation 668 'trunc' 'trunc_ln200_25' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 669 [1/1] (0.00ns)   --->   "%trunc_ln200_28 = trunc i64 %mul_ln200_18" [d5.cpp:200]   --->   Operation 669 'trunc' 'trunc_ln200_28' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 670 [1/1] (0.00ns)   --->   "%trunc_ln200_29 = trunc i64 %mul_ln200_17" [d5.cpp:200]   --->   Operation 670 'trunc' 'trunc_ln200_29' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 671 [1/1] (0.00ns)   --->   "%trunc_ln200_30 = trunc i64 %mul_ln200_16" [d5.cpp:200]   --->   Operation 671 'trunc' 'trunc_ln200_30' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 672 [1/1] (1.08ns)   --->   "%add_ln200_21 = add i65 %zext_ln200_42, i65 %zext_ln200_40" [d5.cpp:200]   --->   Operation 672 'add' 'add_ln200_21' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln200_44 = zext i65 %add_ln200_21" [d5.cpp:200]   --->   Operation 673 'zext' 'zext_ln200_44' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 674 [1/1] (1.09ns)   --->   "%add_ln200_22 = add i66 %zext_ln200_44, i66 %zext_ln200_41" [d5.cpp:200]   --->   Operation 674 'add' 'add_ln200_22' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 675 [1/1] (0.00ns)   --->   "%trunc_ln200_33 = trunc i66 %add_ln200_22" [d5.cpp:200]   --->   Operation 675 'trunc' 'trunc_ln200_33' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 676 [1/1] (1.08ns)   --->   "%add_ln200_23 = add i65 %zext_ln200_39, i65 %zext_ln200_38" [d5.cpp:200]   --->   Operation 676 'add' 'add_ln200_23' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 677 '%mul_ln200_21 = mul i64 %zext_ln50_6, i64 %zext_ln184_2'
ST_30 : Operation 677 [1/1] (2.06ns)   --->   "%mul_ln200_21 = mul i64 %zext_ln50_6, i64 %zext_ln184_2" [d5.cpp:200]   --->   Operation 677 'mul' 'mul_ln200_21' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 678 '%mul_ln200_22 = mul i64 %zext_ln50_9, i64 %zext_ln143_5'
ST_30 : Operation 678 [1/1] (2.06ns)   --->   "%mul_ln200_22 = mul i64 %zext_ln50_9, i64 %zext_ln143_5" [d5.cpp:200]   --->   Operation 678 'mul' 'mul_ln200_22' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln200_51 = zext i64 %mul_ln200_22" [d5.cpp:200]   --->   Operation 679 'zext' 'zext_ln200_51' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 680 '%mul_ln200_23 = mul i64 %zext_ln50_12, i64 %zext_ln143_4'
ST_30 : Operation 680 [1/1] (2.06ns)   --->   "%mul_ln200_23 = mul i64 %zext_ln50_12, i64 %zext_ln143_4" [d5.cpp:200]   --->   Operation 680 'mul' 'mul_ln200_23' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 681 [1/1] (0.00ns)   --->   "%zext_ln200_52 = zext i64 %mul_ln200_23" [d5.cpp:200]   --->   Operation 681 'zext' 'zext_ln200_52' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 682 [1/1] (0.00ns)   --->   "%trunc_ln200_39 = trunc i64 %mul_ln200_23" [d5.cpp:200]   --->   Operation 682 'trunc' 'trunc_ln200_39' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 683 [1/1] (0.00ns)   --->   "%trunc_ln200_40 = trunc i64 %mul_ln200_22" [d5.cpp:200]   --->   Operation 683 'trunc' 'trunc_ln200_40' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 684 [1/1] (0.00ns)   --->   "%trunc_ln200_41 = trunc i64 %mul_ln200_21" [d5.cpp:200]   --->   Operation 684 'trunc' 'trunc_ln200_41' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 685 [1/1] (1.08ns)   --->   "%add_ln200_27 = add i65 %zext_ln200_51, i65 %zext_ln200_52" [d5.cpp:200]   --->   Operation 685 'add' 'add_ln200_27' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.35ns)   --->   Input mux for Operation 686 '%mul_ln200_24 = mul i64 %zext_ln50_8, i64 %zext_ln184_2'
ST_30 : Operation 686 [1/1] (2.06ns)   --->   "%mul_ln200_24 = mul i64 %zext_ln50_8, i64 %zext_ln184_2" [d5.cpp:200]   --->   Operation 686 'mul' 'mul_ln200_24' <Predicate = true> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 687 [1/1] (0.00ns)   --->   "%trunc_ln200_42 = trunc i64 %mul_ln200_24" [d5.cpp:200]   --->   Operation 687 'trunc' 'trunc_ln200_42' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 688 [1/1] (1.08ns)   --->   "%add_ln185 = add i64 %mul_ln185_6, i64 %mul_ln185_7" [d5.cpp:185]   --->   Operation 688 'add' 'add_ln185' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 689 [1/1] (1.08ns)   --->   "%add_ln185_1 = add i64 %mul_ln185_5, i64 %mul_ln185_3" [d5.cpp:185]   --->   Operation 689 'add' 'add_ln185_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 690 [1/1] (0.00ns)   --->   "%trunc_ln185 = trunc i64 %add_ln185" [d5.cpp:185]   --->   Operation 690 'trunc' 'trunc_ln185' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 691 [1/1] (0.00ns)   --->   "%trunc_ln185_1 = trunc i64 %add_ln185_1" [d5.cpp:185]   --->   Operation 691 'trunc' 'trunc_ln185_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 692 [1/1] (1.08ns)   --->   "%add_ln185_2 = add i64 %add_ln185_1, i64 %add_ln185" [d5.cpp:185]   --->   Operation 692 'add' 'add_ln185_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 693 [1/1] (1.08ns)   --->   "%add_ln185_3 = add i64 %mul_ln185, i64 %mul_ln185_1" [d5.cpp:185]   --->   Operation 693 'add' 'add_ln185_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 694 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_4 = add i64 %mul_ln185_4, i64 %mul_ln185_8" [d5.cpp:185]   --->   Operation 694 'add' 'add_ln185_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 695 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln185_5 = add i64 %add_ln185_4, i64 %mul_ln185_2" [d5.cpp:185]   --->   Operation 695 'add' 'add_ln185_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 696 [1/1] (0.00ns)   --->   "%trunc_ln185_2 = trunc i64 %add_ln185_3" [d5.cpp:185]   --->   Operation 696 'trunc' 'trunc_ln185_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 697 [1/1] (0.00ns)   --->   "%trunc_ln185_3 = trunc i64 %add_ln185_5" [d5.cpp:185]   --->   Operation 697 'trunc' 'trunc_ln185_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 698 [1/1] (1.08ns)   --->   "%add_ln185_6 = add i64 %add_ln185_5, i64 %add_ln185_3" [d5.cpp:185]   --->   Operation 698 'add' 'add_ln185_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 699 [1/1] (0.97ns)   --->   "%add_ln185_8 = add i28 %trunc_ln185_1, i28 %trunc_ln185" [d5.cpp:185]   --->   Operation 699 'add' 'add_ln185_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 700 [1/1] (0.97ns)   --->   "%add_ln185_9 = add i28 %trunc_ln185_3, i28 %trunc_ln185_2" [d5.cpp:185]   --->   Operation 700 'add' 'add_ln185_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 701 [1/1] (1.08ns)   --->   "%add_ln184 = add i64 %mul_ln184_6, i64 %mul_ln184_7" [d5.cpp:184]   --->   Operation 701 'add' 'add_ln184' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 702 [1/1] (1.08ns)   --->   "%add_ln184_1 = add i64 %mul_ln184_5, i64 %mul_ln184_4" [d5.cpp:184]   --->   Operation 702 'add' 'add_ln184_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 703 [1/1] (0.00ns)   --->   "%trunc_ln184 = trunc i64 %add_ln184" [d5.cpp:184]   --->   Operation 703 'trunc' 'trunc_ln184' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 704 [1/1] (0.00ns)   --->   "%trunc_ln184_1 = trunc i64 %add_ln184_1" [d5.cpp:184]   --->   Operation 704 'trunc' 'trunc_ln184_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 705 [1/1] (1.08ns)   --->   "%add_ln184_2 = add i64 %add_ln184_1, i64 %add_ln184" [d5.cpp:184]   --->   Operation 705 'add' 'add_ln184_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 706 [1/1] (1.08ns)   --->   "%add_ln184_3 = add i64 %mul_ln184, i64 %mul_ln184_1" [d5.cpp:184]   --->   Operation 706 'add' 'add_ln184_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 707 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_4 = add i64 %mul_ln184_2, i64 %mul_ln184_8" [d5.cpp:184]   --->   Operation 707 'add' 'add_ln184_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 708 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln184_5 = add i64 %add_ln184_4, i64 %mul_ln184_3" [d5.cpp:184]   --->   Operation 708 'add' 'add_ln184_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 709 [1/1] (0.00ns)   --->   "%trunc_ln184_2 = trunc i64 %add_ln184_3" [d5.cpp:184]   --->   Operation 709 'trunc' 'trunc_ln184_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 710 [1/1] (0.00ns)   --->   "%trunc_ln184_3 = trunc i64 %add_ln184_5" [d5.cpp:184]   --->   Operation 710 'trunc' 'trunc_ln184_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 711 [1/1] (1.08ns)   --->   "%add_ln184_6 = add i64 %add_ln184_5, i64 %add_ln184_3" [d5.cpp:184]   --->   Operation 711 'add' 'add_ln184_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 712 [1/1] (0.97ns)   --->   "%add_ln184_8 = add i28 %trunc_ln184_1, i28 %trunc_ln184" [d5.cpp:184]   --->   Operation 712 'add' 'add_ln184_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 713 [1/1] (0.97ns)   --->   "%add_ln184_9 = add i28 %trunc_ln184_3, i28 %trunc_ln184_2" [d5.cpp:184]   --->   Operation 713 'add' 'add_ln184_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i36 %lshr_ln5" [d5.cpp:204]   --->   Operation 714 'zext' 'zext_ln204' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 715 [1/1] (1.08ns)   --->   "%add_ln194 = add i64 %mul_ln194_2, i64 %mul_ln194_1" [d5.cpp:194]   --->   Operation 715 'add' 'add_ln194' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 716 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_1 = add i64 %mul_ln194_3, i64 %mul_ln194" [d5.cpp:194]   --->   Operation 716 'add' 'add_ln194_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 717 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln194_2 = add i64 %add_ln194_1, i64 %mul_ln194_4" [d5.cpp:194]   --->   Operation 717 'add' 'add_ln194_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 718 [1/1] (0.00ns)   --->   "%trunc_ln194 = trunc i64 %add_ln194" [d5.cpp:194]   --->   Operation 718 'trunc' 'trunc_ln194' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 719 [1/1] (0.00ns)   --->   "%trunc_ln194_1 = trunc i64 %add_ln194_2" [d5.cpp:194]   --->   Operation 719 'trunc' 'trunc_ln194_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 720 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_3 = add i64 %add_ln194_2, i64 %add_ln194" [d5.cpp:194]   --->   Operation 720 'add' 'add_ln194_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 721 [1/1] (0.00ns)   --->   "%trunc_ln194_2 = trunc i64 %add159_2343519_loc_load" [d5.cpp:194]   --->   Operation 721 'trunc' 'trunc_ln194_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 722 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_4 = add i28 %trunc_ln194_1, i28 %trunc_ln194" [d5.cpp:194]   --->   Operation 722 'add' 'add_ln194_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 723 [1/1] (1.08ns)   --->   "%add_ln204_1 = add i64 %add159_2343519_loc_load, i64 %zext_ln204" [d5.cpp:204]   --->   Operation 723 'add' 'add_ln204_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 724 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln204 = add i64 %add_ln204_1, i64 %add_ln194_3" [d5.cpp:204]   --->   Operation 724 'add' 'add_ln204' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 725 [1/1] (0.97ns)   --->   "%add_ln204_2 = add i28 %trunc_ln194_2, i28 %trunc_ln3" [d5.cpp:204]   --->   Operation 725 'add' 'add_ln204_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 726 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_4 = add i28 %add_ln204_2, i28 %add_ln194_4" [d5.cpp:204]   --->   Operation 726 'add' 'out1_w_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 727 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln204, i32 28, i32 63" [d5.cpp:205]   --->   Operation 727 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 728 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193 = add i64 %mul_ln193_1, i64 %mul_ln193_3" [d5.cpp:193]   --->   Operation 728 'add' 'add_ln193' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 729 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln193_1 = add i64 %add_ln193, i64 %mul_ln193_2" [d5.cpp:193]   --->   Operation 729 'add' 'add_ln193_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 730 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_2 = add i64 %mul_ln193_4, i64 %mul_ln193" [d5.cpp:193]   --->   Operation 730 'add' 'add_ln193_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 731 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln193_3 = add i64 %add_ln193_2, i64 %mul_ln193_5" [d5.cpp:193]   --->   Operation 731 'add' 'add_ln193_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 732 [1/1] (0.00ns)   --->   "%trunc_ln193 = trunc i64 %add_ln193_1" [d5.cpp:193]   --->   Operation 732 'trunc' 'trunc_ln193' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 733 [1/1] (0.00ns)   --->   "%trunc_ln193_1 = trunc i64 %add_ln193_3" [d5.cpp:193]   --->   Operation 733 'trunc' 'trunc_ln193_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 734 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln204, i32 28, i32 55" [d5.cpp:205]   --->   Operation 734 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 735 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192 = add i64 %mul_ln192_1, i64 %mul_ln192_3" [d5.cpp:192]   --->   Operation 735 'add' 'add_ln192' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 736 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln192_1 = add i64 %add_ln192, i64 %mul_ln192_2" [d5.cpp:192]   --->   Operation 736 'add' 'add_ln192_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 737 [1/1] (1.08ns)   --->   "%add_ln192_2 = add i64 %mul_ln192_5, i64 %mul_ln192_4" [d5.cpp:192]   --->   Operation 737 'add' 'add_ln192_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 738 [1/1] (1.08ns)   --->   "%add_ln192_3 = add i64 %mul_ln192_6, i64 %mul_ln192" [d5.cpp:192]   --->   Operation 738 'add' 'add_ln192_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 739 [1/1] (0.00ns)   --->   "%trunc_ln192 = trunc i64 %add_ln192_2" [d5.cpp:192]   --->   Operation 739 'trunc' 'trunc_ln192' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 740 [1/1] (0.00ns)   --->   "%trunc_ln192_1 = trunc i64 %add_ln192_3" [d5.cpp:192]   --->   Operation 740 'trunc' 'trunc_ln192_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 741 [1/1] (1.08ns)   --->   "%add_ln192_4 = add i64 %add_ln192_3, i64 %add_ln192_2" [d5.cpp:192]   --->   Operation 741 'add' 'add_ln192_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 742 [1/1] (0.00ns)   --->   "%trunc_ln192_2 = trunc i64 %add_ln192_1" [d5.cpp:192]   --->   Operation 742 'trunc' 'trunc_ln192_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 743 [1/1] (0.97ns)   --->   "%add_ln192_6 = add i28 %trunc_ln192_1, i28 %trunc_ln192" [d5.cpp:192]   --->   Operation 743 'add' 'add_ln192_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 744 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_6 = add i28 %add_ln208_5, i28 %add_ln208_2" [d5.cpp:208]   --->   Operation 744 'add' 'add_ln208_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 745 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_3 = add i28 %add_ln208_12, i28 %add_ln208_6" [d5.cpp:208]   --->   Operation 745 'add' 'add_ln208_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 746 [1/1] (0.97ns)   --->   "%add_ln209_3 = add i28 %trunc_ln200_16, i28 %trunc_ln200_15" [d5.cpp:209]   --->   Operation 746 'add' 'add_ln209_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 747 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_4 = add i28 %trunc_ln200_18, i28 %trunc_ln200_21" [d5.cpp:209]   --->   Operation 747 'add' 'add_ln209_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 748 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_5 = add i28 %add_ln209_4, i28 %trunc_ln200_17" [d5.cpp:209]   --->   Operation 748 'add' 'add_ln209_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 749 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_6 = add i28 %add_ln209_5, i28 %add_ln209_3" [d5.cpp:209]   --->   Operation 749 'add' 'add_ln209_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 750 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_7 = add i28 %trunc_ln200_22, i28 %trunc_ln200_23" [d5.cpp:209]   --->   Operation 750 'add' 'add_ln209_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 751 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_8 = add i28 %trunc_ln189, i28 %trunc_ln189_1" [d5.cpp:209]   --->   Operation 751 'add' 'add_ln209_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 752 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_9 = add i28 %add_ln209_8, i28 %trunc_ln200_11" [d5.cpp:209]   --->   Operation 752 'add' 'add_ln209_9' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 753 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_10 = add i28 %add_ln209_9, i28 %add_ln209_7" [d5.cpp:209]   --->   Operation 753 'add' 'add_ln209_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 754 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_2 = add i28 %add_ln209_10, i28 %add_ln209_6" [d5.cpp:209]   --->   Operation 754 'add' 'add_ln209_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 755 [1/1] (0.97ns)   --->   "%add_ln210 = add i28 %trunc_ln200_25, i28 %trunc_ln200_24" [d5.cpp:210]   --->   Operation 755 'add' 'add_ln210' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 756 [1/1] (0.97ns)   --->   "%add_ln210_1 = add i28 %trunc_ln200_28, i28 %trunc_ln200_29" [d5.cpp:210]   --->   Operation 756 'add' 'add_ln210_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 757 [1/1] (0.97ns)   --->   "%add_ln211 = add i28 %trunc_ln200_39, i28 %trunc_ln200_41" [d5.cpp:211]   --->   Operation 757 'add' 'add_ln211' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.56>
ST_31 : Operation 758 [1/1] (0.00ns)   --->   "%add159_1329_4518_loc_load = load i64 %add159_1329_4518_loc"   --->   Operation 758 'load' 'add159_1329_4518_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 759 [1/1] (0.00ns)   --->   "%add159_1329_3517_loc_load = load i64 %add159_1329_3517_loc"   --->   Operation 759 'load' 'add159_1329_3517_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 760 [1/1] (0.00ns)   --->   "%add346_2118491_loc_load = load i64 %add346_2118491_loc"   --->   Operation 760 'load' 'add346_2118491_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 761 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_7 = add i28 %trunc_ln186_1, i28 %trunc_ln186" [d5.cpp:186]   --->   Operation 761 'add' 'add_ln186_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 762 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_6 = add i64 %add_ln186_5, i64 %add_ln186_2" [d5.cpp:186]   --->   Operation 762 'add' 'add_ln186_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 763 [1/1] (0.00ns)   --->   "%trunc_ln186_4 = trunc i64 %add346_2118491_loc_load" [d5.cpp:186]   --->   Operation 763 'trunc' 'trunc_ln186_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 764 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln186_9 = add i28 %add_ln186_8, i28 %add_ln186_7" [d5.cpp:186]   --->   Operation 764 'add' 'add_ln186_9' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 765 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_69 = add i64 %add_ln186_6, i64 %add346_2118491_loc_load" [d5.cpp:186]   --->   Operation 765 'add' 'arr_69' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 766 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln188_3 = add i28 %trunc_ln188_1, i28 %trunc_ln188" [d5.cpp:188]   --->   Operation 766 'add' 'add_ln188_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 767 [1/1] (0.00ns)   --->   "%zext_ln200_32 = zext i66 %add_ln200_15" [d5.cpp:200]   --->   Operation 767 'zext' 'zext_ln200_32' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln200_36 = zext i67 %add_ln200_20" [d5.cpp:200]   --->   Operation 768 'zext' 'zext_ln200_36' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 769 [1/1] (1.10ns)   --->   "%add_ln200_19 = add i68 %zext_ln200_36, i68 %zext_ln200_32" [d5.cpp:200]   --->   Operation 769 'add' 'add_ln200_19' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 770 [1/1] (0.00ns)   --->   "%trunc_ln200_19 = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln200_19, i32 28, i32 67" [d5.cpp:200]   --->   Operation 770 'partselect' 'trunc_ln200_19' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln200_37 = zext i40 %trunc_ln200_19" [d5.cpp:200]   --->   Operation 771 'zext' 'zext_ln200_37' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 772 [1/1] (0.00ns)   --->   "%zext_ln200_43 = zext i64 %arr_71" [d5.cpp:200]   --->   Operation 772 'zext' 'zext_ln200_43' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 773 [1/1] (0.00ns)   --->   "%trunc_ln200_20 = partselect i28 @_ssdm_op_PartSelect.i28.i68.i32.i32, i68 %add_ln200_19, i32 28, i32 55" [d5.cpp:200]   --->   Operation 773 'partselect' 'trunc_ln200_20' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 774 [1/1] (0.00ns)   --->   "%zext_ln200_45 = zext i66 %add_ln200_22" [d5.cpp:200]   --->   Operation 774 'zext' 'zext_ln200_45' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 775 [1/1] (0.00ns)   --->   "%zext_ln200_46 = zext i65 %add_ln200_23" [d5.cpp:200]   --->   Operation 775 'zext' 'zext_ln200_46' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 776 [1/1] (1.08ns)   --->   "%add_ln200_24 = add i65 %zext_ln200_43, i65 %zext_ln200_37" [d5.cpp:200]   --->   Operation 776 'add' 'add_ln200_24' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 777 [1/1] (0.00ns)   --->   "%zext_ln200_47 = zext i65 %add_ln200_24" [d5.cpp:200]   --->   Operation 777 'zext' 'zext_ln200_47' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 778 [1/1] (1.09ns)   --->   "%add_ln200_42 = add i65 %add_ln200_24, i65 %add_ln200_23" [d5.cpp:200]   --->   Operation 778 'add' 'add_ln200_42' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 779 [1/1] (1.09ns)   --->   "%add_ln200_26 = add i66 %zext_ln200_47, i66 %zext_ln200_46" [d5.cpp:200]   --->   Operation 779 'add' 'add_ln200_26' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 780 [1/1] (0.00ns)   --->   "%trunc_ln200_38 = trunc i65 %add_ln200_42" [d5.cpp:200]   --->   Operation 780 'trunc' 'trunc_ln200_38' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln200_48 = zext i66 %add_ln200_26" [d5.cpp:200]   --->   Operation 781 'zext' 'zext_ln200_48' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 782 [1/1] (1.09ns)   --->   "%add_ln200_40 = add i56 %trunc_ln200_38, i56 %trunc_ln200_33" [d5.cpp:200]   --->   Operation 782 'add' 'add_ln200_40' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 783 [1/1] (1.10ns)   --->   "%add_ln200_25 = add i67 %zext_ln200_48, i67 %zext_ln200_45" [d5.cpp:200]   --->   Operation 783 'add' 'add_ln200_25' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 784 [1/1] (0.00ns)   --->   "%trunc_ln200_26 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln200_25, i32 28, i32 66" [d5.cpp:200]   --->   Operation 784 'partselect' 'trunc_ln200_26' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 785 [1/1] (0.00ns)   --->   "%zext_ln200_49 = zext i39 %trunc_ln200_26" [d5.cpp:200]   --->   Operation 785 'zext' 'zext_ln200_49' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln200_50 = zext i64 %mul_ln200_21" [d5.cpp:200]   --->   Operation 786 'zext' 'zext_ln200_50' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 787 [1/1] (0.00ns)   --->   "%zext_ln200_53 = zext i64 %arr_70" [d5.cpp:200]   --->   Operation 787 'zext' 'zext_ln200_53' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 788 [1/1] (0.00ns)   --->   "%trunc_ln200_27 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln200_40, i32 28, i32 55" [d5.cpp:200]   --->   Operation 788 'partselect' 'trunc_ln200_27' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 789 [1/1] (1.08ns)   --->   "%add_ln200_28 = add i65 %zext_ln200_53, i65 %zext_ln200_49" [d5.cpp:200]   --->   Operation 789 'add' 'add_ln200_28' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln200_55 = zext i65 %add_ln200_28" [d5.cpp:200]   --->   Operation 790 'zext' 'zext_ln200_55' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 791 [1/1] (1.09ns)   --->   "%add_ln200_30 = add i66 %zext_ln200_55, i66 %zext_ln200_50" [d5.cpp:200]   --->   Operation 791 'add' 'add_ln200_30' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 792 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i36 %lshr_ln6" [d5.cpp:205]   --->   Operation 792 'zext' 'zext_ln205' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 793 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_4 = add i64 %add_ln193_3, i64 %add_ln193_1" [d5.cpp:193]   --->   Operation 793 'add' 'add_ln193_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 794 [1/1] (0.00ns)   --->   "%trunc_ln193_2 = trunc i64 %add159_1329_4518_loc_load" [d5.cpp:193]   --->   Operation 794 'trunc' 'trunc_ln193_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 795 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_5 = add i28 %trunc_ln193_1, i28 %trunc_ln193" [d5.cpp:193]   --->   Operation 795 'add' 'add_ln193_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 796 [1/1] (1.08ns)   --->   "%add_ln205_1 = add i64 %add159_1329_4518_loc_load, i64 %zext_ln205" [d5.cpp:205]   --->   Operation 796 'add' 'add_ln205_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 797 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln205 = add i64 %add_ln205_1, i64 %add_ln193_4" [d5.cpp:205]   --->   Operation 797 'add' 'add_ln205' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 798 [1/1] (0.97ns)   --->   "%add_ln205_2 = add i28 %trunc_ln193_2, i28 %trunc_ln4" [d5.cpp:205]   --->   Operation 798 'add' 'add_ln205_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 799 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_5 = add i28 %add_ln205_2, i28 %add_ln193_5" [d5.cpp:205]   --->   Operation 799 'add' 'out1_w_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 800 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln205, i32 28, i32 63" [d5.cpp:206]   --->   Operation 800 'partselect' 'lshr_ln7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i36 %lshr_ln7" [d5.cpp:206]   --->   Operation 801 'zext' 'zext_ln206' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 802 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192_5 = add i64 %add_ln192_4, i64 %add_ln192_1" [d5.cpp:192]   --->   Operation 802 'add' 'add_ln192_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 803 [1/1] (0.00ns)   --->   "%trunc_ln192_3 = trunc i64 %add159_1329_3517_loc_load" [d5.cpp:192]   --->   Operation 803 'trunc' 'trunc_ln192_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 804 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192_7 = add i28 %add_ln192_6, i28 %trunc_ln192_2" [d5.cpp:192]   --->   Operation 804 'add' 'add_ln192_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 805 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln205, i32 28, i32 55" [d5.cpp:206]   --->   Operation 805 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 806 [1/1] (1.08ns)   --->   "%add_ln206_1 = add i64 %add159_1329_3517_loc_load, i64 %zext_ln206" [d5.cpp:206]   --->   Operation 806 'add' 'add_ln206_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 807 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln206 = add i64 %add_ln206_1, i64 %add_ln192_5" [d5.cpp:206]   --->   Operation 807 'add' 'add_ln206' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 808 [1/1] (0.97ns)   --->   "%add_ln206_2 = add i28 %trunc_ln192_3, i28 %trunc_ln5" [d5.cpp:206]   --->   Operation 808 'add' 'add_ln206_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 809 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_6 = add i28 %add_ln206_2, i28 %add_ln192_7" [d5.cpp:206]   --->   Operation 809 'add' 'out1_w_6' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 810 [1/1] (0.00ns)   --->   "%trunc_ln207_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln206, i32 28, i32 63" [d5.cpp:207]   --->   Operation 810 'partselect' 'trunc_ln207_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 811 [1/1] (0.00ns)   --->   "%zext_ln207 = zext i36 %trunc_ln207_1" [d5.cpp:207]   --->   Operation 811 'zext' 'zext_ln207' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 812 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln206, i32 28, i32 55" [d5.cpp:207]   --->   Operation 812 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 813 [1/1] (0.97ns)   --->   "%out1_w_7 = add i28 %trunc_ln6, i28 %add_ln207" [d5.cpp:207]   --->   Operation 813 'add' 'out1_w_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i28 %add_ln207" [d5.cpp:208]   --->   Operation 814 'zext' 'zext_ln208' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 815 [1/1] (1.02ns)   --->   "%add_ln208 = add i37 %zext_ln207, i37 %zext_ln208" [d5.cpp:208]   --->   Operation 815 'add' 'add_ln208' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 816 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln208, i32 28, i32 36" [d5.cpp:208]   --->   Operation 816 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 817 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln210_2 = add i28 %add_ln210_1, i28 %add_ln210" [d5.cpp:210]   --->   Operation 817 'add' 'add_ln210_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 818 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln210_3 = add i28 %trunc_ln200_30, i28 %trunc_ln188_2" [d5.cpp:210]   --->   Operation 818 'add' 'add_ln210_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 819 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln210_4 = add i28 %add_ln188_3, i28 %trunc_ln200_20" [d5.cpp:210]   --->   Operation 819 'add' 'add_ln210_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 820 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln210_5 = add i28 %add_ln210_4, i28 %add_ln210_3" [d5.cpp:210]   --->   Operation 820 'add' 'add_ln210_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 821 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_10 = add i28 %add_ln210_5, i28 %add_ln210_2" [d5.cpp:210]   --->   Operation 821 'add' 'out1_w_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 822 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln211_1 = add i28 %add_ln211, i28 %trunc_ln200_40" [d5.cpp:211]   --->   Operation 822 'add' 'add_ln211_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 823 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln211_2 = add i28 %add_ln187_5, i28 %trunc_ln200_27" [d5.cpp:211]   --->   Operation 823 'add' 'add_ln211_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 824 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln211_3 = add i28 %add_ln211_2, i28 %trunc_ln187_2" [d5.cpp:211]   --->   Operation 824 'add' 'add_ln211_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 825 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_11 = add i28 %add_ln211_3, i28 %add_ln211_1" [d5.cpp:211]   --->   Operation 825 'add' 'out1_w_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 826 [1/1] (0.00ns)   --->   "%add346_1104490_loc_load = load i64 %add346_1104490_loc"   --->   Operation 826 'load' 'add346_1104490_loc_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 827 [1/1] (0.00ns)   --->   "%add346489_loc_load = load i64 %add346489_loc"   --->   Operation 827 'load' 'add346489_loc_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln200_54 = zext i65 %add_ln200_27" [d5.cpp:200]   --->   Operation 828 'zext' 'zext_ln200_54' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 829 [1/1] (0.00ns)   --->   "%zext_ln200_56 = zext i66 %add_ln200_30" [d5.cpp:200]   --->   Operation 829 'zext' 'zext_ln200_56' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 830 [1/1] (1.10ns)   --->   "%add_ln200_29 = add i67 %zext_ln200_56, i67 %zext_ln200_54" [d5.cpp:200]   --->   Operation 830 'add' 'add_ln200_29' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 831 [1/1] (0.00ns)   --->   "%trunc_ln200_31 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln200_29, i32 28, i32 66" [d5.cpp:200]   --->   Operation 831 'partselect' 'trunc_ln200_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 832 [1/1] (0.00ns)   --->   "%zext_ln200_57 = zext i39 %trunc_ln200_31" [d5.cpp:200]   --->   Operation 832 'zext' 'zext_ln200_57' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 833 [1/1] (0.00ns)   --->   "%zext_ln200_58 = zext i64 %mul_ln200_24" [d5.cpp:200]   --->   Operation 833 'zext' 'zext_ln200_58' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 834 [1/1] (0.00ns)   --->   "%zext_ln200_59 = zext i64 %arr_69" [d5.cpp:200]   --->   Operation 834 'zext' 'zext_ln200_59' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 835 [1/1] (0.00ns)   --->   "%trunc_ln200_32 = partselect i28 @_ssdm_op_PartSelect.i28.i67.i32.i32, i67 %add_ln200_29, i32 28, i32 55" [d5.cpp:200]   --->   Operation 835 'partselect' 'trunc_ln200_32' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 836 [1/1] (1.08ns)   --->   "%add_ln200_36 = add i65 %zext_ln200_58, i65 %zext_ln200_57" [d5.cpp:200]   --->   Operation 836 'add' 'add_ln200_36' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln200_60 = zext i65 %add_ln200_36" [d5.cpp:200]   --->   Operation 837 'zext' 'zext_ln200_60' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 838 [1/1] (1.09ns)   --->   "%add_ln200_31 = add i66 %zext_ln200_60, i66 %zext_ln200_59" [d5.cpp:200]   --->   Operation 838 'add' 'add_ln200_31' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 839 [1/1] (0.00ns)   --->   "%tmp_s = partselect i38 @_ssdm_op_PartSelect.i38.i66.i32.i32, i66 %add_ln200_31, i32 28, i32 65" [d5.cpp:200]   --->   Operation 839 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 840 [1/1] (0.00ns)   --->   "%zext_ln200_64 = zext i38 %tmp_s" [d5.cpp:200]   --->   Operation 840 'zext' 'zext_ln200_64' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 841 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_7 = add i64 %add_ln185_6, i64 %add_ln185_2" [d5.cpp:185]   --->   Operation 841 'add' 'add_ln185_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 842 [1/1] (0.00ns)   --->   "%trunc_ln185_4 = trunc i64 %add346_1104490_loc_load" [d5.cpp:185]   --->   Operation 842 'trunc' 'trunc_ln185_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 843 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_10 = add i28 %add_ln185_9, i28 %add_ln185_8" [d5.cpp:185]   --->   Operation 843 'add' 'add_ln185_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 844 [1/1] (0.00ns)   --->   "%trunc_ln200_34 = partselect i28 @_ssdm_op_PartSelect.i28.i66.i32.i32, i66 %add_ln200_31, i32 28, i32 55" [d5.cpp:200]   --->   Operation 844 'partselect' 'trunc_ln200_34' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 845 [1/1] (1.08ns)   --->   "%add_ln200_37 = add i64 %add346_1104490_loc_load, i64 %zext_ln200_64" [d5.cpp:200]   --->   Operation 845 'add' 'add_ln200_37' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 846 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln200_32 = add i64 %add_ln200_37, i64 %add_ln185_7" [d5.cpp:200]   --->   Operation 846 'add' 'add_ln200_32' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 847 [1/1] (0.00ns)   --->   "%lshr_ln200_7 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln200_32, i32 28, i32 63" [d5.cpp:200]   --->   Operation 847 'partselect' 'lshr_ln200_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 848 [1/1] (0.00ns)   --->   "%zext_ln200_65 = zext i36 %lshr_ln200_7" [d5.cpp:200]   --->   Operation 848 'zext' 'zext_ln200_65' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 849 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_7 = add i64 %add_ln184_6, i64 %add_ln184_2" [d5.cpp:184]   --->   Operation 849 'add' 'add_ln184_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 850 [1/1] (0.00ns)   --->   "%trunc_ln184_4 = trunc i64 %add346489_loc_load" [d5.cpp:184]   --->   Operation 850 'trunc' 'trunc_ln184_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 851 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_10 = add i28 %add_ln184_9, i28 %add_ln184_8" [d5.cpp:184]   --->   Operation 851 'add' 'add_ln184_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 852 [1/1] (0.00ns)   --->   "%trunc_ln200_35 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln200_32, i32 28, i32 55" [d5.cpp:200]   --->   Operation 852 'partselect' 'trunc_ln200_35' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 853 [1/1] (1.08ns)   --->   "%add_ln200_38 = add i64 %add346489_loc_load, i64 %zext_ln200_65" [d5.cpp:200]   --->   Operation 853 'add' 'add_ln200_38' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 854 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln200_33 = add i64 %add_ln200_38, i64 %add_ln184_7" [d5.cpp:200]   --->   Operation 854 'add' 'add_ln200_33' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 855 [1/1] (0.00ns)   --->   "%trunc_ln200_36 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln200_33, i32 28, i32 63" [d5.cpp:200]   --->   Operation 855 'partselect' 'trunc_ln200_36' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 856 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln212 = add i28 %add_ln186_9, i28 %trunc_ln186_4" [d5.cpp:212]   --->   Operation 856 'add' 'add_ln212' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 857 [1/1] (0.97ns)   --->   "%add_ln212_1 = add i28 %trunc_ln200_42, i28 %trunc_ln200_32" [d5.cpp:212]   --->   Operation 857 'add' 'add_ln212_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 858 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_12 = add i28 %add_ln212_1, i28 %add_ln212" [d5.cpp:212]   --->   Operation 858 'add' 'out1_w_12' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 859 [1/1] (0.97ns)   --->   "%add_ln213 = add i28 %trunc_ln185_4, i28 %trunc_ln200_34" [d5.cpp:213]   --->   Operation 859 'add' 'add_ln213' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 860 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_13 = add i28 %add_ln213, i28 %add_ln185_10" [d5.cpp:213]   --->   Operation 860 'add' 'out1_w_13' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 861 [1/1] (0.97ns)   --->   "%add_ln214 = add i28 %trunc_ln184_4, i28 %trunc_ln200_35" [d5.cpp:214]   --->   Operation 861 'add' 'add_ln214' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 862 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_14 = add i28 %add_ln214, i28 %add_ln184_10" [d5.cpp:214]   --->   Operation 862 'add' 'out1_w_14' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 863 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln200_33, i32 28, i32 55" [d5.cpp:215]   --->   Operation 863 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 864 [1/1] (0.00ns)   --->   "%sext_ln219 = sext i62 %trunc_ln219_1" [d5.cpp:219]   --->   Operation 864 'sext' 'sext_ln219' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 865 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32 %mem, i64 %sext_ln219" [d5.cpp:219]   --->   Operation 865 'getelementptr' 'mem_addr_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 866 [1/1] (7.30ns)   --->   "%empty_41 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_2, i32 16" [d5.cpp:219]   --->   Operation 866 'writereq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 3.46>
ST_33 : Operation 867 [1/1] (0.00ns)   --->   "%zext_ln200_61 = zext i36 %trunc_ln200_36" [d5.cpp:200]   --->   Operation 867 'zext' 'zext_ln200_61' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln200_62 = zext i28 %add_ln200_39" [d5.cpp:200]   --->   Operation 868 'zext' 'zext_ln200_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 869 [1/1] (1.02ns)   --->   "%add_ln200_34 = add i37 %zext_ln200_61, i37 %zext_ln200_62" [d5.cpp:200]   --->   Operation 869 'add' 'add_ln200_34' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 870 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln200_34, i32 28, i32 36" [d5.cpp:200]   --->   Operation 870 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 871 [1/1] (0.00ns)   --->   "%zext_ln200_66 = zext i9 %tmp_80" [d5.cpp:200]   --->   Operation 871 'zext' 'zext_ln200_66' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 872 [1/1] (0.00ns)   --->   "%zext_ln200_67 = zext i9 %tmp_80" [d5.cpp:200]   --->   Operation 872 'zext' 'zext_ln200_67' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 873 [1/1] (0.97ns)   --->   "%out1_w = add i28 %zext_ln200_67, i28 %add_ln200_1" [d5.cpp:200]   --->   Operation 873 'add' 'out1_w' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 874 [1/1] (0.00ns)   --->   "%zext_ln201 = zext i28 %add_ln200_1" [d5.cpp:201]   --->   Operation 874 'zext' 'zext_ln201' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 875 [1/1] (0.97ns)   --->   "%add_ln201 = add i29 %zext_ln200_66, i29 %zext_ln201" [d5.cpp:201]   --->   Operation 875 'add' 'add_ln201' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 876 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln201, i32 28" [d5.cpp:201]   --->   Operation 876 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln201_1 = zext i1 %tmp" [d5.cpp:201]   --->   Operation 877 'zext' 'zext_ln201_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 878 [1/1] (0.00ns)   --->   "%zext_ln201_2 = zext i28 %add_ln201_3" [d5.cpp:201]   --->   Operation 878 'zext' 'zext_ln201_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 879 [1/1] (0.97ns)   --->   "%out1_w_1 = add i29 %zext_ln201_2, i29 %zext_ln201_1" [d5.cpp:201]   --->   Operation 879 'add' 'out1_w_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 880 [1/1] (0.00ns)   --->   "%zext_ln208_1 = zext i9 %tmp_81" [d5.cpp:208]   --->   Operation 880 'zext' 'zext_ln208_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 881 [1/1] (0.00ns)   --->   "%zext_ln208_2 = zext i9 %tmp_81" [d5.cpp:208]   --->   Operation 881 'zext' 'zext_ln208_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 882 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_13 = add i28 %add_ln208_3, i28 %zext_ln200_67" [d5.cpp:208]   --->   Operation 882 'add' 'add_ln208_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 883 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_8 = add i28 %add_ln208_13, i28 %zext_ln208_2" [d5.cpp:208]   --->   Operation 883 'add' 'out1_w_8' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 884 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i28 %add_ln208_3" [d5.cpp:209]   --->   Operation 884 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 885 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209 = add i29 %zext_ln209, i29 %zext_ln200_66" [d5.cpp:209]   --->   Operation 885 'add' 'add_ln209' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 886 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_1 = add i29 %add_ln209, i29 %zext_ln208_1" [d5.cpp:209]   --->   Operation 886 'add' 'add_ln209_1' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln209_1, i32 28" [d5.cpp:209]   --->   Operation 887 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 888 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i1 %tmp_70" [d5.cpp:209]   --->   Operation 888 'zext' 'zext_ln209_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 889 [1/1] (0.00ns)   --->   "%zext_ln209_2 = zext i28 %add_ln209_2" [d5.cpp:209]   --->   Operation 889 'zext' 'zext_ln209_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 890 [1/1] (0.97ns)   --->   "%out1_w_9 = add i29 %zext_ln209_2, i29 %zext_ln209_1" [d5.cpp:209]   --->   Operation 890 'add' 'out1_w_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 891 [1/1] (0.97ns)   --->   "%out1_w_15 = add i28 %trunc_ln7, i28 %add_ln200_39" [d5.cpp:215]   --->   Operation 891 'add' 'out1_w_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 892 [2/2] (0.48ns)   --->   "%call_ln219 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln219_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d5.cpp:219]   --->   Operation 892 'call' 'call_ln219' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 893 [1/2] (0.00ns)   --->   "%call_ln219 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln219_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d5.cpp:219]   --->   Operation 893 'call' 'call_ln219' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 894 [5/5] (7.30ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 894 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 895 [4/5] (7.30ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 895 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 896 [3/5] (7.30ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 896 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 897 [2/5] (7.30ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 897 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 898 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_17" [d5.cpp:3]   --->   Operation 898 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 899 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 16, void @empty_5, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 899 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 900 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 900 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 901 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_11, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_9, void @empty, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 901 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 902 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 902 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 903 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_11, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_9, void @empty_2, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 903 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 904 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 904 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 905 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_11, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_9, void @empty_16, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 905 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 906 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 906 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 907 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_9, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 907 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 908 [1/5] (7.30ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 908 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 909 [1/1] (0.00ns)   --->   "%ret_ln223 = ret" [d5.cpp:223]   --->   Operation 909 'ret' 'ret_ln223' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg2_read') on port 'arg2' [5]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d5.cpp:18) [88]  (0.000 ns)
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [89]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [89]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [89]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [89]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [89]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [89]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [89]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [89]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln18', d5.cpp:18) to 'test_Pipeline_ARRAY_1_READ' [90]  (1.216 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d5.cpp:25) [109]  (0.000 ns)
	bus request operation ('empty_40', d5.cpp:25) on port 'mem' (d5.cpp:25) [110]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', d5.cpp:25) on port 'mem' (d5.cpp:25) [110]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', d5.cpp:25) on port 'mem' (d5.cpp:25) [110]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', d5.cpp:25) on port 'mem' (d5.cpp:25) [110]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', d5.cpp:25) on port 'mem' (d5.cpp:25) [110]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', d5.cpp:25) on port 'mem' (d5.cpp:25) [110]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', d5.cpp:25) on port 'mem' (d5.cpp:25) [110]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', d5.cpp:25) on port 'mem' (d5.cpp:25) [110]  (7.300 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln25', d5.cpp:25) to 'test_Pipeline_ARRAY_2_READ' [111]  (1.216 ns)

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 4.505ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.353 ns)
'mul' operation ('mul_ln50_20', d5.cpp:50) [170]  (2.067 ns)
	'add' operation ('add_ln50_18', d5.cpp:50) [196]  (1.085 ns)

 <State 24>: 5.751ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.353 ns)
'mul' operation ('mul_ln50', d5.cpp:50) [131]  (2.067 ns)
	'add' operation ('add_ln50_4', d5.cpp:50) [182]  (1.085 ns)
	'add' operation ('arr_78', d5.cpp:50) [183]  (0.819 ns)
	'call' operation ('call_ln50', d5.cpp:50) to 'test_Pipeline_VITIS_LOOP_77_9' [199]  (0.427 ns)

 <State 25>: 0.000ns
The critical path consists of the following:

 <State 26>: 0.427ns
The critical path consists of the following:
	'load' operation ('add159_1329_1515_loc_load') on local variable 'add159_1329_1515_loc' [208]  (0.000 ns)
	'call' operation ('call_ln0') to 'test_Pipeline_VITIS_LOOP_99_13' [215]  (0.427 ns)

 <State 27>: 5.590ns
The critical path consists of the following:
	'load' operation ('arg1_r_loc_load') on local variable 'arg1_r_loc' [106]  (0.000 ns)
	multiplexor before operation 'mul' with delay (1.353 ns)
'mul' operation ('mul_ln190', d5.cpp:190) [380]  (2.067 ns)
	'add' operation ('add_ln190_14', d5.cpp:190) [407]  (1.085 ns)
	'add' operation ('add_ln190_15', d5.cpp:190) [410]  (1.085 ns)

 <State 28>: 5.751ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.353 ns)
'mul' operation ('mul_ln143_4', d5.cpp:143) [231]  (2.067 ns)
	'add' operation ('add_ln143_10', d5.cpp:143) [255]  (1.085 ns)
	'add' operation ('add_ln143_11', d5.cpp:143) [256]  (0.000 ns)
	'add' operation ('arr', d5.cpp:143) [259]  (0.819 ns)
	'call' operation ('call_ln143', d5.cpp:143) to 'test_Pipeline_VITIS_LOOP_151_23' [260]  (0.427 ns)

 <State 29>: 6.265ns
The critical path consists of the following:
	'add' operation ('add_ln190_2', d5.cpp:190) [392]  (0.000 ns)
	'add' operation ('add_ln190_9', d5.cpp:190) [400]  (0.819 ns)
	'add' operation ('add_ln190_6', d5.cpp:190) [416]  (0.000 ns)
	'add' operation ('arr', d5.cpp:190) [419]  (0.819 ns)
	'add' operation ('add_ln200', d5.cpp:200) [477]  (1.085 ns)
	'add' operation ('add_ln201_2', d5.cpp:201) [700]  (0.000 ns)
	'add' operation ('add_ln201_1', d5.cpp:201) [701]  (0.819 ns)
	'add' operation ('add_ln202_1', d5.cpp:202) [713]  (0.000 ns)
	'add' operation ('add_ln202', d5.cpp:202) [714]  (0.819 ns)
	'add' operation ('add_ln203_1', d5.cpp:203) [727]  (1.085 ns)
	'add' operation ('add_ln203', d5.cpp:203) [728]  (0.819 ns)

 <State 30>: 5.613ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.353 ns)
'mul' operation ('mul_ln200_9', d5.cpp:200) [537]  (2.067 ns)
	'add' operation ('add_ln200_18', d5.cpp:200) [570]  (1.093 ns)
	'add' operation ('add_ln200_20', d5.cpp:200) [572]  (1.100 ns)

 <State 31>: 6.564ns
The critical path consists of the following:
	'add' operation ('add_ln200_19', d5.cpp:200) [574]  (1.108 ns)
	'add' operation ('add_ln200_24', d5.cpp:200) [601]  (1.085 ns)
	'add' operation ('add_ln200_26', d5.cpp:200) [604]  (1.093 ns)
	'add' operation ('add_ln200_25', d5.cpp:200) [608]  (1.100 ns)
	'add' operation ('add_ln200_28', d5.cpp:200) [624]  (1.085 ns)
	'add' operation ('add_ln200_30', d5.cpp:200) [626]  (1.093 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_2', d5.cpp:219) [844]  (0.000 ns)
	bus request operation ('empty_41', d5.cpp:219) on port 'mem' (d5.cpp:219) [845]  (7.300 ns)

 <State 33>: 3.464ns
The critical path consists of the following:
	'add' operation ('add_ln200_34', d5.cpp:200) [685]  (1.025 ns)
	'add' operation ('add_ln201', d5.cpp:201) [691]  (0.975 ns)
	'add' operation ('out1_w', d5.cpp:201) [705]  (0.975 ns)
	'call' operation ('call_ln219', d5.cpp:219) to 'test_Pipeline_ARRAY_WRITE' [846]  (0.489 ns)

 <State 34>: 0.000ns
The critical path consists of the following:

 <State 35>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_42', d5.cpp:223) on port 'mem' (d5.cpp:223) [847]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_42', d5.cpp:223) on port 'mem' (d5.cpp:223) [847]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_42', d5.cpp:223) on port 'mem' (d5.cpp:223) [847]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_42', d5.cpp:223) on port 'mem' (d5.cpp:223) [847]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_42', d5.cpp:223) on port 'mem' (d5.cpp:223) [847]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
