Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Aug 22 15:37:18 2025
| Host         : DESKTOP-M3R0RID running 64-bit major release  (build 9200)
| Command      : report_utilization -file nvdla_bd_wrapper_utilization_placed.rpt -pb nvdla_bd_wrapper_utilization_placed.pb
| Design       : nvdla_bd_wrapper
| Device       : xczu9eg-ffvb1156-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 78994 |     0 |          0 |    274080 | 28.82 |
|   LUT as Logic             | 76713 |     0 |          0 |    274080 | 27.99 |
|   LUT as Memory            |  2281 |     0 |          0 |    144000 |  1.58 |
|     LUT as Distributed RAM |  2112 |     0 |            |           |       |
|     LUT as Shift Register  |   169 |     0 |            |           |       |
| CLB Registers              | 91028 |     0 |          0 |    548160 | 16.61 |
|   Register as Flip Flop    | 91028 |     0 |          0 |    548160 | 16.61 |
|   Register as Latch        |     0 |     0 |          0 |    548160 |  0.00 |
| CARRY8                     |  1606 |     0 |          0 |     34260 |  4.69 |
| F7 Muxes                   |  4556 |     0 |          0 |    137040 |  3.32 |
| F8 Muxes                   |  1911 |     0 |          0 |     68520 |  2.79 |
| F9 Muxes                   |     0 |     0 |          0 |     34260 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 694   |          Yes |           - |          Set |
| 34077 |          Yes |           - |        Reset |
| 133   |          Yes |         Set |            - |
| 56124 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        | 17109 |     0 |          0 |     34260 | 49.94 |
|   CLBL                                     |  7965 |     0 |            |           |       |
|   CLBM                                     |  9144 |     0 |            |           |       |
| LUT as Logic                               | 76713 |     0 |          0 |    274080 | 27.99 |
|   using O5 output only                     |   652 |       |            |           |       |
|   using O6 output only                     | 61385 |       |            |           |       |
|   using O5 and O6                          | 14676 |       |            |           |       |
| LUT as Memory                              |  2281 |     0 |          0 |    144000 |  1.58 |
|   LUT as Distributed RAM                   |  2112 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   588 |       |            |           |       |
|     using O5 and O6                        |  1524 |       |            |           |       |
|   LUT as Shift Register                    |   169 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   169 |       |            |           |       |
|     using O5 and O6                        |     0 |       |            |           |       |
| CLB Registers                              | 91028 |     0 |          0 |    548160 | 16.61 |
|   Register driven from within the CLB      | 38705 |       |            |           |       |
|   Register driven from outside the CLB     | 52323 |       |            |           |       |
|     LUT in front of the register is unused | 28849 |       |            |           |       |
|     LUT in front of the register is used   | 23474 |       |            |           |       |
| Unique Control Sets                        |  4759 |       |          0 |     68520 |  6.95 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   64 |     0 |          0 |       912 |  7.02 |
|   RAMB36/FIFO*    |   64 |     0 |          0 |       912 |  7.02 |
|     RAMB36E2 only |   64 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |      1824 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   32 |     0 |          0 |      2520 |  1.27 |
|   DSP48E2 only |   32 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       328 |  0.00 |
|   HPIOB_M        |    0 |     0 |          0 |        96 |  0.00 |
|   HPIOB_S        |    0 |     0 |          0 |        96 |  0.00 |
|   HDIOB_M        |    0 |     0 |          0 |        60 |  0.00 |
|   HDIOB_S        |    0 |     0 |          0 |        60 |  0.00 |
|   HPIOB_SNGL     |    0 |     0 |          0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    2 |     0 |          0 |       116 |  1.72 |
| BUFGCE_DIV |    0 |     0 |          0 |        16 |  0.00 |
| BUFG_GT    |    0 |     0 |          0 |       168 |  0.00 |
| BUFG_PS    |    1 |     0 |          0 |        72 |  1.39 |
| BUFGCTRL*  |    0 |     0 |          0 |        32 |  0.00 |
| PLL        |    0 |     0 |          0 |         8 |  0.00 |
| MMCM       |    0 |     0 |          0 |         4 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        24 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         6 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        12 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 56124 |            Register |
| LUT6     | 34104 |                 CLB |
| FDCE     | 34077 |            Register |
| LUT4     | 22021 |                 CLB |
| LUT3     | 14273 |                 CLB |
| LUT5     | 13395 |                 CLB |
| LUT2     |  7117 |                 CLB |
| MUXF7    |  4556 |                 CLB |
| RAMD32   |  2668 |                 CLB |
| MUXF8    |  1911 |                 CLB |
| CARRY8   |  1606 |                 CLB |
| FDPE     |   694 |            Register |
| RAMD64E  |   584 |                 CLB |
| LUT1     |   479 |                 CLB |
| RAMS32   |   384 |                 CLB |
| SRLC32E  |   136 |                 CLB |
| FDSE     |   133 |            Register |
| RAMB36E2 |    64 |            BLOCKRAM |
| SRL16E   |    33 |                 CLB |
| DSP48E2  |    32 |          Arithmetic |
| BUFGCE   |     2 |               Clock |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------------+------+
|              Ref Name             | Used |
+-----------------------------------+------+
| nvdla_bd_zynq_ultra_ps_e_0_0      |    1 |
| nvdla_bd_smartconnect_1_0         |    1 |
| nvdla_bd_smartconnect_0_0         |    1 |
| nvdla_bd_proc_sys_reset_0_0       |    1 |
| nvdla_bd_axi_protocol_convert_0_0 |    1 |
| nvdla_bd_axi_apb_bridge_0_0       |    1 |
| nvdla_bd_NV_nvdla_wrapper_0_0     |    1 |
+-----------------------------------+------+


