// Seed: 2522483341
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  module_2 modCall_1 ();
  wire id_6;
endmodule
module module_1 (
    input  wand  id_0,
    input  wand  id_1,
    output uwire id_2
);
  wire id_4;
  ;
  wire id_5;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
endmodule
module module_2;
endmodule
module module_3 #(
    parameter id_10 = 32'd55,
    parameter id_12 = 32'd3,
    parameter id_2  = 32'd37,
    parameter id_4  = 32'd33,
    parameter id_7  = 32'd42,
    parameter id_9  = 32'd48
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    _id_9,
    _id_10,
    id_11
);
  output wire id_11;
  input wire _id_10;
  output wire _id_9;
  inout wire id_8;
  output wire _id_7;
  input wire id_6;
  input wire id_5;
  output wire _id_4;
  input wire id_3;
  input wire _id_2;
  input wire id_1;
  module_2 modCall_1 ();
  wire [id_10 : id_2] _id_12;
  wire id_13;
  wire [id_7 : {  id_9  {  -1  }  }  <  1] id_14;
  logic [id_4  &  id_12 : -1] id_15;
  initial begin : LABEL_0
    $signed(9);
    ;
  end
  assign id_14 = -1;
  supply1 id_16 = 1;
endmodule
