{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685422003392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685422003400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 30 12:46:43 2023 " "Processing started: Tue May 30 12:46:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685422003400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685422003400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HC_SR04_TOP -c HC_SR04_TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off HC_SR04_TOP -c HC_SR04_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685422003400 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685422003850 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685422003850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/hc_sr041/src/led_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/hc_sr041/src/led_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_driver " "Found entity 1: led_driver" {  } { { "../src/led_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/led_driver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685422014514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685422014514 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART_driver.v(52) " "Verilog HDL information at UART_driver.v(52): always construct contains both blocking and non-blocking assignments" {  } { { "../src/UART_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/UART_driver.v" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685422014517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/hc_sr041/src/uart_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/hc_sr041/src/uart_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_driver " "Found entity 1: UART_driver" {  } { { "../src/UART_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/UART_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685422014518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685422014518 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk UART_send.v(3) " "Verilog HDL Declaration information at UART_send.v(3): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "../src/UART_send.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/UART_send.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685422014521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/hc_sr041/src/uart_send.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/hc_sr041/src/uart_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_send " "Found entity 1: UART_send" {  } { { "../src/UART_send.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/UART_send.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685422014522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685422014522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/hc_sr041/src/trig_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/hc_sr041/src/trig_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 trig_driver " "Found entity 1: trig_driver" {  } { { "../src/trig_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/trig_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685422014525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685422014525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/hc_sr041/src/seg_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/hc_sr041/src/seg_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_driver " "Found entity 1: seg_driver" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/seg_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685422014527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685422014527 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK HC_SR04_TOP.v(2) " "Verilog HDL Declaration information at HC_SR04_TOP.v(2): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "../src/HC_SR04_TOP.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/HC_SR04_TOP.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685422014531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/hc_sr041/src/hc_sr04_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/hc_sr041/src/hc_sr04_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 HC_SR04_TOP " "Found entity 1: HC_SR04_TOP" {  } { { "../src/HC_SR04_TOP.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/HC_SR04_TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685422014531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685422014531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/hc_sr041/src/echo_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/hc_sr041/src/echo_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 echo_driver " "Found entity 1: echo_driver" {  } { { "../src/echo_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/echo_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685422014535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685422014535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/hc_sr041/src/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/hc_sr041/src/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../src/clk_div.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685422014538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685422014538 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HC_SR04_TOP " "Elaborating entity \"HC_SR04_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685422014598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_driver seg_driver:u_seg_driver " "Elaborating entity \"seg_driver\" for hierarchy \"seg_driver:u_seg_driver\"" {  } { { "../src/HC_SR04_TOP.v" "u_seg_driver" { Text "D:/code-file/FPGA/HC_SR041/src/HC_SR04_TOP.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685422014600 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(52) " "Verilog HDL assignment warning at seg_driver.v(52): truncated value with size 32 to match size of target (4)" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/seg_driver.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685422014601 "|HC_SR04_TOP|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(53) " "Verilog HDL assignment warning at seg_driver.v(53): truncated value with size 32 to match size of target (4)" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/seg_driver.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685422014601 "|HC_SR04_TOP|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(54) " "Verilog HDL assignment warning at seg_driver.v(54): truncated value with size 32 to match size of target (4)" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/seg_driver.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685422014601 "|HC_SR04_TOP|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(55) " "Verilog HDL assignment warning at seg_driver.v(55): truncated value with size 32 to match size of target (4)" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/seg_driver.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685422014601 "|HC_SR04_TOP|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(56) " "Verilog HDL assignment warning at seg_driver.v(56): truncated value with size 32 to match size of target (4)" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/seg_driver.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685422014601 "|HC_SR04_TOP|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(57) " "Verilog HDL assignment warning at seg_driver.v(57): truncated value with size 32 to match size of target (4)" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/seg_driver.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685422014602 "|HC_SR04_TOP|seg_driver:u_seg_driver"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "seg_driver.v(90) " "Verilog HDL Case Statement information at seg_driver.v(90): all case item expressions in this case statement are onehot" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/seg_driver.v" 90 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1685422014602 "|HC_SR04_TOP|seg_driver:u_seg_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:u_clk_div " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:u_clk_div\"" {  } { { "../src/HC_SR04_TOP.v" "u_clk_div" { Text "D:/code-file/FPGA/HC_SR041/src/HC_SR04_TOP.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685422014603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trig_driver trig_driver:u_trig_driver " "Elaborating entity \"trig_driver\" for hierarchy \"trig_driver:u_trig_driver\"" {  } { { "../src/HC_SR04_TOP.v" "u_trig_driver" { Text "D:/code-file/FPGA/HC_SR041/src/HC_SR04_TOP.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685422014604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_driver echo_driver:u_echo_driver " "Elaborating entity \"echo_driver\" for hierarchy \"echo_driver:u_echo_driver\"" {  } { { "../src/HC_SR04_TOP.v" "u_echo_driver" { Text "D:/code-file/FPGA/HC_SR041/src/HC_SR04_TOP.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685422014606 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "echo_pos echo_driver.v(13) " "Verilog HDL or VHDL warning at echo_driver.v(13): object \"echo_pos\" assigned a value but never read" {  } { { "../src/echo_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/echo_driver.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685422014607 "|HC_SR04_TOP|echo_driver:u_echo_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_driver UART_driver:u_UART_driver " "Elaborating entity \"UART_driver\" for hierarchy \"UART_driver:u_UART_driver\"" {  } { { "../src/HC_SR04_TOP.v" "u_UART_driver" { Text "D:/code-file/FPGA/HC_SR041/src/HC_SR04_TOP.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685422014607 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_0 UART_driver.v(16) " "Verilog HDL or VHDL warning at UART_driver.v(16): object \"flag_0\" assigned a value but never read" {  } { { "../src/UART_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/UART_driver.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685422014609 "|HC_SR04_TOP|UART_driver:u_UART_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 UART_driver.v(60) " "Verilog HDL assignment warning at UART_driver.v(60): truncated value with size 32 to match size of target (26)" {  } { { "../src/UART_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/UART_driver.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685422014609 "|HC_SR04_TOP|UART_driver:u_UART_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_driver.v(77) " "Verilog HDL assignment warning at UART_driver.v(77): truncated value with size 32 to match size of target (4)" {  } { { "../src/UART_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/UART_driver.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685422014609 "|HC_SR04_TOP|UART_driver:u_UART_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_driver.v(78) " "Verilog HDL assignment warning at UART_driver.v(78): truncated value with size 32 to match size of target (4)" {  } { { "../src/UART_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/UART_driver.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685422014609 "|HC_SR04_TOP|UART_driver:u_UART_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_driver.v(79) " "Verilog HDL assignment warning at UART_driver.v(79): truncated value with size 32 to match size of target (4)" {  } { { "../src/UART_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/UART_driver.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685422014609 "|HC_SR04_TOP|UART_driver:u_UART_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_driver.v(80) " "Verilog HDL assignment warning at UART_driver.v(80): truncated value with size 32 to match size of target (4)" {  } { { "../src/UART_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/UART_driver.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685422014609 "|HC_SR04_TOP|UART_driver:u_UART_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_driver.v(81) " "Verilog HDL assignment warning at UART_driver.v(81): truncated value with size 32 to match size of target (4)" {  } { { "../src/UART_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/UART_driver.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685422014609 "|HC_SR04_TOP|UART_driver:u_UART_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_driver.v(82) " "Verilog HDL assignment warning at UART_driver.v(82): truncated value with size 32 to match size of target (4)" {  } { { "../src/UART_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/UART_driver.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685422014609 "|HC_SR04_TOP|UART_driver:u_UART_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_send UART_driver:u_UART_driver\|UART_send:UART_send_init " "Elaborating entity \"UART_send\" for hierarchy \"UART_driver:u_UART_driver\|UART_send:UART_send_init\"" {  } { { "../src/UART_driver.v" "UART_send_init" { Text "D:/code-file/FPGA/HC_SR041/src/UART_driver.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685422014610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_driver led_driver:u_led_driver " "Elaborating entity \"led_driver\" for hierarchy \"led_driver:u_led_driver\"" {  } { { "../src/HC_SR04_TOP.v" "u_led_driver" { Text "D:/code-file/FPGA/HC_SR041/src/HC_SR04_TOP.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685422014612 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point_2 led_driver.v(14) " "Verilog HDL or VHDL warning at led_driver.v(14): object \"point_2\" assigned a value but never read" {  } { { "../src/led_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/led_driver.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685422014613 "|HC_SR04_TOP|led_driver:u_led_driver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point_3 led_driver.v(15) " "Verilog HDL or VHDL warning at led_driver.v(15): object \"point_3\" assigned a value but never read" {  } { { "../src/led_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/led_driver.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685422014613 "|HC_SR04_TOP|led_driver:u_led_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_driver.v(29) " "Verilog HDL assignment warning at led_driver.v(29): truncated value with size 32 to match size of target (4)" {  } { { "../src/led_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/led_driver.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685422014613 "|HC_SR04_TOP|led_driver:u_led_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_driver.v(30) " "Verilog HDL assignment warning at led_driver.v(30): truncated value with size 32 to match size of target (4)" {  } { { "../src/led_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/led_driver.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685422014613 "|HC_SR04_TOP|led_driver:u_led_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_driver.v(31) " "Verilog HDL assignment warning at led_driver.v(31): truncated value with size 32 to match size of target (4)" {  } { { "../src/led_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/led_driver.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685422014613 "|HC_SR04_TOP|led_driver:u_led_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_driver.v(32) " "Verilog HDL assignment warning at led_driver.v(32): truncated value with size 32 to match size of target (4)" {  } { { "../src/led_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/led_driver.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685422014613 "|HC_SR04_TOP|led_driver:u_led_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_driver.v(33) " "Verilog HDL assignment warning at led_driver.v(33): truncated value with size 32 to match size of target (4)" {  } { { "../src/led_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/led_driver.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685422014613 "|HC_SR04_TOP|led_driver:u_led_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_driver.v(34) " "Verilog HDL assignment warning at led_driver.v(34): truncated value with size 32 to match size of target (4)" {  } { { "../src/led_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/led_driver.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685422014613 "|HC_SR04_TOP|led_driver:u_led_driver"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART_driver:u_UART_driver\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART_driver:u_UART_driver\|Div0\"" {  } { { "../src/UART_driver.v" "Div0" { Text "D:/code-file/FPGA/HC_SR041/src/UART_driver.v" 78 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685422014973 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART_driver:u_UART_driver\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART_driver:u_UART_driver\|Mod1\"" {  } { { "../src/UART_driver.v" "Mod1" { Text "D:/code-file/FPGA/HC_SR041/src/UART_driver.v" 78 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685422014973 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART_driver:u_UART_driver\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART_driver:u_UART_driver\|Mod0\"" {  } { { "../src/UART_driver.v" "Mod0" { Text "D:/code-file/FPGA/HC_SR041/src/UART_driver.v" 77 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685422014973 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART_driver:u_UART_driver\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART_driver:u_UART_driver\|Div2\"" {  } { { "../src/UART_driver.v" "Div2" { Text "D:/code-file/FPGA/HC_SR041/src/UART_driver.v" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685422014973 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART_driver:u_UART_driver\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART_driver:u_UART_driver\|Mod3\"" {  } { { "../src/UART_driver.v" "Mod3" { Text "D:/code-file/FPGA/HC_SR041/src/UART_driver.v" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685422014973 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART_driver:u_UART_driver\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART_driver:u_UART_driver\|Div1\"" {  } { { "../src/UART_driver.v" "Div1" { Text "D:/code-file/FPGA/HC_SR041/src/UART_driver.v" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685422014973 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART_driver:u_UART_driver\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART_driver:u_UART_driver\|Mod2\"" {  } { { "../src/UART_driver.v" "Mod2" { Text "D:/code-file/FPGA/HC_SR041/src/UART_driver.v" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685422014973 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART_driver:u_UART_driver\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART_driver:u_UART_driver\|Div3\"" {  } { { "../src/UART_driver.v" "Div3" { Text "D:/code-file/FPGA/HC_SR041/src/UART_driver.v" 81 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685422014973 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART_driver:u_UART_driver\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART_driver:u_UART_driver\|Mod4\"" {  } { { "../src/UART_driver.v" "Mod4" { Text "D:/code-file/FPGA/HC_SR041/src/UART_driver.v" 81 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685422014973 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "led_driver:u_led_driver\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"led_driver:u_led_driver\|Div0\"" {  } { { "../src/led_driver.v" "Div0" { Text "D:/code-file/FPGA/HC_SR041/src/led_driver.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685422014973 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART_driver:u_UART_driver\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART_driver:u_UART_driver\|Mod5\"" {  } { { "../src/UART_driver.v" "Mod5" { Text "D:/code-file/FPGA/HC_SR041/src/UART_driver.v" 82 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685422014973 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1685422014973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_driver:u_UART_driver\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"UART_driver:u_UART_driver\|lpm_divide:Div0\"" {  } { { "../src/UART_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/UART_driver.v" 78 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685422015016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_driver:u_UART_driver\|lpm_divide:Div0 " "Instantiated megafunction \"UART_driver:u_UART_driver\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685422015017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685422015017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685422015017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685422015017 ""}  } { { "../src/UART_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/UART_driver.v" 78 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685422015017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "D:/code-file/FPGA/HC_SR041/prj/db/lpm_divide_5jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685422015057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685422015057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "D:/code-file/FPGA/HC_SR041/prj/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685422015074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685422015074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "D:/code-file/FPGA/HC_SR041/prj/db/alt_u_div_e7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685422015097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685422015097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/code-file/FPGA/HC_SR041/prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685422015141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685422015141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/code-file/FPGA/HC_SR041/prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685422015192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685422015192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_driver:u_UART_driver\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"UART_driver:u_UART_driver\|lpm_divide:Mod1\"" {  } { { "../src/UART_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/UART_driver.v" 78 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685422015205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_driver:u_UART_driver\|lpm_divide:Mod1 " "Instantiated megafunction \"UART_driver:u_UART_driver\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685422015205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685422015205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685422015205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685422015205 ""}  } { { "../src/UART_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/UART_driver.v" 78 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685422015205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8bm " "Found entity 1: lpm_divide_8bm" {  } { { "db/lpm_divide_8bm.tdf" "" { Text "D:/code-file/FPGA/HC_SR041/prj/db/lpm_divide_8bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685422015251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685422015251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_driver:u_UART_driver\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"UART_driver:u_UART_driver\|lpm_divide:Mod0\"" {  } { { "../src/UART_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/UART_driver.v" 77 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685422015261 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_driver:u_UART_driver\|lpm_divide:Mod0 " "Instantiated megafunction \"UART_driver:u_UART_driver\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685422015261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685422015261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685422015261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685422015261 ""}  } { { "../src/UART_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/UART_driver.v" 77 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685422015261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_driver:u_UART_driver\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"UART_driver:u_UART_driver\|lpm_divide:Div2\"" {  } { { "../src/UART_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/UART_driver.v" 80 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685422015268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_driver:u_UART_driver\|lpm_divide:Div2 " "Instantiated megafunction \"UART_driver:u_UART_driver\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685422015268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685422015268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685422015268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685422015268 ""}  } { { "../src/UART_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/UART_driver.v" 80 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685422015268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "D:/code-file/FPGA/HC_SR041/prj/db/lpm_divide_ikm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685422015305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685422015305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "D:/code-file/FPGA/HC_SR041/prj/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685422015324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685422015324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "D:/code-file/FPGA/HC_SR041/prj/db/alt_u_div_8af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685422015351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685422015351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_driver:u_UART_driver\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"UART_driver:u_UART_driver\|lpm_divide:Div1\"" {  } { { "../src/UART_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/UART_driver.v" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685422015372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_driver:u_UART_driver\|lpm_divide:Div1 " "Instantiated megafunction \"UART_driver:u_UART_driver\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685422015372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685422015372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685422015372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685422015372 ""}  } { { "../src/UART_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/UART_driver.v" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685422015372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8jm " "Found entity 1: lpm_divide_8jm" {  } { { "db/lpm_divide_8jm.tdf" "" { Text "D:/code-file/FPGA/HC_SR041/prj/db/lpm_divide_8jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685422015414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685422015414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_0mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_0mh " "Found entity 1: sign_div_unsign_0mh" {  } { { "db/sign_div_unsign_0mh.tdf" "" { Text "D:/code-file/FPGA/HC_SR041/prj/db/sign_div_unsign_0mh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685422015435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685422015435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k7f " "Found entity 1: alt_u_div_k7f" {  } { { "db/alt_u_div_k7f.tdf" "" { Text "D:/code-file/FPGA/HC_SR041/prj/db/alt_u_div_k7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685422015461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685422015461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_driver:u_UART_driver\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"UART_driver:u_UART_driver\|lpm_divide:Div3\"" {  } { { "../src/UART_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/UART_driver.v" 81 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685422015480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_driver:u_UART_driver\|lpm_divide:Div3 " "Instantiated megafunction \"UART_driver:u_UART_driver\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685422015480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685422015480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685422015480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685422015480 ""}  } { { "../src/UART_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/UART_driver.v" 81 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685422015480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mkm " "Found entity 1: lpm_divide_mkm" {  } { { "db/lpm_divide_mkm.tdf" "" { Text "D:/code-file/FPGA/HC_SR041/prj/db/lpm_divide_mkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685422015518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685422015518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_enh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_enh " "Found entity 1: sign_div_unsign_enh" {  } { { "db/sign_div_unsign_enh.tdf" "" { Text "D:/code-file/FPGA/HC_SR041/prj/db/sign_div_unsign_enh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685422015537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685422015537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gaf " "Found entity 1: alt_u_div_gaf" {  } { { "db/alt_u_div_gaf.tdf" "" { Text "D:/code-file/FPGA/HC_SR041/prj/db/alt_u_div_gaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685422015567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685422015567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_driver:u_led_driver\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"led_driver:u_led_driver\|lpm_divide:Div0\"" {  } { { "../src/led_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/led_driver.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685422015586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_driver:u_led_driver\|lpm_divide:Div0 " "Instantiated megafunction \"led_driver:u_led_driver\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685422015586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685422015586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685422015586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685422015586 ""}  } { { "../src/led_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/led_driver.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685422015586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pkm " "Found entity 1: lpm_divide_pkm" {  } { { "db/lpm_divide_pkm.tdf" "" { Text "D:/code-file/FPGA/HC_SR041/prj/db/lpm_divide_pkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685422015626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685422015626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hnh " "Found entity 1: sign_div_unsign_hnh" {  } { { "db/sign_div_unsign_hnh.tdf" "" { Text "D:/code-file/FPGA/HC_SR041/prj/db/sign_div_unsign_hnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685422015646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685422015646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_maf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_maf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_maf " "Found entity 1: alt_u_div_maf" {  } { { "db/alt_u_div_maf.tdf" "" { Text "D:/code-file/FPGA/HC_SR041/prj/db/alt_u_div_maf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685422015691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685422015691 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/seg_driver.v" 80 -1 0 } } { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/seg_driver.v" 109 -1 0 } } { "../src/UART_send.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/UART_send.v" 14 -1 0 } } { "../src/echo_driver.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/echo_driver.v" 55 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1685422016056 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1685422016056 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685422016509 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod4\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod4\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/code-file/FPGA/HC_SR041/prj/db/alt_u_div_e7f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685422017307 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod4\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod4\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/code-file/FPGA/HC_SR041/prj/db/alt_u_div_e7f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685422017307 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/code-file/FPGA/HC_SR041/prj/db/alt_u_div_e7f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685422017307 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/code-file/FPGA/HC_SR041/prj/db/alt_u_div_e7f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685422017307 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/code-file/FPGA/HC_SR041/prj/db/alt_u_div_e7f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685422017307 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/code-file/FPGA/HC_SR041/prj/db/alt_u_div_e7f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685422017307 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/code-file/FPGA/HC_SR041/prj/db/alt_u_div_e7f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685422017307 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/code-file/FPGA/HC_SR041/prj/db/alt_u_div_e7f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685422017307 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/code-file/FPGA/HC_SR041/prj/db/alt_u_div_e7f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685422017307 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/code-file/FPGA/HC_SR041/prj/db/alt_u_div_e7f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685422017307 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/code-file/FPGA/HC_SR041/prj/db/alt_u_div_e7f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685422017307 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/code-file/FPGA/HC_SR041/prj/db/alt_u_div_e7f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685422017307 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/code-file/FPGA/HC_SR041/prj/db/alt_u_div_e7f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685422017307 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/code-file/FPGA/HC_SR041/prj/db/alt_u_div_e7f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685422017307 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/code-file/FPGA/HC_SR041/prj/db/alt_u_div_e7f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685422017307 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/code-file/FPGA/HC_SR041/prj/db/alt_u_div_e7f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685422017307 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/code-file/FPGA/HC_SR041/prj/db/alt_u_div_e7f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685422017307 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1685422017307 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/code-file/FPGA/HC_SR041/prj/output_files/HC_SR04_TOP.map.smsg " "Generated suppressed messages file D:/code-file/FPGA/HC_SR041/prj/output_files/HC_SR04_TOP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685422017351 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685422017496 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685422017496 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uart_rx " "No output dependent on input pin \"uart_rx\"" {  } { { "../src/HC_SR04_TOP.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/HC_SR04_TOP.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685422017604 "|HC_SR04_TOP|uart_rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1685422017604 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1887 " "Implemented 1887 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685422017604 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685422017604 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1860 " "Implemented 1860 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685422017604 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685422017604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685422017633 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 30 12:46:57 2023 " "Processing ended: Tue May 30 12:46:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685422017633 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685422017633 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685422017633 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685422017633 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1685422018894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685422018903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 30 12:46:58 2023 " "Processing started: Tue May 30 12:46:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685422018903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1685422018903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HC_SR04_TOP -c HC_SR04_TOP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off HC_SR04_TOP -c HC_SR04_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1685422018903 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1685422019067 ""}
{ "Info" "0" "" "Project  = HC_SR04_TOP" {  } {  } 0 0 "Project  = HC_SR04_TOP" 0 0 "Fitter" 0 0 1685422019068 ""}
{ "Info" "0" "" "Revision = HC_SR04_TOP" {  } {  } 0 0 "Revision = HC_SR04_TOP" 0 0 "Fitter" 0 0 1685422019068 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1685422019135 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1685422019135 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HC_SR04_TOP EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"HC_SR04_TOP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1685422019169 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685422019212 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685422019212 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1685422019309 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685422019436 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685422019436 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685422019436 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1685422019436 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA/HC_SR041/prj/" { { 0 { 0 ""} 0 4070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685422019440 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA/HC_SR041/prj/" { { 0 { 0 ""} 0 4072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685422019440 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA/HC_SR041/prj/" { { 0 { 0 ""} 0 4074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685422019440 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA/HC_SR041/prj/" { { 0 { 0 ""} 0 4076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685422019440 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA/HC_SR041/prj/" { { 0 { 0 ""} 0 4078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685422019440 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1685422019440 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1685422019442 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HC_SR04_TOP.sdc " "Synopsys Design Constraints File file not found: 'HC_SR04_TOP.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1685422019882 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1685422019882 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1685422019892 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1685422019892 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1685422019892 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685422019996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:u_clk_div\|cnt\[3\] " "Destination node clk_div:u_clk_div\|cnt\[3\]" {  } { { "../src/clk_div.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/clk_div.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA/HC_SR041/prj/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685422019996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:u_clk_div\|cnt\[2\] " "Destination node clk_div:u_clk_div\|cnt\[2\]" {  } { { "../src/clk_div.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/clk_div.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA/HC_SR041/prj/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685422019996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:u_clk_div\|cnt\[1\] " "Destination node clk_div:u_clk_div\|cnt\[1\]" {  } { { "../src/clk_div.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/clk_div.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA/HC_SR041/prj/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685422019996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:u_clk_div\|cnt\[5\] " "Destination node clk_div:u_clk_div\|cnt\[5\]" {  } { { "../src/clk_div.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/clk_div.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA/HC_SR041/prj/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685422019996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:u_clk_div\|cnt\[4\] " "Destination node clk_div:u_clk_div\|cnt\[4\]" {  } { { "../src/clk_div.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/clk_div.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA/HC_SR041/prj/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685422019996 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1685422019996 ""}  } { { "../src/HC_SR04_TOP.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/HC_SR04_TOP.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA/HC_SR041/prj/" { { 0 { 0 ""} 0 4064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685422019996 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:u_clk_div\|LessThan0  " "Automatically promoted node clk_div:u_clk_div\|LessThan0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685422019997 ""}  } { { "../src/clk_div.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/clk_div.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA/HC_SR041/prj/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685422019997 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rstn~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node rstn~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685422019997 ""}  } { { "../src/HC_SR04_TOP.v" "" { Text "D:/code-file/FPGA/HC_SR041/src/HC_SR04_TOP.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA/HC_SR041/prj/" { { 0 { 0 ""} 0 4063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685422019997 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1685422020227 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1685422020227 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1685422020227 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685422020228 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685422020229 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1685422020230 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1685422020230 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1685422020230 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1685422020294 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1685422020294 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1685422020294 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685422020328 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1685422020333 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1685422020763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685422021092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1685422021109 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1685422024070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685422024070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1685422024387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/code-file/FPGA/HC_SR041/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1685422025290 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1685422025290 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1685422026109 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1685422026109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685422026111 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.99 " "Total time spent on timing analysis during the Fitter is 0.99 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1685422026223 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685422026234 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685422026445 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685422026446 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685422026733 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685422027143 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/code-file/FPGA/HC_SR041/prj/output_files/HC_SR04_TOP.fit.smsg " "Generated suppressed messages file D:/code-file/FPGA/HC_SR041/prj/output_files/HC_SR04_TOP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1685422027429 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5849 " "Peak virtual memory: 5849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685422027895 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 30 12:47:07 2023 " "Processing ended: Tue May 30 12:47:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685422027895 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685422027895 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685422027895 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1685422027895 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1685422028948 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685422028957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 30 12:47:08 2023 " "Processing started: Tue May 30 12:47:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685422028957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1685422028957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off HC_SR04_TOP -c HC_SR04_TOP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off HC_SR04_TOP -c HC_SR04_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1685422028957 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1685422029281 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1685422029562 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1685422029582 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685422029718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 30 12:47:09 2023 " "Processing ended: Tue May 30 12:47:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685422029718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685422029718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685422029718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1685422029718 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1685422030329 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1685422030976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685422030984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 30 12:47:10 2023 " "Processing started: Tue May 30 12:47:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685422030984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1685422030984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta HC_SR04_TOP -c HC_SR04_TOP " "Command: quartus_sta HC_SR04_TOP -c HC_SR04_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1685422030984 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1685422031172 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1685422031320 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1685422031320 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685422031360 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685422031360 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HC_SR04_TOP.sdc " "Synopsys Design Constraints File file not found: 'HC_SR04_TOP.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1685422031539 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1685422031539 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:u_clk_div\|cnt\[0\] clk_div:u_clk_div\|cnt\[0\] " "create_clock -period 1.000 -name clk_div:u_clk_div\|cnt\[0\] clk_div:u_clk_div\|cnt\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685422031543 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685422031543 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685422031543 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1685422031547 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685422031547 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1685422031548 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1685422031556 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1685422031606 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1685422031606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -40.050 " "Worst-case setup slack is -40.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422031609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422031609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -40.050           -1035.198 clk  " "  -40.050           -1035.198 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422031609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.659             -78.009 clk_div:u_clk_div\|cnt\[0\]  " "   -2.659             -78.009 clk_div:u_clk_div\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422031609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685422031609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422031619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422031619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clk  " "    0.452               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422031619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.744               0.000 clk_div:u_clk_div\|cnt\[0\]  " "    0.744               0.000 clk_div:u_clk_div\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422031619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685422031619 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685422031623 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685422031626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422031629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422031629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -187.388 clk  " "   -3.000            -187.388 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422031629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -52.045 clk_div:u_clk_div\|cnt\[0\]  " "   -1.487             -52.045 clk_div:u_clk_div\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422031629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685422031629 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685422031778 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685422031778 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1685422031783 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1685422031801 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1685422032126 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685422032238 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1685422032257 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1685422032257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -36.473 " "Worst-case setup slack is -36.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422032261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422032261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -36.473            -946.545 clk  " "  -36.473            -946.545 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422032261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.482             -70.252 clk_div:u_clk_div\|cnt\[0\]  " "   -2.482             -70.252 clk_div:u_clk_div\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422032261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685422032261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422032271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422032271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk  " "    0.401               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422032271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693               0.000 clk_div:u_clk_div\|cnt\[0\]  " "    0.693               0.000 clk_div:u_clk_div\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422032271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685422032271 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685422032277 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685422032281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422032286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422032286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -187.388 clk  " "   -3.000            -187.388 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422032286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -52.045 clk_div:u_clk_div\|cnt\[0\]  " "   -1.487             -52.045 clk_div:u_clk_div\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422032286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685422032286 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685422032444 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685422032444 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1685422032449 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685422032566 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1685422032570 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1685422032570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.624 " "Worst-case setup slack is -16.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422032574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422032574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.624            -388.883 clk  " "  -16.624            -388.883 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422032574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.642             -14.350 clk_div:u_clk_div\|cnt\[0\]  " "   -0.642             -14.350 clk_div:u_clk_div\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422032574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685422032574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.175 " "Worst-case hold slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422032582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422032582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 clk  " "    0.175               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422032582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 clk_div:u_clk_div\|cnt\[0\]  " "    0.297               0.000 clk_div:u_clk_div\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422032582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685422032582 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685422032588 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685422032595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422032600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422032600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -135.434 clk  " "   -3.000            -135.434 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422032600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -35.000 clk_div:u_clk_div\|cnt\[0\]  " "   -1.000             -35.000 clk_div:u_clk_div\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685422032600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685422032600 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685422032752 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685422032752 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1685422033068 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1685422033069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685422033151 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 30 12:47:13 2023 " "Processing ended: Tue May 30 12:47:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685422033151 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685422033151 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685422033151 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1685422033151 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1685422034198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685422034205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 30 12:47:14 2023 " "Processing started: Tue May 30 12:47:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685422034205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1685422034205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off HC_SR04_TOP -c HC_SR04_TOP " "Command: quartus_eda --read_settings_files=off --write_settings_files=off HC_SR04_TOP -c HC_SR04_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1685422034205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1685422034662 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HC_SR04_TOP_8_1200mv_85c_slow.vo D:/code-file/FPGA/HC_SR041/prj/simulation/modelsim/ simulation " "Generated file HC_SR04_TOP_8_1200mv_85c_slow.vo in folder \"D:/code-file/FPGA/HC_SR041/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685422034968 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HC_SR04_TOP_8_1200mv_0c_slow.vo D:/code-file/FPGA/HC_SR041/prj/simulation/modelsim/ simulation " "Generated file HC_SR04_TOP_8_1200mv_0c_slow.vo in folder \"D:/code-file/FPGA/HC_SR041/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685422035158 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HC_SR04_TOP_min_1200mv_0c_fast.vo D:/code-file/FPGA/HC_SR041/prj/simulation/modelsim/ simulation " "Generated file HC_SR04_TOP_min_1200mv_0c_fast.vo in folder \"D:/code-file/FPGA/HC_SR041/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685422035313 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HC_SR04_TOP.vo D:/code-file/FPGA/HC_SR041/prj/simulation/modelsim/ simulation " "Generated file HC_SR04_TOP.vo in folder \"D:/code-file/FPGA/HC_SR041/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685422035465 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HC_SR04_TOP_8_1200mv_85c_v_slow.sdo D:/code-file/FPGA/HC_SR041/prj/simulation/modelsim/ simulation " "Generated file HC_SR04_TOP_8_1200mv_85c_v_slow.sdo in folder \"D:/code-file/FPGA/HC_SR041/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685422035578 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HC_SR04_TOP_8_1200mv_0c_v_slow.sdo D:/code-file/FPGA/HC_SR041/prj/simulation/modelsim/ simulation " "Generated file HC_SR04_TOP_8_1200mv_0c_v_slow.sdo in folder \"D:/code-file/FPGA/HC_SR041/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685422035707 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HC_SR04_TOP_min_1200mv_0c_v_fast.sdo D:/code-file/FPGA/HC_SR041/prj/simulation/modelsim/ simulation " "Generated file HC_SR04_TOP_min_1200mv_0c_v_fast.sdo in folder \"D:/code-file/FPGA/HC_SR041/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685422035828 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HC_SR04_TOP_v.sdo D:/code-file/FPGA/HC_SR041/prj/simulation/modelsim/ simulation " "Generated file HC_SR04_TOP_v.sdo in folder \"D:/code-file/FPGA/HC_SR041/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685422035980 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685422036051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 30 12:47:16 2023 " "Processing ended: Tue May 30 12:47:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685422036051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685422036051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685422036051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1685422036051 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Quartus Prime Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1685422036681 ""}
