-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.3d/815731 Production Release                     
-- Build Date:               Wed Apr 24 14:54:19 PDT 2019                        
                                                                                 
-- Generated by:             695r48@ecegrid-thin4.ecn.purdue.edu                 
-- Generated date:           Sat Nov 13 22:51:31 EST 2021                        

Solution Settings: fir.v25
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/fir_inc.h
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/fir.cpp
      $PROJECT_HOME/fir_inc.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir/core                          69      10         10            0  0          
    Design Total:                      69      10         10            0 10          
    
  Bill Of Materials (Datapath)
    Component Name                    Area Score Area(DSP) Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------- ---------- --------- ---------- ----- ---------- -----------
    [Lib: ccs_ioport]                                                                              
    ccs_in(2,16)                           0.000     0.000      0.000 0.000          1           1 
    ccs_out(3,16)                          0.000     0.000      0.000 0.000          1           1 
    [Lib: mgc_Altera-Cyclone-V-6_beh]                                                              
    mgc_add(30,0,30,0,30)                 17.000     0.000     17.000 2.548         31          24 
    mgc_mul(16,1,16,1,30)                310.000     1.000      0.000 4.600          4          17 
    mgc_mux(16,1,2)                        8.135     0.000      8.135 1.312          0          22 
    mgc_mux(30,1,2)                       15.254     0.000     15.254 1.312          0           5 
    mgc_mux1hot(16,5)                     27.673     0.000     27.673 1.844          0           2 
    mgc_mux1hot(30,4)                     39.183     0.000     39.183 1.687          0           1 
    mgc_mux1hot(30,5)                     51.888     0.000     51.888 1.844          0           2 
    mgc_mux1hot(30,6)                     64.592     0.000     64.592 1.972          0           1 
    mgc_or(1,2)                            0.354     0.000      0.354 1.268          0           2 
    mgc_or(1,3)                            0.559     0.000      0.559 1.268          0           1 
    mgc_or(1,4)                            0.764     0.000      0.764 1.268          0           2 
    mgc_reg_pos(1,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           2 
    mgc_reg_pos(16,0,0,1,1,0,0)            0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(16,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0          32 
    mgc_reg_pos(30,0,0,1,1,0,0)            0.000     0.000      0.000 0.000          0           3 
    mgc_reg_pos(30,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0           6 
    mgc_reg_pos(448,0,0,1,1,1,1)           0.000     0.000      0.000 0.000          0           1 
    [Lib: mgc_ioport]                                                                              
    mgc_in_wire(1,512)                     0.000     0.000      0.000 0.000          1           1 
    mgc_io_sync(0)                         0.000     0.000      0.000 0.000          3           3 
                                                                                                   
    TOTAL AREA (After Assignment):      6198.939    17.000    929.000                              
    
  C++ to RTL Interface Mappings
    C++ Field      RTL Range           RTL Range Expression             Expression Limits 
    -------------- ------------------- -------------------------------- -----------------
    /fir/coeffs[M] coeffs_rsc_z[511:0] coeffs_rsc_z[(M)*16+16-1:(M)*16] M<32              
    
  Area Scores
                      Post-Scheduling    Post-DP & FSM Post-Assignment 
    ----------------- --------------- ---------------- ---------------
    Total Area Score:   1767.0          10663.2          6198.9        
    Total Reg:             0.0              0.0             0.0        
                                                                       
    DataPath:           1767.0 (100%)   10663.2 (100%)   6198.9 (100%) 
      MUX:                 0.0            299.6   (3%)    518.1   (8%) 
      FUNC:             1767.0 (100%)   10362.0  (97%)   5678.0  (92%) 
      LOGIC:               0.0              1.7   (0%)      2.8   (0%) 
      BUFFER:              0.0              0.0             0.0        
      MEM:                 0.0              0.0             0.0        
      ROM:                 0.0              0.0             0.0        
      REG:                 0.0              0.0             0.0        
                                                                       
    
    FSM:                   0.0              0.0             0.0        
      FSM-REG:             0.0              0.0             0.0        
      FSM-COMB:            0.0              0.0             0.0        
                                                                       
    
  Register-to-Variable Mappings
    Register                              Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    reg(MAC:io_read(coeffs:rsc.@)).ftd#64        448         Y           Y      reg(MAC:io_read(coeffs:rsc.@)).ftd#64                 
    MAC-13:mul.itm                                30                            MAC-13:mul.itm                                        
                                                                                MAC-17:mul.itm                                        
                                                                                MAC-1:mul.itm                                         
                                                                                MAC-21:mul.itm                                        
                                                                                MAC-5:mul.itm                                         
                                                                                MAC-9:mul.itm                                         
                                                                                MAC:acc#21.itm                                        
                                                                                MAC:acc#3.itm                                         
    MAC-24:mul.itm                                30         Y           Y      MAC-24:mul.itm                                        
                                                                                MAC:acc#18.itm                                        
                                                                                MAC:acc#4.itm                                         
                                                                                MAC:acc.itm                                           
    MAC-25:mul.itm                                30         Y           Y      MAC-25:mul.itm                                        
                                                                                MAC:acc#5.itm                                         
    MAC-28:mul.itm                                30         Y           Y      MAC-28:mul.itm                                        
                                                                                MAC:acc#6.itm                                         
    MAC:acc#10.itm                                30                            MAC:acc#10.itm                                        
                                                                                MAC:acc#12.itm                                        
                                                                                MAC:acc#14.itm                                        
                                                                                MAC:acc#16.itm                                        
                                                                                MAC:acc#8.itm                                         
    MAC:acc#11.itm                                30                            MAC:acc#11.itm                                        
                                                                                MAC:acc#13.itm                                        
                                                                                MAC:acc#15.itm                                        
                                                                                MAC:acc#17.itm                                        
                                                                                MAC:acc#9.itm                                         
                                                                                MAC:acc#7.itm                                         
    MAC:acc#23.itm                                30         Y           Y      MAC:acc#23.itm                                        
                                                                                MAC:acc#25.itm                                        
                                                                                MAC:acc#31.itm                                        
    MAC:acc#26.itm                                30         Y           Y      MAC:acc#26.itm                                        
    MAC:acc#29.itm                                30         Y           Y      MAC:acc#29.itm                                        
    MAC:asn#90.itm                                16                            MAC:asn#90.itm                                        
                                                                                asn.ncse.sva                                          
    out1:rsci.idat                                16         Y           Y      out1:rsci.idat                                        
    reg(MAC:asn#62).cse                           16         Y           Y      reg(MAC:asn#62).cse                                   
    reg(MAC:asn#63).cse                           16         Y           Y      reg(MAC:asn#63).cse                                   
    reg(MAC:asn#64).cse                           16         Y           Y      reg(MAC:asn#64).cse                                   
    reg(MAC:asn#65).cse                           16         Y           Y      reg(MAC:asn#65).cse                                   
    reg(MAC:asn#66).cse                           16         Y           Y      reg(MAC:asn#66).cse                                   
    reg(MAC:asn#67).cse                           16         Y           Y      reg(MAC:asn#67).cse                                   
    reg(MAC:asn#68).cse                           16         Y           Y      reg(MAC:asn#68).cse                                   
    reg(MAC:asn#69).cse                           16         Y           Y      reg(MAC:asn#69).cse                                   
    reg(MAC:asn#70).cse                           16         Y           Y      reg(MAC:asn#70).cse                                   
    reg(MAC:asn#71).cse                           16         Y           Y      reg(MAC:asn#71).cse                                   
    reg(MAC:asn#72).cse                           16         Y           Y      reg(MAC:asn#72).cse                                   
    reg(MAC:asn#73).cse                           16         Y           Y      reg(MAC:asn#73).cse                                   
    reg(MAC:asn#74).cse                           16         Y           Y      reg(MAC:asn#74).cse                                   
    reg(MAC:asn#75).cse                           16         Y           Y      reg(MAC:asn#75).cse                                   
    reg(MAC:asn#76).cse                           16         Y           Y      reg(MAC:asn#76).cse                                   
    reg(MAC:asn#77).cse                           16         Y           Y      reg(MAC:asn#77).cse                                   
    reg(MAC:asn#78).cse                           16         Y           Y      reg(MAC:asn#78).cse                                   
    reg(MAC:asn#79).cse                           16         Y           Y      reg(MAC:asn#79).cse                                   
    reg(MAC:asn#80).cse                           16         Y           Y      reg(MAC:asn#80).cse                                   
    reg(MAC:asn#81).cse                           16         Y           Y      reg(MAC:asn#81).cse                                   
    reg(MAC:asn#82).cse                           16         Y           Y      reg(MAC:asn#82).cse                                   
    reg(MAC:asn#83).cse                           16         Y           Y      reg(MAC:asn#83).cse                                   
    reg(MAC:asn#84).cse                           16         Y           Y      reg(MAC:asn#84).cse                                   
    reg(MAC:asn#85).cse                           16         Y           Y      reg(MAC:asn#85).cse                                   
    reg(MAC:asn#86).cse                           16         Y           Y      reg(MAC:asn#86).cse                                   
    regs(0).sva                                   16         Y           Y      regs(0).sva                                           
    regs(1).sva                                   16         Y           Y      regs(1).sva                                           
    regs(2).sva                                   16         Y           Y      regs(2).sva                                           
    regs(28).sva                                  16         Y           Y      regs(28).sva                                          
    regs(29).sva                                  16         Y           Y      regs(29).sva                                          
    regs(30).sva                                  16         Y           Y      regs(30).sva                                          
    out1:rsc.triosy:obj.ld                         1                            out1:rsc.triosy:obj.ld                                
    reg(in1:rsc.triosy:obj.ld).cse                 1                            reg(in1:rsc.triosy:obj.ld).cse                        
                                                                                                                                      
    Total:                                      1248           1140        1140 (Total Gating Ratio: 0.91, CG Opt Gating Ratio: 0.91) 
    
  Timing Report
    Critical Path
      Max Delay:  10.432948
      Slack:      -0.43294799999999967
      
      Path                                                             Startpoint                                 Endpoint                 Delay   Slack   
      ---------------------------------------------------------------- ------------------------------------------ ------------------------ ------- -------
      1                                                                fir:core/reg(regs(30))                     fir:core/reg(MAC:acc#11) 10.4329 -0.4329 
                                                                                                                                                           
        Instance                                                       Component                                                           Delta   Delay   
        --------                                                       ---------                                                           -----   -----   
        fir:core/reg(regs(30))                                         mgc_reg_pos_16_0_0_1_1_1_1                                          0.0000  0.0000  
        fir:core/regs(30).sva                                                                                                              0.0000  0.0000  
        fir:core/MAC:mux#11                                            mgc_mux_16_1_2                                                      1.3121  1.3121  
        fir:core/MAC:mux#11.itm                                                                                                            0.0000  1.3121  
        fir:core/MAC-2:mul:rg                                          mgc_mul_16_1_16_1_30                                                4.6000  5.9121  
        fir:core/z.out#7                                                                                                                   0.0000  5.9121  
        fir:core/MAC:acc#17                                            mgc_addc_30_0_30_0_30                                               2.5484  8.4605  
        fir:core/MAC:acc#17.itm                                                                                                            0.0000  8.4605  
        fir:core/MAC:mux1h#5                                           mgc_mux1hot_30_6                                                    1.9724  10.4329 
        fir:core/MAC:mux1h#5.itm                                                                                                           0.0000  10.4329 
        fir:core/reg(MAC:acc#11)                                       mgc_reg_pos_30_0_0_1_1_0_0                                          0.0000  10.4329 
                                                                                                                                                           
      2                                                                fir:core/reg(MAC:asn#74)                   fir:core/reg(MAC:acc#11) 10.4329 -0.4329 
                                                                                                                                                           
        Instance                                                       Component                                                           Delta   Delay   
        --------                                                       ---------                                                           -----   -----   
        fir:core/reg(MAC:asn#74)                                       mgc_reg_pos_16_0_0_1_1_1_1                                          0.0000  0.0000  
        fir:core/reg(MAC:asn#74).cse                                                                                                       0.0000  0.0000  
        fir:core/MAC:mux#23                                            mgc_mux_16_1_2                                                      1.3121  1.3121  
        fir:core/MAC:mux#23.itm                                                                                                            0.0000  1.3121  
        fir:core/MAC-10:mul:rg                                         mgc_mul_16_1_16_1_30                                                4.6000  5.9121  
        fir:core/z.out#13                                                                                                                  0.0000  5.9121  
        fir:core/MAC:acc#13                                            mgc_addc_30_0_30_0_30                                               2.5484  8.4605  
        fir:core/MAC:acc#13.itm                                                                                                            0.0000  8.4605  
        fir:core/MAC:mux1h#5                                           mgc_mux1hot_30_6                                                    1.9724  10.4329 
        fir:core/MAC:mux1h#5.itm                                                                                                           0.0000  10.4329 
        fir:core/reg(MAC:acc#11)                                       mgc_reg_pos_30_0_0_1_1_0_0                                          0.0000  10.4329 
                                                                                                                                                           
      3                                                                fir:core/fir:core_core:fsm:inst            fir:core/reg(MAC:acc#11) 10.4329 -0.4329 
                                                                                                                                                           
        Instance                                                       Component                                                           Delta   Delay   
        --------                                                       ---------                                                           -----   -----   
        fir:core/fir:core_core:fsm:inst                                fir:core_core:fsm                                                   0.0000  0.0000  
        fir:core/fsm_output                                                                                                                0.0000  0.0000  
        fir:core/slc(fsm_output)(2)#8                                                                                                      0.0000  0.0000  
        fir:core/slc(fsm_output)(2)#8.itm                                                                                                  0.0000  0.0000  
        fir:core/MAC:mux#11                                            mgc_mux_16_1_2                                                      1.3121  1.3121  
        fir:core/MAC:mux#11.itm                                                                                                            0.0000  1.3121  
        fir:core/MAC-2:mul:rg                                          mgc_mul_16_1_16_1_30                                                4.6000  5.9121  
        fir:core/z.out#7                                                                                                                   0.0000  5.9121  
        fir:core/MAC:acc#17                                            mgc_addc_30_0_30_0_30                                               2.5484  8.4605  
        fir:core/MAC:acc#17.itm                                                                                                            0.0000  8.4605  
        fir:core/MAC:mux1h#5                                           mgc_mux1hot_30_6                                                    1.9724  10.4329 
        fir:core/MAC:mux1h#5.itm                                                                                                           0.0000  10.4329 
        fir:core/reg(MAC:acc#11)                                       mgc_reg_pos_30_0_0_1_1_0_0                                          0.0000  10.4329 
                                                                                                                                                           
      4                                                                fir:core/reg(regs(1))                      fir:core/reg(MAC:acc#11) 10.4329 -0.4329 
                                                                                                                                                           
        Instance                                                       Component                                                           Delta   Delay   
        --------                                                       ---------                                                           -----   -----   
        fir:core/reg(regs(1))                                          mgc_reg_pos_16_0_0_1_1_1_1                                          0.0000  0.0000  
        fir:core/regs(1).sva                                                                                                               0.0000  0.0000  
        fir:core/MAC:mux#11                                            mgc_mux_16_1_2                                                      1.3121  1.3121  
        fir:core/MAC:mux#11.itm                                                                                                            0.0000  1.3121  
        fir:core/MAC-2:mul:rg                                          mgc_mul_16_1_16_1_30                                                4.6000  5.9121  
        fir:core/z.out#7                                                                                                                   0.0000  5.9121  
        fir:core/MAC:acc#17                                            mgc_addc_30_0_30_0_30                                               2.5484  8.4605  
        fir:core/MAC:acc#17.itm                                                                                                            0.0000  8.4605  
        fir:core/MAC:mux1h#5                                           mgc_mux1hot_30_6                                                    1.9724  10.4329 
        fir:core/MAC:mux1h#5.itm                                                                                                           0.0000  10.4329 
        fir:core/reg(MAC:acc#11)                                       mgc_reg_pos_30_0_0_1_1_0_0                                          0.0000  10.4329 
                                                                                                                                                           
      5                                                                fir:core/reg(MAC:asn#68)                   fir:core/reg(MAC:acc#11) 10.4329 -0.4329 
                                                                                                                                                           
        Instance                                                       Component                                                           Delta   Delay   
        --------                                                       ---------                                                           -----   -----   
        fir:core/reg(MAC:asn#68)                                       mgc_reg_pos_16_0_0_1_1_1_1                                          0.0000  0.0000  
        fir:core/reg(MAC:asn#68).cse                                                                                                       0.0000  0.0000  
        fir:core/MAC:mux#23                                            mgc_mux_16_1_2                                                      1.3121  1.3121  
        fir:core/MAC:mux#23.itm                                                                                                            0.0000  1.3121  
        fir:core/MAC-10:mul:rg                                         mgc_mul_16_1_16_1_30                                                4.6000  5.9121  
        fir:core/z.out#13                                                                                                                  0.0000  5.9121  
        fir:core/MAC:acc#13                                            mgc_addc_30_0_30_0_30                                               2.5484  8.4605  
        fir:core/MAC:acc#13.itm                                                                                                            0.0000  8.4605  
        fir:core/MAC:mux1h#5                                           mgc_mux1hot_30_6                                                    1.9724  10.4329 
        fir:core/MAC:mux1h#5.itm                                                                                                           0.0000  10.4329 
        fir:core/reg(MAC:acc#11)                                       mgc_reg_pos_30_0_0_1_1_0_0                                          0.0000  10.4329 
                                                                                                                                                           
      6                                                                fir:core/fir:core_core:fsm:inst            fir:core/reg(MAC:acc#11) 10.4329 -0.4329 
                                                                                                                                                           
        Instance                                                       Component                                                           Delta   Delay   
        --------                                                       ---------                                                           -----   -----   
        fir:core/fir:core_core:fsm:inst                                fir:core_core:fsm                                                   0.0000  0.0000  
        fir:core/fsm_output                                                                                                                0.0000  0.0000  
        fir:core/slc(fsm_output)(4)#9                                                                                                      0.0000  0.0000  
        fir:core/slc(fsm_output)(4)#9.itm                                                                                                  0.0000  0.0000  
        fir:core/MAC:mux#23                                            mgc_mux_16_1_2                                                      1.3121  1.3121  
        fir:core/MAC:mux#23.itm                                                                                                            0.0000  1.3121  
        fir:core/MAC-10:mul:rg                                         mgc_mul_16_1_16_1_30                                                4.6000  5.9121  
        fir:core/z.out#13                                                                                                                  0.0000  5.9121  
        fir:core/MAC:acc#13                                            mgc_addc_30_0_30_0_30                                               2.5484  8.4605  
        fir:core/MAC:acc#13.itm                                                                                                            0.0000  8.4605  
        fir:core/MAC:mux1h#5                                           mgc_mux1hot_30_6                                                    1.9724  10.4329 
        fir:core/MAC:mux1h#5.itm                                                                                                           0.0000  10.4329 
        fir:core/reg(MAC:acc#11)                                       mgc_reg_pos_30_0_0_1_1_0_0                                          0.0000  10.4329 
                                                                                                                                                           
      7                                                                fir:core/coeffs:rsc.z                      fir:core/reg(MAC:acc#11) 10.4329 -0.4329 
                                                                                                                                                           
        Instance                                                       Component                                                           Delta   Delay   
        --------                                                       ---------                                                           -----   -----   
        fir:core/coeffs:rsc.z                                                                                                              0.0000  0.0000  
        fir:core/coeffs:rsci                                           mgc_in_wire_v2_1_512                                                0.0000  0.0000  
        fir:core/coeffs:rsci.d                                                                                                             0.0000  0.0000  
        fir:core/coeffs:slc(coeffs:rsci.d)(495-480)                                                                                        0.0000  0.0000  
        fir:core/coeffs:slc(coeffs:rsci.d)(495-480).itm                                                                                    0.0000  0.0000  
        fir:core/MAC:mux#12                                            mgc_mux_16_1_2                                                      1.3121  1.3121  
        fir:core/MAC:mux#12.itm                                                                                                            0.0000  1.3121  
        fir:core/MAC-2:mul:rg                                          mgc_mul_16_1_16_1_30                                                4.6000  5.9121  
        fir:core/z.out#7                                                                                                                   0.0000  5.9121  
        fir:core/MAC:acc#17                                            mgc_addc_30_0_30_0_30                                               2.5484  8.4605  
        fir:core/MAC:acc#17.itm                                                                                                            0.0000  8.4605  
        fir:core/MAC:mux1h#5                                           mgc_mux1hot_30_6                                                    1.9724  10.4329 
        fir:core/MAC:mux1h#5.itm                                                                                                           0.0000  10.4329 
        fir:core/reg(MAC:acc#11)                                       mgc_reg_pos_30_0_0_1_1_0_0                                          0.0000  10.4329 
                                                                                                                                                           
      8                                                                fir:core/reg(MAC:asn#64)                   fir:core/reg(MAC:acc#11) 10.4329 -0.4329 
                                                                                                                                                           
        Instance                                                       Component                                                           Delta   Delay   
        --------                                                       ---------                                                           -----   -----   
        fir:core/reg(MAC:asn#64)                                       mgc_reg_pos_16_0_0_1_1_1_1                                          0.0000  0.0000  
        fir:core/reg(MAC:asn#64).cse                                                                                                       0.0000  0.0000  
        fir:core/MAC:mux#5                                             mgc_mux_16_1_2                                                      1.3121  1.3121  
        fir:core/MAC:mux#5.itm                                                                                                             0.0000  1.3121  
        fir:core/MAC-22:mul:rg                                         mgc_mul_16_1_16_1_30                                                4.6000  5.9121  
        fir:core/z.out#4                                                                                                                   0.0000  5.9121  
        fir:core/MAC:acc#15                                            mgc_addc_30_0_30_0_30                                               2.5484  8.4605  
        fir:core/MAC:acc#15.itm                                                                                                            0.0000  8.4605  
        fir:core/MAC:mux1h#5                                           mgc_mux1hot_30_6                                                    1.9724  10.4329 
        fir:core/MAC:mux1h#5.itm                                                                                                           0.0000  10.4329 
        fir:core/reg(MAC:acc#11)                                       mgc_reg_pos_30_0_0_1_1_0_0                                          0.0000  10.4329 
                                                                                                                                                           
      9                                                                fir:core/fir:core_core:fsm:inst            fir:core/reg(MAC:acc#11) 10.4329 -0.4329 
                                                                                                                                                           
        Instance                                                       Component                                                           Delta   Delay   
        --------                                                       ---------                                                           -----   -----   
        fir:core/fir:core_core:fsm:inst                                fir:core_core:fsm                                                   0.0000  0.0000  
        fir:core/fsm_output                                                                                                                0.0000  0.0000  
        fir:core/slc(fsm_output)(2)#3                                                                                                      0.0000  0.0000  
        fir:core/slc(fsm_output)(2)#3.itm                                                                                                  0.0000  0.0000  
        fir:core/MAC:mux#12                                            mgc_mux_16_1_2                                                      1.3121  1.3121  
        fir:core/MAC:mux#12.itm                                                                                                            0.0000  1.3121  
        fir:core/MAC-2:mul:rg                                          mgc_mul_16_1_16_1_30                                                4.6000  5.9121  
        fir:core/z.out#7                                                                                                                   0.0000  5.9121  
        fir:core/MAC:acc#17                                            mgc_addc_30_0_30_0_30                                               2.5484  8.4605  
        fir:core/MAC:acc#17.itm                                                                                                            0.0000  8.4605  
        fir:core/MAC:mux1h#5                                           mgc_mux1hot_30_6                                                    1.9724  10.4329 
        fir:core/MAC:mux1h#5.itm                                                                                                           0.0000  10.4329 
        fir:core/reg(MAC:acc#11)                                       mgc_reg_pos_30_0_0_1_1_0_0                                          0.0000  10.4329 
                                                                                                                                                           
      10                                                               fir:core/reg(MAC:io_read(coeffs:rsc.@))#64 fir:core/reg(MAC:acc#11) 10.4329 -0.4329 
                                                                                                                                                           
        Instance                                                       Component                                                           Delta   Delay   
        --------                                                       ---------                                                           -----   -----   
        fir:core/reg(MAC:io_read(coeffs:rsc.@))#64                     mgc_reg_pos_448_0_0_1_1_1_1                                         0.0000  0.0000  
        fir:core/reg(MAC:io_read(coeffs:rsc.@)).ftd#64                                                                                     0.0000  0.0000  
        fir:core/MAC:slc(MAC:io_read(coeffs:rsc.@).cse.sva)(31-16)                                                                         0.0000  0.0000  
        fir:core/MAC:slc(MAC:io_read(coeffs:rsc.@).cse.sva)(31-16).itm                                                                     0.0000  0.0000  
        fir:core/MAC:mux#12                                            mgc_mux_16_1_2                                                      1.3121  1.3121  
        fir:core/MAC:mux#12.itm                                                                                                            0.0000  1.3121  
        fir:core/MAC-2:mul:rg                                          mgc_mul_16_1_16_1_30                                                4.6000  5.9121  
        fir:core/z.out#7                                                                                                                   0.0000  5.9121  
        fir:core/MAC:acc#17                                            mgc_addc_30_0_30_0_30                                               2.5484  8.4605  
        fir:core/MAC:acc#17.itm                                                                                                            0.0000  8.4605  
        fir:core/MAC:mux1h#5                                           mgc_mux1hot_30_6                                                    1.9724  10.4329 
        fir:core/MAC:mux1h#5.itm                                                                                                           0.0000  10.4329 
        fir:core/reg(MAC:acc#11)                                       mgc_reg_pos_30_0_0_1_1_0_0                                          0.0000  10.4329 
                                                                                                                                                           
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                   Port                                   Slack (Delay) Messages                
      ------------------------------------------ ------------------------------------ ------- ------- -----------------------
      fir:core/reg(out1:rsci.idat)               MAC:slc(z.out)(29-14).itm             3.5910  6.4090                         
      fir:core/reg(MAC:asn#85)                   reg(MAC:asn#84).cse                   0.2274  9.7726                         
      fir:core/reg(MAC:asn#84)                   reg(MAC:asn#83).cse                  -0.3047 10.3047 (clock period exceeded) 
      fir:core/reg(MAC:asn#81)                   reg(MAC:asn#80).cse                  -0.4329 10.4329 (clock period exceeded) 
      fir:core/reg(MAC:asn#80)                   reg(MAC:asn#79).cse                   1.7117  8.2883                         
      fir:core/reg(MAC:asn#79)                   reg(MAC:asn#78).cse                   1.0074  8.9926                         
      fir:core/reg(MAC:asn#77)                   reg(MAC:asn#76).cse                  -0.4329 10.4329 (clock period exceeded) 
      fir:core/reg(MAC:asn#78)                   reg(MAC:asn#77).cse                   1.0074  8.9926                         
      fir:core/reg(MAC:asn#76)                   reg(MAC:asn#75).cse                   1.7117  8.2883                         
      fir:core/reg(MAC:asn#75)                   reg(MAC:asn#74).cse                  -0.4329 10.4329 (clock period exceeded) 
      fir:core/reg(MAC:asn#73)                   reg(MAC:asn#72).cse                  -0.4329 10.4329 (clock period exceeded) 
      fir:core/reg(MAC:asn#74)                   reg(MAC:asn#73).cse                  -0.3047 10.3047 (clock period exceeded) 
      fir:core/reg(MAC:asn#72)                   reg(MAC:asn#71).cse                   0.2274  9.7726                         
      fir:core/reg(MAC:asn#71)                   reg(MAC:asn#70).cse                  -0.3047 10.3047 (clock period exceeded) 
      fir:core/reg(MAC:asn#69)                   reg(MAC:asn#68).cse                  -0.4329 10.4329 (clock period exceeded) 
      fir:core/reg(MAC:asn#70)                   reg(MAC:asn#69).cse                  -0.4329 10.4329 (clock period exceeded) 
      fir:core/reg(MAC:asn#68)                   reg(MAC:asn#67).cse                   1.7117  8.2883                         
      fir:core/reg(MAC:asn#67)                   reg(MAC:asn#66).cse                  -0.3047 10.3047 (clock period exceeded) 
      fir:core/reg(MAC:asn#65)                   reg(MAC:asn#64).cse                  -0.4329 10.4329 (clock period exceeded) 
      fir:core/reg(MAC:asn#66)                   reg(MAC:asn#65).cse                  -0.3047 10.3047 (clock period exceeded) 
      fir:core/reg(MAC:asn#64)                   reg(MAC:asn#63).cse                   1.7117  8.2883                         
      fir:core/reg(MAC:asn#63)                   reg(MAC:asn#62).cse                  -0.3047 10.3047 (clock period exceeded) 
      fir:core/reg(regs(2))                      regs(1).sva                          -0.4329 10.4329 (clock period exceeded) 
      fir:core/reg(MAC:asn#62)                   regs(2).sva                          -0.3047 10.3047 (clock period exceeded) 
      fir:core/reg(regs(1))                      regs(0).sva                          10.0000  0.0000                         
      fir:core/reg(MAC:asn#86)                   reg(MAC:asn#85).cse                  -0.3047 10.3047 (clock period exceeded) 
      fir:core/reg(MAC:asn#83)                   reg(MAC:asn#82).cse                   1.7117  8.2883                         
      fir:core/reg(MAC:asn#82)                   reg(MAC:asn#81).cse                  -0.3047 10.3047 (clock period exceeded) 
      fir:core/reg(out1:rsc.triosy:obj.ld)       slc(fsm_output)(9).itm               10.0000  0.0000                         
      fir:core/reg(in1:rsc.triosy:obj.ld)        slc(fsm_output)(0)#3.itm             10.0000  0.0000                         
      fir:core/reg(regs(0))                      MAC:asn#90.itm                        1.1644  8.8356                         
      fir:core/reg(MAC:asn#90)                   in1:mux.itm                           8.6879  1.3121                         
      fir:core/reg(regs(30))                     regs(29).sva                          1.0074  8.9926                         
      fir:core/reg(regs(29))                     regs(28).sva                          1.0074  8.9926                         
      fir:core/reg(regs(28))                     reg(MAC:asn#86).cse                  -0.3047 10.3047 (clock period exceeded) 
      fir:core/reg(MAC-13:mul)                   MAC:mux1h.itm                         1.0074  8.9926                         
      fir:core/reg(MAC-24:mul)                   MAC:mux1h#1.itm                      -0.1477 10.1477 (clock period exceeded) 
      fir:core/reg(MAC:acc#26)                   z.out#1                              -0.4329 10.4329 (clock period exceeded) 
      fir:core/reg(MAC-28:mul)                   MAC:MAC:mux.itm                       0.2274  9.7726                         
      fir:core/reg(MAC-25:mul)                   MAC:MAC:mux#1.itm                     0.2274  9.7726                         
      fir:core/reg(MAC:acc#10)                   MAC:mux1h#4.itm                      -0.3047 10.3047 (clock period exceeded) 
      fir:core/reg(MAC:acc#11)                   MAC:mux1h#5.itm                      -0.4329 10.4329 (clock period exceeded) 
      fir:core/reg(MAC:acc#23)                   MAC:MAC:mux#2.itm                    -0.2695 10.2695 (clock period exceeded) 
      fir:core/reg(MAC:acc#29)                   z.out                                -0.2695 10.2695 (clock period exceeded) 
      fir:core/reg(MAC:io_read(coeffs:rsc.@))#64 coeffs:slc(coeffs:rsci.d)(447-0).itm 10.0000  0.0000                         
      fir                                        coeffs:rsc.triosy.lz                 10.0000  0.0000                         
      fir                                        in1:rsc.triosy.lz                    10.0000  0.0000                         
      fir                                        out1:rsc.dat                         10.0000  0.0000                         
      fir                                        out1:rsc.triosy.lz                   10.0000  0.0000                         
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   30    24 
    mul                          
    -                   30    17 
    mux                          
    -                   30     5 
    -                   16    22 
    mux1h                        
    -                   30     4 
    -                   16     2 
    or                           
    -                    1     5 
    read_port                    
    -                  512     1 
    -                   16     1 
    read_sync                    
    -                    0     3 
    reg                          
    -                  448     1 
    -                   30     9 
    -                   16    33 
    -                    1     2 
    write_port                   
    -                    0     1 
    
  End of Report
