Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Dec  4 16:58:38 2024
| Host         : Precision-Tower-5810 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file ../../Logs/Syn_Report/RocketChip_timing_synth.rpt
| Design       : RocketTile
| Device       : xa7s6-cpga196
| Speed File   : -2I  PRODUCTION 1.16 2018-06-13
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (128)
6. checking no_output_delay (227)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (128)
--------------------------------
 There are 128 input ports with no input delay specified. (HIGH)

auto_buffer_out_a_ready
auto_buffer_out_b_bits_address[0]
auto_buffer_out_b_bits_address[10]
auto_buffer_out_b_bits_address[11]
auto_buffer_out_b_bits_address[12]
auto_buffer_out_b_bits_address[13]
auto_buffer_out_b_bits_address[14]
auto_buffer_out_b_bits_address[15]
auto_buffer_out_b_bits_address[16]
auto_buffer_out_b_bits_address[17]
auto_buffer_out_b_bits_address[18]
auto_buffer_out_b_bits_address[19]
auto_buffer_out_b_bits_address[1]
auto_buffer_out_b_bits_address[20]
auto_buffer_out_b_bits_address[21]
auto_buffer_out_b_bits_address[22]
auto_buffer_out_b_bits_address[23]
auto_buffer_out_b_bits_address[24]
auto_buffer_out_b_bits_address[25]
auto_buffer_out_b_bits_address[26]
auto_buffer_out_b_bits_address[27]
auto_buffer_out_b_bits_address[28]
auto_buffer_out_b_bits_address[29]
auto_buffer_out_b_bits_address[2]
auto_buffer_out_b_bits_address[30]
auto_buffer_out_b_bits_address[31]
auto_buffer_out_b_bits_address[3]
auto_buffer_out_b_bits_address[4]
auto_buffer_out_b_bits_address[5]
auto_buffer_out_b_bits_address[6]
auto_buffer_out_b_bits_address[7]
auto_buffer_out_b_bits_address[8]
auto_buffer_out_b_bits_address[9]
auto_buffer_out_b_bits_param[0]
auto_buffer_out_b_bits_param[1]
auto_buffer_out_b_bits_size[0]
auto_buffer_out_b_bits_size[1]
auto_buffer_out_b_bits_size[2]
auto_buffer_out_b_bits_size[3]
auto_buffer_out_b_bits_source[0]
auto_buffer_out_b_bits_source[1]
auto_buffer_out_b_valid
auto_buffer_out_c_ready
auto_buffer_out_d_bits_corrupt
auto_buffer_out_d_bits_data[0]
auto_buffer_out_d_bits_data[10]
auto_buffer_out_d_bits_data[11]
auto_buffer_out_d_bits_data[12]
auto_buffer_out_d_bits_data[13]
auto_buffer_out_d_bits_data[14]
auto_buffer_out_d_bits_data[15]
auto_buffer_out_d_bits_data[16]
auto_buffer_out_d_bits_data[17]
auto_buffer_out_d_bits_data[18]
auto_buffer_out_d_bits_data[19]
auto_buffer_out_d_bits_data[1]
auto_buffer_out_d_bits_data[20]
auto_buffer_out_d_bits_data[21]
auto_buffer_out_d_bits_data[22]
auto_buffer_out_d_bits_data[23]
auto_buffer_out_d_bits_data[24]
auto_buffer_out_d_bits_data[25]
auto_buffer_out_d_bits_data[26]
auto_buffer_out_d_bits_data[27]
auto_buffer_out_d_bits_data[28]
auto_buffer_out_d_bits_data[29]
auto_buffer_out_d_bits_data[2]
auto_buffer_out_d_bits_data[30]
auto_buffer_out_d_bits_data[31]
auto_buffer_out_d_bits_data[32]
auto_buffer_out_d_bits_data[33]
auto_buffer_out_d_bits_data[34]
auto_buffer_out_d_bits_data[35]
auto_buffer_out_d_bits_data[36]
auto_buffer_out_d_bits_data[37]
auto_buffer_out_d_bits_data[38]
auto_buffer_out_d_bits_data[39]
auto_buffer_out_d_bits_data[3]
auto_buffer_out_d_bits_data[40]
auto_buffer_out_d_bits_data[41]
auto_buffer_out_d_bits_data[42]
auto_buffer_out_d_bits_data[43]
auto_buffer_out_d_bits_data[44]
auto_buffer_out_d_bits_data[45]
auto_buffer_out_d_bits_data[46]
auto_buffer_out_d_bits_data[47]
auto_buffer_out_d_bits_data[48]
auto_buffer_out_d_bits_data[49]
auto_buffer_out_d_bits_data[4]
auto_buffer_out_d_bits_data[50]
auto_buffer_out_d_bits_data[51]
auto_buffer_out_d_bits_data[52]
auto_buffer_out_d_bits_data[53]
auto_buffer_out_d_bits_data[54]
auto_buffer_out_d_bits_data[55]
auto_buffer_out_d_bits_data[56]
auto_buffer_out_d_bits_data[57]
auto_buffer_out_d_bits_data[58]
auto_buffer_out_d_bits_data[59]
auto_buffer_out_d_bits_data[5]
auto_buffer_out_d_bits_data[60]
auto_buffer_out_d_bits_data[61]
auto_buffer_out_d_bits_data[62]
auto_buffer_out_d_bits_data[63]
auto_buffer_out_d_bits_data[6]
auto_buffer_out_d_bits_data[7]
auto_buffer_out_d_bits_data[8]
auto_buffer_out_d_bits_data[9]
auto_buffer_out_d_bits_denied
auto_buffer_out_d_bits_opcode[0]
auto_buffer_out_d_bits_opcode[1]
auto_buffer_out_d_bits_opcode[2]
auto_buffer_out_d_bits_param[0]
auto_buffer_out_d_bits_param[1]
auto_buffer_out_d_bits_size[0]
auto_buffer_out_d_bits_size[1]
auto_buffer_out_d_bits_size[2]
auto_buffer_out_d_bits_size[3]
auto_buffer_out_d_bits_source[0]
auto_buffer_out_d_bits_source[1]
auto_buffer_out_d_valid
auto_buffer_out_e_ready
auto_hartid_in
auto_int_local_in_0_0
auto_int_local_in_1_0
auto_int_local_in_1_1
auto_int_local_in_2_0
reset

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (227)
---------------------------------
 There are 227 ports with no output delay specified. (HIGH)

auto_buffer_out_a_bits_address[0]
auto_buffer_out_a_bits_address[10]
auto_buffer_out_a_bits_address[11]
auto_buffer_out_a_bits_address[12]
auto_buffer_out_a_bits_address[13]
auto_buffer_out_a_bits_address[14]
auto_buffer_out_a_bits_address[15]
auto_buffer_out_a_bits_address[16]
auto_buffer_out_a_bits_address[17]
auto_buffer_out_a_bits_address[18]
auto_buffer_out_a_bits_address[19]
auto_buffer_out_a_bits_address[1]
auto_buffer_out_a_bits_address[20]
auto_buffer_out_a_bits_address[21]
auto_buffer_out_a_bits_address[22]
auto_buffer_out_a_bits_address[23]
auto_buffer_out_a_bits_address[24]
auto_buffer_out_a_bits_address[25]
auto_buffer_out_a_bits_address[26]
auto_buffer_out_a_bits_address[27]
auto_buffer_out_a_bits_address[28]
auto_buffer_out_a_bits_address[29]
auto_buffer_out_a_bits_address[2]
auto_buffer_out_a_bits_address[30]
auto_buffer_out_a_bits_address[31]
auto_buffer_out_a_bits_address[3]
auto_buffer_out_a_bits_address[4]
auto_buffer_out_a_bits_address[5]
auto_buffer_out_a_bits_address[6]
auto_buffer_out_a_bits_address[7]
auto_buffer_out_a_bits_address[8]
auto_buffer_out_a_bits_address[9]
auto_buffer_out_a_bits_data[0]
auto_buffer_out_a_bits_data[10]
auto_buffer_out_a_bits_data[11]
auto_buffer_out_a_bits_data[12]
auto_buffer_out_a_bits_data[13]
auto_buffer_out_a_bits_data[14]
auto_buffer_out_a_bits_data[15]
auto_buffer_out_a_bits_data[16]
auto_buffer_out_a_bits_data[17]
auto_buffer_out_a_bits_data[18]
auto_buffer_out_a_bits_data[19]
auto_buffer_out_a_bits_data[1]
auto_buffer_out_a_bits_data[20]
auto_buffer_out_a_bits_data[21]
auto_buffer_out_a_bits_data[22]
auto_buffer_out_a_bits_data[23]
auto_buffer_out_a_bits_data[24]
auto_buffer_out_a_bits_data[25]
auto_buffer_out_a_bits_data[26]
auto_buffer_out_a_bits_data[27]
auto_buffer_out_a_bits_data[28]
auto_buffer_out_a_bits_data[29]
auto_buffer_out_a_bits_data[2]
auto_buffer_out_a_bits_data[30]
auto_buffer_out_a_bits_data[31]
auto_buffer_out_a_bits_data[32]
auto_buffer_out_a_bits_data[33]
auto_buffer_out_a_bits_data[34]
auto_buffer_out_a_bits_data[35]
auto_buffer_out_a_bits_data[36]
auto_buffer_out_a_bits_data[37]
auto_buffer_out_a_bits_data[38]
auto_buffer_out_a_bits_data[39]
auto_buffer_out_a_bits_data[3]
auto_buffer_out_a_bits_data[40]
auto_buffer_out_a_bits_data[41]
auto_buffer_out_a_bits_data[42]
auto_buffer_out_a_bits_data[43]
auto_buffer_out_a_bits_data[44]
auto_buffer_out_a_bits_data[45]
auto_buffer_out_a_bits_data[46]
auto_buffer_out_a_bits_data[47]
auto_buffer_out_a_bits_data[48]
auto_buffer_out_a_bits_data[49]
auto_buffer_out_a_bits_data[4]
auto_buffer_out_a_bits_data[50]
auto_buffer_out_a_bits_data[51]
auto_buffer_out_a_bits_data[52]
auto_buffer_out_a_bits_data[53]
auto_buffer_out_a_bits_data[54]
auto_buffer_out_a_bits_data[55]
auto_buffer_out_a_bits_data[56]
auto_buffer_out_a_bits_data[57]
auto_buffer_out_a_bits_data[58]
auto_buffer_out_a_bits_data[59]
auto_buffer_out_a_bits_data[5]
auto_buffer_out_a_bits_data[60]
auto_buffer_out_a_bits_data[61]
auto_buffer_out_a_bits_data[62]
auto_buffer_out_a_bits_data[63]
auto_buffer_out_a_bits_data[6]
auto_buffer_out_a_bits_data[7]
auto_buffer_out_a_bits_data[8]
auto_buffer_out_a_bits_data[9]
auto_buffer_out_a_bits_mask[0]
auto_buffer_out_a_bits_mask[1]
auto_buffer_out_a_bits_mask[2]
auto_buffer_out_a_bits_mask[3]
auto_buffer_out_a_bits_mask[4]
auto_buffer_out_a_bits_mask[5]
auto_buffer_out_a_bits_mask[6]
auto_buffer_out_a_bits_mask[7]
auto_buffer_out_a_bits_opcode[0]
auto_buffer_out_a_bits_opcode[1]
auto_buffer_out_a_bits_opcode[2]
auto_buffer_out_a_bits_param[0]
auto_buffer_out_a_bits_param[1]
auto_buffer_out_a_bits_param[2]
auto_buffer_out_a_bits_size[0]
auto_buffer_out_a_bits_size[1]
auto_buffer_out_a_bits_size[2]
auto_buffer_out_a_bits_source[0]
auto_buffer_out_a_bits_source[1]
auto_buffer_out_a_valid
auto_buffer_out_b_ready
auto_buffer_out_c_bits_address[0]
auto_buffer_out_c_bits_address[10]
auto_buffer_out_c_bits_address[11]
auto_buffer_out_c_bits_address[12]
auto_buffer_out_c_bits_address[13]
auto_buffer_out_c_bits_address[14]
auto_buffer_out_c_bits_address[15]
auto_buffer_out_c_bits_address[16]
auto_buffer_out_c_bits_address[17]
auto_buffer_out_c_bits_address[18]
auto_buffer_out_c_bits_address[19]
auto_buffer_out_c_bits_address[1]
auto_buffer_out_c_bits_address[20]
auto_buffer_out_c_bits_address[21]
auto_buffer_out_c_bits_address[22]
auto_buffer_out_c_bits_address[23]
auto_buffer_out_c_bits_address[24]
auto_buffer_out_c_bits_address[25]
auto_buffer_out_c_bits_address[26]
auto_buffer_out_c_bits_address[27]
auto_buffer_out_c_bits_address[28]
auto_buffer_out_c_bits_address[29]
auto_buffer_out_c_bits_address[2]
auto_buffer_out_c_bits_address[30]
auto_buffer_out_c_bits_address[31]
auto_buffer_out_c_bits_address[3]
auto_buffer_out_c_bits_address[4]
auto_buffer_out_c_bits_address[5]
auto_buffer_out_c_bits_address[6]
auto_buffer_out_c_bits_address[7]
auto_buffer_out_c_bits_address[8]
auto_buffer_out_c_bits_address[9]
auto_buffer_out_c_bits_data[0]
auto_buffer_out_c_bits_data[10]
auto_buffer_out_c_bits_data[11]
auto_buffer_out_c_bits_data[12]
auto_buffer_out_c_bits_data[13]
auto_buffer_out_c_bits_data[14]
auto_buffer_out_c_bits_data[15]
auto_buffer_out_c_bits_data[16]
auto_buffer_out_c_bits_data[17]
auto_buffer_out_c_bits_data[18]
auto_buffer_out_c_bits_data[19]
auto_buffer_out_c_bits_data[1]
auto_buffer_out_c_bits_data[20]
auto_buffer_out_c_bits_data[21]
auto_buffer_out_c_bits_data[22]
auto_buffer_out_c_bits_data[23]
auto_buffer_out_c_bits_data[24]
auto_buffer_out_c_bits_data[25]
auto_buffer_out_c_bits_data[26]
auto_buffer_out_c_bits_data[27]
auto_buffer_out_c_bits_data[28]
auto_buffer_out_c_bits_data[29]
auto_buffer_out_c_bits_data[2]
auto_buffer_out_c_bits_data[30]
auto_buffer_out_c_bits_data[31]
auto_buffer_out_c_bits_data[32]
auto_buffer_out_c_bits_data[33]
auto_buffer_out_c_bits_data[34]
auto_buffer_out_c_bits_data[35]
auto_buffer_out_c_bits_data[36]
auto_buffer_out_c_bits_data[37]
auto_buffer_out_c_bits_data[38]
auto_buffer_out_c_bits_data[39]
auto_buffer_out_c_bits_data[3]
auto_buffer_out_c_bits_data[40]
auto_buffer_out_c_bits_data[41]
auto_buffer_out_c_bits_data[42]
auto_buffer_out_c_bits_data[43]
auto_buffer_out_c_bits_data[44]
auto_buffer_out_c_bits_data[45]
auto_buffer_out_c_bits_data[46]
auto_buffer_out_c_bits_data[47]
auto_buffer_out_c_bits_data[48]
auto_buffer_out_c_bits_data[49]
auto_buffer_out_c_bits_data[4]
auto_buffer_out_c_bits_data[50]
auto_buffer_out_c_bits_data[51]
auto_buffer_out_c_bits_data[52]
auto_buffer_out_c_bits_data[53]
auto_buffer_out_c_bits_data[54]
auto_buffer_out_c_bits_data[55]
auto_buffer_out_c_bits_data[56]
auto_buffer_out_c_bits_data[57]
auto_buffer_out_c_bits_data[58]
auto_buffer_out_c_bits_data[59]
auto_buffer_out_c_bits_data[5]
auto_buffer_out_c_bits_data[60]
auto_buffer_out_c_bits_data[61]
auto_buffer_out_c_bits_data[62]
auto_buffer_out_c_bits_data[63]
auto_buffer_out_c_bits_data[6]
auto_buffer_out_c_bits_data[7]
auto_buffer_out_c_bits_data[8]
auto_buffer_out_c_bits_data[9]
auto_buffer_out_c_bits_opcode[0]
auto_buffer_out_c_bits_opcode[1]
auto_buffer_out_c_bits_param[0]
auto_buffer_out_c_bits_param[1]
auto_buffer_out_c_bits_param[2]
auto_buffer_out_c_bits_size[0]
auto_buffer_out_c_bits_size[1]
auto_buffer_out_c_bits_size[2]
auto_buffer_out_c_bits_size[3]
auto_buffer_out_c_bits_source[0]
auto_buffer_out_c_valid
auto_buffer_out_d_ready
auto_buffer_out_e_valid
auto_wfi_out_0

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.939        0.000                      0                 8028        0.131        0.000                      0                 8028        8.870        0.000                       0                  3043  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               7.939        0.000                      0                 8028        0.131        0.000                      0                 8028        8.870        0.000                       0                  3043  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        7.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.939ns  (required time - arrival time)
  Source:                 core/div/_prod_T_40__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/div/remainder_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.910ns  (logic 9.747ns (81.842%)  route 2.163ns (18.158%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns = ( 21.846 - 20.000 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.493    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.574 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.584     2.158    core/div/clock_IBUF_BUFG
                         DSP48E1                                      r  core/div/_prod_T_40__4/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.541     5.699 r  core/div/_prod_T_40__4/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.754    core/div/_prod_T_40__4_n_106
                                                                      r  core/div/_prod_T_40__5/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     7.192 r  core/div/_prod_T_40__5/PCOUT[47]
                         net (fo=1, unplaced)         0.000     7.192    core/div/_prod_T_40__5_n_106
                                                                      r  core/div/_prod_T_40__6/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     8.630 r  core/div/_prod_T_40__6/PCOUT[47]
                         net (fo=1, unplaced)         0.000     8.630    core/div/_prod_T_40__6_n_106
                                                                      r  core/div/_prod_T_40__7/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.271     9.901 r  core/div/_prod_T_40__7/P[18]
                         net (fo=3, unplaced)         0.646    10.546    core/div/_prod_T_40__7_n_87
                                                                      r  core/div/remainder[123]_i_11/I0
                         LUT3 (Prop_lut3_I0_O)        0.123    10.669 r  core/div/remainder[123]_i_11/O
                         net (fo=2, unplaced)         0.348    11.017    core/div/remainder[123]_i_11_n_0
                                                                      r  core/div/remainder[123]_i_15/I3
                         LUT4 (Prop_lut4_I3_O)        0.274    11.291 r  core/div/remainder[123]_i_15/O
                         net (fo=1, unplaced)         0.000    11.291    core/div/remainder[123]_i_15_n_0
                                                                      r  core/div/remainder_reg[123]_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.731 r  core/div/remainder_reg[123]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.731    core/div/remainder_reg[123]_i_3_n_0
                                                                      r  core/div/remainder_reg[127]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    12.006 r  core/div/remainder_reg[127]_i_4/O[3]
                         net (fo=2, unplaced)         0.530    12.536    core/div/remainder_reg[127]_i_4_n_4
                                                                      r  core/div/remainder[127]_i_8/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    12.786 r  core/div/remainder[127]_i_8/O
                         net (fo=1, unplaced)         0.000    12.786    core/div/remainder[127]_i_8_n_0
                                                                      r  core/div/remainder_reg[127]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453    13.239 r  core/div/remainder_reg[127]_i_2/O[2]
                         net (fo=1, unplaced)         0.584    13.823    core/div/remainder_reg[127]_i_2_n_5
                                                                      r  core/div/remainder[126]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.244    14.067 r  core/div/remainder[126]_i_1/O
                         net (fo=1, unplaced)         0.000    14.067    core/div/p_1_in[126]
                         FDRE                                         r  core/div/remainder_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.717    20.717 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    21.330    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077    21.407 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.439    21.846    core/div/clock_IBUF_BUFG
                         FDRE                                         r  core/div/remainder_reg[126]/C
                         clock pessimism              0.167    22.013    
                         clock uncertainty           -0.035    21.977    
                         FDRE (Setup_fdre_C_D)        0.029    22.006    core/div/remainder_reg[126]
  -------------------------------------------------------------------
                         required time                         22.006    
                         arrival time                         -14.067    
  -------------------------------------------------------------------
                         slack                                  7.939    

Slack (MET) :             7.989ns  (required time - arrival time)
  Source:                 core/div/_prod_T_40__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/div/remainder_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.860ns  (logic 9.919ns (83.637%)  route 1.941ns (16.363%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns = ( 21.846 - 20.000 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.493    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.574 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.584     2.158    core/div/clock_IBUF_BUFG
                         DSP48E1                                      r  core/div/_prod_T_40__4/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.541     5.699 r  core/div/_prod_T_40__4/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.754    core/div/_prod_T_40__4_n_106
                                                                      r  core/div/_prod_T_40__5/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     7.192 r  core/div/_prod_T_40__5/PCOUT[47]
                         net (fo=1, unplaced)         0.000     7.192    core/div/_prod_T_40__5_n_106
                                                                      r  core/div/_prod_T_40__6/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     8.630 r  core/div/_prod_T_40__6/PCOUT[47]
                         net (fo=1, unplaced)         0.000     8.630    core/div/_prod_T_40__6_n_106
                                                                      r  core/div/_prod_T_40__7/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.271     9.901 r  core/div/_prod_T_40__7/P[18]
                         net (fo=3, unplaced)         0.646    10.546    core/div/_prod_T_40__7_n_87
                                                                      r  core/div/remainder[123]_i_11/I0
                         LUT3 (Prop_lut3_I0_O)        0.123    10.669 r  core/div/remainder[123]_i_11/O
                         net (fo=2, unplaced)         0.348    11.017    core/div/remainder[123]_i_11_n_0
                                                                      r  core/div/remainder[123]_i_15/I3
                         LUT4 (Prop_lut4_I3_O)        0.274    11.291 r  core/div/remainder[123]_i_15/O
                         net (fo=1, unplaced)         0.000    11.291    core/div/remainder[123]_i_15_n_0
                                                                      r  core/div/remainder_reg[123]_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.731 r  core/div/remainder_reg[123]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.731    core/div/remainder_reg[123]_i_3_n_0
                                                                      r  core/div/remainder_reg[127]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    12.006 r  core/div/remainder_reg[127]_i_4/O[3]
                         net (fo=2, unplaced)         0.530    12.536    core/div/remainder_reg[127]_i_4_n_4
                                                                      r  core/div/remainder[127]_i_8/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    12.786 r  core/div/remainder[127]_i_8/O
                         net (fo=1, unplaced)         0.000    12.786    core/div/remainder[127]_i_8_n_0
                                                                      r  core/div/remainder_reg[127]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    13.226 r  core/div/remainder_reg[127]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.226    core/div/remainder_reg[127]_i_2_n_0
                                                                      r  core/div/remainder_reg[129]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.417 r  core/div/remainder_reg[129]_i_3/O[0]
                         net (fo=1, unplaced)         0.362    13.779    core/div/remainder_reg[129]_i_3_n_7
                                                                      r  core/div/remainder[128]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.238    14.017 r  core/div/remainder[128]_i_1/O
                         net (fo=1, unplaced)         0.000    14.017    core/div/p_1_in[128]
                         FDRE                                         r  core/div/remainder_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.717    20.717 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    21.330    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077    21.407 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.439    21.846    core/div/clock_IBUF_BUFG
                         FDRE                                         r  core/div/remainder_reg[128]/C
                         clock pessimism              0.167    22.013    
                         clock uncertainty           -0.035    21.977    
                         FDRE (Setup_fdre_C_D)        0.029    22.006    core/div/remainder_reg[128]
  -------------------------------------------------------------------
                         required time                         22.006    
                         arrival time                         -14.017    
  -------------------------------------------------------------------
                         slack                                  7.989    

Slack (MET) :             7.991ns  (required time - arrival time)
  Source:                 core/div/_prod_T_40__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/div/remainder_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.858ns  (logic 9.803ns (82.673%)  route 2.055ns (17.327%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns = ( 21.846 - 20.000 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.493    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.574 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.584     2.158    core/div/clock_IBUF_BUFG
                         DSP48E1                                      r  core/div/_prod_T_40__4/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.541     5.699 r  core/div/_prod_T_40__4/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.754    core/div/_prod_T_40__4_n_106
                                                                      r  core/div/_prod_T_40__5/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     7.192 r  core/div/_prod_T_40__5/PCOUT[47]
                         net (fo=1, unplaced)         0.000     7.192    core/div/_prod_T_40__5_n_106
                                                                      r  core/div/_prod_T_40__6/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     8.630 r  core/div/_prod_T_40__6/PCOUT[47]
                         net (fo=1, unplaced)         0.000     8.630    core/div/_prod_T_40__6_n_106
                                                                      r  core/div/_prod_T_40__7/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.271     9.901 r  core/div/_prod_T_40__7/P[18]
                         net (fo=3, unplaced)         0.646    10.546    core/div/_prod_T_40__7_n_87
                                                                      r  core/div/remainder[123]_i_11/I0
                         LUT3 (Prop_lut3_I0_O)        0.123    10.669 r  core/div/remainder[123]_i_11/O
                         net (fo=2, unplaced)         0.348    11.017    core/div/remainder[123]_i_11_n_0
                                                                      r  core/div/remainder[123]_i_15/I3
                         LUT4 (Prop_lut4_I3_O)        0.274    11.291 r  core/div/remainder[123]_i_15/O
                         net (fo=1, unplaced)         0.000    11.291    core/div/remainder[123]_i_15_n_0
                                                                      r  core/div/remainder_reg[123]_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.731 r  core/div/remainder_reg[123]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.731    core/div/remainder_reg[123]_i_3_n_0
                                                                      r  core/div/remainder_reg[127]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    12.006 r  core/div/remainder_reg[127]_i_4/O[3]
                         net (fo=2, unplaced)         0.530    12.536    core/div/remainder_reg[127]_i_4_n_4
                                                                      r  core/div/remainder[127]_i_8/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    12.786 r  core/div/remainder[127]_i_8/O
                         net (fo=1, unplaced)         0.000    12.786    core/div/remainder[127]_i_8_n_0
                                                                      r  core/div/remainder_reg[127]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503    13.289 r  core/div/remainder_reg[127]_i_2/O[3]
                         net (fo=1, unplaced)         0.476    13.765    core/div/remainder_reg[127]_i_2_n_4
                                                                      r  core/div/remainder[127]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.250    14.015 r  core/div/remainder[127]_i_1/O
                         net (fo=1, unplaced)         0.000    14.015    core/div/p_1_in[127]
                         FDRE                                         r  core/div/remainder_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.717    20.717 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    21.330    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077    21.407 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.439    21.846    core/div/clock_IBUF_BUFG
                         FDRE                                         r  core/div/remainder_reg[127]/C
                         clock pessimism              0.167    22.013    
                         clock uncertainty           -0.035    21.977    
                         FDRE (Setup_fdre_C_D)        0.029    22.006    core/div/remainder_reg[127]
  -------------------------------------------------------------------
                         required time                         22.006    
                         arrival time                         -14.015    
  -------------------------------------------------------------------
                         slack                                  7.991    

Slack (MET) :             7.995ns  (required time - arrival time)
  Source:                 core/div/_prod_T_40__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/div/remainder_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.854ns  (logic 9.800ns (82.676%)  route 2.054ns (17.324%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns = ( 21.846 - 20.000 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.493    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.574 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.584     2.158    core/div/clock_IBUF_BUFG
                         DSP48E1                                      r  core/div/_prod_T_40__4/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.541     5.699 r  core/div/_prod_T_40__4/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.754    core/div/_prod_T_40__4_n_106
                                                                      r  core/div/_prod_T_40__5/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     7.192 r  core/div/_prod_T_40__5/PCOUT[47]
                         net (fo=1, unplaced)         0.000     7.192    core/div/_prod_T_40__5_n_106
                                                                      r  core/div/_prod_T_40__6/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     8.630 r  core/div/_prod_T_40__6/PCOUT[47]
                         net (fo=1, unplaced)         0.000     8.630    core/div/_prod_T_40__6_n_106
                                                                      r  core/div/_prod_T_40__7/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.271     9.901 r  core/div/_prod_T_40__7/P[18]
                         net (fo=3, unplaced)         0.646    10.546    core/div/_prod_T_40__7_n_87
                                                                      r  core/div/remainder[123]_i_11/I0
                         LUT3 (Prop_lut3_I0_O)        0.123    10.669 r  core/div/remainder[123]_i_11/O
                         net (fo=2, unplaced)         0.348    11.017    core/div/remainder[123]_i_11_n_0
                                                                      r  core/div/remainder[123]_i_15/I3
                         LUT4 (Prop_lut4_I3_O)        0.274    11.291 r  core/div/remainder[123]_i_15/O
                         net (fo=1, unplaced)         0.000    11.291    core/div/remainder[123]_i_15_n_0
                                                                      r  core/div/remainder_reg[123]_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503    11.794 r  core/div/remainder_reg[123]_i_3/O[3]
                         net (fo=2, unplaced)         0.530    12.324    core/div/remainder_reg[123]_i_3_n_4
                                                                      r  core/div/remainder[123]_i_7/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    12.574 r  core/div/remainder[123]_i_7/O
                         net (fo=1, unplaced)         0.000    12.574    core/div/remainder[123]_i_7_n_0
                                                                      r  core/div/remainder_reg[123]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    13.014 r  core/div/remainder_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.014    core/div/remainder_reg[123]_i_2_n_0
                                                                      r  core/div/remainder_reg[127]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277    13.291 r  core/div/remainder_reg[127]_i_2/O[1]
                         net (fo=1, unplaced)         0.475    13.766    core/div/remainder_reg[127]_i_2_n_6
                                                                      r  core/div/remainder[125]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.245    14.011 r  core/div/remainder[125]_i_1/O
                         net (fo=1, unplaced)         0.000    14.011    core/div/p_1_in[125]
                         FDRE                                         r  core/div/remainder_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.717    20.717 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    21.330    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077    21.407 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.439    21.846    core/div/clock_IBUF_BUFG
                         FDRE                                         r  core/div/remainder_reg[125]/C
                         clock pessimism              0.167    22.013    
                         clock uncertainty           -0.035    21.977    
                         FDRE (Setup_fdre_C_D)        0.029    22.006    core/div/remainder_reg[125]
  -------------------------------------------------------------------
                         required time                         22.006    
                         arrival time                         -14.011    
  -------------------------------------------------------------------
                         slack                                  7.995    

Slack (MET) :             8.018ns  (required time - arrival time)
  Source:                 core/div/_prod_T_40__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/div/remainder_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.831ns  (logic 10.012ns (84.628%)  route 1.819ns (15.372%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=3 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns = ( 21.846 - 20.000 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.493    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.574 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.584     2.158    core/div/clock_IBUF_BUFG
                         DSP48E1                                      r  core/div/_prod_T_40__4/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.541     5.699 r  core/div/_prod_T_40__4/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.754    core/div/_prod_T_40__4_n_106
                                                                      r  core/div/_prod_T_40__5/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     7.192 r  core/div/_prod_T_40__5/PCOUT[47]
                         net (fo=1, unplaced)         0.000     7.192    core/div/_prod_T_40__5_n_106
                                                                      r  core/div/_prod_T_40__6/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     8.630 r  core/div/_prod_T_40__6/PCOUT[47]
                         net (fo=1, unplaced)         0.000     8.630    core/div/_prod_T_40__6_n_106
                                                                      r  core/div/_prod_T_40__7/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.271     9.901 r  core/div/_prod_T_40__7/P[18]
                         net (fo=3, unplaced)         0.646    10.546    core/div/_prod_T_40__7_n_87
                                                                      r  core/div/remainder[123]_i_11/I0
                         LUT3 (Prop_lut3_I0_O)        0.123    10.669 r  core/div/remainder[123]_i_11/O
                         net (fo=2, unplaced)         0.348    11.017    core/div/remainder[123]_i_11_n_0
                                                                      r  core/div/remainder[123]_i_15/I3
                         LUT4 (Prop_lut4_I3_O)        0.274    11.291 r  core/div/remainder[123]_i_15/O
                         net (fo=1, unplaced)         0.000    11.291    core/div/remainder[123]_i_15_n_0
                                                                      r  core/div/remainder_reg[123]_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.731 r  core/div/remainder_reg[123]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.731    core/div/remainder_reg[123]_i_3_n_0
                                                                      r  core/div/remainder_reg[127]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    12.006 r  core/div/remainder_reg[127]_i_4/O[3]
                         net (fo=2, unplaced)         0.530    12.536    core/div/remainder_reg[127]_i_4_n_4
                                                                      r  core/div/remainder[127]_i_8/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    12.786 r  core/div/remainder[127]_i_8/O
                         net (fo=1, unplaced)         0.000    12.786    core/div/remainder[127]_i_8_n_0
                                                                      r  core/div/remainder_reg[127]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    13.226 r  core/div/remainder_reg[127]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.226    core/div/remainder_reg[127]_i_2_n_0
                                                                      r  core/div/remainder_reg[129]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277    13.503 r  core/div/remainder_reg[129]_i_3/O[1]
                         net (fo=1, unplaced)         0.240    13.743    core/div/remainder_reg[129]_i_3_n_6
                                                                      r  core/div/remainder[129]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.245    13.988 r  core/div/remainder[129]_i_2/O
                         net (fo=1, unplaced)         0.000    13.988    core/div/p_1_in[129]
                         FDRE                                         r  core/div/remainder_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.717    20.717 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    21.330    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077    21.407 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.439    21.846    core/div/clock_IBUF_BUFG
                         FDRE                                         r  core/div/remainder_reg[129]/C
                         clock pessimism              0.167    22.013    
                         clock uncertainty           -0.035    21.977    
                         FDRE (Setup_fdre_C_D)        0.029    22.006    core/div/remainder_reg[129]
  -------------------------------------------------------------------
                         required time                         22.006    
                         arrival time                         -13.988    
  -------------------------------------------------------------------
                         slack                                  8.018    

Slack (MET) :             8.059ns  (required time - arrival time)
  Source:                 core/div/_prod_T_40__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/div/remainder_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.790ns  (logic 9.967ns (84.541%)  route 1.823ns (15.459%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns = ( 21.846 - 20.000 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.493    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.574 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.584     2.158    core/div/clock_IBUF_BUFG
                         DSP48E1                                      r  core/div/_prod_T_40__4/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.541     5.699 r  core/div/_prod_T_40__4/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.754    core/div/_prod_T_40__4_n_106
                                                                      r  core/div/_prod_T_40__5/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     7.192 r  core/div/_prod_T_40__5/PCOUT[47]
                         net (fo=1, unplaced)         0.000     7.192    core/div/_prod_T_40__5_n_106
                                                                      r  core/div/_prod_T_40__6/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     8.630 r  core/div/_prod_T_40__6/PCOUT[47]
                         net (fo=1, unplaced)         0.000     8.630    core/div/_prod_T_40__6_n_106
                                                                      r  core/div/_prod_T_40__7/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     9.901 r  core/div/_prod_T_40__7/P[0]
                         net (fo=2, unplaced)         0.646    10.546    core/div/_prod_T_40__7_n_105
                                                                      r  core/div/remainder[103]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.105    10.651 r  core/div/remainder[103]_i_10/O
                         net (fo=1, unplaced)         0.000    10.651    core/div/remainder[103]_i_10_n_0
                                                                      r  core/div/remainder_reg[103]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.108 r  core/div/remainder_reg[103]_i_3/CO[3]
                         net (fo=1, unplaced)         0.008    11.116    core/div/remainder_reg[103]_i_3_n_0
                                                                      r  core/div/remainder_reg[107]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.214 r  core/div/remainder_reg[107]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.214    core/div/remainder_reg[107]_i_3_n_0
                                                                      r  core/div/remainder_reg[111]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.312 r  core/div/remainder_reg[111]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.312    core/div/remainder_reg[111]_i_3_n_0
                                                                      r  core/div/remainder_reg[115]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.410 r  core/div/remainder_reg[115]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.410    core/div/remainder_reg[115]_i_3_n_0
                                                                      r  core/div/remainder_reg[119]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    11.685 r  core/div/remainder_reg[119]_i_3/O[3]
                         net (fo=2, unplaced)         0.530    12.215    core/div/remainder_reg[119]_i_3_n_4
                                                                      r  core/div/remainder[119]_i_7/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    12.465 r  core/div/remainder[119]_i_7/O
                         net (fo=1, unplaced)         0.000    12.465    core/div/remainder[119]_i_7_n_0
                                                                      r  core/div/remainder_reg[119]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    12.905 r  core/div/remainder_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.905    core/div/remainder_reg[119]_i_2_n_0
                                                                      r  core/div/remainder_reg[123]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    13.119 r  core/div/remainder_reg[123]_i_2/O[2]
                         net (fo=1, unplaced)         0.584    13.703    core/div/remainder_reg[123]_i_2_n_5
                                                                      r  core/div/remainder[122]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.244    13.947 r  core/div/remainder[122]_i_1/O
                         net (fo=1, unplaced)         0.000    13.947    core/div/p_1_in[122]
                         FDRE                                         r  core/div/remainder_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.717    20.717 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    21.330    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077    21.407 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.439    21.846    core/div/clock_IBUF_BUFG
                         FDRE                                         r  core/div/remainder_reg[122]/C
                         clock pessimism              0.167    22.013    
                         clock uncertainty           -0.035    21.977    
                         FDRE (Setup_fdre_C_D)        0.029    22.006    core/div/remainder_reg[122]
  -------------------------------------------------------------------
                         required time                         22.006    
                         arrival time                         -13.947    
  -------------------------------------------------------------------
                         slack                                  8.059    

Slack (MET) :             8.100ns  (required time - arrival time)
  Source:                 core/div/_prod_T_40__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/div/remainder_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.749ns  (logic 10.034ns (85.406%)  route 1.715ns (14.594%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns = ( 21.846 - 20.000 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.493    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.574 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.584     2.158    core/div/clock_IBUF_BUFG
                         DSP48E1                                      r  core/div/_prod_T_40__4/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.541     5.699 r  core/div/_prod_T_40__4/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.754    core/div/_prod_T_40__4_n_106
                                                                      r  core/div/_prod_T_40__5/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     7.192 r  core/div/_prod_T_40__5/PCOUT[47]
                         net (fo=1, unplaced)         0.000     7.192    core/div/_prod_T_40__5_n_106
                                                                      r  core/div/_prod_T_40__6/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     8.630 r  core/div/_prod_T_40__6/PCOUT[47]
                         net (fo=1, unplaced)         0.000     8.630    core/div/_prod_T_40__6_n_106
                                                                      r  core/div/_prod_T_40__7/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     9.901 r  core/div/_prod_T_40__7/P[0]
                         net (fo=2, unplaced)         0.646    10.546    core/div/_prod_T_40__7_n_105
                                                                      r  core/div/remainder[103]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.105    10.651 r  core/div/remainder[103]_i_10/O
                         net (fo=1, unplaced)         0.000    10.651    core/div/remainder[103]_i_10_n_0
                                                                      r  core/div/remainder_reg[103]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.108 r  core/div/remainder_reg[103]_i_3/CO[3]
                         net (fo=1, unplaced)         0.008    11.116    core/div/remainder_reg[103]_i_3_n_0
                                                                      r  core/div/remainder_reg[107]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.214 r  core/div/remainder_reg[107]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.214    core/div/remainder_reg[107]_i_3_n_0
                                                                      r  core/div/remainder_reg[111]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.312 r  core/div/remainder_reg[111]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.312    core/div/remainder_reg[111]_i_3_n_0
                                                                      r  core/div/remainder_reg[115]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.410 r  core/div/remainder_reg[115]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.410    core/div/remainder_reg[115]_i_3_n_0
                                                                      r  core/div/remainder_reg[119]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    11.685 r  core/div/remainder_reg[119]_i_3/O[3]
                         net (fo=2, unplaced)         0.530    12.215    core/div/remainder_reg[119]_i_3_n_4
                                                                      r  core/div/remainder[119]_i_7/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    12.465 r  core/div/remainder[119]_i_7/O
                         net (fo=1, unplaced)         0.000    12.465    core/div/remainder[119]_i_7_n_0
                                                                      r  core/div/remainder_reg[119]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    12.905 r  core/div/remainder_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.905    core/div/remainder_reg[119]_i_2_n_0
                                                                      r  core/div/remainder_reg[123]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    13.180 r  core/div/remainder_reg[123]_i_2/O[3]
                         net (fo=1, unplaced)         0.476    13.656    core/div/remainder_reg[123]_i_2_n_4
                                                                      r  core/div/remainder[123]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.250    13.906 r  core/div/remainder[123]_i_1/O
                         net (fo=1, unplaced)         0.000    13.906    core/div/p_1_in[123]
                         FDRE                                         r  core/div/remainder_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.717    20.717 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    21.330    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077    21.407 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.439    21.846    core/div/clock_IBUF_BUFG
                         FDRE                                         r  core/div/remainder_reg[123]/C
                         clock pessimism              0.167    22.013    
                         clock uncertainty           -0.035    21.977    
                         FDRE (Setup_fdre_C_D)        0.029    22.006    core/div/remainder_reg[123]
  -------------------------------------------------------------------
                         required time                         22.006    
                         arrival time                         -13.906    
  -------------------------------------------------------------------
                         slack                                  8.100    

Slack (MET) :             8.104ns  (required time - arrival time)
  Source:                 core/div/_prod_T_40__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/div/remainder_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.745ns  (logic 10.031ns (85.410%)  route 1.714ns (14.590%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns = ( 21.846 - 20.000 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.493    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.574 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.584     2.158    core/div/clock_IBUF_BUFG
                         DSP48E1                                      r  core/div/_prod_T_40__4/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.541     5.699 r  core/div/_prod_T_40__4/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.754    core/div/_prod_T_40__4_n_106
                                                                      r  core/div/_prod_T_40__5/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     7.192 r  core/div/_prod_T_40__5/PCOUT[47]
                         net (fo=1, unplaced)         0.000     7.192    core/div/_prod_T_40__5_n_106
                                                                      r  core/div/_prod_T_40__6/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     8.630 r  core/div/_prod_T_40__6/PCOUT[47]
                         net (fo=1, unplaced)         0.000     8.630    core/div/_prod_T_40__6_n_106
                                                                      r  core/div/_prod_T_40__7/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     9.901 r  core/div/_prod_T_40__7/P[0]
                         net (fo=2, unplaced)         0.646    10.546    core/div/_prod_T_40__7_n_105
                                                                      r  core/div/remainder[103]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.105    10.651 r  core/div/remainder[103]_i_10/O
                         net (fo=1, unplaced)         0.000    10.651    core/div/remainder[103]_i_10_n_0
                                                                      r  core/div/remainder_reg[103]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.108 r  core/div/remainder_reg[103]_i_3/CO[3]
                         net (fo=1, unplaced)         0.008    11.116    core/div/remainder_reg[103]_i_3_n_0
                                                                      r  core/div/remainder_reg[107]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.214 r  core/div/remainder_reg[107]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.214    core/div/remainder_reg[107]_i_3_n_0
                                                                      r  core/div/remainder_reg[111]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.312 r  core/div/remainder_reg[111]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.312    core/div/remainder_reg[111]_i_3_n_0
                                                                      r  core/div/remainder_reg[115]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.410 r  core/div/remainder_reg[115]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.410    core/div/remainder_reg[115]_i_3_n_0
                                                                      r  core/div/remainder_reg[119]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    11.685 r  core/div/remainder_reg[119]_i_3/O[3]
                         net (fo=2, unplaced)         0.530    12.215    core/div/remainder_reg[119]_i_3_n_4
                                                                      r  core/div/remainder[119]_i_7/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    12.465 r  core/div/remainder[119]_i_7/O
                         net (fo=1, unplaced)         0.000    12.465    core/div/remainder[119]_i_7_n_0
                                                                      r  core/div/remainder_reg[119]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    12.905 r  core/div/remainder_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.905    core/div/remainder_reg[119]_i_2_n_0
                                                                      r  core/div/remainder_reg[123]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277    13.182 r  core/div/remainder_reg[123]_i_2/O[1]
                         net (fo=1, unplaced)         0.475    13.657    core/div/remainder_reg[123]_i_2_n_6
                                                                      r  core/div/remainder[121]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.245    13.902 r  core/div/remainder[121]_i_1/O
                         net (fo=1, unplaced)         0.000    13.902    core/div/p_1_in[121]
                         FDRE                                         r  core/div/remainder_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.717    20.717 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    21.330    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077    21.407 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.439    21.846    core/div/clock_IBUF_BUFG
                         FDRE                                         r  core/div/remainder_reg[121]/C
                         clock pessimism              0.167    22.013    
                         clock uncertainty           -0.035    21.977    
                         FDRE (Setup_fdre_C_D)        0.029    22.006    core/div/remainder_reg[121]
  -------------------------------------------------------------------
                         required time                         22.006    
                         arrival time                         -13.902    
  -------------------------------------------------------------------
                         slack                                  8.104    

Slack (MET) :             8.157ns  (required time - arrival time)
  Source:                 core/div/_prod_T_40__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/div/remainder_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.692ns  (logic 9.869ns (84.411%)  route 1.823ns (15.589%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns = ( 21.846 - 20.000 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.493    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.574 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.584     2.158    core/div/clock_IBUF_BUFG
                         DSP48E1                                      r  core/div/_prod_T_40__4/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.541     5.699 r  core/div/_prod_T_40__4/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.754    core/div/_prod_T_40__4_n_106
                                                                      r  core/div/_prod_T_40__5/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     7.192 r  core/div/_prod_T_40__5/PCOUT[47]
                         net (fo=1, unplaced)         0.000     7.192    core/div/_prod_T_40__5_n_106
                                                                      r  core/div/_prod_T_40__6/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     8.630 r  core/div/_prod_T_40__6/PCOUT[47]
                         net (fo=1, unplaced)         0.000     8.630    core/div/_prod_T_40__6_n_106
                                                                      r  core/div/_prod_T_40__7/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     9.901 r  core/div/_prod_T_40__7/P[0]
                         net (fo=2, unplaced)         0.646    10.546    core/div/_prod_T_40__7_n_105
                                                                      r  core/div/remainder[103]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.105    10.651 r  core/div/remainder[103]_i_10/O
                         net (fo=1, unplaced)         0.000    10.651    core/div/remainder[103]_i_10_n_0
                                                                      r  core/div/remainder_reg[103]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.108 r  core/div/remainder_reg[103]_i_3/CO[3]
                         net (fo=1, unplaced)         0.008    11.116    core/div/remainder_reg[103]_i_3_n_0
                                                                      r  core/div/remainder_reg[107]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.214 r  core/div/remainder_reg[107]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.214    core/div/remainder_reg[107]_i_3_n_0
                                                                      r  core/div/remainder_reg[111]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.312 r  core/div/remainder_reg[111]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.312    core/div/remainder_reg[111]_i_3_n_0
                                                                      r  core/div/remainder_reg[115]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    11.587 r  core/div/remainder_reg[115]_i_3/O[3]
                         net (fo=2, unplaced)         0.530    12.117    core/div/remainder_reg[115]_i_3_n_4
                                                                      r  core/div/remainder[115]_i_7/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    12.367 r  core/div/remainder[115]_i_7/O
                         net (fo=1, unplaced)         0.000    12.367    core/div/remainder[115]_i_7_n_0
                                                                      r  core/div/remainder_reg[115]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    12.807 r  core/div/remainder_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.807    core/div/remainder_reg[115]_i_2_n_0
                                                                      r  core/div/remainder_reg[119]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    13.021 r  core/div/remainder_reg[119]_i_2/O[2]
                         net (fo=1, unplaced)         0.584    13.605    core/div/remainder_reg[119]_i_2_n_5
                                                                      r  core/div/remainder[118]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.244    13.849 r  core/div/remainder[118]_i_1/O
                         net (fo=1, unplaced)         0.000    13.849    core/div/p_1_in[118]
                         FDRE                                         r  core/div/remainder_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.717    20.717 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    21.330    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077    21.407 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.439    21.846    core/div/clock_IBUF_BUFG
                         FDRE                                         r  core/div/remainder_reg[118]/C
                         clock pessimism              0.167    22.013    
                         clock uncertainty           -0.035    21.977    
                         FDRE (Setup_fdre_C_D)        0.029    22.006    core/div/remainder_reg[118]
  -------------------------------------------------------------------
                         required time                         22.006    
                         arrival time                         -13.849    
  -------------------------------------------------------------------
                         slack                                  8.157    

Slack (MET) :             8.198ns  (required time - arrival time)
  Source:                 core/div/_prod_T_40__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/div/remainder_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.651ns  (logic 9.936ns (85.283%)  route 1.715ns (14.717%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns = ( 21.846 - 20.000 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.493    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.574 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.584     2.158    core/div/clock_IBUF_BUFG
                         DSP48E1                                      r  core/div/_prod_T_40__4/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.541     5.699 r  core/div/_prod_T_40__4/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.754    core/div/_prod_T_40__4_n_106
                                                                      r  core/div/_prod_T_40__5/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     7.192 r  core/div/_prod_T_40__5/PCOUT[47]
                         net (fo=1, unplaced)         0.000     7.192    core/div/_prod_T_40__5_n_106
                                                                      r  core/div/_prod_T_40__6/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     8.630 r  core/div/_prod_T_40__6/PCOUT[47]
                         net (fo=1, unplaced)         0.000     8.630    core/div/_prod_T_40__6_n_106
                                                                      r  core/div/_prod_T_40__7/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     9.901 r  core/div/_prod_T_40__7/P[0]
                         net (fo=2, unplaced)         0.646    10.546    core/div/_prod_T_40__7_n_105
                                                                      r  core/div/remainder[103]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.105    10.651 r  core/div/remainder[103]_i_10/O
                         net (fo=1, unplaced)         0.000    10.651    core/div/remainder[103]_i_10_n_0
                                                                      r  core/div/remainder_reg[103]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.108 r  core/div/remainder_reg[103]_i_3/CO[3]
                         net (fo=1, unplaced)         0.008    11.116    core/div/remainder_reg[103]_i_3_n_0
                                                                      r  core/div/remainder_reg[107]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.214 r  core/div/remainder_reg[107]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.214    core/div/remainder_reg[107]_i_3_n_0
                                                                      r  core/div/remainder_reg[111]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.312 r  core/div/remainder_reg[111]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.312    core/div/remainder_reg[111]_i_3_n_0
                                                                      r  core/div/remainder_reg[115]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    11.587 r  core/div/remainder_reg[115]_i_3/O[3]
                         net (fo=2, unplaced)         0.530    12.117    core/div/remainder_reg[115]_i_3_n_4
                                                                      r  core/div/remainder[115]_i_7/I0
                         LUT2 (Prop_lut2_I0_O)        0.250    12.367 r  core/div/remainder[115]_i_7/O
                         net (fo=1, unplaced)         0.000    12.367    core/div/remainder[115]_i_7_n_0
                                                                      r  core/div/remainder_reg[115]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    12.807 r  core/div/remainder_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.807    core/div/remainder_reg[115]_i_2_n_0
                                                                      r  core/div/remainder_reg[119]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    13.082 r  core/div/remainder_reg[119]_i_2/O[3]
                         net (fo=1, unplaced)         0.476    13.558    core/div/remainder_reg[119]_i_2_n_4
                                                                      r  core/div/remainder[119]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.250    13.808 r  core/div/remainder[119]_i_1/O
                         net (fo=1, unplaced)         0.000    13.808    core/div/p_1_in[119]
                         FDRE                                         r  core/div/remainder_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.717    20.717 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    21.330    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077    21.407 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.439    21.846    core/div/clock_IBUF_BUFG
                         FDRE                                         r  core/div/remainder_reg[119]/C
                         clock pessimism              0.167    22.013    
                         clock uncertainty           -0.035    21.977    
                         FDRE (Setup_fdre_C_D)        0.029    22.006    core/div/remainder_reg[119]
  -------------------------------------------------------------------
                         required time                         22.006    
                         arrival time                         -13.808    
  -------------------------------------------------------------------
                         slack                                  8.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 core/ex_reg_inst_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dcache/s1_req_signed_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.239ns (65.133%)  route 0.128ns (34.867%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.465    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.491 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.114     0.605    core/clock_IBUF_BUFG
                         FDRE                                         r  core/ex_reg_inst_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.746 f  core/ex_reg_inst_reg[14]/Q
                         net (fo=3, unplaced)         0.128     0.873    core/ex_reg_inst_reg_n_0_[14]
                                                                      f  core/s1_req_signed_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     0.971 r  core/s1_req_signed_i_1/O
                         net (fo=1, unplaced)         0.000     0.971    dcache/_core_io_dmem_req_bits_signed
                         FDRE                                         r  dcache/s1_req_signed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.333     0.333 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.670    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.699 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.259     0.958    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/s1_req_signed_reg/C
                         clock pessimism             -0.208     0.750    
                         FDRE (Hold_fdre_C_D)         0.091     0.841    dcache/s1_req_signed_reg
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 core/ex_ctrl_jalr_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/mem_ctrl_fence_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.239ns (64.609%)  route 0.131ns (35.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.465    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.491 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.114     0.605    core/clock_IBUF_BUFG
                         FDRE                                         r  core/ex_ctrl_jalr_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.746 r  core/ex_ctrl_jalr_reg/Q
                         net (fo=4, unplaced)         0.131     0.876    core/csr/ex_ctrl_jalr
                                                                      r  core/csr/mem_ctrl_fence_i_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.974 r  core/csr/mem_ctrl_fence_i_i_1/O
                         net (fo=1, unplaced)         0.000     0.974    core/mem_ctrl_fence_i0
                         FDRE                                         r  core/mem_ctrl_fence_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.333     0.333 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.670    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.699 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.259     0.958    core/clock_IBUF_BUFG
                         FDRE                                         r  core/mem_ctrl_fence_i_reg/C
                         clock pessimism             -0.208     0.750    
                         FDRE (Hold_fdre_C_D)         0.091     0.841    core/mem_ctrl_fence_i_reg
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dcache/flushCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dcache/flushCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.239ns (64.609%)  route 0.131ns (35.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.465    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.491 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.114     0.605    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/flushCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.746 r  dcache/flushCounter_reg[4]/Q
                         net (fo=4, unplaced)         0.131     0.876    dcache/flushCounter[4]
                                                                      r  dcache/flushCounter[5]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     0.974 r  dcache/flushCounter[5]_i_1/O
                         net (fo=1, unplaced)         0.000     0.974    dcache/flushCounter[5]_i_1_n_0
                         FDRE                                         r  dcache/flushCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.333     0.333 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.670    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.699 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.259     0.958    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/flushCounter_reg[5]/C
                         clock pessimism             -0.208     0.750    
                         FDRE (Hold_fdre_C_D)         0.091     0.841    dcache/flushCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 core/div/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/div/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.239ns (64.264%)  route 0.133ns (35.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.465    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.491 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.114     0.605    core/div/clock_IBUF_BUFG
                         FDRE                                         r  core/div/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.746 r  core/div/count_reg[4]/Q
                         net (fo=5, unplaced)         0.133     0.878    core/div/count[4]
                                                                      r  core/div/count[4]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     0.976 r  core/div/count[4]_i_1/O
                         net (fo=1, unplaced)         0.000     0.976    core/div/count[4]_i_1_n_0
                         FDRE                                         r  core/div/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.333     0.333 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.670    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.699 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.259     0.958    core/div/clock_IBUF_BUFG
                         FDRE                                         r  core/div/count_reg[4]/C
                         clock pessimism             -0.208     0.750    
                         FDRE (Hold_fdre_C_D)         0.091     0.841    core/div/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dcache/flushCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dcache/flushCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.239ns (64.264%)  route 0.133ns (35.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.465    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.491 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.114     0.605    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/flushCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.746 r  dcache/flushCounter_reg[3]/Q
                         net (fo=5, unplaced)         0.133     0.878    dcache/flushCounter[3]
                                                                      r  dcache/flushCounter[4]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     0.976 r  dcache/flushCounter[4]_i_1/O
                         net (fo=1, unplaced)         0.000     0.976    dcache/flushCounter[4]_i_1_n_0
                         FDRE                                         r  dcache/flushCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.333     0.333 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.670    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.699 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.259     0.958    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/flushCounter_reg[4]/C
                         clock pessimism             -0.208     0.750    
                         FDRE (Hold_fdre_C_D)         0.091     0.841    dcache/flushCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 core/ex_ctrl_jalr_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/mem_reg_flush_pipe_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.242ns (64.893%)  route 0.131ns (35.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.465    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.491 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.114     0.605    core/clock_IBUF_BUFG
                         FDRE                                         r  core/ex_ctrl_jalr_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.746 r  core/ex_ctrl_jalr_reg/Q
                         net (fo=4, unplaced)         0.131     0.876    core/csr/ex_ctrl_jalr
                                                                      r  core/csr/mem_reg_flush_pipe_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     0.977 r  core/csr/mem_reg_flush_pipe_i_2/O
                         net (fo=1, unplaced)         0.000     0.977    core/mem_reg_flush_pipe0
                         FDRE                                         r  core/mem_reg_flush_pipe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.333     0.333 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.670    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.699 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.259     0.958    core/clock_IBUF_BUFG
                         FDRE                                         r  core/mem_reg_flush_pipe_reg/C
                         clock pessimism             -0.208     0.750    
                         FDRE (Hold_fdre_C_D)         0.091     0.841    core/mem_reg_flush_pipe_reg
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 core/div/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/div/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.239ns (63.923%)  route 0.135ns (36.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.465    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.491 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.114     0.605    core/div/clock_IBUF_BUFG
                         FDRE                                         r  core/div/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.746 r  core/div/count_reg[3]/Q
                         net (fo=6, unplaced)         0.135     0.880    core/div/count[3]
                                                                      r  core/div/count[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     0.978 r  core/div/count[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.978    core/div/count[3]_i_1_n_0
                         FDRE                                         r  core/div/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.333     0.333 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.670    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.699 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.259     0.958    core/div/clock_IBUF_BUFG
                         FDRE                                         r  core/div/count_reg[3]/C
                         clock pessimism             -0.208     0.750    
                         FDRE (Hold_fdre_C_D)         0.091     0.841    core/div/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 frontend/icache/s2_tl_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/ibuf/buf_xcpt_ae_inst_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.239ns (63.923%)  route 0.135ns (36.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.465    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.491 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.114     0.605    frontend/icache/clock_IBUF_BUFG
                         FDRE                                         r  frontend/icache/s2_tl_error_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.746 r  frontend/icache/s2_tl_error_reg/Q
                         net (fo=6, unplaced)         0.135     0.880    frontend/icache/_icache_io_resp_bits_ae
                                                                      r  frontend/icache/buf_xcpt_ae_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     0.978 r  frontend/icache/buf_xcpt_ae_inst_i_1/O
                         net (fo=4, unplaced)         0.000     0.978    core/ibuf/_frontend_io_cpu_resp_bits_xcpt_ae_inst
                         FDRE                                         r  core/ibuf/buf_xcpt_ae_inst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.333     0.333 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.670    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.699 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.259     0.958    core/ibuf/clock_IBUF_BUFG
                         FDRE                                         r  core/ibuf/buf_xcpt_ae_inst_reg/C
                         clock pessimism             -0.208     0.750    
                         FDRE (Hold_fdre_C_D)         0.091     0.841    core/ibuf/buf_xcpt_ae_inst_reg
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 frontend/icache/s2_tl_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frontend/fq/elts_0_xcpt_ae_inst_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.239ns (63.923%)  route 0.135ns (36.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.465    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.491 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.114     0.605    frontend/icache/clock_IBUF_BUFG
                         FDRE                                         r  frontend/icache/s2_tl_error_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.746 r  frontend/icache/s2_tl_error_reg/Q
                         net (fo=6, unplaced)         0.135     0.880    frontend/icache/_icache_io_resp_bits_ae
                                                                      r  frontend/icache/elts_0_xcpt_ae_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     0.978 r  frontend/icache/elts_0_xcpt_ae_inst_i_1/O
                         net (fo=1, unplaced)         0.000     0.978    frontend/fq/elts_0_xcpt_ae_inst_reg_2
                         FDRE                                         r  frontend/fq/elts_0_xcpt_ae_inst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.333     0.333 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.670    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.699 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.259     0.958    frontend/fq/clock_IBUF_BUFG
                         FDRE                                         r  frontend/fq/elts_0_xcpt_ae_inst_reg/C
                         clock pessimism             -0.208     0.750    
                         FDRE (Hold_fdre_C_D)         0.091     0.841    frontend/fq/elts_0_xcpt_ae_inst_reg
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 frontend/icache/s2_tl_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frontend/fq/elts_1_xcpt_ae_inst_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.239ns (63.923%)  route 0.135ns (36.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.465    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.491 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.114     0.605    frontend/icache/clock_IBUF_BUFG
                         FDRE                                         r  frontend/icache/s2_tl_error_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.746 r  frontend/icache/s2_tl_error_reg/Q
                         net (fo=6, unplaced)         0.135     0.880    frontend/icache/_icache_io_resp_bits_ae
                                                                      r  frontend/icache/elts_1_xcpt_ae_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     0.978 r  frontend/icache/elts_1_xcpt_ae_inst_i_1/O
                         net (fo=1, unplaced)         0.000     0.978    frontend/fq/elts_1_xcpt_ae_inst_reg_0
                         FDRE                                         r  frontend/fq/elts_1_xcpt_ae_inst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.333     0.333 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.670    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.699 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.259     0.958    frontend/fq/clock_IBUF_BUFG
                         FDRE                                         r  frontend/fq/elts_1_xcpt_ae_inst_reg/C
                         clock pessimism             -0.208     0.750    
                         FDRE (Hold_fdre_C_D)         0.091     0.841    frontend/fq/elts_1_xcpt_ae_inst_reg
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528               dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528               dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528               dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_3/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528               dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_4/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528               dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_5/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528               dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_6/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528               dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_7/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528               frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528               frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528               frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870                core/rf_ext/Memory_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870                core/rf_ext/Memory_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870                core/rf_ext/Memory_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870                core/rf_ext/Memory_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870                core/rf_ext/Memory_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870                core/rf_ext/Memory_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870                core/rf_ext/Memory_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870                core/rf_ext/Memory_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870                core/rf_ext/Memory_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870                core/rf_ext/Memory_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870                core/rf_ext/Memory_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870                core/rf_ext/Memory_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870                core/rf_ext/Memory_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870                core/rf_ext/Memory_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870                core/rf_ext/Memory_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870                core/rf_ext/Memory_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870                core/rf_ext/Memory_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870                core/rf_ext/Memory_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870                core/rf_ext/Memory_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870                core/rf_ext/Memory_reg_r1_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 auto_buffer_out_d_bits_opcode[2]
                            (input port)
  Destination:            auto_buffer_out_b_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.477ns  (logic 4.011ns (47.324%)  route 4.465ns (52.676%))
  Logic Levels:           10  (IBUF=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  auto_buffer_out_d_bits_opcode[2] (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_d_bits_opcode[2]
                                                                      f  auto_buffer_out_d_bits_opcode_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 f  auto_buffer_out_d_bits_opcode_IBUF[2]_inst/O
                         net (fo=10, unplaced)        0.646     1.493    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_bits_opcode_IBUF[2]
                                                                      f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.105     1.598 r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_3/O
                         net (fo=1, unplaced)         0.938     2.536    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_3_n_0
                                                                      r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.105     2.641 r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_2/O
                         net (fo=3, unplaced)         0.365     3.006    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/blockUncachedGrant_reg
                                                                      r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/release_ack_wait_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.105     3.111 r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/release_ack_wait_i_2/O
                         net (fo=6, unplaced)         0.379     3.490    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_bits_source[1]
                                                                      r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/ram_reg_0_63_18_20_i_5/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     3.595 f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/ram_reg_0_63_18_20_i_5/O
                         net (fo=3, unplaced)         0.365     3.960    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/ram_reg_0_63_18_20_i_5_n_0
                                                                      f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/s1_probe_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.105     4.065 f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/s1_probe_i_2/O
                         net (fo=38, unplaced)        0.422     4.487    dcache/rockettile_dcache_tag_array_0_n_28
                                                                      f  dcache/auto_buffer_out_b_ready_OBUF_inst_i_3/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     4.592 f  dcache/auto_buffer_out_b_ready_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.358     4.950    dcache/metaArb_io_out_bits_write
                                                                      f  dcache/auto_buffer_out_b_ready_OBUF_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.105     5.055 f  dcache/auto_buffer_out_b_ready_OBUF_inst_i_2/O
                         net (fo=1, unplaced)         0.347     5.402    dcache/auto_buffer_out_b_ready_OBUF_inst_i_2_n_0
                                                                      f  dcache/auto_buffer_out_b_ready_OBUF_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     5.507 r  dcache/auto_buffer_out_b_ready_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.646     6.152    auto_buffer_out_b_ready_OBUF
                                                                      r  auto_buffer_out_b_ready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.324     8.477 r  auto_buffer_out_b_ready_OBUF_inst/O
                         net (fo=0)                   0.000     8.477    auto_buffer_out_b_ready
                                                                      r  auto_buffer_out_b_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_buffer_out_d_bits_opcode[2]
                            (input port)
  Destination:            auto_buffer_out_d_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.081ns  (logic 3.486ns (57.337%)  route 2.594ns (42.663%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_d_bits_opcode[2] (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_d_bits_opcode[2]
                                                                      r  auto_buffer_out_d_bits_opcode_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 r  auto_buffer_out_d_bits_opcode_IBUF[2]_inst/O
                         net (fo=10, unplaced)        0.646     1.493    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_bits_opcode_IBUF[2]
                                                                      r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.105     1.598 f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_3/O
                         net (fo=1, unplaced)         0.938     2.536    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_3_n_0
                                                                      f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.105     2.641 f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_2/O
                         net (fo=3, unplaced)         0.365     3.006    dcache/rockettile_dcache_tag_array_0_n_32
                                                                      f  dcache/auto_buffer_out_d_ready_OBUF_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.105     3.111 r  dcache/auto_buffer_out_d_ready_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.646     3.756    auto_buffer_out_d_ready_OBUF
                                                                      r  auto_buffer_out_d_ready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.324     6.081 r  auto_buffer_out_d_ready_OBUF_inst/O
                         net (fo=0)                   0.000     6.081    auto_buffer_out_d_ready
                                                                      r  auto_buffer_out_d_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_buffer_out_d_bits_opcode[1]
                            (input port)
  Destination:            auto_buffer_out_e_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.279ns  (logic 3.381ns (64.060%)  route 1.897ns (35.940%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  auto_buffer_out_d_bits_opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_d_bits_opcode[1]
                                                                      f  auto_buffer_out_d_bits_opcode_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 f  auto_buffer_out_d_bits_opcode_IBUF[1]_inst/O
                         net (fo=10, unplaced)        0.646     1.493    dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/auto_buffer_out_d_bits_opcode_IBUF[1]
                                                                      f  dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/auto_buffer_out_e_valid_OBUF_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     1.598 r  dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/auto_buffer_out_e_valid_OBUF_inst_i_4/O
                         net (fo=4, unplaced)         0.606     2.204    dcache/data_n_73
                                                                      r  dcache/auto_buffer_out_e_valid_OBUF_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.105     2.309 r  dcache/auto_buffer_out_e_valid_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.646     2.954    auto_buffer_out_e_valid_OBUF
                                                                      r  auto_buffer_out_e_valid_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.324     5.279 r  auto_buffer_out_e_valid_OBUF_inst/O
                         net (fo=0)                   0.000     5.279    auto_buffer_out_e_valid
                                                                      r  auto_buffer_out_e_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_buffer_out_d_bits_sink[0]
                            (input port)
  Destination:            auto_buffer_out_e_bits_sink[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.817ns  (logic 3.171ns (83.087%)  route 0.646ns (16.913%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_d_bits_sink[0] (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_d_bits_sink[0]
                                                                      r  auto_buffer_out_d_bits_sink_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 r  auto_buffer_out_d_bits_sink_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.646     1.493    auto_buffer_out_e_bits_sink_OBUF[0]
                                                                      r  auto_buffer_out_e_bits_sink_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.324     3.817 r  auto_buffer_out_e_bits_sink_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.817    auto_buffer_out_e_bits_sink[0]
                                                                      r  auto_buffer_out_e_bits_sink[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_buffer_out_d_bits_sink[1]
                            (input port)
  Destination:            auto_buffer_out_e_bits_sink[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.817ns  (logic 3.171ns (83.087%)  route 0.646ns (16.913%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_d_bits_sink[1] (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_d_bits_sink[1]
                                                                      r  auto_buffer_out_d_bits_sink_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 r  auto_buffer_out_d_bits_sink_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.646     1.493    auto_buffer_out_e_bits_sink_OBUF[1]
                                                                      r  auto_buffer_out_e_bits_sink_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.324     3.817 r  auto_buffer_out_e_bits_sink_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.817    auto_buffer_out_e_bits_sink[1]
                                                                      r  auto_buffer_out_e_bits_sink[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_buffer_out_d_bits_sink[2]
                            (input port)
  Destination:            auto_buffer_out_e_bits_sink[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.817ns  (logic 3.171ns (83.087%)  route 0.646ns (16.913%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_d_bits_sink[2] (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_d_bits_sink[2]
                                                                      r  auto_buffer_out_d_bits_sink_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 r  auto_buffer_out_d_bits_sink_IBUF[2]_inst/O
                         net (fo=1, unplaced)         0.646     1.493    auto_buffer_out_e_bits_sink_OBUF[2]
                                                                      r  auto_buffer_out_e_bits_sink_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.324     3.817 r  auto_buffer_out_e_bits_sink_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.817    auto_buffer_out_e_bits_sink[2]
                                                                      r  auto_buffer_out_e_bits_sink[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 auto_buffer_out_d_bits_sink[0]
                            (input port)
  Destination:            auto_buffer_out_e_bits_sink[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.560ns  (logic 1.240ns (79.474%)  route 0.320ns (20.526%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_d_bits_sink[0] (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_d_bits_sink[0]
                                                                      r  auto_buffer_out_d_bits_sink_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 r  auto_buffer_out_d_bits_sink_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.320     0.465    auto_buffer_out_e_bits_sink_OBUF[0]
                                                                      r  auto_buffer_out_e_bits_sink_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.095     1.560 r  auto_buffer_out_e_bits_sink_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.560    auto_buffer_out_e_bits_sink[0]
                                                                      r  auto_buffer_out_e_bits_sink[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_buffer_out_d_bits_sink[1]
                            (input port)
  Destination:            auto_buffer_out_e_bits_sink[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.560ns  (logic 1.240ns (79.474%)  route 0.320ns (20.526%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_d_bits_sink[1] (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_d_bits_sink[1]
                                                                      r  auto_buffer_out_d_bits_sink_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 r  auto_buffer_out_d_bits_sink_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.320     0.465    auto_buffer_out_e_bits_sink_OBUF[1]
                                                                      r  auto_buffer_out_e_bits_sink_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.095     1.560 r  auto_buffer_out_e_bits_sink_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.560    auto_buffer_out_e_bits_sink[1]
                                                                      r  auto_buffer_out_e_bits_sink[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_buffer_out_d_bits_sink[2]
                            (input port)
  Destination:            auto_buffer_out_e_bits_sink[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.560ns  (logic 1.240ns (79.474%)  route 0.320ns (20.526%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_d_bits_sink[2] (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_d_bits_sink[2]
                                                                      r  auto_buffer_out_d_bits_sink_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 r  auto_buffer_out_d_bits_sink_IBUF[2]_inst/O
                         net (fo=1, unplaced)         0.320     0.465    auto_buffer_out_e_bits_sink_OBUF[2]
                                                                      r  auto_buffer_out_e_bits_sink_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.095     1.560 r  auto_buffer_out_e_bits_sink_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.560    auto_buffer_out_e_bits_sink[2]
                                                                      r  auto_buffer_out_e_bits_sink[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_buffer_out_b_bits_source[1]
                            (input port)
  Destination:            auto_buffer_out_b_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 1.285ns (66.736%)  route 0.640ns (33.264%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  auto_buffer_out_b_bits_source[1] (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_b_bits_source[1]
                                                                      f  auto_buffer_out_b_bits_source_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 f  auto_buffer_out_b_bits_source_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.320     0.465    dcache/auto_buffer_out_b_bits_source_IBUF[1]
                                                                      f  dcache/auto_buffer_out_b_ready_OBUF_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.510 r  dcache/auto_buffer_out_b_ready_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.320     0.830    auto_buffer_out_b_ready_OBUF
                                                                      r  auto_buffer_out_b_ready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.095     1.925 r  auto_buffer_out_b_ready_OBUF_inst/O
                         net (fo=0)                   0.000     1.925    auto_buffer_out_b_ready
                                                                      r  auto_buffer_out_b_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_buffer_out_d_bits_source[1]
                            (input port)
  Destination:            auto_buffer_out_d_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 1.285ns (66.736%)  route 0.640ns (33.264%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_d_bits_source[1] (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_d_bits_source[1]
                                                                      r  auto_buffer_out_d_bits_source_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 r  auto_buffer_out_d_bits_source_IBUF[1]_inst/O
                         net (fo=13, unplaced)        0.320     0.465    dcache/auto_buffer_out_d_bits_source_IBUF[1]
                                                                      r  dcache/auto_buffer_out_d_ready_OBUF_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.510 r  dcache/auto_buffer_out_d_ready_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.320     0.830    auto_buffer_out_d_ready_OBUF
                                                                      r  auto_buffer_out_d_ready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.095     1.925 r  auto_buffer_out_d_ready_OBUF_inst/O
                         net (fo=0)                   0.000     1.925    auto_buffer_out_d_ready
                                                                      r  auto_buffer_out_d_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_buffer_out_d_bits_opcode[0]
                            (input port)
  Destination:            auto_buffer_out_e_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 1.285ns (66.736%)  route 0.640ns (33.264%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  auto_buffer_out_d_bits_opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_d_bits_opcode[0]
                                                                      f  auto_buffer_out_d_bits_opcode_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 f  auto_buffer_out_d_bits_opcode_IBUF[0]_inst/O
                         net (fo=39, unplaced)        0.320     0.465    dcache/auto_buffer_out_d_bits_opcode_IBUF[0]
                                                                      f  dcache/auto_buffer_out_e_valid_OBUF_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.510 r  dcache/auto_buffer_out_e_valid_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.320     0.830    auto_buffer_out_e_valid_OBUF
                                                                      r  auto_buffer_out_e_valid_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.095     1.925 r  auto_buffer_out_e_valid_OBUF_inst/O
                         net (fo=0)                   0.000     1.925    auto_buffer_out_e_valid
                                                                      r  auto_buffer_out_e_valid (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay           227 Endpoints
Min Delay           227 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dcache/s2_tlb_xcpt_ma_st_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_b_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.109ns  (logic 4.198ns (41.532%)  route 5.911ns (58.468%))
  Logic Levels:           14  (LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.493    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.574 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.584     2.158    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/s2_tlb_xcpt_ma_st_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.537 f  dcache/s2_tlb_xcpt_ma_st_reg/Q
                         net (fo=3, unplaced)         0.797     3.334    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/s2_tlb_xcpt_ma_st
                                                                      f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/pstore_drain_on_miss_REG_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     3.566 f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/pstore_drain_on_miss_REG_i_2/O
                         net (fo=3, unplaced)         0.346     3.912    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/s2_tlb_xcpt_ma_st_reg
                                                                      f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/probe_bits_address[31]_i_5/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     4.017 f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/probe_bits_address[31]_i_5/O
                         net (fo=3, unplaced)         0.365     4.382    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/s2_not_nacked_in_s1_reg
                                                                      f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/pstore2_valid_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.108     4.490 r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/pstore2_valid_i_6/O
                         net (fo=3, unplaced)         0.365     4.855    dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/pstore2_storegen_data_r_7_reg[0]
                                                                      r  dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/pstore2_valid_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.105     4.960 f  dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/pstore2_valid_i_3/O
                         net (fo=3, unplaced)         0.365     5.325    dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/pstore1_held_reg
                                                                      f  dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/auto_buffer_out_e_valid_OBUF_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.105     5.430 f  dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/auto_buffer_out_e_valid_OBUF_inst_i_2/O
                         net (fo=90, unplaced)        0.444     5.874    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_2_0
                                                                      f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.105     5.979 f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_4/O
                         net (fo=1, unplaced)         0.347     6.326    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_4_n_0
                                                                      f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.105     6.431 r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_2/O
                         net (fo=3, unplaced)         0.365     6.796    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/blockUncachedGrant_reg
                                                                      r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/release_ack_wait_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.105     6.901 r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/release_ack_wait_i_2/O
                         net (fo=6, unplaced)         0.379     7.280    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_bits_source[1]
                                                                      r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/ram_reg_0_63_18_20_i_5/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     7.385 f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/ram_reg_0_63_18_20_i_5/O
                         net (fo=3, unplaced)         0.365     7.750    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/ram_reg_0_63_18_20_i_5_n_0
                                                                      f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/s1_probe_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.105     7.855 f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/s1_probe_i_2/O
                         net (fo=38, unplaced)        0.422     8.277    dcache/rockettile_dcache_tag_array_0_n_28
                                                                      f  dcache/auto_buffer_out_b_ready_OBUF_inst_i_3/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     8.382 f  dcache/auto_buffer_out_b_ready_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.358     8.740    dcache/metaArb_io_out_bits_write
                                                                      f  dcache/auto_buffer_out_b_ready_OBUF_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.105     8.845 f  dcache/auto_buffer_out_b_ready_OBUF_inst_i_2/O
                         net (fo=1, unplaced)         0.347     9.192    dcache/auto_buffer_out_b_ready_OBUF_inst_i_2_n_0
                                                                      f  dcache/auto_buffer_out_b_ready_OBUF_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     9.297 r  dcache/auto_buffer_out_b_ready_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.646     9.942    auto_buffer_out_b_ready_OBUF
                                                                      r  auto_buffer_out_b_ready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.324    12.267 r  auto_buffer_out_b_ready_OBUF_inst/O
                         net (fo=0)                   0.000    12.267    auto_buffer_out_b_ready
                                                                      r  auto_buffer_out_b_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/s2_tlb_xcpt_ma_st_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_d_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.713ns  (logic 3.673ns (47.626%)  route 4.040ns (52.374%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.493    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.574 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.584     2.158    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/s2_tlb_xcpt_ma_st_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.537 r  dcache/s2_tlb_xcpt_ma_st_reg/Q
                         net (fo=3, unplaced)         0.797     3.334    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/s2_tlb_xcpt_ma_st
                                                                      r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/pstore_drain_on_miss_REG_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     3.566 r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/pstore_drain_on_miss_REG_i_2/O
                         net (fo=3, unplaced)         0.346     3.912    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/s2_tlb_xcpt_ma_st_reg
                                                                      r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/probe_bits_address[31]_i_5/I1
                         LUT5 (Prop_lut5_I1_O)        0.105     4.017 r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/probe_bits_address[31]_i_5/O
                         net (fo=3, unplaced)         0.365     4.382    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/s2_not_nacked_in_s1_reg
                                                                      r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/pstore2_valid_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.108     4.490 f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/pstore2_valid_i_6/O
                         net (fo=3, unplaced)         0.365     4.855    dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/pstore2_storegen_data_r_7_reg[0]
                                                                      f  dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/pstore2_valid_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.105     4.960 r  dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/pstore2_valid_i_3/O
                         net (fo=3, unplaced)         0.365     5.325    dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/pstore1_held_reg
                                                                      r  dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/auto_buffer_out_e_valid_OBUF_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.105     5.430 r  dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0/auto_buffer_out_e_valid_OBUF_inst_i_2/O
                         net (fo=90, unplaced)        0.444     5.874    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_2_0
                                                                      r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.105     5.979 r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_4/O
                         net (fo=1, unplaced)         0.347     6.326    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_4_n_0
                                                                      r  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.105     6.431 f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/auto_buffer_out_d_ready_OBUF_inst_i_2/O
                         net (fo=3, unplaced)         0.365     6.796    dcache/rockettile_dcache_tag_array_0_n_32
                                                                      f  dcache/auto_buffer_out_d_ready_OBUF_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.105     6.901 r  dcache/auto_buffer_out_d_ready_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.646     7.546    auto_buffer_out_d_ready_OBUF
                                                                      r  auto_buffer_out_d_ready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.324     9.871 r  auto_buffer_out_d_ready_OBUF_inst/O
                         net (fo=0)                   0.000     9.871    auto_buffer_out_d_ready
                                                                      r  auto_buffer_out_d_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/s2_tlb_xcpt_ma_st_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_a_bits_address[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.289ns  (logic 3.571ns (48.998%)  route 3.718ns (51.002%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.493    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.574 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.584     2.158    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/s2_tlb_xcpt_ma_st_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.537 f  dcache/s2_tlb_xcpt_ma_st_reg/Q
                         net (fo=3, unplaced)         0.797     3.334    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/s2_tlb_xcpt_ma_st
                                                                      f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/pstore_drain_on_miss_REG_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     3.566 f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/pstore_drain_on_miss_REG_i_2/O
                         net (fo=3, unplaced)         0.365     3.931    dcache/rockettile_dcache_tag_array_0_n_36
                                                                      f  dcache/lrscCount[0]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.105     4.036 f  dcache/lrscCount[0]_i_4/O
                         net (fo=2, unplaced)         0.358     4.394    dcache/lrscCount[0]_i_4_n_0
                                                                      f  dcache/lrscAddr[25]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     4.499 f  dcache/lrscAddr[25]_i_2/O
                         net (fo=4, unplaced)         0.371     4.870    dcache/lrscAddr[25]_i_2_n_0
                                                                      f  dcache/uncachedReqs_0_addr[2]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.108     4.978 f  dcache/uncachedReqs_0_addr[2]_i_2/O
                         net (fo=8, unplaced)         0.366     5.344    dcache/s2_pma_cacheable_reg_0
                                                                      f  dcache/readys_mask[0]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     5.449 f  dcache/readys_mask[0]_i_2/O
                         net (fo=3, unplaced)         0.365     5.814    tlMasterXbar/state_0_reg_1
                                                                      f  tlMasterXbar/auto_buffer_out_a_bits_opcode_OBUF[2]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     5.919 f  tlMasterXbar/auto_buffer_out_a_bits_opcode_OBUF[2]_inst_i_2/O
                         net (fo=115, unplaced)       0.450     6.369    dcache/auto_buffer_out_a_bits_opcode[1]
                                                                      f  dcache/auto_buffer_out_a_bits_address_OBUF[1]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.108     6.477 r  dcache/auto_buffer_out_a_bits_address_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.646     7.122    auto_buffer_out_a_bits_address_OBUF[1]
                                                                      r  auto_buffer_out_a_bits_address_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.324     9.447 r  auto_buffer_out_a_bits_address_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.447    auto_buffer_out_a_bits_address[1]
                                                                      r  auto_buffer_out_a_bits_address[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/s2_tlb_xcpt_ma_st_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_a_bits_address[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.289ns  (logic 3.571ns (48.998%)  route 3.718ns (51.002%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.493    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.574 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.584     2.158    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/s2_tlb_xcpt_ma_st_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.537 f  dcache/s2_tlb_xcpt_ma_st_reg/Q
                         net (fo=3, unplaced)         0.797     3.334    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/s2_tlb_xcpt_ma_st
                                                                      f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/pstore_drain_on_miss_REG_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     3.566 f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/pstore_drain_on_miss_REG_i_2/O
                         net (fo=3, unplaced)         0.365     3.931    dcache/rockettile_dcache_tag_array_0_n_36
                                                                      f  dcache/lrscCount[0]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.105     4.036 f  dcache/lrscCount[0]_i_4/O
                         net (fo=2, unplaced)         0.358     4.394    dcache/lrscCount[0]_i_4_n_0
                                                                      f  dcache/lrscAddr[25]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     4.499 f  dcache/lrscAddr[25]_i_2/O
                         net (fo=4, unplaced)         0.371     4.870    dcache/lrscAddr[25]_i_2_n_0
                                                                      f  dcache/uncachedReqs_0_addr[2]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.108     4.978 f  dcache/uncachedReqs_0_addr[2]_i_2/O
                         net (fo=8, unplaced)         0.366     5.344    dcache/s2_pma_cacheable_reg_0
                                                                      f  dcache/readys_mask[0]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     5.449 f  dcache/readys_mask[0]_i_2/O
                         net (fo=3, unplaced)         0.365     5.814    tlMasterXbar/state_0_reg_1
                                                                      f  tlMasterXbar/auto_buffer_out_a_bits_opcode_OBUF[2]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     5.919 f  tlMasterXbar/auto_buffer_out_a_bits_opcode_OBUF[2]_inst_i_2/O
                         net (fo=115, unplaced)       0.450     6.369    dcache/auto_buffer_out_a_bits_opcode[1]
                                                                      f  dcache/auto_buffer_out_a_bits_address_OBUF[3]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.108     6.477 r  dcache/auto_buffer_out_a_bits_address_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.646     7.122    auto_buffer_out_a_bits_address_OBUF[3]
                                                                      r  auto_buffer_out_a_bits_address_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.324     9.447 r  auto_buffer_out_a_bits_address_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.447    auto_buffer_out_a_bits_address[3]
                                                                      r  auto_buffer_out_a_bits_address[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/s2_tlb_xcpt_ma_st_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_a_bits_address[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.289ns  (logic 3.571ns (48.998%)  route 3.718ns (51.002%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.493    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.574 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.584     2.158    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/s2_tlb_xcpt_ma_st_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.537 f  dcache/s2_tlb_xcpt_ma_st_reg/Q
                         net (fo=3, unplaced)         0.797     3.334    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/s2_tlb_xcpt_ma_st
                                                                      f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/pstore_drain_on_miss_REG_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     3.566 f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/pstore_drain_on_miss_REG_i_2/O
                         net (fo=3, unplaced)         0.365     3.931    dcache/rockettile_dcache_tag_array_0_n_36
                                                                      f  dcache/lrscCount[0]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.105     4.036 f  dcache/lrscCount[0]_i_4/O
                         net (fo=2, unplaced)         0.358     4.394    dcache/lrscCount[0]_i_4_n_0
                                                                      f  dcache/lrscAddr[25]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     4.499 f  dcache/lrscAddr[25]_i_2/O
                         net (fo=4, unplaced)         0.371     4.870    dcache/lrscAddr[25]_i_2_n_0
                                                                      f  dcache/uncachedReqs_0_addr[2]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.108     4.978 f  dcache/uncachedReqs_0_addr[2]_i_2/O
                         net (fo=8, unplaced)         0.366     5.344    dcache/s2_pma_cacheable_reg_0
                                                                      f  dcache/readys_mask[0]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     5.449 f  dcache/readys_mask[0]_i_2/O
                         net (fo=3, unplaced)         0.365     5.814    tlMasterXbar/state_0_reg_1
                                                                      f  tlMasterXbar/auto_buffer_out_a_bits_opcode_OBUF[2]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     5.919 f  tlMasterXbar/auto_buffer_out_a_bits_opcode_OBUF[2]_inst_i_2/O
                         net (fo=115, unplaced)       0.450     6.369    dcache/auto_buffer_out_a_bits_opcode[1]
                                                                      f  dcache/auto_buffer_out_a_bits_address_OBUF[5]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.108     6.477 r  dcache/auto_buffer_out_a_bits_address_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.646     7.122    auto_buffer_out_a_bits_address_OBUF[5]
                                                                      r  auto_buffer_out_a_bits_address_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.324     9.447 r  auto_buffer_out_a_bits_address_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.447    auto_buffer_out_a_bits_address[5]
                                                                      r  auto_buffer_out_a_bits_address[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/s2_tlb_xcpt_ma_st_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_a_bits_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.289ns  (logic 3.571ns (48.998%)  route 3.718ns (51.002%))
  Logic Levels:           8  (LUT2=2 LUT3=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.493    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.574 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.584     2.158    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/s2_tlb_xcpt_ma_st_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.537 f  dcache/s2_tlb_xcpt_ma_st_reg/Q
                         net (fo=3, unplaced)         0.797     3.334    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/s2_tlb_xcpt_ma_st
                                                                      f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/pstore_drain_on_miss_REG_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     3.566 f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/pstore_drain_on_miss_REG_i_2/O
                         net (fo=3, unplaced)         0.365     3.931    dcache/rockettile_dcache_tag_array_0_n_36
                                                                      f  dcache/lrscCount[0]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.105     4.036 f  dcache/lrscCount[0]_i_4/O
                         net (fo=2, unplaced)         0.358     4.394    dcache/lrscCount[0]_i_4_n_0
                                                                      f  dcache/lrscAddr[25]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     4.499 f  dcache/lrscAddr[25]_i_2/O
                         net (fo=4, unplaced)         0.371     4.870    dcache/lrscAddr[25]_i_2_n_0
                                                                      f  dcache/uncachedReqs_0_addr[2]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.108     4.978 f  dcache/uncachedReqs_0_addr[2]_i_2/O
                         net (fo=8, unplaced)         0.366     5.344    dcache/s2_pma_cacheable_reg_0
                                                                      f  dcache/readys_mask[0]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     5.449 f  dcache/readys_mask[0]_i_2/O
                         net (fo=3, unplaced)         0.365     5.814    tlMasterXbar/state_0_reg_1
                                                                      f  tlMasterXbar/auto_buffer_out_a_bits_opcode_OBUF[2]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     5.919 f  tlMasterXbar/auto_buffer_out_a_bits_opcode_OBUF[2]_inst_i_2/O
                         net (fo=115, unplaced)       0.450     6.369    dcache/auto_buffer_out_a_bits_opcode[1]
                                                                      f  dcache/auto_buffer_out_a_bits_data_OBUF[11]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.108     6.477 r  dcache/auto_buffer_out_a_bits_data_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.646     7.122    auto_buffer_out_a_bits_data_OBUF[11]
                                                                      r  auto_buffer_out_a_bits_data_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.324     9.447 r  auto_buffer_out_a_bits_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.447    auto_buffer_out_a_bits_data[11]
                                                                      r  auto_buffer_out_a_bits_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/s2_tlb_xcpt_ma_st_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_a_bits_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.289ns  (logic 3.571ns (48.998%)  route 3.718ns (51.002%))
  Logic Levels:           8  (LUT2=2 LUT3=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.493    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.574 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.584     2.158    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/s2_tlb_xcpt_ma_st_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.537 f  dcache/s2_tlb_xcpt_ma_st_reg/Q
                         net (fo=3, unplaced)         0.797     3.334    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/s2_tlb_xcpt_ma_st
                                                                      f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/pstore_drain_on_miss_REG_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     3.566 f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/pstore_drain_on_miss_REG_i_2/O
                         net (fo=3, unplaced)         0.365     3.931    dcache/rockettile_dcache_tag_array_0_n_36
                                                                      f  dcache/lrscCount[0]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.105     4.036 f  dcache/lrscCount[0]_i_4/O
                         net (fo=2, unplaced)         0.358     4.394    dcache/lrscCount[0]_i_4_n_0
                                                                      f  dcache/lrscAddr[25]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     4.499 f  dcache/lrscAddr[25]_i_2/O
                         net (fo=4, unplaced)         0.371     4.870    dcache/lrscAddr[25]_i_2_n_0
                                                                      f  dcache/uncachedReqs_0_addr[2]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.108     4.978 f  dcache/uncachedReqs_0_addr[2]_i_2/O
                         net (fo=8, unplaced)         0.366     5.344    dcache/s2_pma_cacheable_reg_0
                                                                      f  dcache/readys_mask[0]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     5.449 f  dcache/readys_mask[0]_i_2/O
                         net (fo=3, unplaced)         0.365     5.814    tlMasterXbar/state_0_reg_1
                                                                      f  tlMasterXbar/auto_buffer_out_a_bits_opcode_OBUF[2]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     5.919 f  tlMasterXbar/auto_buffer_out_a_bits_opcode_OBUF[2]_inst_i_2/O
                         net (fo=115, unplaced)       0.450     6.369    dcache/auto_buffer_out_a_bits_opcode[1]
                                                                      f  dcache/auto_buffer_out_a_bits_data_OBUF[13]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.108     6.477 r  dcache/auto_buffer_out_a_bits_data_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.646     7.122    auto_buffer_out_a_bits_data_OBUF[13]
                                                                      r  auto_buffer_out_a_bits_data_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.324     9.447 r  auto_buffer_out_a_bits_data_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.447    auto_buffer_out_a_bits_data[13]
                                                                      r  auto_buffer_out_a_bits_data[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/s2_tlb_xcpt_ma_st_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_a_bits_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.289ns  (logic 3.571ns (48.998%)  route 3.718ns (51.002%))
  Logic Levels:           8  (LUT2=2 LUT3=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.493    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.574 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.584     2.158    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/s2_tlb_xcpt_ma_st_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.537 f  dcache/s2_tlb_xcpt_ma_st_reg/Q
                         net (fo=3, unplaced)         0.797     3.334    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/s2_tlb_xcpt_ma_st
                                                                      f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/pstore_drain_on_miss_REG_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     3.566 f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/pstore_drain_on_miss_REG_i_2/O
                         net (fo=3, unplaced)         0.365     3.931    dcache/rockettile_dcache_tag_array_0_n_36
                                                                      f  dcache/lrscCount[0]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.105     4.036 f  dcache/lrscCount[0]_i_4/O
                         net (fo=2, unplaced)         0.358     4.394    dcache/lrscCount[0]_i_4_n_0
                                                                      f  dcache/lrscAddr[25]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     4.499 f  dcache/lrscAddr[25]_i_2/O
                         net (fo=4, unplaced)         0.371     4.870    dcache/lrscAddr[25]_i_2_n_0
                                                                      f  dcache/uncachedReqs_0_addr[2]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.108     4.978 f  dcache/uncachedReqs_0_addr[2]_i_2/O
                         net (fo=8, unplaced)         0.366     5.344    dcache/s2_pma_cacheable_reg_0
                                                                      f  dcache/readys_mask[0]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     5.449 f  dcache/readys_mask[0]_i_2/O
                         net (fo=3, unplaced)         0.365     5.814    tlMasterXbar/state_0_reg_1
                                                                      f  tlMasterXbar/auto_buffer_out_a_bits_opcode_OBUF[2]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     5.919 f  tlMasterXbar/auto_buffer_out_a_bits_opcode_OBUF[2]_inst_i_2/O
                         net (fo=115, unplaced)       0.450     6.369    dcache/auto_buffer_out_a_bits_opcode[1]
                                                                      f  dcache/auto_buffer_out_a_bits_data_OBUF[15]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.108     6.477 r  dcache/auto_buffer_out_a_bits_data_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.646     7.122    auto_buffer_out_a_bits_data_OBUF[15]
                                                                      r  auto_buffer_out_a_bits_data_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.324     9.447 r  auto_buffer_out_a_bits_data_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.447    auto_buffer_out_a_bits_data[15]
                                                                      r  auto_buffer_out_a_bits_data[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/s2_tlb_xcpt_ma_st_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_a_bits_data[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.289ns  (logic 3.571ns (48.998%)  route 3.718ns (51.002%))
  Logic Levels:           8  (LUT2=2 LUT3=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.493    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.574 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.584     2.158    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/s2_tlb_xcpt_ma_st_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.537 f  dcache/s2_tlb_xcpt_ma_st_reg/Q
                         net (fo=3, unplaced)         0.797     3.334    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/s2_tlb_xcpt_ma_st
                                                                      f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/pstore_drain_on_miss_REG_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     3.566 f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/pstore_drain_on_miss_REG_i_2/O
                         net (fo=3, unplaced)         0.365     3.931    dcache/rockettile_dcache_tag_array_0_n_36
                                                                      f  dcache/lrscCount[0]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.105     4.036 f  dcache/lrscCount[0]_i_4/O
                         net (fo=2, unplaced)         0.358     4.394    dcache/lrscCount[0]_i_4_n_0
                                                                      f  dcache/lrscAddr[25]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     4.499 f  dcache/lrscAddr[25]_i_2/O
                         net (fo=4, unplaced)         0.371     4.870    dcache/lrscAddr[25]_i_2_n_0
                                                                      f  dcache/uncachedReqs_0_addr[2]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.108     4.978 f  dcache/uncachedReqs_0_addr[2]_i_2/O
                         net (fo=8, unplaced)         0.366     5.344    dcache/s2_pma_cacheable_reg_0
                                                                      f  dcache/readys_mask[0]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     5.449 f  dcache/readys_mask[0]_i_2/O
                         net (fo=3, unplaced)         0.365     5.814    tlMasterXbar/state_0_reg_1
                                                                      f  tlMasterXbar/auto_buffer_out_a_bits_opcode_OBUF[2]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     5.919 f  tlMasterXbar/auto_buffer_out_a_bits_opcode_OBUF[2]_inst_i_2/O
                         net (fo=115, unplaced)       0.450     6.369    dcache/auto_buffer_out_a_bits_opcode[1]
                                                                      f  dcache/auto_buffer_out_a_bits_data_OBUF[17]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.108     6.477 r  dcache/auto_buffer_out_a_bits_data_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.646     7.122    auto_buffer_out_a_bits_data_OBUF[17]
                                                                      r  auto_buffer_out_a_bits_data_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.324     9.447 r  auto_buffer_out_a_bits_data_OBUF[17]_inst/O
                         net (fo=0)                   0.000     9.447    auto_buffer_out_a_bits_data[17]
                                                                      r  auto_buffer_out_a_bits_data[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/s2_tlb_xcpt_ma_st_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_a_bits_data[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.289ns  (logic 3.571ns (48.998%)  route 3.718ns (51.002%))
  Logic Levels:           8  (LUT2=2 LUT3=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.493    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.574 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.584     2.158    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/s2_tlb_xcpt_ma_st_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.537 f  dcache/s2_tlb_xcpt_ma_st_reg/Q
                         net (fo=3, unplaced)         0.797     3.334    dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/s2_tlb_xcpt_ma_st
                                                                      f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/pstore_drain_on_miss_REG_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.232     3.566 f  dcache/rockettile_dcache_tag_array_0/rockettile_dcache_tag_array_0_ext/mem_0_0/pstore_drain_on_miss_REG_i_2/O
                         net (fo=3, unplaced)         0.365     3.931    dcache/rockettile_dcache_tag_array_0_n_36
                                                                      f  dcache/lrscCount[0]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.105     4.036 f  dcache/lrscCount[0]_i_4/O
                         net (fo=2, unplaced)         0.358     4.394    dcache/lrscCount[0]_i_4_n_0
                                                                      f  dcache/lrscAddr[25]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     4.499 f  dcache/lrscAddr[25]_i_2/O
                         net (fo=4, unplaced)         0.371     4.870    dcache/lrscAddr[25]_i_2_n_0
                                                                      f  dcache/uncachedReqs_0_addr[2]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.108     4.978 f  dcache/uncachedReqs_0_addr[2]_i_2/O
                         net (fo=8, unplaced)         0.366     5.344    dcache/s2_pma_cacheable_reg_0
                                                                      f  dcache/readys_mask[0]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     5.449 f  dcache/readys_mask[0]_i_2/O
                         net (fo=3, unplaced)         0.365     5.814    tlMasterXbar/state_0_reg_1
                                                                      f  tlMasterXbar/auto_buffer_out_a_bits_opcode_OBUF[2]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     5.919 f  tlMasterXbar/auto_buffer_out_a_bits_opcode_OBUF[2]_inst_i_2/O
                         net (fo=115, unplaced)       0.450     6.369    dcache/auto_buffer_out_a_bits_opcode[1]
                                                                      f  dcache/auto_buffer_out_a_bits_data_OBUF[19]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.108     6.477 r  dcache/auto_buffer_out_a_bits_data_OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.646     7.122    auto_buffer_out_a_bits_data_OBUF[19]
                                                                      r  auto_buffer_out_a_bits_data_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.324     9.447 r  auto_buffer_out_a_bits_data_OBUF[19]_inst/O
                         net (fo=0)                   0.000     9.447    auto_buffer_out_a_bits_data[19]
                                                                      r  auto_buffer_out_a_bits_data[19] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dcache/probe_bits_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_c_bits_address[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.610ns  (logic 1.290ns (80.119%)  route 0.320ns (19.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.465    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.491 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.114     0.605    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/probe_bits_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.746 r  dcache/probe_bits_address_reg[0]/Q
                         net (fo=1, unplaced)         0.320     1.066    auto_buffer_out_c_bits_address_OBUF[0]
                                                                      r  auto_buffer_out_c_bits_address_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.149     2.215 r  auto_buffer_out_c_bits_address_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.215    auto_buffer_out_c_bits_address[0]
                                                                      r  auto_buffer_out_c_bits_address[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/probe_bits_address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_c_bits_address[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.610ns  (logic 1.290ns (80.119%)  route 0.320ns (19.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.465    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.491 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.114     0.605    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/probe_bits_address_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.746 r  dcache/probe_bits_address_reg[10]/Q
                         net (fo=4, unplaced)         0.320     1.066    auto_buffer_out_c_bits_address_OBUF[10]
                                                                      r  auto_buffer_out_c_bits_address_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.149     2.215 r  auto_buffer_out_c_bits_address_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.215    auto_buffer_out_c_bits_address[10]
                                                                      r  auto_buffer_out_c_bits_address[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/probe_bits_address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_c_bits_address[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.610ns  (logic 1.290ns (80.119%)  route 0.320ns (19.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.465    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.491 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.114     0.605    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/probe_bits_address_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.746 r  dcache/probe_bits_address_reg[11]/Q
                         net (fo=4, unplaced)         0.320     1.066    auto_buffer_out_c_bits_address_OBUF[11]
                                                                      r  auto_buffer_out_c_bits_address_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.149     2.215 r  auto_buffer_out_c_bits_address_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.215    auto_buffer_out_c_bits_address[11]
                                                                      r  auto_buffer_out_c_bits_address[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/probe_bits_address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_c_bits_address[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.610ns  (logic 1.290ns (80.119%)  route 0.320ns (19.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.465    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.491 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.114     0.605    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/probe_bits_address_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.746 r  dcache/probe_bits_address_reg[12]/Q
                         net (fo=4, unplaced)         0.320     1.066    auto_buffer_out_c_bits_address_OBUF[12]
                                                                      r  auto_buffer_out_c_bits_address_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.149     2.215 r  auto_buffer_out_c_bits_address_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.215    auto_buffer_out_c_bits_address[12]
                                                                      r  auto_buffer_out_c_bits_address[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/probe_bits_address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_c_bits_address[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.610ns  (logic 1.290ns (80.119%)  route 0.320ns (19.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.465    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.491 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.114     0.605    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/probe_bits_address_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.746 r  dcache/probe_bits_address_reg[13]/Q
                         net (fo=4, unplaced)         0.320     1.066    auto_buffer_out_c_bits_address_OBUF[13]
                                                                      r  auto_buffer_out_c_bits_address_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.149     2.215 r  auto_buffer_out_c_bits_address_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.215    auto_buffer_out_c_bits_address[13]
                                                                      r  auto_buffer_out_c_bits_address[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/probe_bits_address_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_c_bits_address[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.610ns  (logic 1.290ns (80.119%)  route 0.320ns (19.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.465    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.491 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.114     0.605    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/probe_bits_address_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.746 r  dcache/probe_bits_address_reg[14]/Q
                         net (fo=4, unplaced)         0.320     1.066    auto_buffer_out_c_bits_address_OBUF[14]
                                                                      r  auto_buffer_out_c_bits_address_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.149     2.215 r  auto_buffer_out_c_bits_address_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.215    auto_buffer_out_c_bits_address[14]
                                                                      r  auto_buffer_out_c_bits_address[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/probe_bits_address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_c_bits_address[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.610ns  (logic 1.290ns (80.119%)  route 0.320ns (19.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.465    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.491 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.114     0.605    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/probe_bits_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.746 r  dcache/probe_bits_address_reg[15]/Q
                         net (fo=4, unplaced)         0.320     1.066    auto_buffer_out_c_bits_address_OBUF[15]
                                                                      r  auto_buffer_out_c_bits_address_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.149     2.215 r  auto_buffer_out_c_bits_address_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.215    auto_buffer_out_c_bits_address[15]
                                                                      r  auto_buffer_out_c_bits_address[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/probe_bits_address_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_c_bits_address[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.610ns  (logic 1.290ns (80.119%)  route 0.320ns (19.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.465    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.491 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.114     0.605    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/probe_bits_address_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.746 r  dcache/probe_bits_address_reg[16]/Q
                         net (fo=4, unplaced)         0.320     1.066    auto_buffer_out_c_bits_address_OBUF[16]
                                                                      r  auto_buffer_out_c_bits_address_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.149     2.215 r  auto_buffer_out_c_bits_address_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.215    auto_buffer_out_c_bits_address[16]
                                                                      r  auto_buffer_out_c_bits_address[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/probe_bits_address_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_c_bits_address[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.610ns  (logic 1.290ns (80.119%)  route 0.320ns (19.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.465    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.491 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.114     0.605    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/probe_bits_address_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.746 r  dcache/probe_bits_address_reg[17]/Q
                         net (fo=4, unplaced)         0.320     1.066    auto_buffer_out_c_bits_address_OBUF[17]
                                                                      r  auto_buffer_out_c_bits_address_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.149     2.215 r  auto_buffer_out_c_bits_address_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.215    auto_buffer_out_c_bits_address[17]
                                                                      r  auto_buffer_out_c_bits_address[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dcache/probe_bits_address_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            auto_buffer_out_c_bits_address[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.610ns  (logic 1.290ns (80.119%)  route 0.320ns (19.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.465    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.491 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.114     0.605    dcache/clock_IBUF_BUFG
                         FDRE                                         r  dcache/probe_bits_address_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.746 r  dcache/probe_bits_address_reg[18]/Q
                         net (fo=4, unplaced)         0.320     1.066    auto_buffer_out_c_bits_address_OBUF[18]
                                                                      r  auto_buffer_out_c_bits_address_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.149     2.215 r  auto_buffer_out_c_bits_address_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.215    auto_buffer_out_c_bits_address[18]
                                                                      r  auto_buffer_out_c_bits_address[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay          3711 Endpoints
Min Delay          3711 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 auto_buffer_out_a_ready
                            (input port)
  Destination:            core/ex_reg_rs_msb_0_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.632ns  (logic 1.727ns (26.042%)  route 4.905ns (73.958%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT4=2 LUT6=4)
  Clock Path Skew:        1.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_a_ready (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_a_ready
                                                                      r  auto_buffer_out_a_ready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 r  auto_buffer_out_a_ready_IBUF_inst/O
                         net (fo=6, unplaced)         0.646     1.493    tlMasterXbar/auto_buffer_out_a_ready_IBUF
                                                                      r  tlMasterXbar/cached_grant_wait_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.105     1.598 r  tlMasterXbar/cached_grant_wait_i_4/O
                         net (fo=4, unplaced)         0.606     2.204    dcache/_tlMasterXbar_auto_anon_in_0_a_ready
                                                                      r  dcache/pstore_drain_on_miss_REG_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.328 f  dcache/pstore_drain_on_miss_REG_i_1/O
                         net (fo=41, unplaced)        0.424     2.752    core/_dcache_io_cpu_s2_nack
                                                                      f  core/wb_reg_replay_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.105     2.857 r  core/wb_reg_replay_i_2/O
                         net (fo=5, unplaced)         0.375     3.232    core/_core_io_imem_req_bits_speculative
                                                                      r  core/mem_reg_xcpt_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.105     3.337 r  core/mem_reg_xcpt_i_3/O
                         net (fo=47, unplaced)        0.428     3.765    core/ibuf/ex_reg_replay_reg_0
                                                                      r  core/ibuf/ex_reg_xcpt_interrupt_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.105     3.870 f  core/ibuf/ex_reg_xcpt_interrupt_i_2/O
                         net (fo=3, unplaced)         0.365     4.235    core/ibuf/nBufValid_reg_1
                                                                      f  core/ibuf/ex_reg_flush_pipe_i_8/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.340 f  core/ibuf/ex_reg_flush_pipe_i_8/O
                         net (fo=1, unplaced)         0.938     5.278    frontend/fq/ex_reg_flush_pipe_reg_0
                                                                      f  frontend/fq/ex_reg_flush_pipe_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.105     5.383 r  frontend/fq/ex_reg_flush_pipe_i_1/O
                         net (fo=46, unplaced)        0.408     5.791    frontend/fq/mem_ctrl_csr_reg[0]_0
                                                                      r  frontend/fq/ex_reg_rs_msb_0[61]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.126     5.917 r  frontend/fq/ex_reg_rs_msb_0[61]_i_1/O
                         net (fo=32, unplaced)        0.715     6.632    core/ex_reg_rs_msb_0_reg[30]_0
                         FDRE                                         r  core/ex_reg_rs_msb_0_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.717     0.717 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.330    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.407 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.439     1.846    core/clock_IBUF_BUFG
                         FDRE                                         r  core/ex_reg_rs_msb_0_reg[30]/C

Slack:                    inf
  Source:                 auto_buffer_out_a_ready
                            (input port)
  Destination:            core/ex_reg_rs_msb_0_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.632ns  (logic 1.727ns (26.042%)  route 4.905ns (73.958%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT4=2 LUT6=4)
  Clock Path Skew:        1.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_a_ready (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_a_ready
                                                                      r  auto_buffer_out_a_ready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 r  auto_buffer_out_a_ready_IBUF_inst/O
                         net (fo=6, unplaced)         0.646     1.493    tlMasterXbar/auto_buffer_out_a_ready_IBUF
                                                                      r  tlMasterXbar/cached_grant_wait_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.105     1.598 r  tlMasterXbar/cached_grant_wait_i_4/O
                         net (fo=4, unplaced)         0.606     2.204    dcache/_tlMasterXbar_auto_anon_in_0_a_ready
                                                                      r  dcache/pstore_drain_on_miss_REG_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.328 f  dcache/pstore_drain_on_miss_REG_i_1/O
                         net (fo=41, unplaced)        0.424     2.752    core/_dcache_io_cpu_s2_nack
                                                                      f  core/wb_reg_replay_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.105     2.857 r  core/wb_reg_replay_i_2/O
                         net (fo=5, unplaced)         0.375     3.232    core/_core_io_imem_req_bits_speculative
                                                                      r  core/mem_reg_xcpt_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.105     3.337 r  core/mem_reg_xcpt_i_3/O
                         net (fo=47, unplaced)        0.428     3.765    core/ibuf/ex_reg_replay_reg_0
                                                                      r  core/ibuf/ex_reg_xcpt_interrupt_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.105     3.870 f  core/ibuf/ex_reg_xcpt_interrupt_i_2/O
                         net (fo=3, unplaced)         0.365     4.235    core/ibuf/nBufValid_reg_1
                                                                      f  core/ibuf/ex_reg_flush_pipe_i_8/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.340 f  core/ibuf/ex_reg_flush_pipe_i_8/O
                         net (fo=1, unplaced)         0.938     5.278    frontend/fq/ex_reg_flush_pipe_reg_0
                                                                      f  frontend/fq/ex_reg_flush_pipe_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.105     5.383 r  frontend/fq/ex_reg_flush_pipe_i_1/O
                         net (fo=46, unplaced)        0.408     5.791    frontend/fq/mem_ctrl_csr_reg[0]_0
                                                                      r  frontend/fq/ex_reg_rs_msb_0[61]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.126     5.917 r  frontend/fq/ex_reg_rs_msb_0[61]_i_1/O
                         net (fo=32, unplaced)        0.715     6.632    core/ex_reg_rs_msb_0_reg[30]_0
                         FDRE                                         r  core/ex_reg_rs_msb_0_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.717     0.717 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.330    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.407 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.439     1.846    core/clock_IBUF_BUFG
                         FDRE                                         r  core/ex_reg_rs_msb_0_reg[31]/C

Slack:                    inf
  Source:                 auto_buffer_out_a_ready
                            (input port)
  Destination:            core/ex_reg_rs_msb_0_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.632ns  (logic 1.727ns (26.042%)  route 4.905ns (73.958%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT4=2 LUT6=4)
  Clock Path Skew:        1.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_a_ready (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_a_ready
                                                                      r  auto_buffer_out_a_ready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 r  auto_buffer_out_a_ready_IBUF_inst/O
                         net (fo=6, unplaced)         0.646     1.493    tlMasterXbar/auto_buffer_out_a_ready_IBUF
                                                                      r  tlMasterXbar/cached_grant_wait_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.105     1.598 r  tlMasterXbar/cached_grant_wait_i_4/O
                         net (fo=4, unplaced)         0.606     2.204    dcache/_tlMasterXbar_auto_anon_in_0_a_ready
                                                                      r  dcache/pstore_drain_on_miss_REG_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.328 f  dcache/pstore_drain_on_miss_REG_i_1/O
                         net (fo=41, unplaced)        0.424     2.752    core/_dcache_io_cpu_s2_nack
                                                                      f  core/wb_reg_replay_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.105     2.857 r  core/wb_reg_replay_i_2/O
                         net (fo=5, unplaced)         0.375     3.232    core/_core_io_imem_req_bits_speculative
                                                                      r  core/mem_reg_xcpt_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.105     3.337 r  core/mem_reg_xcpt_i_3/O
                         net (fo=47, unplaced)        0.428     3.765    core/ibuf/ex_reg_replay_reg_0
                                                                      r  core/ibuf/ex_reg_xcpt_interrupt_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.105     3.870 f  core/ibuf/ex_reg_xcpt_interrupt_i_2/O
                         net (fo=3, unplaced)         0.365     4.235    core/ibuf/nBufValid_reg_1
                                                                      f  core/ibuf/ex_reg_flush_pipe_i_8/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.340 f  core/ibuf/ex_reg_flush_pipe_i_8/O
                         net (fo=1, unplaced)         0.938     5.278    frontend/fq/ex_reg_flush_pipe_reg_0
                                                                      f  frontend/fq/ex_reg_flush_pipe_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.105     5.383 r  frontend/fq/ex_reg_flush_pipe_i_1/O
                         net (fo=46, unplaced)        0.408     5.791    frontend/fq/mem_ctrl_csr_reg[0]_0
                                                                      r  frontend/fq/ex_reg_rs_msb_0[61]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.126     5.917 r  frontend/fq/ex_reg_rs_msb_0[61]_i_1/O
                         net (fo=32, unplaced)        0.715     6.632    core/ex_reg_rs_msb_0_reg[30]_0
                         FDRE                                         r  core/ex_reg_rs_msb_0_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.717     0.717 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.330    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.407 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.439     1.846    core/clock_IBUF_BUFG
                         FDRE                                         r  core/ex_reg_rs_msb_0_reg[32]/C

Slack:                    inf
  Source:                 auto_buffer_out_a_ready
                            (input port)
  Destination:            core/ex_reg_rs_msb_0_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.632ns  (logic 1.727ns (26.042%)  route 4.905ns (73.958%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT4=2 LUT6=4)
  Clock Path Skew:        1.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_a_ready (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_a_ready
                                                                      r  auto_buffer_out_a_ready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 r  auto_buffer_out_a_ready_IBUF_inst/O
                         net (fo=6, unplaced)         0.646     1.493    tlMasterXbar/auto_buffer_out_a_ready_IBUF
                                                                      r  tlMasterXbar/cached_grant_wait_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.105     1.598 r  tlMasterXbar/cached_grant_wait_i_4/O
                         net (fo=4, unplaced)         0.606     2.204    dcache/_tlMasterXbar_auto_anon_in_0_a_ready
                                                                      r  dcache/pstore_drain_on_miss_REG_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.328 f  dcache/pstore_drain_on_miss_REG_i_1/O
                         net (fo=41, unplaced)        0.424     2.752    core/_dcache_io_cpu_s2_nack
                                                                      f  core/wb_reg_replay_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.105     2.857 r  core/wb_reg_replay_i_2/O
                         net (fo=5, unplaced)         0.375     3.232    core/_core_io_imem_req_bits_speculative
                                                                      r  core/mem_reg_xcpt_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.105     3.337 r  core/mem_reg_xcpt_i_3/O
                         net (fo=47, unplaced)        0.428     3.765    core/ibuf/ex_reg_replay_reg_0
                                                                      r  core/ibuf/ex_reg_xcpt_interrupt_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.105     3.870 f  core/ibuf/ex_reg_xcpt_interrupt_i_2/O
                         net (fo=3, unplaced)         0.365     4.235    core/ibuf/nBufValid_reg_1
                                                                      f  core/ibuf/ex_reg_flush_pipe_i_8/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.340 f  core/ibuf/ex_reg_flush_pipe_i_8/O
                         net (fo=1, unplaced)         0.938     5.278    frontend/fq/ex_reg_flush_pipe_reg_0
                                                                      f  frontend/fq/ex_reg_flush_pipe_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.105     5.383 r  frontend/fq/ex_reg_flush_pipe_i_1/O
                         net (fo=46, unplaced)        0.408     5.791    frontend/fq/mem_ctrl_csr_reg[0]_0
                                                                      r  frontend/fq/ex_reg_rs_msb_0[61]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.126     5.917 r  frontend/fq/ex_reg_rs_msb_0[61]_i_1/O
                         net (fo=32, unplaced)        0.715     6.632    core/ex_reg_rs_msb_0_reg[30]_0
                         FDRE                                         r  core/ex_reg_rs_msb_0_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.717     0.717 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.330    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.407 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.439     1.846    core/clock_IBUF_BUFG
                         FDRE                                         r  core/ex_reg_rs_msb_0_reg[33]/C

Slack:                    inf
  Source:                 auto_buffer_out_a_ready
                            (input port)
  Destination:            core/ex_reg_rs_msb_0_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.632ns  (logic 1.727ns (26.042%)  route 4.905ns (73.958%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT4=2 LUT6=4)
  Clock Path Skew:        1.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_a_ready (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_a_ready
                                                                      r  auto_buffer_out_a_ready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 r  auto_buffer_out_a_ready_IBUF_inst/O
                         net (fo=6, unplaced)         0.646     1.493    tlMasterXbar/auto_buffer_out_a_ready_IBUF
                                                                      r  tlMasterXbar/cached_grant_wait_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.105     1.598 r  tlMasterXbar/cached_grant_wait_i_4/O
                         net (fo=4, unplaced)         0.606     2.204    dcache/_tlMasterXbar_auto_anon_in_0_a_ready
                                                                      r  dcache/pstore_drain_on_miss_REG_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.328 f  dcache/pstore_drain_on_miss_REG_i_1/O
                         net (fo=41, unplaced)        0.424     2.752    core/_dcache_io_cpu_s2_nack
                                                                      f  core/wb_reg_replay_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.105     2.857 r  core/wb_reg_replay_i_2/O
                         net (fo=5, unplaced)         0.375     3.232    core/_core_io_imem_req_bits_speculative
                                                                      r  core/mem_reg_xcpt_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.105     3.337 r  core/mem_reg_xcpt_i_3/O
                         net (fo=47, unplaced)        0.428     3.765    core/ibuf/ex_reg_replay_reg_0
                                                                      r  core/ibuf/ex_reg_xcpt_interrupt_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.105     3.870 f  core/ibuf/ex_reg_xcpt_interrupt_i_2/O
                         net (fo=3, unplaced)         0.365     4.235    core/ibuf/nBufValid_reg_1
                                                                      f  core/ibuf/ex_reg_flush_pipe_i_8/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.340 f  core/ibuf/ex_reg_flush_pipe_i_8/O
                         net (fo=1, unplaced)         0.938     5.278    frontend/fq/ex_reg_flush_pipe_reg_0
                                                                      f  frontend/fq/ex_reg_flush_pipe_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.105     5.383 r  frontend/fq/ex_reg_flush_pipe_i_1/O
                         net (fo=46, unplaced)        0.408     5.791    frontend/fq/mem_ctrl_csr_reg[0]_0
                                                                      r  frontend/fq/ex_reg_rs_msb_0[61]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.126     5.917 r  frontend/fq/ex_reg_rs_msb_0[61]_i_1/O
                         net (fo=32, unplaced)        0.715     6.632    core/ex_reg_rs_msb_0_reg[30]_0
                         FDRE                                         r  core/ex_reg_rs_msb_0_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.717     0.717 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.330    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.407 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.439     1.846    core/clock_IBUF_BUFG
                         FDRE                                         r  core/ex_reg_rs_msb_0_reg[34]/C

Slack:                    inf
  Source:                 auto_buffer_out_a_ready
                            (input port)
  Destination:            core/ex_reg_rs_msb_0_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.632ns  (logic 1.727ns (26.042%)  route 4.905ns (73.958%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT4=2 LUT6=4)
  Clock Path Skew:        1.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_a_ready (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_a_ready
                                                                      r  auto_buffer_out_a_ready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 r  auto_buffer_out_a_ready_IBUF_inst/O
                         net (fo=6, unplaced)         0.646     1.493    tlMasterXbar/auto_buffer_out_a_ready_IBUF
                                                                      r  tlMasterXbar/cached_grant_wait_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.105     1.598 r  tlMasterXbar/cached_grant_wait_i_4/O
                         net (fo=4, unplaced)         0.606     2.204    dcache/_tlMasterXbar_auto_anon_in_0_a_ready
                                                                      r  dcache/pstore_drain_on_miss_REG_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.328 f  dcache/pstore_drain_on_miss_REG_i_1/O
                         net (fo=41, unplaced)        0.424     2.752    core/_dcache_io_cpu_s2_nack
                                                                      f  core/wb_reg_replay_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.105     2.857 r  core/wb_reg_replay_i_2/O
                         net (fo=5, unplaced)         0.375     3.232    core/_core_io_imem_req_bits_speculative
                                                                      r  core/mem_reg_xcpt_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.105     3.337 r  core/mem_reg_xcpt_i_3/O
                         net (fo=47, unplaced)        0.428     3.765    core/ibuf/ex_reg_replay_reg_0
                                                                      r  core/ibuf/ex_reg_xcpt_interrupt_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.105     3.870 f  core/ibuf/ex_reg_xcpt_interrupt_i_2/O
                         net (fo=3, unplaced)         0.365     4.235    core/ibuf/nBufValid_reg_1
                                                                      f  core/ibuf/ex_reg_flush_pipe_i_8/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.340 f  core/ibuf/ex_reg_flush_pipe_i_8/O
                         net (fo=1, unplaced)         0.938     5.278    frontend/fq/ex_reg_flush_pipe_reg_0
                                                                      f  frontend/fq/ex_reg_flush_pipe_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.105     5.383 r  frontend/fq/ex_reg_flush_pipe_i_1/O
                         net (fo=46, unplaced)        0.408     5.791    frontend/fq/mem_ctrl_csr_reg[0]_0
                                                                      r  frontend/fq/ex_reg_rs_msb_0[61]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.126     5.917 r  frontend/fq/ex_reg_rs_msb_0[61]_i_1/O
                         net (fo=32, unplaced)        0.715     6.632    core/ex_reg_rs_msb_0_reg[30]_0
                         FDRE                                         r  core/ex_reg_rs_msb_0_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.717     0.717 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.330    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.407 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.439     1.846    core/clock_IBUF_BUFG
                         FDRE                                         r  core/ex_reg_rs_msb_0_reg[35]/C

Slack:                    inf
  Source:                 auto_buffer_out_a_ready
                            (input port)
  Destination:            core/ex_reg_rs_msb_0_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.632ns  (logic 1.727ns (26.042%)  route 4.905ns (73.958%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT4=2 LUT6=4)
  Clock Path Skew:        1.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_a_ready (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_a_ready
                                                                      r  auto_buffer_out_a_ready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 r  auto_buffer_out_a_ready_IBUF_inst/O
                         net (fo=6, unplaced)         0.646     1.493    tlMasterXbar/auto_buffer_out_a_ready_IBUF
                                                                      r  tlMasterXbar/cached_grant_wait_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.105     1.598 r  tlMasterXbar/cached_grant_wait_i_4/O
                         net (fo=4, unplaced)         0.606     2.204    dcache/_tlMasterXbar_auto_anon_in_0_a_ready
                                                                      r  dcache/pstore_drain_on_miss_REG_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.328 f  dcache/pstore_drain_on_miss_REG_i_1/O
                         net (fo=41, unplaced)        0.424     2.752    core/_dcache_io_cpu_s2_nack
                                                                      f  core/wb_reg_replay_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.105     2.857 r  core/wb_reg_replay_i_2/O
                         net (fo=5, unplaced)         0.375     3.232    core/_core_io_imem_req_bits_speculative
                                                                      r  core/mem_reg_xcpt_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.105     3.337 r  core/mem_reg_xcpt_i_3/O
                         net (fo=47, unplaced)        0.428     3.765    core/ibuf/ex_reg_replay_reg_0
                                                                      r  core/ibuf/ex_reg_xcpt_interrupt_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.105     3.870 f  core/ibuf/ex_reg_xcpt_interrupt_i_2/O
                         net (fo=3, unplaced)         0.365     4.235    core/ibuf/nBufValid_reg_1
                                                                      f  core/ibuf/ex_reg_flush_pipe_i_8/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.340 f  core/ibuf/ex_reg_flush_pipe_i_8/O
                         net (fo=1, unplaced)         0.938     5.278    frontend/fq/ex_reg_flush_pipe_reg_0
                                                                      f  frontend/fq/ex_reg_flush_pipe_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.105     5.383 r  frontend/fq/ex_reg_flush_pipe_i_1/O
                         net (fo=46, unplaced)        0.408     5.791    frontend/fq/mem_ctrl_csr_reg[0]_0
                                                                      r  frontend/fq/ex_reg_rs_msb_0[61]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.126     5.917 r  frontend/fq/ex_reg_rs_msb_0[61]_i_1/O
                         net (fo=32, unplaced)        0.715     6.632    core/ex_reg_rs_msb_0_reg[30]_0
                         FDRE                                         r  core/ex_reg_rs_msb_0_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.717     0.717 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.330    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.407 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.439     1.846    core/clock_IBUF_BUFG
                         FDRE                                         r  core/ex_reg_rs_msb_0_reg[36]/C

Slack:                    inf
  Source:                 auto_buffer_out_a_ready
                            (input port)
  Destination:            core/ex_reg_rs_msb_0_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.632ns  (logic 1.727ns (26.042%)  route 4.905ns (73.958%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT4=2 LUT6=4)
  Clock Path Skew:        1.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_a_ready (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_a_ready
                                                                      r  auto_buffer_out_a_ready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 r  auto_buffer_out_a_ready_IBUF_inst/O
                         net (fo=6, unplaced)         0.646     1.493    tlMasterXbar/auto_buffer_out_a_ready_IBUF
                                                                      r  tlMasterXbar/cached_grant_wait_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.105     1.598 r  tlMasterXbar/cached_grant_wait_i_4/O
                         net (fo=4, unplaced)         0.606     2.204    dcache/_tlMasterXbar_auto_anon_in_0_a_ready
                                                                      r  dcache/pstore_drain_on_miss_REG_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.328 f  dcache/pstore_drain_on_miss_REG_i_1/O
                         net (fo=41, unplaced)        0.424     2.752    core/_dcache_io_cpu_s2_nack
                                                                      f  core/wb_reg_replay_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.105     2.857 r  core/wb_reg_replay_i_2/O
                         net (fo=5, unplaced)         0.375     3.232    core/_core_io_imem_req_bits_speculative
                                                                      r  core/mem_reg_xcpt_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.105     3.337 r  core/mem_reg_xcpt_i_3/O
                         net (fo=47, unplaced)        0.428     3.765    core/ibuf/ex_reg_replay_reg_0
                                                                      r  core/ibuf/ex_reg_xcpt_interrupt_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.105     3.870 f  core/ibuf/ex_reg_xcpt_interrupt_i_2/O
                         net (fo=3, unplaced)         0.365     4.235    core/ibuf/nBufValid_reg_1
                                                                      f  core/ibuf/ex_reg_flush_pipe_i_8/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.340 f  core/ibuf/ex_reg_flush_pipe_i_8/O
                         net (fo=1, unplaced)         0.938     5.278    frontend/fq/ex_reg_flush_pipe_reg_0
                                                                      f  frontend/fq/ex_reg_flush_pipe_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.105     5.383 r  frontend/fq/ex_reg_flush_pipe_i_1/O
                         net (fo=46, unplaced)        0.408     5.791    frontend/fq/mem_ctrl_csr_reg[0]_0
                                                                      r  frontend/fq/ex_reg_rs_msb_0[61]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.126     5.917 r  frontend/fq/ex_reg_rs_msb_0[61]_i_1/O
                         net (fo=32, unplaced)        0.715     6.632    core/ex_reg_rs_msb_0_reg[30]_0
                         FDRE                                         r  core/ex_reg_rs_msb_0_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.717     0.717 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.330    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.407 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.439     1.846    core/clock_IBUF_BUFG
                         FDRE                                         r  core/ex_reg_rs_msb_0_reg[37]/C

Slack:                    inf
  Source:                 auto_buffer_out_a_ready
                            (input port)
  Destination:            core/ex_reg_rs_msb_0_reg[38]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.632ns  (logic 1.727ns (26.042%)  route 4.905ns (73.958%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT4=2 LUT6=4)
  Clock Path Skew:        1.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_a_ready (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_a_ready
                                                                      r  auto_buffer_out_a_ready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 r  auto_buffer_out_a_ready_IBUF_inst/O
                         net (fo=6, unplaced)         0.646     1.493    tlMasterXbar/auto_buffer_out_a_ready_IBUF
                                                                      r  tlMasterXbar/cached_grant_wait_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.105     1.598 r  tlMasterXbar/cached_grant_wait_i_4/O
                         net (fo=4, unplaced)         0.606     2.204    dcache/_tlMasterXbar_auto_anon_in_0_a_ready
                                                                      r  dcache/pstore_drain_on_miss_REG_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.328 f  dcache/pstore_drain_on_miss_REG_i_1/O
                         net (fo=41, unplaced)        0.424     2.752    core/_dcache_io_cpu_s2_nack
                                                                      f  core/wb_reg_replay_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.105     2.857 r  core/wb_reg_replay_i_2/O
                         net (fo=5, unplaced)         0.375     3.232    core/_core_io_imem_req_bits_speculative
                                                                      r  core/mem_reg_xcpt_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.105     3.337 r  core/mem_reg_xcpt_i_3/O
                         net (fo=47, unplaced)        0.428     3.765    core/ibuf/ex_reg_replay_reg_0
                                                                      r  core/ibuf/ex_reg_xcpt_interrupt_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.105     3.870 f  core/ibuf/ex_reg_xcpt_interrupt_i_2/O
                         net (fo=3, unplaced)         0.365     4.235    core/ibuf/nBufValid_reg_1
                                                                      f  core/ibuf/ex_reg_flush_pipe_i_8/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.340 f  core/ibuf/ex_reg_flush_pipe_i_8/O
                         net (fo=1, unplaced)         0.938     5.278    frontend/fq/ex_reg_flush_pipe_reg_0
                                                                      f  frontend/fq/ex_reg_flush_pipe_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.105     5.383 r  frontend/fq/ex_reg_flush_pipe_i_1/O
                         net (fo=46, unplaced)        0.408     5.791    frontend/fq/mem_ctrl_csr_reg[0]_0
                                                                      r  frontend/fq/ex_reg_rs_msb_0[61]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.126     5.917 r  frontend/fq/ex_reg_rs_msb_0[61]_i_1/O
                         net (fo=32, unplaced)        0.715     6.632    core/ex_reg_rs_msb_0_reg[30]_0
                         FDRE                                         r  core/ex_reg_rs_msb_0_reg[38]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.717     0.717 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.330    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.407 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.439     1.846    core/clock_IBUF_BUFG
                         FDRE                                         r  core/ex_reg_rs_msb_0_reg[38]/C

Slack:                    inf
  Source:                 auto_buffer_out_a_ready
                            (input port)
  Destination:            core/ex_reg_rs_msb_0_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.632ns  (logic 1.727ns (26.042%)  route 4.905ns (73.958%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT4=2 LUT6=4)
  Clock Path Skew:        1.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auto_buffer_out_a_ready (IN)
                         net (fo=0)                   0.000     0.000    auto_buffer_out_a_ready
                                                                      r  auto_buffer_out_a_ready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.847     0.847 r  auto_buffer_out_a_ready_IBUF_inst/O
                         net (fo=6, unplaced)         0.646     1.493    tlMasterXbar/auto_buffer_out_a_ready_IBUF
                                                                      r  tlMasterXbar/cached_grant_wait_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.105     1.598 r  tlMasterXbar/cached_grant_wait_i_4/O
                         net (fo=4, unplaced)         0.606     2.204    dcache/_tlMasterXbar_auto_anon_in_0_a_ready
                                                                      r  dcache/pstore_drain_on_miss_REG_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.328 f  dcache/pstore_drain_on_miss_REG_i_1/O
                         net (fo=41, unplaced)        0.424     2.752    core/_dcache_io_cpu_s2_nack
                                                                      f  core/wb_reg_replay_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.105     2.857 r  core/wb_reg_replay_i_2/O
                         net (fo=5, unplaced)         0.375     3.232    core/_core_io_imem_req_bits_speculative
                                                                      r  core/mem_reg_xcpt_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.105     3.337 r  core/mem_reg_xcpt_i_3/O
                         net (fo=47, unplaced)        0.428     3.765    core/ibuf/ex_reg_replay_reg_0
                                                                      r  core/ibuf/ex_reg_xcpt_interrupt_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.105     3.870 f  core/ibuf/ex_reg_xcpt_interrupt_i_2/O
                         net (fo=3, unplaced)         0.365     4.235    core/ibuf/nBufValid_reg_1
                                                                      f  core/ibuf/ex_reg_flush_pipe_i_8/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.340 f  core/ibuf/ex_reg_flush_pipe_i_8/O
                         net (fo=1, unplaced)         0.938     5.278    frontend/fq/ex_reg_flush_pipe_reg_0
                                                                      f  frontend/fq/ex_reg_flush_pipe_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.105     5.383 r  frontend/fq/ex_reg_flush_pipe_i_1/O
                         net (fo=46, unplaced)        0.408     5.791    frontend/fq/mem_ctrl_csr_reg[0]_0
                                                                      r  frontend/fq/ex_reg_rs_msb_0[61]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.126     5.917 r  frontend/fq/ex_reg_rs_msb_0[61]_i_1/O
                         net (fo=32, unplaced)        0.715     6.632    core/ex_reg_rs_msb_0_reg[30]_0
                         FDRE                                         r  core/ex_reg_rs_msb_0_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.717     0.717 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.330    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.407 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.439     1.846    core/clock_IBUF_BUFG
                         FDRE                                         r  core/ex_reg_rs_msb_0_reg[39]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core/_r_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.144ns (31.080%)  route 0.320ns (68.920%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
                                                                      r  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 r  reset_IBUF_inst/O
                         net (fo=354, unplaced)       0.320     0.465    core/reset_IBUF
                         FDRE                                         r  core/_r_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.333     0.333 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.670    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.699 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.259     0.958    core/clock_IBUF_BUFG
                         FDRE                                         r  core/_r_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core/_r_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.144ns (31.080%)  route 0.320ns (68.920%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
                                                                      r  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 r  reset_IBUF_inst/O
                         net (fo=354, unplaced)       0.320     0.465    core/reset_IBUF
                         FDRE                                         r  core/_r_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.333     0.333 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.670    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.699 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.259     0.958    core/clock_IBUF_BUFG
                         FDRE                                         r  core/_r_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core/_r_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.144ns (31.080%)  route 0.320ns (68.920%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
                                                                      r  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 r  reset_IBUF_inst/O
                         net (fo=354, unplaced)       0.320     0.465    core/reset_IBUF
                         FDRE                                         r  core/_r_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.333     0.333 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.670    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.699 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.259     0.958    core/clock_IBUF_BUFG
                         FDRE                                         r  core/_r_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core/_r_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.144ns (31.080%)  route 0.320ns (68.920%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
                                                                      r  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 r  reset_IBUF_inst/O
                         net (fo=354, unplaced)       0.320     0.465    core/reset_IBUF
                         FDRE                                         r  core/_r_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.333     0.333 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.670    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.699 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.259     0.958    core/clock_IBUF_BUFG
                         FDRE                                         r  core/_r_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core/_r_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.144ns (31.080%)  route 0.320ns (68.920%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
                                                                      r  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 r  reset_IBUF_inst/O
                         net (fo=354, unplaced)       0.320     0.465    core/reset_IBUF
                         FDRE                                         r  core/_r_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.333     0.333 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.670    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.699 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.259     0.958    core/clock_IBUF_BUFG
                         FDRE                                         r  core/_r_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core/_r_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.144ns (31.080%)  route 0.320ns (68.920%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
                                                                      r  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 r  reset_IBUF_inst/O
                         net (fo=354, unplaced)       0.320     0.465    core/reset_IBUF
                         FDRE                                         r  core/_r_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.333     0.333 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.670    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.699 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.259     0.958    core/clock_IBUF_BUFG
                         FDRE                                         r  core/_r_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core/_r_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.144ns (31.080%)  route 0.320ns (68.920%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
                                                                      r  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 r  reset_IBUF_inst/O
                         net (fo=354, unplaced)       0.320     0.465    core/reset_IBUF
                         FDRE                                         r  core/_r_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.333     0.333 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.670    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.699 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.259     0.958    core/clock_IBUF_BUFG
                         FDRE                                         r  core/_r_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core/_r_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.144ns (31.080%)  route 0.320ns (68.920%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
                                                                      r  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 r  reset_IBUF_inst/O
                         net (fo=354, unplaced)       0.320     0.465    core/reset_IBUF
                         FDRE                                         r  core/_r_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.333     0.333 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.670    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.699 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.259     0.958    core/clock_IBUF_BUFG
                         FDRE                                         r  core/_r_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core/_r_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.144ns (31.080%)  route 0.320ns (68.920%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
                                                                      r  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 r  reset_IBUF_inst/O
                         net (fo=354, unplaced)       0.320     0.465    core/reset_IBUF
                         FDRE                                         r  core/_r_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.333     0.333 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.670    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.699 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.259     0.958    core/clock_IBUF_BUFG
                         FDRE                                         r  core/_r_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            core/_r_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.144ns (31.080%)  route 0.320ns (68.920%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
                                                                      r  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.144     0.144 r  reset_IBUF_inst/O
                         net (fo=354, unplaced)       0.320     0.465    core/reset_IBUF
                         FDRE                                         r  core/_r_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
                                                                      r  clock_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.333     0.333 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.670    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.699 r  clock_IBUF_BUFG_inst/O
                         net (fo=3051, unplaced)      0.259     0.958    core/clock_IBUF_BUFG
                         FDRE                                         r  core/_r_reg[19]/C





