#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Dec  6 20:01:39 2018
# Process ID: 13780
# Current directory: D:/MIPS32CPU/thinpad_top
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10108 D:\MIPS32CPU\thinpad_top\thinpad_top.xpr
# Log file: D:/MIPS32CPU/thinpad_top/vivado.log
# Journal file: D:/MIPS32CPU/thinpad_top\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/MIPS32CPU/thinpad_top/thinpad_top.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 796.344 ; gain = 90.176
update_compile_order -fileset sources_1
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci' is already up-to-date
[Thu Dec  6 20:02:02 2018] Launched impl_2...
Run output will be captured here: D:/MIPS32CPU/thinpad_top/thinpad_top.runs/impl_2/runme.log
open_run impl_2
INFO: [Netlist 29-17] Analyzing 610 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tfgg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for d:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf but preserved for implementation. [d:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf:316]
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.977 . Memory (MB): peak = 1742.488 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.977 . Memory (MB): peak = 1742.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 64 instances

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1823.695 ; gain = 939.945
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 100 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci' is already up-to-date
[Thu Dec  6 20:38:26 2018] Launched synth_2...
Run output will be captured here: D:/MIPS32CPU/thinpad_top/thinpad_top.runs/synth_2/runme.log
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci' is already up-to-date
[Thu Dec  6 20:47:16 2018] Launched synth_2...
Run output will be captured here: D:/MIPS32CPU/thinpad_top/thinpad_top.runs/synth_2/runme.log
[Thu Dec  6 20:47:16 2018] Launched impl_2...
Run output will be captured here: D:/MIPS32CPU/thinpad_top/thinpad_top.runs/impl_2/runme.log
export_ip_user_files -of_objects  [get_files D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wishbone_bus_if.v] -no_script -reset -force -quiet
remove_files  D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wishbone_bus_if.v
remove_files  D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wishbone_bus_if.v
WARNING: [Vivado 12-818] No files matched 'D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wishbone_bus_if.v'
close_design
close_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2019.375 ; gain = 0.000
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci' is already up-to-date
[Thu Dec  6 21:28:01 2018] Launched synth_2...
Run output will be captured here: D:/MIPS32CPU/thinpad_top/thinpad_top.runs/synth_2/runme.log
[Thu Dec  6 21:28:01 2018] Launched impl_2...
Run output will be captured here: D:/MIPS32CPU/thinpad_top/thinpad_top.runs/impl_2/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec  6 21:48:28 2018...
