EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# STM32F427ZI
#
DEF STM32F427ZI U 0 100 Y Y 1 F N
F0 "U" 0 -100 60 H V C CNN
F1 "STM32F427ZI" 0 0 60 H V C CNN
F2 "" 0 -50 60 H I C CNN
F3 "" 0 -50 60 H I C CNN
DRAW
S -3250 -3600 3250 3600 0 1 0 f
X PE2|TRACECLK/SPI4_SCK/SAI1_MCLK_A/ETH_MII_TXD3/FMC_A23 1 -3450 3550 200 R 50 50 1 1 B
X PE3|TRACED0/SAI1_SD_B/FMC_A19 2 -3450 3450 200 R 50 50 1 1 B
X PE4|TRACED1/SPI4_NSS/SAI1_FS_A/FMC_A20/DCMI_D4 3 -3450 3350 200 R 50 50 1 1 B
X PE5|TRACED2/TIM9_CH1/SPI4_MISO/SAI1_SCK_A/FMC_A21/DCMI_D6 4 -3450 3250 200 R 50 50 1 1 B
X PE6|TRACED3/TIM9_CH2/SPI4_MOSI/SAI1_SD_A/FMC_A22/DCMI_D7 5 -3450 3150 200 R 50 50 1 1 B
X VBAT 6 -3450 3050 200 R 50 50 1 1 W
X PC13\TAMP_1 7 -3450 2950 200 R 50 50 1 1 B
X PC14/OSC32_IN 8 -3450 2850 200 R 50 50 1 1 B
X PC15/OSC32_OUT 9 -3450 2750 200 R 50 50 1 1 B
X PF0|I2C2_SDA/FMC_A0 10 -3450 2650 200 R 50 50 1 1 I
X PF8|SPI5_MISO/SAI1_SCK_B/TIM13_CH1/FMC_NIOWR\ADC3_IN6 20 -3450 1650 200 R 50 50 1 1 I
X VDD 30 -3450 650 200 R 50 50 1 1 W
X PA4|SPI1_NSS/SPI3_NSS/USART2_CK/DCMI_HSYNC/OTG_HS_SOF/I2S3_WS\ADC12_IN4/DAC_OUT1 40 -3450 -350 200 R 50 50 1 1 B
X PF12|FMC_A6 50 -3450 -1350 200 R 50 50 1 1 I
X PE9|FSMC_D6/TIM1_CH1 60 -3450 -2350 200 R 50 50 1 1 B
X PB11|I2C2_SDA/USART3_RX/OTG_HS_ULPI_D4/TIM2_CH4 70 -3450 -3350 200 R 50 50 1 1 B
X PD11|FSMC_CLE/FSMC_A16/USART3_CTS 80 3450 -2850 200 L 50 50 1 1 B
X PG5|FMC_A15/FMC_BA1 90 3450 -1850 200 L 50 50 1 1 B
X PF1|I2C2_SCL/FMC_A1 11 -3450 2550 200 R 50 50 1 1 I
X PF9|SPI5_MOSI/SAI1_FS_B/TIM14_CH1/FMC_CD\ADC3_IN7 21 -3450 1550 200 R 50 50 1 1 I
X VSSA 31 -3450 550 200 R 50 50 1 1 W
X PA5|TG_HS_ULPI_CK/TIM2_CH1_ETR/TIM8_CH1N\ADC12_IN5/DAC_OUT2 41 -3450 -450 200 R 50 50 1 1 B
X VSS 51 -3450 -1450 200 R 50 50 1 1 I
X VSS 61 -3450 -2450 200 R 50 50 1 1 W
X VCAP_1 71 -3450 -3450 200 R 50 50 1 1 W
X PD12|FSMC_ALE/FSMC_A17/TIM4_CH1/USART3_RTS 81 3450 -2750 200 L 50 50 1 1 B
X PG6|FMC_INT2/DCMI_D12/LCD_R7 91 3450 -1750 200 L 50 50 1 1 B
X PF2|I2C2_SMBA/FMC_A2 12 -3450 2450 200 R 50 50 1 1 I
X PF10|FMC_INTR/DCMI_D11/LCD_DE\ADC3_IN8 22 -3450 1450 200 R 50 50 1 1 I
X VREF+ 32 -3450 450 200 R 50 50 1 1 W
X PA6|SPI1_MISO/TIM8_BKIN/TIM13_CH1/DCMI_PIXCLK/TIM3_CH1/TIM1_BKIN\ADC12_IN631 42 -3450 -550 200 R 50 50 1 1 B
X VDD 52 -3450 -1550 200 R 50 50 1 1 W
X VDD 62 -3450 -2550 200 R 50 50 1 1 W
X VDD 72 -3450 -3550 200 R 50 50 1 1 W
X PD13|FSMC_A18/TIM4_CH2 82 3450 -2650 200 L 50 50 1 1 B
X PG7|USART6_CK/FMC_INT3/DCMI_D13/LCD_CLK 92 3450 -1650 200 L 50 50 1 1 B
X PF3|FMC_A3\ADC3_IN9 13 -3450 2350 200 R 50 50 1 1 I
X PH0/OSC_IN 23 -3450 1350 200 R 50 50 1 1 B
X VDDA 33 -3450 350 200 R 50 50 1 1 W
X PA7|SPI1_MOSI/TIM8_CH1N/TIM14_CH1/TIM3_CH2/TIM1_CH1N/ADC12_IN7 43 -3450 -650 200 R 50 50 1 1 B
X PF13|FMC_A7 53 -3450 -1650 200 R 50 50 1 1 B
X PE10|FSMC_D7/TIM1_CH2N 63 -3450 -2650 200 R 50 50 1 1 B
X PB12|SPI2_NSS/I2S2_WS/I2C2_SMBA/USART3_CK/TIM1_BKIN/CAN2_RX/OTG_HS_ULPI_D5/OTG_HS_ID 73 3450 -3550 200 L 50 50 1 1 B
X VSS 83 3450 -2550 200 L 50 50 1 1 W
X PG8|SPI6_NSS/USART6_RTS/ETH_PPS_OUT/FMC_SDCLK 93 3450 -1550 200 L 50 50 1 1 B
X PF4|FMC_A4\ADC3_IN14 14 -3450 2250 200 R 50 50 1 1 I
X PH1/OSC_OUT 24 -3450 1250 200 R 50 50 1 1 B
X PA0/WKUP|TIM2_CH1/TIM2_ETR/TIM5_CH1/TIM8_ETR/USART2_CTS/UART4_TX/ETH_MII_CRS\ADC123_IN0 34 -3450 250 200 R 50 50 1 1 B
X PC4\ADC12_IN14 44 -3450 -750 200 R 50 50 1 1 B
X PF14|FMC_A8 54 -3450 -1750 200 R 50 50 1 1 B
X PE11|FSMC_D8/TIM1_CH2 64 -3450 -2750 200 R 50 50 1 1 B
X PB13|SPI2_SCK/I2S2_CK/USART3_CTS/TIM1_CH1N/CAN2_TX/OTG_HS_ULPI_D6/OTG_HS_VBUS 74 3450 -3450 200 L 50 50 1 1 B
X VDD 84 3450 -2450 200 L 50 50 1 1 W
X VSS 94 3450 -1450 200 L 50 50 1 1 W
X PF5|FMC_A5\ADC3_IN15 15 -3450 2150 200 R 50 50 1 1 I
X NRST 25 -3450 1150 200 R 50 50 1 1 B
X PA1|USART2_RTS/UART4_RX/TIM5_CH2/TIM2_CH2\ADC123_IN1 35 -3450 150 200 R 50 50 1 1 B
X PC5\ADC12_IN15 45 -3450 -850 200 R 50 50 1 1 B
X PF15|FMC_A9 55 -3450 -1850 200 R 50 50 1 1 B
X PE12|FSMC_D9/TIM1_CH3N 65 -3450 -2850 200 R 50 50 1 1 B
X PB14|SPI2_MISO/TIM1_CH2N/TIM12_CH1/OTG_HS_DM/USART3_RTS/TIM8_CH2N/I2S2ext_SD 75 3450 -3350 200 L 50 50 1 1 B
X PD14|FSMC_D0/TIM4_CH3 85 3450 -2350 200 L 50 50 1 1 B
X VDD 95 3450 -1350 200 L 50 50 1 1 W
X VSS 16 -3450 2050 200 R 50 50 1 1 W
X PC0|OTG_HS_ULPI_STP/FMC_SDNWE\ADC123_IN10 26 -3450 1050 200 R 50 50 1 1 B
X PA2|USART2_TX/TIM5_CH3/TIM9_CH1/TIM2_CH3/ADC123_IN2 36 -3450 50 200 R 50 50 1 1 B
X PB0|TIM3_CH3/TIM8_CH2N/OTG_HS_ULPI_D1/TIM1_CH2N\ADC12_IN8 46 -3450 -950 200 R 50 50 1 1 B
X PG0|FMC_A10 56 -3450 -1950 200 R 50 50 1 1 B
X PE13FSMC_D10/TIM1_CH3 66 -3450 -2950 200 R 50 50 1 1 B
X PB15|SPI2_MOSI/I2S2_SD/TIM1_CH3N/TIM8_CH3N/TIM12_CH2/OTG_HS_DP\RTC_REFIN 76 3450 -3250 200 L 50 50 1 1 B
X PD15|FSMC_D1/TIM4_CH4 86 3450 -2250 200 L 50 50 1 1 B
X PC6|I2S2_MCK/TIM8_CH1/SDIO_D6/USART6_TX/DCMI_D0/TIM3_CH1 96 3450 -1250 200 L 50 50 1 1 B
X VDD 17 -3450 1950 200 R 50 50 1 1 W
X PC1/ETH_MDC\ADC123_IN11 27 -3450 950 200 R 50 50 1 1 B
X PA3|USART2_RX/TIM5_CH4/TIM9_CH2/TIM2_CH4/OTG_HS_ULPI_D0/ADC123_IN3 37 -3450 -50 200 R 50 50 1 1 B
X PB1|TIM3_CH4/TIM8_CH3N/OTG_HS_ULPI_D2/TIM1_CH3N\ADC12_IN9 47 -3450 -1050 200 R 50 50 1 1 B
X PG1|FMC_A11 57 -3450 -2050 200 R 50 50 1 1 B
X PE14|FSMC_D11/TIM1_CH4 67 -3450 -3050 200 R 50 50 1 1 B
X PD8|FSMC_D13/USART3_TX 77 3450 -3150 200 L 50 50 1 1 B
X PG2|FMC_A12 87 3450 -2150 200 L 50 50 1 1 B
X PC7|I2S3_MCK/TIM8_CH2/SDIO_D7/USART6_RX/DCMI_D1/TIM3_CH2 97 3450 -1150 200 L 50 50 1 1 B
X PF6|TIM10_CH1/SPI5_NSS/SAI1_SD_B/UART7_Rx/FMC_NIORD\ADC3_IN4 18 -3450 1850 200 R 50 50 1 1 I
X PC2|SPI2_MISO/I2S2ext_SD/OTG_HS_ULPI_DIR/ETH_MII_TXD2/FMC_SDNE0\ADC123_IN12 28 -3450 850 200 R 50 50 1 1 B
X VSS 38 -3450 -150 200 R 50 50 1 1 W
X PB2/BOOT1 48 -3450 -1150 200 R 50 50 1 1 B
X PE7|FSMC_D4/TIM1_ETR 58 -3450 -2150 200 R 50 50 1 1 B
X PE15|FSMC_D12/TIM1_BKIN 68 -3450 -3150 200 R 50 50 1 1 B
X PD9|FSMC_D14/USART3_RX 78 3450 -3050 200 L 50 50 1 1 B
X PG3|FMC_A13 88 3450 -2050 200 L 50 50 1 1 B
X PC8|TIM8_CH3/SDIO_D0/TIM3_CH3/USART6_CK/DCMI_D2 98 3450 -1050 200 L 50 50 1 1 B
X PF7|TIM11_CH1/SPI5_SCK/SAI1_MCLK_B/UART7_Tx/FMC_NREG\ADC3_IN5 19 -3450 1750 200 R 50 50 1 1 I
X PC3|SPI2_MOSI/I2S2_SD/OTG_HS_ULPI_NXT/ETH_MII_TX_CLK/FMC_SDCKE0\ADC123_IN13 29 -3450 750 200 R 50 50 1 1 B
X VDD 39 -3450 -250 200 R 50 50 1 1 W
X PF11|SPI5_MOSI/FMC_SDNRAS/DCMI_D12 49 -3450 -1250 200 R 50 50 1 1 I
X PE8|FSMC_D5/TIM1_CH1N 59 -3450 -2250 200 R 50 50 1 1 B
X PB10|SPI2_SCK/I2S2_CK/I2C2_SCL/USART3_TX/OTG_HS_ULPI_D3/TIM2_CH3 69 -3450 -3250 200 R 50 50 1 1 B
X PD10|FSMC_D15/USART3_CK 79 3450 -2950 200 L 50 50 1 1 B
X PG4|FMC_A14/FMC_BA0 89 3450 -1950 200 L 50 50 1 1 B
X PC9|I2S_CKIN/MCO2/TIM8_CH4/SDIO_D1/I2C3_SDA/DCMI_D3/TIM3_CH4 99 3450 -950 200 L 50 50 1 1 B
X PA8|MCO1/USART1_CK/TIM1_CH1/I2C3_SCL/OTG_FS_SOF 100 3450 -850 200 L 50 50 1 1 B
X PA15|JTDI/SPI3_NSS/I2S3_WS/TIM2_CH1_ETR/SPI1_NSS 110 3450 150 200 L 50 50 1 1 B
X VSS 120 3450 1150 200 L 50 50 1 1 W
X VSS 130 3450 2150 200 L 50 50 1 1 W
X PB9|SPI2_NSS/I2S2_WS/TIM4_CH4/TIM11_CH1/SDIO_D5/DCMI_D7/I2C1_SDA/CAN1_TX 140 3450 3150 200 L 50 50 1 1 B
X PA9|USART1_TX/TIM1_CH2/I2C3_SMBA/DCMI_D0\OTG_FS_VBUS 101 3450 -750 200 L 50 50 1 1 B
X PC10|SPI3_SCK/I2S3_CK/UART4_TX/SDIO_D2/DCMI_D8/USART3_TX 111 3450 250 200 L 50 50 1 1 B
X VDD 121 3450 1250 200 L 50 50 1 1 W
X VDD 131 3450 2250 200 L 50 50 1 1 W
X PE0|TIM4_ETR/FSMC_NBL0/DCMI_D2 141 3450 3250 200 L 50 50 1 1 B
X PA10|USART1_RX/TIM1_CH3/OTG_FS_ID/DCMI_D1 102 3450 -650 200 L 50 50 1 1 B
X PC11|UART4_RX/SPI3_MISO/SDIO_D3/DCMI_D4/USART3_RX/I2S3ext_SD 112 3450 350 200 L 50 50 1 1 B
X PD6|FSMC_NWAIT/USART2_RX 122 3450 1350 200 L 50 50 1 1 B
X PG15|USART6_CTS/FMC_SDNCAS/DCMI_D13 132 3450 2350 200 L 50 50 1 1 B
X PE1|FSMC_NBL1/DCMI_D3 142 3450 3350 200 L 50 50 1 1 B
X PA11|USART1_CTS/CAN1_RX/TIM1_CH4/OTG_FS_DM 103 3450 -550 200 L 50 50 1 1 B
X PC12|UART5_TX/SDIO_CK/DCMI_D9/SPI3_MOSI/I2S3_SD/USART3_CK 113 3450 450 200 L 50 50 1 1 B
X PD7|USART2_CK/FSMC_NE1/FSMC_NCE2 123 3450 1450 200 L 50 50 1 1 B
X PB3|JTDO/TRACESWO/SPI3_SCK/I2S3_CK/TIM2_CH2/SPI1_SCK 133 3450 2450 200 L 50 50 1 1 B
X PDR_ON 143 3450 3450 200 L 50 50 1 1 W
X PA12|USART1_RTS/CAN1_TX/TIM1_ETR/OTG_FS_DP 104 3450 -450 200 L 50 50 1 1 B
X PD0|FSMC_D2/CAN1_RX 114 3450 550 200 L 50 50 1 1 B
X PG9|USART6_RX/FMC_NE2/FMC_NCE3/DCMI_VSYNC 124 3450 1550 200 L 50 50 1 1 B
X PB4|NJTRST/SPI3_MISO/TIM3_CH1/SPI1_MISO/I2S3ext_SD 134 3450 2550 200 L 50 50 1 1 B
X VDD 144 3450 3550 200 L 50 50 1 1 W
X PA13|JTMS-SWDIO 105 3450 -350 200 L 50 50 1 1 B
X PD1|FSMC_D3/CAN1_TX 115 3450 650 200 L 50 50 1 1 B
X PG10|LCD_G3/FMC_NCE4_1/FMC_NE3/DCMI_D2/LCD_B2 125 3450 1650 200 L 50 50 1 1 B
X PB5|I2C1_SMBA/CAN2_RX/OTG_HS_ULPI_D7/TIM3_CH2/SPI1_MOSI/SPI3_MOSI/DCMI_D10/I2S3_SD 135 3450 2650 200 L 50 50 1 1 B
X VCAP_2 106 3450 -250 200 L 50 50 1 1 W
X PD2|TIM3_ETR/UART5_RX/SDIO_CMD/DCMI_D11 116 3450 750 200 L 50 50 1 1 B
X PG11|ETH_MII_TX_EN/ETH_RMII_TX_EN/FMC_NCE4_2/DCMI_D3/LCD_B3 126 3450 1750 200 L 50 50 1 1 B
X PB6|I2C1_SCL/TIM4_CH1/CAN2_TX/DCMI_D5/USART1_TX 136 3450 2750 200 L 50 50 1 1 B
X VSS 107 3450 -150 200 L 50 50 1 1 W
X PD3|FSMC_CLK/USART2_CTS 117 3450 850 200 L 50 50 1 1 B
X PG12|SPI6_MISO/USART6_RTS/LCD_B4/FMC_NE4/LCD_B1 127 3450 1850 200 L 50 50 1 1 B
X VDD 108 3450 -50 200 L 50 50 1 1 W
X PD4|FSMC_NOE/USART2_RTS 118 3450 950 200 L 50 50 1 1 B
X PG13|USART6_CTS/ETH_MII_TXD0/ETH_RMII_TXD0/FMC_A24 128 3450 1950 200 L 50 50 1 1 B
X BOOT0 138 3450 2950 200 L 50 50 1 1 I
X PB7|I2C1_SDA/FSMC_NL/DCMI_VSYNC/USART1_RX/TIM4_CH2 138 3450 2850 200 L 50 50 1 1 B
X PA14|JTCK-SWCLK 109 3450 50 200 L 50 50 1 1 B
X PD5|FSMC_NWE/USART2_TX 119 3450 1050 200 L 50 50 1 1 B
X PG14|SPI6_MOSI/USART6_TX/ETH_MII_TXD1/ETH_RMII_TXD1/FMC_A25 129 3450 2050 200 L 50 50 1 1 B
X PB8|TIM4_CH3/SDIO_D4/TIM10_CH1/DCMI_D6/I2C1_SCL/CAN1_RX 139 3450 3050 200 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
#End Library
