// Seed: 3014310427
module module_0 (
    input wand id_0,
    input wor id_1,
    input tri0 id_2,
    output tri0 id_3,
    output supply1 id_4,
    input tri1 id_5
);
  wire id_7;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output tri1 id_3,
    output tri0 id_4,
    input uwire id_5
    , id_13,
    output tri1 id_6,
    input wire id_7,
    output logic id_8,
    input tri0 id_9,
    input tri0 id_10,
    input wand id_11
);
  initial begin : LABEL_0
    id_8 <= 1'h0;
  end
  module_0 modCall_1 (
      id_11,
      id_5,
      id_1,
      id_3,
      id_3,
      id_9
  );
  assign modCall_1.id_1 = 0;
endmodule
