library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnt100 is
	port(	clk   : in  std_logic;
			enable	: in std_logic;
			count : out std_logic_vector(99 downto 0));
end cnt100;

architecture behavioral of cnt100 is
	signal s_count : unsigned(99 downto 0);
begin
	process(clk)
	begin
		if (rising_edge(clk)) then
			if(enable = '0') then s_count <= s_count
			else s_count <= s_count+1;
		end if;
	end process;
	count <= std_logic_vector(s_count);
end behavioral;