Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 16 07:15:32 2025
| Host         : Ideapad_S340 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  38          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     23.187        0.000                      0                 3872        0.251        0.000                      0                 3872       49.500        0.000                       0                  1336  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              23.187        0.000                      0                 3872        0.251        0.000                      0                 3872       49.500        0.000                       0                  1336  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       23.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.187ns  (required time - arrival time)
  Source:                 forLoop_idx_0_1936862849[0].io_button_edge_row/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[12][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        76.692ns  (logic 16.541ns (21.568%)  route 60.151ns (78.432%))
  Logic Levels:           73  (LUT2=9 LUT3=15 LUT4=3 LUT5=10 LUT6=33 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 104.920 - 100.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.628     5.212    forLoop_idx_0_1936862849[0].io_button_edge_row/CLK
    SLICE_X59Y32         FDRE                                         r  forLoop_idx_0_1936862849[0].io_button_edge_row/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     5.668 f  forLoop_idx_0_1936862849[0].io_button_edge_row/D_last_q_reg/Q
                         net (fo=11, routed)          0.984     6.652    forLoop_idx_0_1862134639[0].io_button_cond_row/D_last_q
    SLICE_X57Y30         LUT2 (Prop_lut2_I1_O)        0.118     6.770 r  forLoop_idx_0_1862134639[0].io_button_cond_row/FSM_sequential_D_state_q[4]_i_22/O
                         net (fo=3, routed)           1.269     8.039    cpu/button_map/M_io_button_edge_row_out[0]
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.326     8.365 r  cpu/button_map/D_reg_q[11][31]_i_108/O
                         net (fo=6, routed)           1.239     9.604    forLoop_idx_0_1862134639[3].io_button_cond_row/M_button_map_out[6]
    SLICE_X55Y35         LUT5 (Prop_lut5_I2_O)        0.152     9.756 f  forLoop_idx_0_1862134639[3].io_button_cond_row/D_reg_q[11][31]_i_53/O
                         net (fo=1, routed)           0.691    10.447    cpu/L_reg/D_reg_q[11][1]_i_21_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I3_O)        0.332    10.779 r  cpu/L_reg/D_reg_q[11][31]_i_14/O
                         net (fo=33, routed)          1.226    12.005    cpu/L_reg/M_iROM_address[4]
    SLICE_X48Y38         LUT4 (Prop_lut4_I1_O)        0.152    12.157 r  cpu/L_reg/D_reg_q[11][31]_i_60/O
                         net (fo=30, routed)          0.537    12.694    cpu/L_reg/D_reg_q_reg[11][6]_2
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.326    13.020 r  cpu/L_reg/D_reg_q[11][31]_i_16/O
                         net (fo=11, routed)          0.851    13.871    cpu/L_reg/D_reg_q_reg[11][6]_8
    SLICE_X51Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.995 r  cpu/L_reg/D_reg_q[11][13]_i_26/O
                         net (fo=1, routed)           0.814    14.809    cpu/L_reg/D_reg_q[11][13]_i_26_n_0
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.152    14.961 r  cpu/L_reg/D_reg_q[11][13]_i_11/O
                         net (fo=129, routed)         1.395    16.356    cpu/L_reg/D_reg_q_reg[11][6]_0[4]
    SLICE_X45Y26         MUXF7 (Prop_muxf7_S_O)       0.478    16.834 f  cpu/L_reg/D_reg_q_reg[11][0]_i_38/O
                         net (fo=1, routed)           0.000    16.834    cpu/L_reg/D_reg_q_reg[11][0]_i_38_n_0
    SLICE_X45Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    16.928 f  cpu/L_reg/D_reg_q_reg[11][0]_i_24/O
                         net (fo=1, routed)           1.275    18.203    cpu/L_reg_n_75
    SLICE_X51Y37         LUT6 (Prop_lut6_I2_O)        0.316    18.519 f  cpu/D_reg_q[11][0]_i_11/O
                         net (fo=153, routed)         1.331    19.850    cpu/L_reg/M_alu_b[0]
    SLICE_X38Y38         LUT6 (Prop_lut6_I1_O)        0.124    19.974 r  cpu/L_reg/D_reg_q[11][30]_i_11/O
                         net (fo=4, routed)           0.576    20.549    cpu/L_reg/D_reg_q[11][30]_i_11_n_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I2_O)        0.119    20.668 f  cpu/L_reg/D_reg_q[11][29]_i_23/O
                         net (fo=4, routed)           1.039    21.707    cpu/L_reg/D_reg_q[11][29]_i_23_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I1_O)        0.360    22.067 r  cpu/L_reg/D_reg_q[11][29]_i_11/O
                         net (fo=7, routed)           0.791    22.859    cpu/L_reg/D_reg_q[11][29]_i_11_n_0
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.326    23.185 f  cpu/L_reg/D_reg_q[11][28]_i_26/O
                         net (fo=2, routed)           1.133    24.318    cpu/L_reg/D_reg_q[11][28]_i_26_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I1_O)        0.124    24.442 f  cpu/L_reg/D_reg_q[11][27]_i_51/O
                         net (fo=1, routed)           0.000    24.442    cpu/L_reg/D_reg_q[11][27]_i_51_n_0
    SLICE_X35Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    24.654 f  cpu/L_reg/D_reg_q_reg[11][27]_i_41/O
                         net (fo=3, routed)           0.518    25.172    cpu/L_reg/D_reg_q_reg[11][27]_i_41_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.299    25.471 r  cpu/L_reg/D_reg_q[11][27]_i_22/O
                         net (fo=6, routed)           0.827    26.299    cpu/L_reg/D_reg_q[11][27]_i_22_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I5_O)        0.124    26.423 r  cpu/L_reg/D_reg_q[11][26]_i_24/O
                         net (fo=1, routed)           0.733    27.156    cpu/L_reg/D_reg_q[11][26]_i_24_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I1_O)        0.124    27.280 r  cpu/L_reg/D_reg_q[11][26]_i_11/O
                         net (fo=6, routed)           0.821    28.101    cpu/L_reg/D_reg_q[11][26]_i_11_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I1_O)        0.124    28.225 f  cpu/L_reg/D_reg_q[11][25]_i_25/O
                         net (fo=1, routed)           0.750    28.974    cpu/L_reg/D_reg_q[11][25]_i_25_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I2_O)        0.124    29.098 r  cpu/L_reg/D_reg_q[11][25]_i_11/O
                         net (fo=8, routed)           0.603    29.701    cpu/L_reg/D_reg_q[11][25]_i_11_n_0
    SLICE_X36Y43         LUT3 (Prop_lut3_I1_O)        0.119    29.820 f  cpu/L_reg/D_reg_q[11][24]_i_25/O
                         net (fo=1, routed)           0.883    30.703    cpu/L_reg/D_reg_q[11][24]_i_25_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.332    31.035 r  cpu/L_reg/D_reg_q[11][24]_i_11/O
                         net (fo=8, routed)           0.646    31.681    cpu/L_reg/D_reg_q[11][24]_i_11_n_0
    SLICE_X36Y44         LUT4 (Prop_lut4_I3_O)        0.124    31.805 r  cpu/L_reg/D_reg_q[11][23]_i_23/O
                         net (fo=1, routed)           0.853    32.657    cpu/L_reg/D_reg_q[11][23]_i_23_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I1_O)        0.124    32.781 r  cpu/L_reg/D_reg_q[11][23]_i_11/O
                         net (fo=8, routed)           0.668    33.450    cpu/L_reg/D_reg_q[11][23]_i_11_n_0
    SLICE_X36Y45         LUT2 (Prop_lut2_I1_O)        0.152    33.602 r  cpu/L_reg/D_reg_q[11][22]_i_25/O
                         net (fo=3, routed)           0.524    34.126    cpu/L_reg/D_reg_q[11][22]_i_25_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.332    34.458 f  cpu/L_reg/D_reg_q[11][22]_i_11/O
                         net (fo=8, routed)           0.599    35.057    cpu/L_reg/D_reg_q[11][22]_i_11_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.149    35.206 f  cpu/L_reg/D_reg_q[11][21]_i_23/O
                         net (fo=1, routed)           0.694    35.900    cpu/L_reg/D_reg_q[11][21]_i_23_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.332    36.232 r  cpu/L_reg/D_reg_q[11][21]_i_11/O
                         net (fo=8, routed)           0.676    36.908    cpu/L_reg/D_reg_q[11][21]_i_11_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.152    37.060 f  cpu/L_reg/D_reg_q[11][20]_i_26/O
                         net (fo=3, routed)           0.683    37.743    cpu/L_reg/D_reg_q[11][20]_i_26_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I3_O)        0.332    38.075 r  cpu/L_reg/D_reg_q[11][20]_i_11/O
                         net (fo=8, routed)           0.653    38.728    cpu/L_reg/D_reg_q[11][20]_i_11_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.119    38.847 f  cpu/L_reg/D_reg_q[11][19]_i_23/O
                         net (fo=1, routed)           0.849    39.696    cpu/L_reg/D_reg_q[11][19]_i_23_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.332    40.028 r  cpu/L_reg/D_reg_q[11][19]_i_11/O
                         net (fo=8, routed)           0.841    40.869    cpu/L_reg/D_reg_q[11][19]_i_11_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I2_O)        0.148    41.017 r  cpu/L_reg/D_reg_q[11][18]_i_21/O
                         net (fo=1, routed)           0.593    41.610    cpu/L_reg/D_reg_q[11][18]_i_21_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.328    41.938 r  cpu/L_reg/D_reg_q[11][18]_i_11/O
                         net (fo=9, routed)           0.963    42.901    cpu/L_reg/D_reg_q[11][18]_i_11_n_0
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.150    43.051 f  cpu/L_reg/D_reg_q[11][17]_i_21/O
                         net (fo=1, routed)           0.718    43.769    cpu/L_reg/D_reg_q[11][17]_i_21_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.326    44.095 r  cpu/L_reg/D_reg_q[11][17]_i_10/O
                         net (fo=9, routed)           0.749    44.844    cpu/L_reg/D_reg_q[11][17]_i_10_n_0
    SLICE_X46Y49         LUT5 (Prop_lut5_I0_O)        0.116    44.960 f  cpu/L_reg/D_reg_q[11][16]_i_21/O
                         net (fo=3, routed)           0.993    45.953    cpu/L_reg/D_reg_q[11][16]_i_21_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I3_O)        0.328    46.281 r  cpu/L_reg/D_reg_q[11][16]_i_9/O
                         net (fo=9, routed)           1.055    47.336    cpu/L_reg/D_reg_q[11][16]_i_9_n_0
    SLICE_X47Y49         LUT3 (Prop_lut3_I1_O)        0.152    47.488 f  cpu/L_reg/D_reg_q[11][15]_i_18/O
                         net (fo=1, routed)           0.436    47.924    cpu/L_reg/D_reg_q[11][15]_i_18_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I2_O)        0.326    48.250 r  cpu/L_reg/D_reg_q[11][15]_i_7/O
                         net (fo=9, routed)           1.135    49.385    cpu/L_reg/D_reg_q[11][15]_i_7_n_0
    SLICE_X48Y51         LUT3 (Prop_lut3_I1_O)        0.152    49.537 f  cpu/L_reg/D_reg_q[11][14]_i_18/O
                         net (fo=1, routed)           0.903    50.441    cpu/L_reg/D_reg_q[11][14]_i_18_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I2_O)        0.326    50.767 r  cpu/L_reg/D_reg_q[11][14]_i_7/O
                         net (fo=9, routed)           0.868    51.635    cpu/L_reg/D_reg_q[11][14]_i_7_n_0
    SLICE_X49Y49         LUT2 (Prop_lut2_I1_O)        0.150    51.785 f  cpu/L_reg/D_reg_q[11][13]_i_19/O
                         net (fo=3, routed)           0.809    52.594    cpu/L_reg/D_reg_q[11][13]_i_19_n_0
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.326    52.920 r  cpu/L_reg/D_reg_q[11][12]_i_37/O
                         net (fo=2, routed)           0.928    53.848    cpu/L_reg/D_reg_q[11][12]_i_37_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I3_O)        0.124    53.972 f  cpu/L_reg/D_reg_q[11][12]_i_16/O
                         net (fo=1, routed)           1.119    55.091    cpu/L_reg/D_reg_q[11][12]_i_16_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I0_O)        0.124    55.215 r  cpu/L_reg/D_reg_q[11][12]_i_7/O
                         net (fo=9, routed)           0.622    55.837    cpu/L_reg/D_reg_q[11][12]_i_7_n_0
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.116    55.953 r  cpu/L_reg/D_reg_q[11][11]_i_20/O
                         net (fo=3, routed)           0.815    56.768    cpu/L_reg/D_reg_q[11][11]_i_20_n_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I4_O)        0.328    57.096 r  cpu/L_reg/D_reg_q[11][11]_i_7/O
                         net (fo=9, routed)           1.071    58.167    cpu/L_reg/D_reg_q[11][11]_i_7_n_0
    SLICE_X53Y48         LUT3 (Prop_lut3_I1_O)        0.152    58.319 f  cpu/L_reg/D_reg_q[11][10]_i_19/O
                         net (fo=1, routed)           0.433    58.753    cpu/L_reg/D_reg_q[11][10]_i_19_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I2_O)        0.326    59.079 r  cpu/L_reg/D_reg_q[11][10]_i_7/O
                         net (fo=9, routed)           0.790    59.868    cpu/L_reg/D_reg_q[11][10]_i_7_n_0
    SLICE_X56Y48         LUT2 (Prop_lut2_I1_O)        0.150    60.018 f  cpu/L_reg/D_reg_q[11][9]_i_20/O
                         net (fo=3, routed)           0.682    60.700    cpu/L_reg/D_reg_q[11][9]_i_20_n_0
    SLICE_X55Y48         LUT3 (Prop_lut3_I2_O)        0.348    61.048 r  cpu/L_reg/D_reg_q[11][8]_i_35/O
                         net (fo=2, routed)           0.856    61.904    cpu/L_reg/D_reg_q[11][8]_i_35_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.124    62.028 r  cpu/L_reg/D_reg_q[11][8]_i_17/O
                         net (fo=1, routed)           0.799    62.827    cpu/L_reg/D_reg_q[11][8]_i_17_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I1_O)        0.124    62.951 r  cpu/L_reg/D_reg_q[11][8]_i_7/O
                         net (fo=9, routed)           0.824    63.775    cpu/L_reg/D_reg_q[11][8]_i_7_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.150    63.925 r  cpu/L_reg/D_reg_q[11][7]_i_20/O
                         net (fo=3, routed)           0.902    64.828    cpu/L_reg/D_reg_q[11][7]_i_20_n_0
    SLICE_X55Y46         LUT3 (Prop_lut3_I2_O)        0.352    65.180 r  cpu/L_reg/D_reg_q[11][6]_i_34/O
                         net (fo=4, routed)           0.804    65.984    cpu/L_reg/D_reg_q[11][6]_i_34_n_0
    SLICE_X55Y44         LUT3 (Prop_lut3_I0_O)        0.358    66.342 r  cpu/L_reg/D_reg_q[11][6]_i_22/O
                         net (fo=1, routed)           0.583    66.924    cpu/L_reg/D_reg_q[11][6]_i_22_n_0
    SLICE_X55Y44         LUT6 (Prop_lut6_I5_O)        0.326    67.250 r  cpu/L_reg/D_reg_q[11][6]_i_7/O
                         net (fo=9, routed)           1.148    68.398    cpu/L_reg/D_reg_q[11][6]_i_7_n_0
    SLICE_X54Y43         LUT3 (Prop_lut3_I1_O)        0.146    68.544 f  cpu/L_reg/D_reg_q[11][5]_i_18/O
                         net (fo=1, routed)           0.890    69.434    cpu/L_reg/D_reg_q[11][5]_i_18_n_0
    SLICE_X54Y44         LUT6 (Prop_lut6_I2_O)        0.328    69.762 r  cpu/L_reg/D_reg_q[11][5]_i_7/O
                         net (fo=9, routed)           0.602    70.364    cpu/L_reg/D_reg_q[11][5]_i_7_n_0
    SLICE_X54Y43         LUT5 (Prop_lut5_I4_O)        0.124    70.488 f  cpu/L_reg/D_reg_q[11][4]_i_16/O
                         net (fo=1, routed)           1.106    71.594    cpu/L_reg/D_reg_q[11][4]_i_16_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I0_O)        0.124    71.718 r  cpu/L_reg/D_reg_q[11][4]_i_7/O
                         net (fo=9, routed)           0.461    72.179    cpu/L_reg/D_reg_q[11][4]_i_7_n_0
    SLICE_X52Y44         LUT5 (Prop_lut5_I0_O)        0.116    72.295 r  cpu/L_reg/D_reg_q[11][3]_i_19/O
                         net (fo=3, routed)           0.705    73.000    cpu/L_reg/D_reg_q[11][3]_i_19_n_0
    SLICE_X53Y44         LUT3 (Prop_lut3_I0_O)        0.356    73.356 r  cpu/L_reg/D_reg_q[11][2]_i_34/O
                         net (fo=3, routed)           1.231    74.587    cpu/L_reg/D_reg_q[11][2]_i_34_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I2_O)        0.358    74.945 r  cpu/L_reg/D_reg_q[11][2]_i_21/O
                         net (fo=1, routed)           0.681    75.626    cpu/L_reg/D_reg_q[11][2]_i_21_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.328    75.954 r  cpu/L_reg/D_reg_q[11][2]_i_7/O
                         net (fo=8, routed)           0.870    76.824    cpu/L_reg/D_reg_q[11][2]_i_7_n_0
    SLICE_X50Y43         LUT3 (Prop_lut3_I1_O)        0.150    76.974 f  cpu/L_reg/D_reg_q[11][1]_i_11/O
                         net (fo=1, routed)           0.452    77.426    cpu/L_reg/D_reg_q[11][1]_i_11_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I2_O)        0.328    77.754 r  cpu/L_reg/D_reg_q[11][1]_i_5/O
                         net (fo=6, routed)           0.731    78.485    cpu/L_reg/D_reg_q[11][1]_i_5_n_0
    SLICE_X49Y43         LUT2 (Prop_lut2_I1_O)        0.118    78.603 r  cpu/L_reg/D_reg_q[11][0]_i_12/O
                         net (fo=1, routed)           0.823    79.426    cpu/L_reg/D_reg_q[11][0]_i_12_n_0
    SLICE_X50Y42         LUT6 (Prop_lut6_I0_O)        0.326    79.752 f  cpu/L_reg/D_reg_q[11][0]_i_6/O
                         net (fo=1, routed)           0.726    80.477    cpu/L_reg/D_reg_q[11][0]_i_6_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I4_O)        0.124    80.601 r  cpu/L_reg/D_reg_q[11][0]_i_1/O
                         net (fo=33, routed)          1.303    81.904    cpu/L_reg/M_reg_write_data[0]
    SLICE_X58Y38         FDRE                                         r  cpu/L_reg/D_reg_q_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.515   104.920    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X58Y38         FDRE                                         r  cpu/L_reg/D_reg_q_reg[12][0]/C
                         clock pessimism              0.273   105.193    
                         clock uncertainty           -0.035   105.158    
    SLICE_X58Y38         FDRE (Setup_fdre_C_D)       -0.067   105.091    cpu/L_reg/D_reg_q_reg[12][0]
  -------------------------------------------------------------------
                         required time                        105.091    
                         arrival time                         -81.904    
  -------------------------------------------------------------------
                         slack                                 23.187    

Slack (MET) :             23.192ns  (required time - arrival time)
  Source:                 forLoop_idx_0_1936862849[0].io_button_edge_row/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        76.686ns  (logic 16.541ns (21.570%)  route 60.145ns (78.430%))
  Logic Levels:           73  (LUT2=9 LUT3=15 LUT4=3 LUT5=10 LUT6=33 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 104.920 - 100.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.628     5.212    forLoop_idx_0_1936862849[0].io_button_edge_row/CLK
    SLICE_X59Y32         FDRE                                         r  forLoop_idx_0_1936862849[0].io_button_edge_row/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     5.668 f  forLoop_idx_0_1936862849[0].io_button_edge_row/D_last_q_reg/Q
                         net (fo=11, routed)          0.984     6.652    forLoop_idx_0_1862134639[0].io_button_cond_row/D_last_q
    SLICE_X57Y30         LUT2 (Prop_lut2_I1_O)        0.118     6.770 r  forLoop_idx_0_1862134639[0].io_button_cond_row/FSM_sequential_D_state_q[4]_i_22/O
                         net (fo=3, routed)           1.269     8.039    cpu/button_map/M_io_button_edge_row_out[0]
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.326     8.365 r  cpu/button_map/D_reg_q[11][31]_i_108/O
                         net (fo=6, routed)           1.239     9.604    forLoop_idx_0_1862134639[3].io_button_cond_row/M_button_map_out[6]
    SLICE_X55Y35         LUT5 (Prop_lut5_I2_O)        0.152     9.756 f  forLoop_idx_0_1862134639[3].io_button_cond_row/D_reg_q[11][31]_i_53/O
                         net (fo=1, routed)           0.691    10.447    cpu/L_reg/D_reg_q[11][1]_i_21_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I3_O)        0.332    10.779 r  cpu/L_reg/D_reg_q[11][31]_i_14/O
                         net (fo=33, routed)          1.226    12.005    cpu/L_reg/M_iROM_address[4]
    SLICE_X48Y38         LUT4 (Prop_lut4_I1_O)        0.152    12.157 r  cpu/L_reg/D_reg_q[11][31]_i_60/O
                         net (fo=30, routed)          0.537    12.694    cpu/L_reg/D_reg_q_reg[11][6]_2
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.326    13.020 r  cpu/L_reg/D_reg_q[11][31]_i_16/O
                         net (fo=11, routed)          0.851    13.871    cpu/L_reg/D_reg_q_reg[11][6]_8
    SLICE_X51Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.995 r  cpu/L_reg/D_reg_q[11][13]_i_26/O
                         net (fo=1, routed)           0.814    14.809    cpu/L_reg/D_reg_q[11][13]_i_26_n_0
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.152    14.961 r  cpu/L_reg/D_reg_q[11][13]_i_11/O
                         net (fo=129, routed)         1.395    16.356    cpu/L_reg/D_reg_q_reg[11][6]_0[4]
    SLICE_X45Y26         MUXF7 (Prop_muxf7_S_O)       0.478    16.834 f  cpu/L_reg/D_reg_q_reg[11][0]_i_38/O
                         net (fo=1, routed)           0.000    16.834    cpu/L_reg/D_reg_q_reg[11][0]_i_38_n_0
    SLICE_X45Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    16.928 f  cpu/L_reg/D_reg_q_reg[11][0]_i_24/O
                         net (fo=1, routed)           1.275    18.203    cpu/L_reg_n_75
    SLICE_X51Y37         LUT6 (Prop_lut6_I2_O)        0.316    18.519 f  cpu/D_reg_q[11][0]_i_11/O
                         net (fo=153, routed)         1.331    19.850    cpu/L_reg/M_alu_b[0]
    SLICE_X38Y38         LUT6 (Prop_lut6_I1_O)        0.124    19.974 r  cpu/L_reg/D_reg_q[11][30]_i_11/O
                         net (fo=4, routed)           0.576    20.549    cpu/L_reg/D_reg_q[11][30]_i_11_n_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I2_O)        0.119    20.668 f  cpu/L_reg/D_reg_q[11][29]_i_23/O
                         net (fo=4, routed)           1.039    21.707    cpu/L_reg/D_reg_q[11][29]_i_23_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I1_O)        0.360    22.067 r  cpu/L_reg/D_reg_q[11][29]_i_11/O
                         net (fo=7, routed)           0.791    22.859    cpu/L_reg/D_reg_q[11][29]_i_11_n_0
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.326    23.185 f  cpu/L_reg/D_reg_q[11][28]_i_26/O
                         net (fo=2, routed)           1.133    24.318    cpu/L_reg/D_reg_q[11][28]_i_26_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I1_O)        0.124    24.442 f  cpu/L_reg/D_reg_q[11][27]_i_51/O
                         net (fo=1, routed)           0.000    24.442    cpu/L_reg/D_reg_q[11][27]_i_51_n_0
    SLICE_X35Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    24.654 f  cpu/L_reg/D_reg_q_reg[11][27]_i_41/O
                         net (fo=3, routed)           0.518    25.172    cpu/L_reg/D_reg_q_reg[11][27]_i_41_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.299    25.471 r  cpu/L_reg/D_reg_q[11][27]_i_22/O
                         net (fo=6, routed)           0.827    26.299    cpu/L_reg/D_reg_q[11][27]_i_22_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I5_O)        0.124    26.423 r  cpu/L_reg/D_reg_q[11][26]_i_24/O
                         net (fo=1, routed)           0.733    27.156    cpu/L_reg/D_reg_q[11][26]_i_24_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I1_O)        0.124    27.280 r  cpu/L_reg/D_reg_q[11][26]_i_11/O
                         net (fo=6, routed)           0.821    28.101    cpu/L_reg/D_reg_q[11][26]_i_11_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I1_O)        0.124    28.225 f  cpu/L_reg/D_reg_q[11][25]_i_25/O
                         net (fo=1, routed)           0.750    28.974    cpu/L_reg/D_reg_q[11][25]_i_25_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I2_O)        0.124    29.098 r  cpu/L_reg/D_reg_q[11][25]_i_11/O
                         net (fo=8, routed)           0.603    29.701    cpu/L_reg/D_reg_q[11][25]_i_11_n_0
    SLICE_X36Y43         LUT3 (Prop_lut3_I1_O)        0.119    29.820 f  cpu/L_reg/D_reg_q[11][24]_i_25/O
                         net (fo=1, routed)           0.883    30.703    cpu/L_reg/D_reg_q[11][24]_i_25_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.332    31.035 r  cpu/L_reg/D_reg_q[11][24]_i_11/O
                         net (fo=8, routed)           0.646    31.681    cpu/L_reg/D_reg_q[11][24]_i_11_n_0
    SLICE_X36Y44         LUT4 (Prop_lut4_I3_O)        0.124    31.805 r  cpu/L_reg/D_reg_q[11][23]_i_23/O
                         net (fo=1, routed)           0.853    32.657    cpu/L_reg/D_reg_q[11][23]_i_23_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I1_O)        0.124    32.781 r  cpu/L_reg/D_reg_q[11][23]_i_11/O
                         net (fo=8, routed)           0.668    33.450    cpu/L_reg/D_reg_q[11][23]_i_11_n_0
    SLICE_X36Y45         LUT2 (Prop_lut2_I1_O)        0.152    33.602 r  cpu/L_reg/D_reg_q[11][22]_i_25/O
                         net (fo=3, routed)           0.524    34.126    cpu/L_reg/D_reg_q[11][22]_i_25_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.332    34.458 f  cpu/L_reg/D_reg_q[11][22]_i_11/O
                         net (fo=8, routed)           0.599    35.057    cpu/L_reg/D_reg_q[11][22]_i_11_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.149    35.206 f  cpu/L_reg/D_reg_q[11][21]_i_23/O
                         net (fo=1, routed)           0.694    35.900    cpu/L_reg/D_reg_q[11][21]_i_23_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.332    36.232 r  cpu/L_reg/D_reg_q[11][21]_i_11/O
                         net (fo=8, routed)           0.676    36.908    cpu/L_reg/D_reg_q[11][21]_i_11_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.152    37.060 f  cpu/L_reg/D_reg_q[11][20]_i_26/O
                         net (fo=3, routed)           0.683    37.743    cpu/L_reg/D_reg_q[11][20]_i_26_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I3_O)        0.332    38.075 r  cpu/L_reg/D_reg_q[11][20]_i_11/O
                         net (fo=8, routed)           0.653    38.728    cpu/L_reg/D_reg_q[11][20]_i_11_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.119    38.847 f  cpu/L_reg/D_reg_q[11][19]_i_23/O
                         net (fo=1, routed)           0.849    39.696    cpu/L_reg/D_reg_q[11][19]_i_23_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.332    40.028 r  cpu/L_reg/D_reg_q[11][19]_i_11/O
                         net (fo=8, routed)           0.841    40.869    cpu/L_reg/D_reg_q[11][19]_i_11_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I2_O)        0.148    41.017 r  cpu/L_reg/D_reg_q[11][18]_i_21/O
                         net (fo=1, routed)           0.593    41.610    cpu/L_reg/D_reg_q[11][18]_i_21_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.328    41.938 r  cpu/L_reg/D_reg_q[11][18]_i_11/O
                         net (fo=9, routed)           0.963    42.901    cpu/L_reg/D_reg_q[11][18]_i_11_n_0
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.150    43.051 f  cpu/L_reg/D_reg_q[11][17]_i_21/O
                         net (fo=1, routed)           0.718    43.769    cpu/L_reg/D_reg_q[11][17]_i_21_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.326    44.095 r  cpu/L_reg/D_reg_q[11][17]_i_10/O
                         net (fo=9, routed)           0.749    44.844    cpu/L_reg/D_reg_q[11][17]_i_10_n_0
    SLICE_X46Y49         LUT5 (Prop_lut5_I0_O)        0.116    44.960 f  cpu/L_reg/D_reg_q[11][16]_i_21/O
                         net (fo=3, routed)           0.993    45.953    cpu/L_reg/D_reg_q[11][16]_i_21_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I3_O)        0.328    46.281 r  cpu/L_reg/D_reg_q[11][16]_i_9/O
                         net (fo=9, routed)           1.055    47.336    cpu/L_reg/D_reg_q[11][16]_i_9_n_0
    SLICE_X47Y49         LUT3 (Prop_lut3_I1_O)        0.152    47.488 f  cpu/L_reg/D_reg_q[11][15]_i_18/O
                         net (fo=1, routed)           0.436    47.924    cpu/L_reg/D_reg_q[11][15]_i_18_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I2_O)        0.326    48.250 r  cpu/L_reg/D_reg_q[11][15]_i_7/O
                         net (fo=9, routed)           1.135    49.385    cpu/L_reg/D_reg_q[11][15]_i_7_n_0
    SLICE_X48Y51         LUT3 (Prop_lut3_I1_O)        0.152    49.537 f  cpu/L_reg/D_reg_q[11][14]_i_18/O
                         net (fo=1, routed)           0.903    50.441    cpu/L_reg/D_reg_q[11][14]_i_18_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I2_O)        0.326    50.767 r  cpu/L_reg/D_reg_q[11][14]_i_7/O
                         net (fo=9, routed)           0.868    51.635    cpu/L_reg/D_reg_q[11][14]_i_7_n_0
    SLICE_X49Y49         LUT2 (Prop_lut2_I1_O)        0.150    51.785 f  cpu/L_reg/D_reg_q[11][13]_i_19/O
                         net (fo=3, routed)           0.809    52.594    cpu/L_reg/D_reg_q[11][13]_i_19_n_0
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.326    52.920 r  cpu/L_reg/D_reg_q[11][12]_i_37/O
                         net (fo=2, routed)           0.928    53.848    cpu/L_reg/D_reg_q[11][12]_i_37_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I3_O)        0.124    53.972 f  cpu/L_reg/D_reg_q[11][12]_i_16/O
                         net (fo=1, routed)           1.119    55.091    cpu/L_reg/D_reg_q[11][12]_i_16_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I0_O)        0.124    55.215 r  cpu/L_reg/D_reg_q[11][12]_i_7/O
                         net (fo=9, routed)           0.622    55.837    cpu/L_reg/D_reg_q[11][12]_i_7_n_0
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.116    55.953 r  cpu/L_reg/D_reg_q[11][11]_i_20/O
                         net (fo=3, routed)           0.815    56.768    cpu/L_reg/D_reg_q[11][11]_i_20_n_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I4_O)        0.328    57.096 r  cpu/L_reg/D_reg_q[11][11]_i_7/O
                         net (fo=9, routed)           1.071    58.167    cpu/L_reg/D_reg_q[11][11]_i_7_n_0
    SLICE_X53Y48         LUT3 (Prop_lut3_I1_O)        0.152    58.319 f  cpu/L_reg/D_reg_q[11][10]_i_19/O
                         net (fo=1, routed)           0.433    58.753    cpu/L_reg/D_reg_q[11][10]_i_19_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I2_O)        0.326    59.079 r  cpu/L_reg/D_reg_q[11][10]_i_7/O
                         net (fo=9, routed)           0.790    59.868    cpu/L_reg/D_reg_q[11][10]_i_7_n_0
    SLICE_X56Y48         LUT2 (Prop_lut2_I1_O)        0.150    60.018 f  cpu/L_reg/D_reg_q[11][9]_i_20/O
                         net (fo=3, routed)           0.682    60.700    cpu/L_reg/D_reg_q[11][9]_i_20_n_0
    SLICE_X55Y48         LUT3 (Prop_lut3_I2_O)        0.348    61.048 r  cpu/L_reg/D_reg_q[11][8]_i_35/O
                         net (fo=2, routed)           0.856    61.904    cpu/L_reg/D_reg_q[11][8]_i_35_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.124    62.028 r  cpu/L_reg/D_reg_q[11][8]_i_17/O
                         net (fo=1, routed)           0.799    62.827    cpu/L_reg/D_reg_q[11][8]_i_17_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I1_O)        0.124    62.951 r  cpu/L_reg/D_reg_q[11][8]_i_7/O
                         net (fo=9, routed)           0.824    63.775    cpu/L_reg/D_reg_q[11][8]_i_7_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.150    63.925 r  cpu/L_reg/D_reg_q[11][7]_i_20/O
                         net (fo=3, routed)           0.902    64.828    cpu/L_reg/D_reg_q[11][7]_i_20_n_0
    SLICE_X55Y46         LUT3 (Prop_lut3_I2_O)        0.352    65.180 r  cpu/L_reg/D_reg_q[11][6]_i_34/O
                         net (fo=4, routed)           0.804    65.984    cpu/L_reg/D_reg_q[11][6]_i_34_n_0
    SLICE_X55Y44         LUT3 (Prop_lut3_I0_O)        0.358    66.342 r  cpu/L_reg/D_reg_q[11][6]_i_22/O
                         net (fo=1, routed)           0.583    66.924    cpu/L_reg/D_reg_q[11][6]_i_22_n_0
    SLICE_X55Y44         LUT6 (Prop_lut6_I5_O)        0.326    67.250 r  cpu/L_reg/D_reg_q[11][6]_i_7/O
                         net (fo=9, routed)           1.148    68.398    cpu/L_reg/D_reg_q[11][6]_i_7_n_0
    SLICE_X54Y43         LUT3 (Prop_lut3_I1_O)        0.146    68.544 f  cpu/L_reg/D_reg_q[11][5]_i_18/O
                         net (fo=1, routed)           0.890    69.434    cpu/L_reg/D_reg_q[11][5]_i_18_n_0
    SLICE_X54Y44         LUT6 (Prop_lut6_I2_O)        0.328    69.762 r  cpu/L_reg/D_reg_q[11][5]_i_7/O
                         net (fo=9, routed)           0.602    70.364    cpu/L_reg/D_reg_q[11][5]_i_7_n_0
    SLICE_X54Y43         LUT5 (Prop_lut5_I4_O)        0.124    70.488 f  cpu/L_reg/D_reg_q[11][4]_i_16/O
                         net (fo=1, routed)           1.106    71.594    cpu/L_reg/D_reg_q[11][4]_i_16_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I0_O)        0.124    71.718 r  cpu/L_reg/D_reg_q[11][4]_i_7/O
                         net (fo=9, routed)           0.461    72.179    cpu/L_reg/D_reg_q[11][4]_i_7_n_0
    SLICE_X52Y44         LUT5 (Prop_lut5_I0_O)        0.116    72.295 r  cpu/L_reg/D_reg_q[11][3]_i_19/O
                         net (fo=3, routed)           0.705    73.000    cpu/L_reg/D_reg_q[11][3]_i_19_n_0
    SLICE_X53Y44         LUT3 (Prop_lut3_I0_O)        0.356    73.356 r  cpu/L_reg/D_reg_q[11][2]_i_34/O
                         net (fo=3, routed)           1.231    74.587    cpu/L_reg/D_reg_q[11][2]_i_34_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I2_O)        0.358    74.945 r  cpu/L_reg/D_reg_q[11][2]_i_21/O
                         net (fo=1, routed)           0.681    75.626    cpu/L_reg/D_reg_q[11][2]_i_21_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.328    75.954 r  cpu/L_reg/D_reg_q[11][2]_i_7/O
                         net (fo=8, routed)           0.870    76.824    cpu/L_reg/D_reg_q[11][2]_i_7_n_0
    SLICE_X50Y43         LUT3 (Prop_lut3_I1_O)        0.150    76.974 f  cpu/L_reg/D_reg_q[11][1]_i_11/O
                         net (fo=1, routed)           0.452    77.426    cpu/L_reg/D_reg_q[11][1]_i_11_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I2_O)        0.328    77.754 r  cpu/L_reg/D_reg_q[11][1]_i_5/O
                         net (fo=6, routed)           0.731    78.485    cpu/L_reg/D_reg_q[11][1]_i_5_n_0
    SLICE_X49Y43         LUT2 (Prop_lut2_I1_O)        0.118    78.603 r  cpu/L_reg/D_reg_q[11][0]_i_12/O
                         net (fo=1, routed)           0.823    79.426    cpu/L_reg/D_reg_q[11][0]_i_12_n_0
    SLICE_X50Y42         LUT6 (Prop_lut6_I0_O)        0.326    79.752 f  cpu/L_reg/D_reg_q[11][0]_i_6/O
                         net (fo=1, routed)           0.726    80.477    cpu/L_reg/D_reg_q[11][0]_i_6_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I4_O)        0.124    80.601 r  cpu/L_reg/D_reg_q[11][0]_i_1/O
                         net (fo=33, routed)          1.297    81.899    cpu/L_reg/M_reg_write_data[0]
    SLICE_X59Y38         FDRE                                         r  cpu/L_reg/D_reg_q_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.515   104.920    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X59Y38         FDRE                                         r  cpu/L_reg/D_reg_q_reg[3][0]/C
                         clock pessimism              0.273   105.193    
                         clock uncertainty           -0.035   105.158    
    SLICE_X59Y38         FDRE (Setup_fdre_C_D)       -0.067   105.091    cpu/L_reg/D_reg_q_reg[3][0]
  -------------------------------------------------------------------
                         required time                        105.091    
                         arrival time                         -81.899    
  -------------------------------------------------------------------
                         slack                                 23.192    

Slack (MET) :             23.219ns  (required time - arrival time)
  Source:                 forLoop_idx_0_1936862849[0].io_button_edge_row/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        76.659ns  (logic 16.541ns (21.577%)  route 60.118ns (78.423%))
  Logic Levels:           73  (LUT2=9 LUT3=15 LUT4=3 LUT5=10 LUT6=33 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 104.919 - 100.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.628     5.212    forLoop_idx_0_1936862849[0].io_button_edge_row/CLK
    SLICE_X59Y32         FDRE                                         r  forLoop_idx_0_1936862849[0].io_button_edge_row/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     5.668 f  forLoop_idx_0_1936862849[0].io_button_edge_row/D_last_q_reg/Q
                         net (fo=11, routed)          0.984     6.652    forLoop_idx_0_1862134639[0].io_button_cond_row/D_last_q
    SLICE_X57Y30         LUT2 (Prop_lut2_I1_O)        0.118     6.770 r  forLoop_idx_0_1862134639[0].io_button_cond_row/FSM_sequential_D_state_q[4]_i_22/O
                         net (fo=3, routed)           1.269     8.039    cpu/button_map/M_io_button_edge_row_out[0]
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.326     8.365 r  cpu/button_map/D_reg_q[11][31]_i_108/O
                         net (fo=6, routed)           1.239     9.604    forLoop_idx_0_1862134639[3].io_button_cond_row/M_button_map_out[6]
    SLICE_X55Y35         LUT5 (Prop_lut5_I2_O)        0.152     9.756 f  forLoop_idx_0_1862134639[3].io_button_cond_row/D_reg_q[11][31]_i_53/O
                         net (fo=1, routed)           0.691    10.447    cpu/L_reg/D_reg_q[11][1]_i_21_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I3_O)        0.332    10.779 r  cpu/L_reg/D_reg_q[11][31]_i_14/O
                         net (fo=33, routed)          1.226    12.005    cpu/L_reg/M_iROM_address[4]
    SLICE_X48Y38         LUT4 (Prop_lut4_I1_O)        0.152    12.157 r  cpu/L_reg/D_reg_q[11][31]_i_60/O
                         net (fo=30, routed)          0.537    12.694    cpu/L_reg/D_reg_q_reg[11][6]_2
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.326    13.020 r  cpu/L_reg/D_reg_q[11][31]_i_16/O
                         net (fo=11, routed)          0.851    13.871    cpu/L_reg/D_reg_q_reg[11][6]_8
    SLICE_X51Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.995 r  cpu/L_reg/D_reg_q[11][13]_i_26/O
                         net (fo=1, routed)           0.814    14.809    cpu/L_reg/D_reg_q[11][13]_i_26_n_0
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.152    14.961 r  cpu/L_reg/D_reg_q[11][13]_i_11/O
                         net (fo=129, routed)         1.395    16.356    cpu/L_reg/D_reg_q_reg[11][6]_0[4]
    SLICE_X45Y26         MUXF7 (Prop_muxf7_S_O)       0.478    16.834 f  cpu/L_reg/D_reg_q_reg[11][0]_i_38/O
                         net (fo=1, routed)           0.000    16.834    cpu/L_reg/D_reg_q_reg[11][0]_i_38_n_0
    SLICE_X45Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    16.928 f  cpu/L_reg/D_reg_q_reg[11][0]_i_24/O
                         net (fo=1, routed)           1.275    18.203    cpu/L_reg_n_75
    SLICE_X51Y37         LUT6 (Prop_lut6_I2_O)        0.316    18.519 f  cpu/D_reg_q[11][0]_i_11/O
                         net (fo=153, routed)         1.331    19.850    cpu/L_reg/M_alu_b[0]
    SLICE_X38Y38         LUT6 (Prop_lut6_I1_O)        0.124    19.974 r  cpu/L_reg/D_reg_q[11][30]_i_11/O
                         net (fo=4, routed)           0.576    20.549    cpu/L_reg/D_reg_q[11][30]_i_11_n_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I2_O)        0.119    20.668 f  cpu/L_reg/D_reg_q[11][29]_i_23/O
                         net (fo=4, routed)           1.039    21.707    cpu/L_reg/D_reg_q[11][29]_i_23_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I1_O)        0.360    22.067 r  cpu/L_reg/D_reg_q[11][29]_i_11/O
                         net (fo=7, routed)           0.791    22.859    cpu/L_reg/D_reg_q[11][29]_i_11_n_0
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.326    23.185 f  cpu/L_reg/D_reg_q[11][28]_i_26/O
                         net (fo=2, routed)           1.133    24.318    cpu/L_reg/D_reg_q[11][28]_i_26_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I1_O)        0.124    24.442 f  cpu/L_reg/D_reg_q[11][27]_i_51/O
                         net (fo=1, routed)           0.000    24.442    cpu/L_reg/D_reg_q[11][27]_i_51_n_0
    SLICE_X35Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    24.654 f  cpu/L_reg/D_reg_q_reg[11][27]_i_41/O
                         net (fo=3, routed)           0.518    25.172    cpu/L_reg/D_reg_q_reg[11][27]_i_41_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.299    25.471 r  cpu/L_reg/D_reg_q[11][27]_i_22/O
                         net (fo=6, routed)           0.827    26.299    cpu/L_reg/D_reg_q[11][27]_i_22_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I5_O)        0.124    26.423 r  cpu/L_reg/D_reg_q[11][26]_i_24/O
                         net (fo=1, routed)           0.733    27.156    cpu/L_reg/D_reg_q[11][26]_i_24_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I1_O)        0.124    27.280 r  cpu/L_reg/D_reg_q[11][26]_i_11/O
                         net (fo=6, routed)           0.821    28.101    cpu/L_reg/D_reg_q[11][26]_i_11_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I1_O)        0.124    28.225 f  cpu/L_reg/D_reg_q[11][25]_i_25/O
                         net (fo=1, routed)           0.750    28.974    cpu/L_reg/D_reg_q[11][25]_i_25_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I2_O)        0.124    29.098 r  cpu/L_reg/D_reg_q[11][25]_i_11/O
                         net (fo=8, routed)           0.603    29.701    cpu/L_reg/D_reg_q[11][25]_i_11_n_0
    SLICE_X36Y43         LUT3 (Prop_lut3_I1_O)        0.119    29.820 f  cpu/L_reg/D_reg_q[11][24]_i_25/O
                         net (fo=1, routed)           0.883    30.703    cpu/L_reg/D_reg_q[11][24]_i_25_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.332    31.035 r  cpu/L_reg/D_reg_q[11][24]_i_11/O
                         net (fo=8, routed)           0.646    31.681    cpu/L_reg/D_reg_q[11][24]_i_11_n_0
    SLICE_X36Y44         LUT4 (Prop_lut4_I3_O)        0.124    31.805 r  cpu/L_reg/D_reg_q[11][23]_i_23/O
                         net (fo=1, routed)           0.853    32.657    cpu/L_reg/D_reg_q[11][23]_i_23_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I1_O)        0.124    32.781 r  cpu/L_reg/D_reg_q[11][23]_i_11/O
                         net (fo=8, routed)           0.668    33.450    cpu/L_reg/D_reg_q[11][23]_i_11_n_0
    SLICE_X36Y45         LUT2 (Prop_lut2_I1_O)        0.152    33.602 r  cpu/L_reg/D_reg_q[11][22]_i_25/O
                         net (fo=3, routed)           0.524    34.126    cpu/L_reg/D_reg_q[11][22]_i_25_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.332    34.458 f  cpu/L_reg/D_reg_q[11][22]_i_11/O
                         net (fo=8, routed)           0.599    35.057    cpu/L_reg/D_reg_q[11][22]_i_11_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.149    35.206 f  cpu/L_reg/D_reg_q[11][21]_i_23/O
                         net (fo=1, routed)           0.694    35.900    cpu/L_reg/D_reg_q[11][21]_i_23_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.332    36.232 r  cpu/L_reg/D_reg_q[11][21]_i_11/O
                         net (fo=8, routed)           0.676    36.908    cpu/L_reg/D_reg_q[11][21]_i_11_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.152    37.060 f  cpu/L_reg/D_reg_q[11][20]_i_26/O
                         net (fo=3, routed)           0.683    37.743    cpu/L_reg/D_reg_q[11][20]_i_26_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I3_O)        0.332    38.075 r  cpu/L_reg/D_reg_q[11][20]_i_11/O
                         net (fo=8, routed)           0.653    38.728    cpu/L_reg/D_reg_q[11][20]_i_11_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.119    38.847 f  cpu/L_reg/D_reg_q[11][19]_i_23/O
                         net (fo=1, routed)           0.849    39.696    cpu/L_reg/D_reg_q[11][19]_i_23_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.332    40.028 r  cpu/L_reg/D_reg_q[11][19]_i_11/O
                         net (fo=8, routed)           0.841    40.869    cpu/L_reg/D_reg_q[11][19]_i_11_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I2_O)        0.148    41.017 r  cpu/L_reg/D_reg_q[11][18]_i_21/O
                         net (fo=1, routed)           0.593    41.610    cpu/L_reg/D_reg_q[11][18]_i_21_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.328    41.938 r  cpu/L_reg/D_reg_q[11][18]_i_11/O
                         net (fo=9, routed)           0.963    42.901    cpu/L_reg/D_reg_q[11][18]_i_11_n_0
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.150    43.051 f  cpu/L_reg/D_reg_q[11][17]_i_21/O
                         net (fo=1, routed)           0.718    43.769    cpu/L_reg/D_reg_q[11][17]_i_21_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.326    44.095 r  cpu/L_reg/D_reg_q[11][17]_i_10/O
                         net (fo=9, routed)           0.749    44.844    cpu/L_reg/D_reg_q[11][17]_i_10_n_0
    SLICE_X46Y49         LUT5 (Prop_lut5_I0_O)        0.116    44.960 f  cpu/L_reg/D_reg_q[11][16]_i_21/O
                         net (fo=3, routed)           0.993    45.953    cpu/L_reg/D_reg_q[11][16]_i_21_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I3_O)        0.328    46.281 r  cpu/L_reg/D_reg_q[11][16]_i_9/O
                         net (fo=9, routed)           1.055    47.336    cpu/L_reg/D_reg_q[11][16]_i_9_n_0
    SLICE_X47Y49         LUT3 (Prop_lut3_I1_O)        0.152    47.488 f  cpu/L_reg/D_reg_q[11][15]_i_18/O
                         net (fo=1, routed)           0.436    47.924    cpu/L_reg/D_reg_q[11][15]_i_18_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I2_O)        0.326    48.250 r  cpu/L_reg/D_reg_q[11][15]_i_7/O
                         net (fo=9, routed)           1.135    49.385    cpu/L_reg/D_reg_q[11][15]_i_7_n_0
    SLICE_X48Y51         LUT3 (Prop_lut3_I1_O)        0.152    49.537 f  cpu/L_reg/D_reg_q[11][14]_i_18/O
                         net (fo=1, routed)           0.903    50.441    cpu/L_reg/D_reg_q[11][14]_i_18_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I2_O)        0.326    50.767 r  cpu/L_reg/D_reg_q[11][14]_i_7/O
                         net (fo=9, routed)           0.868    51.635    cpu/L_reg/D_reg_q[11][14]_i_7_n_0
    SLICE_X49Y49         LUT2 (Prop_lut2_I1_O)        0.150    51.785 f  cpu/L_reg/D_reg_q[11][13]_i_19/O
                         net (fo=3, routed)           0.809    52.594    cpu/L_reg/D_reg_q[11][13]_i_19_n_0
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.326    52.920 r  cpu/L_reg/D_reg_q[11][12]_i_37/O
                         net (fo=2, routed)           0.928    53.848    cpu/L_reg/D_reg_q[11][12]_i_37_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I3_O)        0.124    53.972 f  cpu/L_reg/D_reg_q[11][12]_i_16/O
                         net (fo=1, routed)           1.119    55.091    cpu/L_reg/D_reg_q[11][12]_i_16_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I0_O)        0.124    55.215 r  cpu/L_reg/D_reg_q[11][12]_i_7/O
                         net (fo=9, routed)           0.622    55.837    cpu/L_reg/D_reg_q[11][12]_i_7_n_0
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.116    55.953 r  cpu/L_reg/D_reg_q[11][11]_i_20/O
                         net (fo=3, routed)           0.815    56.768    cpu/L_reg/D_reg_q[11][11]_i_20_n_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I4_O)        0.328    57.096 r  cpu/L_reg/D_reg_q[11][11]_i_7/O
                         net (fo=9, routed)           1.071    58.167    cpu/L_reg/D_reg_q[11][11]_i_7_n_0
    SLICE_X53Y48         LUT3 (Prop_lut3_I1_O)        0.152    58.319 f  cpu/L_reg/D_reg_q[11][10]_i_19/O
                         net (fo=1, routed)           0.433    58.753    cpu/L_reg/D_reg_q[11][10]_i_19_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I2_O)        0.326    59.079 r  cpu/L_reg/D_reg_q[11][10]_i_7/O
                         net (fo=9, routed)           0.790    59.868    cpu/L_reg/D_reg_q[11][10]_i_7_n_0
    SLICE_X56Y48         LUT2 (Prop_lut2_I1_O)        0.150    60.018 f  cpu/L_reg/D_reg_q[11][9]_i_20/O
                         net (fo=3, routed)           0.682    60.700    cpu/L_reg/D_reg_q[11][9]_i_20_n_0
    SLICE_X55Y48         LUT3 (Prop_lut3_I2_O)        0.348    61.048 r  cpu/L_reg/D_reg_q[11][8]_i_35/O
                         net (fo=2, routed)           0.856    61.904    cpu/L_reg/D_reg_q[11][8]_i_35_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.124    62.028 r  cpu/L_reg/D_reg_q[11][8]_i_17/O
                         net (fo=1, routed)           0.799    62.827    cpu/L_reg/D_reg_q[11][8]_i_17_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I1_O)        0.124    62.951 r  cpu/L_reg/D_reg_q[11][8]_i_7/O
                         net (fo=9, routed)           0.824    63.775    cpu/L_reg/D_reg_q[11][8]_i_7_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.150    63.925 r  cpu/L_reg/D_reg_q[11][7]_i_20/O
                         net (fo=3, routed)           0.902    64.828    cpu/L_reg/D_reg_q[11][7]_i_20_n_0
    SLICE_X55Y46         LUT3 (Prop_lut3_I2_O)        0.352    65.180 r  cpu/L_reg/D_reg_q[11][6]_i_34/O
                         net (fo=4, routed)           0.804    65.984    cpu/L_reg/D_reg_q[11][6]_i_34_n_0
    SLICE_X55Y44         LUT3 (Prop_lut3_I0_O)        0.358    66.342 r  cpu/L_reg/D_reg_q[11][6]_i_22/O
                         net (fo=1, routed)           0.583    66.924    cpu/L_reg/D_reg_q[11][6]_i_22_n_0
    SLICE_X55Y44         LUT6 (Prop_lut6_I5_O)        0.326    67.250 r  cpu/L_reg/D_reg_q[11][6]_i_7/O
                         net (fo=9, routed)           1.148    68.398    cpu/L_reg/D_reg_q[11][6]_i_7_n_0
    SLICE_X54Y43         LUT3 (Prop_lut3_I1_O)        0.146    68.544 f  cpu/L_reg/D_reg_q[11][5]_i_18/O
                         net (fo=1, routed)           0.890    69.434    cpu/L_reg/D_reg_q[11][5]_i_18_n_0
    SLICE_X54Y44         LUT6 (Prop_lut6_I2_O)        0.328    69.762 r  cpu/L_reg/D_reg_q[11][5]_i_7/O
                         net (fo=9, routed)           0.602    70.364    cpu/L_reg/D_reg_q[11][5]_i_7_n_0
    SLICE_X54Y43         LUT5 (Prop_lut5_I4_O)        0.124    70.488 f  cpu/L_reg/D_reg_q[11][4]_i_16/O
                         net (fo=1, routed)           1.106    71.594    cpu/L_reg/D_reg_q[11][4]_i_16_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I0_O)        0.124    71.718 r  cpu/L_reg/D_reg_q[11][4]_i_7/O
                         net (fo=9, routed)           0.461    72.179    cpu/L_reg/D_reg_q[11][4]_i_7_n_0
    SLICE_X52Y44         LUT5 (Prop_lut5_I0_O)        0.116    72.295 r  cpu/L_reg/D_reg_q[11][3]_i_19/O
                         net (fo=3, routed)           0.705    73.000    cpu/L_reg/D_reg_q[11][3]_i_19_n_0
    SLICE_X53Y44         LUT3 (Prop_lut3_I0_O)        0.356    73.356 r  cpu/L_reg/D_reg_q[11][2]_i_34/O
                         net (fo=3, routed)           1.231    74.587    cpu/L_reg/D_reg_q[11][2]_i_34_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I2_O)        0.358    74.945 r  cpu/L_reg/D_reg_q[11][2]_i_21/O
                         net (fo=1, routed)           0.681    75.626    cpu/L_reg/D_reg_q[11][2]_i_21_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.328    75.954 r  cpu/L_reg/D_reg_q[11][2]_i_7/O
                         net (fo=8, routed)           0.870    76.824    cpu/L_reg/D_reg_q[11][2]_i_7_n_0
    SLICE_X50Y43         LUT3 (Prop_lut3_I1_O)        0.150    76.974 f  cpu/L_reg/D_reg_q[11][1]_i_11/O
                         net (fo=1, routed)           0.452    77.426    cpu/L_reg/D_reg_q[11][1]_i_11_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I2_O)        0.328    77.754 r  cpu/L_reg/D_reg_q[11][1]_i_5/O
                         net (fo=6, routed)           0.731    78.485    cpu/L_reg/D_reg_q[11][1]_i_5_n_0
    SLICE_X49Y43         LUT2 (Prop_lut2_I1_O)        0.118    78.603 r  cpu/L_reg/D_reg_q[11][0]_i_12/O
                         net (fo=1, routed)           0.823    79.426    cpu/L_reg/D_reg_q[11][0]_i_12_n_0
    SLICE_X50Y42         LUT6 (Prop_lut6_I0_O)        0.326    79.752 f  cpu/L_reg/D_reg_q[11][0]_i_6/O
                         net (fo=1, routed)           0.726    80.477    cpu/L_reg/D_reg_q[11][0]_i_6_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I4_O)        0.124    80.601 r  cpu/L_reg/D_reg_q[11][0]_i_1/O
                         net (fo=33, routed)          1.270    81.871    cpu/L_reg/M_reg_write_data[0]
    SLICE_X58Y37         FDRE                                         r  cpu/L_reg/D_reg_q_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.514   104.919    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  cpu/L_reg/D_reg_q_reg[1][0]/C
                         clock pessimism              0.273   105.192    
                         clock uncertainty           -0.035   105.157    
    SLICE_X58Y37         FDRE (Setup_fdre_C_D)       -0.067   105.090    cpu/L_reg/D_reg_q_reg[1][0]
  -------------------------------------------------------------------
                         required time                        105.090    
                         arrival time                         -81.871    
  -------------------------------------------------------------------
                         slack                                 23.219    

Slack (MET) :             23.220ns  (required time - arrival time)
  Source:                 forLoop_idx_0_1936862849[0].io_button_edge_row/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[19][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        76.537ns  (logic 16.541ns (21.612%)  route 59.996ns (78.388%))
  Logic Levels:           73  (LUT2=9 LUT3=15 LUT4=3 LUT5=10 LUT6=33 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.628     5.212    forLoop_idx_0_1936862849[0].io_button_edge_row/CLK
    SLICE_X59Y32         FDRE                                         r  forLoop_idx_0_1936862849[0].io_button_edge_row/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     5.668 f  forLoop_idx_0_1936862849[0].io_button_edge_row/D_last_q_reg/Q
                         net (fo=11, routed)          0.984     6.652    forLoop_idx_0_1862134639[0].io_button_cond_row/D_last_q
    SLICE_X57Y30         LUT2 (Prop_lut2_I1_O)        0.118     6.770 r  forLoop_idx_0_1862134639[0].io_button_cond_row/FSM_sequential_D_state_q[4]_i_22/O
                         net (fo=3, routed)           1.269     8.039    cpu/button_map/M_io_button_edge_row_out[0]
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.326     8.365 r  cpu/button_map/D_reg_q[11][31]_i_108/O
                         net (fo=6, routed)           1.239     9.604    forLoop_idx_0_1862134639[3].io_button_cond_row/M_button_map_out[6]
    SLICE_X55Y35         LUT5 (Prop_lut5_I2_O)        0.152     9.756 f  forLoop_idx_0_1862134639[3].io_button_cond_row/D_reg_q[11][31]_i_53/O
                         net (fo=1, routed)           0.691    10.447    cpu/L_reg/D_reg_q[11][1]_i_21_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I3_O)        0.332    10.779 r  cpu/L_reg/D_reg_q[11][31]_i_14/O
                         net (fo=33, routed)          1.226    12.005    cpu/L_reg/M_iROM_address[4]
    SLICE_X48Y38         LUT4 (Prop_lut4_I1_O)        0.152    12.157 r  cpu/L_reg/D_reg_q[11][31]_i_60/O
                         net (fo=30, routed)          0.537    12.694    cpu/L_reg/D_reg_q_reg[11][6]_2
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.326    13.020 r  cpu/L_reg/D_reg_q[11][31]_i_16/O
                         net (fo=11, routed)          0.851    13.871    cpu/L_reg/D_reg_q_reg[11][6]_8
    SLICE_X51Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.995 r  cpu/L_reg/D_reg_q[11][13]_i_26/O
                         net (fo=1, routed)           0.814    14.809    cpu/L_reg/D_reg_q[11][13]_i_26_n_0
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.152    14.961 r  cpu/L_reg/D_reg_q[11][13]_i_11/O
                         net (fo=129, routed)         1.395    16.356    cpu/L_reg/D_reg_q_reg[11][6]_0[4]
    SLICE_X45Y26         MUXF7 (Prop_muxf7_S_O)       0.478    16.834 f  cpu/L_reg/D_reg_q_reg[11][0]_i_38/O
                         net (fo=1, routed)           0.000    16.834    cpu/L_reg/D_reg_q_reg[11][0]_i_38_n_0
    SLICE_X45Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    16.928 f  cpu/L_reg/D_reg_q_reg[11][0]_i_24/O
                         net (fo=1, routed)           1.275    18.203    cpu/L_reg_n_75
    SLICE_X51Y37         LUT6 (Prop_lut6_I2_O)        0.316    18.519 f  cpu/D_reg_q[11][0]_i_11/O
                         net (fo=153, routed)         1.331    19.850    cpu/L_reg/M_alu_b[0]
    SLICE_X38Y38         LUT6 (Prop_lut6_I1_O)        0.124    19.974 r  cpu/L_reg/D_reg_q[11][30]_i_11/O
                         net (fo=4, routed)           0.576    20.549    cpu/L_reg/D_reg_q[11][30]_i_11_n_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I2_O)        0.119    20.668 f  cpu/L_reg/D_reg_q[11][29]_i_23/O
                         net (fo=4, routed)           1.039    21.707    cpu/L_reg/D_reg_q[11][29]_i_23_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I1_O)        0.360    22.067 r  cpu/L_reg/D_reg_q[11][29]_i_11/O
                         net (fo=7, routed)           0.791    22.859    cpu/L_reg/D_reg_q[11][29]_i_11_n_0
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.326    23.185 f  cpu/L_reg/D_reg_q[11][28]_i_26/O
                         net (fo=2, routed)           1.133    24.318    cpu/L_reg/D_reg_q[11][28]_i_26_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I1_O)        0.124    24.442 f  cpu/L_reg/D_reg_q[11][27]_i_51/O
                         net (fo=1, routed)           0.000    24.442    cpu/L_reg/D_reg_q[11][27]_i_51_n_0
    SLICE_X35Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    24.654 f  cpu/L_reg/D_reg_q_reg[11][27]_i_41/O
                         net (fo=3, routed)           0.518    25.172    cpu/L_reg/D_reg_q_reg[11][27]_i_41_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.299    25.471 r  cpu/L_reg/D_reg_q[11][27]_i_22/O
                         net (fo=6, routed)           0.827    26.299    cpu/L_reg/D_reg_q[11][27]_i_22_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I5_O)        0.124    26.423 r  cpu/L_reg/D_reg_q[11][26]_i_24/O
                         net (fo=1, routed)           0.733    27.156    cpu/L_reg/D_reg_q[11][26]_i_24_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I1_O)        0.124    27.280 r  cpu/L_reg/D_reg_q[11][26]_i_11/O
                         net (fo=6, routed)           0.821    28.101    cpu/L_reg/D_reg_q[11][26]_i_11_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I1_O)        0.124    28.225 f  cpu/L_reg/D_reg_q[11][25]_i_25/O
                         net (fo=1, routed)           0.750    28.974    cpu/L_reg/D_reg_q[11][25]_i_25_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I2_O)        0.124    29.098 r  cpu/L_reg/D_reg_q[11][25]_i_11/O
                         net (fo=8, routed)           0.603    29.701    cpu/L_reg/D_reg_q[11][25]_i_11_n_0
    SLICE_X36Y43         LUT3 (Prop_lut3_I1_O)        0.119    29.820 f  cpu/L_reg/D_reg_q[11][24]_i_25/O
                         net (fo=1, routed)           0.883    30.703    cpu/L_reg/D_reg_q[11][24]_i_25_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.332    31.035 r  cpu/L_reg/D_reg_q[11][24]_i_11/O
                         net (fo=8, routed)           0.646    31.681    cpu/L_reg/D_reg_q[11][24]_i_11_n_0
    SLICE_X36Y44         LUT4 (Prop_lut4_I3_O)        0.124    31.805 r  cpu/L_reg/D_reg_q[11][23]_i_23/O
                         net (fo=1, routed)           0.853    32.657    cpu/L_reg/D_reg_q[11][23]_i_23_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I1_O)        0.124    32.781 r  cpu/L_reg/D_reg_q[11][23]_i_11/O
                         net (fo=8, routed)           0.668    33.450    cpu/L_reg/D_reg_q[11][23]_i_11_n_0
    SLICE_X36Y45         LUT2 (Prop_lut2_I1_O)        0.152    33.602 r  cpu/L_reg/D_reg_q[11][22]_i_25/O
                         net (fo=3, routed)           0.524    34.126    cpu/L_reg/D_reg_q[11][22]_i_25_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.332    34.458 f  cpu/L_reg/D_reg_q[11][22]_i_11/O
                         net (fo=8, routed)           0.599    35.057    cpu/L_reg/D_reg_q[11][22]_i_11_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.149    35.206 f  cpu/L_reg/D_reg_q[11][21]_i_23/O
                         net (fo=1, routed)           0.694    35.900    cpu/L_reg/D_reg_q[11][21]_i_23_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.332    36.232 r  cpu/L_reg/D_reg_q[11][21]_i_11/O
                         net (fo=8, routed)           0.676    36.908    cpu/L_reg/D_reg_q[11][21]_i_11_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.152    37.060 f  cpu/L_reg/D_reg_q[11][20]_i_26/O
                         net (fo=3, routed)           0.683    37.743    cpu/L_reg/D_reg_q[11][20]_i_26_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I3_O)        0.332    38.075 r  cpu/L_reg/D_reg_q[11][20]_i_11/O
                         net (fo=8, routed)           0.653    38.728    cpu/L_reg/D_reg_q[11][20]_i_11_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.119    38.847 f  cpu/L_reg/D_reg_q[11][19]_i_23/O
                         net (fo=1, routed)           0.849    39.696    cpu/L_reg/D_reg_q[11][19]_i_23_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.332    40.028 r  cpu/L_reg/D_reg_q[11][19]_i_11/O
                         net (fo=8, routed)           0.841    40.869    cpu/L_reg/D_reg_q[11][19]_i_11_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I2_O)        0.148    41.017 r  cpu/L_reg/D_reg_q[11][18]_i_21/O
                         net (fo=1, routed)           0.593    41.610    cpu/L_reg/D_reg_q[11][18]_i_21_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.328    41.938 r  cpu/L_reg/D_reg_q[11][18]_i_11/O
                         net (fo=9, routed)           0.963    42.901    cpu/L_reg/D_reg_q[11][18]_i_11_n_0
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.150    43.051 f  cpu/L_reg/D_reg_q[11][17]_i_21/O
                         net (fo=1, routed)           0.718    43.769    cpu/L_reg/D_reg_q[11][17]_i_21_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.326    44.095 r  cpu/L_reg/D_reg_q[11][17]_i_10/O
                         net (fo=9, routed)           0.749    44.844    cpu/L_reg/D_reg_q[11][17]_i_10_n_0
    SLICE_X46Y49         LUT5 (Prop_lut5_I0_O)        0.116    44.960 f  cpu/L_reg/D_reg_q[11][16]_i_21/O
                         net (fo=3, routed)           0.993    45.953    cpu/L_reg/D_reg_q[11][16]_i_21_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I3_O)        0.328    46.281 r  cpu/L_reg/D_reg_q[11][16]_i_9/O
                         net (fo=9, routed)           1.055    47.336    cpu/L_reg/D_reg_q[11][16]_i_9_n_0
    SLICE_X47Y49         LUT3 (Prop_lut3_I1_O)        0.152    47.488 f  cpu/L_reg/D_reg_q[11][15]_i_18/O
                         net (fo=1, routed)           0.436    47.924    cpu/L_reg/D_reg_q[11][15]_i_18_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I2_O)        0.326    48.250 r  cpu/L_reg/D_reg_q[11][15]_i_7/O
                         net (fo=9, routed)           1.135    49.385    cpu/L_reg/D_reg_q[11][15]_i_7_n_0
    SLICE_X48Y51         LUT3 (Prop_lut3_I1_O)        0.152    49.537 f  cpu/L_reg/D_reg_q[11][14]_i_18/O
                         net (fo=1, routed)           0.903    50.441    cpu/L_reg/D_reg_q[11][14]_i_18_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I2_O)        0.326    50.767 r  cpu/L_reg/D_reg_q[11][14]_i_7/O
                         net (fo=9, routed)           0.868    51.635    cpu/L_reg/D_reg_q[11][14]_i_7_n_0
    SLICE_X49Y49         LUT2 (Prop_lut2_I1_O)        0.150    51.785 f  cpu/L_reg/D_reg_q[11][13]_i_19/O
                         net (fo=3, routed)           0.809    52.594    cpu/L_reg/D_reg_q[11][13]_i_19_n_0
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.326    52.920 r  cpu/L_reg/D_reg_q[11][12]_i_37/O
                         net (fo=2, routed)           0.928    53.848    cpu/L_reg/D_reg_q[11][12]_i_37_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I3_O)        0.124    53.972 f  cpu/L_reg/D_reg_q[11][12]_i_16/O
                         net (fo=1, routed)           1.119    55.091    cpu/L_reg/D_reg_q[11][12]_i_16_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I0_O)        0.124    55.215 r  cpu/L_reg/D_reg_q[11][12]_i_7/O
                         net (fo=9, routed)           0.622    55.837    cpu/L_reg/D_reg_q[11][12]_i_7_n_0
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.116    55.953 r  cpu/L_reg/D_reg_q[11][11]_i_20/O
                         net (fo=3, routed)           0.815    56.768    cpu/L_reg/D_reg_q[11][11]_i_20_n_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I4_O)        0.328    57.096 r  cpu/L_reg/D_reg_q[11][11]_i_7/O
                         net (fo=9, routed)           1.071    58.167    cpu/L_reg/D_reg_q[11][11]_i_7_n_0
    SLICE_X53Y48         LUT3 (Prop_lut3_I1_O)        0.152    58.319 f  cpu/L_reg/D_reg_q[11][10]_i_19/O
                         net (fo=1, routed)           0.433    58.753    cpu/L_reg/D_reg_q[11][10]_i_19_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I2_O)        0.326    59.079 r  cpu/L_reg/D_reg_q[11][10]_i_7/O
                         net (fo=9, routed)           0.790    59.868    cpu/L_reg/D_reg_q[11][10]_i_7_n_0
    SLICE_X56Y48         LUT2 (Prop_lut2_I1_O)        0.150    60.018 f  cpu/L_reg/D_reg_q[11][9]_i_20/O
                         net (fo=3, routed)           0.682    60.700    cpu/L_reg/D_reg_q[11][9]_i_20_n_0
    SLICE_X55Y48         LUT3 (Prop_lut3_I2_O)        0.348    61.048 r  cpu/L_reg/D_reg_q[11][8]_i_35/O
                         net (fo=2, routed)           0.856    61.904    cpu/L_reg/D_reg_q[11][8]_i_35_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.124    62.028 r  cpu/L_reg/D_reg_q[11][8]_i_17/O
                         net (fo=1, routed)           0.799    62.827    cpu/L_reg/D_reg_q[11][8]_i_17_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I1_O)        0.124    62.951 r  cpu/L_reg/D_reg_q[11][8]_i_7/O
                         net (fo=9, routed)           0.824    63.775    cpu/L_reg/D_reg_q[11][8]_i_7_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.150    63.925 r  cpu/L_reg/D_reg_q[11][7]_i_20/O
                         net (fo=3, routed)           0.902    64.828    cpu/L_reg/D_reg_q[11][7]_i_20_n_0
    SLICE_X55Y46         LUT3 (Prop_lut3_I2_O)        0.352    65.180 r  cpu/L_reg/D_reg_q[11][6]_i_34/O
                         net (fo=4, routed)           0.804    65.984    cpu/L_reg/D_reg_q[11][6]_i_34_n_0
    SLICE_X55Y44         LUT3 (Prop_lut3_I0_O)        0.358    66.342 r  cpu/L_reg/D_reg_q[11][6]_i_22/O
                         net (fo=1, routed)           0.583    66.924    cpu/L_reg/D_reg_q[11][6]_i_22_n_0
    SLICE_X55Y44         LUT6 (Prop_lut6_I5_O)        0.326    67.250 r  cpu/L_reg/D_reg_q[11][6]_i_7/O
                         net (fo=9, routed)           1.148    68.398    cpu/L_reg/D_reg_q[11][6]_i_7_n_0
    SLICE_X54Y43         LUT3 (Prop_lut3_I1_O)        0.146    68.544 f  cpu/L_reg/D_reg_q[11][5]_i_18/O
                         net (fo=1, routed)           0.890    69.434    cpu/L_reg/D_reg_q[11][5]_i_18_n_0
    SLICE_X54Y44         LUT6 (Prop_lut6_I2_O)        0.328    69.762 r  cpu/L_reg/D_reg_q[11][5]_i_7/O
                         net (fo=9, routed)           0.602    70.364    cpu/L_reg/D_reg_q[11][5]_i_7_n_0
    SLICE_X54Y43         LUT5 (Prop_lut5_I4_O)        0.124    70.488 f  cpu/L_reg/D_reg_q[11][4]_i_16/O
                         net (fo=1, routed)           1.106    71.594    cpu/L_reg/D_reg_q[11][4]_i_16_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I0_O)        0.124    71.718 r  cpu/L_reg/D_reg_q[11][4]_i_7/O
                         net (fo=9, routed)           0.461    72.179    cpu/L_reg/D_reg_q[11][4]_i_7_n_0
    SLICE_X52Y44         LUT5 (Prop_lut5_I0_O)        0.116    72.295 r  cpu/L_reg/D_reg_q[11][3]_i_19/O
                         net (fo=3, routed)           0.705    73.000    cpu/L_reg/D_reg_q[11][3]_i_19_n_0
    SLICE_X53Y44         LUT3 (Prop_lut3_I0_O)        0.356    73.356 r  cpu/L_reg/D_reg_q[11][2]_i_34/O
                         net (fo=3, routed)           1.231    74.587    cpu/L_reg/D_reg_q[11][2]_i_34_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I2_O)        0.358    74.945 r  cpu/L_reg/D_reg_q[11][2]_i_21/O
                         net (fo=1, routed)           0.681    75.626    cpu/L_reg/D_reg_q[11][2]_i_21_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.328    75.954 r  cpu/L_reg/D_reg_q[11][2]_i_7/O
                         net (fo=8, routed)           0.870    76.824    cpu/L_reg/D_reg_q[11][2]_i_7_n_0
    SLICE_X50Y43         LUT3 (Prop_lut3_I1_O)        0.150    76.974 f  cpu/L_reg/D_reg_q[11][1]_i_11/O
                         net (fo=1, routed)           0.452    77.426    cpu/L_reg/D_reg_q[11][1]_i_11_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I2_O)        0.328    77.754 r  cpu/L_reg/D_reg_q[11][1]_i_5/O
                         net (fo=6, routed)           0.731    78.485    cpu/L_reg/D_reg_q[11][1]_i_5_n_0
    SLICE_X49Y43         LUT2 (Prop_lut2_I1_O)        0.118    78.603 r  cpu/L_reg/D_reg_q[11][0]_i_12/O
                         net (fo=1, routed)           0.823    79.426    cpu/L_reg/D_reg_q[11][0]_i_12_n_0
    SLICE_X50Y42         LUT6 (Prop_lut6_I0_O)        0.326    79.752 f  cpu/L_reg/D_reg_q[11][0]_i_6/O
                         net (fo=1, routed)           0.726    80.477    cpu/L_reg/D_reg_q[11][0]_i_6_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I4_O)        0.124    80.601 r  cpu/L_reg/D_reg_q[11][0]_i_1/O
                         net (fo=33, routed)          1.148    81.750    cpu/L_reg/M_reg_write_data[0]
    SLICE_X48Y26         FDRE                                         r  cpu/L_reg/D_reg_q_reg[19][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.436   104.841    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  cpu/L_reg/D_reg_q_reg[19][0]/C
                         clock pessimism              0.259   105.100    
                         clock uncertainty           -0.035   105.065    
    SLICE_X48Y26         FDRE (Setup_fdre_C_D)       -0.095   104.970    cpu/L_reg/D_reg_q_reg[19][0]
  -------------------------------------------------------------------
                         required time                        104.970    
                         arrival time                         -81.750    
  -------------------------------------------------------------------
                         slack                                 23.220    

Slack (MET) :             23.237ns  (required time - arrival time)
  Source:                 forLoop_idx_0_1936862849[0].io_button_edge_row/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[25][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        76.516ns  (logic 16.541ns (21.618%)  route 59.975ns (78.382%))
  Logic Levels:           73  (LUT2=9 LUT3=15 LUT4=3 LUT5=10 LUT6=33 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 104.836 - 100.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.628     5.212    forLoop_idx_0_1936862849[0].io_button_edge_row/CLK
    SLICE_X59Y32         FDRE                                         r  forLoop_idx_0_1936862849[0].io_button_edge_row/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     5.668 f  forLoop_idx_0_1936862849[0].io_button_edge_row/D_last_q_reg/Q
                         net (fo=11, routed)          0.984     6.652    forLoop_idx_0_1862134639[0].io_button_cond_row/D_last_q
    SLICE_X57Y30         LUT2 (Prop_lut2_I1_O)        0.118     6.770 r  forLoop_idx_0_1862134639[0].io_button_cond_row/FSM_sequential_D_state_q[4]_i_22/O
                         net (fo=3, routed)           1.269     8.039    cpu/button_map/M_io_button_edge_row_out[0]
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.326     8.365 r  cpu/button_map/D_reg_q[11][31]_i_108/O
                         net (fo=6, routed)           1.239     9.604    forLoop_idx_0_1862134639[3].io_button_cond_row/M_button_map_out[6]
    SLICE_X55Y35         LUT5 (Prop_lut5_I2_O)        0.152     9.756 f  forLoop_idx_0_1862134639[3].io_button_cond_row/D_reg_q[11][31]_i_53/O
                         net (fo=1, routed)           0.691    10.447    cpu/L_reg/D_reg_q[11][1]_i_21_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I3_O)        0.332    10.779 r  cpu/L_reg/D_reg_q[11][31]_i_14/O
                         net (fo=33, routed)          1.226    12.005    cpu/L_reg/M_iROM_address[4]
    SLICE_X48Y38         LUT4 (Prop_lut4_I1_O)        0.152    12.157 r  cpu/L_reg/D_reg_q[11][31]_i_60/O
                         net (fo=30, routed)          0.537    12.694    cpu/L_reg/D_reg_q_reg[11][6]_2
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.326    13.020 r  cpu/L_reg/D_reg_q[11][31]_i_16/O
                         net (fo=11, routed)          0.851    13.871    cpu/L_reg/D_reg_q_reg[11][6]_8
    SLICE_X51Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.995 r  cpu/L_reg/D_reg_q[11][13]_i_26/O
                         net (fo=1, routed)           0.814    14.809    cpu/L_reg/D_reg_q[11][13]_i_26_n_0
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.152    14.961 r  cpu/L_reg/D_reg_q[11][13]_i_11/O
                         net (fo=129, routed)         1.395    16.356    cpu/L_reg/D_reg_q_reg[11][6]_0[4]
    SLICE_X45Y26         MUXF7 (Prop_muxf7_S_O)       0.478    16.834 f  cpu/L_reg/D_reg_q_reg[11][0]_i_38/O
                         net (fo=1, routed)           0.000    16.834    cpu/L_reg/D_reg_q_reg[11][0]_i_38_n_0
    SLICE_X45Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    16.928 f  cpu/L_reg/D_reg_q_reg[11][0]_i_24/O
                         net (fo=1, routed)           1.275    18.203    cpu/L_reg_n_75
    SLICE_X51Y37         LUT6 (Prop_lut6_I2_O)        0.316    18.519 f  cpu/D_reg_q[11][0]_i_11/O
                         net (fo=153, routed)         1.331    19.850    cpu/L_reg/M_alu_b[0]
    SLICE_X38Y38         LUT6 (Prop_lut6_I1_O)        0.124    19.974 r  cpu/L_reg/D_reg_q[11][30]_i_11/O
                         net (fo=4, routed)           0.576    20.549    cpu/L_reg/D_reg_q[11][30]_i_11_n_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I2_O)        0.119    20.668 f  cpu/L_reg/D_reg_q[11][29]_i_23/O
                         net (fo=4, routed)           1.039    21.707    cpu/L_reg/D_reg_q[11][29]_i_23_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I1_O)        0.360    22.067 r  cpu/L_reg/D_reg_q[11][29]_i_11/O
                         net (fo=7, routed)           0.791    22.859    cpu/L_reg/D_reg_q[11][29]_i_11_n_0
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.326    23.185 f  cpu/L_reg/D_reg_q[11][28]_i_26/O
                         net (fo=2, routed)           1.133    24.318    cpu/L_reg/D_reg_q[11][28]_i_26_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I1_O)        0.124    24.442 f  cpu/L_reg/D_reg_q[11][27]_i_51/O
                         net (fo=1, routed)           0.000    24.442    cpu/L_reg/D_reg_q[11][27]_i_51_n_0
    SLICE_X35Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    24.654 f  cpu/L_reg/D_reg_q_reg[11][27]_i_41/O
                         net (fo=3, routed)           0.518    25.172    cpu/L_reg/D_reg_q_reg[11][27]_i_41_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.299    25.471 r  cpu/L_reg/D_reg_q[11][27]_i_22/O
                         net (fo=6, routed)           0.827    26.299    cpu/L_reg/D_reg_q[11][27]_i_22_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I5_O)        0.124    26.423 r  cpu/L_reg/D_reg_q[11][26]_i_24/O
                         net (fo=1, routed)           0.733    27.156    cpu/L_reg/D_reg_q[11][26]_i_24_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I1_O)        0.124    27.280 r  cpu/L_reg/D_reg_q[11][26]_i_11/O
                         net (fo=6, routed)           0.821    28.101    cpu/L_reg/D_reg_q[11][26]_i_11_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I1_O)        0.124    28.225 f  cpu/L_reg/D_reg_q[11][25]_i_25/O
                         net (fo=1, routed)           0.750    28.974    cpu/L_reg/D_reg_q[11][25]_i_25_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I2_O)        0.124    29.098 r  cpu/L_reg/D_reg_q[11][25]_i_11/O
                         net (fo=8, routed)           0.603    29.701    cpu/L_reg/D_reg_q[11][25]_i_11_n_0
    SLICE_X36Y43         LUT3 (Prop_lut3_I1_O)        0.119    29.820 f  cpu/L_reg/D_reg_q[11][24]_i_25/O
                         net (fo=1, routed)           0.883    30.703    cpu/L_reg/D_reg_q[11][24]_i_25_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.332    31.035 r  cpu/L_reg/D_reg_q[11][24]_i_11/O
                         net (fo=8, routed)           0.646    31.681    cpu/L_reg/D_reg_q[11][24]_i_11_n_0
    SLICE_X36Y44         LUT4 (Prop_lut4_I3_O)        0.124    31.805 r  cpu/L_reg/D_reg_q[11][23]_i_23/O
                         net (fo=1, routed)           0.853    32.657    cpu/L_reg/D_reg_q[11][23]_i_23_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I1_O)        0.124    32.781 r  cpu/L_reg/D_reg_q[11][23]_i_11/O
                         net (fo=8, routed)           0.668    33.450    cpu/L_reg/D_reg_q[11][23]_i_11_n_0
    SLICE_X36Y45         LUT2 (Prop_lut2_I1_O)        0.152    33.602 r  cpu/L_reg/D_reg_q[11][22]_i_25/O
                         net (fo=3, routed)           0.524    34.126    cpu/L_reg/D_reg_q[11][22]_i_25_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.332    34.458 f  cpu/L_reg/D_reg_q[11][22]_i_11/O
                         net (fo=8, routed)           0.599    35.057    cpu/L_reg/D_reg_q[11][22]_i_11_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.149    35.206 f  cpu/L_reg/D_reg_q[11][21]_i_23/O
                         net (fo=1, routed)           0.694    35.900    cpu/L_reg/D_reg_q[11][21]_i_23_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.332    36.232 r  cpu/L_reg/D_reg_q[11][21]_i_11/O
                         net (fo=8, routed)           0.676    36.908    cpu/L_reg/D_reg_q[11][21]_i_11_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.152    37.060 f  cpu/L_reg/D_reg_q[11][20]_i_26/O
                         net (fo=3, routed)           0.683    37.743    cpu/L_reg/D_reg_q[11][20]_i_26_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I3_O)        0.332    38.075 r  cpu/L_reg/D_reg_q[11][20]_i_11/O
                         net (fo=8, routed)           0.653    38.728    cpu/L_reg/D_reg_q[11][20]_i_11_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.119    38.847 f  cpu/L_reg/D_reg_q[11][19]_i_23/O
                         net (fo=1, routed)           0.849    39.696    cpu/L_reg/D_reg_q[11][19]_i_23_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.332    40.028 r  cpu/L_reg/D_reg_q[11][19]_i_11/O
                         net (fo=8, routed)           0.841    40.869    cpu/L_reg/D_reg_q[11][19]_i_11_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I2_O)        0.148    41.017 r  cpu/L_reg/D_reg_q[11][18]_i_21/O
                         net (fo=1, routed)           0.593    41.610    cpu/L_reg/D_reg_q[11][18]_i_21_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.328    41.938 r  cpu/L_reg/D_reg_q[11][18]_i_11/O
                         net (fo=9, routed)           0.963    42.901    cpu/L_reg/D_reg_q[11][18]_i_11_n_0
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.150    43.051 f  cpu/L_reg/D_reg_q[11][17]_i_21/O
                         net (fo=1, routed)           0.718    43.769    cpu/L_reg/D_reg_q[11][17]_i_21_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.326    44.095 r  cpu/L_reg/D_reg_q[11][17]_i_10/O
                         net (fo=9, routed)           0.749    44.844    cpu/L_reg/D_reg_q[11][17]_i_10_n_0
    SLICE_X46Y49         LUT5 (Prop_lut5_I0_O)        0.116    44.960 f  cpu/L_reg/D_reg_q[11][16]_i_21/O
                         net (fo=3, routed)           0.993    45.953    cpu/L_reg/D_reg_q[11][16]_i_21_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I3_O)        0.328    46.281 r  cpu/L_reg/D_reg_q[11][16]_i_9/O
                         net (fo=9, routed)           1.055    47.336    cpu/L_reg/D_reg_q[11][16]_i_9_n_0
    SLICE_X47Y49         LUT3 (Prop_lut3_I1_O)        0.152    47.488 f  cpu/L_reg/D_reg_q[11][15]_i_18/O
                         net (fo=1, routed)           0.436    47.924    cpu/L_reg/D_reg_q[11][15]_i_18_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I2_O)        0.326    48.250 r  cpu/L_reg/D_reg_q[11][15]_i_7/O
                         net (fo=9, routed)           1.135    49.385    cpu/L_reg/D_reg_q[11][15]_i_7_n_0
    SLICE_X48Y51         LUT3 (Prop_lut3_I1_O)        0.152    49.537 f  cpu/L_reg/D_reg_q[11][14]_i_18/O
                         net (fo=1, routed)           0.903    50.441    cpu/L_reg/D_reg_q[11][14]_i_18_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I2_O)        0.326    50.767 r  cpu/L_reg/D_reg_q[11][14]_i_7/O
                         net (fo=9, routed)           0.868    51.635    cpu/L_reg/D_reg_q[11][14]_i_7_n_0
    SLICE_X49Y49         LUT2 (Prop_lut2_I1_O)        0.150    51.785 f  cpu/L_reg/D_reg_q[11][13]_i_19/O
                         net (fo=3, routed)           0.809    52.594    cpu/L_reg/D_reg_q[11][13]_i_19_n_0
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.326    52.920 r  cpu/L_reg/D_reg_q[11][12]_i_37/O
                         net (fo=2, routed)           0.928    53.848    cpu/L_reg/D_reg_q[11][12]_i_37_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I3_O)        0.124    53.972 f  cpu/L_reg/D_reg_q[11][12]_i_16/O
                         net (fo=1, routed)           1.119    55.091    cpu/L_reg/D_reg_q[11][12]_i_16_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I0_O)        0.124    55.215 r  cpu/L_reg/D_reg_q[11][12]_i_7/O
                         net (fo=9, routed)           0.622    55.837    cpu/L_reg/D_reg_q[11][12]_i_7_n_0
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.116    55.953 r  cpu/L_reg/D_reg_q[11][11]_i_20/O
                         net (fo=3, routed)           0.815    56.768    cpu/L_reg/D_reg_q[11][11]_i_20_n_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I4_O)        0.328    57.096 r  cpu/L_reg/D_reg_q[11][11]_i_7/O
                         net (fo=9, routed)           1.071    58.167    cpu/L_reg/D_reg_q[11][11]_i_7_n_0
    SLICE_X53Y48         LUT3 (Prop_lut3_I1_O)        0.152    58.319 f  cpu/L_reg/D_reg_q[11][10]_i_19/O
                         net (fo=1, routed)           0.433    58.753    cpu/L_reg/D_reg_q[11][10]_i_19_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I2_O)        0.326    59.079 r  cpu/L_reg/D_reg_q[11][10]_i_7/O
                         net (fo=9, routed)           0.790    59.868    cpu/L_reg/D_reg_q[11][10]_i_7_n_0
    SLICE_X56Y48         LUT2 (Prop_lut2_I1_O)        0.150    60.018 f  cpu/L_reg/D_reg_q[11][9]_i_20/O
                         net (fo=3, routed)           0.682    60.700    cpu/L_reg/D_reg_q[11][9]_i_20_n_0
    SLICE_X55Y48         LUT3 (Prop_lut3_I2_O)        0.348    61.048 r  cpu/L_reg/D_reg_q[11][8]_i_35/O
                         net (fo=2, routed)           0.856    61.904    cpu/L_reg/D_reg_q[11][8]_i_35_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.124    62.028 r  cpu/L_reg/D_reg_q[11][8]_i_17/O
                         net (fo=1, routed)           0.799    62.827    cpu/L_reg/D_reg_q[11][8]_i_17_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I1_O)        0.124    62.951 r  cpu/L_reg/D_reg_q[11][8]_i_7/O
                         net (fo=9, routed)           0.824    63.775    cpu/L_reg/D_reg_q[11][8]_i_7_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.150    63.925 r  cpu/L_reg/D_reg_q[11][7]_i_20/O
                         net (fo=3, routed)           0.902    64.828    cpu/L_reg/D_reg_q[11][7]_i_20_n_0
    SLICE_X55Y46         LUT3 (Prop_lut3_I2_O)        0.352    65.180 r  cpu/L_reg/D_reg_q[11][6]_i_34/O
                         net (fo=4, routed)           0.804    65.984    cpu/L_reg/D_reg_q[11][6]_i_34_n_0
    SLICE_X55Y44         LUT3 (Prop_lut3_I0_O)        0.358    66.342 r  cpu/L_reg/D_reg_q[11][6]_i_22/O
                         net (fo=1, routed)           0.583    66.924    cpu/L_reg/D_reg_q[11][6]_i_22_n_0
    SLICE_X55Y44         LUT6 (Prop_lut6_I5_O)        0.326    67.250 r  cpu/L_reg/D_reg_q[11][6]_i_7/O
                         net (fo=9, routed)           1.148    68.398    cpu/L_reg/D_reg_q[11][6]_i_7_n_0
    SLICE_X54Y43         LUT3 (Prop_lut3_I1_O)        0.146    68.544 f  cpu/L_reg/D_reg_q[11][5]_i_18/O
                         net (fo=1, routed)           0.890    69.434    cpu/L_reg/D_reg_q[11][5]_i_18_n_0
    SLICE_X54Y44         LUT6 (Prop_lut6_I2_O)        0.328    69.762 r  cpu/L_reg/D_reg_q[11][5]_i_7/O
                         net (fo=9, routed)           0.602    70.364    cpu/L_reg/D_reg_q[11][5]_i_7_n_0
    SLICE_X54Y43         LUT5 (Prop_lut5_I4_O)        0.124    70.488 f  cpu/L_reg/D_reg_q[11][4]_i_16/O
                         net (fo=1, routed)           1.106    71.594    cpu/L_reg/D_reg_q[11][4]_i_16_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I0_O)        0.124    71.718 r  cpu/L_reg/D_reg_q[11][4]_i_7/O
                         net (fo=9, routed)           0.461    72.179    cpu/L_reg/D_reg_q[11][4]_i_7_n_0
    SLICE_X52Y44         LUT5 (Prop_lut5_I0_O)        0.116    72.295 r  cpu/L_reg/D_reg_q[11][3]_i_19/O
                         net (fo=3, routed)           0.705    73.000    cpu/L_reg/D_reg_q[11][3]_i_19_n_0
    SLICE_X53Y44         LUT3 (Prop_lut3_I0_O)        0.356    73.356 r  cpu/L_reg/D_reg_q[11][2]_i_34/O
                         net (fo=3, routed)           1.231    74.587    cpu/L_reg/D_reg_q[11][2]_i_34_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I2_O)        0.358    74.945 r  cpu/L_reg/D_reg_q[11][2]_i_21/O
                         net (fo=1, routed)           0.681    75.626    cpu/L_reg/D_reg_q[11][2]_i_21_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.328    75.954 r  cpu/L_reg/D_reg_q[11][2]_i_7/O
                         net (fo=8, routed)           0.870    76.824    cpu/L_reg/D_reg_q[11][2]_i_7_n_0
    SLICE_X50Y43         LUT3 (Prop_lut3_I1_O)        0.150    76.974 f  cpu/L_reg/D_reg_q[11][1]_i_11/O
                         net (fo=1, routed)           0.452    77.426    cpu/L_reg/D_reg_q[11][1]_i_11_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I2_O)        0.328    77.754 r  cpu/L_reg/D_reg_q[11][1]_i_5/O
                         net (fo=6, routed)           0.731    78.485    cpu/L_reg/D_reg_q[11][1]_i_5_n_0
    SLICE_X49Y43         LUT2 (Prop_lut2_I1_O)        0.118    78.603 r  cpu/L_reg/D_reg_q[11][0]_i_12/O
                         net (fo=1, routed)           0.823    79.426    cpu/L_reg/D_reg_q[11][0]_i_12_n_0
    SLICE_X50Y42         LUT6 (Prop_lut6_I0_O)        0.326    79.752 f  cpu/L_reg/D_reg_q[11][0]_i_6/O
                         net (fo=1, routed)           0.726    80.477    cpu/L_reg/D_reg_q[11][0]_i_6_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I4_O)        0.124    80.601 r  cpu/L_reg/D_reg_q[11][0]_i_1/O
                         net (fo=33, routed)          1.127    81.728    cpu/L_reg/M_reg_write_data[0]
    SLICE_X45Y25         FDRE                                         r  cpu/L_reg/D_reg_q_reg[25][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.431   104.836    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X45Y25         FDRE                                         r  cpu/L_reg/D_reg_q_reg[25][0]/C
                         clock pessimism              0.259   105.095    
                         clock uncertainty           -0.035   105.060    
    SLICE_X45Y25         FDRE (Setup_fdre_C_D)       -0.095   104.965    cpu/L_reg/D_reg_q_reg[25][0]
  -------------------------------------------------------------------
                         required time                        104.965    
                         arrival time                         -81.728    
  -------------------------------------------------------------------
                         slack                                 23.237    

Slack (MET) :             23.255ns  (required time - arrival time)
  Source:                 forLoop_idx_0_1936862849[0].io_button_edge_row/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[27][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        76.536ns  (logic 16.541ns (21.612%)  route 59.995ns (78.388%))
  Logic Levels:           73  (LUT2=9 LUT3=15 LUT4=3 LUT5=10 LUT6=33 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 104.838 - 100.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.628     5.212    forLoop_idx_0_1936862849[0].io_button_edge_row/CLK
    SLICE_X59Y32         FDRE                                         r  forLoop_idx_0_1936862849[0].io_button_edge_row/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     5.668 f  forLoop_idx_0_1936862849[0].io_button_edge_row/D_last_q_reg/Q
                         net (fo=11, routed)          0.984     6.652    forLoop_idx_0_1862134639[0].io_button_cond_row/D_last_q
    SLICE_X57Y30         LUT2 (Prop_lut2_I1_O)        0.118     6.770 r  forLoop_idx_0_1862134639[0].io_button_cond_row/FSM_sequential_D_state_q[4]_i_22/O
                         net (fo=3, routed)           1.269     8.039    cpu/button_map/M_io_button_edge_row_out[0]
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.326     8.365 r  cpu/button_map/D_reg_q[11][31]_i_108/O
                         net (fo=6, routed)           1.239     9.604    forLoop_idx_0_1862134639[3].io_button_cond_row/M_button_map_out[6]
    SLICE_X55Y35         LUT5 (Prop_lut5_I2_O)        0.152     9.756 f  forLoop_idx_0_1862134639[3].io_button_cond_row/D_reg_q[11][31]_i_53/O
                         net (fo=1, routed)           0.691    10.447    cpu/L_reg/D_reg_q[11][1]_i_21_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I3_O)        0.332    10.779 r  cpu/L_reg/D_reg_q[11][31]_i_14/O
                         net (fo=33, routed)          1.226    12.005    cpu/L_reg/M_iROM_address[4]
    SLICE_X48Y38         LUT4 (Prop_lut4_I1_O)        0.152    12.157 r  cpu/L_reg/D_reg_q[11][31]_i_60/O
                         net (fo=30, routed)          0.537    12.694    cpu/L_reg/D_reg_q_reg[11][6]_2
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.326    13.020 r  cpu/L_reg/D_reg_q[11][31]_i_16/O
                         net (fo=11, routed)          0.851    13.871    cpu/L_reg/D_reg_q_reg[11][6]_8
    SLICE_X51Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.995 r  cpu/L_reg/D_reg_q[11][13]_i_26/O
                         net (fo=1, routed)           0.814    14.809    cpu/L_reg/D_reg_q[11][13]_i_26_n_0
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.152    14.961 r  cpu/L_reg/D_reg_q[11][13]_i_11/O
                         net (fo=129, routed)         1.395    16.356    cpu/L_reg/D_reg_q_reg[11][6]_0[4]
    SLICE_X45Y26         MUXF7 (Prop_muxf7_S_O)       0.478    16.834 f  cpu/L_reg/D_reg_q_reg[11][0]_i_38/O
                         net (fo=1, routed)           0.000    16.834    cpu/L_reg/D_reg_q_reg[11][0]_i_38_n_0
    SLICE_X45Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    16.928 f  cpu/L_reg/D_reg_q_reg[11][0]_i_24/O
                         net (fo=1, routed)           1.275    18.203    cpu/L_reg_n_75
    SLICE_X51Y37         LUT6 (Prop_lut6_I2_O)        0.316    18.519 f  cpu/D_reg_q[11][0]_i_11/O
                         net (fo=153, routed)         1.331    19.850    cpu/L_reg/M_alu_b[0]
    SLICE_X38Y38         LUT6 (Prop_lut6_I1_O)        0.124    19.974 r  cpu/L_reg/D_reg_q[11][30]_i_11/O
                         net (fo=4, routed)           0.576    20.549    cpu/L_reg/D_reg_q[11][30]_i_11_n_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I2_O)        0.119    20.668 f  cpu/L_reg/D_reg_q[11][29]_i_23/O
                         net (fo=4, routed)           1.039    21.707    cpu/L_reg/D_reg_q[11][29]_i_23_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I1_O)        0.360    22.067 r  cpu/L_reg/D_reg_q[11][29]_i_11/O
                         net (fo=7, routed)           0.791    22.859    cpu/L_reg/D_reg_q[11][29]_i_11_n_0
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.326    23.185 f  cpu/L_reg/D_reg_q[11][28]_i_26/O
                         net (fo=2, routed)           1.133    24.318    cpu/L_reg/D_reg_q[11][28]_i_26_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I1_O)        0.124    24.442 f  cpu/L_reg/D_reg_q[11][27]_i_51/O
                         net (fo=1, routed)           0.000    24.442    cpu/L_reg/D_reg_q[11][27]_i_51_n_0
    SLICE_X35Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    24.654 f  cpu/L_reg/D_reg_q_reg[11][27]_i_41/O
                         net (fo=3, routed)           0.518    25.172    cpu/L_reg/D_reg_q_reg[11][27]_i_41_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.299    25.471 r  cpu/L_reg/D_reg_q[11][27]_i_22/O
                         net (fo=6, routed)           0.827    26.299    cpu/L_reg/D_reg_q[11][27]_i_22_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I5_O)        0.124    26.423 r  cpu/L_reg/D_reg_q[11][26]_i_24/O
                         net (fo=1, routed)           0.733    27.156    cpu/L_reg/D_reg_q[11][26]_i_24_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I1_O)        0.124    27.280 r  cpu/L_reg/D_reg_q[11][26]_i_11/O
                         net (fo=6, routed)           0.821    28.101    cpu/L_reg/D_reg_q[11][26]_i_11_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I1_O)        0.124    28.225 f  cpu/L_reg/D_reg_q[11][25]_i_25/O
                         net (fo=1, routed)           0.750    28.974    cpu/L_reg/D_reg_q[11][25]_i_25_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I2_O)        0.124    29.098 r  cpu/L_reg/D_reg_q[11][25]_i_11/O
                         net (fo=8, routed)           0.603    29.701    cpu/L_reg/D_reg_q[11][25]_i_11_n_0
    SLICE_X36Y43         LUT3 (Prop_lut3_I1_O)        0.119    29.820 f  cpu/L_reg/D_reg_q[11][24]_i_25/O
                         net (fo=1, routed)           0.883    30.703    cpu/L_reg/D_reg_q[11][24]_i_25_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.332    31.035 r  cpu/L_reg/D_reg_q[11][24]_i_11/O
                         net (fo=8, routed)           0.646    31.681    cpu/L_reg/D_reg_q[11][24]_i_11_n_0
    SLICE_X36Y44         LUT4 (Prop_lut4_I3_O)        0.124    31.805 r  cpu/L_reg/D_reg_q[11][23]_i_23/O
                         net (fo=1, routed)           0.853    32.657    cpu/L_reg/D_reg_q[11][23]_i_23_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I1_O)        0.124    32.781 r  cpu/L_reg/D_reg_q[11][23]_i_11/O
                         net (fo=8, routed)           0.668    33.450    cpu/L_reg/D_reg_q[11][23]_i_11_n_0
    SLICE_X36Y45         LUT2 (Prop_lut2_I1_O)        0.152    33.602 r  cpu/L_reg/D_reg_q[11][22]_i_25/O
                         net (fo=3, routed)           0.524    34.126    cpu/L_reg/D_reg_q[11][22]_i_25_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.332    34.458 f  cpu/L_reg/D_reg_q[11][22]_i_11/O
                         net (fo=8, routed)           0.599    35.057    cpu/L_reg/D_reg_q[11][22]_i_11_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.149    35.206 f  cpu/L_reg/D_reg_q[11][21]_i_23/O
                         net (fo=1, routed)           0.694    35.900    cpu/L_reg/D_reg_q[11][21]_i_23_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.332    36.232 r  cpu/L_reg/D_reg_q[11][21]_i_11/O
                         net (fo=8, routed)           0.676    36.908    cpu/L_reg/D_reg_q[11][21]_i_11_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.152    37.060 f  cpu/L_reg/D_reg_q[11][20]_i_26/O
                         net (fo=3, routed)           0.683    37.743    cpu/L_reg/D_reg_q[11][20]_i_26_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I3_O)        0.332    38.075 r  cpu/L_reg/D_reg_q[11][20]_i_11/O
                         net (fo=8, routed)           0.653    38.728    cpu/L_reg/D_reg_q[11][20]_i_11_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.119    38.847 f  cpu/L_reg/D_reg_q[11][19]_i_23/O
                         net (fo=1, routed)           0.849    39.696    cpu/L_reg/D_reg_q[11][19]_i_23_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.332    40.028 r  cpu/L_reg/D_reg_q[11][19]_i_11/O
                         net (fo=8, routed)           0.841    40.869    cpu/L_reg/D_reg_q[11][19]_i_11_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I2_O)        0.148    41.017 r  cpu/L_reg/D_reg_q[11][18]_i_21/O
                         net (fo=1, routed)           0.593    41.610    cpu/L_reg/D_reg_q[11][18]_i_21_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.328    41.938 r  cpu/L_reg/D_reg_q[11][18]_i_11/O
                         net (fo=9, routed)           0.963    42.901    cpu/L_reg/D_reg_q[11][18]_i_11_n_0
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.150    43.051 f  cpu/L_reg/D_reg_q[11][17]_i_21/O
                         net (fo=1, routed)           0.718    43.769    cpu/L_reg/D_reg_q[11][17]_i_21_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.326    44.095 r  cpu/L_reg/D_reg_q[11][17]_i_10/O
                         net (fo=9, routed)           0.749    44.844    cpu/L_reg/D_reg_q[11][17]_i_10_n_0
    SLICE_X46Y49         LUT5 (Prop_lut5_I0_O)        0.116    44.960 f  cpu/L_reg/D_reg_q[11][16]_i_21/O
                         net (fo=3, routed)           0.993    45.953    cpu/L_reg/D_reg_q[11][16]_i_21_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I3_O)        0.328    46.281 r  cpu/L_reg/D_reg_q[11][16]_i_9/O
                         net (fo=9, routed)           1.055    47.336    cpu/L_reg/D_reg_q[11][16]_i_9_n_0
    SLICE_X47Y49         LUT3 (Prop_lut3_I1_O)        0.152    47.488 f  cpu/L_reg/D_reg_q[11][15]_i_18/O
                         net (fo=1, routed)           0.436    47.924    cpu/L_reg/D_reg_q[11][15]_i_18_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I2_O)        0.326    48.250 r  cpu/L_reg/D_reg_q[11][15]_i_7/O
                         net (fo=9, routed)           1.135    49.385    cpu/L_reg/D_reg_q[11][15]_i_7_n_0
    SLICE_X48Y51         LUT3 (Prop_lut3_I1_O)        0.152    49.537 f  cpu/L_reg/D_reg_q[11][14]_i_18/O
                         net (fo=1, routed)           0.903    50.441    cpu/L_reg/D_reg_q[11][14]_i_18_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I2_O)        0.326    50.767 r  cpu/L_reg/D_reg_q[11][14]_i_7/O
                         net (fo=9, routed)           0.868    51.635    cpu/L_reg/D_reg_q[11][14]_i_7_n_0
    SLICE_X49Y49         LUT2 (Prop_lut2_I1_O)        0.150    51.785 f  cpu/L_reg/D_reg_q[11][13]_i_19/O
                         net (fo=3, routed)           0.809    52.594    cpu/L_reg/D_reg_q[11][13]_i_19_n_0
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.326    52.920 r  cpu/L_reg/D_reg_q[11][12]_i_37/O
                         net (fo=2, routed)           0.928    53.848    cpu/L_reg/D_reg_q[11][12]_i_37_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I3_O)        0.124    53.972 f  cpu/L_reg/D_reg_q[11][12]_i_16/O
                         net (fo=1, routed)           1.119    55.091    cpu/L_reg/D_reg_q[11][12]_i_16_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I0_O)        0.124    55.215 r  cpu/L_reg/D_reg_q[11][12]_i_7/O
                         net (fo=9, routed)           0.622    55.837    cpu/L_reg/D_reg_q[11][12]_i_7_n_0
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.116    55.953 r  cpu/L_reg/D_reg_q[11][11]_i_20/O
                         net (fo=3, routed)           0.815    56.768    cpu/L_reg/D_reg_q[11][11]_i_20_n_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I4_O)        0.328    57.096 r  cpu/L_reg/D_reg_q[11][11]_i_7/O
                         net (fo=9, routed)           1.071    58.167    cpu/L_reg/D_reg_q[11][11]_i_7_n_0
    SLICE_X53Y48         LUT3 (Prop_lut3_I1_O)        0.152    58.319 f  cpu/L_reg/D_reg_q[11][10]_i_19/O
                         net (fo=1, routed)           0.433    58.753    cpu/L_reg/D_reg_q[11][10]_i_19_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I2_O)        0.326    59.079 r  cpu/L_reg/D_reg_q[11][10]_i_7/O
                         net (fo=9, routed)           0.790    59.868    cpu/L_reg/D_reg_q[11][10]_i_7_n_0
    SLICE_X56Y48         LUT2 (Prop_lut2_I1_O)        0.150    60.018 f  cpu/L_reg/D_reg_q[11][9]_i_20/O
                         net (fo=3, routed)           0.682    60.700    cpu/L_reg/D_reg_q[11][9]_i_20_n_0
    SLICE_X55Y48         LUT3 (Prop_lut3_I2_O)        0.348    61.048 r  cpu/L_reg/D_reg_q[11][8]_i_35/O
                         net (fo=2, routed)           0.856    61.904    cpu/L_reg/D_reg_q[11][8]_i_35_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.124    62.028 r  cpu/L_reg/D_reg_q[11][8]_i_17/O
                         net (fo=1, routed)           0.799    62.827    cpu/L_reg/D_reg_q[11][8]_i_17_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I1_O)        0.124    62.951 r  cpu/L_reg/D_reg_q[11][8]_i_7/O
                         net (fo=9, routed)           0.824    63.775    cpu/L_reg/D_reg_q[11][8]_i_7_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.150    63.925 r  cpu/L_reg/D_reg_q[11][7]_i_20/O
                         net (fo=3, routed)           0.902    64.828    cpu/L_reg/D_reg_q[11][7]_i_20_n_0
    SLICE_X55Y46         LUT3 (Prop_lut3_I2_O)        0.352    65.180 r  cpu/L_reg/D_reg_q[11][6]_i_34/O
                         net (fo=4, routed)           0.804    65.984    cpu/L_reg/D_reg_q[11][6]_i_34_n_0
    SLICE_X55Y44         LUT3 (Prop_lut3_I0_O)        0.358    66.342 r  cpu/L_reg/D_reg_q[11][6]_i_22/O
                         net (fo=1, routed)           0.583    66.924    cpu/L_reg/D_reg_q[11][6]_i_22_n_0
    SLICE_X55Y44         LUT6 (Prop_lut6_I5_O)        0.326    67.250 r  cpu/L_reg/D_reg_q[11][6]_i_7/O
                         net (fo=9, routed)           1.148    68.398    cpu/L_reg/D_reg_q[11][6]_i_7_n_0
    SLICE_X54Y43         LUT3 (Prop_lut3_I1_O)        0.146    68.544 f  cpu/L_reg/D_reg_q[11][5]_i_18/O
                         net (fo=1, routed)           0.890    69.434    cpu/L_reg/D_reg_q[11][5]_i_18_n_0
    SLICE_X54Y44         LUT6 (Prop_lut6_I2_O)        0.328    69.762 r  cpu/L_reg/D_reg_q[11][5]_i_7/O
                         net (fo=9, routed)           0.602    70.364    cpu/L_reg/D_reg_q[11][5]_i_7_n_0
    SLICE_X54Y43         LUT5 (Prop_lut5_I4_O)        0.124    70.488 f  cpu/L_reg/D_reg_q[11][4]_i_16/O
                         net (fo=1, routed)           1.106    71.594    cpu/L_reg/D_reg_q[11][4]_i_16_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I0_O)        0.124    71.718 r  cpu/L_reg/D_reg_q[11][4]_i_7/O
                         net (fo=9, routed)           0.461    72.179    cpu/L_reg/D_reg_q[11][4]_i_7_n_0
    SLICE_X52Y44         LUT5 (Prop_lut5_I0_O)        0.116    72.295 r  cpu/L_reg/D_reg_q[11][3]_i_19/O
                         net (fo=3, routed)           0.705    73.000    cpu/L_reg/D_reg_q[11][3]_i_19_n_0
    SLICE_X53Y44         LUT3 (Prop_lut3_I0_O)        0.356    73.356 r  cpu/L_reg/D_reg_q[11][2]_i_34/O
                         net (fo=3, routed)           1.231    74.587    cpu/L_reg/D_reg_q[11][2]_i_34_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I2_O)        0.358    74.945 r  cpu/L_reg/D_reg_q[11][2]_i_21/O
                         net (fo=1, routed)           0.681    75.626    cpu/L_reg/D_reg_q[11][2]_i_21_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.328    75.954 r  cpu/L_reg/D_reg_q[11][2]_i_7/O
                         net (fo=8, routed)           0.870    76.824    cpu/L_reg/D_reg_q[11][2]_i_7_n_0
    SLICE_X50Y43         LUT3 (Prop_lut3_I1_O)        0.150    76.974 f  cpu/L_reg/D_reg_q[11][1]_i_11/O
                         net (fo=1, routed)           0.452    77.426    cpu/L_reg/D_reg_q[11][1]_i_11_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I2_O)        0.328    77.754 r  cpu/L_reg/D_reg_q[11][1]_i_5/O
                         net (fo=6, routed)           0.731    78.485    cpu/L_reg/D_reg_q[11][1]_i_5_n_0
    SLICE_X49Y43         LUT2 (Prop_lut2_I1_O)        0.118    78.603 r  cpu/L_reg/D_reg_q[11][0]_i_12/O
                         net (fo=1, routed)           0.823    79.426    cpu/L_reg/D_reg_q[11][0]_i_12_n_0
    SLICE_X50Y42         LUT6 (Prop_lut6_I0_O)        0.326    79.752 f  cpu/L_reg/D_reg_q[11][0]_i_6/O
                         net (fo=1, routed)           0.726    80.477    cpu/L_reg/D_reg_q[11][0]_i_6_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I4_O)        0.124    80.601 r  cpu/L_reg/D_reg_q[11][0]_i_1/O
                         net (fo=33, routed)          1.148    81.749    cpu/L_reg/M_reg_write_data[0]
    SLICE_X45Y26         FDRE                                         r  cpu/L_reg/D_reg_q_reg[27][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.433   104.838    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  cpu/L_reg/D_reg_q_reg[27][0]/C
                         clock pessimism              0.259   105.097    
                         clock uncertainty           -0.035   105.062    
    SLICE_X45Y26         FDRE (Setup_fdre_C_D)       -0.058   105.004    cpu/L_reg/D_reg_q_reg[27][0]
  -------------------------------------------------------------------
                         required time                        105.004    
                         arrival time                         -81.749    
  -------------------------------------------------------------------
                         slack                                 23.255    

Slack (MET) :             23.349ns  (required time - arrival time)
  Source:                 forLoop_idx_0_1936862849[0].io_button_edge_row/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        76.531ns  (logic 16.541ns (21.613%)  route 59.990ns (78.387%))
  Logic Levels:           73  (LUT2=9 LUT3=15 LUT4=3 LUT5=10 LUT6=33 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.628     5.212    forLoop_idx_0_1936862849[0].io_button_edge_row/CLK
    SLICE_X59Y32         FDRE                                         r  forLoop_idx_0_1936862849[0].io_button_edge_row/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     5.668 f  forLoop_idx_0_1936862849[0].io_button_edge_row/D_last_q_reg/Q
                         net (fo=11, routed)          0.984     6.652    forLoop_idx_0_1862134639[0].io_button_cond_row/D_last_q
    SLICE_X57Y30         LUT2 (Prop_lut2_I1_O)        0.118     6.770 r  forLoop_idx_0_1862134639[0].io_button_cond_row/FSM_sequential_D_state_q[4]_i_22/O
                         net (fo=3, routed)           1.269     8.039    cpu/button_map/M_io_button_edge_row_out[0]
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.326     8.365 r  cpu/button_map/D_reg_q[11][31]_i_108/O
                         net (fo=6, routed)           1.239     9.604    forLoop_idx_0_1862134639[3].io_button_cond_row/M_button_map_out[6]
    SLICE_X55Y35         LUT5 (Prop_lut5_I2_O)        0.152     9.756 f  forLoop_idx_0_1862134639[3].io_button_cond_row/D_reg_q[11][31]_i_53/O
                         net (fo=1, routed)           0.691    10.447    cpu/L_reg/D_reg_q[11][1]_i_21_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I3_O)        0.332    10.779 r  cpu/L_reg/D_reg_q[11][31]_i_14/O
                         net (fo=33, routed)          1.226    12.005    cpu/L_reg/M_iROM_address[4]
    SLICE_X48Y38         LUT4 (Prop_lut4_I1_O)        0.152    12.157 r  cpu/L_reg/D_reg_q[11][31]_i_60/O
                         net (fo=30, routed)          0.537    12.694    cpu/L_reg/D_reg_q_reg[11][6]_2
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.326    13.020 r  cpu/L_reg/D_reg_q[11][31]_i_16/O
                         net (fo=11, routed)          0.851    13.871    cpu/L_reg/D_reg_q_reg[11][6]_8
    SLICE_X51Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.995 r  cpu/L_reg/D_reg_q[11][13]_i_26/O
                         net (fo=1, routed)           0.814    14.809    cpu/L_reg/D_reg_q[11][13]_i_26_n_0
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.152    14.961 r  cpu/L_reg/D_reg_q[11][13]_i_11/O
                         net (fo=129, routed)         1.395    16.356    cpu/L_reg/D_reg_q_reg[11][6]_0[4]
    SLICE_X45Y26         MUXF7 (Prop_muxf7_S_O)       0.478    16.834 f  cpu/L_reg/D_reg_q_reg[11][0]_i_38/O
                         net (fo=1, routed)           0.000    16.834    cpu/L_reg/D_reg_q_reg[11][0]_i_38_n_0
    SLICE_X45Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    16.928 f  cpu/L_reg/D_reg_q_reg[11][0]_i_24/O
                         net (fo=1, routed)           1.275    18.203    cpu/L_reg_n_75
    SLICE_X51Y37         LUT6 (Prop_lut6_I2_O)        0.316    18.519 f  cpu/D_reg_q[11][0]_i_11/O
                         net (fo=153, routed)         1.331    19.850    cpu/L_reg/M_alu_b[0]
    SLICE_X38Y38         LUT6 (Prop_lut6_I1_O)        0.124    19.974 r  cpu/L_reg/D_reg_q[11][30]_i_11/O
                         net (fo=4, routed)           0.576    20.549    cpu/L_reg/D_reg_q[11][30]_i_11_n_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I2_O)        0.119    20.668 f  cpu/L_reg/D_reg_q[11][29]_i_23/O
                         net (fo=4, routed)           1.039    21.707    cpu/L_reg/D_reg_q[11][29]_i_23_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I1_O)        0.360    22.067 r  cpu/L_reg/D_reg_q[11][29]_i_11/O
                         net (fo=7, routed)           0.791    22.859    cpu/L_reg/D_reg_q[11][29]_i_11_n_0
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.326    23.185 f  cpu/L_reg/D_reg_q[11][28]_i_26/O
                         net (fo=2, routed)           1.133    24.318    cpu/L_reg/D_reg_q[11][28]_i_26_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I1_O)        0.124    24.442 f  cpu/L_reg/D_reg_q[11][27]_i_51/O
                         net (fo=1, routed)           0.000    24.442    cpu/L_reg/D_reg_q[11][27]_i_51_n_0
    SLICE_X35Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    24.654 f  cpu/L_reg/D_reg_q_reg[11][27]_i_41/O
                         net (fo=3, routed)           0.518    25.172    cpu/L_reg/D_reg_q_reg[11][27]_i_41_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.299    25.471 r  cpu/L_reg/D_reg_q[11][27]_i_22/O
                         net (fo=6, routed)           0.827    26.299    cpu/L_reg/D_reg_q[11][27]_i_22_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I5_O)        0.124    26.423 r  cpu/L_reg/D_reg_q[11][26]_i_24/O
                         net (fo=1, routed)           0.733    27.156    cpu/L_reg/D_reg_q[11][26]_i_24_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I1_O)        0.124    27.280 r  cpu/L_reg/D_reg_q[11][26]_i_11/O
                         net (fo=6, routed)           0.821    28.101    cpu/L_reg/D_reg_q[11][26]_i_11_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I1_O)        0.124    28.225 f  cpu/L_reg/D_reg_q[11][25]_i_25/O
                         net (fo=1, routed)           0.750    28.974    cpu/L_reg/D_reg_q[11][25]_i_25_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I2_O)        0.124    29.098 r  cpu/L_reg/D_reg_q[11][25]_i_11/O
                         net (fo=8, routed)           0.603    29.701    cpu/L_reg/D_reg_q[11][25]_i_11_n_0
    SLICE_X36Y43         LUT3 (Prop_lut3_I1_O)        0.119    29.820 f  cpu/L_reg/D_reg_q[11][24]_i_25/O
                         net (fo=1, routed)           0.883    30.703    cpu/L_reg/D_reg_q[11][24]_i_25_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.332    31.035 r  cpu/L_reg/D_reg_q[11][24]_i_11/O
                         net (fo=8, routed)           0.646    31.681    cpu/L_reg/D_reg_q[11][24]_i_11_n_0
    SLICE_X36Y44         LUT4 (Prop_lut4_I3_O)        0.124    31.805 r  cpu/L_reg/D_reg_q[11][23]_i_23/O
                         net (fo=1, routed)           0.853    32.657    cpu/L_reg/D_reg_q[11][23]_i_23_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I1_O)        0.124    32.781 r  cpu/L_reg/D_reg_q[11][23]_i_11/O
                         net (fo=8, routed)           0.668    33.450    cpu/L_reg/D_reg_q[11][23]_i_11_n_0
    SLICE_X36Y45         LUT2 (Prop_lut2_I1_O)        0.152    33.602 r  cpu/L_reg/D_reg_q[11][22]_i_25/O
                         net (fo=3, routed)           0.524    34.126    cpu/L_reg/D_reg_q[11][22]_i_25_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.332    34.458 f  cpu/L_reg/D_reg_q[11][22]_i_11/O
                         net (fo=8, routed)           0.599    35.057    cpu/L_reg/D_reg_q[11][22]_i_11_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.149    35.206 f  cpu/L_reg/D_reg_q[11][21]_i_23/O
                         net (fo=1, routed)           0.694    35.900    cpu/L_reg/D_reg_q[11][21]_i_23_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.332    36.232 r  cpu/L_reg/D_reg_q[11][21]_i_11/O
                         net (fo=8, routed)           0.676    36.908    cpu/L_reg/D_reg_q[11][21]_i_11_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.152    37.060 f  cpu/L_reg/D_reg_q[11][20]_i_26/O
                         net (fo=3, routed)           0.683    37.743    cpu/L_reg/D_reg_q[11][20]_i_26_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I3_O)        0.332    38.075 r  cpu/L_reg/D_reg_q[11][20]_i_11/O
                         net (fo=8, routed)           0.653    38.728    cpu/L_reg/D_reg_q[11][20]_i_11_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.119    38.847 f  cpu/L_reg/D_reg_q[11][19]_i_23/O
                         net (fo=1, routed)           0.849    39.696    cpu/L_reg/D_reg_q[11][19]_i_23_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.332    40.028 r  cpu/L_reg/D_reg_q[11][19]_i_11/O
                         net (fo=8, routed)           0.841    40.869    cpu/L_reg/D_reg_q[11][19]_i_11_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I2_O)        0.148    41.017 r  cpu/L_reg/D_reg_q[11][18]_i_21/O
                         net (fo=1, routed)           0.593    41.610    cpu/L_reg/D_reg_q[11][18]_i_21_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.328    41.938 r  cpu/L_reg/D_reg_q[11][18]_i_11/O
                         net (fo=9, routed)           0.963    42.901    cpu/L_reg/D_reg_q[11][18]_i_11_n_0
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.150    43.051 f  cpu/L_reg/D_reg_q[11][17]_i_21/O
                         net (fo=1, routed)           0.718    43.769    cpu/L_reg/D_reg_q[11][17]_i_21_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.326    44.095 r  cpu/L_reg/D_reg_q[11][17]_i_10/O
                         net (fo=9, routed)           0.749    44.844    cpu/L_reg/D_reg_q[11][17]_i_10_n_0
    SLICE_X46Y49         LUT5 (Prop_lut5_I0_O)        0.116    44.960 f  cpu/L_reg/D_reg_q[11][16]_i_21/O
                         net (fo=3, routed)           0.993    45.953    cpu/L_reg/D_reg_q[11][16]_i_21_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I3_O)        0.328    46.281 r  cpu/L_reg/D_reg_q[11][16]_i_9/O
                         net (fo=9, routed)           1.055    47.336    cpu/L_reg/D_reg_q[11][16]_i_9_n_0
    SLICE_X47Y49         LUT3 (Prop_lut3_I1_O)        0.152    47.488 f  cpu/L_reg/D_reg_q[11][15]_i_18/O
                         net (fo=1, routed)           0.436    47.924    cpu/L_reg/D_reg_q[11][15]_i_18_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I2_O)        0.326    48.250 r  cpu/L_reg/D_reg_q[11][15]_i_7/O
                         net (fo=9, routed)           1.135    49.385    cpu/L_reg/D_reg_q[11][15]_i_7_n_0
    SLICE_X48Y51         LUT3 (Prop_lut3_I1_O)        0.152    49.537 f  cpu/L_reg/D_reg_q[11][14]_i_18/O
                         net (fo=1, routed)           0.903    50.441    cpu/L_reg/D_reg_q[11][14]_i_18_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I2_O)        0.326    50.767 r  cpu/L_reg/D_reg_q[11][14]_i_7/O
                         net (fo=9, routed)           0.868    51.635    cpu/L_reg/D_reg_q[11][14]_i_7_n_0
    SLICE_X49Y49         LUT2 (Prop_lut2_I1_O)        0.150    51.785 f  cpu/L_reg/D_reg_q[11][13]_i_19/O
                         net (fo=3, routed)           0.809    52.594    cpu/L_reg/D_reg_q[11][13]_i_19_n_0
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.326    52.920 r  cpu/L_reg/D_reg_q[11][12]_i_37/O
                         net (fo=2, routed)           0.928    53.848    cpu/L_reg/D_reg_q[11][12]_i_37_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I3_O)        0.124    53.972 f  cpu/L_reg/D_reg_q[11][12]_i_16/O
                         net (fo=1, routed)           1.119    55.091    cpu/L_reg/D_reg_q[11][12]_i_16_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I0_O)        0.124    55.215 r  cpu/L_reg/D_reg_q[11][12]_i_7/O
                         net (fo=9, routed)           0.622    55.837    cpu/L_reg/D_reg_q[11][12]_i_7_n_0
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.116    55.953 r  cpu/L_reg/D_reg_q[11][11]_i_20/O
                         net (fo=3, routed)           0.815    56.768    cpu/L_reg/D_reg_q[11][11]_i_20_n_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I4_O)        0.328    57.096 r  cpu/L_reg/D_reg_q[11][11]_i_7/O
                         net (fo=9, routed)           1.071    58.167    cpu/L_reg/D_reg_q[11][11]_i_7_n_0
    SLICE_X53Y48         LUT3 (Prop_lut3_I1_O)        0.152    58.319 f  cpu/L_reg/D_reg_q[11][10]_i_19/O
                         net (fo=1, routed)           0.433    58.753    cpu/L_reg/D_reg_q[11][10]_i_19_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I2_O)        0.326    59.079 r  cpu/L_reg/D_reg_q[11][10]_i_7/O
                         net (fo=9, routed)           0.790    59.868    cpu/L_reg/D_reg_q[11][10]_i_7_n_0
    SLICE_X56Y48         LUT2 (Prop_lut2_I1_O)        0.150    60.018 f  cpu/L_reg/D_reg_q[11][9]_i_20/O
                         net (fo=3, routed)           0.682    60.700    cpu/L_reg/D_reg_q[11][9]_i_20_n_0
    SLICE_X55Y48         LUT3 (Prop_lut3_I2_O)        0.348    61.048 r  cpu/L_reg/D_reg_q[11][8]_i_35/O
                         net (fo=2, routed)           0.856    61.904    cpu/L_reg/D_reg_q[11][8]_i_35_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.124    62.028 r  cpu/L_reg/D_reg_q[11][8]_i_17/O
                         net (fo=1, routed)           0.799    62.827    cpu/L_reg/D_reg_q[11][8]_i_17_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I1_O)        0.124    62.951 r  cpu/L_reg/D_reg_q[11][8]_i_7/O
                         net (fo=9, routed)           0.824    63.775    cpu/L_reg/D_reg_q[11][8]_i_7_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.150    63.925 r  cpu/L_reg/D_reg_q[11][7]_i_20/O
                         net (fo=3, routed)           0.902    64.828    cpu/L_reg/D_reg_q[11][7]_i_20_n_0
    SLICE_X55Y46         LUT3 (Prop_lut3_I2_O)        0.352    65.180 r  cpu/L_reg/D_reg_q[11][6]_i_34/O
                         net (fo=4, routed)           0.804    65.984    cpu/L_reg/D_reg_q[11][6]_i_34_n_0
    SLICE_X55Y44         LUT3 (Prop_lut3_I0_O)        0.358    66.342 r  cpu/L_reg/D_reg_q[11][6]_i_22/O
                         net (fo=1, routed)           0.583    66.924    cpu/L_reg/D_reg_q[11][6]_i_22_n_0
    SLICE_X55Y44         LUT6 (Prop_lut6_I5_O)        0.326    67.250 r  cpu/L_reg/D_reg_q[11][6]_i_7/O
                         net (fo=9, routed)           1.148    68.398    cpu/L_reg/D_reg_q[11][6]_i_7_n_0
    SLICE_X54Y43         LUT3 (Prop_lut3_I1_O)        0.146    68.544 f  cpu/L_reg/D_reg_q[11][5]_i_18/O
                         net (fo=1, routed)           0.890    69.434    cpu/L_reg/D_reg_q[11][5]_i_18_n_0
    SLICE_X54Y44         LUT6 (Prop_lut6_I2_O)        0.328    69.762 r  cpu/L_reg/D_reg_q[11][5]_i_7/O
                         net (fo=9, routed)           0.602    70.364    cpu/L_reg/D_reg_q[11][5]_i_7_n_0
    SLICE_X54Y43         LUT5 (Prop_lut5_I4_O)        0.124    70.488 f  cpu/L_reg/D_reg_q[11][4]_i_16/O
                         net (fo=1, routed)           1.106    71.594    cpu/L_reg/D_reg_q[11][4]_i_16_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I0_O)        0.124    71.718 r  cpu/L_reg/D_reg_q[11][4]_i_7/O
                         net (fo=9, routed)           0.461    72.179    cpu/L_reg/D_reg_q[11][4]_i_7_n_0
    SLICE_X52Y44         LUT5 (Prop_lut5_I0_O)        0.116    72.295 r  cpu/L_reg/D_reg_q[11][3]_i_19/O
                         net (fo=3, routed)           0.705    73.000    cpu/L_reg/D_reg_q[11][3]_i_19_n_0
    SLICE_X53Y44         LUT3 (Prop_lut3_I0_O)        0.356    73.356 r  cpu/L_reg/D_reg_q[11][2]_i_34/O
                         net (fo=3, routed)           1.231    74.587    cpu/L_reg/D_reg_q[11][2]_i_34_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I2_O)        0.358    74.945 r  cpu/L_reg/D_reg_q[11][2]_i_21/O
                         net (fo=1, routed)           0.681    75.626    cpu/L_reg/D_reg_q[11][2]_i_21_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.328    75.954 r  cpu/L_reg/D_reg_q[11][2]_i_7/O
                         net (fo=8, routed)           0.870    76.824    cpu/L_reg/D_reg_q[11][2]_i_7_n_0
    SLICE_X50Y43         LUT3 (Prop_lut3_I1_O)        0.150    76.974 f  cpu/L_reg/D_reg_q[11][1]_i_11/O
                         net (fo=1, routed)           0.452    77.426    cpu/L_reg/D_reg_q[11][1]_i_11_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I2_O)        0.328    77.754 r  cpu/L_reg/D_reg_q[11][1]_i_5/O
                         net (fo=6, routed)           0.731    78.485    cpu/L_reg/D_reg_q[11][1]_i_5_n_0
    SLICE_X49Y43         LUT2 (Prop_lut2_I1_O)        0.118    78.603 r  cpu/L_reg/D_reg_q[11][0]_i_12/O
                         net (fo=1, routed)           0.823    79.426    cpu/L_reg/D_reg_q[11][0]_i_12_n_0
    SLICE_X50Y42         LUT6 (Prop_lut6_I0_O)        0.326    79.752 f  cpu/L_reg/D_reg_q[11][0]_i_6/O
                         net (fo=1, routed)           0.726    80.477    cpu/L_reg/D_reg_q[11][0]_i_6_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I4_O)        0.124    80.601 r  cpu/L_reg/D_reg_q[11][0]_i_1/O
                         net (fo=33, routed)          1.142    81.744    cpu/L_reg/M_reg_write_data[0]
    SLICE_X61Y39         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.516   104.921    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][0]/C
                         clock pessimism              0.273   105.194    
                         clock uncertainty           -0.035   105.159    
    SLICE_X61Y39         FDRE (Setup_fdre_C_D)       -0.067   105.092    cpu/L_reg/D_reg_q_reg[5][0]
  -------------------------------------------------------------------
                         required time                        105.092    
                         arrival time                         -81.744    
  -------------------------------------------------------------------
                         slack                                 23.349    

Slack (MET) :             23.351ns  (required time - arrival time)
  Source:                 forLoop_idx_0_1936862849[0].io_button_edge_row/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[28][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        76.430ns  (logic 16.541ns (21.642%)  route 59.889ns (78.358%))
  Logic Levels:           73  (LUT2=9 LUT3=15 LUT4=3 LUT5=10 LUT6=33 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 104.836 - 100.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.628     5.212    forLoop_idx_0_1936862849[0].io_button_edge_row/CLK
    SLICE_X59Y32         FDRE                                         r  forLoop_idx_0_1936862849[0].io_button_edge_row/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     5.668 f  forLoop_idx_0_1936862849[0].io_button_edge_row/D_last_q_reg/Q
                         net (fo=11, routed)          0.984     6.652    forLoop_idx_0_1862134639[0].io_button_cond_row/D_last_q
    SLICE_X57Y30         LUT2 (Prop_lut2_I1_O)        0.118     6.770 r  forLoop_idx_0_1862134639[0].io_button_cond_row/FSM_sequential_D_state_q[4]_i_22/O
                         net (fo=3, routed)           1.269     8.039    cpu/button_map/M_io_button_edge_row_out[0]
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.326     8.365 r  cpu/button_map/D_reg_q[11][31]_i_108/O
                         net (fo=6, routed)           1.239     9.604    forLoop_idx_0_1862134639[3].io_button_cond_row/M_button_map_out[6]
    SLICE_X55Y35         LUT5 (Prop_lut5_I2_O)        0.152     9.756 f  forLoop_idx_0_1862134639[3].io_button_cond_row/D_reg_q[11][31]_i_53/O
                         net (fo=1, routed)           0.691    10.447    cpu/L_reg/D_reg_q[11][1]_i_21_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I3_O)        0.332    10.779 r  cpu/L_reg/D_reg_q[11][31]_i_14/O
                         net (fo=33, routed)          1.226    12.005    cpu/L_reg/M_iROM_address[4]
    SLICE_X48Y38         LUT4 (Prop_lut4_I1_O)        0.152    12.157 r  cpu/L_reg/D_reg_q[11][31]_i_60/O
                         net (fo=30, routed)          0.537    12.694    cpu/L_reg/D_reg_q_reg[11][6]_2
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.326    13.020 r  cpu/L_reg/D_reg_q[11][31]_i_16/O
                         net (fo=11, routed)          0.851    13.871    cpu/L_reg/D_reg_q_reg[11][6]_8
    SLICE_X51Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.995 r  cpu/L_reg/D_reg_q[11][13]_i_26/O
                         net (fo=1, routed)           0.814    14.809    cpu/L_reg/D_reg_q[11][13]_i_26_n_0
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.152    14.961 r  cpu/L_reg/D_reg_q[11][13]_i_11/O
                         net (fo=129, routed)         1.395    16.356    cpu/L_reg/D_reg_q_reg[11][6]_0[4]
    SLICE_X45Y26         MUXF7 (Prop_muxf7_S_O)       0.478    16.834 f  cpu/L_reg/D_reg_q_reg[11][0]_i_38/O
                         net (fo=1, routed)           0.000    16.834    cpu/L_reg/D_reg_q_reg[11][0]_i_38_n_0
    SLICE_X45Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    16.928 f  cpu/L_reg/D_reg_q_reg[11][0]_i_24/O
                         net (fo=1, routed)           1.275    18.203    cpu/L_reg_n_75
    SLICE_X51Y37         LUT6 (Prop_lut6_I2_O)        0.316    18.519 f  cpu/D_reg_q[11][0]_i_11/O
                         net (fo=153, routed)         1.331    19.850    cpu/L_reg/M_alu_b[0]
    SLICE_X38Y38         LUT6 (Prop_lut6_I1_O)        0.124    19.974 r  cpu/L_reg/D_reg_q[11][30]_i_11/O
                         net (fo=4, routed)           0.576    20.549    cpu/L_reg/D_reg_q[11][30]_i_11_n_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I2_O)        0.119    20.668 f  cpu/L_reg/D_reg_q[11][29]_i_23/O
                         net (fo=4, routed)           1.039    21.707    cpu/L_reg/D_reg_q[11][29]_i_23_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I1_O)        0.360    22.067 r  cpu/L_reg/D_reg_q[11][29]_i_11/O
                         net (fo=7, routed)           0.791    22.859    cpu/L_reg/D_reg_q[11][29]_i_11_n_0
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.326    23.185 f  cpu/L_reg/D_reg_q[11][28]_i_26/O
                         net (fo=2, routed)           1.133    24.318    cpu/L_reg/D_reg_q[11][28]_i_26_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I1_O)        0.124    24.442 f  cpu/L_reg/D_reg_q[11][27]_i_51/O
                         net (fo=1, routed)           0.000    24.442    cpu/L_reg/D_reg_q[11][27]_i_51_n_0
    SLICE_X35Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    24.654 f  cpu/L_reg/D_reg_q_reg[11][27]_i_41/O
                         net (fo=3, routed)           0.518    25.172    cpu/L_reg/D_reg_q_reg[11][27]_i_41_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.299    25.471 r  cpu/L_reg/D_reg_q[11][27]_i_22/O
                         net (fo=6, routed)           0.827    26.299    cpu/L_reg/D_reg_q[11][27]_i_22_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I5_O)        0.124    26.423 r  cpu/L_reg/D_reg_q[11][26]_i_24/O
                         net (fo=1, routed)           0.733    27.156    cpu/L_reg/D_reg_q[11][26]_i_24_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I1_O)        0.124    27.280 r  cpu/L_reg/D_reg_q[11][26]_i_11/O
                         net (fo=6, routed)           0.821    28.101    cpu/L_reg/D_reg_q[11][26]_i_11_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I1_O)        0.124    28.225 f  cpu/L_reg/D_reg_q[11][25]_i_25/O
                         net (fo=1, routed)           0.750    28.974    cpu/L_reg/D_reg_q[11][25]_i_25_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I2_O)        0.124    29.098 r  cpu/L_reg/D_reg_q[11][25]_i_11/O
                         net (fo=8, routed)           0.603    29.701    cpu/L_reg/D_reg_q[11][25]_i_11_n_0
    SLICE_X36Y43         LUT3 (Prop_lut3_I1_O)        0.119    29.820 f  cpu/L_reg/D_reg_q[11][24]_i_25/O
                         net (fo=1, routed)           0.883    30.703    cpu/L_reg/D_reg_q[11][24]_i_25_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.332    31.035 r  cpu/L_reg/D_reg_q[11][24]_i_11/O
                         net (fo=8, routed)           0.646    31.681    cpu/L_reg/D_reg_q[11][24]_i_11_n_0
    SLICE_X36Y44         LUT4 (Prop_lut4_I3_O)        0.124    31.805 r  cpu/L_reg/D_reg_q[11][23]_i_23/O
                         net (fo=1, routed)           0.853    32.657    cpu/L_reg/D_reg_q[11][23]_i_23_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I1_O)        0.124    32.781 r  cpu/L_reg/D_reg_q[11][23]_i_11/O
                         net (fo=8, routed)           0.668    33.450    cpu/L_reg/D_reg_q[11][23]_i_11_n_0
    SLICE_X36Y45         LUT2 (Prop_lut2_I1_O)        0.152    33.602 r  cpu/L_reg/D_reg_q[11][22]_i_25/O
                         net (fo=3, routed)           0.524    34.126    cpu/L_reg/D_reg_q[11][22]_i_25_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.332    34.458 f  cpu/L_reg/D_reg_q[11][22]_i_11/O
                         net (fo=8, routed)           0.599    35.057    cpu/L_reg/D_reg_q[11][22]_i_11_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.149    35.206 f  cpu/L_reg/D_reg_q[11][21]_i_23/O
                         net (fo=1, routed)           0.694    35.900    cpu/L_reg/D_reg_q[11][21]_i_23_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.332    36.232 r  cpu/L_reg/D_reg_q[11][21]_i_11/O
                         net (fo=8, routed)           0.676    36.908    cpu/L_reg/D_reg_q[11][21]_i_11_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.152    37.060 f  cpu/L_reg/D_reg_q[11][20]_i_26/O
                         net (fo=3, routed)           0.683    37.743    cpu/L_reg/D_reg_q[11][20]_i_26_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I3_O)        0.332    38.075 r  cpu/L_reg/D_reg_q[11][20]_i_11/O
                         net (fo=8, routed)           0.653    38.728    cpu/L_reg/D_reg_q[11][20]_i_11_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.119    38.847 f  cpu/L_reg/D_reg_q[11][19]_i_23/O
                         net (fo=1, routed)           0.849    39.696    cpu/L_reg/D_reg_q[11][19]_i_23_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.332    40.028 r  cpu/L_reg/D_reg_q[11][19]_i_11/O
                         net (fo=8, routed)           0.841    40.869    cpu/L_reg/D_reg_q[11][19]_i_11_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I2_O)        0.148    41.017 r  cpu/L_reg/D_reg_q[11][18]_i_21/O
                         net (fo=1, routed)           0.593    41.610    cpu/L_reg/D_reg_q[11][18]_i_21_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.328    41.938 r  cpu/L_reg/D_reg_q[11][18]_i_11/O
                         net (fo=9, routed)           0.963    42.901    cpu/L_reg/D_reg_q[11][18]_i_11_n_0
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.150    43.051 f  cpu/L_reg/D_reg_q[11][17]_i_21/O
                         net (fo=1, routed)           0.718    43.769    cpu/L_reg/D_reg_q[11][17]_i_21_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.326    44.095 r  cpu/L_reg/D_reg_q[11][17]_i_10/O
                         net (fo=9, routed)           0.749    44.844    cpu/L_reg/D_reg_q[11][17]_i_10_n_0
    SLICE_X46Y49         LUT5 (Prop_lut5_I0_O)        0.116    44.960 f  cpu/L_reg/D_reg_q[11][16]_i_21/O
                         net (fo=3, routed)           0.993    45.953    cpu/L_reg/D_reg_q[11][16]_i_21_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I3_O)        0.328    46.281 r  cpu/L_reg/D_reg_q[11][16]_i_9/O
                         net (fo=9, routed)           1.055    47.336    cpu/L_reg/D_reg_q[11][16]_i_9_n_0
    SLICE_X47Y49         LUT3 (Prop_lut3_I1_O)        0.152    47.488 f  cpu/L_reg/D_reg_q[11][15]_i_18/O
                         net (fo=1, routed)           0.436    47.924    cpu/L_reg/D_reg_q[11][15]_i_18_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I2_O)        0.326    48.250 r  cpu/L_reg/D_reg_q[11][15]_i_7/O
                         net (fo=9, routed)           1.135    49.385    cpu/L_reg/D_reg_q[11][15]_i_7_n_0
    SLICE_X48Y51         LUT3 (Prop_lut3_I1_O)        0.152    49.537 f  cpu/L_reg/D_reg_q[11][14]_i_18/O
                         net (fo=1, routed)           0.903    50.441    cpu/L_reg/D_reg_q[11][14]_i_18_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I2_O)        0.326    50.767 r  cpu/L_reg/D_reg_q[11][14]_i_7/O
                         net (fo=9, routed)           0.868    51.635    cpu/L_reg/D_reg_q[11][14]_i_7_n_0
    SLICE_X49Y49         LUT2 (Prop_lut2_I1_O)        0.150    51.785 f  cpu/L_reg/D_reg_q[11][13]_i_19/O
                         net (fo=3, routed)           0.809    52.594    cpu/L_reg/D_reg_q[11][13]_i_19_n_0
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.326    52.920 r  cpu/L_reg/D_reg_q[11][12]_i_37/O
                         net (fo=2, routed)           0.928    53.848    cpu/L_reg/D_reg_q[11][12]_i_37_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I3_O)        0.124    53.972 f  cpu/L_reg/D_reg_q[11][12]_i_16/O
                         net (fo=1, routed)           1.119    55.091    cpu/L_reg/D_reg_q[11][12]_i_16_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I0_O)        0.124    55.215 r  cpu/L_reg/D_reg_q[11][12]_i_7/O
                         net (fo=9, routed)           0.622    55.837    cpu/L_reg/D_reg_q[11][12]_i_7_n_0
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.116    55.953 r  cpu/L_reg/D_reg_q[11][11]_i_20/O
                         net (fo=3, routed)           0.815    56.768    cpu/L_reg/D_reg_q[11][11]_i_20_n_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I4_O)        0.328    57.096 r  cpu/L_reg/D_reg_q[11][11]_i_7/O
                         net (fo=9, routed)           1.071    58.167    cpu/L_reg/D_reg_q[11][11]_i_7_n_0
    SLICE_X53Y48         LUT3 (Prop_lut3_I1_O)        0.152    58.319 f  cpu/L_reg/D_reg_q[11][10]_i_19/O
                         net (fo=1, routed)           0.433    58.753    cpu/L_reg/D_reg_q[11][10]_i_19_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I2_O)        0.326    59.079 r  cpu/L_reg/D_reg_q[11][10]_i_7/O
                         net (fo=9, routed)           0.790    59.868    cpu/L_reg/D_reg_q[11][10]_i_7_n_0
    SLICE_X56Y48         LUT2 (Prop_lut2_I1_O)        0.150    60.018 f  cpu/L_reg/D_reg_q[11][9]_i_20/O
                         net (fo=3, routed)           0.682    60.700    cpu/L_reg/D_reg_q[11][9]_i_20_n_0
    SLICE_X55Y48         LUT3 (Prop_lut3_I2_O)        0.348    61.048 r  cpu/L_reg/D_reg_q[11][8]_i_35/O
                         net (fo=2, routed)           0.856    61.904    cpu/L_reg/D_reg_q[11][8]_i_35_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.124    62.028 r  cpu/L_reg/D_reg_q[11][8]_i_17/O
                         net (fo=1, routed)           0.799    62.827    cpu/L_reg/D_reg_q[11][8]_i_17_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I1_O)        0.124    62.951 r  cpu/L_reg/D_reg_q[11][8]_i_7/O
                         net (fo=9, routed)           0.824    63.775    cpu/L_reg/D_reg_q[11][8]_i_7_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.150    63.925 r  cpu/L_reg/D_reg_q[11][7]_i_20/O
                         net (fo=3, routed)           0.902    64.828    cpu/L_reg/D_reg_q[11][7]_i_20_n_0
    SLICE_X55Y46         LUT3 (Prop_lut3_I2_O)        0.352    65.180 r  cpu/L_reg/D_reg_q[11][6]_i_34/O
                         net (fo=4, routed)           0.804    65.984    cpu/L_reg/D_reg_q[11][6]_i_34_n_0
    SLICE_X55Y44         LUT3 (Prop_lut3_I0_O)        0.358    66.342 r  cpu/L_reg/D_reg_q[11][6]_i_22/O
                         net (fo=1, routed)           0.583    66.924    cpu/L_reg/D_reg_q[11][6]_i_22_n_0
    SLICE_X55Y44         LUT6 (Prop_lut6_I5_O)        0.326    67.250 r  cpu/L_reg/D_reg_q[11][6]_i_7/O
                         net (fo=9, routed)           1.148    68.398    cpu/L_reg/D_reg_q[11][6]_i_7_n_0
    SLICE_X54Y43         LUT3 (Prop_lut3_I1_O)        0.146    68.544 f  cpu/L_reg/D_reg_q[11][5]_i_18/O
                         net (fo=1, routed)           0.890    69.434    cpu/L_reg/D_reg_q[11][5]_i_18_n_0
    SLICE_X54Y44         LUT6 (Prop_lut6_I2_O)        0.328    69.762 r  cpu/L_reg/D_reg_q[11][5]_i_7/O
                         net (fo=9, routed)           0.602    70.364    cpu/L_reg/D_reg_q[11][5]_i_7_n_0
    SLICE_X54Y43         LUT5 (Prop_lut5_I4_O)        0.124    70.488 f  cpu/L_reg/D_reg_q[11][4]_i_16/O
                         net (fo=1, routed)           1.106    71.594    cpu/L_reg/D_reg_q[11][4]_i_16_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I0_O)        0.124    71.718 r  cpu/L_reg/D_reg_q[11][4]_i_7/O
                         net (fo=9, routed)           0.461    72.179    cpu/L_reg/D_reg_q[11][4]_i_7_n_0
    SLICE_X52Y44         LUT5 (Prop_lut5_I0_O)        0.116    72.295 r  cpu/L_reg/D_reg_q[11][3]_i_19/O
                         net (fo=3, routed)           0.705    73.000    cpu/L_reg/D_reg_q[11][3]_i_19_n_0
    SLICE_X53Y44         LUT3 (Prop_lut3_I0_O)        0.356    73.356 r  cpu/L_reg/D_reg_q[11][2]_i_34/O
                         net (fo=3, routed)           1.231    74.587    cpu/L_reg/D_reg_q[11][2]_i_34_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I2_O)        0.358    74.945 r  cpu/L_reg/D_reg_q[11][2]_i_21/O
                         net (fo=1, routed)           0.681    75.626    cpu/L_reg/D_reg_q[11][2]_i_21_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.328    75.954 r  cpu/L_reg/D_reg_q[11][2]_i_7/O
                         net (fo=8, routed)           0.870    76.824    cpu/L_reg/D_reg_q[11][2]_i_7_n_0
    SLICE_X50Y43         LUT3 (Prop_lut3_I1_O)        0.150    76.974 f  cpu/L_reg/D_reg_q[11][1]_i_11/O
                         net (fo=1, routed)           0.452    77.426    cpu/L_reg/D_reg_q[11][1]_i_11_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I2_O)        0.328    77.754 r  cpu/L_reg/D_reg_q[11][1]_i_5/O
                         net (fo=6, routed)           0.731    78.485    cpu/L_reg/D_reg_q[11][1]_i_5_n_0
    SLICE_X49Y43         LUT2 (Prop_lut2_I1_O)        0.118    78.603 r  cpu/L_reg/D_reg_q[11][0]_i_12/O
                         net (fo=1, routed)           0.823    79.426    cpu/L_reg/D_reg_q[11][0]_i_12_n_0
    SLICE_X50Y42         LUT6 (Prop_lut6_I0_O)        0.326    79.752 f  cpu/L_reg/D_reg_q[11][0]_i_6/O
                         net (fo=1, routed)           0.726    80.477    cpu/L_reg/D_reg_q[11][0]_i_6_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I4_O)        0.124    80.601 r  cpu/L_reg/D_reg_q[11][0]_i_1/O
                         net (fo=33, routed)          1.041    81.643    cpu/L_reg/M_reg_write_data[0]
    SLICE_X47Y25         FDRE                                         r  cpu/L_reg/D_reg_q_reg[28][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.431   104.836    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X47Y25         FDRE                                         r  cpu/L_reg/D_reg_q_reg[28][0]/C
                         clock pessimism              0.259   105.095    
                         clock uncertainty           -0.035   105.060    
    SLICE_X47Y25         FDRE (Setup_fdre_C_D)       -0.067   104.993    cpu/L_reg/D_reg_q_reg[28][0]
  -------------------------------------------------------------------
                         required time                        104.993    
                         arrival time                         -81.643    
  -------------------------------------------------------------------
                         slack                                 23.351    

Slack (MET) :             23.355ns  (required time - arrival time)
  Source:                 forLoop_idx_0_1936862849[0].io_button_edge_row/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[7][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        76.523ns  (logic 16.541ns (21.616%)  route 59.982ns (78.384%))
  Logic Levels:           73  (LUT2=9 LUT3=15 LUT4=3 LUT5=10 LUT6=33 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 104.919 - 100.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.628     5.212    forLoop_idx_0_1936862849[0].io_button_edge_row/CLK
    SLICE_X59Y32         FDRE                                         r  forLoop_idx_0_1936862849[0].io_button_edge_row/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     5.668 f  forLoop_idx_0_1936862849[0].io_button_edge_row/D_last_q_reg/Q
                         net (fo=11, routed)          0.984     6.652    forLoop_idx_0_1862134639[0].io_button_cond_row/D_last_q
    SLICE_X57Y30         LUT2 (Prop_lut2_I1_O)        0.118     6.770 r  forLoop_idx_0_1862134639[0].io_button_cond_row/FSM_sequential_D_state_q[4]_i_22/O
                         net (fo=3, routed)           1.269     8.039    cpu/button_map/M_io_button_edge_row_out[0]
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.326     8.365 r  cpu/button_map/D_reg_q[11][31]_i_108/O
                         net (fo=6, routed)           1.239     9.604    forLoop_idx_0_1862134639[3].io_button_cond_row/M_button_map_out[6]
    SLICE_X55Y35         LUT5 (Prop_lut5_I2_O)        0.152     9.756 f  forLoop_idx_0_1862134639[3].io_button_cond_row/D_reg_q[11][31]_i_53/O
                         net (fo=1, routed)           0.691    10.447    cpu/L_reg/D_reg_q[11][1]_i_21_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I3_O)        0.332    10.779 r  cpu/L_reg/D_reg_q[11][31]_i_14/O
                         net (fo=33, routed)          1.226    12.005    cpu/L_reg/M_iROM_address[4]
    SLICE_X48Y38         LUT4 (Prop_lut4_I1_O)        0.152    12.157 r  cpu/L_reg/D_reg_q[11][31]_i_60/O
                         net (fo=30, routed)          0.537    12.694    cpu/L_reg/D_reg_q_reg[11][6]_2
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.326    13.020 r  cpu/L_reg/D_reg_q[11][31]_i_16/O
                         net (fo=11, routed)          0.851    13.871    cpu/L_reg/D_reg_q_reg[11][6]_8
    SLICE_X51Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.995 r  cpu/L_reg/D_reg_q[11][13]_i_26/O
                         net (fo=1, routed)           0.814    14.809    cpu/L_reg/D_reg_q[11][13]_i_26_n_0
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.152    14.961 r  cpu/L_reg/D_reg_q[11][13]_i_11/O
                         net (fo=129, routed)         1.395    16.356    cpu/L_reg/D_reg_q_reg[11][6]_0[4]
    SLICE_X45Y26         MUXF7 (Prop_muxf7_S_O)       0.478    16.834 f  cpu/L_reg/D_reg_q_reg[11][0]_i_38/O
                         net (fo=1, routed)           0.000    16.834    cpu/L_reg/D_reg_q_reg[11][0]_i_38_n_0
    SLICE_X45Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    16.928 f  cpu/L_reg/D_reg_q_reg[11][0]_i_24/O
                         net (fo=1, routed)           1.275    18.203    cpu/L_reg_n_75
    SLICE_X51Y37         LUT6 (Prop_lut6_I2_O)        0.316    18.519 f  cpu/D_reg_q[11][0]_i_11/O
                         net (fo=153, routed)         1.331    19.850    cpu/L_reg/M_alu_b[0]
    SLICE_X38Y38         LUT6 (Prop_lut6_I1_O)        0.124    19.974 r  cpu/L_reg/D_reg_q[11][30]_i_11/O
                         net (fo=4, routed)           0.576    20.549    cpu/L_reg/D_reg_q[11][30]_i_11_n_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I2_O)        0.119    20.668 f  cpu/L_reg/D_reg_q[11][29]_i_23/O
                         net (fo=4, routed)           1.039    21.707    cpu/L_reg/D_reg_q[11][29]_i_23_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I1_O)        0.360    22.067 r  cpu/L_reg/D_reg_q[11][29]_i_11/O
                         net (fo=7, routed)           0.791    22.859    cpu/L_reg/D_reg_q[11][29]_i_11_n_0
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.326    23.185 f  cpu/L_reg/D_reg_q[11][28]_i_26/O
                         net (fo=2, routed)           1.133    24.318    cpu/L_reg/D_reg_q[11][28]_i_26_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I1_O)        0.124    24.442 f  cpu/L_reg/D_reg_q[11][27]_i_51/O
                         net (fo=1, routed)           0.000    24.442    cpu/L_reg/D_reg_q[11][27]_i_51_n_0
    SLICE_X35Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    24.654 f  cpu/L_reg/D_reg_q_reg[11][27]_i_41/O
                         net (fo=3, routed)           0.518    25.172    cpu/L_reg/D_reg_q_reg[11][27]_i_41_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.299    25.471 r  cpu/L_reg/D_reg_q[11][27]_i_22/O
                         net (fo=6, routed)           0.827    26.299    cpu/L_reg/D_reg_q[11][27]_i_22_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I5_O)        0.124    26.423 r  cpu/L_reg/D_reg_q[11][26]_i_24/O
                         net (fo=1, routed)           0.733    27.156    cpu/L_reg/D_reg_q[11][26]_i_24_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I1_O)        0.124    27.280 r  cpu/L_reg/D_reg_q[11][26]_i_11/O
                         net (fo=6, routed)           0.821    28.101    cpu/L_reg/D_reg_q[11][26]_i_11_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I1_O)        0.124    28.225 f  cpu/L_reg/D_reg_q[11][25]_i_25/O
                         net (fo=1, routed)           0.750    28.974    cpu/L_reg/D_reg_q[11][25]_i_25_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I2_O)        0.124    29.098 r  cpu/L_reg/D_reg_q[11][25]_i_11/O
                         net (fo=8, routed)           0.603    29.701    cpu/L_reg/D_reg_q[11][25]_i_11_n_0
    SLICE_X36Y43         LUT3 (Prop_lut3_I1_O)        0.119    29.820 f  cpu/L_reg/D_reg_q[11][24]_i_25/O
                         net (fo=1, routed)           0.883    30.703    cpu/L_reg/D_reg_q[11][24]_i_25_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.332    31.035 r  cpu/L_reg/D_reg_q[11][24]_i_11/O
                         net (fo=8, routed)           0.646    31.681    cpu/L_reg/D_reg_q[11][24]_i_11_n_0
    SLICE_X36Y44         LUT4 (Prop_lut4_I3_O)        0.124    31.805 r  cpu/L_reg/D_reg_q[11][23]_i_23/O
                         net (fo=1, routed)           0.853    32.657    cpu/L_reg/D_reg_q[11][23]_i_23_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I1_O)        0.124    32.781 r  cpu/L_reg/D_reg_q[11][23]_i_11/O
                         net (fo=8, routed)           0.668    33.450    cpu/L_reg/D_reg_q[11][23]_i_11_n_0
    SLICE_X36Y45         LUT2 (Prop_lut2_I1_O)        0.152    33.602 r  cpu/L_reg/D_reg_q[11][22]_i_25/O
                         net (fo=3, routed)           0.524    34.126    cpu/L_reg/D_reg_q[11][22]_i_25_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.332    34.458 f  cpu/L_reg/D_reg_q[11][22]_i_11/O
                         net (fo=8, routed)           0.599    35.057    cpu/L_reg/D_reg_q[11][22]_i_11_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.149    35.206 f  cpu/L_reg/D_reg_q[11][21]_i_23/O
                         net (fo=1, routed)           0.694    35.900    cpu/L_reg/D_reg_q[11][21]_i_23_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.332    36.232 r  cpu/L_reg/D_reg_q[11][21]_i_11/O
                         net (fo=8, routed)           0.676    36.908    cpu/L_reg/D_reg_q[11][21]_i_11_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.152    37.060 f  cpu/L_reg/D_reg_q[11][20]_i_26/O
                         net (fo=3, routed)           0.683    37.743    cpu/L_reg/D_reg_q[11][20]_i_26_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I3_O)        0.332    38.075 r  cpu/L_reg/D_reg_q[11][20]_i_11/O
                         net (fo=8, routed)           0.653    38.728    cpu/L_reg/D_reg_q[11][20]_i_11_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.119    38.847 f  cpu/L_reg/D_reg_q[11][19]_i_23/O
                         net (fo=1, routed)           0.849    39.696    cpu/L_reg/D_reg_q[11][19]_i_23_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.332    40.028 r  cpu/L_reg/D_reg_q[11][19]_i_11/O
                         net (fo=8, routed)           0.841    40.869    cpu/L_reg/D_reg_q[11][19]_i_11_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I2_O)        0.148    41.017 r  cpu/L_reg/D_reg_q[11][18]_i_21/O
                         net (fo=1, routed)           0.593    41.610    cpu/L_reg/D_reg_q[11][18]_i_21_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.328    41.938 r  cpu/L_reg/D_reg_q[11][18]_i_11/O
                         net (fo=9, routed)           0.963    42.901    cpu/L_reg/D_reg_q[11][18]_i_11_n_0
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.150    43.051 f  cpu/L_reg/D_reg_q[11][17]_i_21/O
                         net (fo=1, routed)           0.718    43.769    cpu/L_reg/D_reg_q[11][17]_i_21_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.326    44.095 r  cpu/L_reg/D_reg_q[11][17]_i_10/O
                         net (fo=9, routed)           0.749    44.844    cpu/L_reg/D_reg_q[11][17]_i_10_n_0
    SLICE_X46Y49         LUT5 (Prop_lut5_I0_O)        0.116    44.960 f  cpu/L_reg/D_reg_q[11][16]_i_21/O
                         net (fo=3, routed)           0.993    45.953    cpu/L_reg/D_reg_q[11][16]_i_21_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I3_O)        0.328    46.281 r  cpu/L_reg/D_reg_q[11][16]_i_9/O
                         net (fo=9, routed)           1.055    47.336    cpu/L_reg/D_reg_q[11][16]_i_9_n_0
    SLICE_X47Y49         LUT3 (Prop_lut3_I1_O)        0.152    47.488 f  cpu/L_reg/D_reg_q[11][15]_i_18/O
                         net (fo=1, routed)           0.436    47.924    cpu/L_reg/D_reg_q[11][15]_i_18_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I2_O)        0.326    48.250 r  cpu/L_reg/D_reg_q[11][15]_i_7/O
                         net (fo=9, routed)           1.135    49.385    cpu/L_reg/D_reg_q[11][15]_i_7_n_0
    SLICE_X48Y51         LUT3 (Prop_lut3_I1_O)        0.152    49.537 f  cpu/L_reg/D_reg_q[11][14]_i_18/O
                         net (fo=1, routed)           0.903    50.441    cpu/L_reg/D_reg_q[11][14]_i_18_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I2_O)        0.326    50.767 r  cpu/L_reg/D_reg_q[11][14]_i_7/O
                         net (fo=9, routed)           0.868    51.635    cpu/L_reg/D_reg_q[11][14]_i_7_n_0
    SLICE_X49Y49         LUT2 (Prop_lut2_I1_O)        0.150    51.785 f  cpu/L_reg/D_reg_q[11][13]_i_19/O
                         net (fo=3, routed)           0.809    52.594    cpu/L_reg/D_reg_q[11][13]_i_19_n_0
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.326    52.920 r  cpu/L_reg/D_reg_q[11][12]_i_37/O
                         net (fo=2, routed)           0.928    53.848    cpu/L_reg/D_reg_q[11][12]_i_37_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I3_O)        0.124    53.972 f  cpu/L_reg/D_reg_q[11][12]_i_16/O
                         net (fo=1, routed)           1.119    55.091    cpu/L_reg/D_reg_q[11][12]_i_16_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I0_O)        0.124    55.215 r  cpu/L_reg/D_reg_q[11][12]_i_7/O
                         net (fo=9, routed)           0.622    55.837    cpu/L_reg/D_reg_q[11][12]_i_7_n_0
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.116    55.953 r  cpu/L_reg/D_reg_q[11][11]_i_20/O
                         net (fo=3, routed)           0.815    56.768    cpu/L_reg/D_reg_q[11][11]_i_20_n_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I4_O)        0.328    57.096 r  cpu/L_reg/D_reg_q[11][11]_i_7/O
                         net (fo=9, routed)           1.071    58.167    cpu/L_reg/D_reg_q[11][11]_i_7_n_0
    SLICE_X53Y48         LUT3 (Prop_lut3_I1_O)        0.152    58.319 f  cpu/L_reg/D_reg_q[11][10]_i_19/O
                         net (fo=1, routed)           0.433    58.753    cpu/L_reg/D_reg_q[11][10]_i_19_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I2_O)        0.326    59.079 r  cpu/L_reg/D_reg_q[11][10]_i_7/O
                         net (fo=9, routed)           0.790    59.868    cpu/L_reg/D_reg_q[11][10]_i_7_n_0
    SLICE_X56Y48         LUT2 (Prop_lut2_I1_O)        0.150    60.018 f  cpu/L_reg/D_reg_q[11][9]_i_20/O
                         net (fo=3, routed)           0.682    60.700    cpu/L_reg/D_reg_q[11][9]_i_20_n_0
    SLICE_X55Y48         LUT3 (Prop_lut3_I2_O)        0.348    61.048 r  cpu/L_reg/D_reg_q[11][8]_i_35/O
                         net (fo=2, routed)           0.856    61.904    cpu/L_reg/D_reg_q[11][8]_i_35_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.124    62.028 r  cpu/L_reg/D_reg_q[11][8]_i_17/O
                         net (fo=1, routed)           0.799    62.827    cpu/L_reg/D_reg_q[11][8]_i_17_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I1_O)        0.124    62.951 r  cpu/L_reg/D_reg_q[11][8]_i_7/O
                         net (fo=9, routed)           0.824    63.775    cpu/L_reg/D_reg_q[11][8]_i_7_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.150    63.925 r  cpu/L_reg/D_reg_q[11][7]_i_20/O
                         net (fo=3, routed)           0.902    64.828    cpu/L_reg/D_reg_q[11][7]_i_20_n_0
    SLICE_X55Y46         LUT3 (Prop_lut3_I2_O)        0.352    65.180 r  cpu/L_reg/D_reg_q[11][6]_i_34/O
                         net (fo=4, routed)           0.804    65.984    cpu/L_reg/D_reg_q[11][6]_i_34_n_0
    SLICE_X55Y44         LUT3 (Prop_lut3_I0_O)        0.358    66.342 r  cpu/L_reg/D_reg_q[11][6]_i_22/O
                         net (fo=1, routed)           0.583    66.924    cpu/L_reg/D_reg_q[11][6]_i_22_n_0
    SLICE_X55Y44         LUT6 (Prop_lut6_I5_O)        0.326    67.250 r  cpu/L_reg/D_reg_q[11][6]_i_7/O
                         net (fo=9, routed)           1.148    68.398    cpu/L_reg/D_reg_q[11][6]_i_7_n_0
    SLICE_X54Y43         LUT3 (Prop_lut3_I1_O)        0.146    68.544 f  cpu/L_reg/D_reg_q[11][5]_i_18/O
                         net (fo=1, routed)           0.890    69.434    cpu/L_reg/D_reg_q[11][5]_i_18_n_0
    SLICE_X54Y44         LUT6 (Prop_lut6_I2_O)        0.328    69.762 r  cpu/L_reg/D_reg_q[11][5]_i_7/O
                         net (fo=9, routed)           0.602    70.364    cpu/L_reg/D_reg_q[11][5]_i_7_n_0
    SLICE_X54Y43         LUT5 (Prop_lut5_I4_O)        0.124    70.488 f  cpu/L_reg/D_reg_q[11][4]_i_16/O
                         net (fo=1, routed)           1.106    71.594    cpu/L_reg/D_reg_q[11][4]_i_16_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I0_O)        0.124    71.718 r  cpu/L_reg/D_reg_q[11][4]_i_7/O
                         net (fo=9, routed)           0.461    72.179    cpu/L_reg/D_reg_q[11][4]_i_7_n_0
    SLICE_X52Y44         LUT5 (Prop_lut5_I0_O)        0.116    72.295 r  cpu/L_reg/D_reg_q[11][3]_i_19/O
                         net (fo=3, routed)           0.705    73.000    cpu/L_reg/D_reg_q[11][3]_i_19_n_0
    SLICE_X53Y44         LUT3 (Prop_lut3_I0_O)        0.356    73.356 r  cpu/L_reg/D_reg_q[11][2]_i_34/O
                         net (fo=3, routed)           1.231    74.587    cpu/L_reg/D_reg_q[11][2]_i_34_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I2_O)        0.358    74.945 r  cpu/L_reg/D_reg_q[11][2]_i_21/O
                         net (fo=1, routed)           0.681    75.626    cpu/L_reg/D_reg_q[11][2]_i_21_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.328    75.954 r  cpu/L_reg/D_reg_q[11][2]_i_7/O
                         net (fo=8, routed)           0.870    76.824    cpu/L_reg/D_reg_q[11][2]_i_7_n_0
    SLICE_X50Y43         LUT3 (Prop_lut3_I1_O)        0.150    76.974 f  cpu/L_reg/D_reg_q[11][1]_i_11/O
                         net (fo=1, routed)           0.452    77.426    cpu/L_reg/D_reg_q[11][1]_i_11_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I2_O)        0.328    77.754 r  cpu/L_reg/D_reg_q[11][1]_i_5/O
                         net (fo=6, routed)           0.731    78.485    cpu/L_reg/D_reg_q[11][1]_i_5_n_0
    SLICE_X49Y43         LUT2 (Prop_lut2_I1_O)        0.118    78.603 r  cpu/L_reg/D_reg_q[11][0]_i_12/O
                         net (fo=1, routed)           0.823    79.426    cpu/L_reg/D_reg_q[11][0]_i_12_n_0
    SLICE_X50Y42         LUT6 (Prop_lut6_I0_O)        0.326    79.752 f  cpu/L_reg/D_reg_q[11][0]_i_6/O
                         net (fo=1, routed)           0.726    80.477    cpu/L_reg/D_reg_q[11][0]_i_6_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I4_O)        0.124    80.601 r  cpu/L_reg/D_reg_q[11][0]_i_1/O
                         net (fo=33, routed)          1.134    81.735    cpu/L_reg/M_reg_write_data[0]
    SLICE_X59Y37         FDRE                                         r  cpu/L_reg/D_reg_q_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.514   104.919    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X59Y37         FDRE                                         r  cpu/L_reg/D_reg_q_reg[7][0]/C
                         clock pessimism              0.273   105.192    
                         clock uncertainty           -0.035   105.157    
    SLICE_X59Y37         FDRE (Setup_fdre_C_D)       -0.067   105.090    cpu/L_reg/D_reg_q_reg[7][0]
  -------------------------------------------------------------------
                         required time                        105.090    
                         arrival time                         -81.735    
  -------------------------------------------------------------------
                         slack                                 23.355    

Slack (MET) :             23.360ns  (required time - arrival time)
  Source:                 forLoop_idx_0_1936862849[0].io_button_edge_row/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[10][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        76.413ns  (logic 16.541ns (21.647%)  route 59.872ns (78.353%))
  Logic Levels:           73  (LUT2=9 LUT3=15 LUT4=3 LUT5=10 LUT6=33 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 104.856 - 100.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.628     5.212    forLoop_idx_0_1936862849[0].io_button_edge_row/CLK
    SLICE_X59Y32         FDRE                                         r  forLoop_idx_0_1936862849[0].io_button_edge_row/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     5.668 f  forLoop_idx_0_1936862849[0].io_button_edge_row/D_last_q_reg/Q
                         net (fo=11, routed)          0.984     6.652    forLoop_idx_0_1862134639[0].io_button_cond_row/D_last_q
    SLICE_X57Y30         LUT2 (Prop_lut2_I1_O)        0.118     6.770 r  forLoop_idx_0_1862134639[0].io_button_cond_row/FSM_sequential_D_state_q[4]_i_22/O
                         net (fo=3, routed)           1.269     8.039    cpu/button_map/M_io_button_edge_row_out[0]
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.326     8.365 r  cpu/button_map/D_reg_q[11][31]_i_108/O
                         net (fo=6, routed)           1.239     9.604    forLoop_idx_0_1862134639[3].io_button_cond_row/M_button_map_out[6]
    SLICE_X55Y35         LUT5 (Prop_lut5_I2_O)        0.152     9.756 f  forLoop_idx_0_1862134639[3].io_button_cond_row/D_reg_q[11][31]_i_53/O
                         net (fo=1, routed)           0.691    10.447    cpu/L_reg/D_reg_q[11][1]_i_21_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I3_O)        0.332    10.779 r  cpu/L_reg/D_reg_q[11][31]_i_14/O
                         net (fo=33, routed)          1.226    12.005    cpu/L_reg/M_iROM_address[4]
    SLICE_X48Y38         LUT4 (Prop_lut4_I1_O)        0.152    12.157 r  cpu/L_reg/D_reg_q[11][31]_i_60/O
                         net (fo=30, routed)          0.537    12.694    cpu/L_reg/D_reg_q_reg[11][6]_2
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.326    13.020 r  cpu/L_reg/D_reg_q[11][31]_i_16/O
                         net (fo=11, routed)          0.851    13.871    cpu/L_reg/D_reg_q_reg[11][6]_8
    SLICE_X51Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.995 r  cpu/L_reg/D_reg_q[11][13]_i_26/O
                         net (fo=1, routed)           0.814    14.809    cpu/L_reg/D_reg_q[11][13]_i_26_n_0
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.152    14.961 r  cpu/L_reg/D_reg_q[11][13]_i_11/O
                         net (fo=129, routed)         1.395    16.356    cpu/L_reg/D_reg_q_reg[11][6]_0[4]
    SLICE_X45Y26         MUXF7 (Prop_muxf7_S_O)       0.478    16.834 f  cpu/L_reg/D_reg_q_reg[11][0]_i_38/O
                         net (fo=1, routed)           0.000    16.834    cpu/L_reg/D_reg_q_reg[11][0]_i_38_n_0
    SLICE_X45Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    16.928 f  cpu/L_reg/D_reg_q_reg[11][0]_i_24/O
                         net (fo=1, routed)           1.275    18.203    cpu/L_reg_n_75
    SLICE_X51Y37         LUT6 (Prop_lut6_I2_O)        0.316    18.519 f  cpu/D_reg_q[11][0]_i_11/O
                         net (fo=153, routed)         1.331    19.850    cpu/L_reg/M_alu_b[0]
    SLICE_X38Y38         LUT6 (Prop_lut6_I1_O)        0.124    19.974 r  cpu/L_reg/D_reg_q[11][30]_i_11/O
                         net (fo=4, routed)           0.576    20.549    cpu/L_reg/D_reg_q[11][30]_i_11_n_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I2_O)        0.119    20.668 f  cpu/L_reg/D_reg_q[11][29]_i_23/O
                         net (fo=4, routed)           1.039    21.707    cpu/L_reg/D_reg_q[11][29]_i_23_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I1_O)        0.360    22.067 r  cpu/L_reg/D_reg_q[11][29]_i_11/O
                         net (fo=7, routed)           0.791    22.859    cpu/L_reg/D_reg_q[11][29]_i_11_n_0
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.326    23.185 f  cpu/L_reg/D_reg_q[11][28]_i_26/O
                         net (fo=2, routed)           1.133    24.318    cpu/L_reg/D_reg_q[11][28]_i_26_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I1_O)        0.124    24.442 f  cpu/L_reg/D_reg_q[11][27]_i_51/O
                         net (fo=1, routed)           0.000    24.442    cpu/L_reg/D_reg_q[11][27]_i_51_n_0
    SLICE_X35Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    24.654 f  cpu/L_reg/D_reg_q_reg[11][27]_i_41/O
                         net (fo=3, routed)           0.518    25.172    cpu/L_reg/D_reg_q_reg[11][27]_i_41_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.299    25.471 r  cpu/L_reg/D_reg_q[11][27]_i_22/O
                         net (fo=6, routed)           0.827    26.299    cpu/L_reg/D_reg_q[11][27]_i_22_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I5_O)        0.124    26.423 r  cpu/L_reg/D_reg_q[11][26]_i_24/O
                         net (fo=1, routed)           0.733    27.156    cpu/L_reg/D_reg_q[11][26]_i_24_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I1_O)        0.124    27.280 r  cpu/L_reg/D_reg_q[11][26]_i_11/O
                         net (fo=6, routed)           0.821    28.101    cpu/L_reg/D_reg_q[11][26]_i_11_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I1_O)        0.124    28.225 f  cpu/L_reg/D_reg_q[11][25]_i_25/O
                         net (fo=1, routed)           0.750    28.974    cpu/L_reg/D_reg_q[11][25]_i_25_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I2_O)        0.124    29.098 r  cpu/L_reg/D_reg_q[11][25]_i_11/O
                         net (fo=8, routed)           0.603    29.701    cpu/L_reg/D_reg_q[11][25]_i_11_n_0
    SLICE_X36Y43         LUT3 (Prop_lut3_I1_O)        0.119    29.820 f  cpu/L_reg/D_reg_q[11][24]_i_25/O
                         net (fo=1, routed)           0.883    30.703    cpu/L_reg/D_reg_q[11][24]_i_25_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.332    31.035 r  cpu/L_reg/D_reg_q[11][24]_i_11/O
                         net (fo=8, routed)           0.646    31.681    cpu/L_reg/D_reg_q[11][24]_i_11_n_0
    SLICE_X36Y44         LUT4 (Prop_lut4_I3_O)        0.124    31.805 r  cpu/L_reg/D_reg_q[11][23]_i_23/O
                         net (fo=1, routed)           0.853    32.657    cpu/L_reg/D_reg_q[11][23]_i_23_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I1_O)        0.124    32.781 r  cpu/L_reg/D_reg_q[11][23]_i_11/O
                         net (fo=8, routed)           0.668    33.450    cpu/L_reg/D_reg_q[11][23]_i_11_n_0
    SLICE_X36Y45         LUT2 (Prop_lut2_I1_O)        0.152    33.602 r  cpu/L_reg/D_reg_q[11][22]_i_25/O
                         net (fo=3, routed)           0.524    34.126    cpu/L_reg/D_reg_q[11][22]_i_25_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.332    34.458 f  cpu/L_reg/D_reg_q[11][22]_i_11/O
                         net (fo=8, routed)           0.599    35.057    cpu/L_reg/D_reg_q[11][22]_i_11_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.149    35.206 f  cpu/L_reg/D_reg_q[11][21]_i_23/O
                         net (fo=1, routed)           0.694    35.900    cpu/L_reg/D_reg_q[11][21]_i_23_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.332    36.232 r  cpu/L_reg/D_reg_q[11][21]_i_11/O
                         net (fo=8, routed)           0.676    36.908    cpu/L_reg/D_reg_q[11][21]_i_11_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.152    37.060 f  cpu/L_reg/D_reg_q[11][20]_i_26/O
                         net (fo=3, routed)           0.683    37.743    cpu/L_reg/D_reg_q[11][20]_i_26_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I3_O)        0.332    38.075 r  cpu/L_reg/D_reg_q[11][20]_i_11/O
                         net (fo=8, routed)           0.653    38.728    cpu/L_reg/D_reg_q[11][20]_i_11_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.119    38.847 f  cpu/L_reg/D_reg_q[11][19]_i_23/O
                         net (fo=1, routed)           0.849    39.696    cpu/L_reg/D_reg_q[11][19]_i_23_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.332    40.028 r  cpu/L_reg/D_reg_q[11][19]_i_11/O
                         net (fo=8, routed)           0.841    40.869    cpu/L_reg/D_reg_q[11][19]_i_11_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I2_O)        0.148    41.017 r  cpu/L_reg/D_reg_q[11][18]_i_21/O
                         net (fo=1, routed)           0.593    41.610    cpu/L_reg/D_reg_q[11][18]_i_21_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.328    41.938 r  cpu/L_reg/D_reg_q[11][18]_i_11/O
                         net (fo=9, routed)           0.963    42.901    cpu/L_reg/D_reg_q[11][18]_i_11_n_0
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.150    43.051 f  cpu/L_reg/D_reg_q[11][17]_i_21/O
                         net (fo=1, routed)           0.718    43.769    cpu/L_reg/D_reg_q[11][17]_i_21_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.326    44.095 r  cpu/L_reg/D_reg_q[11][17]_i_10/O
                         net (fo=9, routed)           0.749    44.844    cpu/L_reg/D_reg_q[11][17]_i_10_n_0
    SLICE_X46Y49         LUT5 (Prop_lut5_I0_O)        0.116    44.960 f  cpu/L_reg/D_reg_q[11][16]_i_21/O
                         net (fo=3, routed)           0.993    45.953    cpu/L_reg/D_reg_q[11][16]_i_21_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I3_O)        0.328    46.281 r  cpu/L_reg/D_reg_q[11][16]_i_9/O
                         net (fo=9, routed)           1.055    47.336    cpu/L_reg/D_reg_q[11][16]_i_9_n_0
    SLICE_X47Y49         LUT3 (Prop_lut3_I1_O)        0.152    47.488 f  cpu/L_reg/D_reg_q[11][15]_i_18/O
                         net (fo=1, routed)           0.436    47.924    cpu/L_reg/D_reg_q[11][15]_i_18_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I2_O)        0.326    48.250 r  cpu/L_reg/D_reg_q[11][15]_i_7/O
                         net (fo=9, routed)           1.135    49.385    cpu/L_reg/D_reg_q[11][15]_i_7_n_0
    SLICE_X48Y51         LUT3 (Prop_lut3_I1_O)        0.152    49.537 f  cpu/L_reg/D_reg_q[11][14]_i_18/O
                         net (fo=1, routed)           0.903    50.441    cpu/L_reg/D_reg_q[11][14]_i_18_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I2_O)        0.326    50.767 r  cpu/L_reg/D_reg_q[11][14]_i_7/O
                         net (fo=9, routed)           0.868    51.635    cpu/L_reg/D_reg_q[11][14]_i_7_n_0
    SLICE_X49Y49         LUT2 (Prop_lut2_I1_O)        0.150    51.785 f  cpu/L_reg/D_reg_q[11][13]_i_19/O
                         net (fo=3, routed)           0.809    52.594    cpu/L_reg/D_reg_q[11][13]_i_19_n_0
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.326    52.920 r  cpu/L_reg/D_reg_q[11][12]_i_37/O
                         net (fo=2, routed)           0.928    53.848    cpu/L_reg/D_reg_q[11][12]_i_37_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I3_O)        0.124    53.972 f  cpu/L_reg/D_reg_q[11][12]_i_16/O
                         net (fo=1, routed)           1.119    55.091    cpu/L_reg/D_reg_q[11][12]_i_16_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I0_O)        0.124    55.215 r  cpu/L_reg/D_reg_q[11][12]_i_7/O
                         net (fo=9, routed)           0.622    55.837    cpu/L_reg/D_reg_q[11][12]_i_7_n_0
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.116    55.953 r  cpu/L_reg/D_reg_q[11][11]_i_20/O
                         net (fo=3, routed)           0.815    56.768    cpu/L_reg/D_reg_q[11][11]_i_20_n_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I4_O)        0.328    57.096 r  cpu/L_reg/D_reg_q[11][11]_i_7/O
                         net (fo=9, routed)           1.071    58.167    cpu/L_reg/D_reg_q[11][11]_i_7_n_0
    SLICE_X53Y48         LUT3 (Prop_lut3_I1_O)        0.152    58.319 f  cpu/L_reg/D_reg_q[11][10]_i_19/O
                         net (fo=1, routed)           0.433    58.753    cpu/L_reg/D_reg_q[11][10]_i_19_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I2_O)        0.326    59.079 r  cpu/L_reg/D_reg_q[11][10]_i_7/O
                         net (fo=9, routed)           0.790    59.868    cpu/L_reg/D_reg_q[11][10]_i_7_n_0
    SLICE_X56Y48         LUT2 (Prop_lut2_I1_O)        0.150    60.018 f  cpu/L_reg/D_reg_q[11][9]_i_20/O
                         net (fo=3, routed)           0.682    60.700    cpu/L_reg/D_reg_q[11][9]_i_20_n_0
    SLICE_X55Y48         LUT3 (Prop_lut3_I2_O)        0.348    61.048 r  cpu/L_reg/D_reg_q[11][8]_i_35/O
                         net (fo=2, routed)           0.856    61.904    cpu/L_reg/D_reg_q[11][8]_i_35_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.124    62.028 r  cpu/L_reg/D_reg_q[11][8]_i_17/O
                         net (fo=1, routed)           0.799    62.827    cpu/L_reg/D_reg_q[11][8]_i_17_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I1_O)        0.124    62.951 r  cpu/L_reg/D_reg_q[11][8]_i_7/O
                         net (fo=9, routed)           0.824    63.775    cpu/L_reg/D_reg_q[11][8]_i_7_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.150    63.925 r  cpu/L_reg/D_reg_q[11][7]_i_20/O
                         net (fo=3, routed)           0.902    64.828    cpu/L_reg/D_reg_q[11][7]_i_20_n_0
    SLICE_X55Y46         LUT3 (Prop_lut3_I2_O)        0.352    65.180 r  cpu/L_reg/D_reg_q[11][6]_i_34/O
                         net (fo=4, routed)           0.804    65.984    cpu/L_reg/D_reg_q[11][6]_i_34_n_0
    SLICE_X55Y44         LUT3 (Prop_lut3_I0_O)        0.358    66.342 r  cpu/L_reg/D_reg_q[11][6]_i_22/O
                         net (fo=1, routed)           0.583    66.924    cpu/L_reg/D_reg_q[11][6]_i_22_n_0
    SLICE_X55Y44         LUT6 (Prop_lut6_I5_O)        0.326    67.250 r  cpu/L_reg/D_reg_q[11][6]_i_7/O
                         net (fo=9, routed)           1.148    68.398    cpu/L_reg/D_reg_q[11][6]_i_7_n_0
    SLICE_X54Y43         LUT3 (Prop_lut3_I1_O)        0.146    68.544 f  cpu/L_reg/D_reg_q[11][5]_i_18/O
                         net (fo=1, routed)           0.890    69.434    cpu/L_reg/D_reg_q[11][5]_i_18_n_0
    SLICE_X54Y44         LUT6 (Prop_lut6_I2_O)        0.328    69.762 r  cpu/L_reg/D_reg_q[11][5]_i_7/O
                         net (fo=9, routed)           0.602    70.364    cpu/L_reg/D_reg_q[11][5]_i_7_n_0
    SLICE_X54Y43         LUT5 (Prop_lut5_I4_O)        0.124    70.488 f  cpu/L_reg/D_reg_q[11][4]_i_16/O
                         net (fo=1, routed)           1.106    71.594    cpu/L_reg/D_reg_q[11][4]_i_16_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I0_O)        0.124    71.718 r  cpu/L_reg/D_reg_q[11][4]_i_7/O
                         net (fo=9, routed)           0.461    72.179    cpu/L_reg/D_reg_q[11][4]_i_7_n_0
    SLICE_X52Y44         LUT5 (Prop_lut5_I0_O)        0.116    72.295 r  cpu/L_reg/D_reg_q[11][3]_i_19/O
                         net (fo=3, routed)           0.705    73.000    cpu/L_reg/D_reg_q[11][3]_i_19_n_0
    SLICE_X53Y44         LUT3 (Prop_lut3_I0_O)        0.356    73.356 r  cpu/L_reg/D_reg_q[11][2]_i_34/O
                         net (fo=3, routed)           1.231    74.587    cpu/L_reg/D_reg_q[11][2]_i_34_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I2_O)        0.358    74.945 r  cpu/L_reg/D_reg_q[11][2]_i_21/O
                         net (fo=1, routed)           0.681    75.626    cpu/L_reg/D_reg_q[11][2]_i_21_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.328    75.954 r  cpu/L_reg/D_reg_q[11][2]_i_7/O
                         net (fo=8, routed)           0.870    76.824    cpu/L_reg/D_reg_q[11][2]_i_7_n_0
    SLICE_X50Y43         LUT3 (Prop_lut3_I1_O)        0.150    76.974 f  cpu/L_reg/D_reg_q[11][1]_i_11/O
                         net (fo=1, routed)           0.452    77.426    cpu/L_reg/D_reg_q[11][1]_i_11_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I2_O)        0.328    77.754 r  cpu/L_reg/D_reg_q[11][1]_i_5/O
                         net (fo=6, routed)           0.731    78.485    cpu/L_reg/D_reg_q[11][1]_i_5_n_0
    SLICE_X49Y43         LUT2 (Prop_lut2_I1_O)        0.118    78.603 r  cpu/L_reg/D_reg_q[11][0]_i_12/O
                         net (fo=1, routed)           0.823    79.426    cpu/L_reg/D_reg_q[11][0]_i_12_n_0
    SLICE_X50Y42         LUT6 (Prop_lut6_I0_O)        0.326    79.752 f  cpu/L_reg/D_reg_q[11][0]_i_6/O
                         net (fo=1, routed)           0.726    80.477    cpu/L_reg/D_reg_q[11][0]_i_6_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I4_O)        0.124    80.601 r  cpu/L_reg/D_reg_q[11][0]_i_1/O
                         net (fo=33, routed)          1.024    81.625    cpu/L_reg/M_reg_write_data[0]
    SLICE_X57Y39         FDRE                                         r  cpu/L_reg/D_reg_q_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.451   104.856    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X57Y39         FDRE                                         r  cpu/L_reg/D_reg_q_reg[10][0]/C
                         clock pessimism              0.259   105.115    
                         clock uncertainty           -0.035   105.080    
    SLICE_X57Y39         FDRE (Setup_fdre_C_D)       -0.095   104.985    cpu/L_reg/D_reg_q_reg[10][0]
  -------------------------------------------------------------------
                         required time                        104.985    
                         arrival time                         -81.625    
  -------------------------------------------------------------------
                         slack                                 23.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1142569757[0].io_button_cond_start/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1142569757[0].io_button_cond_start/D_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.135%)  route 0.163ns (43.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.596     1.540    forLoop_idx_0_1142569757[0].io_button_cond_start/CLK
    SLICE_X64Y48         FDRE                                         r  forLoop_idx_0_1142569757[0].io_button_cond_start/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  forLoop_idx_0_1142569757[0].io_button_cond_start/D_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.163     1.867    forLoop_idx_0_1142569757[0].io_button_cond_start/D_ctr_q_reg[3]
    SLICE_X64Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.912 r  forLoop_idx_0_1142569757[0].io_button_cond_start/D_ctr_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.912    forLoop_idx_0_1142569757[0].io_button_cond_start/p_0_in[5]
    SLICE_X64Y48         FDRE                                         r  forLoop_idx_0_1142569757[0].io_button_cond_start/D_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.867     2.057    forLoop_idx_0_1142569757[0].io_button_cond_start/CLK
    SLICE_X64Y48         FDRE                                         r  forLoop_idx_0_1142569757[0].io_button_cond_start/D_ctr_q_reg[5]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X64Y48         FDRE (Hold_fdre_C_D)         0.121     1.661    forLoop_idx_0_1142569757[0].io_button_cond_start/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1862134639[1].io_button_cond_row/D_on_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1936862849[1].io_button_edge_row/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.833%)  route 0.172ns (51.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.559     1.503    forLoop_idx_0_1862134639[1].io_button_cond_row/CLK
    SLICE_X54Y31         FDRE                                         r  forLoop_idx_0_1862134639[1].io_button_cond_row/D_on_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  forLoop_idx_0_1862134639[1].io_button_cond_row/D_on_q_reg[0]/Q
                         net (fo=33, routed)          0.172     1.839    forLoop_idx_0_1936862849[1].io_button_edge_row/M_io_button_cond_row_out[0]
    SLICE_X54Y32         FDRE                                         r  forLoop_idx_0_1936862849[1].io_button_edge_row/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.829     2.019    forLoop_idx_0_1936862849[1].io_button_edge_row/CLK
    SLICE_X54Y32         FDRE                                         r  forLoop_idx_0_1936862849[1].io_button_edge_row/D_last_q_reg/C
                         clock pessimism             -0.501     1.518    
    SLICE_X54Y32         FDRE (Hold_fdre_C_D)         0.059     1.577    forLoop_idx_0_1936862849[1].io_button_edge_row/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 cpu/word_seg/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/word_seg/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.591     1.535    cpu/word_seg/ctr/clk_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  cpu/word_seg/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  cpu/word_seg/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.118     1.794    cpu/word_seg/ctr/D_ctr_q_reg[15]
    SLICE_X61Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.902 r  cpu/word_seg/ctr/D_ctr_q_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.902    cpu/word_seg/ctr/D_ctr_q_reg[12]_i_1__1_n_4
    SLICE_X61Y37         FDRE                                         r  cpu/word_seg/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.860     2.050    cpu/word_seg/ctr/clk_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  cpu/word_seg/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.535    
    SLICE_X61Y37         FDRE (Hold_fdre_C_D)         0.105     1.640    cpu/word_seg/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1142569757[0].io_button_cond_start/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1142569757[0].io_button_cond_start/D_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.595     1.539    forLoop_idx_0_1142569757[0].io_button_cond_start/CLK
    SLICE_X64Y46         FDRE                                         r  forLoop_idx_0_1142569757[0].io_button_cond_start/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  forLoop_idx_0_1142569757[0].io_button_cond_start/D_ctr_q_reg[7]/Q
                         net (fo=6, routed)           0.175     1.878    forLoop_idx_0_1142569757[0].io_button_cond_start/D_ctr_q_reg[7]
    SLICE_X64Y46         LUT5 (Prop_lut5_I3_O)        0.045     1.923 r  forLoop_idx_0_1142569757[0].io_button_cond_start/D_ctr_q[9]_i_3/O
                         net (fo=1, routed)           0.000     1.923    forLoop_idx_0_1142569757[0].io_button_cond_start/p_0_in[9]
    SLICE_X64Y46         FDRE                                         r  forLoop_idx_0_1142569757[0].io_button_cond_start/D_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.866     2.056    forLoop_idx_0_1142569757[0].io_button_cond_start/CLK
    SLICE_X64Y46         FDRE                                         r  forLoop_idx_0_1142569757[0].io_button_cond_start/D_ctr_q_reg[9]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X64Y46         FDRE (Hold_fdre_C_D)         0.121     1.660    forLoop_idx_0_1142569757[0].io_button_cond_start/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1862134639[3].io_button_cond_row/D_on_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1936862849[3].io_button_edge_row/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.964%)  route 0.152ns (48.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.563     1.507    forLoop_idx_0_1862134639[3].io_button_cond_row/CLK
    SLICE_X56Y33         FDRE                                         r  forLoop_idx_0_1862134639[3].io_button_cond_row/D_on_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  forLoop_idx_0_1862134639[3].io_button_cond_row/D_on_q_reg[0]/Q
                         net (fo=31, routed)          0.152     1.822    forLoop_idx_0_1936862849[3].io_button_edge_row/M_io_button_cond_row_out[0]
    SLICE_X56Y33         FDRE                                         r  forLoop_idx_0_1936862849[3].io_button_edge_row/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.830     2.020    forLoop_idx_0_1936862849[3].io_button_edge_row/CLK
    SLICE_X56Y33         FDRE                                         r  forLoop_idx_0_1936862849[3].io_button_edge_row/D_last_q_reg/C
                         clock pessimism             -0.513     1.507    
    SLICE_X56Y33         FDRE (Hold_fdre_C_D)         0.052     1.559    forLoop_idx_0_1936862849[3].io_button_edge_row/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1142569757[0].io_button_cond_start/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1142569757[0].io_button_cond_start/D_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.596     1.540    forLoop_idx_0_1142569757[0].io_button_cond_start/CLK
    SLICE_X64Y47         FDRE                                         r  forLoop_idx_0_1142569757[0].io_button_cond_start/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.164     1.704 f  forLoop_idx_0_1142569757[0].io_button_cond_start/D_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.175     1.879    forLoop_idx_0_1142569757[0].io_button_cond_start/D_ctr_q_reg[0]
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.924 r  forLoop_idx_0_1142569757[0].io_button_cond_start/D_ctr_q[0]_i_1__6/O
                         net (fo=1, routed)           0.000     1.924    forLoop_idx_0_1142569757[0].io_button_cond_start/p_0_in[0]
    SLICE_X64Y47         FDRE                                         r  forLoop_idx_0_1142569757[0].io_button_cond_start/D_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.867     2.057    forLoop_idx_0_1142569757[0].io_button_cond_start/CLK
    SLICE_X64Y47         FDRE                                         r  forLoop_idx_0_1142569757[0].io_button_cond_start/D_ctr_q_reg[0]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X64Y47         FDRE (Hold_fdre_C_D)         0.120     1.660    forLoop_idx_0_1142569757[0].io_button_cond_start/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1862134639[1].io_button_cond_row/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1862134639[1].io_button_cond_row/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.586     1.530    forLoop_idx_0_1862134639[1].io_button_cond_row/CLK
    SLICE_X61Y30         FDRE                                         r  forLoop_idx_0_1862134639[1].io_button_cond_row/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  forLoop_idx_0_1862134639[1].io_button_cond_row/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.791    forLoop_idx_0_1862134639[1].io_button_cond_row/D_ctr_q_reg[11]
    SLICE_X61Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.899 r  forLoop_idx_0_1862134639[1].io_button_cond_row/D_ctr_q_reg[8]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.899    forLoop_idx_0_1862134639[1].io_button_cond_row/D_ctr_q_reg[8]_i_1__3_n_4
    SLICE_X61Y30         FDRE                                         r  forLoop_idx_0_1862134639[1].io_button_cond_row/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.854     2.044    forLoop_idx_0_1862134639[1].io_button_cond_row/CLK
    SLICE_X61Y30         FDRE                                         r  forLoop_idx_0_1862134639[1].io_button_cond_row/D_ctr_q_reg[11]/C
                         clock pessimism             -0.514     1.530    
    SLICE_X61Y30         FDRE (Hold_fdre_C_D)         0.105     1.635    forLoop_idx_0_1862134639[1].io_button_cond_row/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cpu/word_seg/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/word_seg/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.590     1.534    cpu/word_seg/ctr/clk_IBUF_BUFG
    SLICE_X61Y36         FDRE                                         r  cpu/word_seg/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  cpu/word_seg/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.795    cpu/word_seg/ctr/D_ctr_q_reg[11]
    SLICE_X61Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.903 r  cpu/word_seg/ctr/D_ctr_q_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.903    cpu/word_seg/ctr/D_ctr_q_reg[8]_i_1__1_n_4
    SLICE_X61Y36         FDRE                                         r  cpu/word_seg/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.859     2.049    cpu/word_seg/ctr/clk_IBUF_BUFG
    SLICE_X61Y36         FDRE                                         r  cpu/word_seg/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.534    
    SLICE_X61Y36         FDRE (Hold_fdre_C_D)         0.105     1.639    cpu/word_seg/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cpu/word_seg/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/word_seg/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.590     1.534    cpu/word_seg/ctr/clk_IBUF_BUFG
    SLICE_X61Y35         FDRE                                         r  cpu/word_seg/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  cpu/word_seg/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.795    cpu/word_seg/ctr/D_ctr_q_reg[7]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.903 r  cpu/word_seg/ctr/D_ctr_q_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.903    cpu/word_seg/ctr/D_ctr_q_reg[4]_i_1__1_n_4
    SLICE_X61Y35         FDRE                                         r  cpu/word_seg/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.859     2.049    cpu/word_seg/ctr/clk_IBUF_BUFG
    SLICE_X61Y35         FDRE                                         r  cpu/word_seg/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.534    
    SLICE_X61Y35         FDRE (Hold_fdre_C_D)         0.105     1.639    cpu/word_seg/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1862134639[1].io_button_cond_row/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1862134639[1].io_button_cond_row/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.587     1.531    forLoop_idx_0_1862134639[1].io_button_cond_row/CLK
    SLICE_X61Y31         FDRE                                         r  forLoop_idx_0_1862134639[1].io_button_cond_row/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  forLoop_idx_0_1862134639[1].io_button_cond_row/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.792    forLoop_idx_0_1862134639[1].io_button_cond_row/D_ctr_q_reg[15]
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  forLoop_idx_0_1862134639[1].io_button_cond_row/D_ctr_q_reg[12]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.900    forLoop_idx_0_1862134639[1].io_button_cond_row/D_ctr_q_reg[12]_i_1__3_n_4
    SLICE_X61Y31         FDRE                                         r  forLoop_idx_0_1862134639[1].io_button_cond_row/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.855     2.045    forLoop_idx_0_1862134639[1].io_button_cond_row/CLK
    SLICE_X61Y31         FDRE                                         r  forLoop_idx_0_1862134639[1].io_button_cond_row/D_ctr_q_reg[15]/C
                         clock pessimism             -0.514     1.531    
    SLICE_X61Y31         FDRE (Hold_fdre_C_D)         0.105     1.636    forLoop_idx_0_1862134639[1].io_button_cond_row/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X59Y36   cpu/D_gamemode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X57Y35   cpu/FSM_sequential_D_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X55Y37   cpu/FSM_sequential_D_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X55Y37   cpu/FSM_sequential_D_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y36   cpu/FSM_sequential_D_state_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X57Y36   cpu/FSM_sequential_D_state_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X55Y36   cpu/L_reg/D_reg_q_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X57Y41   cpu/L_reg/D_reg_q_reg[0][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X48Y41   cpu/L_reg/D_reg_q_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y36   cpu/D_gamemode_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y36   cpu/D_gamemode_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y35   cpu/FSM_sequential_D_state_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y35   cpu/FSM_sequential_D_state_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y37   cpu/FSM_sequential_D_state_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y37   cpu/FSM_sequential_D_state_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y37   cpu/FSM_sequential_D_state_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y37   cpu/FSM_sequential_D_state_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y36   cpu/FSM_sequential_D_state_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y36   cpu/FSM_sequential_D_state_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y36   cpu/D_gamemode_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y36   cpu/D_gamemode_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y35   cpu/FSM_sequential_D_state_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y35   cpu/FSM_sequential_D_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y37   cpu/FSM_sequential_D_state_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y37   cpu/FSM_sequential_D_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y37   cpu/FSM_sequential_D_state_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y37   cpu/FSM_sequential_D_state_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y36   cpu/FSM_sequential_D_state_q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y36   cpu/FSM_sequential_D_state_q_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.618ns  (logic 10.618ns (31.584%)  route 23.000ns (68.416%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=3 LUT4=6 LUT5=3 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.568     5.152    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X49Y39         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  cpu/L_reg/D_reg_q_reg[5][8]/Q
                         net (fo=18, routed)          1.615     7.223    cpu/L_reg/M_reg_count_min[8]
    SLICE_X60Y42         LUT3 (Prop_lut3_I2_O)        0.124     7.347 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_59/O
                         net (fo=3, routed)           0.695     8.042    cpu/L_reg/io_segment_OBUF[6]_inst_i_59_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.166 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_32/O
                         net (fo=4, routed)           0.964     9.131    cpu/L_reg/M_decimal_renderer_digits[3]_2[3]
    SLICE_X59Y44         LUT3 (Prop_lut3_I2_O)        0.152     9.283 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_85/O
                         net (fo=2, routed)           0.669     9.951    cpu/L_reg/io_segment_OBUF[6]_inst_i_85_n_0
    SLICE_X59Y44         LUT4 (Prop_lut4_I2_O)        0.360    10.311 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_41/O
                         net (fo=4, routed)           0.979    11.290    cpu/L_reg/D_reg_q_reg[5][11]_0
    SLICE_X60Y46         LUT4 (Prop_lut4_I1_O)        0.326    11.616 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_145/O
                         net (fo=1, routed)           0.000    11.616    cpu/L_reg/io_segment_OBUF[6]_inst_i_145_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    12.160 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_102/O[2]
                         net (fo=3, routed)           0.894    13.054    cpu/L_reg/decimal_renderer/L_7f63c608_remainder0[13]
    SLICE_X61Y45         LUT5 (Prop_lut5_I0_O)        0.301    13.355 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_57/O
                         net (fo=7, routed)           1.122    14.477    cpu/L_reg/io_segment_OBUF[6]_inst_i_57_n_0
    SLICE_X65Y43         LUT4 (Prop_lut4_I0_O)        0.124    14.601 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_51/O
                         net (fo=4, routed)           0.677    15.278    cpu/L_reg/io_segment_OBUF[6]_inst_i_51_n_0
    SLICE_X65Y43         LUT6 (Prop_lut6_I0_O)        0.124    15.402 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_27/O
                         net (fo=8, routed)           0.836    16.237    cpu/L_reg/io_segment_OBUF[6]_inst_i_27_n_0
    SLICE_X64Y44         LUT3 (Prop_lut3_I1_O)        0.146    16.383 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_79/O
                         net (fo=4, routed)           0.625    17.008    cpu/L_reg/io_segment_OBUF[6]_inst_i_79_n_0
    SLICE_X62Y44         LUT4 (Prop_lut4_I3_O)        0.322    17.330 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_209/O
                         net (fo=2, routed)           0.591    17.922    cpu/L_reg/io_segment_OBUF[6]_inst_i_209_n_0
    SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.326    18.248 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_176/O
                         net (fo=2, routed)           0.453    18.700    cpu/L_reg/io_segment_OBUF[6]_inst_i_176_n_0
    SLICE_X63Y45         LUT6 (Prop_lut6_I2_O)        0.124    18.824 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_180/O
                         net (fo=1, routed)           0.000    18.824    cpu/L_reg/io_segment_OBUF[6]_inst_i_180_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.222 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_115/CO[3]
                         net (fo=1, routed)           0.000    19.222    cpu/L_reg/io_segment_OBUF[6]_inst_i_115_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.444 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_174/O[0]
                         net (fo=4, routed)           1.163    20.607    cpu/L_reg/io_segment_OBUF[6]_inst_i_174_n_7
    SLICE_X65Y42         LUT5 (Prop_lut5_I2_O)        0.299    20.906 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           0.264    21.170    cpu/L_reg/io_segment_OBUF[6]_inst_i_114_n_0
    SLICE_X65Y42         LUT5 (Prop_lut5_I0_O)        0.124    21.294 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_74/O
                         net (fo=7, routed)           0.978    22.272    cpu/L_reg/io_segment_OBUF[6]_inst_i_74_n_0
    SLICE_X63Y40         LUT4 (Prop_lut4_I0_O)        0.152    22.424 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_37/O
                         net (fo=4, routed)           0.907    23.331    cpu/L_reg/io_segment_OBUF[6]_inst_i_37_n_0
    SLICE_X63Y41         LUT2 (Prop_lut2_I1_O)        0.326    23.657 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_149/O
                         net (fo=4, routed)           1.006    24.663    cpu/L_reg/io_segment_OBUF[6]_inst_i_149_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I3_O)        0.124    24.787 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_146/O
                         net (fo=3, routed)           0.817    25.604    cpu/L_reg/io_segment_OBUF[6]_inst_i_146_n_0
    SLICE_X65Y40         LUT2 (Prop_lut2_I1_O)        0.124    25.728 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_103/O
                         net (fo=1, routed)           0.787    26.515    cpu/L_reg/io_segment_OBUF[6]_inst_i_103_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    26.911 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000    26.911    cpu/L_reg/io_segment_OBUF[6]_inst_i_66_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.028 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_113/CO[3]
                         net (fo=1, routed)           0.000    27.028    cpu/L_reg/io_segment_OBUF[6]_inst_i_113_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.343 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_112/O[3]
                         net (fo=1, routed)           0.821    28.164    cpu/L_reg/io_segment_OBUF[6]_inst_i_112_n_4
    SLICE_X65Y41         LUT6 (Prop_lut6_I3_O)        0.307    28.471 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_111/O
                         net (fo=1, routed)           0.149    28.620    cpu/L_reg/io_segment_OBUF[6]_inst_i_111_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I1_O)        0.124    28.744 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_68/O
                         net (fo=3, routed)           0.597    29.341    cpu/L_reg/io_segment_OBUF[6]_inst_i_68_n_0
    SLICE_X62Y40         LUT6 (Prop_lut6_I1_O)        0.124    29.465 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           0.816    30.281    cpu/L_reg/io_segment_OBUF[6]_inst_i_50_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I3_O)        0.124    30.405 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.817    31.222    cpu/L_reg/io_segment_OBUF[6]_inst_i_25_n_0
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124    31.346 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.300    32.646    cpu/L_reg/io_segment_OBUF[6]_inst_i_7_n_0
    SLICE_X60Y40         LUT6 (Prop_lut6_I4_O)        0.124    32.770 r  cpu/L_reg/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.459    35.230    io_segment_OBUF[4]
    H5                   OBUF (Prop_obuf_I_O)         3.541    38.771 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.771    io_segment[4]
    H5                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.573ns  (logic 10.618ns (31.628%)  route 22.954ns (68.372%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=3 LUT4=6 LUT5=3 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.568     5.152    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X49Y39         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  cpu/L_reg/D_reg_q_reg[5][8]/Q
                         net (fo=18, routed)          1.615     7.223    cpu/L_reg/M_reg_count_min[8]
    SLICE_X60Y42         LUT3 (Prop_lut3_I2_O)        0.124     7.347 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_59/O
                         net (fo=3, routed)           0.695     8.042    cpu/L_reg/io_segment_OBUF[6]_inst_i_59_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.166 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_32/O
                         net (fo=4, routed)           0.964     9.131    cpu/L_reg/M_decimal_renderer_digits[3]_2[3]
    SLICE_X59Y44         LUT3 (Prop_lut3_I2_O)        0.152     9.283 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_85/O
                         net (fo=2, routed)           0.669     9.951    cpu/L_reg/io_segment_OBUF[6]_inst_i_85_n_0
    SLICE_X59Y44         LUT4 (Prop_lut4_I2_O)        0.360    10.311 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_41/O
                         net (fo=4, routed)           0.979    11.290    cpu/L_reg/D_reg_q_reg[5][11]_0
    SLICE_X60Y46         LUT4 (Prop_lut4_I1_O)        0.326    11.616 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_145/O
                         net (fo=1, routed)           0.000    11.616    cpu/L_reg/io_segment_OBUF[6]_inst_i_145_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    12.160 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_102/O[2]
                         net (fo=3, routed)           0.894    13.054    cpu/L_reg/decimal_renderer/L_7f63c608_remainder0[13]
    SLICE_X61Y45         LUT5 (Prop_lut5_I0_O)        0.301    13.355 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_57/O
                         net (fo=7, routed)           1.122    14.477    cpu/L_reg/io_segment_OBUF[6]_inst_i_57_n_0
    SLICE_X65Y43         LUT4 (Prop_lut4_I0_O)        0.124    14.601 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_51/O
                         net (fo=4, routed)           0.677    15.278    cpu/L_reg/io_segment_OBUF[6]_inst_i_51_n_0
    SLICE_X65Y43         LUT6 (Prop_lut6_I0_O)        0.124    15.402 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_27/O
                         net (fo=8, routed)           0.836    16.237    cpu/L_reg/io_segment_OBUF[6]_inst_i_27_n_0
    SLICE_X64Y44         LUT3 (Prop_lut3_I1_O)        0.146    16.383 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_79/O
                         net (fo=4, routed)           0.625    17.008    cpu/L_reg/io_segment_OBUF[6]_inst_i_79_n_0
    SLICE_X62Y44         LUT4 (Prop_lut4_I3_O)        0.322    17.330 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_209/O
                         net (fo=2, routed)           0.591    17.922    cpu/L_reg/io_segment_OBUF[6]_inst_i_209_n_0
    SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.326    18.248 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_176/O
                         net (fo=2, routed)           0.453    18.700    cpu/L_reg/io_segment_OBUF[6]_inst_i_176_n_0
    SLICE_X63Y45         LUT6 (Prop_lut6_I2_O)        0.124    18.824 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_180/O
                         net (fo=1, routed)           0.000    18.824    cpu/L_reg/io_segment_OBUF[6]_inst_i_180_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.222 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_115/CO[3]
                         net (fo=1, routed)           0.000    19.222    cpu/L_reg/io_segment_OBUF[6]_inst_i_115_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.444 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_174/O[0]
                         net (fo=4, routed)           1.163    20.607    cpu/L_reg/io_segment_OBUF[6]_inst_i_174_n_7
    SLICE_X65Y42         LUT5 (Prop_lut5_I2_O)        0.299    20.906 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           0.264    21.170    cpu/L_reg/io_segment_OBUF[6]_inst_i_114_n_0
    SLICE_X65Y42         LUT5 (Prop_lut5_I0_O)        0.124    21.294 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_74/O
                         net (fo=7, routed)           0.978    22.272    cpu/L_reg/io_segment_OBUF[6]_inst_i_74_n_0
    SLICE_X63Y40         LUT4 (Prop_lut4_I0_O)        0.152    22.424 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_37/O
                         net (fo=4, routed)           0.907    23.331    cpu/L_reg/io_segment_OBUF[6]_inst_i_37_n_0
    SLICE_X63Y41         LUT2 (Prop_lut2_I1_O)        0.326    23.657 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_149/O
                         net (fo=4, routed)           1.006    24.663    cpu/L_reg/io_segment_OBUF[6]_inst_i_149_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I3_O)        0.124    24.787 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_146/O
                         net (fo=3, routed)           0.817    25.604    cpu/L_reg/io_segment_OBUF[6]_inst_i_146_n_0
    SLICE_X65Y40         LUT2 (Prop_lut2_I1_O)        0.124    25.728 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_103/O
                         net (fo=1, routed)           0.787    26.515    cpu/L_reg/io_segment_OBUF[6]_inst_i_103_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    26.911 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000    26.911    cpu/L_reg/io_segment_OBUF[6]_inst_i_66_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.028 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_113/CO[3]
                         net (fo=1, routed)           0.000    27.028    cpu/L_reg/io_segment_OBUF[6]_inst_i_113_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.343 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_112/O[3]
                         net (fo=1, routed)           0.821    28.164    cpu/L_reg/io_segment_OBUF[6]_inst_i_112_n_4
    SLICE_X65Y41         LUT6 (Prop_lut6_I3_O)        0.307    28.471 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_111/O
                         net (fo=1, routed)           0.149    28.620    cpu/L_reg/io_segment_OBUF[6]_inst_i_111_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I1_O)        0.124    28.744 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_68/O
                         net (fo=3, routed)           0.597    29.341    cpu/L_reg/io_segment_OBUF[6]_inst_i_68_n_0
    SLICE_X62Y40         LUT6 (Prop_lut6_I1_O)        0.124    29.465 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           0.816    30.281    cpu/L_reg/io_segment_OBUF[6]_inst_i_50_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I3_O)        0.124    30.405 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.817    31.222    cpu/L_reg/io_segment_OBUF[6]_inst_i_25_n_0
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124    31.346 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.310    32.656    cpu/L_reg/io_segment_OBUF[6]_inst_i_7_n_0
    SLICE_X60Y40         LUT6 (Prop_lut6_I3_O)        0.124    32.780 r  cpu/L_reg/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.404    35.184    io_segment_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         3.541    38.725 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    38.725    io_segment[2]
    J3                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.506ns  (logic 10.602ns (31.642%)  route 22.904ns (68.358%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=3 LUT4=6 LUT5=3 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.568     5.152    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X49Y39         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  cpu/L_reg/D_reg_q_reg[5][8]/Q
                         net (fo=18, routed)          1.615     7.223    cpu/L_reg/M_reg_count_min[8]
    SLICE_X60Y42         LUT3 (Prop_lut3_I2_O)        0.124     7.347 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_59/O
                         net (fo=3, routed)           0.695     8.042    cpu/L_reg/io_segment_OBUF[6]_inst_i_59_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.166 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_32/O
                         net (fo=4, routed)           0.964     9.131    cpu/L_reg/M_decimal_renderer_digits[3]_2[3]
    SLICE_X59Y44         LUT3 (Prop_lut3_I2_O)        0.152     9.283 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_85/O
                         net (fo=2, routed)           0.669     9.951    cpu/L_reg/io_segment_OBUF[6]_inst_i_85_n_0
    SLICE_X59Y44         LUT4 (Prop_lut4_I2_O)        0.360    10.311 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_41/O
                         net (fo=4, routed)           0.979    11.290    cpu/L_reg/D_reg_q_reg[5][11]_0
    SLICE_X60Y46         LUT4 (Prop_lut4_I1_O)        0.326    11.616 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_145/O
                         net (fo=1, routed)           0.000    11.616    cpu/L_reg/io_segment_OBUF[6]_inst_i_145_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    12.160 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_102/O[2]
                         net (fo=3, routed)           0.894    13.054    cpu/L_reg/decimal_renderer/L_7f63c608_remainder0[13]
    SLICE_X61Y45         LUT5 (Prop_lut5_I0_O)        0.301    13.355 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_57/O
                         net (fo=7, routed)           1.122    14.477    cpu/L_reg/io_segment_OBUF[6]_inst_i_57_n_0
    SLICE_X65Y43         LUT4 (Prop_lut4_I0_O)        0.124    14.601 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_51/O
                         net (fo=4, routed)           0.677    15.278    cpu/L_reg/io_segment_OBUF[6]_inst_i_51_n_0
    SLICE_X65Y43         LUT6 (Prop_lut6_I0_O)        0.124    15.402 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_27/O
                         net (fo=8, routed)           0.836    16.237    cpu/L_reg/io_segment_OBUF[6]_inst_i_27_n_0
    SLICE_X64Y44         LUT3 (Prop_lut3_I1_O)        0.146    16.383 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_79/O
                         net (fo=4, routed)           0.625    17.008    cpu/L_reg/io_segment_OBUF[6]_inst_i_79_n_0
    SLICE_X62Y44         LUT4 (Prop_lut4_I3_O)        0.322    17.330 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_209/O
                         net (fo=2, routed)           0.591    17.922    cpu/L_reg/io_segment_OBUF[6]_inst_i_209_n_0
    SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.326    18.248 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_176/O
                         net (fo=2, routed)           0.453    18.700    cpu/L_reg/io_segment_OBUF[6]_inst_i_176_n_0
    SLICE_X63Y45         LUT6 (Prop_lut6_I2_O)        0.124    18.824 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_180/O
                         net (fo=1, routed)           0.000    18.824    cpu/L_reg/io_segment_OBUF[6]_inst_i_180_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.222 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_115/CO[3]
                         net (fo=1, routed)           0.000    19.222    cpu/L_reg/io_segment_OBUF[6]_inst_i_115_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.444 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_174/O[0]
                         net (fo=4, routed)           1.163    20.607    cpu/L_reg/io_segment_OBUF[6]_inst_i_174_n_7
    SLICE_X65Y42         LUT5 (Prop_lut5_I2_O)        0.299    20.906 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           0.264    21.170    cpu/L_reg/io_segment_OBUF[6]_inst_i_114_n_0
    SLICE_X65Y42         LUT5 (Prop_lut5_I0_O)        0.124    21.294 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_74/O
                         net (fo=7, routed)           0.978    22.272    cpu/L_reg/io_segment_OBUF[6]_inst_i_74_n_0
    SLICE_X63Y40         LUT4 (Prop_lut4_I0_O)        0.152    22.424 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_37/O
                         net (fo=4, routed)           0.907    23.331    cpu/L_reg/io_segment_OBUF[6]_inst_i_37_n_0
    SLICE_X63Y41         LUT2 (Prop_lut2_I1_O)        0.326    23.657 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_149/O
                         net (fo=4, routed)           1.006    24.663    cpu/L_reg/io_segment_OBUF[6]_inst_i_149_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I3_O)        0.124    24.787 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_146/O
                         net (fo=3, routed)           0.817    25.604    cpu/L_reg/io_segment_OBUF[6]_inst_i_146_n_0
    SLICE_X65Y40         LUT2 (Prop_lut2_I1_O)        0.124    25.728 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_103/O
                         net (fo=1, routed)           0.787    26.515    cpu/L_reg/io_segment_OBUF[6]_inst_i_103_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    26.911 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000    26.911    cpu/L_reg/io_segment_OBUF[6]_inst_i_66_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.028 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_113/CO[3]
                         net (fo=1, routed)           0.000    27.028    cpu/L_reg/io_segment_OBUF[6]_inst_i_113_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.343 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_112/O[3]
                         net (fo=1, routed)           0.821    28.164    cpu/L_reg/io_segment_OBUF[6]_inst_i_112_n_4
    SLICE_X65Y41         LUT6 (Prop_lut6_I3_O)        0.307    28.471 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_111/O
                         net (fo=1, routed)           0.149    28.620    cpu/L_reg/io_segment_OBUF[6]_inst_i_111_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I1_O)        0.124    28.744 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_68/O
                         net (fo=3, routed)           0.673    29.417    cpu/L_reg/io_segment_OBUF[6]_inst_i_68_n_0
    SLICE_X65Y40         LUT6 (Prop_lut6_I0_O)        0.124    29.541 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           0.584    30.125    cpu/L_reg/io_segment_OBUF[6]_inst_i_43_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124    30.249 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           1.103    31.352    cpu/L_reg/M_seg_values[0]
    SLICE_X60Y40         LUT6 (Prop_lut6_I4_O)        0.124    31.476 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.020    32.496    cpu/L_reg/io_segment_OBUF[6]_inst_i_6_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I3_O)        0.124    32.620 r  cpu/L_reg/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.513    35.133    io_segment_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         3.525    38.658 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.658    io_segment[1]
    G2                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.473ns  (logic 10.608ns (31.691%)  route 22.865ns (68.309%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=3 LUT4=6 LUT5=3 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.568     5.152    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X49Y39         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  cpu/L_reg/D_reg_q_reg[5][8]/Q
                         net (fo=18, routed)          1.615     7.223    cpu/L_reg/M_reg_count_min[8]
    SLICE_X60Y42         LUT3 (Prop_lut3_I2_O)        0.124     7.347 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_59/O
                         net (fo=3, routed)           0.695     8.042    cpu/L_reg/io_segment_OBUF[6]_inst_i_59_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.166 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_32/O
                         net (fo=4, routed)           0.964     9.131    cpu/L_reg/M_decimal_renderer_digits[3]_2[3]
    SLICE_X59Y44         LUT3 (Prop_lut3_I2_O)        0.152     9.283 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_85/O
                         net (fo=2, routed)           0.669     9.951    cpu/L_reg/io_segment_OBUF[6]_inst_i_85_n_0
    SLICE_X59Y44         LUT4 (Prop_lut4_I2_O)        0.360    10.311 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_41/O
                         net (fo=4, routed)           0.979    11.290    cpu/L_reg/D_reg_q_reg[5][11]_0
    SLICE_X60Y46         LUT4 (Prop_lut4_I1_O)        0.326    11.616 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_145/O
                         net (fo=1, routed)           0.000    11.616    cpu/L_reg/io_segment_OBUF[6]_inst_i_145_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    12.160 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_102/O[2]
                         net (fo=3, routed)           0.894    13.054    cpu/L_reg/decimal_renderer/L_7f63c608_remainder0[13]
    SLICE_X61Y45         LUT5 (Prop_lut5_I0_O)        0.301    13.355 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_57/O
                         net (fo=7, routed)           1.122    14.477    cpu/L_reg/io_segment_OBUF[6]_inst_i_57_n_0
    SLICE_X65Y43         LUT4 (Prop_lut4_I0_O)        0.124    14.601 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_51/O
                         net (fo=4, routed)           0.677    15.278    cpu/L_reg/io_segment_OBUF[6]_inst_i_51_n_0
    SLICE_X65Y43         LUT6 (Prop_lut6_I0_O)        0.124    15.402 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_27/O
                         net (fo=8, routed)           0.836    16.237    cpu/L_reg/io_segment_OBUF[6]_inst_i_27_n_0
    SLICE_X64Y44         LUT3 (Prop_lut3_I1_O)        0.146    16.383 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_79/O
                         net (fo=4, routed)           0.625    17.008    cpu/L_reg/io_segment_OBUF[6]_inst_i_79_n_0
    SLICE_X62Y44         LUT4 (Prop_lut4_I3_O)        0.322    17.330 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_209/O
                         net (fo=2, routed)           0.591    17.922    cpu/L_reg/io_segment_OBUF[6]_inst_i_209_n_0
    SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.326    18.248 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_176/O
                         net (fo=2, routed)           0.453    18.700    cpu/L_reg/io_segment_OBUF[6]_inst_i_176_n_0
    SLICE_X63Y45         LUT6 (Prop_lut6_I2_O)        0.124    18.824 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_180/O
                         net (fo=1, routed)           0.000    18.824    cpu/L_reg/io_segment_OBUF[6]_inst_i_180_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.222 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_115/CO[3]
                         net (fo=1, routed)           0.000    19.222    cpu/L_reg/io_segment_OBUF[6]_inst_i_115_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.444 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_174/O[0]
                         net (fo=4, routed)           1.163    20.607    cpu/L_reg/io_segment_OBUF[6]_inst_i_174_n_7
    SLICE_X65Y42         LUT5 (Prop_lut5_I2_O)        0.299    20.906 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           0.264    21.170    cpu/L_reg/io_segment_OBUF[6]_inst_i_114_n_0
    SLICE_X65Y42         LUT5 (Prop_lut5_I0_O)        0.124    21.294 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_74/O
                         net (fo=7, routed)           0.978    22.272    cpu/L_reg/io_segment_OBUF[6]_inst_i_74_n_0
    SLICE_X63Y40         LUT4 (Prop_lut4_I0_O)        0.152    22.424 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_37/O
                         net (fo=4, routed)           0.907    23.331    cpu/L_reg/io_segment_OBUF[6]_inst_i_37_n_0
    SLICE_X63Y41         LUT2 (Prop_lut2_I1_O)        0.326    23.657 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_149/O
                         net (fo=4, routed)           1.006    24.663    cpu/L_reg/io_segment_OBUF[6]_inst_i_149_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I3_O)        0.124    24.787 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_146/O
                         net (fo=3, routed)           0.817    25.604    cpu/L_reg/io_segment_OBUF[6]_inst_i_146_n_0
    SLICE_X65Y40         LUT2 (Prop_lut2_I1_O)        0.124    25.728 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_103/O
                         net (fo=1, routed)           0.787    26.515    cpu/L_reg/io_segment_OBUF[6]_inst_i_103_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    26.911 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000    26.911    cpu/L_reg/io_segment_OBUF[6]_inst_i_66_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.028 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_113/CO[3]
                         net (fo=1, routed)           0.000    27.028    cpu/L_reg/io_segment_OBUF[6]_inst_i_113_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.343 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_112/O[3]
                         net (fo=1, routed)           0.821    28.164    cpu/L_reg/io_segment_OBUF[6]_inst_i_112_n_4
    SLICE_X65Y41         LUT6 (Prop_lut6_I3_O)        0.307    28.471 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_111/O
                         net (fo=1, routed)           0.149    28.620    cpu/L_reg/io_segment_OBUF[6]_inst_i_111_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I1_O)        0.124    28.744 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_68/O
                         net (fo=3, routed)           0.597    29.341    cpu/L_reg/io_segment_OBUF[6]_inst_i_68_n_0
    SLICE_X62Y40         LUT6 (Prop_lut6_I1_O)        0.124    29.465 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           0.816    30.281    cpu/L_reg/io_segment_OBUF[6]_inst_i_50_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I3_O)        0.124    30.405 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.817    31.222    cpu/L_reg/io_segment_OBUF[6]_inst_i_25_n_0
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124    31.346 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.134    32.480    cpu/L_reg/io_segment_OBUF[6]_inst_i_7_n_0
    SLICE_X60Y38         LUT6 (Prop_lut6_I4_O)        0.124    32.604 r  cpu/L_reg/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.491    35.095    io_segment_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         3.531    38.626 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.626    io_segment[3]
    H4                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.466ns  (logic 10.603ns (31.682%)  route 22.863ns (68.318%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=3 LUT4=6 LUT5=3 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.568     5.152    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X49Y39         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  cpu/L_reg/D_reg_q_reg[5][8]/Q
                         net (fo=18, routed)          1.615     7.223    cpu/L_reg/M_reg_count_min[8]
    SLICE_X60Y42         LUT3 (Prop_lut3_I2_O)        0.124     7.347 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_59/O
                         net (fo=3, routed)           0.695     8.042    cpu/L_reg/io_segment_OBUF[6]_inst_i_59_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.166 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_32/O
                         net (fo=4, routed)           0.964     9.131    cpu/L_reg/M_decimal_renderer_digits[3]_2[3]
    SLICE_X59Y44         LUT3 (Prop_lut3_I2_O)        0.152     9.283 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_85/O
                         net (fo=2, routed)           0.669     9.951    cpu/L_reg/io_segment_OBUF[6]_inst_i_85_n_0
    SLICE_X59Y44         LUT4 (Prop_lut4_I2_O)        0.360    10.311 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_41/O
                         net (fo=4, routed)           0.979    11.290    cpu/L_reg/D_reg_q_reg[5][11]_0
    SLICE_X60Y46         LUT4 (Prop_lut4_I1_O)        0.326    11.616 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_145/O
                         net (fo=1, routed)           0.000    11.616    cpu/L_reg/io_segment_OBUF[6]_inst_i_145_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    12.160 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_102/O[2]
                         net (fo=3, routed)           0.894    13.054    cpu/L_reg/decimal_renderer/L_7f63c608_remainder0[13]
    SLICE_X61Y45         LUT5 (Prop_lut5_I0_O)        0.301    13.355 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_57/O
                         net (fo=7, routed)           1.122    14.477    cpu/L_reg/io_segment_OBUF[6]_inst_i_57_n_0
    SLICE_X65Y43         LUT4 (Prop_lut4_I0_O)        0.124    14.601 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_51/O
                         net (fo=4, routed)           0.677    15.278    cpu/L_reg/io_segment_OBUF[6]_inst_i_51_n_0
    SLICE_X65Y43         LUT6 (Prop_lut6_I0_O)        0.124    15.402 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_27/O
                         net (fo=8, routed)           0.836    16.237    cpu/L_reg/io_segment_OBUF[6]_inst_i_27_n_0
    SLICE_X64Y44         LUT3 (Prop_lut3_I1_O)        0.146    16.383 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_79/O
                         net (fo=4, routed)           0.625    17.008    cpu/L_reg/io_segment_OBUF[6]_inst_i_79_n_0
    SLICE_X62Y44         LUT4 (Prop_lut4_I3_O)        0.322    17.330 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_209/O
                         net (fo=2, routed)           0.591    17.922    cpu/L_reg/io_segment_OBUF[6]_inst_i_209_n_0
    SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.326    18.248 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_176/O
                         net (fo=2, routed)           0.453    18.700    cpu/L_reg/io_segment_OBUF[6]_inst_i_176_n_0
    SLICE_X63Y45         LUT6 (Prop_lut6_I2_O)        0.124    18.824 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_180/O
                         net (fo=1, routed)           0.000    18.824    cpu/L_reg/io_segment_OBUF[6]_inst_i_180_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.222 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_115/CO[3]
                         net (fo=1, routed)           0.000    19.222    cpu/L_reg/io_segment_OBUF[6]_inst_i_115_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.444 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_174/O[0]
                         net (fo=4, routed)           1.163    20.607    cpu/L_reg/io_segment_OBUF[6]_inst_i_174_n_7
    SLICE_X65Y42         LUT5 (Prop_lut5_I2_O)        0.299    20.906 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           0.264    21.170    cpu/L_reg/io_segment_OBUF[6]_inst_i_114_n_0
    SLICE_X65Y42         LUT5 (Prop_lut5_I0_O)        0.124    21.294 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_74/O
                         net (fo=7, routed)           0.978    22.272    cpu/L_reg/io_segment_OBUF[6]_inst_i_74_n_0
    SLICE_X63Y40         LUT4 (Prop_lut4_I0_O)        0.152    22.424 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_37/O
                         net (fo=4, routed)           0.907    23.331    cpu/L_reg/io_segment_OBUF[6]_inst_i_37_n_0
    SLICE_X63Y41         LUT2 (Prop_lut2_I1_O)        0.326    23.657 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_149/O
                         net (fo=4, routed)           1.006    24.663    cpu/L_reg/io_segment_OBUF[6]_inst_i_149_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I3_O)        0.124    24.787 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_146/O
                         net (fo=3, routed)           0.817    25.604    cpu/L_reg/io_segment_OBUF[6]_inst_i_146_n_0
    SLICE_X65Y40         LUT2 (Prop_lut2_I1_O)        0.124    25.728 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_103/O
                         net (fo=1, routed)           0.787    26.515    cpu/L_reg/io_segment_OBUF[6]_inst_i_103_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    26.911 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000    26.911    cpu/L_reg/io_segment_OBUF[6]_inst_i_66_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.028 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_113/CO[3]
                         net (fo=1, routed)           0.000    27.028    cpu/L_reg/io_segment_OBUF[6]_inst_i_113_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.343 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_112/O[3]
                         net (fo=1, routed)           0.821    28.164    cpu/L_reg/io_segment_OBUF[6]_inst_i_112_n_4
    SLICE_X65Y41         LUT6 (Prop_lut6_I3_O)        0.307    28.471 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_111/O
                         net (fo=1, routed)           0.149    28.620    cpu/L_reg/io_segment_OBUF[6]_inst_i_111_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I1_O)        0.124    28.744 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_68/O
                         net (fo=3, routed)           0.597    29.341    cpu/L_reg/io_segment_OBUF[6]_inst_i_68_n_0
    SLICE_X62Y40         LUT6 (Prop_lut6_I1_O)        0.124    29.465 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           0.816    30.281    cpu/L_reg/io_segment_OBUF[6]_inst_i_50_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I3_O)        0.124    30.405 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.817    31.222    cpu/L_reg/io_segment_OBUF[6]_inst_i_25_n_0
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124    31.346 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.119    32.465    cpu/L_reg/io_segment_OBUF[6]_inst_i_7_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I4_O)        0.124    32.589 r  cpu/L_reg/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.503    35.092    io_segment_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         3.526    38.618 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.618    io_segment[0]
    G1                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.442ns  (logic 10.599ns (31.694%)  route 22.843ns (68.306%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=3 LUT4=6 LUT5=3 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.568     5.152    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X49Y39         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  cpu/L_reg/D_reg_q_reg[5][8]/Q
                         net (fo=18, routed)          1.615     7.223    cpu/L_reg/M_reg_count_min[8]
    SLICE_X60Y42         LUT3 (Prop_lut3_I2_O)        0.124     7.347 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_59/O
                         net (fo=3, routed)           0.695     8.042    cpu/L_reg/io_segment_OBUF[6]_inst_i_59_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.166 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_32/O
                         net (fo=4, routed)           0.964     9.131    cpu/L_reg/M_decimal_renderer_digits[3]_2[3]
    SLICE_X59Y44         LUT3 (Prop_lut3_I2_O)        0.152     9.283 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_85/O
                         net (fo=2, routed)           0.669     9.951    cpu/L_reg/io_segment_OBUF[6]_inst_i_85_n_0
    SLICE_X59Y44         LUT4 (Prop_lut4_I2_O)        0.360    10.311 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_41/O
                         net (fo=4, routed)           0.979    11.290    cpu/L_reg/D_reg_q_reg[5][11]_0
    SLICE_X60Y46         LUT4 (Prop_lut4_I1_O)        0.326    11.616 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_145/O
                         net (fo=1, routed)           0.000    11.616    cpu/L_reg/io_segment_OBUF[6]_inst_i_145_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    12.160 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_102/O[2]
                         net (fo=3, routed)           0.894    13.054    cpu/L_reg/decimal_renderer/L_7f63c608_remainder0[13]
    SLICE_X61Y45         LUT5 (Prop_lut5_I0_O)        0.301    13.355 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_57/O
                         net (fo=7, routed)           1.122    14.477    cpu/L_reg/io_segment_OBUF[6]_inst_i_57_n_0
    SLICE_X65Y43         LUT4 (Prop_lut4_I0_O)        0.124    14.601 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_51/O
                         net (fo=4, routed)           0.677    15.278    cpu/L_reg/io_segment_OBUF[6]_inst_i_51_n_0
    SLICE_X65Y43         LUT6 (Prop_lut6_I0_O)        0.124    15.402 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_27/O
                         net (fo=8, routed)           0.836    16.237    cpu/L_reg/io_segment_OBUF[6]_inst_i_27_n_0
    SLICE_X64Y44         LUT3 (Prop_lut3_I1_O)        0.146    16.383 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_79/O
                         net (fo=4, routed)           0.625    17.008    cpu/L_reg/io_segment_OBUF[6]_inst_i_79_n_0
    SLICE_X62Y44         LUT4 (Prop_lut4_I3_O)        0.322    17.330 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_209/O
                         net (fo=2, routed)           0.591    17.922    cpu/L_reg/io_segment_OBUF[6]_inst_i_209_n_0
    SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.326    18.248 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_176/O
                         net (fo=2, routed)           0.453    18.700    cpu/L_reg/io_segment_OBUF[6]_inst_i_176_n_0
    SLICE_X63Y45         LUT6 (Prop_lut6_I2_O)        0.124    18.824 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_180/O
                         net (fo=1, routed)           0.000    18.824    cpu/L_reg/io_segment_OBUF[6]_inst_i_180_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.222 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_115/CO[3]
                         net (fo=1, routed)           0.000    19.222    cpu/L_reg/io_segment_OBUF[6]_inst_i_115_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.444 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_174/O[0]
                         net (fo=4, routed)           1.163    20.607    cpu/L_reg/io_segment_OBUF[6]_inst_i_174_n_7
    SLICE_X65Y42         LUT5 (Prop_lut5_I2_O)        0.299    20.906 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           0.264    21.170    cpu/L_reg/io_segment_OBUF[6]_inst_i_114_n_0
    SLICE_X65Y42         LUT5 (Prop_lut5_I0_O)        0.124    21.294 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_74/O
                         net (fo=7, routed)           0.978    22.272    cpu/L_reg/io_segment_OBUF[6]_inst_i_74_n_0
    SLICE_X63Y40         LUT4 (Prop_lut4_I0_O)        0.152    22.424 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_37/O
                         net (fo=4, routed)           0.907    23.331    cpu/L_reg/io_segment_OBUF[6]_inst_i_37_n_0
    SLICE_X63Y41         LUT2 (Prop_lut2_I1_O)        0.326    23.657 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_149/O
                         net (fo=4, routed)           1.006    24.663    cpu/L_reg/io_segment_OBUF[6]_inst_i_149_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I3_O)        0.124    24.787 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_146/O
                         net (fo=3, routed)           0.817    25.604    cpu/L_reg/io_segment_OBUF[6]_inst_i_146_n_0
    SLICE_X65Y40         LUT2 (Prop_lut2_I1_O)        0.124    25.728 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_103/O
                         net (fo=1, routed)           0.787    26.515    cpu/L_reg/io_segment_OBUF[6]_inst_i_103_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    26.911 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000    26.911    cpu/L_reg/io_segment_OBUF[6]_inst_i_66_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.028 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_113/CO[3]
                         net (fo=1, routed)           0.000    27.028    cpu/L_reg/io_segment_OBUF[6]_inst_i_113_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.343 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_112/O[3]
                         net (fo=1, routed)           0.821    28.164    cpu/L_reg/io_segment_OBUF[6]_inst_i_112_n_4
    SLICE_X65Y41         LUT6 (Prop_lut6_I3_O)        0.307    28.471 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_111/O
                         net (fo=1, routed)           0.149    28.620    cpu/L_reg/io_segment_OBUF[6]_inst_i_111_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I1_O)        0.124    28.744 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_68/O
                         net (fo=3, routed)           0.673    29.417    cpu/L_reg/io_segment_OBUF[6]_inst_i_68_n_0
    SLICE_X65Y40         LUT6 (Prop_lut6_I0_O)        0.124    29.541 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           0.584    30.125    cpu/L_reg/io_segment_OBUF[6]_inst_i_43_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124    30.249 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           1.103    31.352    cpu/L_reg/M_seg_values[0]
    SLICE_X60Y40         LUT6 (Prop_lut6_I4_O)        0.124    31.476 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.015    32.491    cpu/L_reg/io_segment_OBUF[6]_inst_i_6_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I4_O)        0.124    32.615 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.457    35.072    io_segment_OBUF[6]
    H1                   OBUF (Prop_obuf_I_O)         3.522    38.595 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.595    io_segment[6]
    H1                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.417ns  (logic 10.598ns (31.715%)  route 22.819ns (68.285%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=3 LUT4=6 LUT5=3 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.568     5.152    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X49Y39         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  cpu/L_reg/D_reg_q_reg[5][8]/Q
                         net (fo=18, routed)          1.615     7.223    cpu/L_reg/M_reg_count_min[8]
    SLICE_X60Y42         LUT3 (Prop_lut3_I2_O)        0.124     7.347 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_59/O
                         net (fo=3, routed)           0.695     8.042    cpu/L_reg/io_segment_OBUF[6]_inst_i_59_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.166 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_32/O
                         net (fo=4, routed)           0.964     9.131    cpu/L_reg/M_decimal_renderer_digits[3]_2[3]
    SLICE_X59Y44         LUT3 (Prop_lut3_I2_O)        0.152     9.283 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_85/O
                         net (fo=2, routed)           0.669     9.951    cpu/L_reg/io_segment_OBUF[6]_inst_i_85_n_0
    SLICE_X59Y44         LUT4 (Prop_lut4_I2_O)        0.360    10.311 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_41/O
                         net (fo=4, routed)           0.979    11.290    cpu/L_reg/D_reg_q_reg[5][11]_0
    SLICE_X60Y46         LUT4 (Prop_lut4_I1_O)        0.326    11.616 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_145/O
                         net (fo=1, routed)           0.000    11.616    cpu/L_reg/io_segment_OBUF[6]_inst_i_145_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    12.160 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_102/O[2]
                         net (fo=3, routed)           0.894    13.054    cpu/L_reg/decimal_renderer/L_7f63c608_remainder0[13]
    SLICE_X61Y45         LUT5 (Prop_lut5_I0_O)        0.301    13.355 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_57/O
                         net (fo=7, routed)           1.122    14.477    cpu/L_reg/io_segment_OBUF[6]_inst_i_57_n_0
    SLICE_X65Y43         LUT4 (Prop_lut4_I0_O)        0.124    14.601 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_51/O
                         net (fo=4, routed)           0.677    15.278    cpu/L_reg/io_segment_OBUF[6]_inst_i_51_n_0
    SLICE_X65Y43         LUT6 (Prop_lut6_I0_O)        0.124    15.402 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_27/O
                         net (fo=8, routed)           0.836    16.237    cpu/L_reg/io_segment_OBUF[6]_inst_i_27_n_0
    SLICE_X64Y44         LUT3 (Prop_lut3_I1_O)        0.146    16.383 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_79/O
                         net (fo=4, routed)           0.625    17.008    cpu/L_reg/io_segment_OBUF[6]_inst_i_79_n_0
    SLICE_X62Y44         LUT4 (Prop_lut4_I3_O)        0.322    17.330 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_209/O
                         net (fo=2, routed)           0.591    17.922    cpu/L_reg/io_segment_OBUF[6]_inst_i_209_n_0
    SLICE_X62Y45         LUT4 (Prop_lut4_I3_O)        0.326    18.248 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_176/O
                         net (fo=2, routed)           0.453    18.700    cpu/L_reg/io_segment_OBUF[6]_inst_i_176_n_0
    SLICE_X63Y45         LUT6 (Prop_lut6_I2_O)        0.124    18.824 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_180/O
                         net (fo=1, routed)           0.000    18.824    cpu/L_reg/io_segment_OBUF[6]_inst_i_180_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.222 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_115/CO[3]
                         net (fo=1, routed)           0.000    19.222    cpu/L_reg/io_segment_OBUF[6]_inst_i_115_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.444 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_174/O[0]
                         net (fo=4, routed)           1.163    20.607    cpu/L_reg/io_segment_OBUF[6]_inst_i_174_n_7
    SLICE_X65Y42         LUT5 (Prop_lut5_I2_O)        0.299    20.906 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           0.264    21.170    cpu/L_reg/io_segment_OBUF[6]_inst_i_114_n_0
    SLICE_X65Y42         LUT5 (Prop_lut5_I0_O)        0.124    21.294 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_74/O
                         net (fo=7, routed)           0.978    22.272    cpu/L_reg/io_segment_OBUF[6]_inst_i_74_n_0
    SLICE_X63Y40         LUT4 (Prop_lut4_I0_O)        0.152    22.424 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_37/O
                         net (fo=4, routed)           0.907    23.331    cpu/L_reg/io_segment_OBUF[6]_inst_i_37_n_0
    SLICE_X63Y41         LUT2 (Prop_lut2_I1_O)        0.326    23.657 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_149/O
                         net (fo=4, routed)           1.006    24.663    cpu/L_reg/io_segment_OBUF[6]_inst_i_149_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I3_O)        0.124    24.787 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_146/O
                         net (fo=3, routed)           0.817    25.604    cpu/L_reg/io_segment_OBUF[6]_inst_i_146_n_0
    SLICE_X65Y40         LUT2 (Prop_lut2_I1_O)        0.124    25.728 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_103/O
                         net (fo=1, routed)           0.787    26.515    cpu/L_reg/io_segment_OBUF[6]_inst_i_103_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    26.911 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000    26.911    cpu/L_reg/io_segment_OBUF[6]_inst_i_66_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.028 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_113/CO[3]
                         net (fo=1, routed)           0.000    27.028    cpu/L_reg/io_segment_OBUF[6]_inst_i_113_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.343 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_112/O[3]
                         net (fo=1, routed)           0.821    28.164    cpu/L_reg/io_segment_OBUF[6]_inst_i_112_n_4
    SLICE_X65Y41         LUT6 (Prop_lut6_I3_O)        0.307    28.471 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_111/O
                         net (fo=1, routed)           0.149    28.620    cpu/L_reg/io_segment_OBUF[6]_inst_i_111_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I1_O)        0.124    28.744 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_68/O
                         net (fo=3, routed)           0.673    29.417    cpu/L_reg/io_segment_OBUF[6]_inst_i_68_n_0
    SLICE_X65Y40         LUT6 (Prop_lut6_I0_O)        0.124    29.541 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_43/O
                         net (fo=1, routed)           0.584    30.125    cpu/L_reg/io_segment_OBUF[6]_inst_i_43_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124    30.249 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           1.103    31.352    cpu/L_reg/M_seg_values[0]
    SLICE_X60Y40         LUT6 (Prop_lut6_I4_O)        0.124    31.476 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.141    32.617    cpu/L_reg/io_segment_OBUF[6]_inst_i_6_n_0
    SLICE_X62Y39         LUT6 (Prop_lut6_I5_O)        0.124    32.741 r  cpu/L_reg/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.307    35.048    io_segment_OBUF[5]
    H2                   OBUF (Prop_obuf_I_O)         3.521    38.569 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    38.569    io_segment[5]
    H2                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/FSM_sequential_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_selector[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.508ns  (logic 4.531ns (43.119%)  route 5.977ns (56.881%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.567     5.151    cpu/clk_IBUF_BUFG
    SLICE_X55Y37         FDRE                                         r  cpu/FSM_sequential_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  cpu/FSM_sequential_D_state_q_reg[2]/Q
                         net (fo=40, routed)          1.759     7.367    cpu/D_state_q[2]
    SLICE_X59Y37         LUT5 (Prop_lut5_I2_O)        0.152     7.519 f  cpu/seg_selector_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.313     7.832    cpu/word_seg/ctr/seg_selector[2]
    SLICE_X59Y37         LUT6 (Prop_lut6_I0_O)        0.332     8.164 r  cpu/word_seg/ctr/seg_selector_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.905    12.068    seg_selector_OBUF[2]
    M6                   OBUF (Prop_obuf_I_O)         3.591    15.659 r  seg_selector_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.659    seg_selector[2]
    M6                                                                r  seg_selector[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/FSM_sequential_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_selector[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.488ns  (logic 4.443ns (42.361%)  route 6.045ns (57.639%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.567     5.151    cpu/clk_IBUF_BUFG
    SLICE_X55Y37         FDRE                                         r  cpu/FSM_sequential_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  cpu/FSM_sequential_D_state_q_reg[2]/Q
                         net (fo=40, routed)          1.759     7.367    cpu/D_state_q[2]
    SLICE_X59Y37         LUT5 (Prop_lut5_I2_O)        0.152     7.519 f  cpu/seg_selector_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.036     8.555    cpu/word_seg/ctr/seg_selector[2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.332     8.887 r  cpu/word_seg/ctr/seg_selector_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.250    12.137    seg_selector_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         3.503    15.639 r  seg_selector_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.639    seg_selector[0]
    E6                                                                r  seg_selector[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/FSM_sequential_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_selector[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.009ns  (logic 4.529ns (45.249%)  route 5.480ns (54.751%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.567     5.151    cpu/clk_IBUF_BUFG
    SLICE_X55Y37         FDRE                                         r  cpu/FSM_sequential_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  cpu/FSM_sequential_D_state_q_reg[2]/Q
                         net (fo=40, routed)          1.759     7.367    cpu/D_state_q[2]
    SLICE_X59Y37         LUT5 (Prop_lut5_I2_O)        0.152     7.519 f  cpu/seg_selector_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.312     7.831    cpu/word_seg/ctr/seg_selector[2]
    SLICE_X59Y37         LUT6 (Prop_lut6_I0_O)        0.332     8.163 r  cpu/word_seg/ctr/seg_selector_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.409    11.572    seg_selector_OBUF[3]
    N6                   OBUF (Prop_obuf_I_O)         3.589    15.161 r  seg_selector_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.161    seg_selector[3]
    N6                                                                r  seg_selector[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.798ns  (logic 1.360ns (75.660%)  route 0.438ns (24.340%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.593     1.537    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X61Y42         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cpu/L_reg/D_reg_q_reg[4][4]_lopt_replica/Q
                         net (fo=1, routed)           0.438     2.115    lopt_14
    K2                   OBUF (Prop_obuf_I_O)         1.219     3.335 r  led_grid_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.335    led_grid[4]
    K2                                                                r  led_grid[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.871ns  (logic 1.373ns (73.393%)  route 0.498ns (26.607%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.594     1.538    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X61Y44         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  cpu/L_reg/D_reg_q_reg[4][12]_lopt_replica/Q
                         net (fo=1, routed)           0.498     2.177    lopt_7
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.409 r  led_grid_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.409    led_grid[12]
    L2                                                                r  led_grid[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.373ns (72.491%)  route 0.521ns (27.509%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.592     1.536    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  cpu/L_reg/D_reg_q_reg[4][0]_lopt_replica/Q
                         net (fo=1, routed)           0.521     2.221    lopt_4
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.429 r  led_grid_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.429    led_grid[0]
    K3                                                                r  led_grid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/button_map/D_state_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.084ns  (logic 1.365ns (65.480%)  route 0.719ns (34.520%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.591     1.535    cpu/button_map/clk_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  cpu/button_map/D_state_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  cpu/button_map/D_state_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.719     2.395    lopt
    G5                   OBUF (Prop_obuf_I_O)         1.224     3.619 r  col_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.619    col[0]
    G5                                                                r  col[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_selector[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.097ns  (logic 1.411ns (67.272%)  route 0.686ns (32.728%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.591     1.535    cpu/seg/ctr/clk_IBUF_BUFG
    SLICE_X60Y37         FDRE                                         r  cpu/seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDRE (Prop_fdre_C_Q)         0.164     1.699 f  cpu/seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          0.176     1.875    cpu/word_seg/ctr/M_ctr_value[1]
    SLICE_X63Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.920 r  cpu/word_seg/ctr/seg_selector_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.510     2.430    seg_selector_OBUF[1]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.632 r  seg_selector_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.632    seg_selector[1]
    K5                                                                r  seg_selector[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.181ns  (logic 1.411ns (64.690%)  route 0.770ns (35.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.565     1.509    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.128     1.637 r  cpu/L_reg/D_reg_q_reg[4][8]_lopt_replica/Q
                         net (fo=1, routed)           0.770     2.407    lopt_18
    L3                   OBUF (Prop_obuf_I_O)         1.283     3.690 r  led_grid_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.690    led_grid[8]
    L3                                                                r  led_grid[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/button_map/D_state_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.291ns  (logic 1.415ns (61.788%)  route 0.875ns (38.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.591     1.535    cpu/button_map/clk_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  cpu/button_map/D_state_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  cpu/button_map/D_state_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.875     2.551    lopt_1
    D4                   OBUF (Prop_obuf_I_O)         1.274     3.825 r  col_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.825    col[1]
    D4                                                                r  col[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.388ns  (logic 1.423ns (59.590%)  route 0.965ns (40.410%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.550     1.494    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  cpu/L_reg/D_reg_q_reg[4][9]_lopt_replica/Q
                         net (fo=1, routed)           0.965     2.600    lopt_19
    P8                   OBUF (Prop_obuf_I_O)         1.282     3.882 r  led_grid_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.882    led_grid[9]
    P8                                                                r  led_grid[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.404ns  (logic 1.407ns (58.546%)  route 0.997ns (41.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.550     1.494    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  cpu/L_reg/D_reg_q_reg[4][1]_lopt_replica/Q
                         net (fo=1, routed)           0.997     2.631    lopt_11
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.898 r  led_grid_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.898    led_grid[1]
    N9                                                                r  led_grid[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/button_map/D_state_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.408ns  (logic 1.389ns (57.682%)  route 1.019ns (42.318%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.589     1.533    cpu/button_map/clk_IBUF_BUFG
    SLICE_X59Y33         FDRE                                         r  cpu/button_map/D_state_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  cpu/button_map/D_state_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.019     2.693    lopt_2
    E3                   OBUF (Prop_obuf_I_O)         1.248     3.940 r  col_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.940    col[2]
    E3                                                                r  col[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           102 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.714ns  (logic 1.622ns (24.166%)  route 5.092ns (75.834%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  row_IBUF[3]_inst/O
                         net (fo=2, routed)           3.438     4.936    forLoop_idx_0_1862134639[3].io_button_cond_row/D[0]
    SLICE_X53Y33         LUT2 (Prop_lut2_I0_O)        0.124     5.060 r  forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q[0]_i_1__2/O
                         net (fo=23, routed)          1.654     6.714    forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q[0]_i_1__2_n_0
    SLICE_X51Y28         FDSE                                         r  forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.440     4.845    forLoop_idx_0_1862134639[3].io_button_cond_row/CLK
    SLICE_X51Y28         FDSE                                         r  forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q_reg[0]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.714ns  (logic 1.622ns (24.166%)  route 5.092ns (75.834%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  row_IBUF[3]_inst/O
                         net (fo=2, routed)           3.438     4.936    forLoop_idx_0_1862134639[3].io_button_cond_row/D[0]
    SLICE_X53Y33         LUT2 (Prop_lut2_I0_O)        0.124     5.060 r  forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q[0]_i_1__2/O
                         net (fo=23, routed)          1.654     6.714    forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q[0]_i_1__2_n_0
    SLICE_X51Y28         FDSE                                         r  forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.440     4.845    forLoop_idx_0_1862134639[3].io_button_cond_row/CLK
    SLICE_X51Y28         FDSE                                         r  forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q_reg[1]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.714ns  (logic 1.622ns (24.166%)  route 5.092ns (75.834%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  row_IBUF[3]_inst/O
                         net (fo=2, routed)           3.438     4.936    forLoop_idx_0_1862134639[3].io_button_cond_row/D[0]
    SLICE_X53Y33         LUT2 (Prop_lut2_I0_O)        0.124     5.060 r  forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q[0]_i_1__2/O
                         net (fo=23, routed)          1.654     6.714    forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q[0]_i_1__2_n_0
    SLICE_X51Y28         FDSE                                         r  forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.440     4.845    forLoop_idx_0_1862134639[3].io_button_cond_row/CLK
    SLICE_X51Y28         FDSE                                         r  forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q_reg[2]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.714ns  (logic 1.622ns (24.166%)  route 5.092ns (75.834%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  row_IBUF[3]_inst/O
                         net (fo=2, routed)           3.438     4.936    forLoop_idx_0_1862134639[3].io_button_cond_row/D[0]
    SLICE_X53Y33         LUT2 (Prop_lut2_I0_O)        0.124     5.060 r  forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q[0]_i_1__2/O
                         net (fo=23, routed)          1.654     6.714    forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q[0]_i_1__2_n_0
    SLICE_X51Y28         FDSE                                         r  forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.440     4.845    forLoop_idx_0_1862134639[3].io_button_cond_row/CLK
    SLICE_X51Y28         FDSE                                         r  forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q_reg[3]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.622ns  (logic 1.622ns (24.502%)  route 5.000ns (75.498%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  row_IBUF[3]_inst/O
                         net (fo=2, routed)           3.438     4.936    forLoop_idx_0_1862134639[3].io_button_cond_row/D[0]
    SLICE_X53Y33         LUT2 (Prop_lut2_I0_O)        0.124     5.060 r  forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q[0]_i_1__2/O
                         net (fo=23, routed)          1.562     6.622    forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q[0]_i_1__2_n_0
    SLICE_X51Y29         FDSE                                         r  forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.441     4.846    forLoop_idx_0_1862134639[3].io_button_cond_row/CLK
    SLICE_X51Y29         FDSE                                         r  forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q_reg[4]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.622ns  (logic 1.622ns (24.502%)  route 5.000ns (75.498%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  row_IBUF[3]_inst/O
                         net (fo=2, routed)           3.438     4.936    forLoop_idx_0_1862134639[3].io_button_cond_row/D[0]
    SLICE_X53Y33         LUT2 (Prop_lut2_I0_O)        0.124     5.060 r  forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q[0]_i_1__2/O
                         net (fo=23, routed)          1.562     6.622    forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q[0]_i_1__2_n_0
    SLICE_X51Y29         FDSE                                         r  forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.441     4.846    forLoop_idx_0_1862134639[3].io_button_cond_row/CLK
    SLICE_X51Y29         FDSE                                         r  forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q_reg[5]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.622ns  (logic 1.622ns (24.502%)  route 5.000ns (75.498%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  row_IBUF[3]_inst/O
                         net (fo=2, routed)           3.438     4.936    forLoop_idx_0_1862134639[3].io_button_cond_row/D[0]
    SLICE_X53Y33         LUT2 (Prop_lut2_I0_O)        0.124     5.060 r  forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q[0]_i_1__2/O
                         net (fo=23, routed)          1.562     6.622    forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q[0]_i_1__2_n_0
    SLICE_X51Y29         FDSE                                         r  forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.441     4.846    forLoop_idx_0_1862134639[3].io_button_cond_row/CLK
    SLICE_X51Y29         FDSE                                         r  forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q_reg[6]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.622ns  (logic 1.622ns (24.502%)  route 5.000ns (75.498%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  row_IBUF[3]_inst/O
                         net (fo=2, routed)           3.438     4.936    forLoop_idx_0_1862134639[3].io_button_cond_row/D[0]
    SLICE_X53Y33         LUT2 (Prop_lut2_I0_O)        0.124     5.060 r  forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q[0]_i_1__2/O
                         net (fo=23, routed)          1.562     6.622    forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q[0]_i_1__2_n_0
    SLICE_X51Y29         FDSE                                         r  forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.441     4.846    forLoop_idx_0_1862134639[3].io_button_cond_row/CLK
    SLICE_X51Y29         FDSE                                         r  forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q_reg[7]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.573ns  (logic 1.622ns (24.684%)  route 4.951ns (75.316%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  row_IBUF[3]_inst/O
                         net (fo=2, routed)           3.438     4.936    forLoop_idx_0_1862134639[3].io_button_cond_row/D[0]
    SLICE_X53Y33         LUT2 (Prop_lut2_I0_O)        0.124     5.060 r  forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q[0]_i_1__2/O
                         net (fo=23, routed)          1.513     6.573    forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q[0]_i_1__2_n_0
    SLICE_X51Y30         FDSE                                         r  forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.441     4.846    forLoop_idx_0_1862134639[3].io_button_cond_row/CLK
    SLICE_X51Y30         FDSE                                         r  forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q_reg[10]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.573ns  (logic 1.622ns (24.684%)  route 4.951ns (75.316%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  row_IBUF[3]_inst/O
                         net (fo=2, routed)           3.438     4.936    forLoop_idx_0_1862134639[3].io_button_cond_row/D[0]
    SLICE_X53Y33         LUT2 (Prop_lut2_I0_O)        0.124     5.060 r  forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q[0]_i_1__2/O
                         net (fo=23, routed)          1.513     6.573    forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q[0]_i_1__2_n_0
    SLICE_X51Y30         FDSE                                         r  forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        1.441     4.846    forLoop_idx_0_1862134639[3].io_button_cond_row/CLK
    SLICE_X51Y30         FDSE                                         r  forLoop_idx_0_1862134639[3].io_button_cond_row/D_ctr2_q_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1142569757[0].io_button_cond_start/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.181ns  (logic 0.260ns (22.003%)  route 0.921ns (77.997%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.921     1.181    forLoop_idx_0_1142569757[0].io_button_cond_start/sync/D[0]
    SLICE_X64Y50         FDRE                                         r  forLoop_idx_0_1142569757[0].io_button_cond_start/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.864     2.054    forLoop_idx_0_1142569757[0].io_button_cond_start/sync/CLK
    SLICE_X64Y50         FDRE                                         r  forLoop_idx_0_1142569757[0].io_button_cond_start/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            forLoop_idx_0_1862134639[3].io_button_cond_row/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.201ns  (logic 0.266ns (22.158%)  route 0.935ns (77.842%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 r  row_IBUF[3]_inst/O
                         net (fo=2, routed)           0.935     1.201    forLoop_idx_0_1862134639[3].io_button_cond_row/sync/D[0]
    SLICE_X65Y37         FDRE                                         r  forLoop_idx_0_1862134639[3].io_button_cond_row/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.862     2.052    forLoop_idx_0_1862134639[3].io_button_cond_row/sync/CLK
    SLICE_X65Y37         FDRE                                         r  forLoop_idx_0_1862134639[3].io_button_cond_row/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            forLoop_idx_0_1862134639[0].io_button_cond_row/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.327ns  (logic 0.262ns (19.721%)  route 1.066ns (80.279%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  row_IBUF[0]_inst/O
                         net (fo=2, routed)           1.066     1.327    forLoop_idx_0_1862134639[0].io_button_cond_row/sync/D[0]
    SLICE_X61Y27         FDRE                                         r  forLoop_idx_0_1862134639[0].io_button_cond_row/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.851     2.041    forLoop_idx_0_1862134639[0].io_button_cond_row/sync/CLK
    SLICE_X61Y27         FDRE                                         r  forLoop_idx_0_1862134639[0].io_button_cond_row/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            forLoop_idx_0_721371327[0].io_button_cond_select/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.348ns  (logic 0.257ns (19.039%)  route 1.091ns (80.961%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.091     1.348    forLoop_idx_0_721371327[0].io_button_cond_select/sync/D[0]
    SLICE_X65Y37         FDRE                                         r  forLoop_idx_0_721371327[0].io_button_cond_select/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.862     2.052    forLoop_idx_0_721371327[0].io_button_cond_select/sync/CLK
    SLICE_X65Y37         FDRE                                         r  forLoop_idx_0_721371327[0].io_button_cond_select/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            forLoop_idx_0_1862134639[1].io_button_cond_row/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.371ns  (logic 0.263ns (19.170%)  route 1.108ns (80.830%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    B1                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  row_IBUF[1]_inst/O
                         net (fo=2, routed)           1.108     1.371    forLoop_idx_0_1862134639[1].io_button_cond_row/sync/D[0]
    SLICE_X65Y30         FDRE                                         r  forLoop_idx_0_1862134639[1].io_button_cond_row/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.856     2.046    forLoop_idx_0_1862134639[1].io_button_cond_row/sync/CLK
    SLICE_X65Y30         FDRE                                         r  forLoop_idx_0_1862134639[1].io_button_cond_row/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            forLoop_idx_0_1862134639[2].io_button_cond_row/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.395ns  (logic 0.257ns (18.426%)  route 1.138ns (81.574%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    E2                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  row_IBUF[2]_inst/O
                         net (fo=2, routed)           1.138     1.395    forLoop_idx_0_1862134639[2].io_button_cond_row/sync/D[0]
    SLICE_X65Y30         FDRE                                         r  forLoop_idx_0_1862134639[2].io_button_cond_row/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.856     2.046    forLoop_idx_0_1862134639[2].io_button_cond_row/sync/CLK
    SLICE_X65Y30         FDRE                                         r  forLoop_idx_0_1862134639[2].io_button_cond_row/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            forLoop_idx_0_1862134639[0].io_button_cond_row/D_ctr2_q_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.557ns  (logic 0.307ns (19.700%)  route 1.250ns (80.300%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  row_IBUF[0]_inst/O
                         net (fo=2, routed)           0.996     1.258    forLoop_idx_0_1862134639[0].io_button_cond_row/D[0]
    SLICE_X59Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.303 r  forLoop_idx_0_1862134639[0].io_button_cond_row/D_ctr2_q[0]_i_1/O
                         net (fo=23, routed)          0.254     1.557    forLoop_idx_0_1862134639[0].io_button_cond_row/D_ctr2_q[0]_i_1_n_0
    SLICE_X56Y32         FDSE                                         r  forLoop_idx_0_1862134639[0].io_button_cond_row/D_ctr2_q_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.829     2.019    forLoop_idx_0_1862134639[0].io_button_cond_row/CLK
    SLICE_X56Y32         FDSE                                         r  forLoop_idx_0_1862134639[0].io_button_cond_row/D_ctr2_q_reg[20]/C

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            forLoop_idx_0_1862134639[0].io_button_cond_row/D_ctr2_q_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.557ns  (logic 0.307ns (19.700%)  route 1.250ns (80.300%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  row_IBUF[0]_inst/O
                         net (fo=2, routed)           0.996     1.258    forLoop_idx_0_1862134639[0].io_button_cond_row/D[0]
    SLICE_X59Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.303 r  forLoop_idx_0_1862134639[0].io_button_cond_row/D_ctr2_q[0]_i_1/O
                         net (fo=23, routed)          0.254     1.557    forLoop_idx_0_1862134639[0].io_button_cond_row/D_ctr2_q[0]_i_1_n_0
    SLICE_X56Y32         FDSE                                         r  forLoop_idx_0_1862134639[0].io_button_cond_row/D_ctr2_q_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.829     2.019    forLoop_idx_0_1862134639[0].io_button_cond_row/CLK
    SLICE_X56Y32         FDSE                                         r  forLoop_idx_0_1862134639[0].io_button_cond_row/D_ctr2_q_reg[21]/C

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            forLoop_idx_0_1862134639[0].io_button_cond_row/D_ctr2_q_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.557ns  (logic 0.307ns (19.700%)  route 1.250ns (80.300%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  row_IBUF[0]_inst/O
                         net (fo=2, routed)           0.996     1.258    forLoop_idx_0_1862134639[0].io_button_cond_row/D[0]
    SLICE_X59Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.303 r  forLoop_idx_0_1862134639[0].io_button_cond_row/D_ctr2_q[0]_i_1/O
                         net (fo=23, routed)          0.254     1.557    forLoop_idx_0_1862134639[0].io_button_cond_row/D_ctr2_q[0]_i_1_n_0
    SLICE_X56Y32         FDSE                                         r  forLoop_idx_0_1862134639[0].io_button_cond_row/D_ctr2_q_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.829     2.019    forLoop_idx_0_1862134639[0].io_button_cond_row/CLK
    SLICE_X56Y32         FDSE                                         r  forLoop_idx_0_1862134639[0].io_button_cond_row/D_ctr2_q_reg[22]/C

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            forLoop_idx_0_1862134639[0].io_button_cond_row/D_ctr2_q_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.570ns  (logic 0.307ns (19.537%)  route 1.263ns (80.463%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  row_IBUF[0]_inst/O
                         net (fo=2, routed)           0.996     1.258    forLoop_idx_0_1862134639[0].io_button_cond_row/D[0]
    SLICE_X59Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.303 r  forLoop_idx_0_1862134639[0].io_button_cond_row/D_ctr2_q[0]_i_1/O
                         net (fo=23, routed)          0.267     1.570    forLoop_idx_0_1862134639[0].io_button_cond_row/D_ctr2_q[0]_i_1_n_0
    SLICE_X56Y31         FDSE                                         r  forLoop_idx_0_1862134639[0].io_button_cond_row/D_ctr2_q_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1335, routed)        0.828     2.018    forLoop_idx_0_1862134639[0].io_button_cond_row/CLK
    SLICE_X56Y31         FDSE                                         r  forLoop_idx_0_1862134639[0].io_button_cond_row/D_ctr2_q_reg[16]/C





