

================================================================
== Vivado HLS Report for 'runLayer'
================================================================
* Date:           Tue Nov 30 08:52:45 2021

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        NeuralNetwork_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      9.63|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  4241|  29681|  4241|  29681|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+------+-------+----------+-----------+-----------+---------+----------+
        |                       |    Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |       Loop Name       |  min |  max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------+------+-------+----------+-----------+-----------+---------+----------+
        |- runLayer_outerloop   |  4240|  29680|       424|          -|          -| 10 ~ 70 |    no    |
        | + runLayer_innerloop  |   420|    420|         6|          -|          -|       70|    no    |
        +-----------------------+------+-------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      1|      -|      -|
|Expression       |        -|      0|    352|    268|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      4|    165|     50|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    123|
|Register         |        -|      -|    241|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      5|    758|    441|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      6|      2|      2|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------+----------------------+---------+-------+-----+----+
    |NeuralNetwork_mulbkb_U1  |NeuralNetwork_mulbkb  |        0|      4|  165|  50|
    +-------------------------+----------------------+---------+-------+-----+----+
    |Total                    |                      |        0|      4|  165|  50|
    +-------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |NeuralNetwork_maccud_U2  |NeuralNetwork_maccud  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+-----+----+------------+------------+
    |       Variable Name      | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+-----+----+------------+------------+
    |tmp_21_i_fu_190_p2        |     *    |      0|    0|  55|           7|           4|
    |inNeurons_1_fu_302_p2     |     +    |      0|   26|  12|           7|           1|
    |neuronIndex_fu_334_p2     |     +    |      0|   35|  15|          10|          10|
    |next_mul_fu_308_p2        |     +    |      0|   44|  18|          13|           7|
    |outNeurons_1_fu_282_p2    |     +    |      0|   26|  12|           7|           1|
    |tmp1_fu_351_p2            |     +    |      0|   44|  18|          13|          13|
    |tmp_19_i_fu_368_p2        |     +    |      0|   47|  19|          14|          14|
    |tmp_23_i_fu_356_p2        |     +    |      0|   29|  13|           8|           8|
    |tmp_6_fu_386_p2           |     +    |      0|  101|  37|          32|          32|
    |exitcond_fu_296_p2        |   icmp   |      0|    0|   4|           7|           7|
    |tmp_2_fu_277_p2           |   icmp   |      0|    0|   4|           8|           8|
    |tmp_i1_fu_184_p2          |   icmp   |      0|    0|   1|           3|           1|
    |tmp_i2_fu_196_p2          |   icmp   |      0|    0|   1|           3|           2|
    |tmp_3_fu_224_p2           |    or    |      0|    0|   2|           1|           1|
    |tmp_fu_246_p2             |    or    |      0|    0|   2|           1|           1|
    |neuronIndex_1_fu_344_p3   |  select  |      0|    0|  13|           1|          13|
    |p_i_10_fu_252_p3          |  select  |      0|    0|   6|           1|           6|
    |p_i_fu_238_p3             |  select  |      0|    0|   6|           1|           4|
    |p_mux_cast_fu_216_p3      |  select  |      0|    0|  14|           1|          14|
    |startIndex_1_i_fu_230_p3  |  select  |      0|    0|  14|           1|          14|
    |rev_fu_210_p2             |    xor   |      0|    0|   2|           1|           2|
    +--------------------------+----------+-------+-----+----+------------+------------+
    |Total                     |          |      0|  352| 268|         140|         163|
    +--------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  60|         11|    1|         11|
    |inNeurons_reg_150   |   9|          2|    7|         14|
    |outNeurons_reg_139  |   9|          2|    7|         14|
    |output_r_address0   |  15|          3|    7|         21|
    |output_r_d0         |  21|          4|   32|        128|
    |phi_mul_reg_161     |   9|          2|   13|         26|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 123|         24|   67|        214|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  10|   0|   10|          0|
    |bias_load_reg_509        |   8|   0|    8|          0|
    |inNeurons_1_reg_459      |   7|   0|    7|          0|
    |inNeurons_reg_150        |   7|   0|    7|          0|
    |input_load_reg_494       |  32|   0|   32|          0|
    |next_mul_reg_464         |  13|   0|   13|          0|
    |outNeurons_1_reg_436     |   7|   0|    7|          0|
    |outNeurons_reg_139       |   7|   0|    7|          0|
    |output_addr_reg_441      |   7|   0|    7|          0|
    |phi_mul_reg_161          |  13|   0|   13|          0|
    |reg_172                  |  32|   0|   32|          0|
    |startIndex_1_i_reg_418   |   9|   0|   14|          5|
    |tmp1_reg_469             |  13|   0|   13|          0|
    |tmp_17_i_cast_reg_446    |   7|   0|   13|          6|
    |tmp_1_cast_cast_reg_428  |   7|   0|    8|          1|
    |tmp_21_i_reg_408         |   8|   0|    8|          0|
    |tmp_25_i_cast_reg_423    |   6|   0|   15|          9|
    |tmp_4_reg_451            |   7|   0|   32|         25|
    |tmp_9_reg_504            |  32|   0|   32|          0|
    |tmp_i2_reg_413           |   1|   0|    1|          0|
    |weights_load_reg_489     |   8|   0|    8|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 241|   0|  287|         46|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------+-----+-----+------------+-----------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |     runLayer    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |     runLayer    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |     runLayer    | return value |
|ap_done             | out |    1| ap_ctrl_hs |     runLayer    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |     runLayer    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |     runLayer    | return value |
|layer               |  in |    4|   ap_none  |      layer      |    scalar    |
|numOfOutNeurons     |  in |    8|   ap_none  | numOfOutNeurons |    scalar    |
|input_r_address0    | out |    7|  ap_memory |     input_r     |     array    |
|input_r_ce0         | out |    1|  ap_memory |     input_r     |     array    |
|input_r_q0          |  in |   32|  ap_memory |     input_r     |     array    |
|output_r_address0   | out |    7|  ap_memory |     output_r    |     array    |
|output_r_ce0        | out |    1|  ap_memory |     output_r    |     array    |
|output_r_we0        | out |    1|  ap_memory |     output_r    |     array    |
|output_r_d0         | out |   32|  ap_memory |     output_r    |     array    |
|output_r_q0         |  in |   32|  ap_memory |     output_r    |     array    |
|weights_s_address0  | out |   14|  ap_memory |    weights_s    |     array    |
|weights_s_ce0       | out |    1|  ap_memory |    weights_s    |     array    |
|weights_s_q0        |  in |    8|  ap_memory |    weights_s    |     array    |
|bias_s_address0     | out |    8|  ap_memory |      bias_s     |     array    |
|bias_s_ce0          | out |    1|  ap_memory |      bias_s     |     array    |
|bias_s_q0           |  in |    8|  ap_memory |      bias_s     |     array    |
+--------------------+-----+-----+------------+-----------------+--------------+

