
algo_test_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e70  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08003f30  08003f30  00004f30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003f9c  08003f9c  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003f9c  08003f9c  00004f9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003fa4  08003fa4  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003fa4  08003fa4  00004fa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003fa8  08003fa8  00004fa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003fac  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000124  2000000c  08003fb8  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000130  08003fb8  00005130  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dbe2  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002119  00000000  00000000  00012c16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bf8  00000000  00000000  00014d30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000949  00000000  00000000  00015928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001462c  00000000  00000000  00016271  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000edc3  00000000  00000000  0002a89d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007fa8d  00000000  00000000  00039660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b90ed  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a78  00000000  00000000  000b9130  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  000bbba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003f18 	.word	0x08003f18

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003f18 	.word	0x08003f18

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	@ (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	@ (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			@ (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__udivmoddi4>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	4657      	mov	r7, sl
 8000264:	464e      	mov	r6, r9
 8000266:	4645      	mov	r5, r8
 8000268:	46de      	mov	lr, fp
 800026a:	b5e0      	push	{r5, r6, r7, lr}
 800026c:	0004      	movs	r4, r0
 800026e:	000d      	movs	r5, r1
 8000270:	4692      	mov	sl, r2
 8000272:	4699      	mov	r9, r3
 8000274:	b083      	sub	sp, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d830      	bhi.n	80002dc <__udivmoddi4+0x7c>
 800027a:	d02d      	beq.n	80002d8 <__udivmoddi4+0x78>
 800027c:	4649      	mov	r1, r9
 800027e:	4650      	mov	r0, sl
 8000280:	f000 f8ba 	bl	80003f8 <__clzdi2>
 8000284:	0029      	movs	r1, r5
 8000286:	0006      	movs	r6, r0
 8000288:	0020      	movs	r0, r4
 800028a:	f000 f8b5 	bl	80003f8 <__clzdi2>
 800028e:	1a33      	subs	r3, r6, r0
 8000290:	4698      	mov	r8, r3
 8000292:	3b20      	subs	r3, #32
 8000294:	d434      	bmi.n	8000300 <__udivmoddi4+0xa0>
 8000296:	469b      	mov	fp, r3
 8000298:	4653      	mov	r3, sl
 800029a:	465a      	mov	r2, fp
 800029c:	4093      	lsls	r3, r2
 800029e:	4642      	mov	r2, r8
 80002a0:	001f      	movs	r7, r3
 80002a2:	4653      	mov	r3, sl
 80002a4:	4093      	lsls	r3, r2
 80002a6:	001e      	movs	r6, r3
 80002a8:	42af      	cmp	r7, r5
 80002aa:	d83b      	bhi.n	8000324 <__udivmoddi4+0xc4>
 80002ac:	42af      	cmp	r7, r5
 80002ae:	d100      	bne.n	80002b2 <__udivmoddi4+0x52>
 80002b0:	e079      	b.n	80003a6 <__udivmoddi4+0x146>
 80002b2:	465b      	mov	r3, fp
 80002b4:	1ba4      	subs	r4, r4, r6
 80002b6:	41bd      	sbcs	r5, r7
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	da00      	bge.n	80002be <__udivmoddi4+0x5e>
 80002bc:	e076      	b.n	80003ac <__udivmoddi4+0x14c>
 80002be:	2200      	movs	r2, #0
 80002c0:	2300      	movs	r3, #0
 80002c2:	9200      	str	r2, [sp, #0]
 80002c4:	9301      	str	r3, [sp, #4]
 80002c6:	2301      	movs	r3, #1
 80002c8:	465a      	mov	r2, fp
 80002ca:	4093      	lsls	r3, r2
 80002cc:	9301      	str	r3, [sp, #4]
 80002ce:	2301      	movs	r3, #1
 80002d0:	4642      	mov	r2, r8
 80002d2:	4093      	lsls	r3, r2
 80002d4:	9300      	str	r3, [sp, #0]
 80002d6:	e029      	b.n	800032c <__udivmoddi4+0xcc>
 80002d8:	4282      	cmp	r2, r0
 80002da:	d9cf      	bls.n	800027c <__udivmoddi4+0x1c>
 80002dc:	2200      	movs	r2, #0
 80002de:	2300      	movs	r3, #0
 80002e0:	9200      	str	r2, [sp, #0]
 80002e2:	9301      	str	r3, [sp, #4]
 80002e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d001      	beq.n	80002ee <__udivmoddi4+0x8e>
 80002ea:	601c      	str	r4, [r3, #0]
 80002ec:	605d      	str	r5, [r3, #4]
 80002ee:	9800      	ldr	r0, [sp, #0]
 80002f0:	9901      	ldr	r1, [sp, #4]
 80002f2:	b003      	add	sp, #12
 80002f4:	bcf0      	pop	{r4, r5, r6, r7}
 80002f6:	46bb      	mov	fp, r7
 80002f8:	46b2      	mov	sl, r6
 80002fa:	46a9      	mov	r9, r5
 80002fc:	46a0      	mov	r8, r4
 80002fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000300:	4642      	mov	r2, r8
 8000302:	469b      	mov	fp, r3
 8000304:	2320      	movs	r3, #32
 8000306:	1a9b      	subs	r3, r3, r2
 8000308:	4652      	mov	r2, sl
 800030a:	40da      	lsrs	r2, r3
 800030c:	4641      	mov	r1, r8
 800030e:	0013      	movs	r3, r2
 8000310:	464a      	mov	r2, r9
 8000312:	408a      	lsls	r2, r1
 8000314:	0017      	movs	r7, r2
 8000316:	4642      	mov	r2, r8
 8000318:	431f      	orrs	r7, r3
 800031a:	4653      	mov	r3, sl
 800031c:	4093      	lsls	r3, r2
 800031e:	001e      	movs	r6, r3
 8000320:	42af      	cmp	r7, r5
 8000322:	d9c3      	bls.n	80002ac <__udivmoddi4+0x4c>
 8000324:	2200      	movs	r2, #0
 8000326:	2300      	movs	r3, #0
 8000328:	9200      	str	r2, [sp, #0]
 800032a:	9301      	str	r3, [sp, #4]
 800032c:	4643      	mov	r3, r8
 800032e:	2b00      	cmp	r3, #0
 8000330:	d0d8      	beq.n	80002e4 <__udivmoddi4+0x84>
 8000332:	07fb      	lsls	r3, r7, #31
 8000334:	0872      	lsrs	r2, r6, #1
 8000336:	431a      	orrs	r2, r3
 8000338:	4646      	mov	r6, r8
 800033a:	087b      	lsrs	r3, r7, #1
 800033c:	e00e      	b.n	800035c <__udivmoddi4+0xfc>
 800033e:	42ab      	cmp	r3, r5
 8000340:	d101      	bne.n	8000346 <__udivmoddi4+0xe6>
 8000342:	42a2      	cmp	r2, r4
 8000344:	d80c      	bhi.n	8000360 <__udivmoddi4+0x100>
 8000346:	1aa4      	subs	r4, r4, r2
 8000348:	419d      	sbcs	r5, r3
 800034a:	2001      	movs	r0, #1
 800034c:	1924      	adds	r4, r4, r4
 800034e:	416d      	adcs	r5, r5
 8000350:	2100      	movs	r1, #0
 8000352:	3e01      	subs	r6, #1
 8000354:	1824      	adds	r4, r4, r0
 8000356:	414d      	adcs	r5, r1
 8000358:	2e00      	cmp	r6, #0
 800035a:	d006      	beq.n	800036a <__udivmoddi4+0x10a>
 800035c:	42ab      	cmp	r3, r5
 800035e:	d9ee      	bls.n	800033e <__udivmoddi4+0xde>
 8000360:	3e01      	subs	r6, #1
 8000362:	1924      	adds	r4, r4, r4
 8000364:	416d      	adcs	r5, r5
 8000366:	2e00      	cmp	r6, #0
 8000368:	d1f8      	bne.n	800035c <__udivmoddi4+0xfc>
 800036a:	9800      	ldr	r0, [sp, #0]
 800036c:	9901      	ldr	r1, [sp, #4]
 800036e:	465b      	mov	r3, fp
 8000370:	1900      	adds	r0, r0, r4
 8000372:	4169      	adcs	r1, r5
 8000374:	2b00      	cmp	r3, #0
 8000376:	db24      	blt.n	80003c2 <__udivmoddi4+0x162>
 8000378:	002b      	movs	r3, r5
 800037a:	465a      	mov	r2, fp
 800037c:	4644      	mov	r4, r8
 800037e:	40d3      	lsrs	r3, r2
 8000380:	002a      	movs	r2, r5
 8000382:	40e2      	lsrs	r2, r4
 8000384:	001c      	movs	r4, r3
 8000386:	465b      	mov	r3, fp
 8000388:	0015      	movs	r5, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	db2a      	blt.n	80003e4 <__udivmoddi4+0x184>
 800038e:	0026      	movs	r6, r4
 8000390:	409e      	lsls	r6, r3
 8000392:	0033      	movs	r3, r6
 8000394:	0026      	movs	r6, r4
 8000396:	4647      	mov	r7, r8
 8000398:	40be      	lsls	r6, r7
 800039a:	0032      	movs	r2, r6
 800039c:	1a80      	subs	r0, r0, r2
 800039e:	4199      	sbcs	r1, r3
 80003a0:	9000      	str	r0, [sp, #0]
 80003a2:	9101      	str	r1, [sp, #4]
 80003a4:	e79e      	b.n	80002e4 <__udivmoddi4+0x84>
 80003a6:	42a3      	cmp	r3, r4
 80003a8:	d8bc      	bhi.n	8000324 <__udivmoddi4+0xc4>
 80003aa:	e782      	b.n	80002b2 <__udivmoddi4+0x52>
 80003ac:	4642      	mov	r2, r8
 80003ae:	2320      	movs	r3, #32
 80003b0:	2100      	movs	r1, #0
 80003b2:	1a9b      	subs	r3, r3, r2
 80003b4:	2200      	movs	r2, #0
 80003b6:	9100      	str	r1, [sp, #0]
 80003b8:	9201      	str	r2, [sp, #4]
 80003ba:	2201      	movs	r2, #1
 80003bc:	40da      	lsrs	r2, r3
 80003be:	9201      	str	r2, [sp, #4]
 80003c0:	e785      	b.n	80002ce <__udivmoddi4+0x6e>
 80003c2:	4642      	mov	r2, r8
 80003c4:	2320      	movs	r3, #32
 80003c6:	1a9b      	subs	r3, r3, r2
 80003c8:	002a      	movs	r2, r5
 80003ca:	4646      	mov	r6, r8
 80003cc:	409a      	lsls	r2, r3
 80003ce:	0023      	movs	r3, r4
 80003d0:	40f3      	lsrs	r3, r6
 80003d2:	4644      	mov	r4, r8
 80003d4:	4313      	orrs	r3, r2
 80003d6:	002a      	movs	r2, r5
 80003d8:	40e2      	lsrs	r2, r4
 80003da:	001c      	movs	r4, r3
 80003dc:	465b      	mov	r3, fp
 80003de:	0015      	movs	r5, r2
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	dad4      	bge.n	800038e <__udivmoddi4+0x12e>
 80003e4:	4642      	mov	r2, r8
 80003e6:	002f      	movs	r7, r5
 80003e8:	2320      	movs	r3, #32
 80003ea:	0026      	movs	r6, r4
 80003ec:	4097      	lsls	r7, r2
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	40de      	lsrs	r6, r3
 80003f2:	003b      	movs	r3, r7
 80003f4:	4333      	orrs	r3, r6
 80003f6:	e7cd      	b.n	8000394 <__udivmoddi4+0x134>

080003f8 <__clzdi2>:
 80003f8:	b510      	push	{r4, lr}
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d103      	bne.n	8000406 <__clzdi2+0xe>
 80003fe:	f000 f807 	bl	8000410 <__clzsi2>
 8000402:	3020      	adds	r0, #32
 8000404:	e002      	b.n	800040c <__clzdi2+0x14>
 8000406:	0008      	movs	r0, r1
 8000408:	f000 f802 	bl	8000410 <__clzsi2>
 800040c:	bd10      	pop	{r4, pc}
 800040e:	46c0      	nop			@ (mov r8, r8)

08000410 <__clzsi2>:
 8000410:	211c      	movs	r1, #28
 8000412:	2301      	movs	r3, #1
 8000414:	041b      	lsls	r3, r3, #16
 8000416:	4298      	cmp	r0, r3
 8000418:	d301      	bcc.n	800041e <__clzsi2+0xe>
 800041a:	0c00      	lsrs	r0, r0, #16
 800041c:	3910      	subs	r1, #16
 800041e:	0a1b      	lsrs	r3, r3, #8
 8000420:	4298      	cmp	r0, r3
 8000422:	d301      	bcc.n	8000428 <__clzsi2+0x18>
 8000424:	0a00      	lsrs	r0, r0, #8
 8000426:	3908      	subs	r1, #8
 8000428:	091b      	lsrs	r3, r3, #4
 800042a:	4298      	cmp	r0, r3
 800042c:	d301      	bcc.n	8000432 <__clzsi2+0x22>
 800042e:	0900      	lsrs	r0, r0, #4
 8000430:	3904      	subs	r1, #4
 8000432:	a202      	add	r2, pc, #8	@ (adr r2, 800043c <__clzsi2+0x2c>)
 8000434:	5c10      	ldrb	r0, [r2, r0]
 8000436:	1840      	adds	r0, r0, r1
 8000438:	4770      	bx	lr
 800043a:	46c0      	nop			@ (mov r8, r8)
 800043c:	02020304 	.word	0x02020304
 8000440:	01010101 	.word	0x01010101
	...

0800044c <Cell>:

	int8_t cost;

};

void Cell(struct Cell* cell){
 800044c:	b580      	push	{r7, lr}
 800044e:	b082      	sub	sp, #8
 8000450:	af00      	add	r7, sp, #0
 8000452:	6078      	str	r0, [r7, #4]
	cell->wallLeft = 0;
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	2200      	movs	r2, #0
 8000458:	701a      	strb	r2, [r3, #0]
	cell->wallRight = 0;
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	2200      	movs	r2, #0
 800045e:	705a      	strb	r2, [r3, #1]
	cell->wallFront = 0;
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	2200      	movs	r2, #0
 8000464:	709a      	strb	r2, [r3, #2]
	cell->wallBack = 0;
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	2200      	movs	r2, #0
 800046a:	70da      	strb	r2, [r3, #3]

	cell->bfs_visited = 0;
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	2200      	movs	r2, #0
 8000470:	715a      	strb	r2, [r3, #5]
	cell->cost = 0;
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	2200      	movs	r2, #0
 8000476:	721a      	strb	r2, [r3, #8]
}
 8000478:	46c0      	nop			@ (mov r8, r8)
 800047a:	46bd      	mov	sp, r7
 800047c:	b002      	add	sp, #8
 800047e:	bd80      	pop	{r7, pc}

08000480 <Maze>:
	int8_t dest[2];


};

void Maze(struct Maze* maze,int8_t destx,int8_t desty){
 8000480:	b590      	push	{r4, r7, lr}
 8000482:	b085      	sub	sp, #20
 8000484:	af00      	add	r7, sp, #0
 8000486:	6078      	str	r0, [r7, #4]
 8000488:	0008      	movs	r0, r1
 800048a:	0011      	movs	r1, r2
 800048c:	1cfb      	adds	r3, r7, #3
 800048e:	1c02      	adds	r2, r0, #0
 8000490:	701a      	strb	r2, [r3, #0]
 8000492:	1cbb      	adds	r3, r7, #2
 8000494:	1c0a      	adds	r2, r1, #0
 8000496:	701a      	strb	r2, [r3, #0]
    maze->curr_cell[0] = 0;
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	2251      	movs	r2, #81	@ 0x51
 800049c:	2100      	movs	r1, #0
 800049e:	5499      	strb	r1, [r3, r2]
    maze->curr_cell[1] = 0;
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	2252      	movs	r2, #82	@ 0x52
 80004a4:	2100      	movs	r1, #0
 80004a6:	5499      	strb	r1, [r3, r2]

    maze->ISLen = 0;
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	22c0      	movs	r2, #192	@ 0xc0
 80004ac:	2100      	movs	r1, #0
 80004ae:	5499      	strb	r1, [r3, r2]

    maze->q_r = -1;  // Should start at -1, not 0
 80004b0:	687a      	ldr	r2, [r7, #4]
 80004b2:	2326      	movs	r3, #38	@ 0x26
 80004b4:	33ff      	adds	r3, #255	@ 0xff
 80004b6:	21ff      	movs	r1, #255	@ 0xff
 80004b8:	54d1      	strb	r1, [r2, r3]
    maze->q_f = -1;  // Should start at -1, not 0
 80004ba:	687a      	ldr	r2, [r7, #4]
 80004bc:	2393      	movs	r3, #147	@ 0x93
 80004be:	005b      	lsls	r3, r3, #1
 80004c0:	21ff      	movs	r1, #255	@ 0xff
 80004c2:	54d1      	strb	r1, [r2, r3]

    maze->n_ways = 0;
 80004c4:	687a      	ldr	r2, [r7, #4]
 80004c6:	232a      	movs	r3, #42	@ 0x2a
 80004c8:	33ff      	adds	r3, #255	@ 0xff
 80004ca:	2100      	movs	r1, #0
 80004cc:	54d1      	strb	r1, [r2, r3]
    maze->n_visited = 0;
 80004ce:	687a      	ldr	r2, [r7, #4]
 80004d0:	2395      	movs	r3, #149	@ 0x95
 80004d2:	005b      	lsls	r3, r3, #1
 80004d4:	2100      	movs	r1, #0
 80004d6:	54d1      	strb	r1, [r2, r3]

    maze->prev_removed[0] = -1;
 80004d8:	687a      	ldr	r2, [r7, #4]
 80004da:	232c      	movs	r3, #44	@ 0x2c
 80004dc:	33ff      	adds	r3, #255	@ 0xff
 80004de:	21ff      	movs	r1, #255	@ 0xff
 80004e0:	54d1      	strb	r1, [r2, r3]
    maze->prev_removed[1] = -1;
 80004e2:	687a      	ldr	r2, [r7, #4]
 80004e4:	2396      	movs	r3, #150	@ 0x96
 80004e6:	005b      	lsls	r3, r3, #1
 80004e8:	21ff      	movs	r1, #255	@ 0xff
 80004ea:	54d1      	strb	r1, [r2, r3]

    maze->exploration_done = 0;
 80004ec:	687a      	ldr	r2, [r7, #4]
 80004ee:	232e      	movs	r3, #46	@ 0x2e
 80004f0:	33ff      	adds	r3, #255	@ 0xff
 80004f2:	2100      	movs	r1, #0
 80004f4:	54d1      	strb	r1, [r2, r3]

    maze->dest[0] = destx;
 80004f6:	687a      	ldr	r2, [r7, #4]
 80004f8:	1cf9      	adds	r1, r7, #3
 80004fa:	2397      	movs	r3, #151	@ 0x97
 80004fc:	005b      	lsls	r3, r3, #1
 80004fe:	7809      	ldrb	r1, [r1, #0]
 8000500:	54d1      	strb	r1, [r2, r3]
    maze->dest[1] = desty;
 8000502:	687a      	ldr	r2, [r7, #4]
 8000504:	1cb9      	adds	r1, r7, #2
 8000506:	2330      	movs	r3, #48	@ 0x30
 8000508:	33ff      	adds	r3, #255	@ 0xff
 800050a:	7809      	ldrb	r1, [r1, #0]
 800050c:	54d1      	strb	r1, [r2, r3]

    maze->orient = 'N';
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	225b      	movs	r2, #91	@ 0x5b
 8000512:	214e      	movs	r1, #78	@ 0x4e
 8000514:	5499      	strb	r1, [r3, r2]

    // Mark starting cell as visited and initialize adjacent cells
    maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].visited = 1;
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	2251      	movs	r2, #81	@ 0x51
 800051a:	569b      	ldrsb	r3, [r3, r2]
 800051c:	0018      	movs	r0, r3
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	2252      	movs	r2, #82	@ 0x52
 8000522:	569b      	ldrsb	r3, [r3, r2]
 8000524:	6879      	ldr	r1, [r7, #4]
 8000526:	001a      	movs	r2, r3
 8000528:	00d2      	lsls	r2, r2, #3
 800052a:	18d2      	adds	r2, r2, r3
 800052c:	0003      	movs	r3, r0
 800052e:	005b      	lsls	r3, r3, #1
 8000530:	181b      	adds	r3, r3, r0
 8000532:	00d8      	lsls	r0, r3, #3
 8000534:	181b      	adds	r3, r3, r0
 8000536:	18d3      	adds	r3, r2, r3
 8000538:	18cb      	adds	r3, r1, r3
 800053a:	3304      	adds	r3, #4
 800053c:	2201      	movs	r2, #1
 800053e:	701a      	strb	r2, [r3, #0]

    //	Adding starting point to intersection stack
    maze->intersection_stack[maze->ISLen][0] = maze->curr_cell[0];
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	22c0      	movs	r2, #192	@ 0xc0
 8000544:	569b      	ldrsb	r3, [r3, r2]
 8000546:	0018      	movs	r0, r3
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	2251      	movs	r2, #81	@ 0x51
 800054c:	5699      	ldrsb	r1, [r3, r2]
 800054e:	687a      	ldr	r2, [r7, #4]
 8000550:	0003      	movs	r3, r0
 8000552:	332c      	adds	r3, #44	@ 0x2c
 8000554:	005b      	lsls	r3, r3, #1
 8000556:	18d3      	adds	r3, r2, r3
 8000558:	3304      	adds	r3, #4
 800055a:	1c0a      	adds	r2, r1, #0
 800055c:	701a      	strb	r2, [r3, #0]
    maze->intersection_stack[maze->ISLen][1] = maze->curr_cell[1];
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	22c0      	movs	r2, #192	@ 0xc0
 8000562:	569b      	ldrsb	r3, [r3, r2]
 8000564:	001c      	movs	r4, r3
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	2252      	movs	r2, #82	@ 0x52
 800056a:	5698      	ldrsb	r0, [r3, r2]
 800056c:	687a      	ldr	r2, [r7, #4]
 800056e:	215d      	movs	r1, #93	@ 0x5d
 8000570:	0063      	lsls	r3, r4, #1
 8000572:	18d3      	adds	r3, r2, r3
 8000574:	185b      	adds	r3, r3, r1
 8000576:	1c02      	adds	r2, r0, #0
 8000578:	701a      	strb	r2, [r3, #0]
    maze->ISLen++;
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	22c0      	movs	r2, #192	@ 0xc0
 800057e:	569b      	ldrsb	r3, [r3, r2]
 8000580:	b2db      	uxtb	r3, r3
 8000582:	3301      	adds	r3, #1
 8000584:	b2db      	uxtb	r3, r3
 8000586:	b259      	sxtb	r1, r3
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	22c0      	movs	r2, #192	@ 0xc0
 800058c:	5499      	strb	r1, [r3, r2]

    //cells constructor:
    for(int i=0;i<maze_x_len;i++){
 800058e:	2300      	movs	r3, #0
 8000590:	60fb      	str	r3, [r7, #12]
 8000592:	e01b      	b.n	80005cc <Maze+0x14c>
        for(int j=0;j<maze_y_len;j++){
 8000594:	2300      	movs	r3, #0
 8000596:	60bb      	str	r3, [r7, #8]
 8000598:	e012      	b.n	80005c0 <Maze+0x140>
            Cell(&maze->cells[i][j]);
 800059a:	68bb      	ldr	r3, [r7, #8]
 800059c:	001a      	movs	r2, r3
 800059e:	00d2      	lsls	r2, r2, #3
 80005a0:	18d2      	adds	r2, r2, r3
 80005a2:	68f9      	ldr	r1, [r7, #12]
 80005a4:	000b      	movs	r3, r1
 80005a6:	005b      	lsls	r3, r3, #1
 80005a8:	185b      	adds	r3, r3, r1
 80005aa:	00d9      	lsls	r1, r3, #3
 80005ac:	185b      	adds	r3, r3, r1
 80005ae:	18d3      	adds	r3, r2, r3
 80005b0:	687a      	ldr	r2, [r7, #4]
 80005b2:	18d3      	adds	r3, r2, r3
 80005b4:	0018      	movs	r0, r3
 80005b6:	f7ff ff49 	bl	800044c <Cell>
        for(int j=0;j<maze_y_len;j++){
 80005ba:	68bb      	ldr	r3, [r7, #8]
 80005bc:	3301      	adds	r3, #1
 80005be:	60bb      	str	r3, [r7, #8]
 80005c0:	68bb      	ldr	r3, [r7, #8]
 80005c2:	2b02      	cmp	r3, #2
 80005c4:	dde9      	ble.n	800059a <Maze+0x11a>
    for(int i=0;i<maze_x_len;i++){
 80005c6:	68fb      	ldr	r3, [r7, #12]
 80005c8:	3301      	adds	r3, #1
 80005ca:	60fb      	str	r3, [r7, #12]
 80005cc:	68fb      	ldr	r3, [r7, #12]
 80005ce:	2b02      	cmp	r3, #2
 80005d0:	dde0      	ble.n	8000594 <Maze+0x114>
        }
    }
};
 80005d2:	46c0      	nop			@ (mov r8, r8)
 80005d4:	46c0      	nop			@ (mov r8, r8)
 80005d6:	46bd      	mov	sp, r7
 80005d8:	b005      	add	sp, #20
 80005da:	bd90      	pop	{r4, r7, pc}

080005dc <Maze_SIM>:

void Maze_SIM(struct Maze* maze){
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
	maze->cells[0][0].wallLeft = 1;
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	2201      	movs	r2, #1
 80005e8:	701a      	strb	r2, [r3, #0]
	maze->cells[0][0].wallFront = 0;
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	2200      	movs	r2, #0
 80005ee:	709a      	strb	r2, [r3, #2]
	maze->cells[0][0].wallRight = 1;
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	2201      	movs	r2, #1
 80005f4:	705a      	strb	r2, [r3, #1]
	maze->cells[0][0].wallBack = 1;
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	2201      	movs	r2, #1
 80005fa:	70da      	strb	r2, [r3, #3]

	maze->cells[0][1].wallLeft = 1;
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	2201      	movs	r2, #1
 8000600:	725a      	strb	r2, [r3, #9]
	maze->cells[0][1].wallFront = 1;
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	2201      	movs	r2, #1
 8000606:	72da      	strb	r2, [r3, #11]
	maze->cells[0][1].wallRight = 0;
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	2200      	movs	r2, #0
 800060c:	729a      	strb	r2, [r3, #10]
	maze->cells[0][1].wallBack = 0;
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	2200      	movs	r2, #0
 8000612:	731a      	strb	r2, [r3, #12]

	maze->cells[0][2].wallLeft = 1;
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	2201      	movs	r2, #1
 8000618:	749a      	strb	r2, [r3, #18]
	maze->cells[0][2].wallFront = 1;
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	2201      	movs	r2, #1
 800061e:	751a      	strb	r2, [r3, #20]
	maze->cells[0][2].wallRight = 0;
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	2200      	movs	r2, #0
 8000624:	74da      	strb	r2, [r3, #19]
	maze->cells[0][2].wallBack = 1;
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	2201      	movs	r2, #1
 800062a:	755a      	strb	r2, [r3, #21]

	maze->cells[1][0].wallLeft = 1;
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	2201      	movs	r2, #1
 8000630:	76da      	strb	r2, [r3, #27]
	maze->cells[1][0].wallFront = 1;
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	2201      	movs	r2, #1
 8000636:	775a      	strb	r2, [r3, #29]
	maze->cells[1][0].wallRight = 1;
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	2201      	movs	r2, #1
 800063c:	771a      	strb	r2, [r3, #28]
	maze->cells[1][0].wallBack = 1;
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	2201      	movs	r2, #1
 8000642:	779a      	strb	r2, [r3, #30]

	maze->cells[1][1].wallLeft = 0;
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	2224      	movs	r2, #36	@ 0x24
 8000648:	2100      	movs	r1, #0
 800064a:	5499      	strb	r1, [r3, r2]
	maze->cells[1][1].wallFront = 1;
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	2226      	movs	r2, #38	@ 0x26
 8000650:	2101      	movs	r1, #1
 8000652:	5499      	strb	r1, [r3, r2]
	maze->cells[1][1].wallRight = 0;
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	2225      	movs	r2, #37	@ 0x25
 8000658:	2100      	movs	r1, #0
 800065a:	5499      	strb	r1, [r3, r2]
	maze->cells[1][1].wallBack = 1;
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	2227      	movs	r2, #39	@ 0x27
 8000660:	2101      	movs	r1, #1
 8000662:	5499      	strb	r1, [r3, r2]

	maze->cells[1][2].wallLeft = 0;
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	222d      	movs	r2, #45	@ 0x2d
 8000668:	2100      	movs	r1, #0
 800066a:	5499      	strb	r1, [r3, r2]
	maze->cells[1][2].wallFront = 1;
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	222f      	movs	r2, #47	@ 0x2f
 8000670:	2101      	movs	r1, #1
 8000672:	5499      	strb	r1, [r3, r2]
	maze->cells[1][2].wallRight = 0;
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	222e      	movs	r2, #46	@ 0x2e
 8000678:	2100      	movs	r1, #0
 800067a:	5499      	strb	r1, [r3, r2]
	maze->cells[1][2].wallBack = 1;
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	2230      	movs	r2, #48	@ 0x30
 8000680:	2101      	movs	r1, #1
 8000682:	5499      	strb	r1, [r3, r2]

	maze->cells[2][0].wallLeft = 1;
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	2236      	movs	r2, #54	@ 0x36
 8000688:	2101      	movs	r1, #1
 800068a:	5499      	strb	r1, [r3, r2]
	maze->cells[2][0].wallFront = 0;
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	2238      	movs	r2, #56	@ 0x38
 8000690:	2100      	movs	r1, #0
 8000692:	5499      	strb	r1, [r3, r2]
	maze->cells[2][0].wallRight = 1;
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	2237      	movs	r2, #55	@ 0x37
 8000698:	2101      	movs	r1, #1
 800069a:	5499      	strb	r1, [r3, r2]
	maze->cells[2][0].wallBack = 1;
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	2239      	movs	r2, #57	@ 0x39
 80006a0:	2101      	movs	r1, #1
 80006a2:	5499      	strb	r1, [r3, r2]

	maze->cells[2][1].wallLeft = 0;
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	223f      	movs	r2, #63	@ 0x3f
 80006a8:	2100      	movs	r1, #0
 80006aa:	5499      	strb	r1, [r3, r2]
	maze->cells[2][1].wallFront = 0;
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	2241      	movs	r2, #65	@ 0x41
 80006b0:	2100      	movs	r1, #0
 80006b2:	5499      	strb	r1, [r3, r2]
	maze->cells[2][1].wallRight = 1;
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	2240      	movs	r2, #64	@ 0x40
 80006b8:	2101      	movs	r1, #1
 80006ba:	5499      	strb	r1, [r3, r2]
	maze->cells[2][1].wallBack = 0;
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	2242      	movs	r2, #66	@ 0x42
 80006c0:	2100      	movs	r1, #0
 80006c2:	5499      	strb	r1, [r3, r2]

	maze->cells[2][2].wallLeft = 0;
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	2248      	movs	r2, #72	@ 0x48
 80006c8:	2100      	movs	r1, #0
 80006ca:	5499      	strb	r1, [r3, r2]
	maze->cells[2][2].wallFront = 1;
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	224a      	movs	r2, #74	@ 0x4a
 80006d0:	2101      	movs	r1, #1
 80006d2:	5499      	strb	r1, [r3, r2]
	maze->cells[2][2].wallRight = 1;
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	2249      	movs	r2, #73	@ 0x49
 80006d8:	2101      	movs	r1, #1
 80006da:	5499      	strb	r1, [r3, r2]
	maze->cells[2][2].wallBack = 0;
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	224b      	movs	r2, #75	@ 0x4b
 80006e0:	2100      	movs	r1, #0
 80006e2:	5499      	strb	r1, [r3, r2]

}
 80006e4:	46c0      	nop			@ (mov r8, r8)
 80006e6:	46bd      	mov	sp, r7
 80006e8:	b002      	add	sp, #8
 80006ea:	bd80      	pop	{r7, pc}

080006ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b0cc      	sub	sp, #304	@ 0x130
 80006f0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006f2:	f000 fbaf 	bl	8000e54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006f6:	f000 f815 	bl	8000724 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006fa:	f000 f995 	bl	8000a28 <MX_GPIO_Init>
  MX_RTC_Init();
 80006fe:	f000 f88b 	bl	8000818 <MX_RTC_Init>
  MX_SPI1_Init();
 8000702:	f000 f929 	bl	8000958 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8000706:	f000 f95f 	bl	80009c8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  struct Maze sim_maze;
  Maze(&sim_maze,maze_x_len,maze_y_len);
 800070a:	003b      	movs	r3, r7
 800070c:	2203      	movs	r2, #3
 800070e:	2103      	movs	r1, #3
 8000710:	0018      	movs	r0, r3
 8000712:	f7ff feb5 	bl	8000480 <Maze>
  Maze_SIM(&sim_maze);
 8000716:	003b      	movs	r3, r7
 8000718:	0018      	movs	r0, r3
 800071a:	f7ff ff5f 	bl	80005dc <Maze_SIM>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800071e:	46c0      	nop			@ (mov r8, r8)
 8000720:	e7fd      	b.n	800071e <main+0x32>
	...

08000724 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000724:	b590      	push	{r4, r7, lr}
 8000726:	b09d      	sub	sp, #116	@ 0x74
 8000728:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800072a:	2438      	movs	r4, #56	@ 0x38
 800072c:	193b      	adds	r3, r7, r4
 800072e:	0018      	movs	r0, r3
 8000730:	2338      	movs	r3, #56	@ 0x38
 8000732:	001a      	movs	r2, r3
 8000734:	2100      	movs	r1, #0
 8000736:	f003 fbc3 	bl	8003ec0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800073a:	2324      	movs	r3, #36	@ 0x24
 800073c:	18fb      	adds	r3, r7, r3
 800073e:	0018      	movs	r0, r3
 8000740:	2314      	movs	r3, #20
 8000742:	001a      	movs	r2, r3
 8000744:	2100      	movs	r1, #0
 8000746:	f003 fbbb 	bl	8003ec0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800074a:	003b      	movs	r3, r7
 800074c:	0018      	movs	r0, r3
 800074e:	2324      	movs	r3, #36	@ 0x24
 8000750:	001a      	movs	r2, r3
 8000752:	2100      	movs	r1, #0
 8000754:	f003 fbb4 	bl	8003ec0 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000758:	4b2d      	ldr	r3, [pc, #180]	@ (8000810 <SystemClock_Config+0xec>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	4a2d      	ldr	r2, [pc, #180]	@ (8000814 <SystemClock_Config+0xf0>)
 800075e:	401a      	ands	r2, r3
 8000760:	4b2b      	ldr	r3, [pc, #172]	@ (8000810 <SystemClock_Config+0xec>)
 8000762:	2180      	movs	r1, #128	@ 0x80
 8000764:	0109      	lsls	r1, r1, #4
 8000766:	430a      	orrs	r2, r1
 8000768:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800076a:	0021      	movs	r1, r4
 800076c:	187b      	adds	r3, r7, r1
 800076e:	220a      	movs	r2, #10
 8000770:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000772:	187b      	adds	r3, r7, r1
 8000774:	2201      	movs	r2, #1
 8000776:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000778:	187b      	adds	r3, r7, r1
 800077a:	2210      	movs	r2, #16
 800077c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800077e:	187b      	adds	r3, r7, r1
 8000780:	2201      	movs	r2, #1
 8000782:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000784:	187b      	adds	r3, r7, r1
 8000786:	2202      	movs	r2, #2
 8000788:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800078a:	187b      	adds	r3, r7, r1
 800078c:	2200      	movs	r2, #0
 800078e:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_6;
 8000790:	187b      	adds	r3, r7, r1
 8000792:	2280      	movs	r2, #128	@ 0x80
 8000794:	0312      	lsls	r2, r2, #12
 8000796:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 8000798:	187b      	adds	r3, r7, r1
 800079a:	2280      	movs	r2, #128	@ 0x80
 800079c:	0412      	lsls	r2, r2, #16
 800079e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007a0:	187b      	adds	r3, r7, r1
 80007a2:	0018      	movs	r0, r3
 80007a4:	f000 feee 	bl	8001584 <HAL_RCC_OscConfig>
 80007a8:	1e03      	subs	r3, r0, #0
 80007aa:	d001      	beq.n	80007b0 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80007ac:	f000 f9ec 	bl	8000b88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007b0:	2124      	movs	r1, #36	@ 0x24
 80007b2:	187b      	adds	r3, r7, r1
 80007b4:	220f      	movs	r2, #15
 80007b6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007b8:	187b      	adds	r3, r7, r1
 80007ba:	2203      	movs	r2, #3
 80007bc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007be:	187b      	adds	r3, r7, r1
 80007c0:	2200      	movs	r2, #0
 80007c2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007c4:	187b      	adds	r3, r7, r1
 80007c6:	2200      	movs	r2, #0
 80007c8:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007ca:	187b      	adds	r3, r7, r1
 80007cc:	2200      	movs	r2, #0
 80007ce:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80007d0:	187b      	adds	r3, r7, r1
 80007d2:	2101      	movs	r1, #1
 80007d4:	0018      	movs	r0, r3
 80007d6:	f001 faa9 	bl	8001d2c <HAL_RCC_ClockConfig>
 80007da:	1e03      	subs	r3, r0, #0
 80007dc:	d001      	beq.n	80007e2 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80007de:	f000 f9d3 	bl	8000b88 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_RTC;
 80007e2:	003b      	movs	r3, r7
 80007e4:	2222      	movs	r2, #34	@ 0x22
 80007e6:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80007e8:	003b      	movs	r3, r7
 80007ea:	2200      	movs	r2, #0
 80007ec:	60da      	str	r2, [r3, #12]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80007ee:	003b      	movs	r3, r7
 80007f0:	2280      	movs	r2, #128	@ 0x80
 80007f2:	0292      	lsls	r2, r2, #10
 80007f4:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007f6:	003b      	movs	r3, r7
 80007f8:	0018      	movs	r0, r3
 80007fa:	f001 fc9b 	bl	8002134 <HAL_RCCEx_PeriphCLKConfig>
 80007fe:	1e03      	subs	r3, r0, #0
 8000800:	d001      	beq.n	8000806 <SystemClock_Config+0xe2>
  {
    Error_Handler();
 8000802:	f000 f9c1 	bl	8000b88 <Error_Handler>
  }
}
 8000806:	46c0      	nop			@ (mov r8, r8)
 8000808:	46bd      	mov	sp, r7
 800080a:	b01d      	add	sp, #116	@ 0x74
 800080c:	bd90      	pop	{r4, r7, pc}
 800080e:	46c0      	nop			@ (mov r8, r8)
 8000810:	40007000 	.word	0x40007000
 8000814:	ffffe7ff 	.word	0xffffe7ff

08000818 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b090      	sub	sp, #64	@ 0x40
 800081c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800081e:	232c      	movs	r3, #44	@ 0x2c
 8000820:	18fb      	adds	r3, r7, r3
 8000822:	0018      	movs	r0, r3
 8000824:	2314      	movs	r3, #20
 8000826:	001a      	movs	r2, r3
 8000828:	2100      	movs	r1, #0
 800082a:	f003 fb49 	bl	8003ec0 <memset>
  RTC_DateTypeDef sDate = {0};
 800082e:	2328      	movs	r3, #40	@ 0x28
 8000830:	18fb      	adds	r3, r7, r3
 8000832:	2200      	movs	r2, #0
 8000834:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8000836:	003b      	movs	r3, r7
 8000838:	0018      	movs	r0, r3
 800083a:	2328      	movs	r3, #40	@ 0x28
 800083c:	001a      	movs	r2, r3
 800083e:	2100      	movs	r1, #0
 8000840:	f003 fb3e 	bl	8003ec0 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000844:	4b41      	ldr	r3, [pc, #260]	@ (800094c <MX_RTC_Init+0x134>)
 8000846:	4a42      	ldr	r2, [pc, #264]	@ (8000950 <MX_RTC_Init+0x138>)
 8000848:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800084a:	4b40      	ldr	r3, [pc, #256]	@ (800094c <MX_RTC_Init+0x134>)
 800084c:	2200      	movs	r2, #0
 800084e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 31;
 8000850:	4b3e      	ldr	r3, [pc, #248]	@ (800094c <MX_RTC_Init+0x134>)
 8000852:	221f      	movs	r2, #31
 8000854:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 1023;
 8000856:	4b3d      	ldr	r3, [pc, #244]	@ (800094c <MX_RTC_Init+0x134>)
 8000858:	4a3e      	ldr	r2, [pc, #248]	@ (8000954 <MX_RTC_Init+0x13c>)
 800085a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800085c:	4b3b      	ldr	r3, [pc, #236]	@ (800094c <MX_RTC_Init+0x134>)
 800085e:	2200      	movs	r2, #0
 8000860:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000862:	4b3a      	ldr	r3, [pc, #232]	@ (800094c <MX_RTC_Init+0x134>)
 8000864:	2200      	movs	r2, #0
 8000866:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000868:	4b38      	ldr	r3, [pc, #224]	@ (800094c <MX_RTC_Init+0x134>)
 800086a:	2200      	movs	r2, #0
 800086c:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800086e:	4b37      	ldr	r3, [pc, #220]	@ (800094c <MX_RTC_Init+0x134>)
 8000870:	2200      	movs	r2, #0
 8000872:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000874:	4b35      	ldr	r3, [pc, #212]	@ (800094c <MX_RTC_Init+0x134>)
 8000876:	0018      	movs	r0, r3
 8000878:	f001 fdb8 	bl	80023ec <HAL_RTC_Init>
 800087c:	1e03      	subs	r3, r0, #0
 800087e:	d001      	beq.n	8000884 <MX_RTC_Init+0x6c>
  {
    Error_Handler();
 8000880:	f000 f982 	bl	8000b88 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8000884:	212c      	movs	r1, #44	@ 0x2c
 8000886:	187b      	adds	r3, r7, r1
 8000888:	2200      	movs	r2, #0
 800088a:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0;
 800088c:	187b      	adds	r3, r7, r1
 800088e:	2200      	movs	r2, #0
 8000890:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 8000892:	187b      	adds	r3, r7, r1
 8000894:	2200      	movs	r2, #0
 8000896:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000898:	187b      	adds	r3, r7, r1
 800089a:	2200      	movs	r2, #0
 800089c:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800089e:	187b      	adds	r3, r7, r1
 80008a0:	2200      	movs	r2, #0
 80008a2:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80008a4:	1879      	adds	r1, r7, r1
 80008a6:	4b29      	ldr	r3, [pc, #164]	@ (800094c <MX_RTC_Init+0x134>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	0018      	movs	r0, r3
 80008ac:	f001 fe3a 	bl	8002524 <HAL_RTC_SetTime>
 80008b0:	1e03      	subs	r3, r0, #0
 80008b2:	d001      	beq.n	80008b8 <MX_RTC_Init+0xa0>
  {
    Error_Handler();
 80008b4:	f000 f968 	bl	8000b88 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80008b8:	2128      	movs	r1, #40	@ 0x28
 80008ba:	187b      	adds	r3, r7, r1
 80008bc:	2201      	movs	r2, #1
 80008be:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80008c0:	187b      	adds	r3, r7, r1
 80008c2:	2201      	movs	r2, #1
 80008c4:	705a      	strb	r2, [r3, #1]
  sDate.Date = 1;
 80008c6:	187b      	adds	r3, r7, r1
 80008c8:	2201      	movs	r2, #1
 80008ca:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0;
 80008cc:	187b      	adds	r3, r7, r1
 80008ce:	2200      	movs	r2, #0
 80008d0:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80008d2:	1879      	adds	r1, r7, r1
 80008d4:	4b1d      	ldr	r3, [pc, #116]	@ (800094c <MX_RTC_Init+0x134>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	0018      	movs	r0, r3
 80008da:	f001 fecd 	bl	8002678 <HAL_RTC_SetDate>
 80008de:	1e03      	subs	r3, r0, #0
 80008e0:	d001      	beq.n	80008e6 <MX_RTC_Init+0xce>
  {
    Error_Handler();
 80008e2:	f000 f951 	bl	8000b88 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0;
 80008e6:	003b      	movs	r3, r7
 80008e8:	2200      	movs	r2, #0
 80008ea:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0;
 80008ec:	003b      	movs	r3, r7
 80008ee:	2200      	movs	r2, #0
 80008f0:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0;
 80008f2:	003b      	movs	r3, r7
 80008f4:	2200      	movs	r2, #0
 80008f6:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 80008f8:	003b      	movs	r3, r7
 80008fa:	2200      	movs	r2, #0
 80008fc:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80008fe:	003b      	movs	r3, r7
 8000900:	2200      	movs	r2, #0
 8000902:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000904:	003b      	movs	r3, r7
 8000906:	2200      	movs	r2, #0
 8000908:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800090a:	003b      	movs	r3, r7
 800090c:	2200      	movs	r2, #0
 800090e:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_NONE;
 8000910:	003b      	movs	r3, r7
 8000912:	22f0      	movs	r2, #240	@ 0xf0
 8000914:	0512      	lsls	r2, r2, #20
 8000916:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000918:	003b      	movs	r3, r7
 800091a:	2200      	movs	r2, #0
 800091c:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 1;
 800091e:	003b      	movs	r3, r7
 8000920:	2220      	movs	r2, #32
 8000922:	2101      	movs	r1, #1
 8000924:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8000926:	003b      	movs	r3, r7
 8000928:	2280      	movs	r2, #128	@ 0x80
 800092a:	0052      	lsls	r2, r2, #1
 800092c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 800092e:	0039      	movs	r1, r7
 8000930:	4b06      	ldr	r3, [pc, #24]	@ (800094c <MX_RTC_Init+0x134>)
 8000932:	2200      	movs	r2, #0
 8000934:	0018      	movs	r0, r3
 8000936:	f001 ff33 	bl	80027a0 <HAL_RTC_SetAlarm_IT>
 800093a:	1e03      	subs	r3, r0, #0
 800093c:	d001      	beq.n	8000942 <MX_RTC_Init+0x12a>
  {
    Error_Handler();
 800093e:	f000 f923 	bl	8000b88 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000942:	46c0      	nop			@ (mov r8, r8)
 8000944:	46bd      	mov	sp, r7
 8000946:	b010      	add	sp, #64	@ 0x40
 8000948:	bd80      	pop	{r7, pc}
 800094a:	46c0      	nop			@ (mov r8, r8)
 800094c:	20000028 	.word	0x20000028
 8000950:	40002800 	.word	0x40002800
 8000954:	000003ff 	.word	0x000003ff

08000958 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800095c:	4b18      	ldr	r3, [pc, #96]	@ (80009c0 <MX_SPI1_Init+0x68>)
 800095e:	4a19      	ldr	r2, [pc, #100]	@ (80009c4 <MX_SPI1_Init+0x6c>)
 8000960:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000962:	4b17      	ldr	r3, [pc, #92]	@ (80009c0 <MX_SPI1_Init+0x68>)
 8000964:	2282      	movs	r2, #130	@ 0x82
 8000966:	0052      	lsls	r2, r2, #1
 8000968:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800096a:	4b15      	ldr	r3, [pc, #84]	@ (80009c0 <MX_SPI1_Init+0x68>)
 800096c:	2200      	movs	r2, #0
 800096e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000970:	4b13      	ldr	r3, [pc, #76]	@ (80009c0 <MX_SPI1_Init+0x68>)
 8000972:	2200      	movs	r2, #0
 8000974:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000976:	4b12      	ldr	r3, [pc, #72]	@ (80009c0 <MX_SPI1_Init+0x68>)
 8000978:	2200      	movs	r2, #0
 800097a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800097c:	4b10      	ldr	r3, [pc, #64]	@ (80009c0 <MX_SPI1_Init+0x68>)
 800097e:	2200      	movs	r2, #0
 8000980:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000982:	4b0f      	ldr	r3, [pc, #60]	@ (80009c0 <MX_SPI1_Init+0x68>)
 8000984:	2280      	movs	r2, #128	@ 0x80
 8000986:	0092      	lsls	r2, r2, #2
 8000988:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800098a:	4b0d      	ldr	r3, [pc, #52]	@ (80009c0 <MX_SPI1_Init+0x68>)
 800098c:	2220      	movs	r2, #32
 800098e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000990:	4b0b      	ldr	r3, [pc, #44]	@ (80009c0 <MX_SPI1_Init+0x68>)
 8000992:	2200      	movs	r2, #0
 8000994:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000996:	4b0a      	ldr	r3, [pc, #40]	@ (80009c0 <MX_SPI1_Init+0x68>)
 8000998:	2200      	movs	r2, #0
 800099a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800099c:	4b08      	ldr	r3, [pc, #32]	@ (80009c0 <MX_SPI1_Init+0x68>)
 800099e:	2200      	movs	r2, #0
 80009a0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80009a2:	4b07      	ldr	r3, [pc, #28]	@ (80009c0 <MX_SPI1_Init+0x68>)
 80009a4:	2207      	movs	r2, #7
 80009a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80009a8:	4b05      	ldr	r3, [pc, #20]	@ (80009c0 <MX_SPI1_Init+0x68>)
 80009aa:	0018      	movs	r0, r3
 80009ac:	f002 f970 	bl	8002c90 <HAL_SPI_Init>
 80009b0:	1e03      	subs	r3, r0, #0
 80009b2:	d001      	beq.n	80009b8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80009b4:	f000 f8e8 	bl	8000b88 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80009b8:	46c0      	nop			@ (mov r8, r8)
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	46c0      	nop			@ (mov r8, r8)
 80009c0:	2000004c 	.word	0x2000004c
 80009c4:	40013000 	.word	0x40013000

080009c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009cc:	4b14      	ldr	r3, [pc, #80]	@ (8000a20 <MX_USART2_UART_Init+0x58>)
 80009ce:	4a15      	ldr	r2, [pc, #84]	@ (8000a24 <MX_USART2_UART_Init+0x5c>)
 80009d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009d2:	4b13      	ldr	r3, [pc, #76]	@ (8000a20 <MX_USART2_UART_Init+0x58>)
 80009d4:	22e1      	movs	r2, #225	@ 0xe1
 80009d6:	0252      	lsls	r2, r2, #9
 80009d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009da:	4b11      	ldr	r3, [pc, #68]	@ (8000a20 <MX_USART2_UART_Init+0x58>)
 80009dc:	2200      	movs	r2, #0
 80009de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009e0:	4b0f      	ldr	r3, [pc, #60]	@ (8000a20 <MX_USART2_UART_Init+0x58>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000a20 <MX_USART2_UART_Init+0x58>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009ec:	4b0c      	ldr	r3, [pc, #48]	@ (8000a20 <MX_USART2_UART_Init+0x58>)
 80009ee:	220c      	movs	r2, #12
 80009f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009f2:	4b0b      	ldr	r3, [pc, #44]	@ (8000a20 <MX_USART2_UART_Init+0x58>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009f8:	4b09      	ldr	r3, [pc, #36]	@ (8000a20 <MX_USART2_UART_Init+0x58>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009fe:	4b08      	ldr	r3, [pc, #32]	@ (8000a20 <MX_USART2_UART_Init+0x58>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a04:	4b06      	ldr	r3, [pc, #24]	@ (8000a20 <MX_USART2_UART_Init+0x58>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a0a:	4b05      	ldr	r3, [pc, #20]	@ (8000a20 <MX_USART2_UART_Init+0x58>)
 8000a0c:	0018      	movs	r0, r3
 8000a0e:	f002 f9d3 	bl	8002db8 <HAL_UART_Init>
 8000a12:	1e03      	subs	r3, r0, #0
 8000a14:	d001      	beq.n	8000a1a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000a16:	f000 f8b7 	bl	8000b88 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a1a:	46c0      	nop			@ (mov r8, r8)
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	200000a4 	.word	0x200000a4
 8000a24:	40004400 	.word	0x40004400

08000a28 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a28:	b590      	push	{r4, r7, lr}
 8000a2a:	b08b      	sub	sp, #44	@ 0x2c
 8000a2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a2e:	2414      	movs	r4, #20
 8000a30:	193b      	adds	r3, r7, r4
 8000a32:	0018      	movs	r0, r3
 8000a34:	2314      	movs	r3, #20
 8000a36:	001a      	movs	r2, r3
 8000a38:	2100      	movs	r1, #0
 8000a3a:	f003 fa41 	bl	8003ec0 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a3e:	4b4e      	ldr	r3, [pc, #312]	@ (8000b78 <MX_GPIO_Init+0x150>)
 8000a40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000a42:	4b4d      	ldr	r3, [pc, #308]	@ (8000b78 <MX_GPIO_Init+0x150>)
 8000a44:	2101      	movs	r1, #1
 8000a46:	430a      	orrs	r2, r1
 8000a48:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a4a:	4b4b      	ldr	r3, [pc, #300]	@ (8000b78 <MX_GPIO_Init+0x150>)
 8000a4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a4e:	2201      	movs	r2, #1
 8000a50:	4013      	ands	r3, r2
 8000a52:	613b      	str	r3, [r7, #16]
 8000a54:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a56:	4b48      	ldr	r3, [pc, #288]	@ (8000b78 <MX_GPIO_Init+0x150>)
 8000a58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000a5a:	4b47      	ldr	r3, [pc, #284]	@ (8000b78 <MX_GPIO_Init+0x150>)
 8000a5c:	2102      	movs	r1, #2
 8000a5e:	430a      	orrs	r2, r1
 8000a60:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a62:	4b45      	ldr	r3, [pc, #276]	@ (8000b78 <MX_GPIO_Init+0x150>)
 8000a64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a66:	2202      	movs	r2, #2
 8000a68:	4013      	ands	r3, r2
 8000a6a:	60fb      	str	r3, [r7, #12]
 8000a6c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a6e:	4b42      	ldr	r3, [pc, #264]	@ (8000b78 <MX_GPIO_Init+0x150>)
 8000a70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000a72:	4b41      	ldr	r3, [pc, #260]	@ (8000b78 <MX_GPIO_Init+0x150>)
 8000a74:	2104      	movs	r1, #4
 8000a76:	430a      	orrs	r2, r1
 8000a78:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a7a:	4b3f      	ldr	r3, [pc, #252]	@ (8000b78 <MX_GPIO_Init+0x150>)
 8000a7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a7e:	2204      	movs	r2, #4
 8000a80:	4013      	ands	r3, r2
 8000a82:	60bb      	str	r3, [r7, #8]
 8000a84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a86:	4b3c      	ldr	r3, [pc, #240]	@ (8000b78 <MX_GPIO_Init+0x150>)
 8000a88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000a8a:	4b3b      	ldr	r3, [pc, #236]	@ (8000b78 <MX_GPIO_Init+0x150>)
 8000a8c:	2180      	movs	r1, #128	@ 0x80
 8000a8e:	430a      	orrs	r2, r1
 8000a90:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a92:	4b39      	ldr	r3, [pc, #228]	@ (8000b78 <MX_GPIO_Init+0x150>)
 8000a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a96:	2280      	movs	r2, #128	@ 0x80
 8000a98:	4013      	ands	r3, r2
 8000a9a:	607b      	str	r3, [r7, #4]
 8000a9c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA15_RESERVED_Pin|PA12_RESERVED_Pin|PA1_RESERVED_Pin, GPIO_PIN_RESET);
 8000a9e:	4937      	ldr	r1, [pc, #220]	@ (8000b7c <MX_GPIO_Init+0x154>)
 8000aa0:	23a0      	movs	r3, #160	@ 0xa0
 8000aa2:	05db      	lsls	r3, r3, #23
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	0018      	movs	r0, r3
 8000aa8:	f000 fd28 	bl	80014fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PC1_RESERVED_Pin|PC0_RESERVED_Pin|PC2_RESERVED_Pin, GPIO_PIN_RESET);
 8000aac:	4b34      	ldr	r3, [pc, #208]	@ (8000b80 <MX_GPIO_Init+0x158>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	2107      	movs	r1, #7
 8000ab2:	0018      	movs	r0, r3
 8000ab4:	f000 fd22 	bl	80014fc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA15_RESERVED_Pin PA12_RESERVED_Pin PA1_RESERVED_Pin */
  GPIO_InitStruct.Pin = PA15_RESERVED_Pin|PA12_RESERVED_Pin|PA1_RESERVED_Pin;
 8000ab8:	193b      	adds	r3, r7, r4
 8000aba:	4a30      	ldr	r2, [pc, #192]	@ (8000b7c <MX_GPIO_Init+0x154>)
 8000abc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000abe:	193b      	adds	r3, r7, r4
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac4:	193b      	adds	r3, r7, r4
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000aca:	193b      	adds	r3, r7, r4
 8000acc:	2202      	movs	r2, #2
 8000ace:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad0:	193a      	adds	r2, r7, r4
 8000ad2:	23a0      	movs	r3, #160	@ 0xa0
 8000ad4:	05db      	lsls	r3, r3, #23
 8000ad6:	0011      	movs	r1, r2
 8000ad8:	0018      	movs	r0, r3
 8000ada:	f000 fb91 	bl	8001200 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4_RESERVED_Pin PB1_RESERVED_Pin PB0_RESERVED_Pin */
  GPIO_InitStruct.Pin = PB4_RESERVED_Pin|PB1_RESERVED_Pin|PB0_RESERVED_Pin;
 8000ade:	0021      	movs	r1, r4
 8000ae0:	187b      	adds	r3, r7, r1
 8000ae2:	2213      	movs	r2, #19
 8000ae4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ae6:	187b      	adds	r3, r7, r1
 8000ae8:	2288      	movs	r2, #136	@ 0x88
 8000aea:	0352      	lsls	r2, r2, #13
 8000aec:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aee:	187b      	adds	r3, r7, r1
 8000af0:	2200      	movs	r2, #0
 8000af2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000af4:	000c      	movs	r4, r1
 8000af6:	187b      	adds	r3, r7, r1
 8000af8:	4a22      	ldr	r2, [pc, #136]	@ (8000b84 <MX_GPIO_Init+0x15c>)
 8000afa:	0019      	movs	r1, r3
 8000afc:	0010      	movs	r0, r2
 8000afe:	f000 fb7f 	bl	8001200 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13_RESERVED_Pin */
  GPIO_InitStruct.Pin = PC13_RESERVED_Pin;
 8000b02:	0021      	movs	r1, r4
 8000b04:	187b      	adds	r3, r7, r1
 8000b06:	2280      	movs	r2, #128	@ 0x80
 8000b08:	0192      	lsls	r2, r2, #6
 8000b0a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b0c:	187b      	adds	r3, r7, r1
 8000b0e:	2288      	movs	r2, #136	@ 0x88
 8000b10:	0352      	lsls	r2, r2, #13
 8000b12:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b14:	187b      	adds	r3, r7, r1
 8000b16:	2200      	movs	r2, #0
 8000b18:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(PC13_RESERVED_GPIO_Port, &GPIO_InitStruct);
 8000b1a:	000c      	movs	r4, r1
 8000b1c:	187b      	adds	r3, r7, r1
 8000b1e:	4a18      	ldr	r2, [pc, #96]	@ (8000b80 <MX_GPIO_Init+0x158>)
 8000b20:	0019      	movs	r1, r3
 8000b22:	0010      	movs	r0, r2
 8000b24:	f000 fb6c 	bl	8001200 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1_RESERVED_Pin PC0_RESERVED_Pin PC2_RESERVED_Pin */
  GPIO_InitStruct.Pin = PC1_RESERVED_Pin|PC0_RESERVED_Pin|PC2_RESERVED_Pin;
 8000b28:	0021      	movs	r1, r4
 8000b2a:	187b      	adds	r3, r7, r1
 8000b2c:	2207      	movs	r2, #7
 8000b2e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b30:	187b      	adds	r3, r7, r1
 8000b32:	2201      	movs	r2, #1
 8000b34:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b36:	187b      	adds	r3, r7, r1
 8000b38:	2200      	movs	r2, #0
 8000b3a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b3c:	187b      	adds	r3, r7, r1
 8000b3e:	2202      	movs	r2, #2
 8000b40:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b42:	187b      	adds	r3, r7, r1
 8000b44:	4a0e      	ldr	r2, [pc, #56]	@ (8000b80 <MX_GPIO_Init+0x158>)
 8000b46:	0019      	movs	r1, r3
 8000b48:	0010      	movs	r0, r2
 8000b4a:	f000 fb59 	bl	8001200 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8000b4e:	2200      	movs	r2, #0
 8000b50:	2100      	movs	r1, #0
 8000b52:	2005      	movs	r0, #5
 8000b54:	f000 fa9a 	bl	800108c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000b58:	2005      	movs	r0, #5
 8000b5a:	f000 faac 	bl	80010b6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000b5e:	2200      	movs	r2, #0
 8000b60:	2100      	movs	r1, #0
 8000b62:	2007      	movs	r0, #7
 8000b64:	f000 fa92 	bl	800108c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000b68:	2007      	movs	r0, #7
 8000b6a:	f000 faa4 	bl	80010b6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b6e:	46c0      	nop			@ (mov r8, r8)
 8000b70:	46bd      	mov	sp, r7
 8000b72:	b00b      	add	sp, #44	@ 0x2c
 8000b74:	bd90      	pop	{r4, r7, pc}
 8000b76:	46c0      	nop			@ (mov r8, r8)
 8000b78:	40021000 	.word	0x40021000
 8000b7c:	00009002 	.word	0x00009002
 8000b80:	50000800 	.word	0x50000800
 8000b84:	50000400 	.word	0x50000400

08000b88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b8c:	b672      	cpsid	i
}
 8000b8e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b90:	46c0      	nop			@ (mov r8, r8)
 8000b92:	e7fd      	b.n	8000b90 <Error_Handler+0x8>

08000b94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b98:	4b07      	ldr	r3, [pc, #28]	@ (8000bb8 <HAL_MspInit+0x24>)
 8000b9a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b9c:	4b06      	ldr	r3, [pc, #24]	@ (8000bb8 <HAL_MspInit+0x24>)
 8000b9e:	2101      	movs	r1, #1
 8000ba0:	430a      	orrs	r2, r1
 8000ba2:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ba4:	4b04      	ldr	r3, [pc, #16]	@ (8000bb8 <HAL_MspInit+0x24>)
 8000ba6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000ba8:	4b03      	ldr	r3, [pc, #12]	@ (8000bb8 <HAL_MspInit+0x24>)
 8000baa:	2180      	movs	r1, #128	@ 0x80
 8000bac:	0549      	lsls	r1, r1, #21
 8000bae:	430a      	orrs	r2, r1
 8000bb0:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bb2:	46c0      	nop			@ (mov r8, r8)
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bd80      	pop	{r7, pc}
 8000bb8:	40021000 	.word	0x40021000

08000bbc <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b082      	sub	sp, #8
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4a0a      	ldr	r2, [pc, #40]	@ (8000bf4 <HAL_RTC_MspInit+0x38>)
 8000bca:	4293      	cmp	r3, r2
 8000bcc:	d10e      	bne.n	8000bec <HAL_RTC_MspInit+0x30>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000bce:	4b0a      	ldr	r3, [pc, #40]	@ (8000bf8 <HAL_RTC_MspInit+0x3c>)
 8000bd0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8000bd2:	4b09      	ldr	r3, [pc, #36]	@ (8000bf8 <HAL_RTC_MspInit+0x3c>)
 8000bd4:	2180      	movs	r1, #128	@ 0x80
 8000bd6:	02c9      	lsls	r1, r1, #11
 8000bd8:	430a      	orrs	r2, r1
 8000bda:	651a      	str	r2, [r3, #80]	@ 0x50
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8000bdc:	2200      	movs	r2, #0
 8000bde:	2100      	movs	r1, #0
 8000be0:	2002      	movs	r0, #2
 8000be2:	f000 fa53 	bl	800108c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8000be6:	2002      	movs	r0, #2
 8000be8:	f000 fa65 	bl	80010b6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8000bec:	46c0      	nop			@ (mov r8, r8)
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	b002      	add	sp, #8
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	40002800 	.word	0x40002800
 8000bf8:	40021000 	.word	0x40021000

08000bfc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000bfc:	b590      	push	{r4, r7, lr}
 8000bfe:	b08b      	sub	sp, #44	@ 0x2c
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c04:	2414      	movs	r4, #20
 8000c06:	193b      	adds	r3, r7, r4
 8000c08:	0018      	movs	r0, r3
 8000c0a:	2314      	movs	r3, #20
 8000c0c:	001a      	movs	r2, r3
 8000c0e:	2100      	movs	r1, #0
 8000c10:	f003 f956 	bl	8003ec0 <memset>
  if(hspi->Instance==SPI1)
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	4a28      	ldr	r2, [pc, #160]	@ (8000cbc <HAL_SPI_MspInit+0xc0>)
 8000c1a:	4293      	cmp	r3, r2
 8000c1c:	d14a      	bne.n	8000cb4 <HAL_SPI_MspInit+0xb8>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c1e:	4b28      	ldr	r3, [pc, #160]	@ (8000cc0 <HAL_SPI_MspInit+0xc4>)
 8000c20:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c22:	4b27      	ldr	r3, [pc, #156]	@ (8000cc0 <HAL_SPI_MspInit+0xc4>)
 8000c24:	2180      	movs	r1, #128	@ 0x80
 8000c26:	0149      	lsls	r1, r1, #5
 8000c28:	430a      	orrs	r2, r1
 8000c2a:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c2c:	4b24      	ldr	r3, [pc, #144]	@ (8000cc0 <HAL_SPI_MspInit+0xc4>)
 8000c2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000c30:	4b23      	ldr	r3, [pc, #140]	@ (8000cc0 <HAL_SPI_MspInit+0xc4>)
 8000c32:	2102      	movs	r1, #2
 8000c34:	430a      	orrs	r2, r1
 8000c36:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000c38:	4b21      	ldr	r3, [pc, #132]	@ (8000cc0 <HAL_SPI_MspInit+0xc4>)
 8000c3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c3c:	2202      	movs	r2, #2
 8000c3e:	4013      	ands	r3, r2
 8000c40:	613b      	str	r3, [r7, #16]
 8000c42:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c44:	4b1e      	ldr	r3, [pc, #120]	@ (8000cc0 <HAL_SPI_MspInit+0xc4>)
 8000c46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000c48:	4b1d      	ldr	r3, [pc, #116]	@ (8000cc0 <HAL_SPI_MspInit+0xc4>)
 8000c4a:	2101      	movs	r1, #1
 8000c4c:	430a      	orrs	r2, r1
 8000c4e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000c50:	4b1b      	ldr	r3, [pc, #108]	@ (8000cc0 <HAL_SPI_MspInit+0xc4>)
 8000c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c54:	2201      	movs	r2, #1
 8000c56:	4013      	ands	r3, r2
 8000c58:	60fb      	str	r3, [r7, #12]
 8000c5a:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = PB3_RESERVED_Pin;
 8000c5c:	193b      	adds	r3, r7, r4
 8000c5e:	2208      	movs	r2, #8
 8000c60:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c62:	193b      	adds	r3, r7, r4
 8000c64:	2202      	movs	r2, #2
 8000c66:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c68:	193b      	adds	r3, r7, r4
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c6e:	193b      	adds	r3, r7, r4
 8000c70:	2203      	movs	r2, #3
 8000c72:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000c74:	193b      	adds	r3, r7, r4
 8000c76:	2200      	movs	r2, #0
 8000c78:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(PB3_RESERVED_GPIO_Port, &GPIO_InitStruct);
 8000c7a:	193b      	adds	r3, r7, r4
 8000c7c:	4a11      	ldr	r2, [pc, #68]	@ (8000cc4 <HAL_SPI_MspInit+0xc8>)
 8000c7e:	0019      	movs	r1, r3
 8000c80:	0010      	movs	r0, r2
 8000c82:	f000 fabd 	bl	8001200 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PA7_RESERVED_Pin|PA6_RESERVED_Pin;
 8000c86:	0021      	movs	r1, r4
 8000c88:	187b      	adds	r3, r7, r1
 8000c8a:	22c0      	movs	r2, #192	@ 0xc0
 8000c8c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c8e:	187b      	adds	r3, r7, r1
 8000c90:	2202      	movs	r2, #2
 8000c92:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c94:	187b      	adds	r3, r7, r1
 8000c96:	2200      	movs	r2, #0
 8000c98:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c9a:	187b      	adds	r3, r7, r1
 8000c9c:	2203      	movs	r2, #3
 8000c9e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000ca0:	187b      	adds	r3, r7, r1
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ca6:	187a      	adds	r2, r7, r1
 8000ca8:	23a0      	movs	r3, #160	@ 0xa0
 8000caa:	05db      	lsls	r3, r3, #23
 8000cac:	0011      	movs	r1, r2
 8000cae:	0018      	movs	r0, r3
 8000cb0:	f000 faa6 	bl	8001200 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000cb4:	46c0      	nop			@ (mov r8, r8)
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	b00b      	add	sp, #44	@ 0x2c
 8000cba:	bd90      	pop	{r4, r7, pc}
 8000cbc:	40013000 	.word	0x40013000
 8000cc0:	40021000 	.word	0x40021000
 8000cc4:	50000400 	.word	0x50000400

08000cc8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000cc8:	b590      	push	{r4, r7, lr}
 8000cca:	b089      	sub	sp, #36	@ 0x24
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd0:	240c      	movs	r4, #12
 8000cd2:	193b      	adds	r3, r7, r4
 8000cd4:	0018      	movs	r0, r3
 8000cd6:	2314      	movs	r3, #20
 8000cd8:	001a      	movs	r2, r3
 8000cda:	2100      	movs	r1, #0
 8000cdc:	f003 f8f0 	bl	8003ec0 <memset>
  if(huart->Instance==USART2)
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a1c      	ldr	r2, [pc, #112]	@ (8000d58 <HAL_UART_MspInit+0x90>)
 8000ce6:	4293      	cmp	r3, r2
 8000ce8:	d131      	bne.n	8000d4e <HAL_UART_MspInit+0x86>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000cea:	4b1c      	ldr	r3, [pc, #112]	@ (8000d5c <HAL_UART_MspInit+0x94>)
 8000cec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000cee:	4b1b      	ldr	r3, [pc, #108]	@ (8000d5c <HAL_UART_MspInit+0x94>)
 8000cf0:	2180      	movs	r1, #128	@ 0x80
 8000cf2:	0289      	lsls	r1, r1, #10
 8000cf4:	430a      	orrs	r2, r1
 8000cf6:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf8:	4b18      	ldr	r3, [pc, #96]	@ (8000d5c <HAL_UART_MspInit+0x94>)
 8000cfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000cfc:	4b17      	ldr	r3, [pc, #92]	@ (8000d5c <HAL_UART_MspInit+0x94>)
 8000cfe:	2101      	movs	r1, #1
 8000d00:	430a      	orrs	r2, r1
 8000d02:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000d04:	4b15      	ldr	r3, [pc, #84]	@ (8000d5c <HAL_UART_MspInit+0x94>)
 8000d06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d08:	2201      	movs	r2, #1
 8000d0a:	4013      	ands	r3, r2
 8000d0c:	60bb      	str	r3, [r7, #8]
 8000d0e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000d10:	0021      	movs	r1, r4
 8000d12:	187b      	adds	r3, r7, r1
 8000d14:	220c      	movs	r2, #12
 8000d16:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d18:	187b      	adds	r3, r7, r1
 8000d1a:	2202      	movs	r2, #2
 8000d1c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1e:	187b      	adds	r3, r7, r1
 8000d20:	2200      	movs	r2, #0
 8000d22:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d24:	187b      	adds	r3, r7, r1
 8000d26:	2203      	movs	r2, #3
 8000d28:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000d2a:	187b      	adds	r3, r7, r1
 8000d2c:	2204      	movs	r2, #4
 8000d2e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d30:	187a      	adds	r2, r7, r1
 8000d32:	23a0      	movs	r3, #160	@ 0xa0
 8000d34:	05db      	lsls	r3, r3, #23
 8000d36:	0011      	movs	r1, r2
 8000d38:	0018      	movs	r0, r3
 8000d3a:	f000 fa61 	bl	8001200 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000d3e:	2200      	movs	r2, #0
 8000d40:	2100      	movs	r1, #0
 8000d42:	201c      	movs	r0, #28
 8000d44:	f000 f9a2 	bl	800108c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000d48:	201c      	movs	r0, #28
 8000d4a:	f000 f9b4 	bl	80010b6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000d4e:	46c0      	nop			@ (mov r8, r8)
 8000d50:	46bd      	mov	sp, r7
 8000d52:	b009      	add	sp, #36	@ 0x24
 8000d54:	bd90      	pop	{r4, r7, pc}
 8000d56:	46c0      	nop			@ (mov r8, r8)
 8000d58:	40004400 	.word	0x40004400
 8000d5c:	40021000 	.word	0x40021000

08000d60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d64:	46c0      	nop			@ (mov r8, r8)
 8000d66:	e7fd      	b.n	8000d64 <NMI_Handler+0x4>

08000d68 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d6c:	46c0      	nop			@ (mov r8, r8)
 8000d6e:	e7fd      	b.n	8000d6c <HardFault_Handler+0x4>

08000d70 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000d74:	46c0      	nop			@ (mov r8, r8)
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}

08000d7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d7a:	b580      	push	{r7, lr}
 8000d7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d7e:	46c0      	nop			@ (mov r8, r8)
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}

08000d84 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d88:	f000 f8b8 	bl	8000efc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d8c:	46c0      	nop			@ (mov r8, r8)
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
	...

08000d94 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000d98:	4b03      	ldr	r3, [pc, #12]	@ (8000da8 <RTC_IRQHandler+0x14>)
 8000d9a:	0018      	movs	r0, r3
 8000d9c:	f001 fe62 	bl	8002a64 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8000da0:	46c0      	nop			@ (mov r8, r8)
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	46c0      	nop			@ (mov r8, r8)
 8000da8:	20000028 	.word	0x20000028

08000dac <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB0_RESERVED_Pin);
 8000db0:	2001      	movs	r0, #1
 8000db2:	f000 fbc1 	bl	8001538 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PB1_RESERVED_Pin);
 8000db6:	2002      	movs	r0, #2
 8000db8:	f000 fbbe 	bl	8001538 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8000dbc:	46c0      	nop			@ (mov r8, r8)
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}

08000dc2 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000dc2:	b580      	push	{r7, lr}
 8000dc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB4_RESERVED_Pin);
 8000dc6:	2010      	movs	r0, #16
 8000dc8:	f000 fbb6 	bl	8001538 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PC13_RESERVED_Pin);
 8000dcc:	2380      	movs	r3, #128	@ 0x80
 8000dce:	019b      	lsls	r3, r3, #6
 8000dd0:	0018      	movs	r0, r3
 8000dd2:	f000 fbb1 	bl	8001538 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000dd6:	46c0      	nop			@ (mov r8, r8)
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}

08000ddc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000de0:	4b03      	ldr	r3, [pc, #12]	@ (8000df0 <USART2_IRQHandler+0x14>)
 8000de2:	0018      	movs	r0, r3
 8000de4:	f002 f83c 	bl	8002e60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000de8:	46c0      	nop			@ (mov r8, r8)
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	46c0      	nop			@ (mov r8, r8)
 8000df0:	200000a4 	.word	0x200000a4

08000df4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000df8:	46c0      	nop			@ (mov r8, r8)
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
	...

08000e00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000e00:	480d      	ldr	r0, [pc, #52]	@ (8000e38 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000e02:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e04:	f7ff fff6 	bl	8000df4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e08:	480c      	ldr	r0, [pc, #48]	@ (8000e3c <LoopForever+0x6>)
  ldr r1, =_edata
 8000e0a:	490d      	ldr	r1, [pc, #52]	@ (8000e40 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e0c:	4a0d      	ldr	r2, [pc, #52]	@ (8000e44 <LoopForever+0xe>)
  movs r3, #0
 8000e0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e10:	e002      	b.n	8000e18 <LoopCopyDataInit>

08000e12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e16:	3304      	adds	r3, #4

08000e18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e1c:	d3f9      	bcc.n	8000e12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e1e:	4a0a      	ldr	r2, [pc, #40]	@ (8000e48 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e20:	4c0a      	ldr	r4, [pc, #40]	@ (8000e4c <LoopForever+0x16>)
  movs r3, #0
 8000e22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e24:	e001      	b.n	8000e2a <LoopFillZerobss>

08000e26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e28:	3204      	adds	r2, #4

08000e2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e2c:	d3fb      	bcc.n	8000e26 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e2e:	f003 f84f 	bl	8003ed0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e32:	f7ff fc5b 	bl	80006ec <main>

08000e36 <LoopForever>:

LoopForever:
    b LoopForever
 8000e36:	e7fe      	b.n	8000e36 <LoopForever>
   ldr   r0, =_estack
 8000e38:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8000e3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e40:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000e44:	08003fac 	.word	0x08003fac
  ldr r2, =_sbss
 8000e48:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000e4c:	20000130 	.word	0x20000130

08000e50 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e50:	e7fe      	b.n	8000e50 <ADC1_COMP_IRQHandler>
	...

08000e54 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e5a:	1dfb      	adds	r3, r7, #7
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000e60:	4b0b      	ldr	r3, [pc, #44]	@ (8000e90 <HAL_Init+0x3c>)
 8000e62:	681a      	ldr	r2, [r3, #0]
 8000e64:	4b0a      	ldr	r3, [pc, #40]	@ (8000e90 <HAL_Init+0x3c>)
 8000e66:	2140      	movs	r1, #64	@ 0x40
 8000e68:	430a      	orrs	r2, r1
 8000e6a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e6c:	2000      	movs	r0, #0
 8000e6e:	f000 f811 	bl	8000e94 <HAL_InitTick>
 8000e72:	1e03      	subs	r3, r0, #0
 8000e74:	d003      	beq.n	8000e7e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000e76:	1dfb      	adds	r3, r7, #7
 8000e78:	2201      	movs	r2, #1
 8000e7a:	701a      	strb	r2, [r3, #0]
 8000e7c:	e001      	b.n	8000e82 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e7e:	f7ff fe89 	bl	8000b94 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e82:	1dfb      	adds	r3, r7, #7
 8000e84:	781b      	ldrb	r3, [r3, #0]
}
 8000e86:	0018      	movs	r0, r3
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	b002      	add	sp, #8
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	46c0      	nop			@ (mov r8, r8)
 8000e90:	40022000 	.word	0x40022000

08000e94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e94:	b590      	push	{r4, r7, lr}
 8000e96:	b083      	sub	sp, #12
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e9c:	4b14      	ldr	r3, [pc, #80]	@ (8000ef0 <HAL_InitTick+0x5c>)
 8000e9e:	681c      	ldr	r4, [r3, #0]
 8000ea0:	4b14      	ldr	r3, [pc, #80]	@ (8000ef4 <HAL_InitTick+0x60>)
 8000ea2:	781b      	ldrb	r3, [r3, #0]
 8000ea4:	0019      	movs	r1, r3
 8000ea6:	23fa      	movs	r3, #250	@ 0xfa
 8000ea8:	0098      	lsls	r0, r3, #2
 8000eaa:	f7ff f92d 	bl	8000108 <__udivsi3>
 8000eae:	0003      	movs	r3, r0
 8000eb0:	0019      	movs	r1, r3
 8000eb2:	0020      	movs	r0, r4
 8000eb4:	f7ff f928 	bl	8000108 <__udivsi3>
 8000eb8:	0003      	movs	r3, r0
 8000eba:	0018      	movs	r0, r3
 8000ebc:	f000 f90b 	bl	80010d6 <HAL_SYSTICK_Config>
 8000ec0:	1e03      	subs	r3, r0, #0
 8000ec2:	d001      	beq.n	8000ec8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	e00f      	b.n	8000ee8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	2b03      	cmp	r3, #3
 8000ecc:	d80b      	bhi.n	8000ee6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ece:	6879      	ldr	r1, [r7, #4]
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	425b      	negs	r3, r3
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	0018      	movs	r0, r3
 8000ed8:	f000 f8d8 	bl	800108c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000edc:	4b06      	ldr	r3, [pc, #24]	@ (8000ef8 <HAL_InitTick+0x64>)
 8000ede:	687a      	ldr	r2, [r7, #4]
 8000ee0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	e000      	b.n	8000ee8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000ee6:	2301      	movs	r3, #1
}
 8000ee8:	0018      	movs	r0, r3
 8000eea:	46bd      	mov	sp, r7
 8000eec:	b003      	add	sp, #12
 8000eee:	bd90      	pop	{r4, r7, pc}
 8000ef0:	20000000 	.word	0x20000000
 8000ef4:	20000008 	.word	0x20000008
 8000ef8:	20000004 	.word	0x20000004

08000efc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f00:	4b05      	ldr	r3, [pc, #20]	@ (8000f18 <HAL_IncTick+0x1c>)
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	001a      	movs	r2, r3
 8000f06:	4b05      	ldr	r3, [pc, #20]	@ (8000f1c <HAL_IncTick+0x20>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	18d2      	adds	r2, r2, r3
 8000f0c:	4b03      	ldr	r3, [pc, #12]	@ (8000f1c <HAL_IncTick+0x20>)
 8000f0e:	601a      	str	r2, [r3, #0]
}
 8000f10:	46c0      	nop			@ (mov r8, r8)
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	46c0      	nop			@ (mov r8, r8)
 8000f18:	20000008 	.word	0x20000008
 8000f1c:	2000012c 	.word	0x2000012c

08000f20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
  return uwTick;
 8000f24:	4b02      	ldr	r3, [pc, #8]	@ (8000f30 <HAL_GetTick+0x10>)
 8000f26:	681b      	ldr	r3, [r3, #0]
}
 8000f28:	0018      	movs	r0, r3
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	46c0      	nop			@ (mov r8, r8)
 8000f30:	2000012c 	.word	0x2000012c

08000f34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	0002      	movs	r2, r0
 8000f3c:	1dfb      	adds	r3, r7, #7
 8000f3e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f40:	1dfb      	adds	r3, r7, #7
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f46:	d809      	bhi.n	8000f5c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f48:	1dfb      	adds	r3, r7, #7
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	001a      	movs	r2, r3
 8000f4e:	231f      	movs	r3, #31
 8000f50:	401a      	ands	r2, r3
 8000f52:	4b04      	ldr	r3, [pc, #16]	@ (8000f64 <__NVIC_EnableIRQ+0x30>)
 8000f54:	2101      	movs	r1, #1
 8000f56:	4091      	lsls	r1, r2
 8000f58:	000a      	movs	r2, r1
 8000f5a:	601a      	str	r2, [r3, #0]
  }
}
 8000f5c:	46c0      	nop			@ (mov r8, r8)
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	b002      	add	sp, #8
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	e000e100 	.word	0xe000e100

08000f68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f68:	b590      	push	{r4, r7, lr}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	0002      	movs	r2, r0
 8000f70:	6039      	str	r1, [r7, #0]
 8000f72:	1dfb      	adds	r3, r7, #7
 8000f74:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f76:	1dfb      	adds	r3, r7, #7
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f7c:	d828      	bhi.n	8000fd0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f7e:	4a2f      	ldr	r2, [pc, #188]	@ (800103c <__NVIC_SetPriority+0xd4>)
 8000f80:	1dfb      	adds	r3, r7, #7
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	b25b      	sxtb	r3, r3
 8000f86:	089b      	lsrs	r3, r3, #2
 8000f88:	33c0      	adds	r3, #192	@ 0xc0
 8000f8a:	009b      	lsls	r3, r3, #2
 8000f8c:	589b      	ldr	r3, [r3, r2]
 8000f8e:	1dfa      	adds	r2, r7, #7
 8000f90:	7812      	ldrb	r2, [r2, #0]
 8000f92:	0011      	movs	r1, r2
 8000f94:	2203      	movs	r2, #3
 8000f96:	400a      	ands	r2, r1
 8000f98:	00d2      	lsls	r2, r2, #3
 8000f9a:	21ff      	movs	r1, #255	@ 0xff
 8000f9c:	4091      	lsls	r1, r2
 8000f9e:	000a      	movs	r2, r1
 8000fa0:	43d2      	mvns	r2, r2
 8000fa2:	401a      	ands	r2, r3
 8000fa4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	019b      	lsls	r3, r3, #6
 8000faa:	22ff      	movs	r2, #255	@ 0xff
 8000fac:	401a      	ands	r2, r3
 8000fae:	1dfb      	adds	r3, r7, #7
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	0018      	movs	r0, r3
 8000fb4:	2303      	movs	r3, #3
 8000fb6:	4003      	ands	r3, r0
 8000fb8:	00db      	lsls	r3, r3, #3
 8000fba:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fbc:	481f      	ldr	r0, [pc, #124]	@ (800103c <__NVIC_SetPriority+0xd4>)
 8000fbe:	1dfb      	adds	r3, r7, #7
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	b25b      	sxtb	r3, r3
 8000fc4:	089b      	lsrs	r3, r3, #2
 8000fc6:	430a      	orrs	r2, r1
 8000fc8:	33c0      	adds	r3, #192	@ 0xc0
 8000fca:	009b      	lsls	r3, r3, #2
 8000fcc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000fce:	e031      	b.n	8001034 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fd0:	4a1b      	ldr	r2, [pc, #108]	@ (8001040 <__NVIC_SetPriority+0xd8>)
 8000fd2:	1dfb      	adds	r3, r7, #7
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	0019      	movs	r1, r3
 8000fd8:	230f      	movs	r3, #15
 8000fda:	400b      	ands	r3, r1
 8000fdc:	3b08      	subs	r3, #8
 8000fde:	089b      	lsrs	r3, r3, #2
 8000fe0:	3306      	adds	r3, #6
 8000fe2:	009b      	lsls	r3, r3, #2
 8000fe4:	18d3      	adds	r3, r2, r3
 8000fe6:	3304      	adds	r3, #4
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	1dfa      	adds	r2, r7, #7
 8000fec:	7812      	ldrb	r2, [r2, #0]
 8000fee:	0011      	movs	r1, r2
 8000ff0:	2203      	movs	r2, #3
 8000ff2:	400a      	ands	r2, r1
 8000ff4:	00d2      	lsls	r2, r2, #3
 8000ff6:	21ff      	movs	r1, #255	@ 0xff
 8000ff8:	4091      	lsls	r1, r2
 8000ffa:	000a      	movs	r2, r1
 8000ffc:	43d2      	mvns	r2, r2
 8000ffe:	401a      	ands	r2, r3
 8001000:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	019b      	lsls	r3, r3, #6
 8001006:	22ff      	movs	r2, #255	@ 0xff
 8001008:	401a      	ands	r2, r3
 800100a:	1dfb      	adds	r3, r7, #7
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	0018      	movs	r0, r3
 8001010:	2303      	movs	r3, #3
 8001012:	4003      	ands	r3, r0
 8001014:	00db      	lsls	r3, r3, #3
 8001016:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001018:	4809      	ldr	r0, [pc, #36]	@ (8001040 <__NVIC_SetPriority+0xd8>)
 800101a:	1dfb      	adds	r3, r7, #7
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	001c      	movs	r4, r3
 8001020:	230f      	movs	r3, #15
 8001022:	4023      	ands	r3, r4
 8001024:	3b08      	subs	r3, #8
 8001026:	089b      	lsrs	r3, r3, #2
 8001028:	430a      	orrs	r2, r1
 800102a:	3306      	adds	r3, #6
 800102c:	009b      	lsls	r3, r3, #2
 800102e:	18c3      	adds	r3, r0, r3
 8001030:	3304      	adds	r3, #4
 8001032:	601a      	str	r2, [r3, #0]
}
 8001034:	46c0      	nop			@ (mov r8, r8)
 8001036:	46bd      	mov	sp, r7
 8001038:	b003      	add	sp, #12
 800103a:	bd90      	pop	{r4, r7, pc}
 800103c:	e000e100 	.word	0xe000e100
 8001040:	e000ed00 	.word	0xe000ed00

08001044 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	1e5a      	subs	r2, r3, #1
 8001050:	2380      	movs	r3, #128	@ 0x80
 8001052:	045b      	lsls	r3, r3, #17
 8001054:	429a      	cmp	r2, r3
 8001056:	d301      	bcc.n	800105c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001058:	2301      	movs	r3, #1
 800105a:	e010      	b.n	800107e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800105c:	4b0a      	ldr	r3, [pc, #40]	@ (8001088 <SysTick_Config+0x44>)
 800105e:	687a      	ldr	r2, [r7, #4]
 8001060:	3a01      	subs	r2, #1
 8001062:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001064:	2301      	movs	r3, #1
 8001066:	425b      	negs	r3, r3
 8001068:	2103      	movs	r1, #3
 800106a:	0018      	movs	r0, r3
 800106c:	f7ff ff7c 	bl	8000f68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001070:	4b05      	ldr	r3, [pc, #20]	@ (8001088 <SysTick_Config+0x44>)
 8001072:	2200      	movs	r2, #0
 8001074:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001076:	4b04      	ldr	r3, [pc, #16]	@ (8001088 <SysTick_Config+0x44>)
 8001078:	2207      	movs	r2, #7
 800107a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800107c:	2300      	movs	r3, #0
}
 800107e:	0018      	movs	r0, r3
 8001080:	46bd      	mov	sp, r7
 8001082:	b002      	add	sp, #8
 8001084:	bd80      	pop	{r7, pc}
 8001086:	46c0      	nop			@ (mov r8, r8)
 8001088:	e000e010 	.word	0xe000e010

0800108c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800108c:	b580      	push	{r7, lr}
 800108e:	b084      	sub	sp, #16
 8001090:	af00      	add	r7, sp, #0
 8001092:	60b9      	str	r1, [r7, #8]
 8001094:	607a      	str	r2, [r7, #4]
 8001096:	210f      	movs	r1, #15
 8001098:	187b      	adds	r3, r7, r1
 800109a:	1c02      	adds	r2, r0, #0
 800109c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800109e:	68ba      	ldr	r2, [r7, #8]
 80010a0:	187b      	adds	r3, r7, r1
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	b25b      	sxtb	r3, r3
 80010a6:	0011      	movs	r1, r2
 80010a8:	0018      	movs	r0, r3
 80010aa:	f7ff ff5d 	bl	8000f68 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 80010ae:	46c0      	nop			@ (mov r8, r8)
 80010b0:	46bd      	mov	sp, r7
 80010b2:	b004      	add	sp, #16
 80010b4:	bd80      	pop	{r7, pc}

080010b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010b6:	b580      	push	{r7, lr}
 80010b8:	b082      	sub	sp, #8
 80010ba:	af00      	add	r7, sp, #0
 80010bc:	0002      	movs	r2, r0
 80010be:	1dfb      	adds	r3, r7, #7
 80010c0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010c2:	1dfb      	adds	r3, r7, #7
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	b25b      	sxtb	r3, r3
 80010c8:	0018      	movs	r0, r3
 80010ca:	f7ff ff33 	bl	8000f34 <__NVIC_EnableIRQ>
}
 80010ce:	46c0      	nop			@ (mov r8, r8)
 80010d0:	46bd      	mov	sp, r7
 80010d2:	b002      	add	sp, #8
 80010d4:	bd80      	pop	{r7, pc}

080010d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010d6:	b580      	push	{r7, lr}
 80010d8:	b082      	sub	sp, #8
 80010da:	af00      	add	r7, sp, #0
 80010dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	0018      	movs	r0, r3
 80010e2:	f7ff ffaf 	bl	8001044 <SysTick_Config>
 80010e6:	0003      	movs	r3, r0
}
 80010e8:	0018      	movs	r0, r3
 80010ea:	46bd      	mov	sp, r7
 80010ec:	b002      	add	sp, #8
 80010ee:	bd80      	pop	{r7, pc}

080010f0 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b084      	sub	sp, #16
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80010f8:	230f      	movs	r3, #15
 80010fa:	18fb      	adds	r3, r7, r3
 80010fc:	2200      	movs	r2, #0
 80010fe:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2225      	movs	r2, #37	@ 0x25
 8001104:	5c9b      	ldrb	r3, [r3, r2]
 8001106:	b2db      	uxtb	r3, r3
 8001108:	2b02      	cmp	r3, #2
 800110a:	d008      	beq.n	800111e <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	2204      	movs	r2, #4
 8001110:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	2224      	movs	r2, #36	@ 0x24
 8001116:	2100      	movs	r1, #0
 8001118:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800111a:	2301      	movs	r3, #1
 800111c:	e024      	b.n	8001168 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	681a      	ldr	r2, [r3, #0]
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	210e      	movs	r1, #14
 800112a:	438a      	bics	r2, r1
 800112c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	681a      	ldr	r2, [r3, #0]
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	2101      	movs	r1, #1
 800113a:	438a      	bics	r2, r1
 800113c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001142:	221c      	movs	r2, #28
 8001144:	401a      	ands	r2, r3
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800114a:	2101      	movs	r1, #1
 800114c:	4091      	lsls	r1, r2
 800114e:	000a      	movs	r2, r1
 8001150:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2225      	movs	r2, #37	@ 0x25
 8001156:	2101      	movs	r1, #1
 8001158:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	2224      	movs	r2, #36	@ 0x24
 800115e:	2100      	movs	r1, #0
 8001160:	5499      	strb	r1, [r3, r2]

    return status;
 8001162:	230f      	movs	r3, #15
 8001164:	18fb      	adds	r3, r7, r3
 8001166:	781b      	ldrb	r3, [r3, #0]
  }
}
 8001168:	0018      	movs	r0, r3
 800116a:	46bd      	mov	sp, r7
 800116c:	b004      	add	sp, #16
 800116e:	bd80      	pop	{r7, pc}

08001170 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001178:	210f      	movs	r1, #15
 800117a:	187b      	adds	r3, r7, r1
 800117c:	2200      	movs	r2, #0
 800117e:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	2225      	movs	r2, #37	@ 0x25
 8001184:	5c9b      	ldrb	r3, [r3, r2]
 8001186:	b2db      	uxtb	r3, r3
 8001188:	2b02      	cmp	r3, #2
 800118a:	d006      	beq.n	800119a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2204      	movs	r2, #4
 8001190:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001192:	187b      	adds	r3, r7, r1
 8001194:	2201      	movs	r2, #1
 8001196:	701a      	strb	r2, [r3, #0]
 8001198:	e02a      	b.n	80011f0 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	681a      	ldr	r2, [r3, #0]
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	210e      	movs	r1, #14
 80011a6:	438a      	bics	r2, r1
 80011a8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	681a      	ldr	r2, [r3, #0]
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	2101      	movs	r1, #1
 80011b6:	438a      	bics	r2, r1
 80011b8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011be:	221c      	movs	r2, #28
 80011c0:	401a      	ands	r2, r3
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011c6:	2101      	movs	r1, #1
 80011c8:	4091      	lsls	r1, r2
 80011ca:	000a      	movs	r2, r1
 80011cc:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	2225      	movs	r2, #37	@ 0x25
 80011d2:	2101      	movs	r1, #1
 80011d4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	2224      	movs	r2, #36	@ 0x24
 80011da:	2100      	movs	r1, #0
 80011dc:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d004      	beq.n	80011f0 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80011ea:	687a      	ldr	r2, [r7, #4]
 80011ec:	0010      	movs	r0, r2
 80011ee:	4798      	blx	r3
    }
  }
  return status;
 80011f0:	230f      	movs	r3, #15
 80011f2:	18fb      	adds	r3, r7, r3
 80011f4:	781b      	ldrb	r3, [r3, #0]
}
 80011f6:	0018      	movs	r0, r3
 80011f8:	46bd      	mov	sp, r7
 80011fa:	b004      	add	sp, #16
 80011fc:	bd80      	pop	{r7, pc}
	...

08001200 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b086      	sub	sp, #24
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800120a:	2300      	movs	r3, #0
 800120c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800120e:	2300      	movs	r3, #0
 8001210:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001212:	2300      	movs	r3, #0
 8001214:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001216:	e155      	b.n	80014c4 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	2101      	movs	r1, #1
 800121e:	697a      	ldr	r2, [r7, #20]
 8001220:	4091      	lsls	r1, r2
 8001222:	000a      	movs	r2, r1
 8001224:	4013      	ands	r3, r2
 8001226:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d100      	bne.n	8001230 <HAL_GPIO_Init+0x30>
 800122e:	e146      	b.n	80014be <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	2203      	movs	r2, #3
 8001236:	4013      	ands	r3, r2
 8001238:	2b01      	cmp	r3, #1
 800123a:	d005      	beq.n	8001248 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	2203      	movs	r2, #3
 8001242:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001244:	2b02      	cmp	r3, #2
 8001246:	d130      	bne.n	80012aa <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	689b      	ldr	r3, [r3, #8]
 800124c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800124e:	697b      	ldr	r3, [r7, #20]
 8001250:	005b      	lsls	r3, r3, #1
 8001252:	2203      	movs	r2, #3
 8001254:	409a      	lsls	r2, r3
 8001256:	0013      	movs	r3, r2
 8001258:	43da      	mvns	r2, r3
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	4013      	ands	r3, r2
 800125e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	68da      	ldr	r2, [r3, #12]
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	005b      	lsls	r3, r3, #1
 8001268:	409a      	lsls	r2, r3
 800126a:	0013      	movs	r3, r2
 800126c:	693a      	ldr	r2, [r7, #16]
 800126e:	4313      	orrs	r3, r2
 8001270:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	693a      	ldr	r2, [r7, #16]
 8001276:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800127e:	2201      	movs	r2, #1
 8001280:	697b      	ldr	r3, [r7, #20]
 8001282:	409a      	lsls	r2, r3
 8001284:	0013      	movs	r3, r2
 8001286:	43da      	mvns	r2, r3
 8001288:	693b      	ldr	r3, [r7, #16]
 800128a:	4013      	ands	r3, r2
 800128c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	091b      	lsrs	r3, r3, #4
 8001294:	2201      	movs	r2, #1
 8001296:	401a      	ands	r2, r3
 8001298:	697b      	ldr	r3, [r7, #20]
 800129a:	409a      	lsls	r2, r3
 800129c:	0013      	movs	r3, r2
 800129e:	693a      	ldr	r2, [r7, #16]
 80012a0:	4313      	orrs	r3, r2
 80012a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	693a      	ldr	r2, [r7, #16]
 80012a8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	685b      	ldr	r3, [r3, #4]
 80012ae:	2203      	movs	r2, #3
 80012b0:	4013      	ands	r3, r2
 80012b2:	2b03      	cmp	r3, #3
 80012b4:	d017      	beq.n	80012e6 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	68db      	ldr	r3, [r3, #12]
 80012ba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80012bc:	697b      	ldr	r3, [r7, #20]
 80012be:	005b      	lsls	r3, r3, #1
 80012c0:	2203      	movs	r2, #3
 80012c2:	409a      	lsls	r2, r3
 80012c4:	0013      	movs	r3, r2
 80012c6:	43da      	mvns	r2, r3
 80012c8:	693b      	ldr	r3, [r7, #16]
 80012ca:	4013      	ands	r3, r2
 80012cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	689a      	ldr	r2, [r3, #8]
 80012d2:	697b      	ldr	r3, [r7, #20]
 80012d4:	005b      	lsls	r3, r3, #1
 80012d6:	409a      	lsls	r2, r3
 80012d8:	0013      	movs	r3, r2
 80012da:	693a      	ldr	r2, [r7, #16]
 80012dc:	4313      	orrs	r3, r2
 80012de:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	693a      	ldr	r2, [r7, #16]
 80012e4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	2203      	movs	r2, #3
 80012ec:	4013      	ands	r3, r2
 80012ee:	2b02      	cmp	r3, #2
 80012f0:	d123      	bne.n	800133a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	08da      	lsrs	r2, r3, #3
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	3208      	adds	r2, #8
 80012fa:	0092      	lsls	r2, r2, #2
 80012fc:	58d3      	ldr	r3, [r2, r3]
 80012fe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001300:	697b      	ldr	r3, [r7, #20]
 8001302:	2207      	movs	r2, #7
 8001304:	4013      	ands	r3, r2
 8001306:	009b      	lsls	r3, r3, #2
 8001308:	220f      	movs	r2, #15
 800130a:	409a      	lsls	r2, r3
 800130c:	0013      	movs	r3, r2
 800130e:	43da      	mvns	r2, r3
 8001310:	693b      	ldr	r3, [r7, #16]
 8001312:	4013      	ands	r3, r2
 8001314:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	691a      	ldr	r2, [r3, #16]
 800131a:	697b      	ldr	r3, [r7, #20]
 800131c:	2107      	movs	r1, #7
 800131e:	400b      	ands	r3, r1
 8001320:	009b      	lsls	r3, r3, #2
 8001322:	409a      	lsls	r2, r3
 8001324:	0013      	movs	r3, r2
 8001326:	693a      	ldr	r2, [r7, #16]
 8001328:	4313      	orrs	r3, r2
 800132a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	08da      	lsrs	r2, r3, #3
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	3208      	adds	r2, #8
 8001334:	0092      	lsls	r2, r2, #2
 8001336:	6939      	ldr	r1, [r7, #16]
 8001338:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001340:	697b      	ldr	r3, [r7, #20]
 8001342:	005b      	lsls	r3, r3, #1
 8001344:	2203      	movs	r2, #3
 8001346:	409a      	lsls	r2, r3
 8001348:	0013      	movs	r3, r2
 800134a:	43da      	mvns	r2, r3
 800134c:	693b      	ldr	r3, [r7, #16]
 800134e:	4013      	ands	r3, r2
 8001350:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	685b      	ldr	r3, [r3, #4]
 8001356:	2203      	movs	r2, #3
 8001358:	401a      	ands	r2, r3
 800135a:	697b      	ldr	r3, [r7, #20]
 800135c:	005b      	lsls	r3, r3, #1
 800135e:	409a      	lsls	r2, r3
 8001360:	0013      	movs	r3, r2
 8001362:	693a      	ldr	r2, [r7, #16]
 8001364:	4313      	orrs	r3, r2
 8001366:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	693a      	ldr	r2, [r7, #16]
 800136c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	685a      	ldr	r2, [r3, #4]
 8001372:	23c0      	movs	r3, #192	@ 0xc0
 8001374:	029b      	lsls	r3, r3, #10
 8001376:	4013      	ands	r3, r2
 8001378:	d100      	bne.n	800137c <HAL_GPIO_Init+0x17c>
 800137a:	e0a0      	b.n	80014be <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800137c:	4b57      	ldr	r3, [pc, #348]	@ (80014dc <HAL_GPIO_Init+0x2dc>)
 800137e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001380:	4b56      	ldr	r3, [pc, #344]	@ (80014dc <HAL_GPIO_Init+0x2dc>)
 8001382:	2101      	movs	r1, #1
 8001384:	430a      	orrs	r2, r1
 8001386:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001388:	4a55      	ldr	r2, [pc, #340]	@ (80014e0 <HAL_GPIO_Init+0x2e0>)
 800138a:	697b      	ldr	r3, [r7, #20]
 800138c:	089b      	lsrs	r3, r3, #2
 800138e:	3302      	adds	r3, #2
 8001390:	009b      	lsls	r3, r3, #2
 8001392:	589b      	ldr	r3, [r3, r2]
 8001394:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001396:	697b      	ldr	r3, [r7, #20]
 8001398:	2203      	movs	r2, #3
 800139a:	4013      	ands	r3, r2
 800139c:	009b      	lsls	r3, r3, #2
 800139e:	220f      	movs	r2, #15
 80013a0:	409a      	lsls	r2, r3
 80013a2:	0013      	movs	r3, r2
 80013a4:	43da      	mvns	r2, r3
 80013a6:	693b      	ldr	r3, [r7, #16]
 80013a8:	4013      	ands	r3, r2
 80013aa:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80013ac:	687a      	ldr	r2, [r7, #4]
 80013ae:	23a0      	movs	r3, #160	@ 0xa0
 80013b0:	05db      	lsls	r3, r3, #23
 80013b2:	429a      	cmp	r2, r3
 80013b4:	d01f      	beq.n	80013f6 <HAL_GPIO_Init+0x1f6>
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	4a4a      	ldr	r2, [pc, #296]	@ (80014e4 <HAL_GPIO_Init+0x2e4>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d019      	beq.n	80013f2 <HAL_GPIO_Init+0x1f2>
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	4a49      	ldr	r2, [pc, #292]	@ (80014e8 <HAL_GPIO_Init+0x2e8>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d013      	beq.n	80013ee <HAL_GPIO_Init+0x1ee>
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	4a48      	ldr	r2, [pc, #288]	@ (80014ec <HAL_GPIO_Init+0x2ec>)
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d00d      	beq.n	80013ea <HAL_GPIO_Init+0x1ea>
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	4a47      	ldr	r2, [pc, #284]	@ (80014f0 <HAL_GPIO_Init+0x2f0>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d007      	beq.n	80013e6 <HAL_GPIO_Init+0x1e6>
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	4a46      	ldr	r2, [pc, #280]	@ (80014f4 <HAL_GPIO_Init+0x2f4>)
 80013da:	4293      	cmp	r3, r2
 80013dc:	d101      	bne.n	80013e2 <HAL_GPIO_Init+0x1e2>
 80013de:	2305      	movs	r3, #5
 80013e0:	e00a      	b.n	80013f8 <HAL_GPIO_Init+0x1f8>
 80013e2:	2306      	movs	r3, #6
 80013e4:	e008      	b.n	80013f8 <HAL_GPIO_Init+0x1f8>
 80013e6:	2304      	movs	r3, #4
 80013e8:	e006      	b.n	80013f8 <HAL_GPIO_Init+0x1f8>
 80013ea:	2303      	movs	r3, #3
 80013ec:	e004      	b.n	80013f8 <HAL_GPIO_Init+0x1f8>
 80013ee:	2302      	movs	r3, #2
 80013f0:	e002      	b.n	80013f8 <HAL_GPIO_Init+0x1f8>
 80013f2:	2301      	movs	r3, #1
 80013f4:	e000      	b.n	80013f8 <HAL_GPIO_Init+0x1f8>
 80013f6:	2300      	movs	r3, #0
 80013f8:	697a      	ldr	r2, [r7, #20]
 80013fa:	2103      	movs	r1, #3
 80013fc:	400a      	ands	r2, r1
 80013fe:	0092      	lsls	r2, r2, #2
 8001400:	4093      	lsls	r3, r2
 8001402:	693a      	ldr	r2, [r7, #16]
 8001404:	4313      	orrs	r3, r2
 8001406:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001408:	4935      	ldr	r1, [pc, #212]	@ (80014e0 <HAL_GPIO_Init+0x2e0>)
 800140a:	697b      	ldr	r3, [r7, #20]
 800140c:	089b      	lsrs	r3, r3, #2
 800140e:	3302      	adds	r3, #2
 8001410:	009b      	lsls	r3, r3, #2
 8001412:	693a      	ldr	r2, [r7, #16]
 8001414:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001416:	4b38      	ldr	r3, [pc, #224]	@ (80014f8 <HAL_GPIO_Init+0x2f8>)
 8001418:	689b      	ldr	r3, [r3, #8]
 800141a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	43da      	mvns	r2, r3
 8001420:	693b      	ldr	r3, [r7, #16]
 8001422:	4013      	ands	r3, r2
 8001424:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	685a      	ldr	r2, [r3, #4]
 800142a:	2380      	movs	r3, #128	@ 0x80
 800142c:	035b      	lsls	r3, r3, #13
 800142e:	4013      	ands	r3, r2
 8001430:	d003      	beq.n	800143a <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8001432:	693a      	ldr	r2, [r7, #16]
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	4313      	orrs	r3, r2
 8001438:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800143a:	4b2f      	ldr	r3, [pc, #188]	@ (80014f8 <HAL_GPIO_Init+0x2f8>)
 800143c:	693a      	ldr	r2, [r7, #16]
 800143e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001440:	4b2d      	ldr	r3, [pc, #180]	@ (80014f8 <HAL_GPIO_Init+0x2f8>)
 8001442:	68db      	ldr	r3, [r3, #12]
 8001444:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	43da      	mvns	r2, r3
 800144a:	693b      	ldr	r3, [r7, #16]
 800144c:	4013      	ands	r3, r2
 800144e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	685a      	ldr	r2, [r3, #4]
 8001454:	2380      	movs	r3, #128	@ 0x80
 8001456:	039b      	lsls	r3, r3, #14
 8001458:	4013      	ands	r3, r2
 800145a:	d003      	beq.n	8001464 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800145c:	693a      	ldr	r2, [r7, #16]
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	4313      	orrs	r3, r2
 8001462:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001464:	4b24      	ldr	r3, [pc, #144]	@ (80014f8 <HAL_GPIO_Init+0x2f8>)
 8001466:	693a      	ldr	r2, [r7, #16]
 8001468:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 800146a:	4b23      	ldr	r3, [pc, #140]	@ (80014f8 <HAL_GPIO_Init+0x2f8>)
 800146c:	685b      	ldr	r3, [r3, #4]
 800146e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	43da      	mvns	r2, r3
 8001474:	693b      	ldr	r3, [r7, #16]
 8001476:	4013      	ands	r3, r2
 8001478:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	685a      	ldr	r2, [r3, #4]
 800147e:	2380      	movs	r3, #128	@ 0x80
 8001480:	029b      	lsls	r3, r3, #10
 8001482:	4013      	ands	r3, r2
 8001484:	d003      	beq.n	800148e <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8001486:	693a      	ldr	r2, [r7, #16]
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	4313      	orrs	r3, r2
 800148c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800148e:	4b1a      	ldr	r3, [pc, #104]	@ (80014f8 <HAL_GPIO_Init+0x2f8>)
 8001490:	693a      	ldr	r2, [r7, #16]
 8001492:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001494:	4b18      	ldr	r3, [pc, #96]	@ (80014f8 <HAL_GPIO_Init+0x2f8>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	43da      	mvns	r2, r3
 800149e:	693b      	ldr	r3, [r7, #16]
 80014a0:	4013      	ands	r3, r2
 80014a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	685a      	ldr	r2, [r3, #4]
 80014a8:	2380      	movs	r3, #128	@ 0x80
 80014aa:	025b      	lsls	r3, r3, #9
 80014ac:	4013      	ands	r3, r2
 80014ae:	d003      	beq.n	80014b8 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80014b0:	693a      	ldr	r2, [r7, #16]
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	4313      	orrs	r3, r2
 80014b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80014b8:	4b0f      	ldr	r3, [pc, #60]	@ (80014f8 <HAL_GPIO_Init+0x2f8>)
 80014ba:	693a      	ldr	r2, [r7, #16]
 80014bc:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80014be:	697b      	ldr	r3, [r7, #20]
 80014c0:	3301      	adds	r3, #1
 80014c2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	681a      	ldr	r2, [r3, #0]
 80014c8:	697b      	ldr	r3, [r7, #20]
 80014ca:	40da      	lsrs	r2, r3
 80014cc:	1e13      	subs	r3, r2, #0
 80014ce:	d000      	beq.n	80014d2 <HAL_GPIO_Init+0x2d2>
 80014d0:	e6a2      	b.n	8001218 <HAL_GPIO_Init+0x18>
  }
}
 80014d2:	46c0      	nop			@ (mov r8, r8)
 80014d4:	46c0      	nop			@ (mov r8, r8)
 80014d6:	46bd      	mov	sp, r7
 80014d8:	b006      	add	sp, #24
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	40021000 	.word	0x40021000
 80014e0:	40010000 	.word	0x40010000
 80014e4:	50000400 	.word	0x50000400
 80014e8:	50000800 	.word	0x50000800
 80014ec:	50000c00 	.word	0x50000c00
 80014f0:	50001000 	.word	0x50001000
 80014f4:	50001c00 	.word	0x50001c00
 80014f8:	40010400 	.word	0x40010400

080014fc <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
 8001504:	0008      	movs	r0, r1
 8001506:	0011      	movs	r1, r2
 8001508:	1cbb      	adds	r3, r7, #2
 800150a:	1c02      	adds	r2, r0, #0
 800150c:	801a      	strh	r2, [r3, #0]
 800150e:	1c7b      	adds	r3, r7, #1
 8001510:	1c0a      	adds	r2, r1, #0
 8001512:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001514:	1c7b      	adds	r3, r7, #1
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d004      	beq.n	8001526 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 800151c:	1cbb      	adds	r3, r7, #2
 800151e:	881a      	ldrh	r2, [r3, #0]
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001524:	e003      	b.n	800152e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001526:	1cbb      	adds	r3, r7, #2
 8001528:	881a      	ldrh	r2, [r3, #0]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800152e:	46c0      	nop			@ (mov r8, r8)
 8001530:	46bd      	mov	sp, r7
 8001532:	b002      	add	sp, #8
 8001534:	bd80      	pop	{r7, pc}
	...

08001538 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
 800153e:	0002      	movs	r2, r0
 8001540:	1dbb      	adds	r3, r7, #6
 8001542:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001544:	4b09      	ldr	r3, [pc, #36]	@ (800156c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001546:	695b      	ldr	r3, [r3, #20]
 8001548:	1dba      	adds	r2, r7, #6
 800154a:	8812      	ldrh	r2, [r2, #0]
 800154c:	4013      	ands	r3, r2
 800154e:	d008      	beq.n	8001562 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001550:	4b06      	ldr	r3, [pc, #24]	@ (800156c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001552:	1dba      	adds	r2, r7, #6
 8001554:	8812      	ldrh	r2, [r2, #0]
 8001556:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001558:	1dbb      	adds	r3, r7, #6
 800155a:	881b      	ldrh	r3, [r3, #0]
 800155c:	0018      	movs	r0, r3
 800155e:	f000 f807 	bl	8001570 <HAL_GPIO_EXTI_Callback>
  }
}
 8001562:	46c0      	nop			@ (mov r8, r8)
 8001564:	46bd      	mov	sp, r7
 8001566:	b002      	add	sp, #8
 8001568:	bd80      	pop	{r7, pc}
 800156a:	46c0      	nop			@ (mov r8, r8)
 800156c:	40010400 	.word	0x40010400

08001570 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
 8001576:	0002      	movs	r2, r0
 8001578:	1dbb      	adds	r3, r7, #6
 800157a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800157c:	46c0      	nop			@ (mov r8, r8)
 800157e:	46bd      	mov	sp, r7
 8001580:	b002      	add	sp, #8
 8001582:	bd80      	pop	{r7, pc}

08001584 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001584:	b5b0      	push	{r4, r5, r7, lr}
 8001586:	b08a      	sub	sp, #40	@ 0x28
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d102      	bne.n	8001598 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001592:	2301      	movs	r3, #1
 8001594:	f000 fbbf 	bl	8001d16 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001598:	4bc9      	ldr	r3, [pc, #804]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 800159a:	68db      	ldr	r3, [r3, #12]
 800159c:	220c      	movs	r2, #12
 800159e:	4013      	ands	r3, r2
 80015a0:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80015a2:	4bc7      	ldr	r3, [pc, #796]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 80015a4:	68da      	ldr	r2, [r3, #12]
 80015a6:	2380      	movs	r3, #128	@ 0x80
 80015a8:	025b      	lsls	r3, r3, #9
 80015aa:	4013      	ands	r3, r2
 80015ac:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	2201      	movs	r2, #1
 80015b4:	4013      	ands	r3, r2
 80015b6:	d100      	bne.n	80015ba <HAL_RCC_OscConfig+0x36>
 80015b8:	e07e      	b.n	80016b8 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80015ba:	69fb      	ldr	r3, [r7, #28]
 80015bc:	2b08      	cmp	r3, #8
 80015be:	d007      	beq.n	80015d0 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80015c0:	69fb      	ldr	r3, [r7, #28]
 80015c2:	2b0c      	cmp	r3, #12
 80015c4:	d112      	bne.n	80015ec <HAL_RCC_OscConfig+0x68>
 80015c6:	69ba      	ldr	r2, [r7, #24]
 80015c8:	2380      	movs	r3, #128	@ 0x80
 80015ca:	025b      	lsls	r3, r3, #9
 80015cc:	429a      	cmp	r2, r3
 80015ce:	d10d      	bne.n	80015ec <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015d0:	4bbb      	ldr	r3, [pc, #748]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 80015d2:	681a      	ldr	r2, [r3, #0]
 80015d4:	2380      	movs	r3, #128	@ 0x80
 80015d6:	029b      	lsls	r3, r3, #10
 80015d8:	4013      	ands	r3, r2
 80015da:	d100      	bne.n	80015de <HAL_RCC_OscConfig+0x5a>
 80015dc:	e06b      	b.n	80016b6 <HAL_RCC_OscConfig+0x132>
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d167      	bne.n	80016b6 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80015e6:	2301      	movs	r3, #1
 80015e8:	f000 fb95 	bl	8001d16 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	685a      	ldr	r2, [r3, #4]
 80015f0:	2380      	movs	r3, #128	@ 0x80
 80015f2:	025b      	lsls	r3, r3, #9
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d107      	bne.n	8001608 <HAL_RCC_OscConfig+0x84>
 80015f8:	4bb1      	ldr	r3, [pc, #708]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 80015fa:	681a      	ldr	r2, [r3, #0]
 80015fc:	4bb0      	ldr	r3, [pc, #704]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 80015fe:	2180      	movs	r1, #128	@ 0x80
 8001600:	0249      	lsls	r1, r1, #9
 8001602:	430a      	orrs	r2, r1
 8001604:	601a      	str	r2, [r3, #0]
 8001606:	e027      	b.n	8001658 <HAL_RCC_OscConfig+0xd4>
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	685a      	ldr	r2, [r3, #4]
 800160c:	23a0      	movs	r3, #160	@ 0xa0
 800160e:	02db      	lsls	r3, r3, #11
 8001610:	429a      	cmp	r2, r3
 8001612:	d10e      	bne.n	8001632 <HAL_RCC_OscConfig+0xae>
 8001614:	4baa      	ldr	r3, [pc, #680]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 8001616:	681a      	ldr	r2, [r3, #0]
 8001618:	4ba9      	ldr	r3, [pc, #676]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 800161a:	2180      	movs	r1, #128	@ 0x80
 800161c:	02c9      	lsls	r1, r1, #11
 800161e:	430a      	orrs	r2, r1
 8001620:	601a      	str	r2, [r3, #0]
 8001622:	4ba7      	ldr	r3, [pc, #668]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 8001624:	681a      	ldr	r2, [r3, #0]
 8001626:	4ba6      	ldr	r3, [pc, #664]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 8001628:	2180      	movs	r1, #128	@ 0x80
 800162a:	0249      	lsls	r1, r1, #9
 800162c:	430a      	orrs	r2, r1
 800162e:	601a      	str	r2, [r3, #0]
 8001630:	e012      	b.n	8001658 <HAL_RCC_OscConfig+0xd4>
 8001632:	4ba3      	ldr	r3, [pc, #652]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 8001634:	681a      	ldr	r2, [r3, #0]
 8001636:	4ba2      	ldr	r3, [pc, #648]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 8001638:	49a2      	ldr	r1, [pc, #648]	@ (80018c4 <HAL_RCC_OscConfig+0x340>)
 800163a:	400a      	ands	r2, r1
 800163c:	601a      	str	r2, [r3, #0]
 800163e:	4ba0      	ldr	r3, [pc, #640]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 8001640:	681a      	ldr	r2, [r3, #0]
 8001642:	2380      	movs	r3, #128	@ 0x80
 8001644:	025b      	lsls	r3, r3, #9
 8001646:	4013      	ands	r3, r2
 8001648:	60fb      	str	r3, [r7, #12]
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	4b9c      	ldr	r3, [pc, #624]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 800164e:	681a      	ldr	r2, [r3, #0]
 8001650:	4b9b      	ldr	r3, [pc, #620]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 8001652:	499d      	ldr	r1, [pc, #628]	@ (80018c8 <HAL_RCC_OscConfig+0x344>)
 8001654:	400a      	ands	r2, r1
 8001656:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d015      	beq.n	800168c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001660:	f7ff fc5e 	bl	8000f20 <HAL_GetTick>
 8001664:	0003      	movs	r3, r0
 8001666:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001668:	e009      	b.n	800167e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800166a:	f7ff fc59 	bl	8000f20 <HAL_GetTick>
 800166e:	0002      	movs	r2, r0
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	1ad3      	subs	r3, r2, r3
 8001674:	2b64      	cmp	r3, #100	@ 0x64
 8001676:	d902      	bls.n	800167e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001678:	2303      	movs	r3, #3
 800167a:	f000 fb4c 	bl	8001d16 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800167e:	4b90      	ldr	r3, [pc, #576]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 8001680:	681a      	ldr	r2, [r3, #0]
 8001682:	2380      	movs	r3, #128	@ 0x80
 8001684:	029b      	lsls	r3, r3, #10
 8001686:	4013      	ands	r3, r2
 8001688:	d0ef      	beq.n	800166a <HAL_RCC_OscConfig+0xe6>
 800168a:	e015      	b.n	80016b8 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800168c:	f7ff fc48 	bl	8000f20 <HAL_GetTick>
 8001690:	0003      	movs	r3, r0
 8001692:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001694:	e008      	b.n	80016a8 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001696:	f7ff fc43 	bl	8000f20 <HAL_GetTick>
 800169a:	0002      	movs	r2, r0
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	1ad3      	subs	r3, r2, r3
 80016a0:	2b64      	cmp	r3, #100	@ 0x64
 80016a2:	d901      	bls.n	80016a8 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80016a4:	2303      	movs	r3, #3
 80016a6:	e336      	b.n	8001d16 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80016a8:	4b85      	ldr	r3, [pc, #532]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	2380      	movs	r3, #128	@ 0x80
 80016ae:	029b      	lsls	r3, r3, #10
 80016b0:	4013      	ands	r3, r2
 80016b2:	d1f0      	bne.n	8001696 <HAL_RCC_OscConfig+0x112>
 80016b4:	e000      	b.n	80016b8 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016b6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	2202      	movs	r2, #2
 80016be:	4013      	ands	r3, r2
 80016c0:	d100      	bne.n	80016c4 <HAL_RCC_OscConfig+0x140>
 80016c2:	e099      	b.n	80017f8 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	68db      	ldr	r3, [r3, #12]
 80016c8:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80016ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016cc:	2220      	movs	r2, #32
 80016ce:	4013      	ands	r3, r2
 80016d0:	d009      	beq.n	80016e6 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80016d2:	4b7b      	ldr	r3, [pc, #492]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	4b7a      	ldr	r3, [pc, #488]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 80016d8:	2120      	movs	r1, #32
 80016da:	430a      	orrs	r2, r1
 80016dc:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80016de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016e0:	2220      	movs	r2, #32
 80016e2:	4393      	bics	r3, r2
 80016e4:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80016e6:	69fb      	ldr	r3, [r7, #28]
 80016e8:	2b04      	cmp	r3, #4
 80016ea:	d005      	beq.n	80016f8 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80016ec:	69fb      	ldr	r3, [r7, #28]
 80016ee:	2b0c      	cmp	r3, #12
 80016f0:	d13e      	bne.n	8001770 <HAL_RCC_OscConfig+0x1ec>
 80016f2:	69bb      	ldr	r3, [r7, #24]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d13b      	bne.n	8001770 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80016f8:	4b71      	ldr	r3, [pc, #452]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	2204      	movs	r2, #4
 80016fe:	4013      	ands	r3, r2
 8001700:	d004      	beq.n	800170c <HAL_RCC_OscConfig+0x188>
 8001702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001704:	2b00      	cmp	r3, #0
 8001706:	d101      	bne.n	800170c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001708:	2301      	movs	r3, #1
 800170a:	e304      	b.n	8001d16 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800170c:	4b6c      	ldr	r3, [pc, #432]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	4a6e      	ldr	r2, [pc, #440]	@ (80018cc <HAL_RCC_OscConfig+0x348>)
 8001712:	4013      	ands	r3, r2
 8001714:	0019      	movs	r1, r3
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	691b      	ldr	r3, [r3, #16]
 800171a:	021a      	lsls	r2, r3, #8
 800171c:	4b68      	ldr	r3, [pc, #416]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 800171e:	430a      	orrs	r2, r1
 8001720:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001722:	4b67      	ldr	r3, [pc, #412]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	2209      	movs	r2, #9
 8001728:	4393      	bics	r3, r2
 800172a:	0019      	movs	r1, r3
 800172c:	4b64      	ldr	r3, [pc, #400]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 800172e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001730:	430a      	orrs	r2, r1
 8001732:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001734:	f000 fc42 	bl	8001fbc <HAL_RCC_GetSysClockFreq>
 8001738:	0001      	movs	r1, r0
 800173a:	4b61      	ldr	r3, [pc, #388]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 800173c:	68db      	ldr	r3, [r3, #12]
 800173e:	091b      	lsrs	r3, r3, #4
 8001740:	220f      	movs	r2, #15
 8001742:	4013      	ands	r3, r2
 8001744:	4a62      	ldr	r2, [pc, #392]	@ (80018d0 <HAL_RCC_OscConfig+0x34c>)
 8001746:	5cd3      	ldrb	r3, [r2, r3]
 8001748:	000a      	movs	r2, r1
 800174a:	40da      	lsrs	r2, r3
 800174c:	4b61      	ldr	r3, [pc, #388]	@ (80018d4 <HAL_RCC_OscConfig+0x350>)
 800174e:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001750:	4b61      	ldr	r3, [pc, #388]	@ (80018d8 <HAL_RCC_OscConfig+0x354>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	2513      	movs	r5, #19
 8001756:	197c      	adds	r4, r7, r5
 8001758:	0018      	movs	r0, r3
 800175a:	f7ff fb9b 	bl	8000e94 <HAL_InitTick>
 800175e:	0003      	movs	r3, r0
 8001760:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001762:	197b      	adds	r3, r7, r5
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d046      	beq.n	80017f8 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 800176a:	197b      	adds	r3, r7, r5
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	e2d2      	b.n	8001d16 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001772:	2b00      	cmp	r3, #0
 8001774:	d027      	beq.n	80017c6 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001776:	4b52      	ldr	r3, [pc, #328]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	2209      	movs	r2, #9
 800177c:	4393      	bics	r3, r2
 800177e:	0019      	movs	r1, r3
 8001780:	4b4f      	ldr	r3, [pc, #316]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 8001782:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001784:	430a      	orrs	r2, r1
 8001786:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001788:	f7ff fbca 	bl	8000f20 <HAL_GetTick>
 800178c:	0003      	movs	r3, r0
 800178e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001790:	e008      	b.n	80017a4 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001792:	f7ff fbc5 	bl	8000f20 <HAL_GetTick>
 8001796:	0002      	movs	r2, r0
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	1ad3      	subs	r3, r2, r3
 800179c:	2b02      	cmp	r3, #2
 800179e:	d901      	bls.n	80017a4 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 80017a0:	2303      	movs	r3, #3
 80017a2:	e2b8      	b.n	8001d16 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80017a4:	4b46      	ldr	r3, [pc, #280]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	2204      	movs	r2, #4
 80017aa:	4013      	ands	r3, r2
 80017ac:	d0f1      	beq.n	8001792 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017ae:	4b44      	ldr	r3, [pc, #272]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	4a46      	ldr	r2, [pc, #280]	@ (80018cc <HAL_RCC_OscConfig+0x348>)
 80017b4:	4013      	ands	r3, r2
 80017b6:	0019      	movs	r1, r3
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	691b      	ldr	r3, [r3, #16]
 80017bc:	021a      	lsls	r2, r3, #8
 80017be:	4b40      	ldr	r3, [pc, #256]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 80017c0:	430a      	orrs	r2, r1
 80017c2:	605a      	str	r2, [r3, #4]
 80017c4:	e018      	b.n	80017f8 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80017c6:	4b3e      	ldr	r3, [pc, #248]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 80017c8:	681a      	ldr	r2, [r3, #0]
 80017ca:	4b3d      	ldr	r3, [pc, #244]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 80017cc:	2101      	movs	r1, #1
 80017ce:	438a      	bics	r2, r1
 80017d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017d2:	f7ff fba5 	bl	8000f20 <HAL_GetTick>
 80017d6:	0003      	movs	r3, r0
 80017d8:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80017da:	e008      	b.n	80017ee <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80017dc:	f7ff fba0 	bl	8000f20 <HAL_GetTick>
 80017e0:	0002      	movs	r2, r0
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	1ad3      	subs	r3, r2, r3
 80017e6:	2b02      	cmp	r3, #2
 80017e8:	d901      	bls.n	80017ee <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 80017ea:	2303      	movs	r3, #3
 80017ec:	e293      	b.n	8001d16 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80017ee:	4b34      	ldr	r3, [pc, #208]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	2204      	movs	r2, #4
 80017f4:	4013      	ands	r3, r2
 80017f6:	d1f1      	bne.n	80017dc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	2210      	movs	r2, #16
 80017fe:	4013      	ands	r3, r2
 8001800:	d100      	bne.n	8001804 <HAL_RCC_OscConfig+0x280>
 8001802:	e0a2      	b.n	800194a <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001804:	69fb      	ldr	r3, [r7, #28]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d140      	bne.n	800188c <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800180a:	4b2d      	ldr	r3, [pc, #180]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 800180c:	681a      	ldr	r2, [r3, #0]
 800180e:	2380      	movs	r3, #128	@ 0x80
 8001810:	009b      	lsls	r3, r3, #2
 8001812:	4013      	ands	r3, r2
 8001814:	d005      	beq.n	8001822 <HAL_RCC_OscConfig+0x29e>
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	69db      	ldr	r3, [r3, #28]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d101      	bne.n	8001822 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800181e:	2301      	movs	r3, #1
 8001820:	e279      	b.n	8001d16 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001822:	4b27      	ldr	r3, [pc, #156]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	4a2d      	ldr	r2, [pc, #180]	@ (80018dc <HAL_RCC_OscConfig+0x358>)
 8001828:	4013      	ands	r3, r2
 800182a:	0019      	movs	r1, r3
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001830:	4b23      	ldr	r3, [pc, #140]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 8001832:	430a      	orrs	r2, r1
 8001834:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001836:	4b22      	ldr	r3, [pc, #136]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	021b      	lsls	r3, r3, #8
 800183c:	0a19      	lsrs	r1, r3, #8
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6a1b      	ldr	r3, [r3, #32]
 8001842:	061a      	lsls	r2, r3, #24
 8001844:	4b1e      	ldr	r3, [pc, #120]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 8001846:	430a      	orrs	r2, r1
 8001848:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800184e:	0b5b      	lsrs	r3, r3, #13
 8001850:	3301      	adds	r3, #1
 8001852:	2280      	movs	r2, #128	@ 0x80
 8001854:	0212      	lsls	r2, r2, #8
 8001856:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001858:	4b19      	ldr	r3, [pc, #100]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	091b      	lsrs	r3, r3, #4
 800185e:	210f      	movs	r1, #15
 8001860:	400b      	ands	r3, r1
 8001862:	491b      	ldr	r1, [pc, #108]	@ (80018d0 <HAL_RCC_OscConfig+0x34c>)
 8001864:	5ccb      	ldrb	r3, [r1, r3]
 8001866:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001868:	4b1a      	ldr	r3, [pc, #104]	@ (80018d4 <HAL_RCC_OscConfig+0x350>)
 800186a:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800186c:	4b1a      	ldr	r3, [pc, #104]	@ (80018d8 <HAL_RCC_OscConfig+0x354>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	2513      	movs	r5, #19
 8001872:	197c      	adds	r4, r7, r5
 8001874:	0018      	movs	r0, r3
 8001876:	f7ff fb0d 	bl	8000e94 <HAL_InitTick>
 800187a:	0003      	movs	r3, r0
 800187c:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800187e:	197b      	adds	r3, r7, r5
 8001880:	781b      	ldrb	r3, [r3, #0]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d061      	beq.n	800194a <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8001886:	197b      	adds	r3, r7, r5
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	e244      	b.n	8001d16 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	69db      	ldr	r3, [r3, #28]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d040      	beq.n	8001916 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001894:	4b0a      	ldr	r3, [pc, #40]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 8001896:	681a      	ldr	r2, [r3, #0]
 8001898:	4b09      	ldr	r3, [pc, #36]	@ (80018c0 <HAL_RCC_OscConfig+0x33c>)
 800189a:	2180      	movs	r1, #128	@ 0x80
 800189c:	0049      	lsls	r1, r1, #1
 800189e:	430a      	orrs	r2, r1
 80018a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018a2:	f7ff fb3d 	bl	8000f20 <HAL_GetTick>
 80018a6:	0003      	movs	r3, r0
 80018a8:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80018aa:	e019      	b.n	80018e0 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80018ac:	f7ff fb38 	bl	8000f20 <HAL_GetTick>
 80018b0:	0002      	movs	r2, r0
 80018b2:	697b      	ldr	r3, [r7, #20]
 80018b4:	1ad3      	subs	r3, r2, r3
 80018b6:	2b02      	cmp	r3, #2
 80018b8:	d912      	bls.n	80018e0 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 80018ba:	2303      	movs	r3, #3
 80018bc:	e22b      	b.n	8001d16 <HAL_RCC_OscConfig+0x792>
 80018be:	46c0      	nop			@ (mov r8, r8)
 80018c0:	40021000 	.word	0x40021000
 80018c4:	fffeffff 	.word	0xfffeffff
 80018c8:	fffbffff 	.word	0xfffbffff
 80018cc:	ffffe0ff 	.word	0xffffe0ff
 80018d0:	08003f30 	.word	0x08003f30
 80018d4:	20000000 	.word	0x20000000
 80018d8:	20000004 	.word	0x20000004
 80018dc:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80018e0:	4bca      	ldr	r3, [pc, #808]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 80018e2:	681a      	ldr	r2, [r3, #0]
 80018e4:	2380      	movs	r3, #128	@ 0x80
 80018e6:	009b      	lsls	r3, r3, #2
 80018e8:	4013      	ands	r3, r2
 80018ea:	d0df      	beq.n	80018ac <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80018ec:	4bc7      	ldr	r3, [pc, #796]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	4ac7      	ldr	r2, [pc, #796]	@ (8001c10 <HAL_RCC_OscConfig+0x68c>)
 80018f2:	4013      	ands	r3, r2
 80018f4:	0019      	movs	r1, r3
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80018fa:	4bc4      	ldr	r3, [pc, #784]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 80018fc:	430a      	orrs	r2, r1
 80018fe:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001900:	4bc2      	ldr	r3, [pc, #776]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	021b      	lsls	r3, r3, #8
 8001906:	0a19      	lsrs	r1, r3, #8
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	6a1b      	ldr	r3, [r3, #32]
 800190c:	061a      	lsls	r2, r3, #24
 800190e:	4bbf      	ldr	r3, [pc, #764]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001910:	430a      	orrs	r2, r1
 8001912:	605a      	str	r2, [r3, #4]
 8001914:	e019      	b.n	800194a <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001916:	4bbd      	ldr	r3, [pc, #756]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001918:	681a      	ldr	r2, [r3, #0]
 800191a:	4bbc      	ldr	r3, [pc, #752]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 800191c:	49bd      	ldr	r1, [pc, #756]	@ (8001c14 <HAL_RCC_OscConfig+0x690>)
 800191e:	400a      	ands	r2, r1
 8001920:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001922:	f7ff fafd 	bl	8000f20 <HAL_GetTick>
 8001926:	0003      	movs	r3, r0
 8001928:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800192a:	e008      	b.n	800193e <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800192c:	f7ff faf8 	bl	8000f20 <HAL_GetTick>
 8001930:	0002      	movs	r2, r0
 8001932:	697b      	ldr	r3, [r7, #20]
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	2b02      	cmp	r3, #2
 8001938:	d901      	bls.n	800193e <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 800193a:	2303      	movs	r3, #3
 800193c:	e1eb      	b.n	8001d16 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800193e:	4bb3      	ldr	r3, [pc, #716]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	2380      	movs	r3, #128	@ 0x80
 8001944:	009b      	lsls	r3, r3, #2
 8001946:	4013      	ands	r3, r2
 8001948:	d1f0      	bne.n	800192c <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	2208      	movs	r2, #8
 8001950:	4013      	ands	r3, r2
 8001952:	d036      	beq.n	80019c2 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	695b      	ldr	r3, [r3, #20]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d019      	beq.n	8001990 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800195c:	4bab      	ldr	r3, [pc, #684]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 800195e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001960:	4baa      	ldr	r3, [pc, #680]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001962:	2101      	movs	r1, #1
 8001964:	430a      	orrs	r2, r1
 8001966:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001968:	f7ff fada 	bl	8000f20 <HAL_GetTick>
 800196c:	0003      	movs	r3, r0
 800196e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001970:	e008      	b.n	8001984 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001972:	f7ff fad5 	bl	8000f20 <HAL_GetTick>
 8001976:	0002      	movs	r2, r0
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	1ad3      	subs	r3, r2, r3
 800197c:	2b02      	cmp	r3, #2
 800197e:	d901      	bls.n	8001984 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8001980:	2303      	movs	r3, #3
 8001982:	e1c8      	b.n	8001d16 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001984:	4ba1      	ldr	r3, [pc, #644]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001986:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001988:	2202      	movs	r2, #2
 800198a:	4013      	ands	r3, r2
 800198c:	d0f1      	beq.n	8001972 <HAL_RCC_OscConfig+0x3ee>
 800198e:	e018      	b.n	80019c2 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001990:	4b9e      	ldr	r3, [pc, #632]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001992:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001994:	4b9d      	ldr	r3, [pc, #628]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001996:	2101      	movs	r1, #1
 8001998:	438a      	bics	r2, r1
 800199a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800199c:	f7ff fac0 	bl	8000f20 <HAL_GetTick>
 80019a0:	0003      	movs	r3, r0
 80019a2:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80019a4:	e008      	b.n	80019b8 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80019a6:	f7ff fabb 	bl	8000f20 <HAL_GetTick>
 80019aa:	0002      	movs	r2, r0
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	1ad3      	subs	r3, r2, r3
 80019b0:	2b02      	cmp	r3, #2
 80019b2:	d901      	bls.n	80019b8 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 80019b4:	2303      	movs	r3, #3
 80019b6:	e1ae      	b.n	8001d16 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80019b8:	4b94      	ldr	r3, [pc, #592]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 80019ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80019bc:	2202      	movs	r2, #2
 80019be:	4013      	ands	r3, r2
 80019c0:	d1f1      	bne.n	80019a6 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	2204      	movs	r2, #4
 80019c8:	4013      	ands	r3, r2
 80019ca:	d100      	bne.n	80019ce <HAL_RCC_OscConfig+0x44a>
 80019cc:	e0ae      	b.n	8001b2c <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019ce:	2023      	movs	r0, #35	@ 0x23
 80019d0:	183b      	adds	r3, r7, r0
 80019d2:	2200      	movs	r2, #0
 80019d4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019d6:	4b8d      	ldr	r3, [pc, #564]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 80019d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80019da:	2380      	movs	r3, #128	@ 0x80
 80019dc:	055b      	lsls	r3, r3, #21
 80019de:	4013      	ands	r3, r2
 80019e0:	d109      	bne.n	80019f6 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019e2:	4b8a      	ldr	r3, [pc, #552]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 80019e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80019e6:	4b89      	ldr	r3, [pc, #548]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 80019e8:	2180      	movs	r1, #128	@ 0x80
 80019ea:	0549      	lsls	r1, r1, #21
 80019ec:	430a      	orrs	r2, r1
 80019ee:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80019f0:	183b      	adds	r3, r7, r0
 80019f2:	2201      	movs	r2, #1
 80019f4:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019f6:	4b88      	ldr	r3, [pc, #544]	@ (8001c18 <HAL_RCC_OscConfig+0x694>)
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	2380      	movs	r3, #128	@ 0x80
 80019fc:	005b      	lsls	r3, r3, #1
 80019fe:	4013      	ands	r3, r2
 8001a00:	d11a      	bne.n	8001a38 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a02:	4b85      	ldr	r3, [pc, #532]	@ (8001c18 <HAL_RCC_OscConfig+0x694>)
 8001a04:	681a      	ldr	r2, [r3, #0]
 8001a06:	4b84      	ldr	r3, [pc, #528]	@ (8001c18 <HAL_RCC_OscConfig+0x694>)
 8001a08:	2180      	movs	r1, #128	@ 0x80
 8001a0a:	0049      	lsls	r1, r1, #1
 8001a0c:	430a      	orrs	r2, r1
 8001a0e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a10:	f7ff fa86 	bl	8000f20 <HAL_GetTick>
 8001a14:	0003      	movs	r3, r0
 8001a16:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a18:	e008      	b.n	8001a2c <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a1a:	f7ff fa81 	bl	8000f20 <HAL_GetTick>
 8001a1e:	0002      	movs	r2, r0
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	1ad3      	subs	r3, r2, r3
 8001a24:	2b64      	cmp	r3, #100	@ 0x64
 8001a26:	d901      	bls.n	8001a2c <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8001a28:	2303      	movs	r3, #3
 8001a2a:	e174      	b.n	8001d16 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a2c:	4b7a      	ldr	r3, [pc, #488]	@ (8001c18 <HAL_RCC_OscConfig+0x694>)
 8001a2e:	681a      	ldr	r2, [r3, #0]
 8001a30:	2380      	movs	r3, #128	@ 0x80
 8001a32:	005b      	lsls	r3, r3, #1
 8001a34:	4013      	ands	r3, r2
 8001a36:	d0f0      	beq.n	8001a1a <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	689a      	ldr	r2, [r3, #8]
 8001a3c:	2380      	movs	r3, #128	@ 0x80
 8001a3e:	005b      	lsls	r3, r3, #1
 8001a40:	429a      	cmp	r2, r3
 8001a42:	d107      	bne.n	8001a54 <HAL_RCC_OscConfig+0x4d0>
 8001a44:	4b71      	ldr	r3, [pc, #452]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001a46:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001a48:	4b70      	ldr	r3, [pc, #448]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001a4a:	2180      	movs	r1, #128	@ 0x80
 8001a4c:	0049      	lsls	r1, r1, #1
 8001a4e:	430a      	orrs	r2, r1
 8001a50:	651a      	str	r2, [r3, #80]	@ 0x50
 8001a52:	e031      	b.n	8001ab8 <HAL_RCC_OscConfig+0x534>
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	689b      	ldr	r3, [r3, #8]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d10c      	bne.n	8001a76 <HAL_RCC_OscConfig+0x4f2>
 8001a5c:	4b6b      	ldr	r3, [pc, #428]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001a5e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001a60:	4b6a      	ldr	r3, [pc, #424]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001a62:	496c      	ldr	r1, [pc, #432]	@ (8001c14 <HAL_RCC_OscConfig+0x690>)
 8001a64:	400a      	ands	r2, r1
 8001a66:	651a      	str	r2, [r3, #80]	@ 0x50
 8001a68:	4b68      	ldr	r3, [pc, #416]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001a6a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001a6c:	4b67      	ldr	r3, [pc, #412]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001a6e:	496b      	ldr	r1, [pc, #428]	@ (8001c1c <HAL_RCC_OscConfig+0x698>)
 8001a70:	400a      	ands	r2, r1
 8001a72:	651a      	str	r2, [r3, #80]	@ 0x50
 8001a74:	e020      	b.n	8001ab8 <HAL_RCC_OscConfig+0x534>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	689a      	ldr	r2, [r3, #8]
 8001a7a:	23a0      	movs	r3, #160	@ 0xa0
 8001a7c:	00db      	lsls	r3, r3, #3
 8001a7e:	429a      	cmp	r2, r3
 8001a80:	d10e      	bne.n	8001aa0 <HAL_RCC_OscConfig+0x51c>
 8001a82:	4b62      	ldr	r3, [pc, #392]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001a84:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001a86:	4b61      	ldr	r3, [pc, #388]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001a88:	2180      	movs	r1, #128	@ 0x80
 8001a8a:	00c9      	lsls	r1, r1, #3
 8001a8c:	430a      	orrs	r2, r1
 8001a8e:	651a      	str	r2, [r3, #80]	@ 0x50
 8001a90:	4b5e      	ldr	r3, [pc, #376]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001a92:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001a94:	4b5d      	ldr	r3, [pc, #372]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001a96:	2180      	movs	r1, #128	@ 0x80
 8001a98:	0049      	lsls	r1, r1, #1
 8001a9a:	430a      	orrs	r2, r1
 8001a9c:	651a      	str	r2, [r3, #80]	@ 0x50
 8001a9e:	e00b      	b.n	8001ab8 <HAL_RCC_OscConfig+0x534>
 8001aa0:	4b5a      	ldr	r3, [pc, #360]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001aa2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001aa4:	4b59      	ldr	r3, [pc, #356]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001aa6:	495b      	ldr	r1, [pc, #364]	@ (8001c14 <HAL_RCC_OscConfig+0x690>)
 8001aa8:	400a      	ands	r2, r1
 8001aaa:	651a      	str	r2, [r3, #80]	@ 0x50
 8001aac:	4b57      	ldr	r3, [pc, #348]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001aae:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001ab0:	4b56      	ldr	r3, [pc, #344]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001ab2:	495a      	ldr	r1, [pc, #360]	@ (8001c1c <HAL_RCC_OscConfig+0x698>)
 8001ab4:	400a      	ands	r2, r1
 8001ab6:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	689b      	ldr	r3, [r3, #8]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d015      	beq.n	8001aec <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ac0:	f7ff fa2e 	bl	8000f20 <HAL_GetTick>
 8001ac4:	0003      	movs	r3, r0
 8001ac6:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001ac8:	e009      	b.n	8001ade <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001aca:	f7ff fa29 	bl	8000f20 <HAL_GetTick>
 8001ace:	0002      	movs	r2, r0
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	1ad3      	subs	r3, r2, r3
 8001ad4:	4a52      	ldr	r2, [pc, #328]	@ (8001c20 <HAL_RCC_OscConfig+0x69c>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d901      	bls.n	8001ade <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8001ada:	2303      	movs	r3, #3
 8001adc:	e11b      	b.n	8001d16 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001ade:	4b4b      	ldr	r3, [pc, #300]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001ae0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001ae2:	2380      	movs	r3, #128	@ 0x80
 8001ae4:	009b      	lsls	r3, r3, #2
 8001ae6:	4013      	ands	r3, r2
 8001ae8:	d0ef      	beq.n	8001aca <HAL_RCC_OscConfig+0x546>
 8001aea:	e014      	b.n	8001b16 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001aec:	f7ff fa18 	bl	8000f20 <HAL_GetTick>
 8001af0:	0003      	movs	r3, r0
 8001af2:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001af4:	e009      	b.n	8001b0a <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001af6:	f7ff fa13 	bl	8000f20 <HAL_GetTick>
 8001afa:	0002      	movs	r2, r0
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	1ad3      	subs	r3, r2, r3
 8001b00:	4a47      	ldr	r2, [pc, #284]	@ (8001c20 <HAL_RCC_OscConfig+0x69c>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d901      	bls.n	8001b0a <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8001b06:	2303      	movs	r3, #3
 8001b08:	e105      	b.n	8001d16 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001b0a:	4b40      	ldr	r3, [pc, #256]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001b0c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001b0e:	2380      	movs	r3, #128	@ 0x80
 8001b10:	009b      	lsls	r3, r3, #2
 8001b12:	4013      	ands	r3, r2
 8001b14:	d1ef      	bne.n	8001af6 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001b16:	2323      	movs	r3, #35	@ 0x23
 8001b18:	18fb      	adds	r3, r7, r3
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d105      	bne.n	8001b2c <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b20:	4b3a      	ldr	r3, [pc, #232]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001b22:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001b24:	4b39      	ldr	r3, [pc, #228]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001b26:	493f      	ldr	r1, [pc, #252]	@ (8001c24 <HAL_RCC_OscConfig+0x6a0>)
 8001b28:	400a      	ands	r2, r1
 8001b2a:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	2220      	movs	r2, #32
 8001b32:	4013      	ands	r3, r2
 8001b34:	d049      	beq.n	8001bca <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	699b      	ldr	r3, [r3, #24]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d026      	beq.n	8001b8c <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001b3e:	4b33      	ldr	r3, [pc, #204]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001b40:	689a      	ldr	r2, [r3, #8]
 8001b42:	4b32      	ldr	r3, [pc, #200]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001b44:	2101      	movs	r1, #1
 8001b46:	430a      	orrs	r2, r1
 8001b48:	609a      	str	r2, [r3, #8]
 8001b4a:	4b30      	ldr	r3, [pc, #192]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001b4c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001b4e:	4b2f      	ldr	r3, [pc, #188]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001b50:	2101      	movs	r1, #1
 8001b52:	430a      	orrs	r2, r1
 8001b54:	635a      	str	r2, [r3, #52]	@ 0x34
 8001b56:	4b34      	ldr	r3, [pc, #208]	@ (8001c28 <HAL_RCC_OscConfig+0x6a4>)
 8001b58:	6a1a      	ldr	r2, [r3, #32]
 8001b5a:	4b33      	ldr	r3, [pc, #204]	@ (8001c28 <HAL_RCC_OscConfig+0x6a4>)
 8001b5c:	2180      	movs	r1, #128	@ 0x80
 8001b5e:	0189      	lsls	r1, r1, #6
 8001b60:	430a      	orrs	r2, r1
 8001b62:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b64:	f7ff f9dc 	bl	8000f20 <HAL_GetTick>
 8001b68:	0003      	movs	r3, r0
 8001b6a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001b6c:	e008      	b.n	8001b80 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b6e:	f7ff f9d7 	bl	8000f20 <HAL_GetTick>
 8001b72:	0002      	movs	r2, r0
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	1ad3      	subs	r3, r2, r3
 8001b78:	2b02      	cmp	r3, #2
 8001b7a:	d901      	bls.n	8001b80 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8001b7c:	2303      	movs	r3, #3
 8001b7e:	e0ca      	b.n	8001d16 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001b80:	4b22      	ldr	r3, [pc, #136]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	2202      	movs	r2, #2
 8001b86:	4013      	ands	r3, r2
 8001b88:	d0f1      	beq.n	8001b6e <HAL_RCC_OscConfig+0x5ea>
 8001b8a:	e01e      	b.n	8001bca <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001b8c:	4b1f      	ldr	r3, [pc, #124]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001b8e:	689a      	ldr	r2, [r3, #8]
 8001b90:	4b1e      	ldr	r3, [pc, #120]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001b92:	2101      	movs	r1, #1
 8001b94:	438a      	bics	r2, r1
 8001b96:	609a      	str	r2, [r3, #8]
 8001b98:	4b23      	ldr	r3, [pc, #140]	@ (8001c28 <HAL_RCC_OscConfig+0x6a4>)
 8001b9a:	6a1a      	ldr	r2, [r3, #32]
 8001b9c:	4b22      	ldr	r3, [pc, #136]	@ (8001c28 <HAL_RCC_OscConfig+0x6a4>)
 8001b9e:	4923      	ldr	r1, [pc, #140]	@ (8001c2c <HAL_RCC_OscConfig+0x6a8>)
 8001ba0:	400a      	ands	r2, r1
 8001ba2:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ba4:	f7ff f9bc 	bl	8000f20 <HAL_GetTick>
 8001ba8:	0003      	movs	r3, r0
 8001baa:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001bac:	e008      	b.n	8001bc0 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001bae:	f7ff f9b7 	bl	8000f20 <HAL_GetTick>
 8001bb2:	0002      	movs	r2, r0
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	1ad3      	subs	r3, r2, r3
 8001bb8:	2b02      	cmp	r3, #2
 8001bba:	d901      	bls.n	8001bc0 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8001bbc:	2303      	movs	r3, #3
 8001bbe:	e0aa      	b.n	8001d16 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001bc0:	4b12      	ldr	r3, [pc, #72]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	2202      	movs	r2, #2
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	d1f1      	bne.n	8001bae <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d100      	bne.n	8001bd4 <HAL_RCC_OscConfig+0x650>
 8001bd2:	e09f      	b.n	8001d14 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001bd4:	69fb      	ldr	r3, [r7, #28]
 8001bd6:	2b0c      	cmp	r3, #12
 8001bd8:	d100      	bne.n	8001bdc <HAL_RCC_OscConfig+0x658>
 8001bda:	e078      	b.n	8001cce <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001be0:	2b02      	cmp	r3, #2
 8001be2:	d159      	bne.n	8001c98 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001be4:	4b09      	ldr	r3, [pc, #36]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001be6:	681a      	ldr	r2, [r3, #0]
 8001be8:	4b08      	ldr	r3, [pc, #32]	@ (8001c0c <HAL_RCC_OscConfig+0x688>)
 8001bea:	4911      	ldr	r1, [pc, #68]	@ (8001c30 <HAL_RCC_OscConfig+0x6ac>)
 8001bec:	400a      	ands	r2, r1
 8001bee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bf0:	f7ff f996 	bl	8000f20 <HAL_GetTick>
 8001bf4:	0003      	movs	r3, r0
 8001bf6:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001bf8:	e01c      	b.n	8001c34 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bfa:	f7ff f991 	bl	8000f20 <HAL_GetTick>
 8001bfe:	0002      	movs	r2, r0
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	1ad3      	subs	r3, r2, r3
 8001c04:	2b02      	cmp	r3, #2
 8001c06:	d915      	bls.n	8001c34 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8001c08:	2303      	movs	r3, #3
 8001c0a:	e084      	b.n	8001d16 <HAL_RCC_OscConfig+0x792>
 8001c0c:	40021000 	.word	0x40021000
 8001c10:	ffff1fff 	.word	0xffff1fff
 8001c14:	fffffeff 	.word	0xfffffeff
 8001c18:	40007000 	.word	0x40007000
 8001c1c:	fffffbff 	.word	0xfffffbff
 8001c20:	00001388 	.word	0x00001388
 8001c24:	efffffff 	.word	0xefffffff
 8001c28:	40010000 	.word	0x40010000
 8001c2c:	ffffdfff 	.word	0xffffdfff
 8001c30:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001c34:	4b3a      	ldr	r3, [pc, #232]	@ (8001d20 <HAL_RCC_OscConfig+0x79c>)
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	2380      	movs	r3, #128	@ 0x80
 8001c3a:	049b      	lsls	r3, r3, #18
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	d1dc      	bne.n	8001bfa <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c40:	4b37      	ldr	r3, [pc, #220]	@ (8001d20 <HAL_RCC_OscConfig+0x79c>)
 8001c42:	68db      	ldr	r3, [r3, #12]
 8001c44:	4a37      	ldr	r2, [pc, #220]	@ (8001d24 <HAL_RCC_OscConfig+0x7a0>)
 8001c46:	4013      	ands	r3, r2
 8001c48:	0019      	movs	r1, r3
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c52:	431a      	orrs	r2, r3
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c58:	431a      	orrs	r2, r3
 8001c5a:	4b31      	ldr	r3, [pc, #196]	@ (8001d20 <HAL_RCC_OscConfig+0x79c>)
 8001c5c:	430a      	orrs	r2, r1
 8001c5e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c60:	4b2f      	ldr	r3, [pc, #188]	@ (8001d20 <HAL_RCC_OscConfig+0x79c>)
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	4b2e      	ldr	r3, [pc, #184]	@ (8001d20 <HAL_RCC_OscConfig+0x79c>)
 8001c66:	2180      	movs	r1, #128	@ 0x80
 8001c68:	0449      	lsls	r1, r1, #17
 8001c6a:	430a      	orrs	r2, r1
 8001c6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c6e:	f7ff f957 	bl	8000f20 <HAL_GetTick>
 8001c72:	0003      	movs	r3, r0
 8001c74:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001c76:	e008      	b.n	8001c8a <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c78:	f7ff f952 	bl	8000f20 <HAL_GetTick>
 8001c7c:	0002      	movs	r2, r0
 8001c7e:	697b      	ldr	r3, [r7, #20]
 8001c80:	1ad3      	subs	r3, r2, r3
 8001c82:	2b02      	cmp	r3, #2
 8001c84:	d901      	bls.n	8001c8a <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8001c86:	2303      	movs	r3, #3
 8001c88:	e045      	b.n	8001d16 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001c8a:	4b25      	ldr	r3, [pc, #148]	@ (8001d20 <HAL_RCC_OscConfig+0x79c>)
 8001c8c:	681a      	ldr	r2, [r3, #0]
 8001c8e:	2380      	movs	r3, #128	@ 0x80
 8001c90:	049b      	lsls	r3, r3, #18
 8001c92:	4013      	ands	r3, r2
 8001c94:	d0f0      	beq.n	8001c78 <HAL_RCC_OscConfig+0x6f4>
 8001c96:	e03d      	b.n	8001d14 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c98:	4b21      	ldr	r3, [pc, #132]	@ (8001d20 <HAL_RCC_OscConfig+0x79c>)
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	4b20      	ldr	r3, [pc, #128]	@ (8001d20 <HAL_RCC_OscConfig+0x79c>)
 8001c9e:	4922      	ldr	r1, [pc, #136]	@ (8001d28 <HAL_RCC_OscConfig+0x7a4>)
 8001ca0:	400a      	ands	r2, r1
 8001ca2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ca4:	f7ff f93c 	bl	8000f20 <HAL_GetTick>
 8001ca8:	0003      	movs	r3, r0
 8001caa:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001cac:	e008      	b.n	8001cc0 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cae:	f7ff f937 	bl	8000f20 <HAL_GetTick>
 8001cb2:	0002      	movs	r2, r0
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	1ad3      	subs	r3, r2, r3
 8001cb8:	2b02      	cmp	r3, #2
 8001cba:	d901      	bls.n	8001cc0 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8001cbc:	2303      	movs	r3, #3
 8001cbe:	e02a      	b.n	8001d16 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001cc0:	4b17      	ldr	r3, [pc, #92]	@ (8001d20 <HAL_RCC_OscConfig+0x79c>)
 8001cc2:	681a      	ldr	r2, [r3, #0]
 8001cc4:	2380      	movs	r3, #128	@ 0x80
 8001cc6:	049b      	lsls	r3, r3, #18
 8001cc8:	4013      	ands	r3, r2
 8001cca:	d1f0      	bne.n	8001cae <HAL_RCC_OscConfig+0x72a>
 8001ccc:	e022      	b.n	8001d14 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d101      	bne.n	8001cda <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	e01d      	b.n	8001d16 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001cda:	4b11      	ldr	r3, [pc, #68]	@ (8001d20 <HAL_RCC_OscConfig+0x79c>)
 8001cdc:	68db      	ldr	r3, [r3, #12]
 8001cde:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ce0:	69ba      	ldr	r2, [r7, #24]
 8001ce2:	2380      	movs	r3, #128	@ 0x80
 8001ce4:	025b      	lsls	r3, r3, #9
 8001ce6:	401a      	ands	r2, r3
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cec:	429a      	cmp	r2, r3
 8001cee:	d10f      	bne.n	8001d10 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001cf0:	69ba      	ldr	r2, [r7, #24]
 8001cf2:	23f0      	movs	r3, #240	@ 0xf0
 8001cf4:	039b      	lsls	r3, r3, #14
 8001cf6:	401a      	ands	r2, r3
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	d107      	bne.n	8001d10 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001d00:	69ba      	ldr	r2, [r7, #24]
 8001d02:	23c0      	movs	r3, #192	@ 0xc0
 8001d04:	041b      	lsls	r3, r3, #16
 8001d06:	401a      	ands	r2, r3
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d001      	beq.n	8001d14 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8001d10:	2301      	movs	r3, #1
 8001d12:	e000      	b.n	8001d16 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8001d14:	2300      	movs	r3, #0
}
 8001d16:	0018      	movs	r0, r3
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	b00a      	add	sp, #40	@ 0x28
 8001d1c:	bdb0      	pop	{r4, r5, r7, pc}
 8001d1e:	46c0      	nop			@ (mov r8, r8)
 8001d20:	40021000 	.word	0x40021000
 8001d24:	ff02ffff 	.word	0xff02ffff
 8001d28:	feffffff 	.word	0xfeffffff

08001d2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d2c:	b5b0      	push	{r4, r5, r7, lr}
 8001d2e:	b084      	sub	sp, #16
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
 8001d34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d101      	bne.n	8001d40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	e128      	b.n	8001f92 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d40:	4b96      	ldr	r3, [pc, #600]	@ (8001f9c <HAL_RCC_ClockConfig+0x270>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	2201      	movs	r2, #1
 8001d46:	4013      	ands	r3, r2
 8001d48:	683a      	ldr	r2, [r7, #0]
 8001d4a:	429a      	cmp	r2, r3
 8001d4c:	d91e      	bls.n	8001d8c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d4e:	4b93      	ldr	r3, [pc, #588]	@ (8001f9c <HAL_RCC_ClockConfig+0x270>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	2201      	movs	r2, #1
 8001d54:	4393      	bics	r3, r2
 8001d56:	0019      	movs	r1, r3
 8001d58:	4b90      	ldr	r3, [pc, #576]	@ (8001f9c <HAL_RCC_ClockConfig+0x270>)
 8001d5a:	683a      	ldr	r2, [r7, #0]
 8001d5c:	430a      	orrs	r2, r1
 8001d5e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001d60:	f7ff f8de 	bl	8000f20 <HAL_GetTick>
 8001d64:	0003      	movs	r3, r0
 8001d66:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d68:	e009      	b.n	8001d7e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d6a:	f7ff f8d9 	bl	8000f20 <HAL_GetTick>
 8001d6e:	0002      	movs	r2, r0
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	1ad3      	subs	r3, r2, r3
 8001d74:	4a8a      	ldr	r2, [pc, #552]	@ (8001fa0 <HAL_RCC_ClockConfig+0x274>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d901      	bls.n	8001d7e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	e109      	b.n	8001f92 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d7e:	4b87      	ldr	r3, [pc, #540]	@ (8001f9c <HAL_RCC_ClockConfig+0x270>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	2201      	movs	r2, #1
 8001d84:	4013      	ands	r3, r2
 8001d86:	683a      	ldr	r2, [r7, #0]
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	d1ee      	bne.n	8001d6a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	2202      	movs	r2, #2
 8001d92:	4013      	ands	r3, r2
 8001d94:	d009      	beq.n	8001daa <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d96:	4b83      	ldr	r3, [pc, #524]	@ (8001fa4 <HAL_RCC_ClockConfig+0x278>)
 8001d98:	68db      	ldr	r3, [r3, #12]
 8001d9a:	22f0      	movs	r2, #240	@ 0xf0
 8001d9c:	4393      	bics	r3, r2
 8001d9e:	0019      	movs	r1, r3
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	689a      	ldr	r2, [r3, #8]
 8001da4:	4b7f      	ldr	r3, [pc, #508]	@ (8001fa4 <HAL_RCC_ClockConfig+0x278>)
 8001da6:	430a      	orrs	r2, r1
 8001da8:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	2201      	movs	r2, #1
 8001db0:	4013      	ands	r3, r2
 8001db2:	d100      	bne.n	8001db6 <HAL_RCC_ClockConfig+0x8a>
 8001db4:	e089      	b.n	8001eca <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	2b02      	cmp	r3, #2
 8001dbc:	d107      	bne.n	8001dce <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001dbe:	4b79      	ldr	r3, [pc, #484]	@ (8001fa4 <HAL_RCC_ClockConfig+0x278>)
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	2380      	movs	r3, #128	@ 0x80
 8001dc4:	029b      	lsls	r3, r3, #10
 8001dc6:	4013      	ands	r3, r2
 8001dc8:	d120      	bne.n	8001e0c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	e0e1      	b.n	8001f92 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	2b03      	cmp	r3, #3
 8001dd4:	d107      	bne.n	8001de6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001dd6:	4b73      	ldr	r3, [pc, #460]	@ (8001fa4 <HAL_RCC_ClockConfig+0x278>)
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	2380      	movs	r3, #128	@ 0x80
 8001ddc:	049b      	lsls	r3, r3, #18
 8001dde:	4013      	ands	r3, r2
 8001de0:	d114      	bne.n	8001e0c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001de2:	2301      	movs	r3, #1
 8001de4:	e0d5      	b.n	8001f92 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	2b01      	cmp	r3, #1
 8001dec:	d106      	bne.n	8001dfc <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001dee:	4b6d      	ldr	r3, [pc, #436]	@ (8001fa4 <HAL_RCC_ClockConfig+0x278>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	2204      	movs	r2, #4
 8001df4:	4013      	ands	r3, r2
 8001df6:	d109      	bne.n	8001e0c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	e0ca      	b.n	8001f92 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001dfc:	4b69      	ldr	r3, [pc, #420]	@ (8001fa4 <HAL_RCC_ClockConfig+0x278>)
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	2380      	movs	r3, #128	@ 0x80
 8001e02:	009b      	lsls	r3, r3, #2
 8001e04:	4013      	ands	r3, r2
 8001e06:	d101      	bne.n	8001e0c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	e0c2      	b.n	8001f92 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e0c:	4b65      	ldr	r3, [pc, #404]	@ (8001fa4 <HAL_RCC_ClockConfig+0x278>)
 8001e0e:	68db      	ldr	r3, [r3, #12]
 8001e10:	2203      	movs	r2, #3
 8001e12:	4393      	bics	r3, r2
 8001e14:	0019      	movs	r1, r3
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	685a      	ldr	r2, [r3, #4]
 8001e1a:	4b62      	ldr	r3, [pc, #392]	@ (8001fa4 <HAL_RCC_ClockConfig+0x278>)
 8001e1c:	430a      	orrs	r2, r1
 8001e1e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e20:	f7ff f87e 	bl	8000f20 <HAL_GetTick>
 8001e24:	0003      	movs	r3, r0
 8001e26:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	2b02      	cmp	r3, #2
 8001e2e:	d111      	bne.n	8001e54 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e30:	e009      	b.n	8001e46 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e32:	f7ff f875 	bl	8000f20 <HAL_GetTick>
 8001e36:	0002      	movs	r2, r0
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	1ad3      	subs	r3, r2, r3
 8001e3c:	4a58      	ldr	r2, [pc, #352]	@ (8001fa0 <HAL_RCC_ClockConfig+0x274>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d901      	bls.n	8001e46 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001e42:	2303      	movs	r3, #3
 8001e44:	e0a5      	b.n	8001f92 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e46:	4b57      	ldr	r3, [pc, #348]	@ (8001fa4 <HAL_RCC_ClockConfig+0x278>)
 8001e48:	68db      	ldr	r3, [r3, #12]
 8001e4a:	220c      	movs	r2, #12
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	2b08      	cmp	r3, #8
 8001e50:	d1ef      	bne.n	8001e32 <HAL_RCC_ClockConfig+0x106>
 8001e52:	e03a      	b.n	8001eca <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	2b03      	cmp	r3, #3
 8001e5a:	d111      	bne.n	8001e80 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e5c:	e009      	b.n	8001e72 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e5e:	f7ff f85f 	bl	8000f20 <HAL_GetTick>
 8001e62:	0002      	movs	r2, r0
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	1ad3      	subs	r3, r2, r3
 8001e68:	4a4d      	ldr	r2, [pc, #308]	@ (8001fa0 <HAL_RCC_ClockConfig+0x274>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d901      	bls.n	8001e72 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	e08f      	b.n	8001f92 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e72:	4b4c      	ldr	r3, [pc, #304]	@ (8001fa4 <HAL_RCC_ClockConfig+0x278>)
 8001e74:	68db      	ldr	r3, [r3, #12]
 8001e76:	220c      	movs	r2, #12
 8001e78:	4013      	ands	r3, r2
 8001e7a:	2b0c      	cmp	r3, #12
 8001e7c:	d1ef      	bne.n	8001e5e <HAL_RCC_ClockConfig+0x132>
 8001e7e:	e024      	b.n	8001eca <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	2b01      	cmp	r3, #1
 8001e86:	d11b      	bne.n	8001ec0 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e88:	e009      	b.n	8001e9e <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e8a:	f7ff f849 	bl	8000f20 <HAL_GetTick>
 8001e8e:	0002      	movs	r2, r0
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	1ad3      	subs	r3, r2, r3
 8001e94:	4a42      	ldr	r2, [pc, #264]	@ (8001fa0 <HAL_RCC_ClockConfig+0x274>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d901      	bls.n	8001e9e <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	e079      	b.n	8001f92 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e9e:	4b41      	ldr	r3, [pc, #260]	@ (8001fa4 <HAL_RCC_ClockConfig+0x278>)
 8001ea0:	68db      	ldr	r3, [r3, #12]
 8001ea2:	220c      	movs	r2, #12
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	2b04      	cmp	r3, #4
 8001ea8:	d1ef      	bne.n	8001e8a <HAL_RCC_ClockConfig+0x15e>
 8001eaa:	e00e      	b.n	8001eca <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001eac:	f7ff f838 	bl	8000f20 <HAL_GetTick>
 8001eb0:	0002      	movs	r2, r0
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	1ad3      	subs	r3, r2, r3
 8001eb6:	4a3a      	ldr	r2, [pc, #232]	@ (8001fa0 <HAL_RCC_ClockConfig+0x274>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d901      	bls.n	8001ec0 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001ebc:	2303      	movs	r3, #3
 8001ebe:	e068      	b.n	8001f92 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001ec0:	4b38      	ldr	r3, [pc, #224]	@ (8001fa4 <HAL_RCC_ClockConfig+0x278>)
 8001ec2:	68db      	ldr	r3, [r3, #12]
 8001ec4:	220c      	movs	r2, #12
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	d1f0      	bne.n	8001eac <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001eca:	4b34      	ldr	r3, [pc, #208]	@ (8001f9c <HAL_RCC_ClockConfig+0x270>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	2201      	movs	r2, #1
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	683a      	ldr	r2, [r7, #0]
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	d21e      	bcs.n	8001f16 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ed8:	4b30      	ldr	r3, [pc, #192]	@ (8001f9c <HAL_RCC_ClockConfig+0x270>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	2201      	movs	r2, #1
 8001ede:	4393      	bics	r3, r2
 8001ee0:	0019      	movs	r1, r3
 8001ee2:	4b2e      	ldr	r3, [pc, #184]	@ (8001f9c <HAL_RCC_ClockConfig+0x270>)
 8001ee4:	683a      	ldr	r2, [r7, #0]
 8001ee6:	430a      	orrs	r2, r1
 8001ee8:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001eea:	f7ff f819 	bl	8000f20 <HAL_GetTick>
 8001eee:	0003      	movs	r3, r0
 8001ef0:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ef2:	e009      	b.n	8001f08 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ef4:	f7ff f814 	bl	8000f20 <HAL_GetTick>
 8001ef8:	0002      	movs	r2, r0
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	1ad3      	subs	r3, r2, r3
 8001efe:	4a28      	ldr	r2, [pc, #160]	@ (8001fa0 <HAL_RCC_ClockConfig+0x274>)
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d901      	bls.n	8001f08 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001f04:	2303      	movs	r3, #3
 8001f06:	e044      	b.n	8001f92 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f08:	4b24      	ldr	r3, [pc, #144]	@ (8001f9c <HAL_RCC_ClockConfig+0x270>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	4013      	ands	r3, r2
 8001f10:	683a      	ldr	r2, [r7, #0]
 8001f12:	429a      	cmp	r2, r3
 8001f14:	d1ee      	bne.n	8001ef4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	2204      	movs	r2, #4
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	d009      	beq.n	8001f34 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f20:	4b20      	ldr	r3, [pc, #128]	@ (8001fa4 <HAL_RCC_ClockConfig+0x278>)
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	4a20      	ldr	r2, [pc, #128]	@ (8001fa8 <HAL_RCC_ClockConfig+0x27c>)
 8001f26:	4013      	ands	r3, r2
 8001f28:	0019      	movs	r1, r3
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	68da      	ldr	r2, [r3, #12]
 8001f2e:	4b1d      	ldr	r3, [pc, #116]	@ (8001fa4 <HAL_RCC_ClockConfig+0x278>)
 8001f30:	430a      	orrs	r2, r1
 8001f32:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	2208      	movs	r2, #8
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	d00a      	beq.n	8001f54 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001f3e:	4b19      	ldr	r3, [pc, #100]	@ (8001fa4 <HAL_RCC_ClockConfig+0x278>)
 8001f40:	68db      	ldr	r3, [r3, #12]
 8001f42:	4a1a      	ldr	r2, [pc, #104]	@ (8001fac <HAL_RCC_ClockConfig+0x280>)
 8001f44:	4013      	ands	r3, r2
 8001f46:	0019      	movs	r1, r3
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	691b      	ldr	r3, [r3, #16]
 8001f4c:	00da      	lsls	r2, r3, #3
 8001f4e:	4b15      	ldr	r3, [pc, #84]	@ (8001fa4 <HAL_RCC_ClockConfig+0x278>)
 8001f50:	430a      	orrs	r2, r1
 8001f52:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001f54:	f000 f832 	bl	8001fbc <HAL_RCC_GetSysClockFreq>
 8001f58:	0001      	movs	r1, r0
 8001f5a:	4b12      	ldr	r3, [pc, #72]	@ (8001fa4 <HAL_RCC_ClockConfig+0x278>)
 8001f5c:	68db      	ldr	r3, [r3, #12]
 8001f5e:	091b      	lsrs	r3, r3, #4
 8001f60:	220f      	movs	r2, #15
 8001f62:	4013      	ands	r3, r2
 8001f64:	4a12      	ldr	r2, [pc, #72]	@ (8001fb0 <HAL_RCC_ClockConfig+0x284>)
 8001f66:	5cd3      	ldrb	r3, [r2, r3]
 8001f68:	000a      	movs	r2, r1
 8001f6a:	40da      	lsrs	r2, r3
 8001f6c:	4b11      	ldr	r3, [pc, #68]	@ (8001fb4 <HAL_RCC_ClockConfig+0x288>)
 8001f6e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001f70:	4b11      	ldr	r3, [pc, #68]	@ (8001fb8 <HAL_RCC_ClockConfig+0x28c>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	250b      	movs	r5, #11
 8001f76:	197c      	adds	r4, r7, r5
 8001f78:	0018      	movs	r0, r3
 8001f7a:	f7fe ff8b 	bl	8000e94 <HAL_InitTick>
 8001f7e:	0003      	movs	r3, r0
 8001f80:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001f82:	197b      	adds	r3, r7, r5
 8001f84:	781b      	ldrb	r3, [r3, #0]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d002      	beq.n	8001f90 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001f8a:	197b      	adds	r3, r7, r5
 8001f8c:	781b      	ldrb	r3, [r3, #0]
 8001f8e:	e000      	b.n	8001f92 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001f90:	2300      	movs	r3, #0
}
 8001f92:	0018      	movs	r0, r3
 8001f94:	46bd      	mov	sp, r7
 8001f96:	b004      	add	sp, #16
 8001f98:	bdb0      	pop	{r4, r5, r7, pc}
 8001f9a:	46c0      	nop			@ (mov r8, r8)
 8001f9c:	40022000 	.word	0x40022000
 8001fa0:	00001388 	.word	0x00001388
 8001fa4:	40021000 	.word	0x40021000
 8001fa8:	fffff8ff 	.word	0xfffff8ff
 8001fac:	ffffc7ff 	.word	0xffffc7ff
 8001fb0:	08003f30 	.word	0x08003f30
 8001fb4:	20000000 	.word	0x20000000
 8001fb8:	20000004 	.word	0x20000004

08001fbc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b086      	sub	sp, #24
 8001fc0:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001fc2:	4b3c      	ldr	r3, [pc, #240]	@ (80020b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001fc4:	68db      	ldr	r3, [r3, #12]
 8001fc6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	220c      	movs	r2, #12
 8001fcc:	4013      	ands	r3, r2
 8001fce:	2b0c      	cmp	r3, #12
 8001fd0:	d013      	beq.n	8001ffa <HAL_RCC_GetSysClockFreq+0x3e>
 8001fd2:	d85c      	bhi.n	800208e <HAL_RCC_GetSysClockFreq+0xd2>
 8001fd4:	2b04      	cmp	r3, #4
 8001fd6:	d002      	beq.n	8001fde <HAL_RCC_GetSysClockFreq+0x22>
 8001fd8:	2b08      	cmp	r3, #8
 8001fda:	d00b      	beq.n	8001ff4 <HAL_RCC_GetSysClockFreq+0x38>
 8001fdc:	e057      	b.n	800208e <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001fde:	4b35      	ldr	r3, [pc, #212]	@ (80020b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	2210      	movs	r2, #16
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	d002      	beq.n	8001fee <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001fe8:	4b33      	ldr	r3, [pc, #204]	@ (80020b8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001fea:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001fec:	e05d      	b.n	80020aa <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8001fee:	4b33      	ldr	r3, [pc, #204]	@ (80020bc <HAL_RCC_GetSysClockFreq+0x100>)
 8001ff0:	613b      	str	r3, [r7, #16]
      break;
 8001ff2:	e05a      	b.n	80020aa <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ff4:	4b32      	ldr	r3, [pc, #200]	@ (80020c0 <HAL_RCC_GetSysClockFreq+0x104>)
 8001ff6:	613b      	str	r3, [r7, #16]
      break;
 8001ff8:	e057      	b.n	80020aa <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	0c9b      	lsrs	r3, r3, #18
 8001ffe:	220f      	movs	r2, #15
 8002000:	4013      	ands	r3, r2
 8002002:	4a30      	ldr	r2, [pc, #192]	@ (80020c4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002004:	5cd3      	ldrb	r3, [r2, r3]
 8002006:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	0d9b      	lsrs	r3, r3, #22
 800200c:	2203      	movs	r2, #3
 800200e:	4013      	ands	r3, r2
 8002010:	3301      	adds	r3, #1
 8002012:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002014:	4b27      	ldr	r3, [pc, #156]	@ (80020b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002016:	68da      	ldr	r2, [r3, #12]
 8002018:	2380      	movs	r3, #128	@ 0x80
 800201a:	025b      	lsls	r3, r3, #9
 800201c:	4013      	ands	r3, r2
 800201e:	d00f      	beq.n	8002040 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8002020:	68b9      	ldr	r1, [r7, #8]
 8002022:	000a      	movs	r2, r1
 8002024:	0152      	lsls	r2, r2, #5
 8002026:	1a52      	subs	r2, r2, r1
 8002028:	0193      	lsls	r3, r2, #6
 800202a:	1a9b      	subs	r3, r3, r2
 800202c:	00db      	lsls	r3, r3, #3
 800202e:	185b      	adds	r3, r3, r1
 8002030:	025b      	lsls	r3, r3, #9
 8002032:	6879      	ldr	r1, [r7, #4]
 8002034:	0018      	movs	r0, r3
 8002036:	f7fe f867 	bl	8000108 <__udivsi3>
 800203a:	0003      	movs	r3, r0
 800203c:	617b      	str	r3, [r7, #20]
 800203e:	e023      	b.n	8002088 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002040:	4b1c      	ldr	r3, [pc, #112]	@ (80020b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	2210      	movs	r2, #16
 8002046:	4013      	ands	r3, r2
 8002048:	d00f      	beq.n	800206a <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 800204a:	68b9      	ldr	r1, [r7, #8]
 800204c:	000a      	movs	r2, r1
 800204e:	0152      	lsls	r2, r2, #5
 8002050:	1a52      	subs	r2, r2, r1
 8002052:	0193      	lsls	r3, r2, #6
 8002054:	1a9b      	subs	r3, r3, r2
 8002056:	00db      	lsls	r3, r3, #3
 8002058:	185b      	adds	r3, r3, r1
 800205a:	021b      	lsls	r3, r3, #8
 800205c:	6879      	ldr	r1, [r7, #4]
 800205e:	0018      	movs	r0, r3
 8002060:	f7fe f852 	bl	8000108 <__udivsi3>
 8002064:	0003      	movs	r3, r0
 8002066:	617b      	str	r3, [r7, #20]
 8002068:	e00e      	b.n	8002088 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 800206a:	68b9      	ldr	r1, [r7, #8]
 800206c:	000a      	movs	r2, r1
 800206e:	0152      	lsls	r2, r2, #5
 8002070:	1a52      	subs	r2, r2, r1
 8002072:	0193      	lsls	r3, r2, #6
 8002074:	1a9b      	subs	r3, r3, r2
 8002076:	00db      	lsls	r3, r3, #3
 8002078:	185b      	adds	r3, r3, r1
 800207a:	029b      	lsls	r3, r3, #10
 800207c:	6879      	ldr	r1, [r7, #4]
 800207e:	0018      	movs	r0, r3
 8002080:	f7fe f842 	bl	8000108 <__udivsi3>
 8002084:	0003      	movs	r3, r0
 8002086:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	613b      	str	r3, [r7, #16]
      break;
 800208c:	e00d      	b.n	80020aa <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800208e:	4b09      	ldr	r3, [pc, #36]	@ (80020b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	0b5b      	lsrs	r3, r3, #13
 8002094:	2207      	movs	r2, #7
 8002096:	4013      	ands	r3, r2
 8002098:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	3301      	adds	r3, #1
 800209e:	2280      	movs	r2, #128	@ 0x80
 80020a0:	0212      	lsls	r2, r2, #8
 80020a2:	409a      	lsls	r2, r3
 80020a4:	0013      	movs	r3, r2
 80020a6:	613b      	str	r3, [r7, #16]
      break;
 80020a8:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80020aa:	693b      	ldr	r3, [r7, #16]
}
 80020ac:	0018      	movs	r0, r3
 80020ae:	46bd      	mov	sp, r7
 80020b0:	b006      	add	sp, #24
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	40021000 	.word	0x40021000
 80020b8:	003d0900 	.word	0x003d0900
 80020bc:	00f42400 	.word	0x00f42400
 80020c0:	007a1200 	.word	0x007a1200
 80020c4:	08003f48 	.word	0x08003f48

080020c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020cc:	4b02      	ldr	r3, [pc, #8]	@ (80020d8 <HAL_RCC_GetHCLKFreq+0x10>)
 80020ce:	681b      	ldr	r3, [r3, #0]
}
 80020d0:	0018      	movs	r0, r3
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	46c0      	nop			@ (mov r8, r8)
 80020d8:	20000000 	.word	0x20000000

080020dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80020e0:	f7ff fff2 	bl	80020c8 <HAL_RCC_GetHCLKFreq>
 80020e4:	0001      	movs	r1, r0
 80020e6:	4b06      	ldr	r3, [pc, #24]	@ (8002100 <HAL_RCC_GetPCLK1Freq+0x24>)
 80020e8:	68db      	ldr	r3, [r3, #12]
 80020ea:	0a1b      	lsrs	r3, r3, #8
 80020ec:	2207      	movs	r2, #7
 80020ee:	4013      	ands	r3, r2
 80020f0:	4a04      	ldr	r2, [pc, #16]	@ (8002104 <HAL_RCC_GetPCLK1Freq+0x28>)
 80020f2:	5cd3      	ldrb	r3, [r2, r3]
 80020f4:	40d9      	lsrs	r1, r3
 80020f6:	000b      	movs	r3, r1
}
 80020f8:	0018      	movs	r0, r3
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	46c0      	nop			@ (mov r8, r8)
 8002100:	40021000 	.word	0x40021000
 8002104:	08003f40 	.word	0x08003f40

08002108 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800210c:	f7ff ffdc 	bl	80020c8 <HAL_RCC_GetHCLKFreq>
 8002110:	0001      	movs	r1, r0
 8002112:	4b06      	ldr	r3, [pc, #24]	@ (800212c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002114:	68db      	ldr	r3, [r3, #12]
 8002116:	0adb      	lsrs	r3, r3, #11
 8002118:	2207      	movs	r2, #7
 800211a:	4013      	ands	r3, r2
 800211c:	4a04      	ldr	r2, [pc, #16]	@ (8002130 <HAL_RCC_GetPCLK2Freq+0x28>)
 800211e:	5cd3      	ldrb	r3, [r2, r3]
 8002120:	40d9      	lsrs	r1, r3
 8002122:	000b      	movs	r3, r1
}
 8002124:	0018      	movs	r0, r3
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
 800212a:	46c0      	nop			@ (mov r8, r8)
 800212c:	40021000 	.word	0x40021000
 8002130:	08003f40 	.word	0x08003f40

08002134 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b086      	sub	sp, #24
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 800213c:	2017      	movs	r0, #23
 800213e:	183b      	adds	r3, r7, r0
 8002140:	2200      	movs	r2, #0
 8002142:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	2220      	movs	r2, #32
 800214a:	4013      	ands	r3, r2
 800214c:	d100      	bne.n	8002150 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 800214e:	e0c7      	b.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002150:	4b9b      	ldr	r3, [pc, #620]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002152:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002154:	2380      	movs	r3, #128	@ 0x80
 8002156:	055b      	lsls	r3, r3, #21
 8002158:	4013      	ands	r3, r2
 800215a:	d109      	bne.n	8002170 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800215c:	4b98      	ldr	r3, [pc, #608]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800215e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002160:	4b97      	ldr	r3, [pc, #604]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002162:	2180      	movs	r1, #128	@ 0x80
 8002164:	0549      	lsls	r1, r1, #21
 8002166:	430a      	orrs	r2, r1
 8002168:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 800216a:	183b      	adds	r3, r7, r0
 800216c:	2201      	movs	r2, #1
 800216e:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002170:	4b94      	ldr	r3, [pc, #592]	@ (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	2380      	movs	r3, #128	@ 0x80
 8002176:	005b      	lsls	r3, r3, #1
 8002178:	4013      	ands	r3, r2
 800217a:	d11a      	bne.n	80021b2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800217c:	4b91      	ldr	r3, [pc, #580]	@ (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800217e:	681a      	ldr	r2, [r3, #0]
 8002180:	4b90      	ldr	r3, [pc, #576]	@ (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8002182:	2180      	movs	r1, #128	@ 0x80
 8002184:	0049      	lsls	r1, r1, #1
 8002186:	430a      	orrs	r2, r1
 8002188:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800218a:	f7fe fec9 	bl	8000f20 <HAL_GetTick>
 800218e:	0003      	movs	r3, r0
 8002190:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002192:	e008      	b.n	80021a6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002194:	f7fe fec4 	bl	8000f20 <HAL_GetTick>
 8002198:	0002      	movs	r2, r0
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	1ad3      	subs	r3, r2, r3
 800219e:	2b64      	cmp	r3, #100	@ 0x64
 80021a0:	d901      	bls.n	80021a6 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 80021a2:	2303      	movs	r3, #3
 80021a4:	e107      	b.n	80023b6 <HAL_RCCEx_PeriphCLKConfig+0x282>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021a6:	4b87      	ldr	r3, [pc, #540]	@ (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	2380      	movs	r3, #128	@ 0x80
 80021ac:	005b      	lsls	r3, r3, #1
 80021ae:	4013      	ands	r3, r2
 80021b0:	d0f0      	beq.n	8002194 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80021b2:	4b83      	ldr	r3, [pc, #524]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80021b4:	681a      	ldr	r2, [r3, #0]
 80021b6:	23c0      	movs	r3, #192	@ 0xc0
 80021b8:	039b      	lsls	r3, r3, #14
 80021ba:	4013      	ands	r3, r2
 80021bc:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	685a      	ldr	r2, [r3, #4]
 80021c2:	23c0      	movs	r3, #192	@ 0xc0
 80021c4:	039b      	lsls	r3, r3, #14
 80021c6:	4013      	ands	r3, r2
 80021c8:	68fa      	ldr	r2, [r7, #12]
 80021ca:	429a      	cmp	r2, r3
 80021cc:	d013      	beq.n	80021f6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	685a      	ldr	r2, [r3, #4]
 80021d2:	23c0      	movs	r3, #192	@ 0xc0
 80021d4:	029b      	lsls	r3, r3, #10
 80021d6:	401a      	ands	r2, r3
 80021d8:	23c0      	movs	r3, #192	@ 0xc0
 80021da:	029b      	lsls	r3, r3, #10
 80021dc:	429a      	cmp	r2, r3
 80021de:	d10a      	bne.n	80021f6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80021e0:	4b77      	ldr	r3, [pc, #476]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	2380      	movs	r3, #128	@ 0x80
 80021e6:	029b      	lsls	r3, r3, #10
 80021e8:	401a      	ands	r2, r3
 80021ea:	2380      	movs	r3, #128	@ 0x80
 80021ec:	029b      	lsls	r3, r3, #10
 80021ee:	429a      	cmp	r2, r3
 80021f0:	d101      	bne.n	80021f6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
 80021f4:	e0df      	b.n	80023b6 <HAL_RCCEx_PeriphCLKConfig+0x282>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80021f6:	4b72      	ldr	r3, [pc, #456]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80021f8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80021fa:	23c0      	movs	r3, #192	@ 0xc0
 80021fc:	029b      	lsls	r3, r3, #10
 80021fe:	4013      	ands	r3, r2
 8002200:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d03b      	beq.n	8002280 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	685a      	ldr	r2, [r3, #4]
 800220c:	23c0      	movs	r3, #192	@ 0xc0
 800220e:	029b      	lsls	r3, r3, #10
 8002210:	4013      	ands	r3, r2
 8002212:	68fa      	ldr	r2, [r7, #12]
 8002214:	429a      	cmp	r2, r3
 8002216:	d033      	beq.n	8002280 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	2220      	movs	r2, #32
 800221e:	4013      	ands	r3, r2
 8002220:	d02e      	beq.n	8002280 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002222:	4b67      	ldr	r3, [pc, #412]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002224:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002226:	4a68      	ldr	r2, [pc, #416]	@ (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8002228:	4013      	ands	r3, r2
 800222a:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800222c:	4b64      	ldr	r3, [pc, #400]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800222e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002230:	4b63      	ldr	r3, [pc, #396]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002232:	2180      	movs	r1, #128	@ 0x80
 8002234:	0309      	lsls	r1, r1, #12
 8002236:	430a      	orrs	r2, r1
 8002238:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 800223a:	4b61      	ldr	r3, [pc, #388]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800223c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800223e:	4b60      	ldr	r3, [pc, #384]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002240:	4962      	ldr	r1, [pc, #392]	@ (80023cc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8002242:	400a      	ands	r2, r1
 8002244:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8002246:	4b5e      	ldr	r3, [pc, #376]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002248:	68fa      	ldr	r2, [r7, #12]
 800224a:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800224c:	68fa      	ldr	r2, [r7, #12]
 800224e:	2380      	movs	r3, #128	@ 0x80
 8002250:	005b      	lsls	r3, r3, #1
 8002252:	4013      	ands	r3, r2
 8002254:	d014      	beq.n	8002280 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002256:	f7fe fe63 	bl	8000f20 <HAL_GetTick>
 800225a:	0003      	movs	r3, r0
 800225c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800225e:	e009      	b.n	8002274 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002260:	f7fe fe5e 	bl	8000f20 <HAL_GetTick>
 8002264:	0002      	movs	r2, r0
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	1ad3      	subs	r3, r2, r3
 800226a:	4a59      	ldr	r2, [pc, #356]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800226c:	4293      	cmp	r3, r2
 800226e:	d901      	bls.n	8002274 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8002270:	2303      	movs	r3, #3
 8002272:	e0a0      	b.n	80023b6 <HAL_RCCEx_PeriphCLKConfig+0x282>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002274:	4b52      	ldr	r3, [pc, #328]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002276:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002278:	2380      	movs	r3, #128	@ 0x80
 800227a:	009b      	lsls	r3, r3, #2
 800227c:	4013      	ands	r3, r2
 800227e:	d0ef      	beq.n	8002260 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	2220      	movs	r2, #32
 8002286:	4013      	ands	r3, r2
 8002288:	d01f      	beq.n	80022ca <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	685a      	ldr	r2, [r3, #4]
 800228e:	23c0      	movs	r3, #192	@ 0xc0
 8002290:	029b      	lsls	r3, r3, #10
 8002292:	401a      	ands	r2, r3
 8002294:	23c0      	movs	r3, #192	@ 0xc0
 8002296:	029b      	lsls	r3, r3, #10
 8002298:	429a      	cmp	r2, r3
 800229a:	d10c      	bne.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x182>
 800229c:	4b48      	ldr	r3, [pc, #288]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a4c      	ldr	r2, [pc, #304]	@ (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80022a2:	4013      	ands	r3, r2
 80022a4:	0019      	movs	r1, r3
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	685a      	ldr	r2, [r3, #4]
 80022aa:	23c0      	movs	r3, #192	@ 0xc0
 80022ac:	039b      	lsls	r3, r3, #14
 80022ae:	401a      	ands	r2, r3
 80022b0:	4b43      	ldr	r3, [pc, #268]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80022b2:	430a      	orrs	r2, r1
 80022b4:	601a      	str	r2, [r3, #0]
 80022b6:	4b42      	ldr	r3, [pc, #264]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80022b8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	685a      	ldr	r2, [r3, #4]
 80022be:	23c0      	movs	r3, #192	@ 0xc0
 80022c0:	029b      	lsls	r3, r3, #10
 80022c2:	401a      	ands	r2, r3
 80022c4:	4b3e      	ldr	r3, [pc, #248]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80022c6:	430a      	orrs	r2, r1
 80022c8:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80022ca:	2317      	movs	r3, #23
 80022cc:	18fb      	adds	r3, r7, r3
 80022ce:	781b      	ldrb	r3, [r3, #0]
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	d105      	bne.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022d4:	4b3a      	ldr	r3, [pc, #232]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80022d6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80022d8:	4b39      	ldr	r3, [pc, #228]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80022da:	493f      	ldr	r1, [pc, #252]	@ (80023d8 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 80022dc:	400a      	ands	r2, r1
 80022de:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	2201      	movs	r2, #1
 80022e6:	4013      	ands	r3, r2
 80022e8:	d009      	beq.n	80022fe <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80022ea:	4b35      	ldr	r3, [pc, #212]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80022ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022ee:	2203      	movs	r2, #3
 80022f0:	4393      	bics	r3, r2
 80022f2:	0019      	movs	r1, r3
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	689a      	ldr	r2, [r3, #8]
 80022f8:	4b31      	ldr	r3, [pc, #196]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80022fa:	430a      	orrs	r2, r1
 80022fc:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	2202      	movs	r2, #2
 8002304:	4013      	ands	r3, r2
 8002306:	d009      	beq.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002308:	4b2d      	ldr	r3, [pc, #180]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800230a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800230c:	220c      	movs	r2, #12
 800230e:	4393      	bics	r3, r2
 8002310:	0019      	movs	r1, r3
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	68da      	ldr	r2, [r3, #12]
 8002316:	4b2a      	ldr	r3, [pc, #168]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002318:	430a      	orrs	r2, r1
 800231a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	2204      	movs	r2, #4
 8002322:	4013      	ands	r3, r2
 8002324:	d009      	beq.n	800233a <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002326:	4b26      	ldr	r3, [pc, #152]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002328:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800232a:	4a2c      	ldr	r2, [pc, #176]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 800232c:	4013      	ands	r3, r2
 800232e:	0019      	movs	r1, r3
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	691a      	ldr	r2, [r3, #16]
 8002334:	4b22      	ldr	r3, [pc, #136]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002336:	430a      	orrs	r2, r1
 8002338:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	2208      	movs	r2, #8
 8002340:	4013      	ands	r3, r2
 8002342:	d009      	beq.n	8002358 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002344:	4b1e      	ldr	r3, [pc, #120]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002346:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002348:	4a25      	ldr	r2, [pc, #148]	@ (80023e0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 800234a:	4013      	ands	r3, r2
 800234c:	0019      	movs	r1, r3
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	695a      	ldr	r2, [r3, #20]
 8002352:	4b1b      	ldr	r3, [pc, #108]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002354:	430a      	orrs	r2, r1
 8002356:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	2380      	movs	r3, #128	@ 0x80
 800235e:	005b      	lsls	r3, r3, #1
 8002360:	4013      	ands	r3, r2
 8002362:	d009      	beq.n	8002378 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002364:	4b16      	ldr	r3, [pc, #88]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002366:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002368:	4a17      	ldr	r2, [pc, #92]	@ (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800236a:	4013      	ands	r3, r2
 800236c:	0019      	movs	r1, r3
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	699a      	ldr	r2, [r3, #24]
 8002372:	4b13      	ldr	r3, [pc, #76]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002374:	430a      	orrs	r2, r1
 8002376:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	2240      	movs	r2, #64	@ 0x40
 800237e:	4013      	ands	r3, r2
 8002380:	d009      	beq.n	8002396 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002382:	4b0f      	ldr	r3, [pc, #60]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002384:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002386:	4a17      	ldr	r2, [pc, #92]	@ (80023e4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8002388:	4013      	ands	r3, r2
 800238a:	0019      	movs	r1, r3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6a1a      	ldr	r2, [r3, #32]
 8002390:	4b0b      	ldr	r3, [pc, #44]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002392:	430a      	orrs	r2, r1
 8002394:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	2280      	movs	r2, #128	@ 0x80
 800239c:	4013      	ands	r3, r2
 800239e:	d009      	beq.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80023a0:	4b07      	ldr	r3, [pc, #28]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80023a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023a4:	4a10      	ldr	r2, [pc, #64]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 80023a6:	4013      	ands	r3, r2
 80023a8:	0019      	movs	r1, r3
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	69da      	ldr	r2, [r3, #28]
 80023ae:	4b04      	ldr	r3, [pc, #16]	@ (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80023b0:	430a      	orrs	r2, r1
 80023b2:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80023b4:	2300      	movs	r3, #0
}
 80023b6:	0018      	movs	r0, r3
 80023b8:	46bd      	mov	sp, r7
 80023ba:	b006      	add	sp, #24
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	46c0      	nop			@ (mov r8, r8)
 80023c0:	40021000 	.word	0x40021000
 80023c4:	40007000 	.word	0x40007000
 80023c8:	fffcffff 	.word	0xfffcffff
 80023cc:	fff7ffff 	.word	0xfff7ffff
 80023d0:	00001388 	.word	0x00001388
 80023d4:	ffcfffff 	.word	0xffcfffff
 80023d8:	efffffff 	.word	0xefffffff
 80023dc:	fffff3ff 	.word	0xfffff3ff
 80023e0:	ffffcfff 	.word	0xffffcfff
 80023e4:	fbffffff 	.word	0xfbffffff
 80023e8:	fff3ffff 	.word	0xfff3ffff

080023ec <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80023ec:	b5b0      	push	{r4, r5, r7, lr}
 80023ee:	b084      	sub	sp, #16
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80023f4:	230f      	movs	r3, #15
 80023f6:	18fb      	adds	r3, r7, r3
 80023f8:	2201      	movs	r2, #1
 80023fa:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d101      	bne.n	8002406 <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 8002402:	2301      	movs	r3, #1
 8002404:	e088      	b.n	8002518 <HAL_RTC_Init+0x12c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2221      	movs	r2, #33	@ 0x21
 800240a:	5c9b      	ldrb	r3, [r3, r2]
 800240c:	b2db      	uxtb	r3, r3
 800240e:	2b00      	cmp	r3, #0
 8002410:	d107      	bne.n	8002422 <HAL_RTC_Init+0x36>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2220      	movs	r2, #32
 8002416:	2100      	movs	r1, #0
 8002418:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	0018      	movs	r0, r3
 800241e:	f7fe fbcd 	bl	8000bbc <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2221      	movs	r2, #33	@ 0x21
 8002426:	2102      	movs	r1, #2
 8002428:	5499      	strb	r1, [r3, r2]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	68db      	ldr	r3, [r3, #12]
 8002430:	2210      	movs	r2, #16
 8002432:	4013      	ands	r3, r2
 8002434:	2b10      	cmp	r3, #16
 8002436:	d05f      	beq.n	80024f8 <HAL_RTC_Init+0x10c>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	22ca      	movs	r2, #202	@ 0xca
 800243e:	625a      	str	r2, [r3, #36]	@ 0x24
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	2253      	movs	r2, #83	@ 0x53
 8002446:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8002448:	250f      	movs	r5, #15
 800244a:	197c      	adds	r4, r7, r5
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	0018      	movs	r0, r3
 8002450:	f000 fb86 	bl	8002b60 <RTC_EnterInitMode>
 8002454:	0003      	movs	r3, r0
 8002456:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 8002458:	0028      	movs	r0, r5
 800245a:	183b      	adds	r3, r7, r0
 800245c:	781b      	ldrb	r3, [r3, #0]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d12c      	bne.n	80024bc <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	689a      	ldr	r2, [r3, #8]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	492c      	ldr	r1, [pc, #176]	@ (8002520 <HAL_RTC_Init+0x134>)
 800246e:	400a      	ands	r2, r1
 8002470:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	6899      	ldr	r1, [r3, #8]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	685a      	ldr	r2, [r3, #4]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	691b      	ldr	r3, [r3, #16]
 8002480:	431a      	orrs	r2, r3
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	699b      	ldr	r3, [r3, #24]
 8002486:	431a      	orrs	r2, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	430a      	orrs	r2, r1
 800248e:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	687a      	ldr	r2, [r7, #4]
 8002496:	68d2      	ldr	r2, [r2, #12]
 8002498:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	6919      	ldr	r1, [r3, #16]
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	041a      	lsls	r2, r3, #16
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	430a      	orrs	r2, r1
 80024ac:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80024ae:	183c      	adds	r4, r7, r0
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	0018      	movs	r0, r3
 80024b4:	f000 fb98 	bl	8002be8 <RTC_ExitInitMode>
 80024b8:	0003      	movs	r3, r0
 80024ba:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 80024bc:	230f      	movs	r3, #15
 80024be:	18fb      	adds	r3, r7, r3
 80024c0:	781b      	ldrb	r3, [r3, #0]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d113      	bne.n	80024ee <HAL_RTC_Init+0x102>
    {
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	2103      	movs	r1, #3
 80024d2:	438a      	bics	r2, r1
 80024d4:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	69da      	ldr	r2, [r3, #28]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	695b      	ldr	r3, [r3, #20]
 80024e4:	431a      	orrs	r2, r3
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	430a      	orrs	r2, r1
 80024ec:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	22ff      	movs	r2, #255	@ 0xff
 80024f4:	625a      	str	r2, [r3, #36]	@ 0x24
 80024f6:	e003      	b.n	8002500 <HAL_RTC_Init+0x114>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80024f8:	230f      	movs	r3, #15
 80024fa:	18fb      	adds	r3, r7, r3
 80024fc:	2200      	movs	r2, #0
 80024fe:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 8002500:	230f      	movs	r3, #15
 8002502:	18fb      	adds	r3, r7, r3
 8002504:	781b      	ldrb	r3, [r3, #0]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d103      	bne.n	8002512 <HAL_RTC_Init+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2221      	movs	r2, #33	@ 0x21
 800250e:	2101      	movs	r1, #1
 8002510:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8002512:	230f      	movs	r3, #15
 8002514:	18fb      	adds	r3, r7, r3
 8002516:	781b      	ldrb	r3, [r3, #0]
}
 8002518:	0018      	movs	r0, r3
 800251a:	46bd      	mov	sp, r7
 800251c:	b004      	add	sp, #16
 800251e:	bdb0      	pop	{r4, r5, r7, pc}
 8002520:	ff8fffbf 	.word	0xff8fffbf

08002524 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002524:	b5b0      	push	{r4, r5, r7, lr}
 8002526:	b086      	sub	sp, #24
 8002528:	af00      	add	r7, sp, #0
 800252a:	60f8      	str	r0, [r7, #12]
 800252c:	60b9      	str	r1, [r7, #8]
 800252e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002530:	2300      	movs	r3, #0
 8002532:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	2220      	movs	r2, #32
 8002538:	5c9b      	ldrb	r3, [r3, r2]
 800253a:	2b01      	cmp	r3, #1
 800253c:	d101      	bne.n	8002542 <HAL_RTC_SetTime+0x1e>
 800253e:	2302      	movs	r3, #2
 8002540:	e092      	b.n	8002668 <HAL_RTC_SetTime+0x144>
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	2220      	movs	r2, #32
 8002546:	2101      	movs	r1, #1
 8002548:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	2221      	movs	r2, #33	@ 0x21
 800254e:	2102      	movs	r1, #2
 8002550:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d125      	bne.n	80025a4 <HAL_RTC_SetTime+0x80>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	2240      	movs	r2, #64	@ 0x40
 8002560:	4013      	ands	r3, r2
 8002562:	d102      	bne.n	800256a <HAL_RTC_SetTime+0x46>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	2200      	movs	r2, #0
 8002568:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	781b      	ldrb	r3, [r3, #0]
 800256e:	0018      	movs	r0, r3
 8002570:	f000 fb64 	bl	8002c3c <RTC_ByteToBcd2>
 8002574:	0003      	movs	r3, r0
 8002576:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	785b      	ldrb	r3, [r3, #1]
 800257c:	0018      	movs	r0, r3
 800257e:	f000 fb5d 	bl	8002c3c <RTC_ByteToBcd2>
 8002582:	0003      	movs	r3, r0
 8002584:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002586:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8002588:	68bb      	ldr	r3, [r7, #8]
 800258a:	789b      	ldrb	r3, [r3, #2]
 800258c:	0018      	movs	r0, r3
 800258e:	f000 fb55 	bl	8002c3c <RTC_ByteToBcd2>
 8002592:	0003      	movs	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002594:	0022      	movs	r2, r4
 8002596:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	78db      	ldrb	r3, [r3, #3]
 800259c:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800259e:	4313      	orrs	r3, r2
 80025a0:	617b      	str	r3, [r7, #20]
 80025a2:	e017      	b.n	80025d4 <HAL_RTC_SetTime+0xb0>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	689b      	ldr	r3, [r3, #8]
 80025aa:	2240      	movs	r2, #64	@ 0x40
 80025ac:	4013      	ands	r3, r2
 80025ae:	d102      	bne.n	80025b6 <HAL_RTC_SetTime+0x92>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	2200      	movs	r2, #0
 80025b4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	781b      	ldrb	r3, [r3, #0]
 80025ba:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	785b      	ldrb	r3, [r3, #1]
 80025c0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80025c2:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80025c4:	68ba      	ldr	r2, [r7, #8]
 80025c6:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80025c8:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80025ca:	68bb      	ldr	r3, [r7, #8]
 80025cc:	78db      	ldrb	r3, [r3, #3]
 80025ce:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80025d0:	4313      	orrs	r3, r2
 80025d2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	22ca      	movs	r2, #202	@ 0xca
 80025da:	625a      	str	r2, [r3, #36]	@ 0x24
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	2253      	movs	r2, #83	@ 0x53
 80025e2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80025e4:	2513      	movs	r5, #19
 80025e6:	197c      	adds	r4, r7, r5
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	0018      	movs	r0, r3
 80025ec:	f000 fab8 	bl	8002b60 <RTC_EnterInitMode>
 80025f0:	0003      	movs	r3, r0
 80025f2:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 80025f4:	0028      	movs	r0, r5
 80025f6:	183b      	adds	r3, r7, r0
 80025f8:	781b      	ldrb	r3, [r3, #0]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d120      	bne.n	8002640 <HAL_RTC_SetTime+0x11c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	697a      	ldr	r2, [r7, #20]
 8002604:	491a      	ldr	r1, [pc, #104]	@ (8002670 <HAL_RTC_SetTime+0x14c>)
 8002606:	400a      	ands	r2, r1
 8002608:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	689a      	ldr	r2, [r3, #8]
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4917      	ldr	r1, [pc, #92]	@ (8002674 <HAL_RTC_SetTime+0x150>)
 8002616:	400a      	ands	r2, r1
 8002618:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	6899      	ldr	r1, [r3, #8]
 8002620:	68bb      	ldr	r3, [r7, #8]
 8002622:	68da      	ldr	r2, [r3, #12]
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	691b      	ldr	r3, [r3, #16]
 8002628:	431a      	orrs	r2, r3
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	430a      	orrs	r2, r1
 8002630:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002632:	183c      	adds	r4, r7, r0
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	0018      	movs	r0, r3
 8002638:	f000 fad6 	bl	8002be8 <RTC_ExitInitMode>
 800263c:	0003      	movs	r3, r0
 800263e:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8002640:	2313      	movs	r3, #19
 8002642:	18fb      	adds	r3, r7, r3
 8002644:	781b      	ldrb	r3, [r3, #0]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d103      	bne.n	8002652 <HAL_RTC_SetTime+0x12e>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	2221      	movs	r2, #33	@ 0x21
 800264e:	2101      	movs	r1, #1
 8002650:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	22ff      	movs	r2, #255	@ 0xff
 8002658:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	2220      	movs	r2, #32
 800265e:	2100      	movs	r1, #0
 8002660:	5499      	strb	r1, [r3, r2]

  return status;
 8002662:	2313      	movs	r3, #19
 8002664:	18fb      	adds	r3, r7, r3
 8002666:	781b      	ldrb	r3, [r3, #0]
}
 8002668:	0018      	movs	r0, r3
 800266a:	46bd      	mov	sp, r7
 800266c:	b006      	add	sp, #24
 800266e:	bdb0      	pop	{r4, r5, r7, pc}
 8002670:	007f7f7f 	.word	0x007f7f7f
 8002674:	fffbffff 	.word	0xfffbffff

08002678 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002678:	b5b0      	push	{r4, r5, r7, lr}
 800267a:	b086      	sub	sp, #24
 800267c:	af00      	add	r7, sp, #0
 800267e:	60f8      	str	r0, [r7, #12]
 8002680:	60b9      	str	r1, [r7, #8]
 8002682:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002684:	2300      	movs	r3, #0
 8002686:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	2220      	movs	r2, #32
 800268c:	5c9b      	ldrb	r3, [r3, r2]
 800268e:	2b01      	cmp	r3, #1
 8002690:	d101      	bne.n	8002696 <HAL_RTC_SetDate+0x1e>
 8002692:	2302      	movs	r3, #2
 8002694:	e07e      	b.n	8002794 <HAL_RTC_SetDate+0x11c>
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	2220      	movs	r2, #32
 800269a:	2101      	movs	r1, #1
 800269c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	2221      	movs	r2, #33	@ 0x21
 80026a2:	2102      	movs	r1, #2
 80026a4:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d10e      	bne.n	80026ca <HAL_RTC_SetDate+0x52>
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	785b      	ldrb	r3, [r3, #1]
 80026b0:	001a      	movs	r2, r3
 80026b2:	2310      	movs	r3, #16
 80026b4:	4013      	ands	r3, r2
 80026b6:	d008      	beq.n	80026ca <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80026b8:	68bb      	ldr	r3, [r7, #8]
 80026ba:	785b      	ldrb	r3, [r3, #1]
 80026bc:	2210      	movs	r2, #16
 80026be:	4393      	bics	r3, r2
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	330a      	adds	r3, #10
 80026c4:	b2da      	uxtb	r2, r3
 80026c6:	68bb      	ldr	r3, [r7, #8]
 80026c8:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d11c      	bne.n	800270a <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	78db      	ldrb	r3, [r3, #3]
 80026d4:	0018      	movs	r0, r3
 80026d6:	f000 fab1 	bl	8002c3c <RTC_ByteToBcd2>
 80026da:	0003      	movs	r3, r0
 80026dc:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	785b      	ldrb	r3, [r3, #1]
 80026e2:	0018      	movs	r0, r3
 80026e4:	f000 faaa 	bl	8002c3c <RTC_ByteToBcd2>
 80026e8:	0003      	movs	r3, r0
 80026ea:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80026ec:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80026ee:	68bb      	ldr	r3, [r7, #8]
 80026f0:	789b      	ldrb	r3, [r3, #2]
 80026f2:	0018      	movs	r0, r3
 80026f4:	f000 faa2 	bl	8002c3c <RTC_ByteToBcd2>
 80026f8:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80026fa:	0022      	movs	r2, r4
 80026fc:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	781b      	ldrb	r3, [r3, #0]
 8002702:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002704:	4313      	orrs	r3, r2
 8002706:	617b      	str	r3, [r7, #20]
 8002708:	e00e      	b.n	8002728 <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800270a:	68bb      	ldr	r3, [r7, #8]
 800270c:	78db      	ldrb	r3, [r3, #3]
 800270e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	785b      	ldrb	r3, [r3, #1]
 8002714:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002716:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8002718:	68ba      	ldr	r2, [r7, #8]
 800271a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800271c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800271e:	68bb      	ldr	r3, [r7, #8]
 8002720:	781b      	ldrb	r3, [r3, #0]
 8002722:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002724:	4313      	orrs	r3, r2
 8002726:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	22ca      	movs	r2, #202	@ 0xca
 800272e:	625a      	str	r2, [r3, #36]	@ 0x24
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	2253      	movs	r2, #83	@ 0x53
 8002736:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002738:	2513      	movs	r5, #19
 800273a:	197c      	adds	r4, r7, r5
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	0018      	movs	r0, r3
 8002740:	f000 fa0e 	bl	8002b60 <RTC_EnterInitMode>
 8002744:	0003      	movs	r3, r0
 8002746:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8002748:	0028      	movs	r0, r5
 800274a:	183b      	adds	r3, r7, r0
 800274c:	781b      	ldrb	r3, [r3, #0]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d10c      	bne.n	800276c <HAL_RTC_SetDate+0xf4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	697a      	ldr	r2, [r7, #20]
 8002758:	4910      	ldr	r1, [pc, #64]	@ (800279c <HAL_RTC_SetDate+0x124>)
 800275a:	400a      	ands	r2, r1
 800275c:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800275e:	183c      	adds	r4, r7, r0
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	0018      	movs	r0, r3
 8002764:	f000 fa40 	bl	8002be8 <RTC_ExitInitMode>
 8002768:	0003      	movs	r3, r0
 800276a:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 800276c:	2313      	movs	r3, #19
 800276e:	18fb      	adds	r3, r7, r3
 8002770:	781b      	ldrb	r3, [r3, #0]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d103      	bne.n	800277e <HAL_RTC_SetDate+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	2221      	movs	r2, #33	@ 0x21
 800277a:	2101      	movs	r1, #1
 800277c:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	22ff      	movs	r2, #255	@ 0xff
 8002784:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	2220      	movs	r2, #32
 800278a:	2100      	movs	r1, #0
 800278c:	5499      	strb	r1, [r3, r2]

  return status;
 800278e:	2313      	movs	r3, #19
 8002790:	18fb      	adds	r3, r7, r3
 8002792:	781b      	ldrb	r3, [r3, #0]
}
 8002794:	0018      	movs	r0, r3
 8002796:	46bd      	mov	sp, r7
 8002798:	b006      	add	sp, #24
 800279a:	bdb0      	pop	{r4, r5, r7, pc}
 800279c:	00ffff3f 	.word	0x00ffff3f

080027a0 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80027a0:	b590      	push	{r4, r7, lr}
 80027a2:	b089      	sub	sp, #36	@ 0x24
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	60f8      	str	r0, [r7, #12]
 80027a8:	60b9      	str	r1, [r7, #8]
 80027aa:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80027ac:	4ba7      	ldr	r3, [pc, #668]	@ (8002a4c <HAL_RTC_SetAlarm_IT+0x2ac>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	22fa      	movs	r2, #250	@ 0xfa
 80027b2:	01d1      	lsls	r1, r2, #7
 80027b4:	0018      	movs	r0, r3
 80027b6:	f7fd fca7 	bl	8000108 <__udivsi3>
 80027ba:	0003      	movs	r3, r0
 80027bc:	001a      	movs	r2, r3
 80027be:	0013      	movs	r3, r2
 80027c0:	015b      	lsls	r3, r3, #5
 80027c2:	1a9b      	subs	r3, r3, r2
 80027c4:	009b      	lsls	r3, r3, #2
 80027c6:	189b      	adds	r3, r3, r2
 80027c8:	00db      	lsls	r3, r3, #3
 80027ca:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 80027cc:	2300      	movs	r3, #0
 80027ce:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 80027d0:	2300      	movs	r3, #0
 80027d2:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2220      	movs	r2, #32
 80027d8:	5c9b      	ldrb	r3, [r3, r2]
 80027da:	2b01      	cmp	r3, #1
 80027dc:	d101      	bne.n	80027e2 <HAL_RTC_SetAlarm_IT+0x42>
 80027de:	2302      	movs	r3, #2
 80027e0:	e130      	b.n	8002a44 <HAL_RTC_SetAlarm_IT+0x2a4>
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2220      	movs	r2, #32
 80027e6:	2101      	movs	r1, #1
 80027e8:	5499      	strb	r1, [r3, r2]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	2221      	movs	r2, #33	@ 0x21
 80027ee:	2102      	movs	r1, #2
 80027f0:	5499      	strb	r1, [r3, r2]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d136      	bne.n	8002866 <HAL_RTC_SetAlarm_IT+0xc6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	689b      	ldr	r3, [r3, #8]
 80027fe:	2240      	movs	r2, #64	@ 0x40
 8002800:	4013      	ands	r3, r2
 8002802:	d102      	bne.n	800280a <HAL_RTC_SetAlarm_IT+0x6a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8002804:	68bb      	ldr	r3, [r7, #8]
 8002806:	2200      	movs	r2, #0
 8002808:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	781b      	ldrb	r3, [r3, #0]
 800280e:	0018      	movs	r0, r3
 8002810:	f000 fa14 	bl	8002c3c <RTC_ByteToBcd2>
 8002814:	0003      	movs	r3, r0
 8002816:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	785b      	ldrb	r3, [r3, #1]
 800281c:	0018      	movs	r0, r3
 800281e:	f000 fa0d 	bl	8002c3c <RTC_ByteToBcd2>
 8002822:	0003      	movs	r3, r0
 8002824:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8002826:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8002828:	68bb      	ldr	r3, [r7, #8]
 800282a:	789b      	ldrb	r3, [r3, #2]
 800282c:	0018      	movs	r0, r3
 800282e:	f000 fa05 	bl	8002c3c <RTC_ByteToBcd2>
 8002832:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8002834:	0022      	movs	r2, r4
 8002836:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	78db      	ldrb	r3, [r3, #3]
 800283c:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800283e:	431a      	orrs	r2, r3
 8002840:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8002842:	68bb      	ldr	r3, [r7, #8]
 8002844:	2220      	movs	r2, #32
 8002846:	5c9b      	ldrb	r3, [r3, r2]
 8002848:	0018      	movs	r0, r3
 800284a:	f000 f9f7 	bl	8002c3c <RTC_ByteToBcd2>
 800284e:	0003      	movs	r3, r0
 8002850:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8002852:	0022      	movs	r2, r4
 8002854:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 8002856:	68bb      	ldr	r3, [r7, #8]
 8002858:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800285a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8002860:	4313      	orrs	r3, r2
 8002862:	61fb      	str	r3, [r7, #28]
 8002864:	e022      	b.n	80028ac <HAL_RTC_SetAlarm_IT+0x10c>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	689b      	ldr	r3, [r3, #8]
 800286c:	2240      	movs	r2, #64	@ 0x40
 800286e:	4013      	ands	r3, r2
 8002870:	d102      	bne.n	8002878 <HAL_RTC_SetAlarm_IT+0xd8>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8002872:	68bb      	ldr	r3, [r7, #8]
 8002874:	2200      	movs	r2, #0
 8002876:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	781b      	ldrb	r3, [r3, #0]
 800287c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800287e:	68bb      	ldr	r3, [r7, #8]
 8002880:	785b      	ldrb	r3, [r3, #1]
 8002882:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8002884:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8002886:	68ba      	ldr	r2, [r7, #8]
 8002888:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800288a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	78db      	ldrb	r3, [r3, #3]
 8002890:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8002892:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	2120      	movs	r1, #32
 8002898:	5c5b      	ldrb	r3, [r3, r1]
 800289a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 800289c:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 800289e:	68bb      	ldr	r3, [r7, #8]
 80028a0:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80028a2:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80028a8:	4313      	orrs	r3, r2
 80028aa:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80028ac:	68bb      	ldr	r3, [r7, #8]
 80028ae:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 80028b0:	68bb      	ldr	r3, [r7, #8]
 80028b2:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80028b4:	4313      	orrs	r3, r2
 80028b6:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	22ca      	movs	r2, #202	@ 0xca
 80028be:	625a      	str	r2, [r3, #36]	@ 0x24
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	2253      	movs	r2, #83	@ 0x53
 80028c6:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80028cc:	2380      	movs	r3, #128	@ 0x80
 80028ce:	005b      	lsls	r3, r3, #1
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d146      	bne.n	8002962 <HAL_RTC_SetAlarm_IT+0x1c2>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	689a      	ldr	r2, [r3, #8]
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	495c      	ldr	r1, [pc, #368]	@ (8002a50 <HAL_RTC_SetAlarm_IT+0x2b0>)
 80028e0:	400a      	ands	r2, r1
 80028e2:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	68db      	ldr	r3, [r3, #12]
 80028ea:	22ff      	movs	r2, #255	@ 0xff
 80028ec:	401a      	ands	r2, r3
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4958      	ldr	r1, [pc, #352]	@ (8002a54 <HAL_RTC_SetAlarm_IT+0x2b4>)
 80028f4:	430a      	orrs	r2, r1
 80028f6:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	3b01      	subs	r3, #1
 80028fc:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d10d      	bne.n	8002920 <HAL_RTC_SetAlarm_IT+0x180>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	22ff      	movs	r2, #255	@ 0xff
 800290a:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	2221      	movs	r2, #33	@ 0x21
 8002910:	2103      	movs	r1, #3
 8002912:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2220      	movs	r2, #32
 8002918:	2100      	movs	r1, #0
 800291a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800291c:	2303      	movs	r3, #3
 800291e:	e091      	b.n	8002a44 <HAL_RTC_SetAlarm_IT+0x2a4>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	68db      	ldr	r3, [r3, #12]
 8002926:	2201      	movs	r2, #1
 8002928:	4013      	ands	r3, r2
 800292a:	d0e5      	beq.n	80028f8 <HAL_RTC_SetAlarm_IT+0x158>

  /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	69fa      	ldr	r2, [r7, #28]
 8002932:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	69ba      	ldr	r2, [r7, #24]
 800293a:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	689a      	ldr	r2, [r3, #8]
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	2180      	movs	r1, #128	@ 0x80
 8002948:	0049      	lsls	r1, r1, #1
 800294a:	430a      	orrs	r2, r1
 800294c:	609a      	str	r2, [r3, #8]
    /* Enable Alarm A interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	689a      	ldr	r2, [r3, #8]
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	2180      	movs	r1, #128	@ 0x80
 800295a:	0149      	lsls	r1, r1, #5
 800295c:	430a      	orrs	r2, r1
 800295e:	609a      	str	r2, [r3, #8]
 8002960:	e055      	b.n	8002a0e <HAL_RTC_SetAlarm_IT+0x26e>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	689a      	ldr	r2, [r3, #8]
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	493a      	ldr	r1, [pc, #232]	@ (8002a58 <HAL_RTC_SetAlarm_IT+0x2b8>)
 800296e:	400a      	ands	r2, r1
 8002970:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	22ff      	movs	r2, #255	@ 0xff
 800297a:	401a      	ands	r2, r3
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4936      	ldr	r1, [pc, #216]	@ (8002a5c <HAL_RTC_SetAlarm_IT+0x2bc>)
 8002982:	430a      	orrs	r2, r1
 8002984:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8002986:	4b31      	ldr	r3, [pc, #196]	@ (8002a4c <HAL_RTC_SetAlarm_IT+0x2ac>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	22fa      	movs	r2, #250	@ 0xfa
 800298c:	01d1      	lsls	r1, r2, #7
 800298e:	0018      	movs	r0, r3
 8002990:	f7fd fbba 	bl	8000108 <__udivsi3>
 8002994:	0003      	movs	r3, r0
 8002996:	001a      	movs	r2, r3
 8002998:	0013      	movs	r3, r2
 800299a:	015b      	lsls	r3, r3, #5
 800299c:	1a9b      	subs	r3, r3, r2
 800299e:	009b      	lsls	r3, r3, #2
 80029a0:	189b      	adds	r3, r3, r2
 80029a2:	00db      	lsls	r3, r3, #3
 80029a4:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	3b01      	subs	r3, #1
 80029aa:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80029ac:	697b      	ldr	r3, [r7, #20]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d10d      	bne.n	80029ce <HAL_RTC_SetAlarm_IT+0x22e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	22ff      	movs	r2, #255	@ 0xff
 80029b8:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	2221      	movs	r2, #33	@ 0x21
 80029be:	2103      	movs	r1, #3
 80029c0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	2220      	movs	r2, #32
 80029c6:	2100      	movs	r1, #0
 80029c8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80029ca:	2303      	movs	r3, #3
 80029cc:	e03a      	b.n	8002a44 <HAL_RTC_SetAlarm_IT+0x2a4>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	2202      	movs	r2, #2
 80029d6:	4013      	ands	r3, r2
 80029d8:	d0e5      	beq.n	80029a6 <HAL_RTC_SetAlarm_IT+0x206>

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	69fa      	ldr	r2, [r7, #28]
 80029e0:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	69ba      	ldr	r2, [r7, #24]
 80029e8:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	689a      	ldr	r2, [r3, #8]
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	2180      	movs	r1, #128	@ 0x80
 80029f6:	0089      	lsls	r1, r1, #2
 80029f8:	430a      	orrs	r2, r1
 80029fa:	609a      	str	r2, [r3, #8]
    /* Enable Alarm B interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	689a      	ldr	r2, [r3, #8]
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	2180      	movs	r1, #128	@ 0x80
 8002a08:	0189      	lsls	r1, r1, #6
 8002a0a:	430a      	orrs	r2, r1
 8002a0c:	609a      	str	r2, [r3, #8]
  }

  /* Enable and configure the EXTI line associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8002a0e:	4b14      	ldr	r3, [pc, #80]	@ (8002a60 <HAL_RTC_SetAlarm_IT+0x2c0>)
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	4b13      	ldr	r3, [pc, #76]	@ (8002a60 <HAL_RTC_SetAlarm_IT+0x2c0>)
 8002a14:	2180      	movs	r1, #128	@ 0x80
 8002a16:	0289      	lsls	r1, r1, #10
 8002a18:	430a      	orrs	r2, r1
 8002a1a:	601a      	str	r2, [r3, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8002a1c:	4b10      	ldr	r3, [pc, #64]	@ (8002a60 <HAL_RTC_SetAlarm_IT+0x2c0>)
 8002a1e:	689a      	ldr	r2, [r3, #8]
 8002a20:	4b0f      	ldr	r3, [pc, #60]	@ (8002a60 <HAL_RTC_SetAlarm_IT+0x2c0>)
 8002a22:	2180      	movs	r1, #128	@ 0x80
 8002a24:	0289      	lsls	r1, r1, #10
 8002a26:	430a      	orrs	r2, r1
 8002a28:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	22ff      	movs	r2, #255	@ 0xff
 8002a30:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	2221      	movs	r2, #33	@ 0x21
 8002a36:	2101      	movs	r1, #1
 8002a38:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	2220      	movs	r2, #32
 8002a3e:	2100      	movs	r1, #0
 8002a40:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a42:	2300      	movs	r3, #0
}
 8002a44:	0018      	movs	r0, r3
 8002a46:	46bd      	mov	sp, r7
 8002a48:	b009      	add	sp, #36	@ 0x24
 8002a4a:	bd90      	pop	{r4, r7, pc}
 8002a4c:	20000000 	.word	0x20000000
 8002a50:	fffffeff 	.word	0xfffffeff
 8002a54:	fffffe7f 	.word	0xfffffe7f
 8002a58:	fffffdff 	.word	0xfffffdff
 8002a5c:	fffffd7f 	.word	0xfffffd7f
 8002a60:	40010400 	.word	0x40010400

08002a64 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b082      	sub	sp, #8
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI flag associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8002a6c:	4b21      	ldr	r3, [pc, #132]	@ (8002af4 <HAL_RTC_AlarmIRQHandler+0x90>)
 8002a6e:	2280      	movs	r2, #128	@ 0x80
 8002a70:	0292      	lsls	r2, r2, #10
 8002a72:	615a      	str	r2, [r3, #20]

  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	689a      	ldr	r2, [r3, #8]
 8002a7a:	2380      	movs	r3, #128	@ 0x80
 8002a7c:	015b      	lsls	r3, r3, #5
 8002a7e:	4013      	ands	r3, r2
 8002a80:	d014      	beq.n	8002aac <HAL_RTC_AlarmIRQHandler+0x48>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	68da      	ldr	r2, [r3, #12]
 8002a88:	2380      	movs	r3, #128	@ 0x80
 8002a8a:	005b      	lsls	r3, r3, #1
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	d00d      	beq.n	8002aac <HAL_RTC_AlarmIRQHandler+0x48>
    {
      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	68db      	ldr	r3, [r3, #12]
 8002a96:	22ff      	movs	r2, #255	@ 0xff
 8002a98:	401a      	ands	r2, r3
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4916      	ldr	r1, [pc, #88]	@ (8002af8 <HAL_RTC_AlarmIRQHandler+0x94>)
 8002aa0:	430a      	orrs	r2, r1
 8002aa2:	60da      	str	r2, [r3, #12]

      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	0018      	movs	r0, r3
 8002aa8:	f000 f82a 	bl	8002b00 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	689a      	ldr	r2, [r3, #8]
 8002ab2:	2380      	movs	r3, #128	@ 0x80
 8002ab4:	019b      	lsls	r3, r3, #6
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	d014      	beq.n	8002ae4 <HAL_RTC_AlarmIRQHandler+0x80>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	68da      	ldr	r2, [r3, #12]
 8002ac0:	2380      	movs	r3, #128	@ 0x80
 8002ac2:	009b      	lsls	r3, r3, #2
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	d00d      	beq.n	8002ae4 <HAL_RTC_AlarmIRQHandler+0x80>
    {
      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	68db      	ldr	r3, [r3, #12]
 8002ace:	22ff      	movs	r2, #255	@ 0xff
 8002ad0:	401a      	ands	r2, r3
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4909      	ldr	r1, [pc, #36]	@ (8002afc <HAL_RTC_AlarmIRQHandler+0x98>)
 8002ad8:	430a      	orrs	r2, r1
 8002ada:	60da      	str	r2, [r3, #12]

      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	0018      	movs	r0, r3
 8002ae0:	f000 f8cd 	bl	8002c7e <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2221      	movs	r2, #33	@ 0x21
 8002ae8:	2101      	movs	r1, #1
 8002aea:	5499      	strb	r1, [r3, r2]
}
 8002aec:	46c0      	nop			@ (mov r8, r8)
 8002aee:	46bd      	mov	sp, r7
 8002af0:	b002      	add	sp, #8
 8002af2:	bd80      	pop	{r7, pc}
 8002af4:	40010400 	.word	0x40010400
 8002af8:	fffffe7f 	.word	0xfffffe7f
 8002afc:	fffffd7f 	.word	0xfffffd7f

08002b00 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b082      	sub	sp, #8
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8002b08:	46c0      	nop			@ (mov r8, r8)
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	b002      	add	sp, #8
 8002b0e:	bd80      	pop	{r7, pc}

08002b10 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b084      	sub	sp, #16
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a0e      	ldr	r2, [pc, #56]	@ (8002b5c <HAL_RTC_WaitForSynchro+0x4c>)
 8002b22:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002b24:	f7fe f9fc 	bl	8000f20 <HAL_GetTick>
 8002b28:	0003      	movs	r3, r0
 8002b2a:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002b2c:	e00a      	b.n	8002b44 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002b2e:	f7fe f9f7 	bl	8000f20 <HAL_GetTick>
 8002b32:	0002      	movs	r2, r0
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	1ad2      	subs	r2, r2, r3
 8002b38:	23fa      	movs	r3, #250	@ 0xfa
 8002b3a:	009b      	lsls	r3, r3, #2
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d901      	bls.n	8002b44 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8002b40:	2303      	movs	r3, #3
 8002b42:	e006      	b.n	8002b52 <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	68db      	ldr	r3, [r3, #12]
 8002b4a:	2220      	movs	r2, #32
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	d0ee      	beq.n	8002b2e <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8002b50:	2300      	movs	r3, #0
}
 8002b52:	0018      	movs	r0, r3
 8002b54:	46bd      	mov	sp, r7
 8002b56:	b004      	add	sp, #16
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	46c0      	nop			@ (mov r8, r8)
 8002b5c:	0001ff5f 	.word	0x0001ff5f

08002b60 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b084      	sub	sp, #16
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002b6c:	230f      	movs	r3, #15
 8002b6e:	18fb      	adds	r3, r7, r3
 8002b70:	2200      	movs	r2, #0
 8002b72:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	68db      	ldr	r3, [r3, #12]
 8002b7a:	2240      	movs	r2, #64	@ 0x40
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	d12c      	bne.n	8002bda <RTC_EnterInitMode+0x7a>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	68da      	ldr	r2, [r3, #12]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	2180      	movs	r1, #128	@ 0x80
 8002b8c:	430a      	orrs	r2, r1
 8002b8e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002b90:	f7fe f9c6 	bl	8000f20 <HAL_GetTick>
 8002b94:	0003      	movs	r3, r0
 8002b96:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002b98:	e014      	b.n	8002bc4 <RTC_EnterInitMode+0x64>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002b9a:	f7fe f9c1 	bl	8000f20 <HAL_GetTick>
 8002b9e:	0002      	movs	r2, r0
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	1ad2      	subs	r2, r2, r3
 8002ba4:	200f      	movs	r0, #15
 8002ba6:	183b      	adds	r3, r7, r0
 8002ba8:	1839      	adds	r1, r7, r0
 8002baa:	7809      	ldrb	r1, [r1, #0]
 8002bac:	7019      	strb	r1, [r3, #0]
 8002bae:	23fa      	movs	r3, #250	@ 0xfa
 8002bb0:	009b      	lsls	r3, r3, #2
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	d906      	bls.n	8002bc4 <RTC_EnterInitMode+0x64>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2221      	movs	r2, #33	@ 0x21
 8002bba:	2104      	movs	r1, #4
 8002bbc:	5499      	strb	r1, [r3, r2]
        status = HAL_ERROR;
 8002bbe:	183b      	adds	r3, r7, r0
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	68db      	ldr	r3, [r3, #12]
 8002bca:	2240      	movs	r2, #64	@ 0x40
 8002bcc:	4013      	ands	r3, r2
 8002bce:	d104      	bne.n	8002bda <RTC_EnterInitMode+0x7a>
 8002bd0:	230f      	movs	r3, #15
 8002bd2:	18fb      	adds	r3, r7, r3
 8002bd4:	781b      	ldrb	r3, [r3, #0]
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d1df      	bne.n	8002b9a <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 8002bda:	230f      	movs	r3, #15
 8002bdc:	18fb      	adds	r3, r7, r3
 8002bde:	781b      	ldrb	r3, [r3, #0]
}
 8002be0:	0018      	movs	r0, r3
 8002be2:	46bd      	mov	sp, r7
 8002be4:	b004      	add	sp, #16
 8002be6:	bd80      	pop	{r7, pc}

08002be8 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002be8:	b590      	push	{r4, r7, lr}
 8002bea:	b085      	sub	sp, #20
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002bf0:	240f      	movs	r4, #15
 8002bf2:	193b      	adds	r3, r7, r4
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	68da      	ldr	r2, [r3, #12]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	2180      	movs	r1, #128	@ 0x80
 8002c04:	438a      	bics	r2, r1
 8002c06:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	2220      	movs	r2, #32
 8002c10:	4013      	ands	r3, r2
 8002c12:	d10c      	bne.n	8002c2e <RTC_ExitInitMode+0x46>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	0018      	movs	r0, r3
 8002c18:	f7ff ff7a 	bl	8002b10 <HAL_RTC_WaitForSynchro>
 8002c1c:	1e03      	subs	r3, r0, #0
 8002c1e:	d006      	beq.n	8002c2e <RTC_ExitInitMode+0x46>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2221      	movs	r2, #33	@ 0x21
 8002c24:	2104      	movs	r1, #4
 8002c26:	5499      	strb	r1, [r3, r2]
      status = HAL_ERROR;
 8002c28:	193b      	adds	r3, r7, r4
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8002c2e:	230f      	movs	r3, #15
 8002c30:	18fb      	adds	r3, r7, r3
 8002c32:	781b      	ldrb	r3, [r3, #0]
}
 8002c34:	0018      	movs	r0, r3
 8002c36:	46bd      	mov	sp, r7
 8002c38:	b005      	add	sp, #20
 8002c3a:	bd90      	pop	{r4, r7, pc}

08002c3c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b084      	sub	sp, #16
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	0002      	movs	r2, r0
 8002c44:	1dfb      	adds	r3, r7, #7
 8002c46:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8002c4c:	e007      	b.n	8002c5e <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	3301      	adds	r3, #1
 8002c52:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8002c54:	1dfb      	adds	r3, r7, #7
 8002c56:	1dfa      	adds	r2, r7, #7
 8002c58:	7812      	ldrb	r2, [r2, #0]
 8002c5a:	3a0a      	subs	r2, #10
 8002c5c:	701a      	strb	r2, [r3, #0]
  while (number >= 10U)
 8002c5e:	1dfb      	adds	r3, r7, #7
 8002c60:	781b      	ldrb	r3, [r3, #0]
 8002c62:	2b09      	cmp	r3, #9
 8002c64:	d8f3      	bhi.n	8002c4e <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	011b      	lsls	r3, r3, #4
 8002c6c:	b2da      	uxtb	r2, r3
 8002c6e:	1dfb      	adds	r3, r7, #7
 8002c70:	781b      	ldrb	r3, [r3, #0]
 8002c72:	4313      	orrs	r3, r2
 8002c74:	b2db      	uxtb	r3, r3
}
 8002c76:	0018      	movs	r0, r3
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	b004      	add	sp, #16
 8002c7c:	bd80      	pop	{r7, pc}

08002c7e <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002c7e:	b580      	push	{r7, lr}
 8002c80:	b082      	sub	sp, #8
 8002c82:	af00      	add	r7, sp, #0
 8002c84:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8002c86:	46c0      	nop			@ (mov r8, r8)
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	b002      	add	sp, #8
 8002c8c:	bd80      	pop	{r7, pc}
	...

08002c90 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b082      	sub	sp, #8
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d101      	bne.n	8002ca2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e083      	b.n	8002daa <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d109      	bne.n	8002cbe <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	685a      	ldr	r2, [r3, #4]
 8002cae:	2382      	movs	r3, #130	@ 0x82
 8002cb0:	005b      	lsls	r3, r3, #1
 8002cb2:	429a      	cmp	r2, r3
 8002cb4:	d009      	beq.n	8002cca <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	61da      	str	r2, [r3, #28]
 8002cbc:	e005      	b.n	8002cca <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2251      	movs	r2, #81	@ 0x51
 8002cd4:	5c9b      	ldrb	r3, [r3, r2]
 8002cd6:	b2db      	uxtb	r3, r3
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d107      	bne.n	8002cec <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2250      	movs	r2, #80	@ 0x50
 8002ce0:	2100      	movs	r1, #0
 8002ce2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	0018      	movs	r0, r3
 8002ce8:	f7fd ff88 	bl	8000bfc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2251      	movs	r2, #81	@ 0x51
 8002cf0:	2102      	movs	r1, #2
 8002cf2:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	681a      	ldr	r2, [r3, #0]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	2140      	movs	r1, #64	@ 0x40
 8002d00:	438a      	bics	r2, r1
 8002d02:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	685a      	ldr	r2, [r3, #4]
 8002d08:	2382      	movs	r3, #130	@ 0x82
 8002d0a:	005b      	lsls	r3, r3, #1
 8002d0c:	401a      	ands	r2, r3
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6899      	ldr	r1, [r3, #8]
 8002d12:	2384      	movs	r3, #132	@ 0x84
 8002d14:	021b      	lsls	r3, r3, #8
 8002d16:	400b      	ands	r3, r1
 8002d18:	431a      	orrs	r2, r3
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	68d9      	ldr	r1, [r3, #12]
 8002d1e:	2380      	movs	r3, #128	@ 0x80
 8002d20:	011b      	lsls	r3, r3, #4
 8002d22:	400b      	ands	r3, r1
 8002d24:	431a      	orrs	r2, r3
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	691b      	ldr	r3, [r3, #16]
 8002d2a:	2102      	movs	r1, #2
 8002d2c:	400b      	ands	r3, r1
 8002d2e:	431a      	orrs	r2, r3
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	695b      	ldr	r3, [r3, #20]
 8002d34:	2101      	movs	r1, #1
 8002d36:	400b      	ands	r3, r1
 8002d38:	431a      	orrs	r2, r3
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6999      	ldr	r1, [r3, #24]
 8002d3e:	2380      	movs	r3, #128	@ 0x80
 8002d40:	009b      	lsls	r3, r3, #2
 8002d42:	400b      	ands	r3, r1
 8002d44:	431a      	orrs	r2, r3
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	69db      	ldr	r3, [r3, #28]
 8002d4a:	2138      	movs	r1, #56	@ 0x38
 8002d4c:	400b      	ands	r3, r1
 8002d4e:	431a      	orrs	r2, r3
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6a1b      	ldr	r3, [r3, #32]
 8002d54:	2180      	movs	r1, #128	@ 0x80
 8002d56:	400b      	ands	r3, r1
 8002d58:	431a      	orrs	r2, r3
 8002d5a:	0011      	movs	r1, r2
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002d60:	2380      	movs	r3, #128	@ 0x80
 8002d62:	019b      	lsls	r3, r3, #6
 8002d64:	401a      	ands	r2, r3
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	430a      	orrs	r2, r1
 8002d6c:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	699b      	ldr	r3, [r3, #24]
 8002d72:	0c1b      	lsrs	r3, r3, #16
 8002d74:	2204      	movs	r2, #4
 8002d76:	4013      	ands	r3, r2
 8002d78:	0019      	movs	r1, r3
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d7e:	2210      	movs	r2, #16
 8002d80:	401a      	ands	r2, r3
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	430a      	orrs	r2, r1
 8002d88:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	69da      	ldr	r2, [r3, #28]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4907      	ldr	r1, [pc, #28]	@ (8002db4 <HAL_SPI_Init+0x124>)
 8002d96:	400a      	ands	r2, r1
 8002d98:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2251      	movs	r2, #81	@ 0x51
 8002da4:	2101      	movs	r1, #1
 8002da6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002da8:	2300      	movs	r3, #0
}
 8002daa:	0018      	movs	r0, r3
 8002dac:	46bd      	mov	sp, r7
 8002dae:	b002      	add	sp, #8
 8002db0:	bd80      	pop	{r7, pc}
 8002db2:	46c0      	nop			@ (mov r8, r8)
 8002db4:	fffff7ff 	.word	0xfffff7ff

08002db8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b082      	sub	sp, #8
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d101      	bne.n	8002dca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e044      	b.n	8002e54 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d107      	bne.n	8002de2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2278      	movs	r2, #120	@ 0x78
 8002dd6:	2100      	movs	r1, #0
 8002dd8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	0018      	movs	r0, r3
 8002dde:	f7fd ff73 	bl	8000cc8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2224      	movs	r2, #36	@ 0x24
 8002de6:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	2101      	movs	r1, #1
 8002df4:	438a      	bics	r2, r1
 8002df6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d003      	beq.n	8002e08 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	0018      	movs	r0, r3
 8002e04:	f000 fde6 	bl	80039d4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	0018      	movs	r0, r3
 8002e0c:	f000 fb44 	bl	8003498 <UART_SetConfig>
 8002e10:	0003      	movs	r3, r0
 8002e12:	2b01      	cmp	r3, #1
 8002e14:	d101      	bne.n	8002e1a <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e01c      	b.n	8002e54 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	685a      	ldr	r2, [r3, #4]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	490d      	ldr	r1, [pc, #52]	@ (8002e5c <HAL_UART_Init+0xa4>)
 8002e26:	400a      	ands	r2, r1
 8002e28:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	689a      	ldr	r2, [r3, #8]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	212a      	movs	r1, #42	@ 0x2a
 8002e36:	438a      	bics	r2, r1
 8002e38:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	2101      	movs	r1, #1
 8002e46:	430a      	orrs	r2, r1
 8002e48:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	0018      	movs	r0, r3
 8002e4e:	f000 fe75 	bl	8003b3c <UART_CheckIdleState>
 8002e52:	0003      	movs	r3, r0
}
 8002e54:	0018      	movs	r0, r3
 8002e56:	46bd      	mov	sp, r7
 8002e58:	b002      	add	sp, #8
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	ffffb7ff 	.word	0xffffb7ff

08002e60 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002e60:	b590      	push	{r4, r7, lr}
 8002e62:	b0ab      	sub	sp, #172	@ 0xac
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	69db      	ldr	r3, [r3, #28]
 8002e6e:	22a4      	movs	r2, #164	@ 0xa4
 8002e70:	18b9      	adds	r1, r7, r2
 8002e72:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	20a0      	movs	r0, #160	@ 0xa0
 8002e7c:	1839      	adds	r1, r7, r0
 8002e7e:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	689b      	ldr	r3, [r3, #8]
 8002e86:	219c      	movs	r1, #156	@ 0x9c
 8002e88:	1879      	adds	r1, r7, r1
 8002e8a:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002e8c:	0011      	movs	r1, r2
 8002e8e:	18bb      	adds	r3, r7, r2
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a99      	ldr	r2, [pc, #612]	@ (80030f8 <HAL_UART_IRQHandler+0x298>)
 8002e94:	4013      	ands	r3, r2
 8002e96:	2298      	movs	r2, #152	@ 0x98
 8002e98:	18bc      	adds	r4, r7, r2
 8002e9a:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8002e9c:	18bb      	adds	r3, r7, r2
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d114      	bne.n	8002ece <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002ea4:	187b      	adds	r3, r7, r1
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	2220      	movs	r2, #32
 8002eaa:	4013      	ands	r3, r2
 8002eac:	d00f      	beq.n	8002ece <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002eae:	183b      	adds	r3, r7, r0
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	2220      	movs	r2, #32
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	d00a      	beq.n	8002ece <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d100      	bne.n	8002ec2 <HAL_UART_IRQHandler+0x62>
 8002ec0:	e2be      	b.n	8003440 <HAL_UART_IRQHandler+0x5e0>
      {
        huart->RxISR(huart);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002ec6:	687a      	ldr	r2, [r7, #4]
 8002ec8:	0010      	movs	r0, r2
 8002eca:	4798      	blx	r3
      }
      return;
 8002ecc:	e2b8      	b.n	8003440 <HAL_UART_IRQHandler+0x5e0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002ece:	2398      	movs	r3, #152	@ 0x98
 8002ed0:	18fb      	adds	r3, r7, r3
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d100      	bne.n	8002eda <HAL_UART_IRQHandler+0x7a>
 8002ed8:	e114      	b.n	8003104 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002eda:	239c      	movs	r3, #156	@ 0x9c
 8002edc:	18fb      	adds	r3, r7, r3
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	d106      	bne.n	8002ef4 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002ee6:	23a0      	movs	r3, #160	@ 0xa0
 8002ee8:	18fb      	adds	r3, r7, r3
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a83      	ldr	r2, [pc, #524]	@ (80030fc <HAL_UART_IRQHandler+0x29c>)
 8002eee:	4013      	ands	r3, r2
 8002ef0:	d100      	bne.n	8002ef4 <HAL_UART_IRQHandler+0x94>
 8002ef2:	e107      	b.n	8003104 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002ef4:	23a4      	movs	r3, #164	@ 0xa4
 8002ef6:	18fb      	adds	r3, r7, r3
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	2201      	movs	r2, #1
 8002efc:	4013      	ands	r3, r2
 8002efe:	d012      	beq.n	8002f26 <HAL_UART_IRQHandler+0xc6>
 8002f00:	23a0      	movs	r3, #160	@ 0xa0
 8002f02:	18fb      	adds	r3, r7, r3
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	2380      	movs	r3, #128	@ 0x80
 8002f08:	005b      	lsls	r3, r3, #1
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	d00b      	beq.n	8002f26 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	2201      	movs	r2, #1
 8002f14:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2284      	movs	r2, #132	@ 0x84
 8002f1a:	589b      	ldr	r3, [r3, r2]
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	431a      	orrs	r2, r3
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2184      	movs	r1, #132	@ 0x84
 8002f24:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002f26:	23a4      	movs	r3, #164	@ 0xa4
 8002f28:	18fb      	adds	r3, r7, r3
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	2202      	movs	r2, #2
 8002f2e:	4013      	ands	r3, r2
 8002f30:	d011      	beq.n	8002f56 <HAL_UART_IRQHandler+0xf6>
 8002f32:	239c      	movs	r3, #156	@ 0x9c
 8002f34:	18fb      	adds	r3, r7, r3
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	2201      	movs	r2, #1
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	d00b      	beq.n	8002f56 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	2202      	movs	r2, #2
 8002f44:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2284      	movs	r2, #132	@ 0x84
 8002f4a:	589b      	ldr	r3, [r3, r2]
 8002f4c:	2204      	movs	r2, #4
 8002f4e:	431a      	orrs	r2, r3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2184      	movs	r1, #132	@ 0x84
 8002f54:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002f56:	23a4      	movs	r3, #164	@ 0xa4
 8002f58:	18fb      	adds	r3, r7, r3
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	2204      	movs	r2, #4
 8002f5e:	4013      	ands	r3, r2
 8002f60:	d011      	beq.n	8002f86 <HAL_UART_IRQHandler+0x126>
 8002f62:	239c      	movs	r3, #156	@ 0x9c
 8002f64:	18fb      	adds	r3, r7, r3
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	2201      	movs	r2, #1
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	d00b      	beq.n	8002f86 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	2204      	movs	r2, #4
 8002f74:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2284      	movs	r2, #132	@ 0x84
 8002f7a:	589b      	ldr	r3, [r3, r2]
 8002f7c:	2202      	movs	r2, #2
 8002f7e:	431a      	orrs	r2, r3
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2184      	movs	r1, #132	@ 0x84
 8002f84:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002f86:	23a4      	movs	r3, #164	@ 0xa4
 8002f88:	18fb      	adds	r3, r7, r3
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	2208      	movs	r2, #8
 8002f8e:	4013      	ands	r3, r2
 8002f90:	d017      	beq.n	8002fc2 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002f92:	23a0      	movs	r3, #160	@ 0xa0
 8002f94:	18fb      	adds	r3, r7, r3
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	2220      	movs	r2, #32
 8002f9a:	4013      	ands	r3, r2
 8002f9c:	d105      	bne.n	8002faa <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002f9e:	239c      	movs	r3, #156	@ 0x9c
 8002fa0:	18fb      	adds	r3, r7, r3
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	2201      	movs	r2, #1
 8002fa6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002fa8:	d00b      	beq.n	8002fc2 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	2208      	movs	r2, #8
 8002fb0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2284      	movs	r2, #132	@ 0x84
 8002fb6:	589b      	ldr	r3, [r3, r2]
 8002fb8:	2208      	movs	r2, #8
 8002fba:	431a      	orrs	r2, r3
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2184      	movs	r1, #132	@ 0x84
 8002fc0:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002fc2:	23a4      	movs	r3, #164	@ 0xa4
 8002fc4:	18fb      	adds	r3, r7, r3
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	2380      	movs	r3, #128	@ 0x80
 8002fca:	011b      	lsls	r3, r3, #4
 8002fcc:	4013      	ands	r3, r2
 8002fce:	d013      	beq.n	8002ff8 <HAL_UART_IRQHandler+0x198>
 8002fd0:	23a0      	movs	r3, #160	@ 0xa0
 8002fd2:	18fb      	adds	r3, r7, r3
 8002fd4:	681a      	ldr	r2, [r3, #0]
 8002fd6:	2380      	movs	r3, #128	@ 0x80
 8002fd8:	04db      	lsls	r3, r3, #19
 8002fda:	4013      	ands	r3, r2
 8002fdc:	d00c      	beq.n	8002ff8 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	2280      	movs	r2, #128	@ 0x80
 8002fe4:	0112      	lsls	r2, r2, #4
 8002fe6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2284      	movs	r2, #132	@ 0x84
 8002fec:	589b      	ldr	r3, [r3, r2]
 8002fee:	2220      	movs	r2, #32
 8002ff0:	431a      	orrs	r2, r3
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2184      	movs	r1, #132	@ 0x84
 8002ff6:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2284      	movs	r2, #132	@ 0x84
 8002ffc:	589b      	ldr	r3, [r3, r2]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d100      	bne.n	8003004 <HAL_UART_IRQHandler+0x1a4>
 8003002:	e21f      	b.n	8003444 <HAL_UART_IRQHandler+0x5e4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003004:	23a4      	movs	r3, #164	@ 0xa4
 8003006:	18fb      	adds	r3, r7, r3
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	2220      	movs	r2, #32
 800300c:	4013      	ands	r3, r2
 800300e:	d00e      	beq.n	800302e <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003010:	23a0      	movs	r3, #160	@ 0xa0
 8003012:	18fb      	adds	r3, r7, r3
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	2220      	movs	r2, #32
 8003018:	4013      	ands	r3, r2
 800301a:	d008      	beq.n	800302e <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003020:	2b00      	cmp	r3, #0
 8003022:	d004      	beq.n	800302e <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003028:	687a      	ldr	r2, [r7, #4]
 800302a:	0010      	movs	r0, r2
 800302c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2284      	movs	r2, #132	@ 0x84
 8003032:	589b      	ldr	r3, [r3, r2]
 8003034:	2194      	movs	r1, #148	@ 0x94
 8003036:	187a      	adds	r2, r7, r1
 8003038:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	689b      	ldr	r3, [r3, #8]
 8003040:	2240      	movs	r2, #64	@ 0x40
 8003042:	4013      	ands	r3, r2
 8003044:	2b40      	cmp	r3, #64	@ 0x40
 8003046:	d004      	beq.n	8003052 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003048:	187b      	adds	r3, r7, r1
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	2228      	movs	r2, #40	@ 0x28
 800304e:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003050:	d047      	beq.n	80030e2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	0018      	movs	r0, r3
 8003056:	f000 fe89 	bl	8003d6c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	2240      	movs	r2, #64	@ 0x40
 8003062:	4013      	ands	r3, r2
 8003064:	2b40      	cmp	r3, #64	@ 0x40
 8003066:	d137      	bne.n	80030d8 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003068:	f3ef 8310 	mrs	r3, PRIMASK
 800306c:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 800306e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003070:	2090      	movs	r0, #144	@ 0x90
 8003072:	183a      	adds	r2, r7, r0
 8003074:	6013      	str	r3, [r2, #0]
 8003076:	2301      	movs	r3, #1
 8003078:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800307a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800307c:	f383 8810 	msr	PRIMASK, r3
}
 8003080:	46c0      	nop			@ (mov r8, r8)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	689a      	ldr	r2, [r3, #8]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	2140      	movs	r1, #64	@ 0x40
 800308e:	438a      	bics	r2, r1
 8003090:	609a      	str	r2, [r3, #8]
 8003092:	183b      	adds	r3, r7, r0
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003098:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800309a:	f383 8810 	msr	PRIMASK, r3
}
 800309e:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d012      	beq.n	80030ce <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030ac:	4a14      	ldr	r2, [pc, #80]	@ (8003100 <HAL_UART_IRQHandler+0x2a0>)
 80030ae:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030b4:	0018      	movs	r0, r3
 80030b6:	f7fe f85b 	bl	8001170 <HAL_DMA_Abort_IT>
 80030ba:	1e03      	subs	r3, r0, #0
 80030bc:	d01a      	beq.n	80030f4 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030c8:	0018      	movs	r0, r3
 80030ca:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030cc:	e012      	b.n	80030f4 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	0018      	movs	r0, r3
 80030d2:	f000 f9cd 	bl	8003470 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030d6:	e00d      	b.n	80030f4 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	0018      	movs	r0, r3
 80030dc:	f000 f9c8 	bl	8003470 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030e0:	e008      	b.n	80030f4 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	0018      	movs	r0, r3
 80030e6:	f000 f9c3 	bl	8003470 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2284      	movs	r2, #132	@ 0x84
 80030ee:	2100      	movs	r1, #0
 80030f0:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80030f2:	e1a7      	b.n	8003444 <HAL_UART_IRQHandler+0x5e4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030f4:	46c0      	nop			@ (mov r8, r8)
    return;
 80030f6:	e1a5      	b.n	8003444 <HAL_UART_IRQHandler+0x5e4>
 80030f8:	0000080f 	.word	0x0000080f
 80030fc:	04000120 	.word	0x04000120
 8003100:	08003e35 	.word	0x08003e35

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003108:	2b01      	cmp	r3, #1
 800310a:	d000      	beq.n	800310e <HAL_UART_IRQHandler+0x2ae>
 800310c:	e159      	b.n	80033c2 <HAL_UART_IRQHandler+0x562>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800310e:	23a4      	movs	r3, #164	@ 0xa4
 8003110:	18fb      	adds	r3, r7, r3
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	2210      	movs	r2, #16
 8003116:	4013      	ands	r3, r2
 8003118:	d100      	bne.n	800311c <HAL_UART_IRQHandler+0x2bc>
 800311a:	e152      	b.n	80033c2 <HAL_UART_IRQHandler+0x562>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800311c:	23a0      	movs	r3, #160	@ 0xa0
 800311e:	18fb      	adds	r3, r7, r3
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	2210      	movs	r2, #16
 8003124:	4013      	ands	r3, r2
 8003126:	d100      	bne.n	800312a <HAL_UART_IRQHandler+0x2ca>
 8003128:	e14b      	b.n	80033c2 <HAL_UART_IRQHandler+0x562>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	2210      	movs	r2, #16
 8003130:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	689b      	ldr	r3, [r3, #8]
 8003138:	2240      	movs	r2, #64	@ 0x40
 800313a:	4013      	ands	r3, r2
 800313c:	2b40      	cmp	r3, #64	@ 0x40
 800313e:	d000      	beq.n	8003142 <HAL_UART_IRQHandler+0x2e2>
 8003140:	e0bf      	b.n	80032c2 <HAL_UART_IRQHandler+0x462>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	685a      	ldr	r2, [r3, #4]
 800314a:	217e      	movs	r1, #126	@ 0x7e
 800314c:	187b      	adds	r3, r7, r1
 800314e:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8003150:	187b      	adds	r3, r7, r1
 8003152:	881b      	ldrh	r3, [r3, #0]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d100      	bne.n	800315a <HAL_UART_IRQHandler+0x2fa>
 8003158:	e095      	b.n	8003286 <HAL_UART_IRQHandler+0x426>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2258      	movs	r2, #88	@ 0x58
 800315e:	5a9b      	ldrh	r3, [r3, r2]
 8003160:	187a      	adds	r2, r7, r1
 8003162:	8812      	ldrh	r2, [r2, #0]
 8003164:	429a      	cmp	r2, r3
 8003166:	d300      	bcc.n	800316a <HAL_UART_IRQHandler+0x30a>
 8003168:	e08d      	b.n	8003286 <HAL_UART_IRQHandler+0x426>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	187a      	adds	r2, r7, r1
 800316e:	215a      	movs	r1, #90	@ 0x5a
 8003170:	8812      	ldrh	r2, [r2, #0]
 8003172:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	2220      	movs	r2, #32
 800317e:	4013      	ands	r3, r2
 8003180:	d16f      	bne.n	8003262 <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003182:	f3ef 8310 	mrs	r3, PRIMASK
 8003186:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8003188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800318a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800318c:	2301      	movs	r3, #1
 800318e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003190:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003192:	f383 8810 	msr	PRIMASK, r3
}
 8003196:	46c0      	nop			@ (mov r8, r8)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	49ad      	ldr	r1, [pc, #692]	@ (8003458 <HAL_UART_IRQHandler+0x5f8>)
 80031a4:	400a      	ands	r2, r1
 80031a6:	601a      	str	r2, [r3, #0]
 80031a8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80031aa:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031ae:	f383 8810 	msr	PRIMASK, r3
}
 80031b2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80031b4:	f3ef 8310 	mrs	r3, PRIMASK
 80031b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 80031ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031bc:	677b      	str	r3, [r7, #116]	@ 0x74
 80031be:	2301      	movs	r3, #1
 80031c0:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80031c4:	f383 8810 	msr	PRIMASK, r3
}
 80031c8:	46c0      	nop			@ (mov r8, r8)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	689a      	ldr	r2, [r3, #8]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	2101      	movs	r1, #1
 80031d6:	438a      	bics	r2, r1
 80031d8:	609a      	str	r2, [r3, #8]
 80031da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80031dc:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80031e0:	f383 8810 	msr	PRIMASK, r3
}
 80031e4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80031e6:	f3ef 8310 	mrs	r3, PRIMASK
 80031ea:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 80031ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80031ee:	673b      	str	r3, [r7, #112]	@ 0x70
 80031f0:	2301      	movs	r3, #1
 80031f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80031f6:	f383 8810 	msr	PRIMASK, r3
}
 80031fa:	46c0      	nop			@ (mov r8, r8)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	689a      	ldr	r2, [r3, #8]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	2140      	movs	r1, #64	@ 0x40
 8003208:	438a      	bics	r2, r1
 800320a:	609a      	str	r2, [r3, #8]
 800320c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800320e:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003210:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003212:	f383 8810 	msr	PRIMASK, r3
}
 8003216:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2280      	movs	r2, #128	@ 0x80
 800321c:	2120      	movs	r1, #32
 800321e:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2200      	movs	r2, #0
 8003224:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003226:	f3ef 8310 	mrs	r3, PRIMASK
 800322a:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 800322c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800322e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003230:	2301      	movs	r3, #1
 8003232:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003234:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003236:	f383 8810 	msr	PRIMASK, r3
}
 800323a:	46c0      	nop			@ (mov r8, r8)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	2110      	movs	r1, #16
 8003248:	438a      	bics	r2, r1
 800324a:	601a      	str	r2, [r3, #0]
 800324c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800324e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003250:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003252:	f383 8810 	msr	PRIMASK, r3
}
 8003256:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800325c:	0018      	movs	r0, r3
 800325e:	f7fd ff47 	bl	80010f0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2202      	movs	r2, #2
 8003266:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2258      	movs	r2, #88	@ 0x58
 800326c:	5a9a      	ldrh	r2, [r3, r2]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	215a      	movs	r1, #90	@ 0x5a
 8003272:	5a5b      	ldrh	r3, [r3, r1]
 8003274:	b29b      	uxth	r3, r3
 8003276:	1ad3      	subs	r3, r2, r3
 8003278:	b29a      	uxth	r2, r3
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	0011      	movs	r1, r2
 800327e:	0018      	movs	r0, r3
 8003280:	f000 f8fe 	bl	8003480 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003284:	e0e0      	b.n	8003448 <HAL_UART_IRQHandler+0x5e8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2258      	movs	r2, #88	@ 0x58
 800328a:	5a9b      	ldrh	r3, [r3, r2]
 800328c:	227e      	movs	r2, #126	@ 0x7e
 800328e:	18ba      	adds	r2, r7, r2
 8003290:	8812      	ldrh	r2, [r2, #0]
 8003292:	429a      	cmp	r2, r3
 8003294:	d000      	beq.n	8003298 <HAL_UART_IRQHandler+0x438>
 8003296:	e0d7      	b.n	8003448 <HAL_UART_IRQHandler+0x5e8>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	2220      	movs	r2, #32
 80032a2:	4013      	ands	r3, r2
 80032a4:	2b20      	cmp	r3, #32
 80032a6:	d000      	beq.n	80032aa <HAL_UART_IRQHandler+0x44a>
 80032a8:	e0ce      	b.n	8003448 <HAL_UART_IRQHandler+0x5e8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2202      	movs	r2, #2
 80032ae:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2258      	movs	r2, #88	@ 0x58
 80032b4:	5a9a      	ldrh	r2, [r3, r2]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	0011      	movs	r1, r2
 80032ba:	0018      	movs	r0, r3
 80032bc:	f000 f8e0 	bl	8003480 <HAL_UARTEx_RxEventCallback>
      return;
 80032c0:	e0c2      	b.n	8003448 <HAL_UART_IRQHandler+0x5e8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2258      	movs	r2, #88	@ 0x58
 80032c6:	5a99      	ldrh	r1, [r3, r2]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	225a      	movs	r2, #90	@ 0x5a
 80032cc:	5a9b      	ldrh	r3, [r3, r2]
 80032ce:	b29a      	uxth	r2, r3
 80032d0:	208e      	movs	r0, #142	@ 0x8e
 80032d2:	183b      	adds	r3, r7, r0
 80032d4:	1a8a      	subs	r2, r1, r2
 80032d6:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	225a      	movs	r2, #90	@ 0x5a
 80032dc:	5a9b      	ldrh	r3, [r3, r2]
 80032de:	b29b      	uxth	r3, r3
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d100      	bne.n	80032e6 <HAL_UART_IRQHandler+0x486>
 80032e4:	e0b2      	b.n	800344c <HAL_UART_IRQHandler+0x5ec>
          && (nb_rx_data > 0U))
 80032e6:	183b      	adds	r3, r7, r0
 80032e8:	881b      	ldrh	r3, [r3, #0]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d100      	bne.n	80032f0 <HAL_UART_IRQHandler+0x490>
 80032ee:	e0ad      	b.n	800344c <HAL_UART_IRQHandler+0x5ec>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032f0:	f3ef 8310 	mrs	r3, PRIMASK
 80032f4:	60fb      	str	r3, [r7, #12]
  return(result);
 80032f6:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80032f8:	2488      	movs	r4, #136	@ 0x88
 80032fa:	193a      	adds	r2, r7, r4
 80032fc:	6013      	str	r3, [r2, #0]
 80032fe:	2301      	movs	r3, #1
 8003300:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003302:	693b      	ldr	r3, [r7, #16]
 8003304:	f383 8810 	msr	PRIMASK, r3
}
 8003308:	46c0      	nop			@ (mov r8, r8)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4951      	ldr	r1, [pc, #324]	@ (800345c <HAL_UART_IRQHandler+0x5fc>)
 8003316:	400a      	ands	r2, r1
 8003318:	601a      	str	r2, [r3, #0]
 800331a:	193b      	adds	r3, r7, r4
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	f383 8810 	msr	PRIMASK, r3
}
 8003326:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003328:	f3ef 8310 	mrs	r3, PRIMASK
 800332c:	61bb      	str	r3, [r7, #24]
  return(result);
 800332e:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003330:	2484      	movs	r4, #132	@ 0x84
 8003332:	193a      	adds	r2, r7, r4
 8003334:	6013      	str	r3, [r2, #0]
 8003336:	2301      	movs	r3, #1
 8003338:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800333a:	69fb      	ldr	r3, [r7, #28]
 800333c:	f383 8810 	msr	PRIMASK, r3
}
 8003340:	46c0      	nop			@ (mov r8, r8)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	689a      	ldr	r2, [r3, #8]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	2101      	movs	r1, #1
 800334e:	438a      	bics	r2, r1
 8003350:	609a      	str	r2, [r3, #8]
 8003352:	193b      	adds	r3, r7, r4
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003358:	6a3b      	ldr	r3, [r7, #32]
 800335a:	f383 8810 	msr	PRIMASK, r3
}
 800335e:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2280      	movs	r2, #128	@ 0x80
 8003364:	2120      	movs	r1, #32
 8003366:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2200      	movs	r2, #0
 800336c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2200      	movs	r2, #0
 8003372:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003374:	f3ef 8310 	mrs	r3, PRIMASK
 8003378:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800337a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800337c:	2480      	movs	r4, #128	@ 0x80
 800337e:	193a      	adds	r2, r7, r4
 8003380:	6013      	str	r3, [r2, #0]
 8003382:	2301      	movs	r3, #1
 8003384:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003386:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003388:	f383 8810 	msr	PRIMASK, r3
}
 800338c:	46c0      	nop			@ (mov r8, r8)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	2110      	movs	r1, #16
 800339a:	438a      	bics	r2, r1
 800339c:	601a      	str	r2, [r3, #0]
 800339e:	193b      	adds	r3, r7, r4
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033a6:	f383 8810 	msr	PRIMASK, r3
}
 80033aa:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2202      	movs	r2, #2
 80033b0:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80033b2:	183b      	adds	r3, r7, r0
 80033b4:	881a      	ldrh	r2, [r3, #0]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	0011      	movs	r1, r2
 80033ba:	0018      	movs	r0, r3
 80033bc:	f000 f860 	bl	8003480 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80033c0:	e044      	b.n	800344c <HAL_UART_IRQHandler+0x5ec>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80033c2:	23a4      	movs	r3, #164	@ 0xa4
 80033c4:	18fb      	adds	r3, r7, r3
 80033c6:	681a      	ldr	r2, [r3, #0]
 80033c8:	2380      	movs	r3, #128	@ 0x80
 80033ca:	035b      	lsls	r3, r3, #13
 80033cc:	4013      	ands	r3, r2
 80033ce:	d010      	beq.n	80033f2 <HAL_UART_IRQHandler+0x592>
 80033d0:	239c      	movs	r3, #156	@ 0x9c
 80033d2:	18fb      	adds	r3, r7, r3
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	2380      	movs	r3, #128	@ 0x80
 80033d8:	03db      	lsls	r3, r3, #15
 80033da:	4013      	ands	r3, r2
 80033dc:	d009      	beq.n	80033f2 <HAL_UART_IRQHandler+0x592>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	2280      	movs	r2, #128	@ 0x80
 80033e4:	0352      	lsls	r2, r2, #13
 80033e6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	0018      	movs	r0, r3
 80033ec:	f000 fd60 	bl	8003eb0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80033f0:	e02f      	b.n	8003452 <HAL_UART_IRQHandler+0x5f2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80033f2:	23a4      	movs	r3, #164	@ 0xa4
 80033f4:	18fb      	adds	r3, r7, r3
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	2280      	movs	r2, #128	@ 0x80
 80033fa:	4013      	ands	r3, r2
 80033fc:	d00f      	beq.n	800341e <HAL_UART_IRQHandler+0x5be>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80033fe:	23a0      	movs	r3, #160	@ 0xa0
 8003400:	18fb      	adds	r3, r7, r3
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	2280      	movs	r2, #128	@ 0x80
 8003406:	4013      	ands	r3, r2
 8003408:	d009      	beq.n	800341e <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800340e:	2b00      	cmp	r3, #0
 8003410:	d01e      	beq.n	8003450 <HAL_UART_IRQHandler+0x5f0>
    {
      huart->TxISR(huart);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003416:	687a      	ldr	r2, [r7, #4]
 8003418:	0010      	movs	r0, r2
 800341a:	4798      	blx	r3
    }
    return;
 800341c:	e018      	b.n	8003450 <HAL_UART_IRQHandler+0x5f0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800341e:	23a4      	movs	r3, #164	@ 0xa4
 8003420:	18fb      	adds	r3, r7, r3
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	2240      	movs	r2, #64	@ 0x40
 8003426:	4013      	ands	r3, r2
 8003428:	d013      	beq.n	8003452 <HAL_UART_IRQHandler+0x5f2>
 800342a:	23a0      	movs	r3, #160	@ 0xa0
 800342c:	18fb      	adds	r3, r7, r3
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	2240      	movs	r2, #64	@ 0x40
 8003432:	4013      	ands	r3, r2
 8003434:	d00d      	beq.n	8003452 <HAL_UART_IRQHandler+0x5f2>
  {
    UART_EndTransmit_IT(huart);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	0018      	movs	r0, r3
 800343a:	f000 fd0e 	bl	8003e5a <UART_EndTransmit_IT>
    return;
 800343e:	e008      	b.n	8003452 <HAL_UART_IRQHandler+0x5f2>
      return;
 8003440:	46c0      	nop			@ (mov r8, r8)
 8003442:	e006      	b.n	8003452 <HAL_UART_IRQHandler+0x5f2>
    return;
 8003444:	46c0      	nop			@ (mov r8, r8)
 8003446:	e004      	b.n	8003452 <HAL_UART_IRQHandler+0x5f2>
      return;
 8003448:	46c0      	nop			@ (mov r8, r8)
 800344a:	e002      	b.n	8003452 <HAL_UART_IRQHandler+0x5f2>
      return;
 800344c:	46c0      	nop			@ (mov r8, r8)
 800344e:	e000      	b.n	8003452 <HAL_UART_IRQHandler+0x5f2>
    return;
 8003450:	46c0      	nop			@ (mov r8, r8)
  }

}
 8003452:	46bd      	mov	sp, r7
 8003454:	b02b      	add	sp, #172	@ 0xac
 8003456:	bd90      	pop	{r4, r7, pc}
 8003458:	fffffeff 	.word	0xfffffeff
 800345c:	fffffedf 	.word	0xfffffedf

08003460 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b082      	sub	sp, #8
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003468:	46c0      	nop			@ (mov r8, r8)
 800346a:	46bd      	mov	sp, r7
 800346c:	b002      	add	sp, #8
 800346e:	bd80      	pop	{r7, pc}

08003470 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b082      	sub	sp, #8
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003478:	46c0      	nop			@ (mov r8, r8)
 800347a:	46bd      	mov	sp, r7
 800347c:	b002      	add	sp, #8
 800347e:	bd80      	pop	{r7, pc}

08003480 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b082      	sub	sp, #8
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
 8003488:	000a      	movs	r2, r1
 800348a:	1cbb      	adds	r3, r7, #2
 800348c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800348e:	46c0      	nop			@ (mov r8, r8)
 8003490:	46bd      	mov	sp, r7
 8003492:	b002      	add	sp, #8
 8003494:	bd80      	pop	{r7, pc}
	...

08003498 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003498:	b5b0      	push	{r4, r5, r7, lr}
 800349a:	b08e      	sub	sp, #56	@ 0x38
 800349c:	af00      	add	r7, sp, #0
 800349e:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80034a0:	231a      	movs	r3, #26
 80034a2:	2218      	movs	r2, #24
 80034a4:	189b      	adds	r3, r3, r2
 80034a6:	19db      	adds	r3, r3, r7
 80034a8:	2200      	movs	r2, #0
 80034aa:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80034ac:	69fb      	ldr	r3, [r7, #28]
 80034ae:	689a      	ldr	r2, [r3, #8]
 80034b0:	69fb      	ldr	r3, [r7, #28]
 80034b2:	691b      	ldr	r3, [r3, #16]
 80034b4:	431a      	orrs	r2, r3
 80034b6:	69fb      	ldr	r3, [r7, #28]
 80034b8:	695b      	ldr	r3, [r3, #20]
 80034ba:	431a      	orrs	r2, r3
 80034bc:	69fb      	ldr	r3, [r7, #28]
 80034be:	69db      	ldr	r3, [r3, #28]
 80034c0:	4313      	orrs	r3, r2
 80034c2:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80034c4:	69fb      	ldr	r3, [r7, #28]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4ac3      	ldr	r2, [pc, #780]	@ (80037d8 <UART_SetConfig+0x340>)
 80034cc:	4013      	ands	r3, r2
 80034ce:	0019      	movs	r1, r3
 80034d0:	69fb      	ldr	r3, [r7, #28]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80034d6:	430a      	orrs	r2, r1
 80034d8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80034da:	69fb      	ldr	r3, [r7, #28]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	4abe      	ldr	r2, [pc, #760]	@ (80037dc <UART_SetConfig+0x344>)
 80034e2:	4013      	ands	r3, r2
 80034e4:	0019      	movs	r1, r3
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	68da      	ldr	r2, [r3, #12]
 80034ea:	69fb      	ldr	r3, [r7, #28]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	430a      	orrs	r2, r1
 80034f0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80034f2:	69fb      	ldr	r3, [r7, #28]
 80034f4:	699b      	ldr	r3, [r3, #24]
 80034f6:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80034f8:	69fb      	ldr	r3, [r7, #28]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4ab8      	ldr	r2, [pc, #736]	@ (80037e0 <UART_SetConfig+0x348>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d004      	beq.n	800350c <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003502:	69fb      	ldr	r3, [r7, #28]
 8003504:	6a1b      	ldr	r3, [r3, #32]
 8003506:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003508:	4313      	orrs	r3, r2
 800350a:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800350c:	69fb      	ldr	r3, [r7, #28]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	4ab4      	ldr	r2, [pc, #720]	@ (80037e4 <UART_SetConfig+0x34c>)
 8003514:	4013      	ands	r3, r2
 8003516:	0019      	movs	r1, r3
 8003518:	69fb      	ldr	r3, [r7, #28]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800351e:	430a      	orrs	r2, r1
 8003520:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003522:	69fb      	ldr	r3, [r7, #28]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4ab0      	ldr	r2, [pc, #704]	@ (80037e8 <UART_SetConfig+0x350>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d131      	bne.n	8003590 <UART_SetConfig+0xf8>
 800352c:	4baf      	ldr	r3, [pc, #700]	@ (80037ec <UART_SetConfig+0x354>)
 800352e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003530:	2203      	movs	r2, #3
 8003532:	4013      	ands	r3, r2
 8003534:	2b03      	cmp	r3, #3
 8003536:	d01d      	beq.n	8003574 <UART_SetConfig+0xdc>
 8003538:	d823      	bhi.n	8003582 <UART_SetConfig+0xea>
 800353a:	2b02      	cmp	r3, #2
 800353c:	d00c      	beq.n	8003558 <UART_SetConfig+0xc0>
 800353e:	d820      	bhi.n	8003582 <UART_SetConfig+0xea>
 8003540:	2b00      	cmp	r3, #0
 8003542:	d002      	beq.n	800354a <UART_SetConfig+0xb2>
 8003544:	2b01      	cmp	r3, #1
 8003546:	d00e      	beq.n	8003566 <UART_SetConfig+0xce>
 8003548:	e01b      	b.n	8003582 <UART_SetConfig+0xea>
 800354a:	231b      	movs	r3, #27
 800354c:	2218      	movs	r2, #24
 800354e:	189b      	adds	r3, r3, r2
 8003550:	19db      	adds	r3, r3, r7
 8003552:	2201      	movs	r2, #1
 8003554:	701a      	strb	r2, [r3, #0]
 8003556:	e0b4      	b.n	80036c2 <UART_SetConfig+0x22a>
 8003558:	231b      	movs	r3, #27
 800355a:	2218      	movs	r2, #24
 800355c:	189b      	adds	r3, r3, r2
 800355e:	19db      	adds	r3, r3, r7
 8003560:	2202      	movs	r2, #2
 8003562:	701a      	strb	r2, [r3, #0]
 8003564:	e0ad      	b.n	80036c2 <UART_SetConfig+0x22a>
 8003566:	231b      	movs	r3, #27
 8003568:	2218      	movs	r2, #24
 800356a:	189b      	adds	r3, r3, r2
 800356c:	19db      	adds	r3, r3, r7
 800356e:	2204      	movs	r2, #4
 8003570:	701a      	strb	r2, [r3, #0]
 8003572:	e0a6      	b.n	80036c2 <UART_SetConfig+0x22a>
 8003574:	231b      	movs	r3, #27
 8003576:	2218      	movs	r2, #24
 8003578:	189b      	adds	r3, r3, r2
 800357a:	19db      	adds	r3, r3, r7
 800357c:	2208      	movs	r2, #8
 800357e:	701a      	strb	r2, [r3, #0]
 8003580:	e09f      	b.n	80036c2 <UART_SetConfig+0x22a>
 8003582:	231b      	movs	r3, #27
 8003584:	2218      	movs	r2, #24
 8003586:	189b      	adds	r3, r3, r2
 8003588:	19db      	adds	r3, r3, r7
 800358a:	2210      	movs	r2, #16
 800358c:	701a      	strb	r2, [r3, #0]
 800358e:	e098      	b.n	80036c2 <UART_SetConfig+0x22a>
 8003590:	69fb      	ldr	r3, [r7, #28]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4a96      	ldr	r2, [pc, #600]	@ (80037f0 <UART_SetConfig+0x358>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d131      	bne.n	80035fe <UART_SetConfig+0x166>
 800359a:	4b94      	ldr	r3, [pc, #592]	@ (80037ec <UART_SetConfig+0x354>)
 800359c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800359e:	220c      	movs	r2, #12
 80035a0:	4013      	ands	r3, r2
 80035a2:	2b0c      	cmp	r3, #12
 80035a4:	d01d      	beq.n	80035e2 <UART_SetConfig+0x14a>
 80035a6:	d823      	bhi.n	80035f0 <UART_SetConfig+0x158>
 80035a8:	2b08      	cmp	r3, #8
 80035aa:	d00c      	beq.n	80035c6 <UART_SetConfig+0x12e>
 80035ac:	d820      	bhi.n	80035f0 <UART_SetConfig+0x158>
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d002      	beq.n	80035b8 <UART_SetConfig+0x120>
 80035b2:	2b04      	cmp	r3, #4
 80035b4:	d00e      	beq.n	80035d4 <UART_SetConfig+0x13c>
 80035b6:	e01b      	b.n	80035f0 <UART_SetConfig+0x158>
 80035b8:	231b      	movs	r3, #27
 80035ba:	2218      	movs	r2, #24
 80035bc:	189b      	adds	r3, r3, r2
 80035be:	19db      	adds	r3, r3, r7
 80035c0:	2200      	movs	r2, #0
 80035c2:	701a      	strb	r2, [r3, #0]
 80035c4:	e07d      	b.n	80036c2 <UART_SetConfig+0x22a>
 80035c6:	231b      	movs	r3, #27
 80035c8:	2218      	movs	r2, #24
 80035ca:	189b      	adds	r3, r3, r2
 80035cc:	19db      	adds	r3, r3, r7
 80035ce:	2202      	movs	r2, #2
 80035d0:	701a      	strb	r2, [r3, #0]
 80035d2:	e076      	b.n	80036c2 <UART_SetConfig+0x22a>
 80035d4:	231b      	movs	r3, #27
 80035d6:	2218      	movs	r2, #24
 80035d8:	189b      	adds	r3, r3, r2
 80035da:	19db      	adds	r3, r3, r7
 80035dc:	2204      	movs	r2, #4
 80035de:	701a      	strb	r2, [r3, #0]
 80035e0:	e06f      	b.n	80036c2 <UART_SetConfig+0x22a>
 80035e2:	231b      	movs	r3, #27
 80035e4:	2218      	movs	r2, #24
 80035e6:	189b      	adds	r3, r3, r2
 80035e8:	19db      	adds	r3, r3, r7
 80035ea:	2208      	movs	r2, #8
 80035ec:	701a      	strb	r2, [r3, #0]
 80035ee:	e068      	b.n	80036c2 <UART_SetConfig+0x22a>
 80035f0:	231b      	movs	r3, #27
 80035f2:	2218      	movs	r2, #24
 80035f4:	189b      	adds	r3, r3, r2
 80035f6:	19db      	adds	r3, r3, r7
 80035f8:	2210      	movs	r2, #16
 80035fa:	701a      	strb	r2, [r3, #0]
 80035fc:	e061      	b.n	80036c2 <UART_SetConfig+0x22a>
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a7c      	ldr	r2, [pc, #496]	@ (80037f4 <UART_SetConfig+0x35c>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d106      	bne.n	8003616 <UART_SetConfig+0x17e>
 8003608:	231b      	movs	r3, #27
 800360a:	2218      	movs	r2, #24
 800360c:	189b      	adds	r3, r3, r2
 800360e:	19db      	adds	r3, r3, r7
 8003610:	2200      	movs	r2, #0
 8003612:	701a      	strb	r2, [r3, #0]
 8003614:	e055      	b.n	80036c2 <UART_SetConfig+0x22a>
 8003616:	69fb      	ldr	r3, [r7, #28]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a77      	ldr	r2, [pc, #476]	@ (80037f8 <UART_SetConfig+0x360>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d106      	bne.n	800362e <UART_SetConfig+0x196>
 8003620:	231b      	movs	r3, #27
 8003622:	2218      	movs	r2, #24
 8003624:	189b      	adds	r3, r3, r2
 8003626:	19db      	adds	r3, r3, r7
 8003628:	2200      	movs	r2, #0
 800362a:	701a      	strb	r2, [r3, #0]
 800362c:	e049      	b.n	80036c2 <UART_SetConfig+0x22a>
 800362e:	69fb      	ldr	r3, [r7, #28]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a6b      	ldr	r2, [pc, #428]	@ (80037e0 <UART_SetConfig+0x348>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d13e      	bne.n	80036b6 <UART_SetConfig+0x21e>
 8003638:	4b6c      	ldr	r3, [pc, #432]	@ (80037ec <UART_SetConfig+0x354>)
 800363a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800363c:	23c0      	movs	r3, #192	@ 0xc0
 800363e:	011b      	lsls	r3, r3, #4
 8003640:	4013      	ands	r3, r2
 8003642:	22c0      	movs	r2, #192	@ 0xc0
 8003644:	0112      	lsls	r2, r2, #4
 8003646:	4293      	cmp	r3, r2
 8003648:	d027      	beq.n	800369a <UART_SetConfig+0x202>
 800364a:	22c0      	movs	r2, #192	@ 0xc0
 800364c:	0112      	lsls	r2, r2, #4
 800364e:	4293      	cmp	r3, r2
 8003650:	d82a      	bhi.n	80036a8 <UART_SetConfig+0x210>
 8003652:	2280      	movs	r2, #128	@ 0x80
 8003654:	0112      	lsls	r2, r2, #4
 8003656:	4293      	cmp	r3, r2
 8003658:	d011      	beq.n	800367e <UART_SetConfig+0x1e6>
 800365a:	2280      	movs	r2, #128	@ 0x80
 800365c:	0112      	lsls	r2, r2, #4
 800365e:	4293      	cmp	r3, r2
 8003660:	d822      	bhi.n	80036a8 <UART_SetConfig+0x210>
 8003662:	2b00      	cmp	r3, #0
 8003664:	d004      	beq.n	8003670 <UART_SetConfig+0x1d8>
 8003666:	2280      	movs	r2, #128	@ 0x80
 8003668:	00d2      	lsls	r2, r2, #3
 800366a:	4293      	cmp	r3, r2
 800366c:	d00e      	beq.n	800368c <UART_SetConfig+0x1f4>
 800366e:	e01b      	b.n	80036a8 <UART_SetConfig+0x210>
 8003670:	231b      	movs	r3, #27
 8003672:	2218      	movs	r2, #24
 8003674:	189b      	adds	r3, r3, r2
 8003676:	19db      	adds	r3, r3, r7
 8003678:	2200      	movs	r2, #0
 800367a:	701a      	strb	r2, [r3, #0]
 800367c:	e021      	b.n	80036c2 <UART_SetConfig+0x22a>
 800367e:	231b      	movs	r3, #27
 8003680:	2218      	movs	r2, #24
 8003682:	189b      	adds	r3, r3, r2
 8003684:	19db      	adds	r3, r3, r7
 8003686:	2202      	movs	r2, #2
 8003688:	701a      	strb	r2, [r3, #0]
 800368a:	e01a      	b.n	80036c2 <UART_SetConfig+0x22a>
 800368c:	231b      	movs	r3, #27
 800368e:	2218      	movs	r2, #24
 8003690:	189b      	adds	r3, r3, r2
 8003692:	19db      	adds	r3, r3, r7
 8003694:	2204      	movs	r2, #4
 8003696:	701a      	strb	r2, [r3, #0]
 8003698:	e013      	b.n	80036c2 <UART_SetConfig+0x22a>
 800369a:	231b      	movs	r3, #27
 800369c:	2218      	movs	r2, #24
 800369e:	189b      	adds	r3, r3, r2
 80036a0:	19db      	adds	r3, r3, r7
 80036a2:	2208      	movs	r2, #8
 80036a4:	701a      	strb	r2, [r3, #0]
 80036a6:	e00c      	b.n	80036c2 <UART_SetConfig+0x22a>
 80036a8:	231b      	movs	r3, #27
 80036aa:	2218      	movs	r2, #24
 80036ac:	189b      	adds	r3, r3, r2
 80036ae:	19db      	adds	r3, r3, r7
 80036b0:	2210      	movs	r2, #16
 80036b2:	701a      	strb	r2, [r3, #0]
 80036b4:	e005      	b.n	80036c2 <UART_SetConfig+0x22a>
 80036b6:	231b      	movs	r3, #27
 80036b8:	2218      	movs	r2, #24
 80036ba:	189b      	adds	r3, r3, r2
 80036bc:	19db      	adds	r3, r3, r7
 80036be:	2210      	movs	r2, #16
 80036c0:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80036c2:	69fb      	ldr	r3, [r7, #28]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a46      	ldr	r2, [pc, #280]	@ (80037e0 <UART_SetConfig+0x348>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d000      	beq.n	80036ce <UART_SetConfig+0x236>
 80036cc:	e09a      	b.n	8003804 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80036ce:	231b      	movs	r3, #27
 80036d0:	2218      	movs	r2, #24
 80036d2:	189b      	adds	r3, r3, r2
 80036d4:	19db      	adds	r3, r3, r7
 80036d6:	781b      	ldrb	r3, [r3, #0]
 80036d8:	2b08      	cmp	r3, #8
 80036da:	d01d      	beq.n	8003718 <UART_SetConfig+0x280>
 80036dc:	dc20      	bgt.n	8003720 <UART_SetConfig+0x288>
 80036de:	2b04      	cmp	r3, #4
 80036e0:	d015      	beq.n	800370e <UART_SetConfig+0x276>
 80036e2:	dc1d      	bgt.n	8003720 <UART_SetConfig+0x288>
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d002      	beq.n	80036ee <UART_SetConfig+0x256>
 80036e8:	2b02      	cmp	r3, #2
 80036ea:	d005      	beq.n	80036f8 <UART_SetConfig+0x260>
 80036ec:	e018      	b.n	8003720 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80036ee:	f7fe fcf5 	bl	80020dc <HAL_RCC_GetPCLK1Freq>
 80036f2:	0003      	movs	r3, r0
 80036f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80036f6:	e01c      	b.n	8003732 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80036f8:	4b3c      	ldr	r3, [pc, #240]	@ (80037ec <UART_SetConfig+0x354>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	2210      	movs	r2, #16
 80036fe:	4013      	ands	r3, r2
 8003700:	d002      	beq.n	8003708 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003702:	4b3e      	ldr	r3, [pc, #248]	@ (80037fc <UART_SetConfig+0x364>)
 8003704:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003706:	e014      	b.n	8003732 <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8003708:	4b3d      	ldr	r3, [pc, #244]	@ (8003800 <UART_SetConfig+0x368>)
 800370a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800370c:	e011      	b.n	8003732 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800370e:	f7fe fc55 	bl	8001fbc <HAL_RCC_GetSysClockFreq>
 8003712:	0003      	movs	r3, r0
 8003714:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003716:	e00c      	b.n	8003732 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003718:	2380      	movs	r3, #128	@ 0x80
 800371a:	021b      	lsls	r3, r3, #8
 800371c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800371e:	e008      	b.n	8003732 <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8003720:	2300      	movs	r3, #0
 8003722:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8003724:	231a      	movs	r3, #26
 8003726:	2218      	movs	r2, #24
 8003728:	189b      	adds	r3, r3, r2
 800372a:	19db      	adds	r3, r3, r7
 800372c:	2201      	movs	r2, #1
 800372e:	701a      	strb	r2, [r3, #0]
        break;
 8003730:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003732:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003734:	2b00      	cmp	r3, #0
 8003736:	d100      	bne.n	800373a <UART_SetConfig+0x2a2>
 8003738:	e133      	b.n	80039a2 <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800373a:	69fb      	ldr	r3, [r7, #28]
 800373c:	685a      	ldr	r2, [r3, #4]
 800373e:	0013      	movs	r3, r2
 8003740:	005b      	lsls	r3, r3, #1
 8003742:	189b      	adds	r3, r3, r2
 8003744:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003746:	429a      	cmp	r2, r3
 8003748:	d305      	bcc.n	8003756 <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 800374a:	69fb      	ldr	r3, [r7, #28]
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003750:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003752:	429a      	cmp	r2, r3
 8003754:	d906      	bls.n	8003764 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 8003756:	231a      	movs	r3, #26
 8003758:	2218      	movs	r2, #24
 800375a:	189b      	adds	r3, r3, r2
 800375c:	19db      	adds	r3, r3, r7
 800375e:	2201      	movs	r2, #1
 8003760:	701a      	strb	r2, [r3, #0]
 8003762:	e11e      	b.n	80039a2 <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003764:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003766:	613b      	str	r3, [r7, #16]
 8003768:	2300      	movs	r3, #0
 800376a:	617b      	str	r3, [r7, #20]
 800376c:	6939      	ldr	r1, [r7, #16]
 800376e:	697a      	ldr	r2, [r7, #20]
 8003770:	000b      	movs	r3, r1
 8003772:	0e1b      	lsrs	r3, r3, #24
 8003774:	0010      	movs	r0, r2
 8003776:	0205      	lsls	r5, r0, #8
 8003778:	431d      	orrs	r5, r3
 800377a:	000b      	movs	r3, r1
 800377c:	021c      	lsls	r4, r3, #8
 800377e:	69fb      	ldr	r3, [r7, #28]
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	085b      	lsrs	r3, r3, #1
 8003784:	60bb      	str	r3, [r7, #8]
 8003786:	2300      	movs	r3, #0
 8003788:	60fb      	str	r3, [r7, #12]
 800378a:	68b8      	ldr	r0, [r7, #8]
 800378c:	68f9      	ldr	r1, [r7, #12]
 800378e:	1900      	adds	r0, r0, r4
 8003790:	4169      	adcs	r1, r5
 8003792:	69fb      	ldr	r3, [r7, #28]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	603b      	str	r3, [r7, #0]
 8003798:	2300      	movs	r3, #0
 800379a:	607b      	str	r3, [r7, #4]
 800379c:	683a      	ldr	r2, [r7, #0]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	f7fc fd3e 	bl	8000220 <__aeabi_uldivmod>
 80037a4:	0002      	movs	r2, r0
 80037a6:	000b      	movs	r3, r1
 80037a8:	0013      	movs	r3, r2
 80037aa:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80037ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80037ae:	23c0      	movs	r3, #192	@ 0xc0
 80037b0:	009b      	lsls	r3, r3, #2
 80037b2:	429a      	cmp	r2, r3
 80037b4:	d309      	bcc.n	80037ca <UART_SetConfig+0x332>
 80037b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80037b8:	2380      	movs	r3, #128	@ 0x80
 80037ba:	035b      	lsls	r3, r3, #13
 80037bc:	429a      	cmp	r2, r3
 80037be:	d204      	bcs.n	80037ca <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 80037c0:	69fb      	ldr	r3, [r7, #28]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80037c6:	60da      	str	r2, [r3, #12]
 80037c8:	e0eb      	b.n	80039a2 <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 80037ca:	231a      	movs	r3, #26
 80037cc:	2218      	movs	r2, #24
 80037ce:	189b      	adds	r3, r3, r2
 80037d0:	19db      	adds	r3, r3, r7
 80037d2:	2201      	movs	r2, #1
 80037d4:	701a      	strb	r2, [r3, #0]
 80037d6:	e0e4      	b.n	80039a2 <UART_SetConfig+0x50a>
 80037d8:	efff69f3 	.word	0xefff69f3
 80037dc:	ffffcfff 	.word	0xffffcfff
 80037e0:	40004800 	.word	0x40004800
 80037e4:	fffff4ff 	.word	0xfffff4ff
 80037e8:	40013800 	.word	0x40013800
 80037ec:	40021000 	.word	0x40021000
 80037f0:	40004400 	.word	0x40004400
 80037f4:	40004c00 	.word	0x40004c00
 80037f8:	40005000 	.word	0x40005000
 80037fc:	003d0900 	.word	0x003d0900
 8003800:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003804:	69fb      	ldr	r3, [r7, #28]
 8003806:	69da      	ldr	r2, [r3, #28]
 8003808:	2380      	movs	r3, #128	@ 0x80
 800380a:	021b      	lsls	r3, r3, #8
 800380c:	429a      	cmp	r2, r3
 800380e:	d000      	beq.n	8003812 <UART_SetConfig+0x37a>
 8003810:	e070      	b.n	80038f4 <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 8003812:	231b      	movs	r3, #27
 8003814:	2218      	movs	r2, #24
 8003816:	189b      	adds	r3, r3, r2
 8003818:	19db      	adds	r3, r3, r7
 800381a:	781b      	ldrb	r3, [r3, #0]
 800381c:	2b08      	cmp	r3, #8
 800381e:	d822      	bhi.n	8003866 <UART_SetConfig+0x3ce>
 8003820:	009a      	lsls	r2, r3, #2
 8003822:	4b67      	ldr	r3, [pc, #412]	@ (80039c0 <UART_SetConfig+0x528>)
 8003824:	18d3      	adds	r3, r2, r3
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800382a:	f7fe fc57 	bl	80020dc <HAL_RCC_GetPCLK1Freq>
 800382e:	0003      	movs	r3, r0
 8003830:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003832:	e021      	b.n	8003878 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003834:	f7fe fc68 	bl	8002108 <HAL_RCC_GetPCLK2Freq>
 8003838:	0003      	movs	r3, r0
 800383a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800383c:	e01c      	b.n	8003878 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800383e:	4b61      	ldr	r3, [pc, #388]	@ (80039c4 <UART_SetConfig+0x52c>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	2210      	movs	r2, #16
 8003844:	4013      	ands	r3, r2
 8003846:	d002      	beq.n	800384e <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003848:	4b5f      	ldr	r3, [pc, #380]	@ (80039c8 <UART_SetConfig+0x530>)
 800384a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800384c:	e014      	b.n	8003878 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 800384e:	4b5f      	ldr	r3, [pc, #380]	@ (80039cc <UART_SetConfig+0x534>)
 8003850:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003852:	e011      	b.n	8003878 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003854:	f7fe fbb2 	bl	8001fbc <HAL_RCC_GetSysClockFreq>
 8003858:	0003      	movs	r3, r0
 800385a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800385c:	e00c      	b.n	8003878 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800385e:	2380      	movs	r3, #128	@ 0x80
 8003860:	021b      	lsls	r3, r3, #8
 8003862:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003864:	e008      	b.n	8003878 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 8003866:	2300      	movs	r3, #0
 8003868:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800386a:	231a      	movs	r3, #26
 800386c:	2218      	movs	r2, #24
 800386e:	189b      	adds	r3, r3, r2
 8003870:	19db      	adds	r3, r3, r7
 8003872:	2201      	movs	r2, #1
 8003874:	701a      	strb	r2, [r3, #0]
        break;
 8003876:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003878:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800387a:	2b00      	cmp	r3, #0
 800387c:	d100      	bne.n	8003880 <UART_SetConfig+0x3e8>
 800387e:	e090      	b.n	80039a2 <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003880:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003882:	005a      	lsls	r2, r3, #1
 8003884:	69fb      	ldr	r3, [r7, #28]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	085b      	lsrs	r3, r3, #1
 800388a:	18d2      	adds	r2, r2, r3
 800388c:	69fb      	ldr	r3, [r7, #28]
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	0019      	movs	r1, r3
 8003892:	0010      	movs	r0, r2
 8003894:	f7fc fc38 	bl	8000108 <__udivsi3>
 8003898:	0003      	movs	r3, r0
 800389a:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800389c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800389e:	2b0f      	cmp	r3, #15
 80038a0:	d921      	bls.n	80038e6 <UART_SetConfig+0x44e>
 80038a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80038a4:	2380      	movs	r3, #128	@ 0x80
 80038a6:	025b      	lsls	r3, r3, #9
 80038a8:	429a      	cmp	r2, r3
 80038aa:	d21c      	bcs.n	80038e6 <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80038ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038ae:	b29a      	uxth	r2, r3
 80038b0:	200e      	movs	r0, #14
 80038b2:	2418      	movs	r4, #24
 80038b4:	1903      	adds	r3, r0, r4
 80038b6:	19db      	adds	r3, r3, r7
 80038b8:	210f      	movs	r1, #15
 80038ba:	438a      	bics	r2, r1
 80038bc:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80038be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038c0:	085b      	lsrs	r3, r3, #1
 80038c2:	b29b      	uxth	r3, r3
 80038c4:	2207      	movs	r2, #7
 80038c6:	4013      	ands	r3, r2
 80038c8:	b299      	uxth	r1, r3
 80038ca:	1903      	adds	r3, r0, r4
 80038cc:	19db      	adds	r3, r3, r7
 80038ce:	1902      	adds	r2, r0, r4
 80038d0:	19d2      	adds	r2, r2, r7
 80038d2:	8812      	ldrh	r2, [r2, #0]
 80038d4:	430a      	orrs	r2, r1
 80038d6:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80038d8:	69fb      	ldr	r3, [r7, #28]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	1902      	adds	r2, r0, r4
 80038de:	19d2      	adds	r2, r2, r7
 80038e0:	8812      	ldrh	r2, [r2, #0]
 80038e2:	60da      	str	r2, [r3, #12]
 80038e4:	e05d      	b.n	80039a2 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 80038e6:	231a      	movs	r3, #26
 80038e8:	2218      	movs	r2, #24
 80038ea:	189b      	adds	r3, r3, r2
 80038ec:	19db      	adds	r3, r3, r7
 80038ee:	2201      	movs	r2, #1
 80038f0:	701a      	strb	r2, [r3, #0]
 80038f2:	e056      	b.n	80039a2 <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 80038f4:	231b      	movs	r3, #27
 80038f6:	2218      	movs	r2, #24
 80038f8:	189b      	adds	r3, r3, r2
 80038fa:	19db      	adds	r3, r3, r7
 80038fc:	781b      	ldrb	r3, [r3, #0]
 80038fe:	2b08      	cmp	r3, #8
 8003900:	d822      	bhi.n	8003948 <UART_SetConfig+0x4b0>
 8003902:	009a      	lsls	r2, r3, #2
 8003904:	4b32      	ldr	r3, [pc, #200]	@ (80039d0 <UART_SetConfig+0x538>)
 8003906:	18d3      	adds	r3, r2, r3
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800390c:	f7fe fbe6 	bl	80020dc <HAL_RCC_GetPCLK1Freq>
 8003910:	0003      	movs	r3, r0
 8003912:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003914:	e021      	b.n	800395a <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003916:	f7fe fbf7 	bl	8002108 <HAL_RCC_GetPCLK2Freq>
 800391a:	0003      	movs	r3, r0
 800391c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800391e:	e01c      	b.n	800395a <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003920:	4b28      	ldr	r3, [pc, #160]	@ (80039c4 <UART_SetConfig+0x52c>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	2210      	movs	r2, #16
 8003926:	4013      	ands	r3, r2
 8003928:	d002      	beq.n	8003930 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800392a:	4b27      	ldr	r3, [pc, #156]	@ (80039c8 <UART_SetConfig+0x530>)
 800392c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800392e:	e014      	b.n	800395a <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8003930:	4b26      	ldr	r3, [pc, #152]	@ (80039cc <UART_SetConfig+0x534>)
 8003932:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003934:	e011      	b.n	800395a <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003936:	f7fe fb41 	bl	8001fbc <HAL_RCC_GetSysClockFreq>
 800393a:	0003      	movs	r3, r0
 800393c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800393e:	e00c      	b.n	800395a <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003940:	2380      	movs	r3, #128	@ 0x80
 8003942:	021b      	lsls	r3, r3, #8
 8003944:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003946:	e008      	b.n	800395a <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8003948:	2300      	movs	r3, #0
 800394a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800394c:	231a      	movs	r3, #26
 800394e:	2218      	movs	r2, #24
 8003950:	189b      	adds	r3, r3, r2
 8003952:	19db      	adds	r3, r3, r7
 8003954:	2201      	movs	r2, #1
 8003956:	701a      	strb	r2, [r3, #0]
        break;
 8003958:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800395a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800395c:	2b00      	cmp	r3, #0
 800395e:	d020      	beq.n	80039a2 <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003960:	69fb      	ldr	r3, [r7, #28]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	085a      	lsrs	r2, r3, #1
 8003966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003968:	18d2      	adds	r2, r2, r3
 800396a:	69fb      	ldr	r3, [r7, #28]
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	0019      	movs	r1, r3
 8003970:	0010      	movs	r0, r2
 8003972:	f7fc fbc9 	bl	8000108 <__udivsi3>
 8003976:	0003      	movs	r3, r0
 8003978:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800397a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800397c:	2b0f      	cmp	r3, #15
 800397e:	d90a      	bls.n	8003996 <UART_SetConfig+0x4fe>
 8003980:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003982:	2380      	movs	r3, #128	@ 0x80
 8003984:	025b      	lsls	r3, r3, #9
 8003986:	429a      	cmp	r2, r3
 8003988:	d205      	bcs.n	8003996 <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800398a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800398c:	b29a      	uxth	r2, r3
 800398e:	69fb      	ldr	r3, [r7, #28]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	60da      	str	r2, [r3, #12]
 8003994:	e005      	b.n	80039a2 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8003996:	231a      	movs	r3, #26
 8003998:	2218      	movs	r2, #24
 800399a:	189b      	adds	r3, r3, r2
 800399c:	19db      	adds	r3, r3, r7
 800399e:	2201      	movs	r2, #1
 80039a0:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80039a2:	69fb      	ldr	r3, [r7, #28]
 80039a4:	2200      	movs	r2, #0
 80039a6:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80039a8:	69fb      	ldr	r3, [r7, #28]
 80039aa:	2200      	movs	r2, #0
 80039ac:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80039ae:	231a      	movs	r3, #26
 80039b0:	2218      	movs	r2, #24
 80039b2:	189b      	adds	r3, r3, r2
 80039b4:	19db      	adds	r3, r3, r7
 80039b6:	781b      	ldrb	r3, [r3, #0]
}
 80039b8:	0018      	movs	r0, r3
 80039ba:	46bd      	mov	sp, r7
 80039bc:	b00e      	add	sp, #56	@ 0x38
 80039be:	bdb0      	pop	{r4, r5, r7, pc}
 80039c0:	08003f54 	.word	0x08003f54
 80039c4:	40021000 	.word	0x40021000
 80039c8:	003d0900 	.word	0x003d0900
 80039cc:	00f42400 	.word	0x00f42400
 80039d0:	08003f78 	.word	0x08003f78

080039d4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b082      	sub	sp, #8
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039e0:	2208      	movs	r2, #8
 80039e2:	4013      	ands	r3, r2
 80039e4:	d00b      	beq.n	80039fe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	4a4a      	ldr	r2, [pc, #296]	@ (8003b18 <UART_AdvFeatureConfig+0x144>)
 80039ee:	4013      	ands	r3, r2
 80039f0:	0019      	movs	r1, r3
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	430a      	orrs	r2, r1
 80039fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a02:	2201      	movs	r2, #1
 8003a04:	4013      	ands	r3, r2
 8003a06:	d00b      	beq.n	8003a20 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	4a43      	ldr	r2, [pc, #268]	@ (8003b1c <UART_AdvFeatureConfig+0x148>)
 8003a10:	4013      	ands	r3, r2
 8003a12:	0019      	movs	r1, r3
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	430a      	orrs	r2, r1
 8003a1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a24:	2202      	movs	r2, #2
 8003a26:	4013      	ands	r3, r2
 8003a28:	d00b      	beq.n	8003a42 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	4a3b      	ldr	r2, [pc, #236]	@ (8003b20 <UART_AdvFeatureConfig+0x14c>)
 8003a32:	4013      	ands	r3, r2
 8003a34:	0019      	movs	r1, r3
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	430a      	orrs	r2, r1
 8003a40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a46:	2204      	movs	r2, #4
 8003a48:	4013      	ands	r3, r2
 8003a4a:	d00b      	beq.n	8003a64 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	4a34      	ldr	r2, [pc, #208]	@ (8003b24 <UART_AdvFeatureConfig+0x150>)
 8003a54:	4013      	ands	r3, r2
 8003a56:	0019      	movs	r1, r3
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	430a      	orrs	r2, r1
 8003a62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a68:	2210      	movs	r2, #16
 8003a6a:	4013      	ands	r3, r2
 8003a6c:	d00b      	beq.n	8003a86 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	4a2c      	ldr	r2, [pc, #176]	@ (8003b28 <UART_AdvFeatureConfig+0x154>)
 8003a76:	4013      	ands	r3, r2
 8003a78:	0019      	movs	r1, r3
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	430a      	orrs	r2, r1
 8003a84:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a8a:	2220      	movs	r2, #32
 8003a8c:	4013      	ands	r3, r2
 8003a8e:	d00b      	beq.n	8003aa8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	4a25      	ldr	r2, [pc, #148]	@ (8003b2c <UART_AdvFeatureConfig+0x158>)
 8003a98:	4013      	ands	r3, r2
 8003a9a:	0019      	movs	r1, r3
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	430a      	orrs	r2, r1
 8003aa6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aac:	2240      	movs	r2, #64	@ 0x40
 8003aae:	4013      	ands	r3, r2
 8003ab0:	d01d      	beq.n	8003aee <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	4a1d      	ldr	r2, [pc, #116]	@ (8003b30 <UART_AdvFeatureConfig+0x15c>)
 8003aba:	4013      	ands	r3, r2
 8003abc:	0019      	movs	r1, r3
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	430a      	orrs	r2, r1
 8003ac8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003ace:	2380      	movs	r3, #128	@ 0x80
 8003ad0:	035b      	lsls	r3, r3, #13
 8003ad2:	429a      	cmp	r2, r3
 8003ad4:	d10b      	bne.n	8003aee <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	4a15      	ldr	r2, [pc, #84]	@ (8003b34 <UART_AdvFeatureConfig+0x160>)
 8003ade:	4013      	ands	r3, r2
 8003ae0:	0019      	movs	r1, r3
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	430a      	orrs	r2, r1
 8003aec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af2:	2280      	movs	r2, #128	@ 0x80
 8003af4:	4013      	ands	r3, r2
 8003af6:	d00b      	beq.n	8003b10 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	4a0e      	ldr	r2, [pc, #56]	@ (8003b38 <UART_AdvFeatureConfig+0x164>)
 8003b00:	4013      	ands	r3, r2
 8003b02:	0019      	movs	r1, r3
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	430a      	orrs	r2, r1
 8003b0e:	605a      	str	r2, [r3, #4]
  }
}
 8003b10:	46c0      	nop			@ (mov r8, r8)
 8003b12:	46bd      	mov	sp, r7
 8003b14:	b002      	add	sp, #8
 8003b16:	bd80      	pop	{r7, pc}
 8003b18:	ffff7fff 	.word	0xffff7fff
 8003b1c:	fffdffff 	.word	0xfffdffff
 8003b20:	fffeffff 	.word	0xfffeffff
 8003b24:	fffbffff 	.word	0xfffbffff
 8003b28:	ffffefff 	.word	0xffffefff
 8003b2c:	ffffdfff 	.word	0xffffdfff
 8003b30:	ffefffff 	.word	0xffefffff
 8003b34:	ff9fffff 	.word	0xff9fffff
 8003b38:	fff7ffff 	.word	0xfff7ffff

08003b3c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b092      	sub	sp, #72	@ 0x48
 8003b40:	af02      	add	r7, sp, #8
 8003b42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2284      	movs	r2, #132	@ 0x84
 8003b48:	2100      	movs	r1, #0
 8003b4a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003b4c:	f7fd f9e8 	bl	8000f20 <HAL_GetTick>
 8003b50:	0003      	movs	r3, r0
 8003b52:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	2208      	movs	r2, #8
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	2b08      	cmp	r3, #8
 8003b60:	d12c      	bne.n	8003bbc <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b64:	2280      	movs	r2, #128	@ 0x80
 8003b66:	0391      	lsls	r1, r2, #14
 8003b68:	6878      	ldr	r0, [r7, #4]
 8003b6a:	4a46      	ldr	r2, [pc, #280]	@ (8003c84 <UART_CheckIdleState+0x148>)
 8003b6c:	9200      	str	r2, [sp, #0]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	f000 f88c 	bl	8003c8c <UART_WaitOnFlagUntilTimeout>
 8003b74:	1e03      	subs	r3, r0, #0
 8003b76:	d021      	beq.n	8003bbc <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b78:	f3ef 8310 	mrs	r3, PRIMASK
 8003b7c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003b80:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003b82:	2301      	movs	r3, #1
 8003b84:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b88:	f383 8810 	msr	PRIMASK, r3
}
 8003b8c:	46c0      	nop			@ (mov r8, r8)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	681a      	ldr	r2, [r3, #0]
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	2180      	movs	r1, #128	@ 0x80
 8003b9a:	438a      	bics	r2, r1
 8003b9c:	601a      	str	r2, [r3, #0]
 8003b9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ba0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ba2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ba4:	f383 8810 	msr	PRIMASK, r3
}
 8003ba8:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2220      	movs	r2, #32
 8003bae:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2278      	movs	r2, #120	@ 0x78
 8003bb4:	2100      	movs	r1, #0
 8003bb6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003bb8:	2303      	movs	r3, #3
 8003bba:	e05f      	b.n	8003c7c <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	2204      	movs	r2, #4
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	2b04      	cmp	r3, #4
 8003bc8:	d146      	bne.n	8003c58 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003bca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bcc:	2280      	movs	r2, #128	@ 0x80
 8003bce:	03d1      	lsls	r1, r2, #15
 8003bd0:	6878      	ldr	r0, [r7, #4]
 8003bd2:	4a2c      	ldr	r2, [pc, #176]	@ (8003c84 <UART_CheckIdleState+0x148>)
 8003bd4:	9200      	str	r2, [sp, #0]
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	f000 f858 	bl	8003c8c <UART_WaitOnFlagUntilTimeout>
 8003bdc:	1e03      	subs	r3, r0, #0
 8003bde:	d03b      	beq.n	8003c58 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003be0:	f3ef 8310 	mrs	r3, PRIMASK
 8003be4:	60fb      	str	r3, [r7, #12]
  return(result);
 8003be6:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003be8:	637b      	str	r3, [r7, #52]	@ 0x34
 8003bea:	2301      	movs	r3, #1
 8003bec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bee:	693b      	ldr	r3, [r7, #16]
 8003bf0:	f383 8810 	msr	PRIMASK, r3
}
 8003bf4:	46c0      	nop			@ (mov r8, r8)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	681a      	ldr	r2, [r3, #0]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4921      	ldr	r1, [pc, #132]	@ (8003c88 <UART_CheckIdleState+0x14c>)
 8003c02:	400a      	ands	r2, r1
 8003c04:	601a      	str	r2, [r3, #0]
 8003c06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c08:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	f383 8810 	msr	PRIMASK, r3
}
 8003c10:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c12:	f3ef 8310 	mrs	r3, PRIMASK
 8003c16:	61bb      	str	r3, [r7, #24]
  return(result);
 8003c18:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c1a:	633b      	str	r3, [r7, #48]	@ 0x30
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c20:	69fb      	ldr	r3, [r7, #28]
 8003c22:	f383 8810 	msr	PRIMASK, r3
}
 8003c26:	46c0      	nop			@ (mov r8, r8)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	689a      	ldr	r2, [r3, #8]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	2101      	movs	r1, #1
 8003c34:	438a      	bics	r2, r1
 8003c36:	609a      	str	r2, [r3, #8]
 8003c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c3a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c3c:	6a3b      	ldr	r3, [r7, #32]
 8003c3e:	f383 8810 	msr	PRIMASK, r3
}
 8003c42:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2280      	movs	r2, #128	@ 0x80
 8003c48:	2120      	movs	r1, #32
 8003c4a:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2278      	movs	r2, #120	@ 0x78
 8003c50:	2100      	movs	r1, #0
 8003c52:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c54:	2303      	movs	r3, #3
 8003c56:	e011      	b.n	8003c7c <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2220      	movs	r2, #32
 8003c5c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2280      	movs	r2, #128	@ 0x80
 8003c62:	2120      	movs	r1, #32
 8003c64:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2200      	movs	r2, #0
 8003c70:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2278      	movs	r2, #120	@ 0x78
 8003c76:	2100      	movs	r1, #0
 8003c78:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003c7a:	2300      	movs	r3, #0
}
 8003c7c:	0018      	movs	r0, r3
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	b010      	add	sp, #64	@ 0x40
 8003c82:	bd80      	pop	{r7, pc}
 8003c84:	01ffffff 	.word	0x01ffffff
 8003c88:	fffffedf 	.word	0xfffffedf

08003c8c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b084      	sub	sp, #16
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	60f8      	str	r0, [r7, #12]
 8003c94:	60b9      	str	r1, [r7, #8]
 8003c96:	603b      	str	r3, [r7, #0]
 8003c98:	1dfb      	adds	r3, r7, #7
 8003c9a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c9c:	e051      	b.n	8003d42 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c9e:	69bb      	ldr	r3, [r7, #24]
 8003ca0:	3301      	adds	r3, #1
 8003ca2:	d04e      	beq.n	8003d42 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ca4:	f7fd f93c 	bl	8000f20 <HAL_GetTick>
 8003ca8:	0002      	movs	r2, r0
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	1ad3      	subs	r3, r2, r3
 8003cae:	69ba      	ldr	r2, [r7, #24]
 8003cb0:	429a      	cmp	r2, r3
 8003cb2:	d302      	bcc.n	8003cba <UART_WaitOnFlagUntilTimeout+0x2e>
 8003cb4:	69bb      	ldr	r3, [r7, #24]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d101      	bne.n	8003cbe <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003cba:	2303      	movs	r3, #3
 8003cbc:	e051      	b.n	8003d62 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	2204      	movs	r2, #4
 8003cc6:	4013      	ands	r3, r2
 8003cc8:	d03b      	beq.n	8003d42 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	2b80      	cmp	r3, #128	@ 0x80
 8003cce:	d038      	beq.n	8003d42 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	2b40      	cmp	r3, #64	@ 0x40
 8003cd4:	d035      	beq.n	8003d42 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	69db      	ldr	r3, [r3, #28]
 8003cdc:	2208      	movs	r2, #8
 8003cde:	4013      	ands	r3, r2
 8003ce0:	2b08      	cmp	r3, #8
 8003ce2:	d111      	bne.n	8003d08 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	2208      	movs	r2, #8
 8003cea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	0018      	movs	r0, r3
 8003cf0:	f000 f83c 	bl	8003d6c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2284      	movs	r2, #132	@ 0x84
 8003cf8:	2108      	movs	r1, #8
 8003cfa:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	2278      	movs	r2, #120	@ 0x78
 8003d00:	2100      	movs	r1, #0
 8003d02:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e02c      	b.n	8003d62 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	69da      	ldr	r2, [r3, #28]
 8003d0e:	2380      	movs	r3, #128	@ 0x80
 8003d10:	011b      	lsls	r3, r3, #4
 8003d12:	401a      	ands	r2, r3
 8003d14:	2380      	movs	r3, #128	@ 0x80
 8003d16:	011b      	lsls	r3, r3, #4
 8003d18:	429a      	cmp	r2, r3
 8003d1a:	d112      	bne.n	8003d42 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	2280      	movs	r2, #128	@ 0x80
 8003d22:	0112      	lsls	r2, r2, #4
 8003d24:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	0018      	movs	r0, r3
 8003d2a:	f000 f81f 	bl	8003d6c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	2284      	movs	r2, #132	@ 0x84
 8003d32:	2120      	movs	r1, #32
 8003d34:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	2278      	movs	r2, #120	@ 0x78
 8003d3a:	2100      	movs	r1, #0
 8003d3c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003d3e:	2303      	movs	r3, #3
 8003d40:	e00f      	b.n	8003d62 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	69db      	ldr	r3, [r3, #28]
 8003d48:	68ba      	ldr	r2, [r7, #8]
 8003d4a:	4013      	ands	r3, r2
 8003d4c:	68ba      	ldr	r2, [r7, #8]
 8003d4e:	1ad3      	subs	r3, r2, r3
 8003d50:	425a      	negs	r2, r3
 8003d52:	4153      	adcs	r3, r2
 8003d54:	b2db      	uxtb	r3, r3
 8003d56:	001a      	movs	r2, r3
 8003d58:	1dfb      	adds	r3, r7, #7
 8003d5a:	781b      	ldrb	r3, [r3, #0]
 8003d5c:	429a      	cmp	r2, r3
 8003d5e:	d09e      	beq.n	8003c9e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d60:	2300      	movs	r3, #0
}
 8003d62:	0018      	movs	r0, r3
 8003d64:	46bd      	mov	sp, r7
 8003d66:	b004      	add	sp, #16
 8003d68:	bd80      	pop	{r7, pc}
	...

08003d6c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b08e      	sub	sp, #56	@ 0x38
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d74:	f3ef 8310 	mrs	r3, PRIMASK
 8003d78:	617b      	str	r3, [r7, #20]
  return(result);
 8003d7a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d7e:	2301      	movs	r3, #1
 8003d80:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d82:	69bb      	ldr	r3, [r7, #24]
 8003d84:	f383 8810 	msr	PRIMASK, r3
}
 8003d88:	46c0      	nop			@ (mov r8, r8)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	681a      	ldr	r2, [r3, #0]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4926      	ldr	r1, [pc, #152]	@ (8003e30 <UART_EndRxTransfer+0xc4>)
 8003d96:	400a      	ands	r2, r1
 8003d98:	601a      	str	r2, [r3, #0]
 8003d9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d9c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d9e:	69fb      	ldr	r3, [r7, #28]
 8003da0:	f383 8810 	msr	PRIMASK, r3
}
 8003da4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003da6:	f3ef 8310 	mrs	r3, PRIMASK
 8003daa:	623b      	str	r3, [r7, #32]
  return(result);
 8003dac:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dae:	633b      	str	r3, [r7, #48]	@ 0x30
 8003db0:	2301      	movs	r3, #1
 8003db2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003db6:	f383 8810 	msr	PRIMASK, r3
}
 8003dba:	46c0      	nop			@ (mov r8, r8)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	689a      	ldr	r2, [r3, #8]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	2101      	movs	r1, #1
 8003dc8:	438a      	bics	r2, r1
 8003dca:	609a      	str	r2, [r3, #8]
 8003dcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dce:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dd2:	f383 8810 	msr	PRIMASK, r3
}
 8003dd6:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d118      	bne.n	8003e12 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003de0:	f3ef 8310 	mrs	r3, PRIMASK
 8003de4:	60bb      	str	r3, [r7, #8]
  return(result);
 8003de6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003de8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003dea:	2301      	movs	r3, #1
 8003dec:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	f383 8810 	msr	PRIMASK, r3
}
 8003df4:	46c0      	nop			@ (mov r8, r8)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	681a      	ldr	r2, [r3, #0]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	2110      	movs	r1, #16
 8003e02:	438a      	bics	r2, r1
 8003e04:	601a      	str	r2, [r3, #0]
 8003e06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e08:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	f383 8810 	msr	PRIMASK, r3
}
 8003e10:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2280      	movs	r2, #128	@ 0x80
 8003e16:	2120      	movs	r1, #32
 8003e18:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2200      	movs	r2, #0
 8003e24:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003e26:	46c0      	nop			@ (mov r8, r8)
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	b00e      	add	sp, #56	@ 0x38
 8003e2c:	bd80      	pop	{r7, pc}
 8003e2e:	46c0      	nop			@ (mov r8, r8)
 8003e30:	fffffedf 	.word	0xfffffedf

08003e34 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b084      	sub	sp, #16
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e40:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	225a      	movs	r2, #90	@ 0x5a
 8003e46:	2100      	movs	r1, #0
 8003e48:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	0018      	movs	r0, r3
 8003e4e:	f7ff fb0f 	bl	8003470 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003e52:	46c0      	nop			@ (mov r8, r8)
 8003e54:	46bd      	mov	sp, r7
 8003e56:	b004      	add	sp, #16
 8003e58:	bd80      	pop	{r7, pc}

08003e5a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003e5a:	b580      	push	{r7, lr}
 8003e5c:	b086      	sub	sp, #24
 8003e5e:	af00      	add	r7, sp, #0
 8003e60:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e62:	f3ef 8310 	mrs	r3, PRIMASK
 8003e66:	60bb      	str	r3, [r7, #8]
  return(result);
 8003e68:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003e6a:	617b      	str	r3, [r7, #20]
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	f383 8810 	msr	PRIMASK, r3
}
 8003e76:	46c0      	nop			@ (mov r8, r8)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	681a      	ldr	r2, [r3, #0]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	2140      	movs	r1, #64	@ 0x40
 8003e84:	438a      	bics	r2, r1
 8003e86:	601a      	str	r2, [r3, #0]
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	f383 8810 	msr	PRIMASK, r3
}
 8003e92:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2220      	movs	r2, #32
 8003e98:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	0018      	movs	r0, r3
 8003ea4:	f7ff fadc 	bl	8003460 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003ea8:	46c0      	nop			@ (mov r8, r8)
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	b006      	add	sp, #24
 8003eae:	bd80      	pop	{r7, pc}

08003eb0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b082      	sub	sp, #8
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003eb8:	46c0      	nop			@ (mov r8, r8)
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	b002      	add	sp, #8
 8003ebe:	bd80      	pop	{r7, pc}

08003ec0 <memset>:
 8003ec0:	0003      	movs	r3, r0
 8003ec2:	1882      	adds	r2, r0, r2
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d100      	bne.n	8003eca <memset+0xa>
 8003ec8:	4770      	bx	lr
 8003eca:	7019      	strb	r1, [r3, #0]
 8003ecc:	3301      	adds	r3, #1
 8003ece:	e7f9      	b.n	8003ec4 <memset+0x4>

08003ed0 <__libc_init_array>:
 8003ed0:	b570      	push	{r4, r5, r6, lr}
 8003ed2:	2600      	movs	r6, #0
 8003ed4:	4c0c      	ldr	r4, [pc, #48]	@ (8003f08 <__libc_init_array+0x38>)
 8003ed6:	4d0d      	ldr	r5, [pc, #52]	@ (8003f0c <__libc_init_array+0x3c>)
 8003ed8:	1b64      	subs	r4, r4, r5
 8003eda:	10a4      	asrs	r4, r4, #2
 8003edc:	42a6      	cmp	r6, r4
 8003ede:	d109      	bne.n	8003ef4 <__libc_init_array+0x24>
 8003ee0:	2600      	movs	r6, #0
 8003ee2:	f000 f819 	bl	8003f18 <_init>
 8003ee6:	4c0a      	ldr	r4, [pc, #40]	@ (8003f10 <__libc_init_array+0x40>)
 8003ee8:	4d0a      	ldr	r5, [pc, #40]	@ (8003f14 <__libc_init_array+0x44>)
 8003eea:	1b64      	subs	r4, r4, r5
 8003eec:	10a4      	asrs	r4, r4, #2
 8003eee:	42a6      	cmp	r6, r4
 8003ef0:	d105      	bne.n	8003efe <__libc_init_array+0x2e>
 8003ef2:	bd70      	pop	{r4, r5, r6, pc}
 8003ef4:	00b3      	lsls	r3, r6, #2
 8003ef6:	58eb      	ldr	r3, [r5, r3]
 8003ef8:	4798      	blx	r3
 8003efa:	3601      	adds	r6, #1
 8003efc:	e7ee      	b.n	8003edc <__libc_init_array+0xc>
 8003efe:	00b3      	lsls	r3, r6, #2
 8003f00:	58eb      	ldr	r3, [r5, r3]
 8003f02:	4798      	blx	r3
 8003f04:	3601      	adds	r6, #1
 8003f06:	e7f2      	b.n	8003eee <__libc_init_array+0x1e>
 8003f08:	08003fa4 	.word	0x08003fa4
 8003f0c:	08003fa4 	.word	0x08003fa4
 8003f10:	08003fa8 	.word	0x08003fa8
 8003f14:	08003fa4 	.word	0x08003fa4

08003f18 <_init>:
 8003f18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f1a:	46c0      	nop			@ (mov r8, r8)
 8003f1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f1e:	bc08      	pop	{r3}
 8003f20:	469e      	mov	lr, r3
 8003f22:	4770      	bx	lr

08003f24 <_fini>:
 8003f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f26:	46c0      	nop			@ (mov r8, r8)
 8003f28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f2a:	bc08      	pop	{r3}
 8003f2c:	469e      	mov	lr, r3
 8003f2e:	4770      	bx	lr
