
             Lattice Mapping Report File for Design Module 'main'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     SonyVivazLCDDriver_impl1.ngd -o SonyVivazLCDDriver_impl1_map.ncd -pr
     SonyVivazLCDDriver_impl1.prf -mp SonyVivazLCDDriver_impl1.mrp -lpf
     Z:/GITHUB/Lattice/Sony Vivaz LCD driver/impl1/SonyVivazLCDDriver_impl1.lpf
     -lpf Z:/GITHUB/Lattice/Sony Vivaz LCD driver/SonyVivazLCDDriver.lpf -c 0
     -gui -msgset Z:/GITHUB/Lattice/Sony Vivaz LCD driver/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.7.1.502
Mapped on:  05/13/16  22:17:34

Design Summary
--------------

   Number of registers:     35 out of  7209 (0%)
      PFU registers:           35 out of  6864 (1%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        27 out of  3432 (1%)
      SLICEs as Logic/ROM:     27 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         17 out of  3432 (0%)
   Number of LUT4s:         53 out of  6864 (1%)
      Number used as logic LUTs:         19
      Number used as distributed RAM:     0
      Number used as ripple logic:       34
      Number used as shift registers:     0
   Number of PIO sites used: 27 + 4(JTAG) out of 115 (27%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net clk133: 20 loads, 20 rising, 0 falling (Driver: inst_clk )
   Number of Clock Enables:  2

                                    Page 1




Design:  main                                          Date:  05/13/16  22:17:34

Design Summary (cont)
---------------------
     Net inst_lcd_sender/clk133_enable_1: 1 loads, 1 LSLICEs
     Net clk133_enable_9: 5 loads, 5 LSLICEs
   Number of LSRs:  1
     Net clk133_enable_9: 12 loads, 12 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net clk133_enable_9: 17 loads
     Net inst_lcd_sender/wr_N_89: 5 loads
     Net inst_lcd_sender/state_i_0: 4 loads
     Net inst_lcd_sender/state_i_1: 4 loads
     Net counter_5: 2 loads
     Net counter_7: 2 loads
     Net count_13: 2 loads
     Net count_14: 2 loads
     Net count_15: 2 loads
     Net count_16: 2 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| leds[6]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| leds[5]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| leds[7]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| leds[4]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| leds[3]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| leds[2]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| leds[1]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| leds[0]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_LCDBus[15]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_LCDBus[14]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  main                                          Date:  05/13/16  22:17:34

IO (PIO) Attributes (cont)
--------------------------
| lcd_LCDBus[13]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_LCDBus[12]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_LCDBus[11]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_LCDBus[10]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_LCDBus[9]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_LCDBus[8]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_LCDBus[7]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_LCDBus[6]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_LCDBus[5]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_LCDBus[4]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_LCDBus[3]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_LCDBus[2]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_LCDBus[1]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_LCDBus[0]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_wr              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_reset           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_rs              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i2 undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal count_45_add_4_1/S0 undriven or does not drive anything - clipped.
Signal count_45_add_4_1/CI undriven or does not drive anything - clipped.
Signal counter_46_add_4_1/S0 undriven or does not drive anything - clipped.
Signal counter_46_add_4_1/CI undriven or does not drive anything - clipped.
Signal counter_46_add_4_9/S1 undriven or does not drive anything - clipped.
Signal counter_46_add_4_9/CO undriven or does not drive anything - clipped.
Signal count_45_add_4_23/CO undriven or does not drive anything - clipped.

Memory Usage
------------


     



                                    Page 3




Design:  main                                          Date:  05/13/16  22:17:34

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                inst_clk
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     clk133
  OSC Nominal Frequency (MHz):                      53.20

ASIC Components
---------------

Instance Name: inst_clk
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 55 MB
        




































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights
     reserved.
