# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Project1.2_VHDL.srcs/sources_1/new/led_sw.vhd" \
"../../../../Project1.2_VHDL.srcs/sim_1/new/led_sw_vhdl_tb.vhd" \

# Do not sort compile order
nosort
