hmLoadTopic({
hmKeywords:"AddressSpaceNumber,ArchitecturalEffect,Architecture,ASN,ASTState,Barrier,Boot,BootService,Cache,Cache,CacheParameter,CM,ConditionCode,Console,Context,ContextSwitch,ContextSwitch,ContextSwitch,CopyOnWrite,COW,CurrentMode,DataTranslationBuffer,Device,Drain,DTB,Environment,EnvironmentVariable,EXCB,Exception,ExceptionBarrier,ExceptionDispatch,ExceptionHandling,ExceptionStatus,ExecuteMethod,ExecutionUnit,Fence,Fence,Fetch,Field,Firmware,FloatingPointControlRegister,FPCR,Frame,Grain,HardwarePrivilegedContextBlock,HardwareRegister,HardwareRestartParameterBlock,Hit,HWPCB,HWRPB,Identifier,IEEE754,Instruction,Instruction,Instruction,InstructionGrainRegistry,InstructionTranslationBuffer,InternalProcessorRegister,InterProcessorInterrupt,Interrupt,Interrupt,InterruptHandling,InterruptPriorityLevel,IPI,IPL,IPR,IPR,IPRAccess,ITB,Level,LLSC,LoadLocked,Mask,MB,Mechanism,MemoryBarrier,MemoryBarrierCoordinator,MemoryMappedIO,MemorySize,Miss,MMIO,MMIOManager,Notification,Ordering,Ordering,PageDirectoryEntry,PageDuplication,PageFrameNumber,PageTable,PageTable,PageTableEntry,PageTableWalker,PAL,PAL,PALMode,PC,PDE,Permission,PermissionBit,PFN,PhysicalAddress,PhysicalFrame,Primitive,PrivilegedArchitectureLibrary,PrivilegeLevel,Process,ProcessorStatus,ProcessorType,Prompt,PS,PS,PSRegister,PSRegister,PTE,PTE,PTE,PTECache,PTW,Refill,Refill,Register,Register,ReplacementPolicy,Resolution,RoundingMode,SCB,SCBB,SetPredictionAndAccessMemory,SMPCoordination,SoftwareTLB,SPAM,SRM,StackPointer,StatusBit,StoreConditional,Synchronization,SystemConfiguration,SystemControlBlock,SystemReferenceManual,TLB,TLB,TLB,TLBEntry,TLBMiss,TLBShootdown,Translation,Translation,TranslationLookasideBuffer,Trap,TRAPB,TrapBarrier,TrapEnable,Vector,VirtualPage,WMB,WriteBuffer,WriteFault,WriteMemoryBarrier",
hmTitle:"Appendix I – Glossary and Acronyms",
hmDescription:"ASN — Address Space Number. 8-bit identifier distinguishing TLB entries by process; avoids TLB flush on context switch when ASN changes.",
hmPrevLink:"appendix-k----pipeline-retirem.html",
hmNextLink:"",
hmParentLink:"appendix---trait-examples.html",
hmBreadCrumbs:"<a href=\"license-_-attributions.html\">ASA-EMulatR Reference Guide<\/a> &gt; <a href=\"index.html\">Introduction<\/a> &gt; <a href=\"appendix---trait-examples.html\">Appendix<\/a>",
hmTitlePath:"ASA-EMulatR Reference Guide > Introduction > Appendix > Appendix I – Glossary and Acronyms",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">Appendix I – Glossary and Acronyms<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">ASN<\/strong> — Address Space Number. 8-bit identifier distinguishing TLB entries by process; avoids TLB flush on context switch when ASN changes.<\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">COW<\/strong> — Copy-On-Write. Deferred page duplication on write fault; supported in the PTE subsystem via fault-on-write permission bits.<\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">CM<\/strong> — Current Mode. Processor privilege level (0=Kernel, 1=Executive, 2=Supervisor, 3=User), stored in the PS register.<\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">DTB<\/strong> — Data Translation Buffer. TLB for data accesses. EV6 uses a dual DTB0\/DTB1 architecture.<\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">EXCB<\/strong> — Exception Barrier. Ensures all prior instructions complete and all pending exceptions are resolved before any younger instruction issues.<\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">FPCR<\/strong> — Floating Point Control Register. Controls rounding mode, trap enables, and records exception status for IEEE 754 compliance.<\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">Grain<\/strong> — The emulator\'s atomic execution unit. Each instruction maps to one grain via the InstructionGrainRegistry; grains implement the execute() method that performs the instruction\'s architectural effect.<\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">HWPCB<\/strong> — Hardware Privileged Context Block. Per-CPU\/per-process context structure holding PC, PS, stack pointers, AST state, and IPR values. Saved\/restored by PAL during context switches and exception handling.<\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">HWRPB<\/strong> — Hardware Restart Parameter Block. System configuration data structure populated during boot, describing processor type, memory size, cache parameters.<\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">IPI<\/strong> — Inter-Processor Interrupt. CPU-to-CPU notification used for TLB shootdowns, barrier synchronization, and SMP coordination.<\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">IPL<\/strong> — Interrupt Priority Level. 4-bit field (0–7) in the PS register; interrupts at or below the current IPL are masked.<\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">IPR<\/strong> — Internal Processor Register. Hardware-internal registers accessible only through HW_MFPR\/HW_MTPR in PAL mode.<\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">ITB<\/strong> — Instruction Translation Buffer. TLB for instruction fetches.<\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">LL\/SC<\/strong> — Load-Locked \/ Store-Conditional. Atomic memory primitive pair (LDx_L \/ STx_C) for lock-free synchronization.<\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">MB<\/strong> — Memory Barrier. Full memory ordering fence; in SMP requires global coordination via MemoryBarrierCoordinator.<\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">MMIO<\/strong> — Memory-Mapped I\/O. Device register access via physical address ranges routed through MMIOManager.<\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">PAL<\/strong> — Privileged Architecture Library. Hardware-defined privileged execution environment providing exception dispatch, interrupt handling, IPR access, and context switching.<\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">PDE<\/strong> — Page Directory Entry. Upper-level page table entry pointing to next-level page table (Alpha uses three-level page tables).<\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">PFN<\/strong> — Page Frame Number. Physical page identifier extracted from a PTE.<\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">PS<\/strong> — Processor Status. Architectural register containing CM, IPL, and condition code state.<\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">PTE<\/strong> — Page Table Entry. Translation table entry mapping virtual page to physical frame with permission and status bits.<\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">PTW<\/strong> — Page Table Walker. Hardware\/software mechanism that walks the three-level page table on TLB miss.<\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">SCB<\/strong> — System Control Block. Table of exception and interrupt vectors pointed to by SCBB IPR.<\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">SPAM<\/strong> — Set Prediction and Access Memory. The emulator\'s software TLB cache layer implementing per-CPU sharded PTE caching with configurable replacement policies.<\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">SRM<\/strong> — System Reference Manual console firmware. The pre-boot console providing the &gt;&gt;&gt; prompt, environment variables, and boot services.<\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">TLB<\/strong> — Translation Lookaside Buffer. Hardware cache of virtual-to-physical address translations. A TLB hit avoids a page table walk; a TLB miss triggers a refill from the page table.<\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">TRAPB<\/strong> — Trap Barrier. Ensures all prior instructions that may generate traps have completed before proceeding.<\/p>\n\r<p class=\"p_Normal\"><strong style=\"font-weight: bold;\">WMB<\/strong> — Write Memory Barrier. Local write ordering fence; drains the local write buffer but does not require global SMP coordination.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_SeeAlso\" style=\"page-break-after: avoid;\"><span class=\"f_SeeAlso\">See Also: Alpha Architecture Reference Manual – Glossary; <a href=\"chapter-2---execution-model.html\" class=\"topiclink\">Chapter 2 - Execution Model<\/a>.<\/span><\/p>\n\r"
})
