# do exercicio_yz_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /opt/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/roberto.se/ELD_PROJ/AULA_19/exercicio_yz.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:16 on Oct 10,2023
# vcom -reportprogress 300 -93 -work work /home/roberto.se/ELD_PROJ/AULA_19/exercicio_yz.vhd 
# -- Loading package STANDARD
# -- Compiling entity exercicio_yz
# -- Compiling architecture nome_arch of exercicio_yz
# End time: 11:22:16 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.exercicio_yz
# vsim work.exercicio_yz 
# Start time: 11:22:44 on Oct 10,2023
# //  ModelSim - Intel FPGA Edition 2020.1 Feb 28 2020 Linux 4.19.0-25-amd64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading work.exercicio_yz(nome_arch)
add wave -position insertpoint sim:/exercicio_yz/*
run
force -freeze sim:/exercicio_yz/b 1 0
run
force -freeze sim:/exercicio_yz/c 1 0
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/roberto.se/ELD_PROJ/AULA_19/simulation/modelsim/wave.do
# End time: 11:26:05 on Oct 10,2023, Elapsed time: 0:03:21
# Errors: 0, Warnings: 0
