
*** Running vivado
    with args -log sev_seg_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source sev_seg_top.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source sev_seg_top.tcl -notrace
Command: link_design -top sev_seg_top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/it/ALU/task1/src/pin-assignment.xdc]
Finished Parsing XDC File [/home/it/ALU/task1/src/pin-assignment.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1780.648 ; gain = 0.000 ; free physical = 5809 ; free virtual = 13526
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1784.617 ; gain = 366.594 ; free physical = 5809 ; free virtual = 13526
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1949.773 ; gain = 165.156 ; free physical = 5825 ; free virtual = 13527

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e0673c2c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2323.766 ; gain = 373.992 ; free physical = 5474 ; free virtual = 13162

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e0673c2c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 5362 ; free virtual = 13044
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e0673c2c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 5362 ; free virtual = 13044
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 883c8462

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 5362 ; free virtual = 13044
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 883c8462

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 5362 ; free virtual = 13044
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 883c8462

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 5362 ; free virtual = 13044
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 883c8462

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 5362 ; free virtual = 13044
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 5362 ; free virtual = 13044
Ending Logic Optimization Task | Checksum: 15682df0f

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 5362 ; free virtual = 13044

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15682df0f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 5358 ; free virtual = 13039

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15682df0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 5358 ; free virtual = 13039

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 5358 ; free virtual = 13039
Ending Netlist Obfuscation Task | Checksum: 15682df0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 5358 ; free virtual = 13039
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2439.703 ; gain = 655.086 ; free physical = 5358 ; free virtual = 13039
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2439.703 ; gain = 0.000 ; free physical = 5358 ; free virtual = 13039
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2471.719 ; gain = 0.000 ; free physical = 5356 ; free virtual = 13038
INFO: [Common 17-1381] The checkpoint '/home/it/ALU/ALU.runs/impl_1/sev_seg_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file sev_seg_top_drc_opted.rpt -pb sev_seg_top_drc_opted.pb -rpx sev_seg_top_drc_opted.rpx
Command: report_drc -file sev_seg_top_drc_opted.rpt -pb sev_seg_top_drc_opted.pb -rpx sev_seg_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/it/Xilinx/Vivado/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/it/ALU/ALU.runs/impl_1/sev_seg_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2580.574 ; gain = 0.000 ; free physical = 5361 ; free virtual = 13040
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b76f88e4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2580.574 ; gain = 0.000 ; free physical = 5361 ; free virtual = 13040
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2580.574 ; gain = 0.000 ; free physical = 5361 ; free virtual = 13040

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus SW are not locked:  'SW[15]'  'SW[14]'  'SW[13]'  'SW[12]'  'SW[11]'  'SW[10]'  'SW[9]'  'SW[8]'  'SW[7]'  'SW[6]'  'SW[5]'  'SW[4]'  'SW[3]'  'SW[2]'  'SW[1]' 
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 842b58d6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2580.574 ; gain = 0.000 ; free physical = 5343 ; free virtual = 13022

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 9200869f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2580.574 ; gain = 0.000 ; free physical = 5331 ; free virtual = 13022

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 9200869f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2580.574 ; gain = 0.000 ; free physical = 5327 ; free virtual = 13022
Phase 1 Placer Initialization | Checksum: 9200869f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2580.574 ; gain = 0.000 ; free physical = 5327 ; free virtual = 13022

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 9e5d323b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2580.574 ; gain = 0.000 ; free physical = 5363 ; free virtual = 13058

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2580.574 ; gain = 0.000 ; free physical = 5408 ; free virtual = 13114

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: c2d6a062

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2580.574 ; gain = 0.000 ; free physical = 5408 ; free virtual = 13114
Phase 2.2 Global Placement Core | Checksum: 11dd83eff

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2580.574 ; gain = 0.000 ; free physical = 5410 ; free virtual = 13115
Phase 2 Global Placement | Checksum: 11dd83eff

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2580.574 ; gain = 0.000 ; free physical = 5410 ; free virtual = 13115

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18112aefb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2580.574 ; gain = 0.000 ; free physical = 5426 ; free virtual = 13115

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e2b75e73

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 2580.574 ; gain = 0.000 ; free physical = 5425 ; free virtual = 13116

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16e87b753

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 2580.574 ; gain = 0.000 ; free physical = 5425 ; free virtual = 13116

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19b87a877

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 2580.574 ; gain = 0.000 ; free physical = 5425 ; free virtual = 13116

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 122fd0148

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2580.574 ; gain = 0.000 ; free physical = 5416 ; free virtual = 13106

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ccbd88ae

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2580.574 ; gain = 0.000 ; free physical = 5416 ; free virtual = 13106

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: ffbd76ea

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2580.574 ; gain = 0.000 ; free physical = 5416 ; free virtual = 13106
Phase 3 Detail Placement | Checksum: ffbd76ea

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2580.574 ; gain = 0.000 ; free physical = 5416 ; free virtual = 13106

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15f61914a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 15f61914a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2580.574 ; gain = 0.000 ; free physical = 5415 ; free virtual = 13106
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.260. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 15c8211dc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2580.574 ; gain = 0.000 ; free physical = 5415 ; free virtual = 13106
Phase 4.1 Post Commit Optimization | Checksum: 15c8211dc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2580.574 ; gain = 0.000 ; free physical = 5415 ; free virtual = 13106

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15c8211dc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2580.574 ; gain = 0.000 ; free physical = 5415 ; free virtual = 13105

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 15c8211dc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2580.574 ; gain = 0.000 ; free physical = 5415 ; free virtual = 13105

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2580.574 ; gain = 0.000 ; free physical = 5415 ; free virtual = 13105
Phase 4.4 Final Placement Cleanup | Checksum: 122003850

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2580.574 ; gain = 0.000 ; free physical = 5415 ; free virtual = 13105
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 122003850

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2580.574 ; gain = 0.000 ; free physical = 5414 ; free virtual = 13105
Ending Placer Task | Checksum: ac7b015d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2580.574 ; gain = 0.000 ; free physical = 5414 ; free virtual = 13105
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2580.574 ; gain = 0.000 ; free physical = 5428 ; free virtual = 13119
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2580.574 ; gain = 0.000 ; free physical = 5425 ; free virtual = 13117
INFO: [Common 17-1381] The checkpoint '/home/it/ALU/ALU.runs/impl_1/sev_seg_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file sev_seg_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2580.574 ; gain = 0.000 ; free physical = 5424 ; free virtual = 13100
INFO: [runtcl-4] Executing : report_utilization -file sev_seg_top_utilization_placed.rpt -pb sev_seg_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file sev_seg_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2580.574 ; gain = 0.000 ; free physical = 5413 ; free virtual = 13095
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus SW[15:0] are not locked:  SW[15] SW[14] SW[13] SW[12] SW[11] SW[10] SW[9] SW[8] SW[7] SW[6]  and 5 more (total of 16.)
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 682db0e9 ConstDB: 0 ShapeSum: 444d5074 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1568d17ed

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2606.918 ; gain = 0.000 ; free physical = 5351 ; free virtual = 13025
Post Restoration Checksum: NetGraph: b5c29c67 NumContArr: a0ca7b86 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1568d17ed

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2629.574 ; gain = 22.656 ; free physical = 5320 ; free virtual = 12994

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1568d17ed

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2662.574 ; gain = 55.656 ; free physical = 5281 ; free virtual = 12955

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1568d17ed

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2662.574 ; gain = 55.656 ; free physical = 5281 ; free virtual = 12955
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 21567fbab

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2681.840 ; gain = 74.922 ; free physical = 5256 ; free virtual = 12934
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.278  | TNS=0.000  | WHS=-0.051 | THS=-0.051 |

Phase 2 Router Initialization | Checksum: 1ddbaeae6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2681.840 ; gain = 74.922 ; free physical = 5256 ; free virtual = 12934

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 216
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 216
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: eba254a7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2682.844 ; gain = 75.926 ; free physical = 5252 ; free virtual = 12930

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.987  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b5b3ffa5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2682.844 ; gain = 75.926 ; free physical = 5252 ; free virtual = 12930
Phase 4 Rip-up And Reroute | Checksum: 1b5b3ffa5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2682.844 ; gain = 75.926 ; free physical = 5252 ; free virtual = 12930

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b5b3ffa5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2682.844 ; gain = 75.926 ; free physical = 5252 ; free virtual = 12930

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b5b3ffa5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2682.844 ; gain = 75.926 ; free physical = 5252 ; free virtual = 12930
Phase 5 Delay and Skew Optimization | Checksum: 1b5b3ffa5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2682.844 ; gain = 75.926 ; free physical = 5252 ; free virtual = 12930

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a7728d3e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2682.844 ; gain = 75.926 ; free physical = 5252 ; free virtual = 12930
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.987  | TNS=0.000  | WHS=0.251  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a7728d3e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2682.844 ; gain = 75.926 ; free physical = 5252 ; free virtual = 12930
Phase 6 Post Hold Fix | Checksum: 1a7728d3e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2682.844 ; gain = 75.926 ; free physical = 5252 ; free virtual = 12930

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.03003 %
  Global Horizontal Routing Utilization  = 0.0461068 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a7728d3e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2682.844 ; gain = 75.926 ; free physical = 5252 ; free virtual = 12930

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a7728d3e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2682.844 ; gain = 75.926 ; free physical = 5252 ; free virtual = 12930

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2076028b3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2682.844 ; gain = 75.926 ; free physical = 5252 ; free virtual = 12930

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.987  | TNS=0.000  | WHS=0.251  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2076028b3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2682.844 ; gain = 75.926 ; free physical = 5252 ; free virtual = 12930
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2682.844 ; gain = 75.926 ; free physical = 5289 ; free virtual = 12966

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2682.844 ; gain = 102.270 ; free physical = 5289 ; free virtual = 12966
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.844 ; gain = 0.000 ; free physical = 5289 ; free virtual = 12966
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2682.844 ; gain = 0.000 ; free physical = 5291 ; free virtual = 12969
INFO: [Common 17-1381] The checkpoint '/home/it/ALU/ALU.runs/impl_1/sev_seg_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file sev_seg_top_drc_routed.rpt -pb sev_seg_top_drc_routed.pb -rpx sev_seg_top_drc_routed.rpx
Command: report_drc -file sev_seg_top_drc_routed.rpt -pb sev_seg_top_drc_routed.pb -rpx sev_seg_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/it/ALU/ALU.runs/impl_1/sev_seg_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file sev_seg_top_methodology_drc_routed.rpt -pb sev_seg_top_methodology_drc_routed.pb -rpx sev_seg_top_methodology_drc_routed.rpx
Command: report_methodology -file sev_seg_top_methodology_drc_routed.rpt -pb sev_seg_top_methodology_drc_routed.pb -rpx sev_seg_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/it/ALU/ALU.runs/impl_1/sev_seg_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file sev_seg_top_power_routed.rpt -pb sev_seg_top_power_summary_routed.pb -rpx sev_seg_top_power_routed.rpx
Command: report_power -file sev_seg_top_power_routed.rpt -pb sev_seg_top_power_summary_routed.pb -rpx sev_seg_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file sev_seg_top_route_status.rpt -pb sev_seg_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file sev_seg_top_timing_summary_routed.rpt -pb sev_seg_top_timing_summary_routed.pb -rpx sev_seg_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file sev_seg_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file sev_seg_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file sev_seg_top_bus_skew_routed.rpt -pb sev_seg_top_bus_skew_routed.pb -rpx sev_seg_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force sev_seg_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./sev_seg_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3032.672 ; gain = 187.410 ; free physical = 5228 ; free virtual = 12918
INFO: [Common 17-206] Exiting Vivado at Thu Dec 12 14:03:36 2024...
