{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725889715693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725889715694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep  9 15:48:35 2024 " "Processing started: Mon Sep  9 15:48:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725889715694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725889715694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Array_readout -c Array_readout " "Command: quartus_map --read_settings_files=on --write_settings_files=off Array_readout -c Array_readout" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725889715694 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725889715963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_MASTER-RTL " "Found design unit 1: SPI_MASTER-RTL" {  } { { "spi_master.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/Array_readout/spi_master.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725889722485 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_MASTER " "Found entity 1: SPI_MASTER" {  } { { "spi_master.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/Array_readout/spi_master.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725889722485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725889722485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SPI_buffer_sender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SPI_buffer_sender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_buffer_sender-RTL " "Found design unit 1: SPI_buffer_sender-RTL" {  } { { "SPI_buffer_sender.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/Array_readout/SPI_buffer_sender.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725889722486 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_buffer_sender " "Found entity 1: SPI_buffer_sender" {  } { { "SPI_buffer_sender.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/Array_readout/SPI_buffer_sender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725889722486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725889722486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_counter-behaviour " "Found design unit 1: serial_counter-behaviour" {  } { { "serial_counter.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/Array_readout/serial_counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725889722487 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_counter " "Found entity 1: serial_counter" {  } { { "serial_counter.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/Array_readout/serial_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725889722487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725889722487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behaviour " "Found design unit 1: controller-behaviour" {  } { { "controller.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/Array_readout/controller.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725889722487 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/Array_readout/controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725889722487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725889722487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Array_readout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Array_readout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Array_readout-behaviour " "Found design unit 1: Array_readout-behaviour" {  } { { "Array_readout.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/Array_readout/Array_readout.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725889722488 ""} { "Info" "ISGN_ENTITY_NAME" "1 Array_readout " "Found entity 1: Array_readout" {  } { { "Array_readout.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/Array_readout/Array_readout.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725889722488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725889722488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_chip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_chip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_chip-behaviour " "Found design unit 1: test_chip-behaviour" {  } { { "test_chip.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/Array_readout/test_chip.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725889722488 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_chip " "Found entity 1: test_chip" {  } { { "test_chip.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/Array_readout/test_chip.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725889722488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725889722488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_setup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_setup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_setup-behaviour " "Found design unit 1: test_setup-behaviour" {  } { { "test_setup.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/Array_readout/test_setup.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725889722489 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_setup " "Found entity 1: test_setup" {  } { { "test_setup.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/Array_readout/test_setup.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725889722489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725889722489 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Array_readout " "Elaborating entity \"Array_readout\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725889722524 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DOUT Array_readout.vhd(47) " "Verilog HDL or VHDL warning at Array_readout.vhd(47): object \"DOUT\" assigned a value but never read" {  } { { "Array_readout.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/Array_readout/Array_readout.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725889722530 "|Array_readout"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DOUT_VLD Array_readout.vhd(48) " "Verilog HDL or VHDL warning at Array_readout.vhd(48): object \"DOUT_VLD\" assigned a value but never read" {  } { { "Array_readout.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/Array_readout/Array_readout.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725889722530 "|Array_readout"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_counter serial_counter:\\gen:0:uut " "Elaborating entity \"serial_counter\" for hierarchy \"serial_counter:\\gen:0:uut\"" {  } { { "Array_readout.vhd" "\\gen:0:uut" { Text "/home/dl-lab-pc3/Dylan/FPGA/Array_readout/Array_readout.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725889722765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:CTR " "Elaborating entity \"controller\" for hierarchy \"controller:CTR\"" {  } { { "Array_readout.vhd" "CTR" { Text "/home/dl-lab-pc3/Dylan/FPGA/Array_readout/Array_readout.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725889722823 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "start controller.vhd(35) " "VHDL Signal Declaration warning at controller.vhd(35): used explicit default value for signal \"start\" because signal was never assigned a value" {  } { { "controller.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/Array_readout/controller.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1725889722825 "|Array_readout|controller:CTR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_buffer_sender SPI_buffer_sender:SENDER " "Elaborating entity \"SPI_buffer_sender\" for hierarchy \"SPI_buffer_sender:SENDER\"" {  } { { "Array_readout.vhd" "SENDER" { Text "/home/dl-lab-pc3/Dylan/FPGA/Array_readout/Array_readout.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725889722826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_MASTER SPI_MASTER:SPI_MAMA " "Elaborating entity \"SPI_MASTER\" for hierarchy \"SPI_MASTER:SPI_MAMA\"" {  } { { "Array_readout.vhd" "SPI_MAMA" { Text "/home/dl-lab-pc3/Dylan/FPGA/Array_readout/Array_readout.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725889722889 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "spi_master.vhd(33) " "VHDL Subtype or Type Declaration warning at spi_master.vhd(33): subtype or type has null range" {  } { { "spi_master.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/Array_readout/spi_master.vhd" 33 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1725889722889 "|test_setup|Array_readout:reader|SPI_MASTER:SPI_MAMA"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "spi_master.vhd(52) " "VHDL Subtype or Type Declaration warning at spi_master.vhd(52): subtype or type has null range" {  } { { "spi_master.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/Array_readout/spi_master.vhd" 52 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1725889722889 "|test_setup|Array_readout:reader|SPI_MASTER:SPI_MAMA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_reg spi_master.vhd(52) " "Verilog HDL or VHDL warning at spi_master.vhd(52): object \"addr_reg\" assigned a value but never read" {  } { { "spi_master.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/Array_readout/spi_master.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725889722889 "|test_setup|Array_readout:reader|SPI_MASTER:SPI_MAMA"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "spi_master.vhd(137) " "VHDL warning at spi_master.vhd(137): ignored assignment of value to null range" {  } { { "spi_master.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/Array_readout/spi_master.vhd" 137 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1725889722889 "|test_setup|Array_readout:reader|SPI_MASTER:SPI_MAMA"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "spi_master.vhd(139) " "VHDL warning at spi_master.vhd(139): ignored assignment of value to null range" {  } { { "spi_master.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/Array_readout/spi_master.vhd" 139 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1725889722889 "|test_setup|Array_readout:reader|SPI_MASTER:SPI_MAMA"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1725889764180 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725889797337 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1725889814617 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725889816759 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725889816759 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29320 " "Implemented 29320 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725889818983 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725889818983 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29293 " "Implemented 29293 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725889818983 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725889818983 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "686 " "Peak virtual memory: 686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725889819037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep  9 15:50:19 2024 " "Processing ended: Mon Sep  9 15:50:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725889819037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:44 " "Elapsed time: 00:01:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725889819037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:55 " "Total CPU time (on all processors): 00:01:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725889819037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725889819037 ""}
