from enum import IntEnum
from nes.memory import CPUMemory
import pdb
import logging


log = logging.getLogger('nes.' + __name__)

class InterruptType(IntEnum):
    interruptNone = 1
    interruptNMI = 2
    interruptIRQ = 3

class AddressingMode(IntEnum):
    modeAbsolute = 1
    modeAbsoluteX = 2
    modeAbsoluteY = 3
    modeAccumulator = 4
    modeImmediate = 5
    modeImplied = 6
    modeIndexedIndirect = 7
    modeIndirect = 8
    modeIndirectIndexed = 9
    modeRelative = 10
    modeZeroPage = 11
    modeZeroPageX = 12
    modeZeroPageY = 13

# Addressing mode for each instruction
INSTRUCTION_MODES = [
	6, 7, 6, 7, 11, 11, 11, 11, 6, 5, 4, 5, 1, 1, 1, 1,
	10, 9, 6, 9, 12, 12, 12, 12, 6, 3, 6, 3, 2, 2, 2, 2,
	1, 7, 6, 7, 11, 11, 11, 11, 6, 5, 4, 5, 1, 1, 1, 1,
	10, 9, 6, 9, 12, 12, 12, 12, 6, 3, 6, 3, 2, 2, 2, 2,
	6, 7, 6, 7, 11, 11, 11, 11, 6, 5, 4, 5, 1, 1, 1, 1,
	10, 9, 6, 9, 12, 12, 12, 12, 6, 3, 6, 3, 2, 2, 2, 2,
	6, 7, 6, 7, 11, 11, 11, 11, 6, 5, 4, 5, 8, 1, 1, 1,
	10, 9, 6, 9, 12, 12, 12, 12, 6, 3, 6, 3, 2, 2, 2, 2,
	5, 7, 5, 7, 11, 11, 11, 11, 6, 5, 6, 5, 1, 1, 1, 1,
	10, 9, 6, 9, 12, 12, 13, 13, 6, 3, 6, 3, 2, 2, 3, 3,
	5, 7, 5, 7, 11, 11, 11, 11, 6, 5, 6, 5, 1, 1, 1, 1,
	10, 9, 6, 9, 12, 12, 13, 13, 6, 3, 6, 3, 2, 2, 3, 3,
	5, 7, 5, 7, 11, 11, 11, 11, 6, 5, 6, 5, 1, 1, 1, 1,
	10, 9, 6, 9, 12, 12, 12, 12, 6, 3, 6, 3, 2, 2, 2, 2,
	5, 7, 5, 7, 11, 11, 11, 11, 6, 5, 6, 5, 1, 1, 1, 1,
	10, 9, 6, 9, 12, 12, 12, 12, 6, 3, 6, 3, 2, 2, 2, 2,
]

# Size of each instruction in bytes
INSTRUCTION_SIZES = [
	1, 2, 0, 2, 2, 2, 2, 2, 1, 2, 1, 0, 3, 3, 3, 3,
	2, 2, 0, 2, 2, 2, 2, 2, 1, 3, 1, 3, 3, 3, 3, 3,
	3, 2, 0, 2, 2, 2, 2, 2, 1, 2, 1, 0, 3, 3, 3, 3,
	2, 2, 0, 2, 2, 2, 2, 2, 1, 3, 1, 3, 3, 3, 3, 3,
	1, 2, 0, 2, 2, 2, 2, 2, 1, 2, 1, 0, 3, 3, 3, 3,
	2, 2, 0, 2, 2, 2, 2, 2, 1, 3, 1, 3, 3, 3, 3, 3,
	1, 2, 0, 2, 2, 2, 2, 2, 1, 2, 1, 0, 3, 3, 3, 3,
	2, 2, 0, 2, 2, 2, 2, 2, 1, 3, 1, 3, 3, 3, 3, 3,
	2, 2, 0, 2, 2, 2, 2, 2, 1, 2, 1, 0, 3, 3, 3, 3,
	2, 2, 0, 0, 2, 2, 2, 2, 1, 3, 1, 0, 0, 3, 0, 0,
	2, 2, 2, 2, 2, 2, 2, 2, 1, 2, 1, 0, 3, 3, 3, 3,
	2, 2, 0, 2, 2, 2, 2, 2, 1, 3, 1, 0, 3, 3, 3, 3,
	2, 2, 0, 2, 2, 2, 2, 2, 1, 2, 1, 0, 3, 3, 3, 3,
	2, 2, 0, 2, 2, 2, 2, 2, 1, 3, 1, 3, 3, 3, 3, 3,
	2, 2, 0, 2, 2, 2, 2, 2, 1, 2, 1, 2, 3, 3, 3, 3,
	2, 2, 0, 2, 2, 2, 2, 2, 1, 3, 1, 3, 3, 3, 3, 3,
]

# Number of cycles used by each instruction
INSTRUCTION_CYCLES = [
    7, 6, 2, 8, 3, 3, 5, 5, 3, 2, 2, 2, 4, 4, 6, 6,
	2, 5, 2, 8, 4, 4, 6, 6, 2, 4, 2, 7, 4, 4, 7, 7,
	6, 6, 2, 8, 3, 3, 5, 5, 4, 2, 2, 2, 4, 4, 6, 6,
	2, 5, 2, 8, 4, 4, 6, 6, 2, 4, 2, 7, 4, 4, 7, 7,
	6, 6, 2, 8, 3, 3, 5, 5, 3, 2, 2, 2, 3, 4, 6, 6,
	2, 5, 2, 8, 4, 4, 6, 6, 2, 4, 2, 7, 4, 4, 7, 7,
	6, 6, 2, 8, 3, 3, 5, 5, 4, 2, 2, 2, 5, 4, 6, 6,
	2, 5, 2, 8, 4, 4, 6, 6, 2, 4, 2, 7, 4, 4, 7, 7,
	2, 6, 2, 6, 3, 3, 3, 3, 2, 2, 2, 2, 4, 4, 4, 4,
	2, 6, 2, 6, 4, 4, 4, 4, 2, 5, 2, 5, 5, 5, 5, 5,
	2, 6, 2, 6, 3, 3, 3, 3, 2, 2, 2, 2, 4, 4, 4, 4,
	2, 5, 2, 5, 4, 4, 4, 4, 2, 4, 2, 4, 4, 4, 4, 4,
	2, 6, 2, 8, 3, 3, 5, 5, 2, 2, 2, 2, 4, 4, 6, 6,
	2, 5, 2, 8, 4, 4, 6, 6, 2, 4, 2, 7, 4, 4, 7, 7,
	2, 6, 2, 8, 3, 3, 5, 5, 2, 2, 2, 2, 4, 4, 6, 6,
	2, 5, 2, 8, 4, 4, 6, 6, 2, 4, 2, 7, 4, 4, 7, 7,
]

INSTRUCTION_PAGE_CYCLES = [
    0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
	1, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0,
	0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
	1, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0,
	0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
	1, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0,
	0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
	1, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0,
	0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
	1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
	0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
	1, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1,
	0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
	1, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0,
	0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
	1, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0,
]

INSTRUCTION_NAMES = [
	"BRK", "ORA", "KIL", "SLO", "NOP", "ORA", "ASL", "SLO",
	"PHP", "ORA", "ASL", "ANC", "NOP", "ORA", "ASL", "SLO",
	"BPL", "ORA", "KIL", "SLO", "NOP", "ORA", "ASL", "SLO",
	"CLC", "ORA", "NOP", "SLO", "NOP", "ORA", "ASL", "SLO",
	"JSR", "AND", "KIL", "RLA", "BIT", "AND", "ROL", "RLA",
	"PLP", "AND", "ROL", "ANC", "BIT", "AND", "ROL", "RLA",
	"BMI", "AND", "KIL", "RLA", "NOP", "AND", "ROL", "RLA",
	"SEC", "AND", "NOP", "RLA", "NOP", "AND", "ROL", "RLA",
	"RTI", "EOR", "KIL", "SRE", "NOP", "EOR", "LSR", "SRE",
	"PHA", "EOR", "LSR", "ALR", "JMP", "EOR", "LSR", "SRE",
	"BVC", "EOR", "KIL", "SRE", "NOP", "EOR", "LSR", "SRE",
	"CLI", "EOR", "NOP", "SRE", "NOP", "EOR", "LSR", "SRE",
	"RTS", "ADC", "KIL", "RRA", "NOP", "ADC", "ROR", "RRA",
	"PLA", "ADC", "ROR", "ARR", "JMP", "ADC", "ROR", "RRA",
	"BVS", "ADC", "KIL", "RRA", "NOP", "ADC", "ROR", "RRA",
	"SEI", "ADC", "NOP", "RRA", "NOP", "ADC", "ROR", "RRA",
	"NOP", "STA", "NOP", "SAX", "STY", "STA", "STX", "SAX",
	"DEY", "NOP", "TXA", "XAA", "STY", "STA", "STX", "SAX",
	"BCC", "STA", "KIL", "AHX", "STY", "STA", "STX", "SAX",
	"TYA", "STA", "TXS", "TAS", "SHY", "STA", "SHX", "AHX",
	"LDY", "LDA", "LDX", "LAX", "LDY", "LDA", "LDX", "LAX",
	"TAY", "LDA", "TAX", "LAX", "LDY", "LDA", "LDX", "LAX",
	"BCS", "LDA", "KIL", "LAX", "LDY", "LDA", "LDX", "LAX",
	"CLV", "LDA", "TSX", "LAS", "LDY", "LDA", "LDX", "LAX",
	"CPY", "CMP", "NOP", "DCP", "CPY", "CMP", "DEC", "DCP",
	"INY", "CMP", "DEX", "AXS", "CPY", "CMP", "DEC", "DCP",
	"BNE", "CMP", "KIL", "DCP", "NOP", "CMP", "DEC", "DCP",
	"CLD", "CMP", "NOP", "DCP", "NOP", "CMP", "DEC", "DCP",
	"CPX", "SBC", "NOP", "ISB", "CPX", "SBC", "INC", "ISB",
	"INX", "SBC", "NOP", "SBC", "CPX", "SBC", "INC", "ISB",
	"BEQ", "SBC", "KIL", "ISB", "NOP", "SBC", "INC", "ISB",
	"SED", "SBC", "NOP", "ISB", "NOP", "SBC", "INC", "ISB",
]

INSTRUCTION_IS_VALID = [
    True , True , False, False, False, True , True , False,
    True , True , True , False, False, True , True , False,
    True , True , False, False, False, True , True , False,
    True , True , False, False, False, True , True , False,
    True , True , False, False, True , True , True , False,
    True , True , True , False, True , True , True , False,
    True , True , False, False, False, True , True , False,
    True , True , False, False, False, True , True , False,
    True , True , False, False, False, True , True , False,
    True , True , True , False, True , True , True , False,
    True , True , False, False, False, True , True , False,
    True , True , False, False, False, True , True , False,
    True , True , False, False, False, True , True , False,
    True , True , True , False, True , True , True , False,
    True , True , False, False, False, True , True , False,
    True , True , False, False, False, True , True , False,
    False, True , False, False, True , True , True , False,
    True , False, True , False, True , True , True , False,
    True , True , False, False, True , True , True , False,
    True , True , True , False, False, True , False, False,

    True , True , True , False, True , True , True , False,
    True , True , True , False, True , True , True , False,
    True , True , False, False, True , True , True , False,
    True , True , True , False, True , True , True , False,
    True , True , False, False, True , True , True , False,
    True , True , True , False, True , True , True , False,
    True , True , False, False, False, True , True , False,
    True , True , False, False, False, True , True , False,
    True , True , False, False, True , True , True , False,
    True , True , True , False, True , True , True , False,
    True , True , False, False, False, True , True , False,
    True , True , False, False, False, True , True , False,
]

class CPU:
    def __init__(self, console):
        self._console = console
        self.memory = CPUMemory(console)
        self.step_cycles = 0
        self.pc = 0 # Program counter
        self.sp = 0 # Stack Pointer
        self.A = 0  # Accumulator
        self.X = 0  # Index Register X
        self.Y = 0  # Index Register Y
        # PROCESSOR FLAGS
        self.C = False  # Carry Flag
        self.Z = False  # Zero Flag
        self.I = False  # Interrupt Disable
        self.D = False  # Decimal Mode
        self.B = False  # Break command
        self.U = False  # Not used
        self.O = False  # Overflow flag
        self.N = False  # Negative flag
        #ENDOF PROCESSOR FLAGS
        self.instruction_table = [getattr(self, i) if hasattr(self, i) else None  for i in INSTRUCTION_NAMES]
        self.wait_cycles = 0
        self.interrupt_status = InterruptType.interruptNone

    def read_uint8(self, address):
        """Reads a byte from the memory at the given address
        """

        return int(self.memory.read(address))

    def read_uint16_bug(self, address):
        """Reads an uint16 from the memory the buggy way because the processor does not work correctly
        """
        a = address
        b = (a & 0xFF00) | ((a+1) & 0x00FF)
        lo = self.memory.read(a)
        hi = self.memory.read(b)
        return int(hi << 8 | lo)

    def read_uint16(self, address):
        """Reads an uint16 from the memory
        """
        lo = self.memory.read(address)
        hi = self.memory.read(address + 1)
        return int(hi << 8 | lo)

    def push_uint8(self, val):
        """Push the given val onto the stack
        """

        stack_ad = self.memory.get_stack_address(self.sp)
        self.memory.write(stack_ad, val)
        self.sp = self.sp - 1

    def push_uint16(self, val):
        """Push a given uint16 onto the stack
        """
        hi = val >> 8
        lo = val & 0xFF
        self.push_uint8(hi)
        self.push_uint8(lo)

    def pop_uint8(self):
        self.sp = self.sp + 1
        stack_ad = self.memory.get_stack_address(self.sp)
        return int(self.memory.read(stack_ad))

    def pop_uint16(self):
        """Pops two bytes as one number from the stack"""
        lo = self.pop_uint8()
        hi = self.pop_uint8()
        return int(hi << 8 | lo)

    def getFlags(self):
        flags = 0x00
        flags |= self.C << 0
        flags |= self.Z << 1
        flags |= self.I << 2
        flags |= self.D << 3
        flags |= self.B << 4
        flags |= self.U << 5 # Not used
        flags |= self.O << 6
        flags |= self.N << 7
        return flags

    def setFlags(self, flags):
        self.C = (flags >> 0) & 1
        self.Z = (flags >> 1) & 1
        self.I = (flags >> 2) & 1
        self.D = (flags >> 3) & 1
        self.B = (flags >> 4) & 1
        self.U = 1 #Not used
        self.O = (flags >> 6) & 1
        self.N = (flags >> 7) & 1

    def reset(self):
        self.pc = self.read_uint16(0xFFFC)
        self.sp = 0xFD
        self.setFlags(0b100100)

    def _get_mneumonic(self, opcode, mode, args):
        s = " " if INSTRUCTION_IS_VALID[opcode] else "*"
        s += INSTRUCTION_NAMES[opcode] + " "
        if mode == AddressingMode.modeAbsolute:
            arg = self.read_uint16(self.pc + 1)
            if INSTRUCTION_NAMES[opcode] not in ["JMP", "JSR"]:
                s += "${0:04X} = {1:02X}".format(
                        arg,
                        self.read_uint8(arg)
                    )
            else:
                s += "${0:04X}".format(
                    arg
                )
        elif mode == AddressingMode.modeAbsoluteX:
            arg = self.read_uint16(self.pc + 1)
            arg_x = (arg + self.X) & 0xFFFF
            s += "${0:04X},X @ {1:04X} = {2:02X}".format(
                arg,
                arg_x,
                self.read_uint8(arg_x)
                )
        elif mode == AddressingMode.modeAbsoluteY:
            arg = self.read_uint16(self.pc + 1)
            arg_y = (arg + self.Y) & 0xFFFF
            s += '${0:04X},Y @ {1:04X} = {2:02X}'.format(arg, arg_y, self.read_uint8(arg_y))
        elif mode == AddressingMode.modeAccumulator:
            s += "A"
        elif mode == AddressingMode.modeImmediate:
            s += '#${0:02X}'.format(args[0])
        elif mode == AddressingMode.modeImplied:
            pass
        elif mode == AddressingMode.modeIndexedIndirect:
            s += "(${0:02X},X) @ {1:02X} = {2:04X} = RESULT".format(
                    args[0],
                    (args[0] + self.X) & 0xFF,
                    self.read_uint16_bug((args[0] + self.X) & 0xFF)
                )
        elif mode == AddressingMode.modeIndirect:
            arg = self.read_uint16(self.pc + 1)
            s += "(${0:04X}) = {1:04X}".format(arg, self.read_uint16_bug(arg))
        elif mode == AddressingMode.modeIndirectIndexed:
            s += "(${0:02X}),Y = {1:04X} @ {2:04X} = RESULT".format(
                    args[0],
                    self.read_uint16_bug(args[0]),
                    (self.read_uint16_bug(args[0]) + self.Y) & 0xFFFF,
                )
        elif mode == AddressingMode.modeRelative:
            branch_offset = self.read_uint8(self.pc + 1)
            if(branch_offset & 0b10000000):
                branch_offset = branch_offset - 256

            arg = self.pc + 2 + branch_offset
            s += "${0:04X}".format(arg)
        elif mode == AddressingMode.modeZeroPage:
            s += "${0:02X} = {1:02X}".format(args[0], self.read_uint8(args[0]))
        elif mode == AddressingMode.modeZeroPageX:
            arg = self.read_uint8(self.pc+1)
            arg_x = (arg + self.X) & 0xFF
            s += "${0:02X},X @ {1:02X} = {2:02X}".format(
                arg,
                arg_x,
                self.read_uint8(arg_x)
            )
        elif mode == AddressingMode.modeZeroPageY:
            s += "${0:02X},Y @ {1:02X} = {2:02X}".format(
                args[0],
                (args[0] + self.Y) & 0xFF,
                self.read_uint8((args[0] + self.Y) & 0xFF)
            )
        return s


    def step(self, debug=False):
        if self.wait_cycles > 0:
            # This is used to simulate the CPU doing a copy operation to the PPU memory
            self.wait_cycles -= 1
            return 1

        if self.interrupt_status == InterruptType.interruptNMI:
            self.nmi()
            self.interrupt_status = InterruptType.interruptNone
            return 0

        elif self.interrupt_status == InterruptType.interruptIRQ:
            self.irq()
            self.interrupt_status = InterruptType.interruptNone
            return 0

        opcode = self.read_uint8(self.pc)
        mode = INSTRUCTION_MODES[opcode]
        if(debug):
            args = [self.read_uint8(self.pc+i) for i in range(1, INSTRUCTION_SIZES[opcode])]
            debug_data = {
                'PC': '{0:04X}'.format(self.pc),
                'opcode': '{0:02X}'.format(opcode),
                'args': ['{0:02X}'.format(a) for a in args],
                'mneumonic': self._get_mneumonic(opcode, mode, args),
                'A': 'A:{0:02X}'.format(self.A),
                'X': 'X:{0:02X}'.format(self.X),
                'Y': 'Y:{0:02X}'.format(self.Y),
                'P': 'P:{0:02X}'.format(self.getFlags()),
                'SP': 'SP:{0:02X}'.format(self.sp)
            }

        page_crossed = False # Set to true when an underlying addition between a uint16 and a uint8 carries to the high byte
        self.step_cycles = 0

        if mode == AddressingMode.modeAbsolute:
            arg = self.read_uint16(self.pc + 1)
        elif mode == AddressingMode.modeAbsoluteX:
            uint16_address = self.read_uint16(self.pc + 1)
            uint8_index_register = self.X

            arg = uint16_address + uint8_index_register
            page_crossed = self.pagesDiffer(uint16_address, arg)
        elif mode == AddressingMode.modeAbsoluteY:
            uint16_address = self.read_uint16(self.pc + 1)
            uint8_index_register = self.Y

            arg = (uint16_address + uint8_index_register) & 0xFFFF
            page_crossed = self.pagesDiffer(uint16_address, arg)
        elif mode == AddressingMode.modeAccumulator:
            # Works on self.A directly
            arg = 0
        elif mode == AddressingMode.modeImmediate:
            arg = self.pc+1
        elif mode == AddressingMode.modeImplied:
            # For many 6502 instructions the source and destination of the information to be
            # manipulated is implied directly by the function of the instruction itself and
            # no further operand needs to be specified. Operations like 'Clear Carry Flag'
            # (CLC) and 'Return from Subroutine' (RTS) are implicit.
            arg = 0
        elif mode == AddressingMode.modeIndexedIndirect:
            # Warning, there's a bug, the addition with X does not carry. TODO Need to be implemented
            arg = self.read_uint16_bug((self.read_uint8(self.pc+1) + self.X) & 0xFF)
        elif mode == AddressingMode.modeIndirect:
            # Same bug
            arg = self.read_uint16_bug(self.read_uint16(self.pc + 1))
        elif mode == AddressingMode.modeIndirectIndexed:
            # Same bug
            arg = (self.read_uint16_bug(self.read_uint8(self.pc + 1)) + self.Y) & 0xFFFF
            page_crossed = self.pagesDiffer(arg - self.Y, arg)
        elif mode == AddressingMode.modeRelative:
            branch_offset = self.read_uint8(self.pc + 1)
            if(branch_offset & 0b10000000):
                branch_offset = branch_offset - 256

            arg = self.pc + 2 + branch_offset
        elif mode == AddressingMode.modeZeroPage:
            arg = self.read_uint8(self.pc + 1)
        elif mode == AddressingMode.modeZeroPageX:
            # Wraps around to stay on Zero page
            arg = (self.read_uint8(self.pc + 1) + self.X) & 0xff
        elif mode == AddressingMode.modeZeroPageY:
            # Wraps around to stay on Zero page
            arg = (self.read_uint8(self.pc + 1) + self.Y) & 0xff
        else:
            raise Exception("Unknown mode (%d)" % mode)

        # Increment program counter
        self.pc += INSTRUCTION_SIZES[opcode]
        self.step_cycles += INSTRUCTION_CYCLES[opcode]

        if page_crossed:
            self.step_cycles += INSTRUCTION_PAGE_CYCLES[opcode]

        rval = self.execute_instruction(opcode, arg, mode)
        if debug:
            debug_data['cycles'] = self.step_cycles
            if rval is not None:
                debug_data['mneumonic'] = debug_data['mneumonic'].replace("RESULT", rval)
            self._console.debugger.log_data(debug_data)
            # string print
        return self.step_cycles

    def execute_instruction(self, opcode, address, mode):
        # log.debug('opcode=%s, address=%s', opcode, hex(address))
        return self.instruction_table[opcode](address, mode)

    @staticmethod
    def pagesDiffer(a1, a2):
        return 0xFF00 & a1 != 0xFF00 & a2

    def set_N(self, val):
        # sets negative flag if val negative (bit 7 set)
        self.N = 1 if val & 0x80 else 0

    def set_Z(self, val):
        # sets zero flag if val is 0
        self.Z = 1 if val == 0 else 0

    def set_ZN(self, val):
        self.set_Z(val)
        self.set_N(val)

    def triggerNMI(self):
        # self.I -> 0: /IRQ and /NMI get through; 1: only /NMI gets through)
        self._console.debugger.log_str('InterruptNMI')
        self.interrupt_status = InterruptType.interruptNMI

    def triggerIRQ(self):
        # self.I -> 0: /IRQ and /NMI get through; 1: only /NMI gets through)
        if(self.I == 0):
            self.interrupt_status = InterruptType.interruptIRQ

    def nmi(self):
        self.push_uint16(self.pc)
        self.PHP(None, None)
        self.pc = self.read_uint16(0xFFFA)
        self.I = 1
        self.wait_cycles += 7

    def irq(self):
        self.push_uint16(self.pc)
        self.PHP(None, None)
        self.pc = self.read_uint16(0xFFFE)
        self.I = 1
        self.wait_cycles += 7


    def ADC(self, address, mode):
        a = self.A
        b = self.read_uint8(address)
        c = int(self.C)
        self.A = (a + b + c) & 0xFF
        self.set_ZN(self.A)
        self.C =  (a + b + c) > 255 # set carry if overflow happens
        self.O = (a^b) & 0b10000000 == 0 and (a^self.A) & 0b10000000 != 0
        return '{0:02X}'.format(b)

    def AND(self, address, mode):
        val = self.read_uint8(address)
        self.A = self.A & val
        self.set_ZN(self.A)
        return '{0:02X}'.format(val)

    def ASL(self, address, mode):
        if mode == AddressingMode.modeAccumulator:
            self.C = (self.A >> 7) & 1
            self.A = (self.A << 1) & 0xFF # force register to stay on 8 bits
            self.set_ZN(self.A)
        else:
            value = self.read_uint8(address)
            self.C = (value >> 7) & 1
            value = (value << 1) & 0xFF
            self.set_ZN(value)
            self.memory.write(address, value)

    def BCC(self, address, mode):
        if(not self.C):
            page_crossed = self.pagesDiffer(self.pc, address)
            self.pc = address
            self.step_cycles += 1 + 2*page_crossed

    def BCS(self, address, mode):
        if(self.C):
            page_crossed = self.pagesDiffer(self.pc, address)
            self.pc = address
            self.step_cycles += 1 + 2*page_crossed

    def BEQ(self, address, mode):
        if(self.Z):
            page_crossed = self.pagesDiffer(self.pc, address)
            self.pc = address
            self.step_cycles += 1 + page_crossed

    def BIT(self, address, mode):
        value = self.read_uint8(address)
        self.set_Z(self.A & value)
        self.set_N(value)
        self.O = (value >> 6) & 1

    def BMI(self, address, mode):
        if(self.N):
            page_crossed = self.pagesDiffer(self.pc, address)
            self.pc = address
            self.step_cycles += 1 + 2*page_crossed

    def BNE(self, address, mode):
        if(not self.Z):
            page_crossed = self.pagesDiffer(self.pc, address)
            self.pc = address
            self.step_cycles += 1 + 2*page_crossed

    def BPL(self, address, mode):
        if(not self.N):
            page_crossed = self.pagesDiffer(self.pc, address)
            self.pc = address
            self.step_cycles += 1 + 2*page_crossed

    def BRK(self, address, mode):
        self.B = 1
        self.push_uint16(self.pc)
        self.push_uint8(self.getFlags())
        self.pc = self.read_uint16(0xFFFE)

    def BVC(self, address, mode):
        if(not self.O):
            page_crossed = self.pagesDiffer(self.pc, address)
            self.pc = address
            self.step_cycles += 1 + 2*page_crossed

    def BVS(self, address, mode):
        if(self.O):
            page_crossed = self.pagesDiffer(self.pc, address)
            self.pc = address
            self.step_cycles += 1 + 2*page_crossed


    def CLC(self, address, mode):
        self.C = False

    def CLD(self, address, mode):
        self.D = False

    def CLI(self, address, mode):
        self.I = False

    def CLV(self, address, mode):
        self.O = False

    def CMP(self, address, mode):
        mem_val = self.read_uint8(address)
        self.C = self.A >= mem_val
        self.set_ZN(self.A - mem_val)
        return '{0:02X}'.format(mem_val)

    def CPX(self, address, mode):
        mem_val = self.read_uint8(address)
        self.C = self.X >= mem_val
        self.set_ZN(self.X - mem_val)

    def CPY(self, address, mode):
        mem_val = self.read_uint8(address)
        self.C = self.Y >= mem_val
        self.set_ZN(self.Y - mem_val)

    def DCP(self, address, mode):
        old_val = self.read_uint8(address)
        self.DEC(address, mode)
        self.CMP(address, mode)
        return '{0:02X}'.format(old_val)

    def DEC(self, address, mode):
        new_val = (self.read_uint8(address) - 1) & 0xFF
        self.memory.write(address, new_val)
        self.set_ZN(new_val)

    def DEX(self, address, mode):
        self.X = (self.X - 1) & 0xFF
        self.set_ZN(self.X)

    def DEY(self, address, mode):
        self.Y = (self.Y - 1) & 0xFF
        self.set_ZN(self.Y)

    def EOR(self, address, mode):
        val = self.read_uint8(address)
        self.A = self.A ^ val
        self.set_ZN(self.A)
        return '{0:02X}'.format(val)

    def INC(self, address, mode):
        new_val = (self.read_uint8(address) + 1) & 0xFF
        self.memory.write(address, new_val)
        self.set_ZN(new_val)

    def INX(self, address, mode):
        self.X = (self.X + 1) & 0xFF
        self.set_ZN(self.X)

    def INY(self, address, mode):
        self.Y = (self.Y + 1) & 0xFF
        self.set_ZN(self.Y)

    def ISB(self, address, mode):
        old_val = self.read_uint8(address)
        self.INC(address, mode)
        self.SBC(address, mode)
        return '{0:02X}'.format(old_val)

    def JMP(self, address, mode):
        self.pc = address

    def JSR(self, address, mode):
        self.push_uint16(self.pc - 1)
        self.pc = address

    def LAX(self, address, mode):
        self.LDA(address, mode)
        self.LDX(address, mode)
        return '{0:02X}'.format(self.A)

    def LDA(self, address, mode):
        self.A = self.read_uint8(address)
        self.set_ZN(self.A)
        return '{0:02X}'.format(self.A)

    def LDX(self, address, mode):
        self.X = self.read_uint8(address)
        self.set_ZN(self.X)

    def LDY(self, address, mode):
        self.Y = self.read_uint8(address)
        self.set_ZN(self.Y)

    def LSR(self, address, mode):
        if mode == AddressingMode.modeAccumulator:
            self.C = self.A & 1
            self.A = self.A >> 1
            self.set_ZN(self.A)
        else:
            value = self.read_uint8(address)
            self.C = value & 1
            value = value >> 1
            self.memory.write(address, value)
            self.set_ZN(value)

    def NOP(self, address, mode):
        pass

    def ORA(self, address, mode):
        val = self.read_uint8(address)
        self.A |= val
        self.set_ZN(self.A)
        return '{0:02X}'.format(val)

    def PHA(self, address, mode):
        self.push_uint8(self.A)

    def PHP(self, address, mode):
        self.push_uint8(self.getFlags() | 0x10)

    def PLA(self, address, mode):
        self.A = self.pop_uint8()
        self.set_ZN(self.A)

    def PLP(self, address, mode):
        self.setFlags(self.pop_uint8()&0xEF | 0x20)

    def RLA(self, address, mode):
        old_val = self.read_uint8(address)
        self.ROL(address, mode)
        self.AND(address, mode)
        return '{0:02X}'.format(old_val)

    def ROL(self, address, mode):
        if mode == AddressingMode.modeAccumulator:
            hi_a = (self.A & 0b10000000) >> 7
            self.A = ((self.A << 1) & 0xFF) | (self.C)
            self.C = hi_a
            self.set_ZN(self.A)
        else:
            value = self.read_uint8(address)
            hi_a = (value & 0b10000000) >> 7
            value = ((value << 1) & 0xFF) | (self.C)
            self.C = hi_a
            self.memory.write(address, value)
            self.set_ZN(value)

    def ROR(self, address, mode):
        if mode == AddressingMode.modeAccumulator:
            lo_a = self.A & 1
            self.A = (self.A >> 1) | (self.C << 7)
            self.C = lo_a
            self.set_ZN(self.A)
        else:
            value = self.read_uint8(address)
            lo_a = value & 1
            value = (value >> 1) | (self.C << 7)
            self.C = lo_a
            self.memory.write(address, value)
            self.set_ZN(value)

    def RRA(self, address, mode):
        old_val = self.read_uint8(address)
        self.ROR(address, mode)
        self.ADC(address, mode)
        return '{0:02X}'.format(old_val)

    def RTI(self, address, mode):
        self.setFlags(self.pop_uint8())
        self.pc = self.pop_uint16()

    def RTS(self, address, mode):
        self.pc = self.pop_uint16() + 1

    def SAX(self, address, mode):
        # TODO: Check if correct (write does not return old value anymore)
        old_val = self.memory.read(address)
        self.memory.write(address, self.A & self.X)
        return '{0:02X}'.format(old_val)

    def SBC(self, address, mode):
        a = int(self.A)
        b = int(self.read_uint8(address))
        c = int(self.C)
        result = a - b - (1 - c)
        self.A = result & 0xFF
        self.set_ZN(self.A)

        self.C = 1 if result >= 0 else 0
        self.O = (a^b) & 0b10000000 != 0 and (a^self.A) & 0b10000000 != 0
        return '{0:02X}'.format(b)

    def SEC(self, address, mode):
        self.C = True

    def SED(self, address, mode):
        self.D = True

    def SEI(self, address, mode):
        self.I = True

    def SRE(self, address, mode):
        old_val = self.read_uint8(address)
        self.LSR(address, mode)
        self.EOR(address, mode)
        return '{0:02X}'.format(old_val)


    def SLO(self, address, mode):
        old_val = self.read_uint8(address)
        self.ASL(address, mode)
        self.ORA(address, mode)
        return '{0:02X}'.format(old_val)

    def STA(self, address, mode):
        # TODO: Check if correct
        old_val = self.read_uint8(address)
        self.memory.write(address, self.A)
        return '{0:02X}'.format(old_val)

    def STX(self, address, mode):
        self.memory.write(address, self.X)

    def STY(self, address, mode):
        self.memory.write(address, self.Y)

    def TAX(self, address, mode):
        self.X = self.A
        self.set_ZN(self.X)

    def TAY(self, address, mode):
        self.Y = self.A
        self.set_ZN(self.Y)

    def TSX(self, address, mode):
        self.X = self.sp
        self.set_ZN(self.X)

    def TXA(self, address, mode):
        self.A = self.X
        self.set_ZN(self.A)

    def TXS(self, address, mode):
        self.sp = self.X

    def TYA(self, address, mode):
        self.A = self.Y
        self.set_ZN(self.A)
