Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Sat Aug  1 18:24:22 2020
| Host             : DESKTOP-OS30GQN running 64-bit major release  (build 9200)
| Command          : report_power -file DDS_power_routed.rpt -pb DDS_power_summary_routed.pb -rpx DDS_power_routed.rpx
| Design           : DDS
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.545        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.446        |
| Device Static (W)        | 0.099        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 78.7         |
| Junction Temperature (C) | 31.3         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.007 |       12 |       --- |             --- |
| Slice Logic    |     0.021 |     6936 |       --- |             --- |
|   LUT as Logic |     0.018 |     4584 |     17600 |           26.05 |
|   CARRY4       |     0.002 |      895 |      4400 |           20.34 |
|   Register     |    <0.001 |      373 |     35200 |            1.06 |
|   F7/F8 Muxes  |    <0.001 |       32 |     17600 |            0.18 |
|   Others       |     0.000 |       64 |       --- |             --- |
| Signals        |     0.023 |     5520 |       --- |             --- |
| Block RAM      |     0.015 |        6 |        60 |           10.00 |
| MMCM           |     0.224 |        2 |         2 |          100.00 |
| DSPs           |    <0.001 |        3 |        80 |            3.75 |
| I/O            |     0.155 |       30 |       100 |           30.00 |
| Static Power   |     0.099 |          |           |                 |
| Total          |     0.545 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.073 |       0.068 |      0.005 |
| Vccaux    |       1.800 |     0.131 |       0.125 |      0.006 |
| Vcco33    |       3.300 |     0.047 |       0.046 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.019 |       0.000 |      0.019 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Medium     |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------+---------------------------------------+-----------------+
| Clock              | Domain                                | Constraint (ns) |
+--------------------+---------------------------------------+-----------------+
| clk_out1_clk_wiz_0 | instance_name/inst/clk_out1_clk_wiz_0 |           200.0 |
| clk_out1_video_pll | video_pll_m0/inst/clk_out1_video_pll  |            13.5 |
| clk_out2_clk_wiz_0 | instance_name/inst/clk_out2_clk_wiz_0 |            19.9 |
| clk_out2_video_pll | video_pll_m0/inst/clk_out2            |             2.7 |
| clk_out2_video_pll | video_pll_m0/inst/clk_out2_video_pll  |             2.7 |
| clkfbout_clk_wiz_0 | instance_name/inst/clkfbout_clk_wiz_0 |            40.0 |
| clkfbout_video_pll | video_pll_m0/inst/clkfbout_video_pll  |            56.0 |
| sys_clk_pin        | da_clk                                |             8.0 |
| sys_clk_pin        | da_clk_IBUF_BUFG                      |             8.0 |
+--------------------+---------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| DDS                                  |     0.446 |
|   Sin                                |     0.004 |
|     U0                               |     0.004 |
|       inst_blk_mem_gen               |     0.004 |
|   Square                             |     0.004 |
|     U0                               |     0.004 |
|       inst_blk_mem_gen               |     0.004 |
|   Triangle                           |     0.004 |
|     U0                               |     0.004 |
|       inst_blk_mem_gen               |     0.004 |
|   instance_name                      |     0.094 |
|     inst                             |     0.094 |
|   rgb2dvi_0                          |     0.134 |
|     U0                               |     0.134 |
|       ClockSerializer                |     0.033 |
|       DataEncoders[0].DataSerializer |     0.033 |
|       DataEncoders[1].DataSerializer |     0.033 |
|       DataEncoders[2].DataSerializer |     0.033 |
|   sawtooth                           |     0.004 |
|     U0                               |     0.004 |
|       inst_blk_mem_gen               |     0.004 |
|   smg                                |     0.003 |
|   video_pll_m0                       |     0.131 |
|     inst                             |     0.131 |
+--------------------------------------+-----------+


