module alu_adder (
    input a[16],
    input b[16],
    input alufn[1],
    output out[16],
    output z,
    output v,
    output n
  ) {
  sig s[16];
  
  always {
    
    case(alufn[0])
    {
      default: s = 16b0;
      b0: s = a + b;
      b1: s = a - b;
    }    
    n = s[15];
    v = (a[15] & (b[15] ^ alufn[0]) & ~s[15]) | (~a[15] & ~(b[15] ^ alufn[0]) & s[15]); 
    z = ~|s;
    out = s;
  }
}

