module LFSR (
    input clk,
    input rst,
    output [3:0] out
);

    reg [3:0] state;

    always @(posedge clk) begin
        if (rst)
            state <= 4'b0000;
        else
            state <= {state[2:0], ~state[3] ^ state[2]};
    end

    assign out = state;

endmodule