Analysis & Synthesis report for flappy_birdv2
Thu May 18 15:24:25 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu May 18 15:24:25 2023               ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name               ; flappy_birdv2                                   ;
; Top-level Entity Name       ; flappy_birdv2                                   ;
; Family                      ; Cyclone V                                       ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                       ;
; Total registers             ; N/A until Partition Merge                       ;
; Total pins                  ; N/A until Partition Merge                       ;
; Total virtual pins          ; N/A until Partition Merge                       ;
; Total block memory bits     ; N/A until Partition Merge                       ;
; Total PLLs                  ; N/A until Partition Merge                       ;
; Total DLLs                  ; N/A until Partition Merge                       ;
+-----------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; flappy_birdv2      ; flappy_birdv2      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+--------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                   ; IP Include File          ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+--------------------------+
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |flappy_birdv2|pll:inst                                           ; pll/pll.vhd              ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |flappy_birdv2|MENU:inst21|welcome_menu_rom:welcome_menu_rom_inst ; rom/welcome_menu_rom.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+--------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Thu May 18 15:24:15 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off flappy_birdv2 -c flappy_birdv2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /documents/305 repo/305/flappy bird game v2/vhdl files/menu.vhd
    Info (12022): Found design unit 1: MENU-BEHAV File: H:/Documents/305 REPO/305/Flappy Bird Game v2/VHDL files/menu.vhd Line: 14
    Info (12023): Found entity 1: MENU File: H:/Documents/305 REPO/305/Flappy Bird Game v2/VHDL files/menu.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /documents/305 repo/305/flappy bird game v2/vhdl files/random_number_checker.vhd
    Info (12022): Found design unit 1: CHECKER-BEHAV File: H:/Documents/305 REPO/305/Flappy Bird Game v2/VHDL files/random_number_checker.vhd Line: 9
    Info (12023): Found entity 1: CHECKER File: H:/Documents/305 REPO/305/Flappy Bird Game v2/VHDL files/random_number_checker.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /documents/305 repo/305/project interim demo/vhdl files/bcd_to_7seg.vhd
    Info (12022): Found design unit 1: BCD_to_SevenSeg-arc1 File: H:/Documents/305 REPO/305/Project Interim Demo/VHDL FILES/BCD_to_7Seg.vhd Line: 12
    Info (12023): Found entity 1: BCD_to_SevenSeg File: H:/Documents/305 REPO/305/Project Interim Demo/VHDL FILES/BCD_to_7Seg.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /documents/305 repo/305/flappy bird game v2/vhdl files/vga_sync_4bit.vhd
    Info (12022): Found design unit 1: VGA_SYNC-a File: H:/Documents/305 REPO/305/Flappy Bird Game v2/VHDL files/vga_sync_4bit.vhd Line: 16
    Info (12023): Found entity 1: VGA_SYNC File: H:/Documents/305 REPO/305/Flappy Bird Game v2/VHDL files/vga_sync_4bit.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /documents/305 repo/305/flappy bird game v2/vhdl files/pipe_final.vhd
    Info (12022): Found design unit 1: pipe-behav File: H:/Documents/305 REPO/305/Flappy Bird Game v2/VHDL files/pipe_final.vhd Line: 16
    Info (12023): Found entity 1: pipe File: H:/Documents/305 REPO/305/Flappy Bird Game v2/VHDL files/pipe_final.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /documents/305 repo/305/flappy bird game v2/vhdl files/mouse.vhd
    Info (12022): Found design unit 1: MOUSE-behavior File: H:/Documents/305 REPO/305/Flappy Bird Game v2/VHDL files/mouse.vhd Line: 18
    Info (12023): Found entity 1: MOUSE File: H:/Documents/305 REPO/305/Flappy Bird Game v2/VHDL files/mouse.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /documents/305 repo/305/flappy bird game v2/vhdl files/game_metrics.vhd
    Info (12022): Found design unit 1: GAME_METRICS-BEHAV File: H:/Documents/305 REPO/305/Flappy Bird Game v2/VHDL files/game_metrics.vhd Line: 13
    Info (12023): Found entity 1: GAME_METRICS File: H:/Documents/305 REPO/305/Flappy Bird Game v2/VHDL files/game_metrics.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /documents/305 repo/305/flappy bird game v2/vhdl files/game_controller.vhd
    Info (12022): Found design unit 1: GAME_CONTROLLER-BEHAV File: H:/Documents/305 REPO/305/Flappy Bird Game v2/VHDL files/game_controller.vhd Line: 10
    Info (12023): Found entity 1: GAME_CONTROLLER File: H:/Documents/305 REPO/305/Flappy Bird Game v2/VHDL files/game_controller.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /documents/305 repo/305/flappy bird game v2/vhdl files/color_pixel.vhd
    Info (12022): Found design unit 1: COLOR_PIXEL-BEHAV File: H:/Documents/305 REPO/305/Flappy Bird Game v2/VHDL files/color_pixel.vhd Line: 13
    Info (12023): Found entity 1: COLOR_PIXEL File: H:/Documents/305 REPO/305/Flappy Bird Game v2/VHDL files/color_pixel.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /documents/305 repo/305/flappy bird game v2/vhdl files/collision.vhd
    Info (12022): Found design unit 1: COLLISION-BEHAV File: H:/Documents/305 REPO/305/Flappy Bird Game v2/VHDL files/collision.vhd Line: 10
    Info (12023): Found entity 1: COLLISION File: H:/Documents/305 REPO/305/Flappy Bird Game v2/VHDL files/collision.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /documents/305 repo/305/flappy bird game v2/vhdl files/bird_final.vhd
    Info (12022): Found design unit 1: BIRD-BEHAV File: H:/Documents/305 REPO/305/Flappy Bird Game v2/VHDL files/bird_final.vhd Line: 13
    Info (12023): Found entity 1: BIRD File: H:/Documents/305 REPO/305/Flappy Bird Game v2/VHDL files/bird_final.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_golden_top.v
    Info (12023): Found entity 1: DE0_CV_golden_top File: H:/Documents/305 REPO/305/Flappy Bird Game v2/Quartus Files/DE0_CV_golden_top.v Line: 54
Info (12021): Found 2 design units, including 1 entities, in source file pll/pll.vhd
    Info (12022): Found design unit 1: pll-rtl File: H:/Documents/305 REPO/305/Flappy Bird Game v2/Quartus Files/pll/pll.vhd Line: 20
    Info (12023): Found entity 1: pll File: H:/Documents/305 REPO/305/Flappy Bird Game v2/Quartus Files/pll/pll.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: H:/Documents/305 REPO/305/Flappy Bird Game v2/Quartus Files/pll/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file flappy_birdv2.bdf
    Info (12023): Found entity 1: flappy_birdv2
Info (12021): Found 2 design units, including 1 entities, in source file rom/pipe_rom.vhd
    Info (12022): Found design unit 1: pipe_rom-SYN File: H:/Documents/305 REPO/305/Flappy Bird Game v2/Quartus Files/rom/pipe_rom.vhd Line: 52
    Info (12023): Found entity 1: pipe_rom File: H:/Documents/305 REPO/305/Flappy Bird Game v2/Quartus Files/rom/pipe_rom.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /documents/305 repo/305/flappy bird game v2/vhdl files/lfsr_placeholder.vhd
    Info (12022): Found design unit 1: lfsr-behaviour File: H:/Documents/305 REPO/305/Flappy Bird Game v2/vhdl files/lfsr_placeholder.vhd Line: 14
    Info (12023): Found entity 1: lfsr File: H:/Documents/305 REPO/305/Flappy Bird Game v2/vhdl files/lfsr_placeholder.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file rom/welcome_menu_rom.vhd
    Info (12022): Found design unit 1: welcome_menu_rom-SYN File: H:/Documents/305 REPO/305/Flappy Bird Game v2/Quartus Files/rom/welcome_menu_rom.vhd Line: 52
    Info (12023): Found entity 1: welcome_menu_rom File: H:/Documents/305 REPO/305/Flappy Bird Game v2/Quartus Files/rom/welcome_menu_rom.vhd Line: 42
Info (12127): Elaborating entity "flappy_birdv2" for the top level hierarchy
Warning (275089): Not all bits in bus "pipe_random2[8..0]" are used
Warning (275080): Converted elements in bus name "pipe_random2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "pipe_random2[2..0]" to "pipe_random22..0"
    Warning (275081): Converted element name(s) from "pipe_random2[8..6]" to "pipe_random28..6"
    Warning (275081): Converted element name(s) from "pipe_random2[2..0]" to "pipe_random22..0"
    Warning (275081): Converted element name(s) from "pipe_random2[8..6]" to "pipe_random28..6"
Info (12128): Elaborating entity "VGA_SYNC" for hierarchy "VGA_SYNC:inst5"
Info (12128): Elaborating entity "pll" for hierarchy "pll:inst"
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:inst|pll_0002:pll_inst" File: H:/Documents/305 REPO/305/Flappy Bird Game v2/Quartus Files/pll/pll.vhd Line: 32
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:inst|pll_0002:pll_inst|altera_pll:altera_pll_i" File: H:/Documents/305 REPO/305/Flappy Bird Game v2/Quartus Files/pll/pll/pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:inst|pll_0002:pll_inst|altera_pll:altera_pll_i" File: H:/Documents/305 REPO/305/Flappy Bird Game v2/Quartus Files/pll/pll/pll_0002.v Line: 85
Info (12133): Instantiated megafunction "pll:inst|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: H:/Documents/305 REPO/305/Flappy Bird Game v2/Quartus Files/pll/pll/pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "MENU" for hierarchy "MENU:inst21"
Info (12128): Elaborating entity "welcome_menu_rom" for hierarchy "MENU:inst21|welcome_menu_rom:welcome_menu_rom_inst" File: H:/Documents/305 REPO/305/Flappy Bird Game v2/VHDL files/menu.vhd Line: 39
Info (12128): Elaborating entity "altsyncram" for hierarchy "MENU:inst21|welcome_menu_rom:welcome_menu_rom_inst|altsyncram:altsyncram_component" File: H:/Documents/305 REPO/305/Flappy Bird Game v2/Quartus Files/rom/welcome_menu_rom.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "MENU:inst21|welcome_menu_rom:welcome_menu_rom_inst|altsyncram:altsyncram_component" File: H:/Documents/305 REPO/305/Flappy Bird Game v2/Quartus Files/rom/welcome_menu_rom.vhd Line: 59
Info (12133): Instantiated megafunction "MENU:inst21|welcome_menu_rom:welcome_menu_rom_inst|altsyncram:altsyncram_component" with the following parameter: File: H:/Documents/305 REPO/305/Flappy Bird Game v2/Quartus Files/rom/welcome_menu_rom.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../MIF files/welcome_menu.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "300"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "300"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9934.tdf
    Info (12023): Found entity 1: altsyncram_9934 File: H:/Documents/305 REPO/305/Flappy Bird Game v2/Quartus Files/db/altsyncram_9934.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9934" for hierarchy "MENU:inst21|welcome_menu_rom:welcome_menu_rom_inst|altsyncram:altsyncram_component|altsyncram_9934:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "COLOR_PIXEL" for hierarchy "COLOR_PIXEL:inst6"
Info (12128): Elaborating entity "BIRD" for hierarchy "BIRD:inst11"
Info (12128): Elaborating entity "MOUSE" for hierarchy "MOUSE:inst4"
Warning (10036): Verilog HDL or VHDL warning at mouse.vhd(25): object "CHARIN" assigned a value but never read File: H:/Documents/305 REPO/305/Flappy Bird Game v2/VHDL files/mouse.vhd Line: 25
Warning (10492): VHDL Process Statement warning at mouse.vhd(151): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/305 REPO/305/Flappy Bird Game v2/VHDL files/mouse.vhd Line: 151
Warning (10492): VHDL Process Statement warning at mouse.vhd(155): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/305 REPO/305/Flappy Bird Game v2/VHDL files/mouse.vhd Line: 155
Warning (10492): VHDL Process Statement warning at mouse.vhd(156): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/305 REPO/305/Flappy Bird Game v2/VHDL files/mouse.vhd Line: 156
Warning (10492): VHDL Process Statement warning at mouse.vhd(157): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/305 REPO/305/Flappy Bird Game v2/VHDL files/mouse.vhd Line: 157
Info (12128): Elaborating entity "GAME_CONTROLLER" for hierarchy "GAME_CONTROLLER:inst8"
Info (12128): Elaborating entity "COLLISION" for hierarchy "COLLISION:inst1"
Error (10818): Can't infer register for "COLLISION_DETECTED" at collision.vhd(18) because it does not hold its value outside the clock edge File: H:/Documents/305 REPO/305/Flappy Bird Game v2/VHDL files/collision.vhd Line: 18
Error (10822): HDL error at collision.vhd(18): couldn't implement registers for assignments on this clock edge File: H:/Documents/305 REPO/305/Flappy Bird Game v2/VHDL files/collision.vhd Line: 18
Error (12152): Can't elaborate user hierarchy "COLLISION:inst1"
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 12 warnings
    Error: Peak virtual memory: 4880 megabytes
    Error: Processing ended: Thu May 18 15:24:26 2023
    Error: Elapsed time: 00:00:11
    Error: Total CPU time (on all processors): 00:00:18


