

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Fri May 10 12:49:39 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_39 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       81|       81|  0.810 us|  0.810 us|   82|   82|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 38 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 39 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 40 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add21320_loc = alloca i64 1"   --->   Operation 41 'alloca' 'add21320_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add3716_loc = alloca i64 1"   --->   Operation 42 'alloca' 'add3716_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add3378_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add3378_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add30110_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add30110_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add27412_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add27412_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add23914_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add23914_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add118_113_loc = alloca i64 1"   --->   Operation 47 'alloca' 'add118_113_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add131_114_loc = alloca i64 1"   --->   Operation 48 'alloca' 'add131_114_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add151_115_loc = alloca i64 1"   --->   Operation 49 'alloca' 'add151_115_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add180_116_loc = alloca i64 1"   --->   Operation 50 'alloca' 'add180_116_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%add8117_loc = alloca i64 1"   --->   Operation 51 'alloca' 'add8117_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 52 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 53 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 54 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 55 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 56 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 57 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 58 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 59 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 60 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%arg1_r_9_loc = alloca i64 1"   --->   Operation 61 'alloca' 'arg1_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%out1_w = alloca i64 1" [d3.cpp:12]   --->   Operation 62 'alloca' 'out1_w' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%arr = alloca i64 1" [d3.cpp:13]   --->   Operation 63 'alloca' 'arr' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%arr_1 = alloca i64 1" [d3.cpp:13]   --->   Operation 64 'alloca' 'arr_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d3.cpp:17]   --->   Operation 65 'partselect' 'trunc_ln17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d3.cpp:126]   --->   Operation 66 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i62 %trunc_ln17_1" [d3.cpp:17]   --->   Operation 67 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln17" [d3.cpp:17]   --->   Operation 68 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 70 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 71 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 72 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 72 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 73 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 73 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 74 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 74 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 75 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 76 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 76 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 77 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr, i64 %arr_1"   --->   Operation 77 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 78 [2/2] (0.00ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln17_1, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d3.cpp:17]   --->   Operation 78 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr, i64 %arr_1"   --->   Operation 79 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 80 [1/2] (1.22ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln17_1, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d3.cpp:17]   --->   Operation 80 'call' 'call_ln17' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.67>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 0"   --->   Operation 81 'getelementptr' 'arr_1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [2/2] (0.67ns)   --->   "%arr_1_load = load i3 %arr_1_addr" [d3.cpp:30]   --->   Operation 82 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%arr_addr_1 = getelementptr i64 %arr, i64 0, i64 1" [d3.cpp:30]   --->   Operation 83 'getelementptr' 'arr_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%arr_1_addr_1 = getelementptr i64 %arr_1, i64 0, i64 1" [d3.cpp:30]   --->   Operation 84 'getelementptr' 'arr_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%arr_addr_2 = getelementptr i64 %arr, i64 0, i64 2" [d3.cpp:30]   --->   Operation 85 'getelementptr' 'arr_addr_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [2/2] (0.67ns)   --->   "%arr_load = load i3 %arr_addr_1" [d3.cpp:30]   --->   Operation 86 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_12 : Operation 87 [2/2] (0.67ns)   --->   "%arr_1_load_1 = load i3 %arr_1_addr_1" [d3.cpp:30]   --->   Operation 87 'load' 'arr_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_12 : Operation 88 [2/2] (0.67ns)   --->   "%arr_load_1 = load i3 %arr_addr_2" [d3.cpp:30]   --->   Operation 88 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 13 <SV = 12> <Delay = 3.42>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%arg1_r_9_loc_load = load i32 %arg1_r_9_loc"   --->   Operation 89 'load' 'arg1_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%empty_28 = trunc i32 %arg1_r_9_loc_load"   --->   Operation 90 'trunc' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_13 : [1/1] (0.57ns)   --->   Input mux for Operation 91 '%mul16 = mul i32 %arg1_r_9_loc_load, i32 38'
ST_13 : Operation 91 [1/1] (2.84ns)   --->   "%mul16 = mul i32 %arg1_r_9_loc_load, i32 38"   --->   Operation 91 'mul' 'mul16' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 92 [1/2] (0.67ns)   --->   "%arr_1_load = load i3 %arr_1_addr" [d3.cpp:30]   --->   Operation 92 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%arr_1_addr_2 = getelementptr i64 %arr_1, i64 0, i64 2" [d3.cpp:30]   --->   Operation 93 'getelementptr' 'arr_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%arr_addr_3 = getelementptr i64 %arr, i64 0, i64 3" [d3.cpp:30]   --->   Operation 94 'getelementptr' 'arr_addr_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%arr_1_addr_3 = getelementptr i64 %arr_1, i64 0, i64 3" [d3.cpp:30]   --->   Operation 95 'getelementptr' 'arr_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%arr_addr_4 = getelementptr i64 %arr, i64 0, i64 4" [d3.cpp:30]   --->   Operation 96 'getelementptr' 'arr_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 97 [1/2] (0.67ns)   --->   "%arr_load = load i3 %arr_addr_1" [d3.cpp:30]   --->   Operation 97 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_13 : Operation 98 [1/2] (0.67ns)   --->   "%arr_1_load_1 = load i3 %arr_1_addr_1" [d3.cpp:30]   --->   Operation 98 'load' 'arr_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_13 : Operation 99 [1/2] (0.67ns)   --->   "%arr_load_1 = load i3 %arr_addr_2" [d3.cpp:30]   --->   Operation 99 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_13 : Operation 100 [2/2] (0.67ns)   --->   "%arr_1_load_2 = load i3 %arr_1_addr_2" [d3.cpp:30]   --->   Operation 100 'load' 'arr_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_13 : Operation 101 [2/2] (0.67ns)   --->   "%arr_load_2 = load i3 %arr_addr_3" [d3.cpp:30]   --->   Operation 101 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_13 : Operation 102 [2/2] (0.67ns)   --->   "%arr_1_load_3 = load i3 %arr_1_addr_3" [d3.cpp:30]   --->   Operation 102 'load' 'arr_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_13 : Operation 103 [2/2] (0.67ns)   --->   "%arr_load_3 = load i3 %arr_addr_4" [d3.cpp:30]   --->   Operation 103 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 14 <SV = 13> <Delay = 5.18>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i32 %arg1_r_8_loc"   --->   Operation 104 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i32 %arg1_r_7_loc"   --->   Operation 105 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i32 %arg1_r_6_loc"   --->   Operation 106 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i32 %arg1_r_5_loc"   --->   Operation 107 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%empty_29 = trunc i32 %arg1_r_8_loc_load"   --->   Operation 108 'trunc' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%empty_30 = trunc i32 %arg1_r_7_loc_load"   --->   Operation 109 'trunc' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%empty_31 = trunc i32 %arg1_r_6_loc_load"   --->   Operation 110 'trunc' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%empty_32 = trunc i32 %arg1_r_5_loc_load"   --->   Operation 111 'trunc' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%conv17 = zext i32 %mul16"   --->   Operation 112 'zext' 'conv17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %arg1_r_8_loc_load" [d3.cpp:30]   --->   Operation 113 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.98ns)   --->   Input mux for Operation 114 '%mul_ln30 = mul i64 %conv17, i64 %zext_ln30'
ST_14 : Operation 114 [1/1] (2.43ns)   --->   "%mul_ln30 = mul i64 %conv17, i64 %zext_ln30" [d3.cpp:30]   --->   Operation 114 'mul' 'mul_ln30' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 115 [1/1] (1.08ns)   --->   "%add_ln30 = add i64 %arr_1_load, i64 %mul_ln30" [d3.cpp:30]   --->   Operation 115 'add' 'add_ln30' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i32 %mul16" [d3.cpp:30]   --->   Operation 116 'zext' 'zext_ln30_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln30_8 = zext i32 %arg1_r_7_loc_load" [d3.cpp:30]   --->   Operation 117 'zext' 'zext_ln30_8' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.75ns)   --->   Input mux for Operation 118 '%mul_ln30_1 = mul i63 %zext_ln30_5, i63 %zext_ln30_8'
ST_14 : Operation 118 [1/1] (2.66ns)   --->   "%mul_ln30_1 = mul i63 %zext_ln30_5, i63 %zext_ln30_8" [d3.cpp:30]   --->   Operation 118 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_1, i1 0" [d3.cpp:30]   --->   Operation 119 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i32 %arg1_r_6_loc_load" [d3.cpp:30]   --->   Operation 120 'zext' 'zext_ln30_2' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.98ns)   --->   Input mux for Operation 121 '%mul_ln30_2 = mul i64 %conv17, i64 %zext_ln30_2'
ST_14 : Operation 121 [1/1] (2.43ns)   --->   "%mul_ln30_2 = mul i64 %conv17, i64 %zext_ln30_2" [d3.cpp:30]   --->   Operation 121 'mul' 'mul_ln30_2' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln30_9 = zext i32 %arg1_r_5_loc_load" [d3.cpp:30]   --->   Operation 122 'zext' 'zext_ln30_9' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.75ns)   --->   Input mux for Operation 123 '%mul_ln30_3 = mul i63 %zext_ln30_5, i63 %zext_ln30_9'
ST_14 : Operation 123 [1/1] (2.66ns)   --->   "%mul_ln30_3 = mul i63 %zext_ln30_5, i63 %zext_ln30_9" [d3.cpp:30]   --->   Operation 123 'mul' 'mul_ln30_3' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln30_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_3, i1 0" [d3.cpp:30]   --->   Operation 124 'bitconcatenate' 'shl_ln30_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (1.08ns)   --->   "%add_ln30_1 = add i64 %arr_load, i64 %shl_ln" [d3.cpp:30]   --->   Operation 125 'add' 'add_ln30_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (1.08ns)   --->   "%add_ln30_2 = add i64 %arr_1_load_1, i64 %mul_ln30_2" [d3.cpp:30]   --->   Operation 126 'add' 'add_ln30_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 127 [1/1] (1.08ns)   --->   "%add_ln30_3 = add i64 %arr_load_1, i64 %shl_ln30_1" [d3.cpp:30]   --->   Operation 127 'add' 'add_ln30_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/2] (0.67ns)   --->   "%arr_1_load_2 = load i3 %arr_1_addr_2" [d3.cpp:30]   --->   Operation 128 'load' 'arr_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_14 : Operation 129 [1/2] (0.67ns)   --->   "%arr_load_2 = load i3 %arr_addr_3" [d3.cpp:30]   --->   Operation 129 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_14 : Operation 130 [1/2] (0.67ns)   --->   "%arr_1_load_3 = load i3 %arr_1_addr_3" [d3.cpp:30]   --->   Operation 130 'load' 'arr_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_14 : Operation 131 [1/2] (0.67ns)   --->   "%arr_load_3 = load i3 %arr_addr_4" [d3.cpp:30]   --->   Operation 131 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_14 : Operation 132 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30, i3 %arr_1_addr" [d3.cpp:30]   --->   Operation 132 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_14 : Operation 133 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_1, i3 %arr_addr_1" [d3.cpp:30]   --->   Operation 133 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_14 : Operation 134 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_2, i3 %arr_1_addr_1" [d3.cpp:30]   --->   Operation 134 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_14 : Operation 135 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_3, i3 %arr_addr_2" [d3.cpp:30]   --->   Operation 135 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_14 : [1/1] (0.57ns)   --->   Input mux for Operation 136 '%mul45 = mul i32 %arg1_r_8_loc_load, i32 19'
ST_14 : Operation 136 [1/1] (2.84ns)   --->   "%mul45 = mul i32 %arg1_r_8_loc_load, i32 19"   --->   Operation 136 'mul' 'mul45' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.18>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i32 %arg1_r_4_loc"   --->   Operation 137 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%empty_27 = trunc i32 %arg1_r_4_loc_load"   --->   Operation 138 'trunc' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i32 %arg1_r_3_loc"   --->   Operation 139 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i32 %arg1_r_2_loc"   --->   Operation 140 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i32 %arg1_r_1_loc"   --->   Operation 141 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i32 %arg1_r_4_loc_load" [d3.cpp:30]   --->   Operation 142 'zext' 'zext_ln30_4' <Predicate = true> <Delay = 0.00>
ST_15 : [1/1] (0.98ns)   --->   Input mux for Operation 143 '%mul_ln30_4 = mul i64 %conv17, i64 %zext_ln30_4'
ST_15 : Operation 143 [1/1] (2.43ns)   --->   "%mul_ln30_4 = mul i64 %conv17, i64 %zext_ln30_4" [d3.cpp:30]   --->   Operation 143 'mul' 'mul_ln30_4' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln30_10 = zext i32 %arg1_r_3_loc_load" [d3.cpp:30]   --->   Operation 144 'zext' 'zext_ln30_10' <Predicate = true> <Delay = 0.00>
ST_15 : [1/1] (0.75ns)   --->   Input mux for Operation 145 '%mul_ln30_5 = mul i63 %zext_ln30_5, i63 %zext_ln30_10'
ST_15 : Operation 145 [1/1] (2.66ns)   --->   "%mul_ln30_5 = mul i63 %zext_ln30_5, i63 %zext_ln30_10" [d3.cpp:30]   --->   Operation 145 'mul' 'mul_ln30_5' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "%shl_ln30_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_5, i1 0" [d3.cpp:30]   --->   Operation 146 'bitconcatenate' 'shl_ln30_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln30_6 = zext i32 %arg1_r_2_loc_load" [d3.cpp:30]   --->   Operation 147 'zext' 'zext_ln30_6' <Predicate = true> <Delay = 0.00>
ST_15 : [1/1] (0.98ns)   --->   Input mux for Operation 148 '%mul_ln30_6 = mul i64 %conv17, i64 %zext_ln30_6'
ST_15 : Operation 148 [1/1] (2.43ns)   --->   "%mul_ln30_6 = mul i64 %conv17, i64 %zext_ln30_6" [d3.cpp:30]   --->   Operation 148 'mul' 'mul_ln30_6' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln30_11 = zext i32 %arg1_r_1_loc_load" [d3.cpp:30]   --->   Operation 149 'zext' 'zext_ln30_11' <Predicate = true> <Delay = 0.00>
ST_15 : [1/1] (0.75ns)   --->   Input mux for Operation 150 '%mul_ln30_7 = mul i63 %zext_ln30_5, i63 %zext_ln30_11'
ST_15 : Operation 150 [1/1] (2.66ns)   --->   "%mul_ln30_7 = mul i63 %zext_ln30_5, i63 %zext_ln30_11" [d3.cpp:30]   --->   Operation 150 'mul' 'mul_ln30_7' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln30_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_7, i1 0" [d3.cpp:30]   --->   Operation 151 'bitconcatenate' 'shl_ln30_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (1.08ns)   --->   "%add_ln30_4 = add i64 %arr_1_load_2, i64 %mul_ln30_4" [d3.cpp:30]   --->   Operation 152 'add' 'add_ln30_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 153 [1/1] (1.08ns)   --->   "%add_ln30_5 = add i64 %arr_load_2, i64 %shl_ln30_2" [d3.cpp:30]   --->   Operation 153 'add' 'add_ln30_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 154 [1/1] (1.08ns)   --->   "%add_ln30_6 = add i64 %arr_1_load_3, i64 %mul_ln30_6" [d3.cpp:30]   --->   Operation 154 'add' 'add_ln30_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 155 [1/1] (1.08ns)   --->   "%add_ln30_7 = add i64 %arr_load_3, i64 %shl_ln30_3" [d3.cpp:30]   --->   Operation 155 'add' 'add_ln30_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 156 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_4, i3 %arr_1_addr_2" [d3.cpp:30]   --->   Operation 156 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_15 : Operation 157 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_5, i3 %arr_addr_3" [d3.cpp:30]   --->   Operation 157 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_15 : Operation 158 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_6, i3 %arr_1_addr_3" [d3.cpp:30]   --->   Operation 158 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_15 : Operation 159 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_7, i3 %arr_addr_4" [d3.cpp:30]   --->   Operation 159 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%conv46 = zext i32 %mul45"   --->   Operation 160 'zext' 'conv46' <Predicate = true> <Delay = 0.00>
ST_15 : [1/1] (0.98ns)   --->   Input mux for Operation 161 '%mul157 = mul i64 %conv46, i64 %zext_ln30'
ST_15 : Operation 161 [1/1] (2.43ns)   --->   "%mul157 = mul i64 %conv46, i64 %zext_ln30" [d3.cpp:30]   --->   Operation 161 'mul' 'mul157' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%conv206 = zext i32 %arg1_r_9_loc_load"   --->   Operation 162 'zext' 'conv206' <Predicate = true> <Delay = 0.00>
ST_15 : [1/1] (0.98ns)   --->   Input mux for Operation 163 '%mul211 = mul i64 %conv17, i64 %conv206'
ST_15 : Operation 163 [1/1] (2.43ns)   --->   "%mul211 = mul i64 %conv17, i64 %conv206"   --->   Operation 163 'mul' 'mul211' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 0.72>
ST_16 : Operation 164 [2/2] (0.72ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, i64 %arr_1, i64 %arr, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %mul45, i32 %arg1_r_2_loc_load"   --->   Operation 164 'call' 'call_ln0' <Predicate = true> <Delay = 0.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 165 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, i64 %arr_1, i64 %arr, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %mul45, i32 %arg1_r_2_loc_load"   --->   Operation 165 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.67>
ST_18 : Operation 166 [2/2] (0.67ns)   --->   "%arr_1_load_5 = load i3 %arr_1_addr" [d3.cpp:61]   --->   Operation 166 'load' 'arr_1_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 19 <SV = 18> <Delay = 0.67>
ST_19 : Operation 167 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 0"   --->   Operation 167 'getelementptr' 'arr_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 168 [1/1] (0.00ns)   --->   "%arr_1_addr_4 = getelementptr i64 %arr_1, i64 0, i64 4"   --->   Operation 168 'getelementptr' 'arr_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 169 [2/2] (0.67ns)   --->   "%arr_1_load_4 = load i3 %arr_1_addr_4" [d3.cpp:50]   --->   Operation 169 'load' 'arr_1_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_19 : Operation 170 [2/2] (0.67ns)   --->   "%arr_load_4 = load i3 %arr_addr" [d3.cpp:60]   --->   Operation 170 'load' 'arr_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_19 : Operation 171 [1/2] (0.67ns)   --->   "%arr_1_load_5 = load i3 %arr_1_addr" [d3.cpp:61]   --->   Operation 171 'load' 'arr_1_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_19 : Operation 172 [2/2] (0.67ns)   --->   "%arr_load_5 = load i3 %arr_addr_1" [d3.cpp:62]   --->   Operation 172 'load' 'arr_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_19 : Operation 173 [2/2] (0.67ns)   --->   "%arr_1_load_6 = load i3 %arr_1_addr_1" [d3.cpp:64]   --->   Operation 173 'load' 'arr_1_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 20 <SV = 19> <Delay = 1.10>
ST_20 : Operation 174 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i32 %arg1_r_loc"   --->   Operation 174 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 175 [1/2] (0.67ns)   --->   "%arr_1_load_4 = load i3 %arr_1_addr_4" [d3.cpp:50]   --->   Operation 175 'load' 'arr_1_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_20 : Operation 176 [2/2] (0.42ns)   --->   "%call_ln50 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, i64 %arr_1_load_4, i32 %arg1_r_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i31 %empty_32, i31 %empty_31, i31 %empty_30, i31 %empty_29, i31 %empty_28, i64 %add8117_loc" [d3.cpp:50]   --->   Operation 176 'call' 'call_ln50' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 177 [1/2] (0.67ns)   --->   "%arr_load_4 = load i3 %arr_addr" [d3.cpp:60]   --->   Operation 177 'load' 'arr_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_20 : Operation 178 [1/2] (0.67ns)   --->   "%arr_load_5 = load i3 %arr_addr_1" [d3.cpp:62]   --->   Operation 178 'load' 'arr_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_20 : Operation 179 [1/2] (0.67ns)   --->   "%arr_1_load_6 = load i3 %arr_1_addr_1" [d3.cpp:64]   --->   Operation 179 'load' 'arr_1_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_20 : Operation 180 [2/2] (0.42ns)   --->   "%call_ln64 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7, i64 %arr_1_load_6, i64 %arr_load_5, i64 %arr_1_load_5, i64 %arr_load_4, i32 %arg1_r_loc_load, i32 %arg1_r_2_loc_load, i31 %empty_29, i31 %empty_31, i31 %empty_30, i31 %empty_32, i31 %empty_27, i32 %arg1_r_3_loc_load, i32 %arg1_r_1_loc_load, i64 %mul157, i64 %add180_116_loc, i64 %add151_115_loc, i64 %add131_114_loc, i64 %add118_113_loc" [d3.cpp:64]   --->   Operation 180 'call' 'call_ln64' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 181 [2/2] (0.67ns)   --->   "%arr_load_6 = load i3 %arr_addr_2" [d3.cpp:106]   --->   Operation 181 'load' 'arr_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 21 <SV = 20> <Delay = 3.42>
ST_21 : Operation 182 [1/2] (0.67ns)   --->   "%call_ln50 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, i64 %arr_1_load_4, i32 %arg1_r_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i31 %empty_32, i31 %empty_31, i31 %empty_30, i31 %empty_29, i31 %empty_28, i64 %add8117_loc" [d3.cpp:50]   --->   Operation 182 'call' 'call_ln50' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 183 [1/2] (0.00ns)   --->   "%call_ln64 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7, i64 %arr_1_load_6, i64 %arr_load_5, i64 %arr_1_load_5, i64 %arr_load_4, i32 %arg1_r_loc_load, i32 %arg1_r_2_loc_load, i31 %empty_29, i31 %empty_31, i31 %empty_30, i31 %empty_32, i31 %empty_27, i32 %arg1_r_3_loc_load, i32 %arg1_r_1_loc_load, i64 %mul157, i64 %add180_116_loc, i64 %add151_115_loc, i64 %add131_114_loc, i64 %add118_113_loc" [d3.cpp:64]   --->   Operation 183 'call' 'call_ln64' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : [1/1] (0.57ns)   --->   Input mux for Operation 184 '%mul219 = mul i32 %arg1_r_7_loc_load, i32 38'
ST_21 : Operation 184 [1/1] (2.84ns)   --->   "%mul219 = mul i32 %arg1_r_7_loc_load, i32 38"   --->   Operation 184 'mul' 'mul219' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (0.57ns)   --->   Input mux for Operation 185 '%mul244 = mul i32 %arg1_r_6_loc_load, i32 19'
ST_21 : Operation 185 [1/1] (2.84ns)   --->   "%mul244 = mul i32 %arg1_r_6_loc_load, i32 19"   --->   Operation 185 'mul' 'mul244' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (0.57ns)   --->   Input mux for Operation 186 '%mul316 = mul i32 %arg1_r_5_loc_load, i32 38'
ST_21 : Operation 186 [1/1] (2.84ns)   --->   "%mul316 = mul i32 %arg1_r_5_loc_load, i32 38"   --->   Operation 186 'mul' 'mul316' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 187 [1/2] (0.67ns)   --->   "%arr_load_6 = load i3 %arr_addr_2" [d3.cpp:106]   --->   Operation 187 'load' 'arr_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_21 : Operation 188 [2/2] (0.67ns)   --->   "%arr_load_7 = load i3 %arr_addr_4" [d3.cpp:100]   --->   Operation 188 'load' 'arr_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_21 : Operation 189 [2/2] (0.67ns)   --->   "%arr_1_load_7 = load i3 %arr_1_addr_3" [d3.cpp:94]   --->   Operation 189 'load' 'arr_1_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_21 : Operation 190 [2/2] (0.67ns)   --->   "%arr_load_8 = load i3 %arr_addr_3" [d3.cpp:89]   --->   Operation 190 'load' 'arr_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_21 : Operation 191 [2/2] (0.67ns)   --->   "%arr_1_load_8 = load i3 %arr_1_addr_2" [d3.cpp:83]   --->   Operation 191 'load' 'arr_1_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 22 <SV = 21> <Delay = 3.84>
ST_22 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i32 %arg1_r_7_loc_load" [d3.cpp:30]   --->   Operation 192 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i32 %arg1_r_5_loc_load" [d3.cpp:30]   --->   Operation 193 'zext' 'zext_ln30_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln30_7 = zext i32 %arg1_r_1_loc_load" [d3.cpp:30]   --->   Operation 194 'zext' 'zext_ln30_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 195 [1/1] (0.00ns)   --->   "%add118_113_loc_load = load i64 %add118_113_loc"   --->   Operation 195 'load' 'add118_113_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.98ns)   --->   Input mux for Operation 196 '%mul202 = mul i64 %zext_ln30_4, i64 %zext_ln30_4'
ST_22 : Operation 196 [1/1] (2.43ns)   --->   "%mul202 = mul i64 %zext_ln30_4, i64 %zext_ln30_4" [d3.cpp:30]   --->   Operation 196 'mul' 'mul202' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 197 [1/1] (0.00ns)   --->   "%conv220 = zext i32 %mul219"   --->   Operation 197 'zext' 'conv220' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.98ns)   --->   Input mux for Operation 198 '%mul221 = mul i64 %conv220, i64 %zext_ln30_2'
ST_22 : Operation 198 [1/1] (2.43ns)   --->   "%mul221 = mul i64 %conv220, i64 %zext_ln30_2" [d3.cpp:30]   --->   Operation 198 'mul' 'mul221' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 199 [1/1] (0.00ns)   --->   "%conv225 = zext i32 %arg1_r_loc_load"   --->   Operation 199 'zext' 'conv225' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 200 [1/1] (0.00ns)   --->   "%empty_33 = shl i32 %arg1_r_3_loc_load, i32 1"   --->   Operation 200 'shl' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 201 [1/1] (0.00ns)   --->   "%conv228 = zext i32 %empty_33"   --->   Operation 201 'zext' 'conv228' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.98ns)   --->   Input mux for Operation 202 '%mul229 = mul i64 %conv228, i64 %conv225'
ST_22 : Operation 202 [1/1] (2.43ns)   --->   "%mul229 = mul i64 %conv228, i64 %conv225"   --->   Operation 202 'mul' 'mul229' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 203 [1/1] (0.00ns)   --->   "%empty_34 = shl i32 %arg1_r_2_loc_load, i32 1"   --->   Operation 203 'shl' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 204 [1/1] (0.00ns)   --->   "%conv236 = zext i32 %empty_34"   --->   Operation 204 'zext' 'conv236' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.98ns)   --->   Input mux for Operation 205 '%mul237 = mul i64 %conv236, i64 %zext_ln30_7'
ST_22 : Operation 205 [1/1] (2.43ns)   --->   "%mul237 = mul i64 %conv236, i64 %zext_ln30_7" [d3.cpp:30]   --->   Operation 205 'mul' 'mul237' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 206 [1/1] (0.00ns)   --->   "%conv245 = zext i32 %mul244"   --->   Operation 206 'zext' 'conv245' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.98ns)   --->   Input mux for Operation 207 '%mul246 = mul i64 %conv245, i64 %zext_ln30_2'
ST_22 : Operation 207 [1/1] (2.43ns)   --->   "%mul246 = mul i64 %conv245, i64 %zext_ln30_2" [d3.cpp:30]   --->   Operation 207 'mul' 'mul246' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.98ns)   --->   Input mux for Operation 208 '%mul254 = mul i64 %conv236, i64 %conv225'
ST_22 : Operation 208 [1/1] (2.43ns)   --->   "%mul254 = mul i64 %conv236, i64 %conv225"   --->   Operation 208 'mul' 'mul254' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 209 [1/1] (0.00ns)   --->   "%empty_35 = shl i32 %arg1_r_1_loc_load, i32 1"   --->   Operation 209 'shl' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 210 [1/1] (0.00ns)   --->   "%conv261 = zext i32 %empty_35"   --->   Operation 210 'zext' 'conv261' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.98ns)   --->   Input mux for Operation 211 '%mul262 = mul i64 %conv261, i64 %zext_ln30_7'
ST_22 : Operation 211 [1/1] (2.43ns)   --->   "%mul262 = mul i64 %conv261, i64 %zext_ln30_7" [d3.cpp:30]   --->   Operation 211 'mul' 'mul262' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 212 [1/1] (0.00ns)   --->   "%mul219_cast = zext i32 %mul219"   --->   Operation 212 'zext' 'mul219_cast' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.75ns)   --->   Input mux for Operation 213 '%mul2723441 = mul i63 %mul219_cast, i63 %zext_ln30_9'
ST_22 : Operation 213 [1/1] (2.66ns)   --->   "%mul2723441 = mul i63 %mul219_cast, i63 %zext_ln30_9" [d3.cpp:30]   --->   Operation 213 'mul' 'mul2723441' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 214 [1/1] (0.00ns)   --->   "%mul3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2723441, i1 0" [d3.cpp:30]   --->   Operation 214 'bitconcatenate' 'mul3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 215 [1/1] (0.00ns)   --->   "%mul244_cast = zext i32 %mul244"   --->   Operation 215 'zext' 'mul244_cast' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.75ns)   --->   Input mux for Operation 216 '%mul2823339 = mul i63 %mul244_cast, i63 %zext_ln30_9'
ST_22 : Operation 216 [1/1] (2.66ns)   --->   "%mul2823339 = mul i63 %mul244_cast, i63 %zext_ln30_9" [d3.cpp:30]   --->   Operation 216 'mul' 'mul2823339' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 217 [1/1] (0.00ns)   --->   "%mul4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2823339, i1 0" [d3.cpp:30]   --->   Operation 217 'bitconcatenate' 'mul4' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.98ns)   --->   Input mux for Operation 218 '%mul290 = mul i64 %conv261, i64 %conv225'
ST_22 : Operation 218 [1/1] (2.43ns)   --->   "%mul290 = mul i64 %conv261, i64 %conv225"   --->   Operation 218 'mul' 'mul290' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.98ns)   --->   Input mux for Operation 219 '%mul299 = mul i64 %conv220, i64 %zext_ln30_4'
ST_22 : Operation 219 [1/1] (2.43ns)   --->   "%mul299 = mul i64 %conv220, i64 %zext_ln30_4" [d3.cpp:30]   --->   Operation 219 'mul' 'mul299' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 220 [1/1] (0.00ns)   --->   "%arg1_r_4_cast34 = zext i32 %arg1_r_4_loc_load"   --->   Operation 220 'zext' 'arg1_r_4_cast34' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.75ns)   --->   Input mux for Operation 221 '%mul3093237 = mul i63 %mul244_cast, i63 %arg1_r_4_cast34'
ST_22 : Operation 221 [1/1] (2.66ns)   --->   "%mul3093237 = mul i63 %mul244_cast, i63 %arg1_r_4_cast34"   --->   Operation 221 'mul' 'mul3093237' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 222 [1/1] (0.00ns)   --->   "%mul5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul3093237, i1 0"   --->   Operation 222 'bitconcatenate' 'mul5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 223 [1/1] (0.00ns)   --->   "%conv317 = zext i32 %mul316"   --->   Operation 223 'zext' 'conv317' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.98ns)   --->   Input mux for Operation 224 '%mul318 = mul i64 %conv317, i64 %zext_ln30_3'
ST_22 : Operation 224 [1/1] (2.43ns)   --->   "%mul318 = mul i64 %conv317, i64 %zext_ln30_3" [d3.cpp:30]   --->   Operation 224 'mul' 'mul318' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.98ns)   --->   Input mux for Operation 225 '%mul325 = mul i64 %conv225, i64 %conv225'
ST_22 : Operation 225 [1/1] (2.43ns)   --->   "%mul325 = mul i64 %conv225, i64 %conv225"   --->   Operation 225 'mul' 'mul325' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.75ns)   --->   Input mux for Operation 226 '%mul3353135 = mul i63 %mul219_cast, i63 %zext_ln30_10'
ST_22 : Operation 226 [1/1] (2.66ns)   --->   "%mul3353135 = mul i63 %mul219_cast, i63 %zext_ln30_10" [d3.cpp:30]   --->   Operation 226 'mul' 'mul3353135' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 227 [1/1] (0.00ns)   --->   "%mul6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul3353135, i1 0" [d3.cpp:30]   --->   Operation 227 'bitconcatenate' 'mul6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 228 [1/1] (0.00ns)   --->   "%empty_36 = shl i32 %arg1_r_4_loc_load, i32 1"   --->   Operation 228 'shl' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 229 [1/1] (0.00ns)   --->   "%conv343 = zext i32 %empty_36"   --->   Operation 229 'zext' 'conv343' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.98ns)   --->   Input mux for Operation 230 '%mul344 = mul i64 %conv343, i64 %conv225'
ST_22 : Operation 230 [1/1] (2.43ns)   --->   "%mul344 = mul i64 %conv343, i64 %conv225"   --->   Operation 230 'mul' 'mul344' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 231 [1/1] (0.00ns)   --->   "%empty_37 = shl i32 %arg1_r_3_loc_load, i32 2"   --->   Operation 231 'shl' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 232 [1/1] (0.00ns)   --->   "%conv352 = zext i32 %empty_37"   --->   Operation 232 'zext' 'conv352' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.98ns)   --->   Input mux for Operation 233 '%mul353 = mul i64 %conv352, i64 %zext_ln30_7'
ST_22 : Operation 233 [1/1] (2.43ns)   --->   "%mul353 = mul i64 %conv352, i64 %zext_ln30_7" [d3.cpp:30]   --->   Operation 233 'mul' 'mul353' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.98ns)   --->   Input mux for Operation 234 '%mul360 = mul i64 %zext_ln30_6, i64 %zext_ln30_6'
ST_22 : Operation 234 [1/1] (2.43ns)   --->   "%mul360 = mul i64 %zext_ln30_6, i64 %zext_ln30_6" [d3.cpp:30]   --->   Operation 234 'mul' 'mul360' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.98ns)   --->   Input mux for Operation 235 '%mul369 = mul i64 %conv220, i64 %zext_ln30_1'
ST_22 : Operation 235 [1/1] (2.43ns)   --->   "%mul369 = mul i64 %conv220, i64 %zext_ln30_1" [d3.cpp:30]   --->   Operation 235 'mul' 'mul369' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 236 [1/2] (0.67ns)   --->   "%arr_load_7 = load i3 %arr_addr_4" [d3.cpp:100]   --->   Operation 236 'load' 'arr_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_22 : Operation 237 [1/2] (0.67ns)   --->   "%arr_1_load_7 = load i3 %arr_1_addr_3" [d3.cpp:94]   --->   Operation 237 'load' 'arr_1_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_22 : Operation 238 [1/2] (0.67ns)   --->   "%arr_load_8 = load i3 %arr_addr_3" [d3.cpp:89]   --->   Operation 238 'load' 'arr_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_22 : Operation 239 [1/2] (0.67ns)   --->   "%arr_1_load_8 = load i3 %arr_1_addr_2" [d3.cpp:83]   --->   Operation 239 'load' 'arr_1_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_22 : Operation 240 [2/2] (0.42ns)   --->   "%call_ln83 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, i64 %arr_1_load_8, i64 %arr_load_8, i64 %arr_1_load_7, i64 %arr_load_7, i64 %arr_load_6, i64 %add118_113_loc_load, i64 %mul202, i64 %mul211, i64 %mul229, i64 %mul237, i64 %mul221, i64 %mul254, i64 %mul262, i64 %mul3, i64 %mul246, i64 %mul4, i64 %mul290, i64 %mul299, i64 %mul318, i64 %mul325, i64 %mul6, i64 %mul5, i64 %mul353, i64 %mul360, i64 %mul369, i64 %mul344, i64 %add23914_loc, i64 %add27412_loc, i64 %add30110_loc, i64 %add3378_loc, i64 %add3716_loc, i64 %add21320_loc, i64 %p_loc" [d3.cpp:83]   --->   Operation 240 'call' 'call_ln83' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.67>
ST_23 : Operation 241 [1/2] (0.67ns)   --->   "%call_ln83 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, i64 %arr_1_load_8, i64 %arr_load_8, i64 %arr_1_load_7, i64 %arr_load_7, i64 %arr_load_6, i64 %add118_113_loc_load, i64 %mul202, i64 %mul211, i64 %mul229, i64 %mul237, i64 %mul221, i64 %mul254, i64 %mul262, i64 %mul3, i64 %mul246, i64 %mul4, i64 %mul290, i64 %mul299, i64 %mul318, i64 %mul325, i64 %mul6, i64 %mul5, i64 %mul353, i64 %mul360, i64 %mul369, i64 %mul344, i64 %add23914_loc, i64 %add27412_loc, i64 %add30110_loc, i64 %add3378_loc, i64 %add3716_loc, i64 %add21320_loc, i64 %p_loc" [d3.cpp:83]   --->   Operation 241 'call' 'call_ln83' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 6.51>
ST_24 : Operation 242 [1/1] (0.00ns)   --->   "%add180_116_loc_load = load i64 %add180_116_loc"   --->   Operation 242 'load' 'add180_116_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 243 [1/1] (0.00ns)   --->   "%add151_115_loc_load = load i64 %add151_115_loc"   --->   Operation 243 'load' 'add151_115_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 244 [1/1] (0.67ns)   --->   "%store_ln62 = store i64 %add151_115_loc_load, i3 %arr_addr_1" [d3.cpp:62]   --->   Operation 244 'store' 'store_ln62' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_24 : Operation 245 [1/1] (0.67ns)   --->   "%store_ln64 = store i64 %add180_116_loc_load, i3 %arr_1_addr_1" [d3.cpp:64]   --->   Operation 245 'store' 'store_ln64' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_24 : Operation 246 [1/1] (0.00ns)   --->   "%add23914_loc_load = load i64 %add23914_loc"   --->   Operation 246 'load' 'add23914_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 247 [1/1] (0.00ns)   --->   "%add27412_loc_load = load i64 %add27412_loc"   --->   Operation 247 'load' 'add27412_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 248 [1/1] (0.00ns)   --->   "%add30110_loc_load = load i64 %add30110_loc"   --->   Operation 248 'load' 'add30110_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 249 [1/1] (0.00ns)   --->   "%add3378_loc_load = load i64 %add3378_loc"   --->   Operation 249 'load' 'add3378_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 250 [1/1] (0.00ns)   --->   "%add3716_loc_load = load i64 %add3716_loc"   --->   Operation 250 'load' 'add3716_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 251 [1/1] (0.67ns)   --->   "%store_ln106 = store i64 %add3716_loc_load, i3 %arr_addr_2" [d3.cpp:106]   --->   Operation 251 'store' 'store_ln106' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_24 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i64 %add3378_loc_load" [d3.cpp:113]   --->   Operation 252 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 253 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add3378_loc_load, i32 26, i32 63" [d3.cpp:113]   --->   Operation 253 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i38 %lshr_ln2" [d3.cpp:113]   --->   Operation 254 'zext' 'zext_ln113_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln113_1 = trunc i64 %add30110_loc_load" [d3.cpp:113]   --->   Operation 255 'trunc' 'trunc_ln113_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln113_3 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add3378_loc_load, i32 26, i32 50" [d3.cpp:113]   --->   Operation 256 'partselect' 'trunc_ln113_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 257 [1/1] (1.08ns)   --->   "%add_ln113 = add i64 %zext_ln113_2, i64 %add30110_loc_load" [d3.cpp:113]   --->   Operation 257 'add' 'add_ln113' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 258 [1/1] (0.00ns)   --->   "%lshr_ln113_1 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113, i32 25, i32 63" [d3.cpp:113]   --->   Operation 258 'partselect' 'lshr_ln113_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i39 %lshr_ln113_1" [d3.cpp:113]   --->   Operation 259 'zext' 'zext_ln113_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln113_2 = trunc i64 %add27412_loc_load" [d3.cpp:113]   --->   Operation 260 'trunc' 'trunc_ln113_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln113_5 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113, i32 25, i32 50" [d3.cpp:113]   --->   Operation 261 'partselect' 'trunc_ln113_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 262 [1/1] (1.08ns)   --->   "%add_ln113_1 = add i64 %zext_ln113_3, i64 %add27412_loc_load" [d3.cpp:113]   --->   Operation 262 'add' 'add_ln113_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 263 [1/1] (0.00ns)   --->   "%lshr_ln113_2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 63" [d3.cpp:113]   --->   Operation 263 'partselect' 'lshr_ln113_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i38 %lshr_ln113_2" [d3.cpp:113]   --->   Operation 264 'zext' 'zext_ln113_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln113_4 = trunc i64 %add23914_loc_load" [d3.cpp:113]   --->   Operation 265 'trunc' 'trunc_ln113_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln113_7 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 50" [d3.cpp:113]   --->   Operation 266 'partselect' 'trunc_ln113_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 267 [1/1] (1.08ns)   --->   "%add_ln113_2 = add i64 %zext_ln113_4, i64 %add23914_loc_load" [d3.cpp:113]   --->   Operation 267 'add' 'add_ln113_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 268 [1/1] (0.00ns)   --->   "%lshr_ln113_3 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 63" [d3.cpp:113]   --->   Operation 268 'partselect' 'lshr_ln113_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i39 %lshr_ln113_3" [d3.cpp:113]   --->   Operation 269 'zext' 'zext_ln113_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln113_6 = trunc i64 %add3716_loc_load" [d3.cpp:113]   --->   Operation 270 'trunc' 'trunc_ln113_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln113_9 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 50" [d3.cpp:113]   --->   Operation 271 'partselect' 'trunc_ln113_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 272 [1/1] (1.08ns)   --->   "%add_ln113_3 = add i64 %zext_ln113_5, i64 %add3716_loc_load" [d3.cpp:113]   --->   Operation 272 'add' 'add_ln113_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 273 [1/1] (0.00ns)   --->   "%lshr_ln113_4 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 63" [d3.cpp:113]   --->   Operation 273 'partselect' 'lshr_ln113_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln113_6 = zext i38 %lshr_ln113_4" [d3.cpp:113]   --->   Operation 274 'zext' 'zext_ln113_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln113_8 = trunc i64 %add180_116_loc_load" [d3.cpp:113]   --->   Operation 275 'trunc' 'trunc_ln113_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln113_s = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 50" [d3.cpp:113]   --->   Operation 276 'partselect' 'trunc_ln113_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 277 [1/1] (1.08ns)   --->   "%add_ln113_4 = add i64 %zext_ln113_6, i64 %add180_116_loc_load" [d3.cpp:113]   --->   Operation 277 'add' 'add_ln113_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 278 [1/1] (0.00ns)   --->   "%lshr_ln113_5 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 63" [d3.cpp:113]   --->   Operation 278 'partselect' 'lshr_ln113_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln113_7 = zext i39 %lshr_ln113_5" [d3.cpp:113]   --->   Operation 279 'zext' 'zext_ln113_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln113_10 = trunc i64 %add151_115_loc_load" [d3.cpp:113]   --->   Operation 280 'trunc' 'trunc_ln113_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln113_11 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 50" [d3.cpp:113]   --->   Operation 281 'partselect' 'trunc_ln113_11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 282 [1/1] (1.08ns)   --->   "%add_ln113_5 = add i64 %zext_ln113_7, i64 %add151_115_loc_load" [d3.cpp:113]   --->   Operation 282 'add' 'add_ln113_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 283 [1/1] (0.00ns)   --->   "%lshr_ln113_6 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 63" [d3.cpp:113]   --->   Operation 283 'partselect' 'lshr_ln113_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln113_13 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 50" [d3.cpp:113]   --->   Operation 284 'partselect' 'trunc_ln113_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 285 [1/1] (0.94ns)   --->   "%add_ln114_2 = add i25 %trunc_ln113_3, i25 %trunc_ln113_1" [d3.cpp:114]   --->   Operation 285 'add' 'add_ln114_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 286 [1/1] (0.95ns)   --->   "%add_ln115_2 = add i26 %trunc_ln113_5, i26 %trunc_ln113_2" [d3.cpp:115]   --->   Operation 286 'add' 'add_ln115_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 287 [1/1] (0.94ns)   --->   "%add_ln116 = add i25 %trunc_ln113_7, i25 %trunc_ln113_4" [d3.cpp:116]   --->   Operation 287 'add' 'add_ln116' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 288 [1/1] (0.95ns)   --->   "%add_ln117 = add i26 %trunc_ln113_9, i26 %trunc_ln113_6" [d3.cpp:117]   --->   Operation 288 'add' 'add_ln117' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 289 [1/1] (0.94ns)   --->   "%add_ln118 = add i25 %trunc_ln113_s, i25 %trunc_ln113_8" [d3.cpp:118]   --->   Operation 289 'add' 'add_ln118' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 290 [1/1] (0.95ns)   --->   "%add_ln119 = add i26 %trunc_ln113_11, i26 %trunc_ln113_10" [d3.cpp:119]   --->   Operation 290 'add' 'add_ln119' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.17>
ST_25 : Operation 291 [1/1] (0.00ns)   --->   "%add131_114_loc_load = load i64 %add131_114_loc"   --->   Operation 291 'load' 'add131_114_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 292 [1/1] (0.67ns)   --->   "%store_ln61 = store i64 %add131_114_loc_load, i3 %arr_1_addr" [d3.cpp:61]   --->   Operation 292 'store' 'store_ln61' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_25 : Operation 293 [1/1] (0.00ns)   --->   "%p_loc_load = load i64 %p_loc"   --->   Operation 293 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 294 [1/1] (0.67ns)   --->   "%store_ln100 = store i64 %add3378_loc_load, i3 %arr_addr_4" [d3.cpp:100]   --->   Operation 294 'store' 'store_ln100' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_25 : Operation 295 [1/1] (0.67ns)   --->   "%store_ln94 = store i64 %add30110_loc_load, i3 %arr_1_addr_3" [d3.cpp:94]   --->   Operation 295 'store' 'store_ln94' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_25 : Operation 296 [1/1] (0.67ns)   --->   "%store_ln89 = store i64 %add27412_loc_load, i3 %arr_addr_3" [d3.cpp:89]   --->   Operation 296 'store' 'store_ln89' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_25 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln113_8 = zext i38 %lshr_ln113_6" [d3.cpp:113]   --->   Operation 297 'zext' 'zext_ln113_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln113_12 = trunc i64 %add131_114_loc_load" [d3.cpp:113]   --->   Operation 298 'trunc' 'trunc_ln113_12' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 299 [1/1] (1.08ns)   --->   "%add_ln113_6 = add i64 %zext_ln113_8, i64 %add131_114_loc_load" [d3.cpp:113]   --->   Operation 299 'add' 'add_ln113_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 300 [1/1] (0.00ns)   --->   "%lshr_ln113_7 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 63" [d3.cpp:113]   --->   Operation 300 'partselect' 'lshr_ln113_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln113_9 = zext i39 %lshr_ln113_7" [d3.cpp:113]   --->   Operation 301 'zext' 'zext_ln113_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln113_14 = trunc i64 %p_loc_load" [d3.cpp:113]   --->   Operation 302 'trunc' 'trunc_ln113_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln113_15 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 50" [d3.cpp:113]   --->   Operation 303 'partselect' 'trunc_ln113_15' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 304 [1/1] (1.08ns)   --->   "%add_ln113_7 = add i64 %zext_ln113_9, i64 %p_loc_load" [d3.cpp:113]   --->   Operation 304 'add' 'add_ln113_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 305 [1/1] (0.00ns)   --->   "%lshr_ln113_8 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 63" [d3.cpp:113]   --->   Operation 305 'partselect' 'lshr_ln113_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln113_17 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 50" [d3.cpp:113]   --->   Operation 306 'partselect' 'trunc_ln113_17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 307 [1/1] (0.94ns)   --->   "%add_ln120 = add i25 %trunc_ln113_13, i25 %trunc_ln113_12" [d3.cpp:120]   --->   Operation 307 'add' 'add_ln120' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 308 [1/1] (0.95ns)   --->   "%add_ln121 = add i26 %trunc_ln113_15, i26 %trunc_ln113_14" [d3.cpp:121]   --->   Operation 308 'add' 'add_ln121' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.22>
ST_26 : Operation 309 [1/1] (0.00ns)   --->   "%add8117_loc_load = load i64 %add8117_loc"   --->   Operation 309 'load' 'add8117_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 310 [1/1] (0.67ns)   --->   "%store_ln50 = store i64 %add8117_loc_load, i3 %arr_1_addr_4" [d3.cpp:50]   --->   Operation 310 'store' 'store_ln50' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_26 : Operation 311 [1/1] (0.00ns)   --->   "%add21320_loc_load = load i64 %add21320_loc"   --->   Operation 311 'load' 'add21320_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 312 [1/1] (0.67ns)   --->   "%store_ln78 = store i64 %add21320_loc_load, i3 %arr_addr" [d3.cpp:78]   --->   Operation 312 'store' 'store_ln78' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_26 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln113_10 = zext i38 %lshr_ln113_8" [d3.cpp:113]   --->   Operation 313 'zext' 'zext_ln113_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln113_16 = trunc i64 %add8117_loc_load" [d3.cpp:113]   --->   Operation 314 'trunc' 'trunc_ln113_16' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 315 [1/1] (1.08ns)   --->   "%add_ln113_8 = add i64 %zext_ln113_10, i64 %add8117_loc_load" [d3.cpp:113]   --->   Operation 315 'add' 'add_ln113_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln113_18 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_8, i32 25, i32 63" [d3.cpp:113]   --->   Operation 316 'partselect' 'trunc_ln113_18' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i39 %trunc_ln113_18" [d3.cpp:113]   --->   Operation 317 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 318 [1/1] (3.45ns)   --->   "%mul_ln113 = mul i44 %zext_ln113, i44 19" [d3.cpp:113]   --->   Operation 318 'mul' 'mul_ln113' <Predicate = true> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln113_19 = trunc i44 %mul_ln113" [d3.cpp:113]   --->   Operation 319 'trunc' 'trunc_ln113_19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 320 [1/1] (0.95ns)   --->   "%add_ln113_9 = add i26 %trunc_ln113_19, i26 %trunc_ln113" [d3.cpp:113]   --->   Operation 320 'add' 'add_ln113_9' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i26 %add_ln113_9" [d3.cpp:113]   --->   Operation 321 'zext' 'zext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 322 [1/1] (0.00ns)   --->   "%out1_w_addr = getelementptr i27 %out1_w, i64 0, i64 0" [d3.cpp:113]   --->   Operation 322 'getelementptr' 'out1_w_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 323 [1/1] (0.67ns)   --->   "%store_ln113 = store i27 %zext_ln113_1, i4 %out1_w_addr" [d3.cpp:113]   --->   Operation 323 'store' 'store_ln113' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_26 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i26 %trunc_ln113" [d3.cpp:114]   --->   Operation 324 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 325 [1/1] (1.06ns)   --->   "%add_ln114 = add i44 %mul_ln113, i44 %zext_ln114" [d3.cpp:114]   --->   Operation 325 'add' 'add_ln114' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_s = partselect i18 @_ssdm_op_PartSelect.i18.i44.i32.i32, i44 %add_ln114, i32 26, i32 43" [d3.cpp:114]   --->   Operation 326 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 327 'zext' 'zext_ln114_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln114_3 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 328 'zext' 'zext_ln114_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 329 [1/1] (0.94ns)   --->   "%add_ln114_1 = add i25 %zext_ln114_3, i25 %add_ln114_2" [d3.cpp:114]   --->   Operation 329 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i25 %add_ln114_1" [d3.cpp:114]   --->   Operation 330 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 331 [1/1] (0.00ns)   --->   "%out1_w_addr_1 = getelementptr i27 %out1_w, i64 0, i64 1" [d3.cpp:114]   --->   Operation 331 'getelementptr' 'out1_w_addr_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 332 [1/1] (0.67ns)   --->   "%store_ln114 = store i27 %zext_ln114_1, i4 %out1_w_addr_1" [d3.cpp:114]   --->   Operation 332 'store' 'store_ln114' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_26 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i25 %add_ln114_2" [d3.cpp:115]   --->   Operation 333 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 334 [1/1] (0.94ns)   --->   "%add_ln115 = add i26 %zext_ln114_2, i26 %zext_ln115" [d3.cpp:115]   --->   Operation 334 'add' 'add_ln115' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 335 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %add_ln115, i32 25" [d3.cpp:115]   --->   Operation 335 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 336 [1/1] (0.94ns)   --->   "%add_ln122 = add i25 %trunc_ln113_17, i25 %trunc_ln113_16" [d3.cpp:122]   --->   Operation 336 'add' 'add_ln122' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.63>
ST_27 : Operation 337 [1/1] (0.67ns)   --->   "%store_ln83 = store i64 %add23914_loc_load, i3 %arr_1_addr_2" [d3.cpp:83]   --->   Operation 337 'store' 'store_ln83' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_27 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i1 %tmp" [d3.cpp:115]   --->   Operation 338 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i26 %add_ln115_2" [d3.cpp:115]   --->   Operation 339 'zext' 'zext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 340 [1/1] (0.95ns)   --->   "%add_ln115_1 = add i27 %zext_ln115_2, i27 %zext_ln115_1" [d3.cpp:115]   --->   Operation 340 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 341 [1/1] (0.00ns)   --->   "%out1_w_addr_2 = getelementptr i27 %out1_w, i64 0, i64 2" [d3.cpp:115]   --->   Operation 341 'getelementptr' 'out1_w_addr_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 342 [1/1] (0.67ns)   --->   "%store_ln115 = store i27 %add_ln115_1, i4 %out1_w_addr_2" [d3.cpp:115]   --->   Operation 342 'store' 'store_ln115' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_27 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i25 %add_ln116" [d3.cpp:116]   --->   Operation 343 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 344 [1/1] (0.00ns)   --->   "%out1_w_addr_3 = getelementptr i27 %out1_w, i64 0, i64 3" [d3.cpp:116]   --->   Operation 344 'getelementptr' 'out1_w_addr_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 345 [1/1] (0.67ns)   --->   "%store_ln116 = store i27 %zext_ln116, i4 %out1_w_addr_3" [d3.cpp:116]   --->   Operation 345 'store' 'store_ln116' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 28 <SV = 27> <Delay = 0.67>
ST_28 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i26 %add_ln117" [d3.cpp:117]   --->   Operation 346 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 347 [1/1] (0.00ns)   --->   "%out1_w_addr_4 = getelementptr i27 %out1_w, i64 0, i64 4" [d3.cpp:117]   --->   Operation 347 'getelementptr' 'out1_w_addr_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 348 [1/1] (0.67ns)   --->   "%store_ln117 = store i27 %zext_ln117, i4 %out1_w_addr_4" [d3.cpp:117]   --->   Operation 348 'store' 'store_ln117' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_28 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i25 %add_ln118" [d3.cpp:118]   --->   Operation 349 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 350 [1/1] (0.00ns)   --->   "%out1_w_addr_5 = getelementptr i27 %out1_w, i64 0, i64 5" [d3.cpp:118]   --->   Operation 350 'getelementptr' 'out1_w_addr_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 351 [1/1] (0.67ns)   --->   "%store_ln118 = store i27 %zext_ln118, i4 %out1_w_addr_5" [d3.cpp:118]   --->   Operation 351 'store' 'store_ln118' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 29 <SV = 28> <Delay = 0.67>
ST_29 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i26 %add_ln119" [d3.cpp:119]   --->   Operation 352 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 353 [1/1] (0.00ns)   --->   "%out1_w_addr_6 = getelementptr i27 %out1_w, i64 0, i64 6" [d3.cpp:119]   --->   Operation 353 'getelementptr' 'out1_w_addr_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 354 [1/1] (0.67ns)   --->   "%store_ln119 = store i27 %zext_ln119, i4 %out1_w_addr_6" [d3.cpp:119]   --->   Operation 354 'store' 'store_ln119' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_29 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i25 %add_ln120" [d3.cpp:120]   --->   Operation 355 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 356 [1/1] (0.00ns)   --->   "%out1_w_addr_7 = getelementptr i27 %out1_w, i64 0, i64 7" [d3.cpp:120]   --->   Operation 356 'getelementptr' 'out1_w_addr_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 357 [1/1] (0.67ns)   --->   "%store_ln120 = store i27 %zext_ln120, i4 %out1_w_addr_7" [d3.cpp:120]   --->   Operation 357 'store' 'store_ln120' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i26 %add_ln121" [d3.cpp:121]   --->   Operation 358 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 359 [1/1] (0.00ns)   --->   "%out1_w_addr_8 = getelementptr i27 %out1_w, i64 0, i64 8" [d3.cpp:121]   --->   Operation 359 'getelementptr' 'out1_w_addr_8' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 360 [1/1] (0.67ns)   --->   "%store_ln121 = store i27 %zext_ln121, i4 %out1_w_addr_8" [d3.cpp:121]   --->   Operation 360 'store' 'store_ln121' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_30 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i25 %add_ln122" [d3.cpp:122]   --->   Operation 361 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 362 [1/1] (0.00ns)   --->   "%out1_w_addr_9 = getelementptr i27 %out1_w, i64 0, i64 9" [d3.cpp:122]   --->   Operation 362 'getelementptr' 'out1_w_addr_9' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 363 [1/1] (0.67ns)   --->   "%store_ln122 = store i27 %zext_ln122, i4 %out1_w_addr_9" [d3.cpp:122]   --->   Operation 363 'store' 'store_ln122' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_30 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i62 %trunc_ln2" [d3.cpp:126]   --->   Operation 364 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 365 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln126" [d3.cpp:126]   --->   Operation 365 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 366 [1/1] (7.30ns)   --->   "%empty_38 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d3.cpp:126]   --->   Operation 366 'writereq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 367 [2/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln2, i27 %out1_w" [d3.cpp:126]   --->   Operation 367 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 368 [1/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln2, i27 %out1_w" [d3.cpp:126]   --->   Operation 368 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 369 [5/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 369 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 370 [4/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 370 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 371 [3/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 371 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 372 [2/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 372 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 373 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [d3.cpp:3]   --->   Operation 373 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 374 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 10, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 374 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 375 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 375 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 376 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_15, void @empty, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 376 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 377 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 377 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 378 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_15, void @empty_13, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 378 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 379 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 379 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 380 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_15, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 380 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 381 [1/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 381 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 382 [1/1] (0.00ns)   --->   "%ret_ln131 = ret" [d3.cpp:131]   --->   Operation 382 'ret' 'ret_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg1_read') on port 'arg1' [4]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d3.cpp:17) [44]  (0.000 ns)
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [45]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [45]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [45]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [45]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [45]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [45]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [45]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [45]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.224ns
The critical path consists of the following:
	'call' operation ('call_ln17', d3.cpp:17) to 'fiat_25519_carry_square_Pipeline_ARRAY_1_READ' [46]  (1.224 ns)

 <State 12>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('arr_1_addr') [40]  (0.000 ns)
	'load' operation ('arr_1_load', d3.cpp:30) on array 'arr', d3.cpp:13 [67]  (0.677 ns)

 <State 13>: 3.420ns
The critical path consists of the following:
	'load' operation ('arg1_r_9_loc_load') on local variable 'arg1_r_9_loc' [47]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul16') [63]  (2.846 ns)

 <State 14>: 5.182ns
The critical path consists of the following:
	'load' operation ('arg1_r_8_loc_load') on local variable 'arg1_r_8_loc' [48]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.989 ns)
'mul' operation ('mul_ln30', d3.cpp:30) [66]  (2.431 ns)
	'add' operation ('add_ln30', d3.cpp:30) [68]  (1.085 ns)
	'store' operation ('store_ln30', d3.cpp:30) of variable 'add_ln30', d3.cpp:30 on array 'arr', d3.cpp:13 [112]  (0.677 ns)

 <State 15>: 5.182ns
The critical path consists of the following:
	'load' operation ('arg1_r_4_loc_load') on local variable 'arg1_r_4_loc' [52]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.989 ns)
'mul' operation ('mul_ln30_4', d3.cpp:30) [87]  (2.431 ns)
	'add' operation ('add_ln30_4', d3.cpp:30) [105]  (1.085 ns)
	'store' operation ('store_ln30', d3.cpp:30) of variable 'add_ln30_4', d3.cpp:30 on array 'arr', d3.cpp:13 [116]  (0.677 ns)

 <State 16>: 0.721ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3' [122]  (0.721 ns)

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 0.677ns
The critical path consists of the following:
	'load' operation ('arr_1_load_5', d3.cpp:61) on array 'arr', d3.cpp:13 [129]  (0.677 ns)

 <State 19>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('arr_1_addr_4') [123]  (0.000 ns)
	'load' operation ('arr_1_load_4', d3.cpp:50) on array 'arr', d3.cpp:13 [124]  (0.677 ns)

 <State 20>: 1.104ns
The critical path consists of the following:
	'load' operation ('arr_1_load_4', d3.cpp:50) on array 'arr', d3.cpp:13 [124]  (0.677 ns)
	'call' operation ('call_ln50', d3.cpp:50) to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5' [125]  (0.427 ns)

 <State 21>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul219') [141]  (2.846 ns)

 <State 22>: 3.847ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.989 ns)
'mul' operation ('mul369', d3.cpp:30) [182]  (2.431 ns)
	'call' operation ('call_ln83', d3.cpp:83) to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9' [191]  (0.427 ns)

 <State 23>: 0.673ns
The critical path consists of the following:
	'call' operation ('call_ln83', d3.cpp:83) to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9' [191]  (0.673 ns)

 <State 24>: 6.510ns
The critical path consists of the following:
	'load' operation ('add30110_loc_load') on local variable 'add30110_loc' [194]  (0.000 ns)
	'add' operation ('add_ln113', d3.cpp:113) [210]  (1.085 ns)
	'add' operation ('add_ln113_1', d3.cpp:113) [215]  (1.085 ns)
	'add' operation ('add_ln113_2', d3.cpp:113) [220]  (1.085 ns)
	'add' operation ('add_ln113_3', d3.cpp:113) [225]  (1.085 ns)
	'add' operation ('add_ln113_4', d3.cpp:113) [230]  (1.085 ns)
	'add' operation ('add_ln113_5', d3.cpp:113) [235]  (1.085 ns)

 <State 25>: 2.170ns
The critical path consists of the following:
	'load' operation ('add131_114_loc_load') on local variable 'add131_114_loc' [136]  (0.000 ns)
	'add' operation ('add_ln113_6', d3.cpp:113) [240]  (1.085 ns)
	'add' operation ('add_ln113_7', d3.cpp:113) [245]  (1.085 ns)

 <State 26>: 7.224ns
The critical path consists of the following:
	'load' operation ('add8117_loc_load') on local variable 'add8117_loc' [126]  (0.000 ns)
	'add' operation ('add_ln113_8', d3.cpp:113) [250]  (1.085 ns)
	'mul' operation ('mul_ln113', d3.cpp:113) [253]  (3.455 ns)
	'add' operation ('add_ln114', d3.cpp:114) [260]  (1.062 ns)
	'add' operation ('add_ln114_1', d3.cpp:114) [265]  (0.945 ns)
	'store' operation ('store_ln114', d3.cpp:114) of variable 'zext_ln114_1', d3.cpp:114 on array 'out1_w', d3.cpp:12 [268]  (0.677 ns)

 <State 27>: 1.632ns
The critical path consists of the following:
	'add' operation ('add_ln115_1', d3.cpp:115) [275]  (0.955 ns)
	'store' operation ('store_ln115', d3.cpp:115) of variable 'add_ln115_1', d3.cpp:115 on array 'out1_w', d3.cpp:12 [277]  (0.677 ns)

 <State 28>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln117', d3.cpp:117) of variable 'zext_ln117', d3.cpp:117 on array 'out1_w', d3.cpp:12 [285]  (0.677 ns)

 <State 29>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln119', d3.cpp:119) of variable 'zext_ln119', d3.cpp:119 on array 'out1_w', d3.cpp:12 [293]  (0.677 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d3.cpp:126) [308]  (0.000 ns)
	bus request operation ('empty_38', d3.cpp:126) on port 'mem' (d3.cpp:126) [309]  (7.300 ns)

 <State 31>: 0.000ns
The critical path consists of the following:

 <State 32>: 0.000ns
The critical path consists of the following:

 <State 33>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_39', d3.cpp:131) on port 'mem' (d3.cpp:131) [311]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_39', d3.cpp:131) on port 'mem' (d3.cpp:131) [311]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_39', d3.cpp:131) on port 'mem' (d3.cpp:131) [311]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_39', d3.cpp:131) on port 'mem' (d3.cpp:131) [311]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_39', d3.cpp:131) on port 'mem' (d3.cpp:131) [311]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
