;redcode
;assert 1
	SPL -9, @-12
	MOV -1, <-26
	SPL <100, #60
	MOV 100, @290
	SUB @127, 106
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	DJN <121, #106
	DJN <121, #106
	ADD #270, <0
	ADD 130, 9
	SUB @121, 103
	ADD -130, 9
	SPL 0, <-82
	SPL 0, <-82
	ADD #270, <0
	SUB 20, @12
	SPL 0, <-82
	ADD #270, <0
	SUB <127, 106
	SUB @127, 106
	DJN -7, @-20
	ADD #270, <0
	SUB 20, @12
	SLT @-408, @-90
	SUB @127, 106
	SUB #270, <0
	SUB #118, 123
	ADD #270, <0
	ADD #270, <0
	SUB @127, 106
	SUB @127, 106
	DJN -7, @-20
	CMP 702, 0
	JMN 100, 10
	SUB @127, 106
	CMP 702, 0
	DJN <-408, #-90
	SUB 20, @12
	SUB 20, @12
	ADD #92, @120
	SUB #118, 123
	CMP 702, 0
	CMP 702, 0
	MOV -7, <-20
	SPL -9, @-12
	SPL <100, #60
	JMP @72, #200
