// Seed: 2567176749
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  assign module_1.id_3 = 0;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd8
) (
    input tri0 _id_0,
    input wand id_1,
    input supply0 id_2,
    input supply0 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input tri1 id_6
);
  logic id_8 = (id_0) * -1;
  logic id_9[{  id_0  {  -1  }  }  ==  1 : 1];
  ;
  module_0 modCall_1 (
      id_9,
      id_8,
      id_8,
      id_9,
      id_8
  );
endmodule
