Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Feb 27 17:23:27 2023
| Host         : DESKTOP-55K0DUP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Clock_Divider_timing_summary_routed.rpt -pb Clock_Divider_timing_summary_routed.pb -rpx Clock_Divider_timing_summary_routed.rpx -warn_on_violation
| Design       : Clock_Divider
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  132         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (132)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (260)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (132)
--------------------------
 There are 132 register/latch pins with no clock driven by root clock pin: Clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (260)
--------------------------------------------------
 There are 260 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  268          inf        0.000                      0                  268           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           268 Endpoints
Min Delay           268 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Clk_inter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pmod[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.108ns  (logic 4.120ns (45.233%)  route 4.988ns (54.767%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE                         0.000     0.000 r  Clk_inter_reg[1]/C
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Clk_inter_reg[1]/Q
                         net (fo=3, routed)           4.988     5.506    pmod_OBUF[1]
    Y12                  OBUF (Prop_obuf_I_O)         3.602     9.108 r  pmod_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.108    pmod[1]
    Y12                                                               r  pmod[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_inter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.839ns  (logic 4.037ns (45.672%)  route 4.802ns (54.328%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE                         0.000     0.000 r  Clk_inter_reg[0]/C
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Clk_inter_reg[0]/Q
                         net (fo=3, routed)           4.802     5.258    pmod_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.581     8.839 r  Leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.839    Leds[0]
    M14                                                               r  Leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_inter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.797ns  (logic 4.090ns (46.495%)  route 4.707ns (53.505%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE                         0.000     0.000 r  Clk_inter_reg[1]/C
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Clk_inter_reg[1]/Q
                         net (fo=3, routed)           4.707     5.225    pmod_OBUF[1]
    N16                  OBUF (Prop_obuf_I_O)         3.572     8.797 r  Leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.797    Leds[1]
    N16                                                               r  Leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_inter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pmod[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.701ns  (logic 4.079ns (46.887%)  route 4.621ns (53.113%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE                         0.000     0.000 r  Clk_inter_reg[3]/C
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Clk_inter_reg[3]/Q
                         net (fo=3, routed)           4.621     5.139    pmod_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         3.561     8.701 r  pmod_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.701    pmod[3]
    V11                                                               r  pmod[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_inter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.658ns  (logic 4.048ns (46.754%)  route 4.610ns (53.246%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE                         0.000     0.000 r  Clk_inter_reg[3]/C
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Clk_inter_reg[3]/Q
                         net (fo=3, routed)           4.610     5.128    pmod_OBUF[3]
    R14                  OBUF (Prop_obuf_I_O)         3.530     8.658 r  Leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.658    Leds[3]
    R14                                                               r  Leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_inter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pmod[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.637ns  (logic 4.044ns (46.824%)  route 4.593ns (53.176%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE                         0.000     0.000 r  Clk_inter_reg[0]/C
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Clk_inter_reg[0]/Q
                         net (fo=3, routed)           4.593     5.049    pmod_OBUF[0]
    Y11                  OBUF (Prop_obuf_I_O)         3.588     8.637 r  pmod_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.637    pmod[0]
    Y11                                                               r  pmod[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_inter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.609ns  (logic 4.013ns (46.620%)  route 4.595ns (53.380%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE                         0.000     0.000 r  Clk_inter_reg[2]/C
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Clk_inter_reg[2]/Q
                         net (fo=3, routed)           4.595     5.051    pmod_OBUF[2]
    P14                  OBUF (Prop_obuf_I_O)         3.557     8.609 r  Leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.609    Leds[2]
    P14                                                               r  Leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_inter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pmod[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.238ns  (logic 4.041ns (49.046%)  route 4.198ns (50.954%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE                         0.000     0.000 r  Clk_inter_reg[2]/C
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Clk_inter_reg[2]/Q
                         net (fo=3, routed)           4.198     4.654    pmod_OBUF[2]
    W11                  OBUF (Prop_obuf_I_O)         3.585     8.238 r  pmod_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.238    pmod[2]
    W11                                                               r  pmod[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Teller3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Clk_inter_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.498ns  (logic 2.605ns (40.091%)  route 3.893ns (59.909%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDRE                         0.000     0.000 r  Teller3_reg[0]/C
    SLICE_X52Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Teller3_reg[0]/Q
                         net (fo=3, routed)           0.649     1.105    Teller3_reg[0]
    SLICE_X53Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.685 r  Teller3_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.685    Teller3_reg[0]_i_10_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.799 r  Teller3_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.799    Teller3_reg[0]_i_11_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.913 r  Teller3_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.913    Teller3_reg[0]_i_12_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.027 r  Teller3_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.027    Teller3_reg[0]_i_13_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.141 r  Teller3_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.141    Teller3_reg[0]_i_14_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.255 r  Teller3_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.255    Teller3_reg[0]_i_15_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.369 r  Teller3_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.001     2.370    Teller3_reg[0]_i_16_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.704 f  Teller3_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.801     3.505    plusOp[30]
    SLICE_X53Y51         LUT6 (Prop_lut6_I1_O)        0.303     3.808 r  Teller3[0]_i_8/O
                         net (fo=1, routed)           1.195     5.003    Teller3[0]_i_8_n_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.127 r  Teller3[0]_i_1/O
                         net (fo=33, routed)          1.247     6.374    clear
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.498 r  Clk_inter[3]_i_1/O
                         net (fo=1, routed)           0.000     6.498    Clk_inter[3]_i_1_n_0
    SLICE_X54Y45         FDRE                                         r  Clk_inter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Teller3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Teller3_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.321ns  (logic 2.481ns (39.252%)  route 3.840ns (60.748%))
  Logic Levels:           11  (CARRY4=8 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDRE                         0.000     0.000 r  Teller3_reg[0]/C
    SLICE_X52Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Teller3_reg[0]/Q
                         net (fo=3, routed)           0.649     1.105    Teller3_reg[0]
    SLICE_X53Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.685 r  Teller3_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.685    Teller3_reg[0]_i_10_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.799 r  Teller3_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.799    Teller3_reg[0]_i_11_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.913 r  Teller3_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.913    Teller3_reg[0]_i_12_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.027 r  Teller3_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.027    Teller3_reg[0]_i_13_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.141 r  Teller3_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.141    Teller3_reg[0]_i_14_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.255 r  Teller3_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.255    Teller3_reg[0]_i_15_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.369 r  Teller3_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.001     2.370    Teller3_reg[0]_i_16_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.704 f  Teller3_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.801     3.505    plusOp[30]
    SLICE_X53Y51         LUT6 (Prop_lut6_I1_O)        0.303     3.808 r  Teller3[0]_i_8/O
                         net (fo=1, routed)           1.195     5.003    Teller3[0]_i_8_n_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.127 r  Teller3[0]_i_1/O
                         net (fo=33, routed)          1.194     6.321    clear
    SLICE_X52Y43         FDRE                                         r  Teller3_reg[0]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Teller0_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Teller0_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE                         0.000     0.000 r  Teller0_reg[11]/C
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Teller0_reg[11]/Q
                         net (fo=2, routed)           0.119     0.260    Teller0_reg[11]
    SLICE_X51Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  Teller0_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    Teller0_reg[8]_i_1_n_4
    SLICE_X51Y56         FDRE                                         r  Teller0_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Teller0_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Teller0_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDRE                         0.000     0.000 r  Teller0_reg[15]/C
    SLICE_X51Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Teller0_reg[15]/Q
                         net (fo=2, routed)           0.119     0.260    Teller0_reg[15]
    SLICE_X51Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  Teller0_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    Teller0_reg[12]_i_1_n_4
    SLICE_X51Y57         FDRE                                         r  Teller0_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Teller0_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Teller0_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE                         0.000     0.000 r  Teller0_reg[19]/C
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Teller0_reg[19]/Q
                         net (fo=2, routed)           0.119     0.260    Teller0_reg[19]
    SLICE_X51Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  Teller0_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    Teller0_reg[16]_i_1_n_4
    SLICE_X51Y58         FDRE                                         r  Teller0_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Teller0_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Teller0_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE                         0.000     0.000 r  Teller0_reg[23]/C
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Teller0_reg[23]/Q
                         net (fo=2, routed)           0.119     0.260    Teller0_reg[23]
    SLICE_X51Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  Teller0_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    Teller0_reg[20]_i_1_n_4
    SLICE_X51Y59         FDRE                                         r  Teller0_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Teller0_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Teller0_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE                         0.000     0.000 r  Teller0_reg[27]/C
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Teller0_reg[27]/Q
                         net (fo=2, routed)           0.119     0.260    Teller0_reg[27]
    SLICE_X51Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  Teller0_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    Teller0_reg[24]_i_1_n_4
    SLICE_X51Y60         FDRE                                         r  Teller0_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Teller0_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Teller0_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE                         0.000     0.000 r  Teller0_reg[31]/C
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Teller0_reg[31]/Q
                         net (fo=2, routed)           0.119     0.260    Teller0_reg[31]
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  Teller0_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    Teller0_reg[28]_i_1_n_4
    SLICE_X51Y61         FDRE                                         r  Teller0_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Teller0_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Teller0_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE                         0.000     0.000 r  Teller0_reg[3]/C
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Teller0_reg[3]/Q
                         net (fo=2, routed)           0.119     0.260    Teller0_reg[3]
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  Teller0_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.368    Teller0_reg[0]_i_2_n_4
    SLICE_X51Y54         FDRE                                         r  Teller0_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Teller0_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Teller0_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE                         0.000     0.000 r  Teller0_reg[7]/C
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Teller0_reg[7]/Q
                         net (fo=2, routed)           0.119     0.260    Teller0_reg[7]
    SLICE_X51Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  Teller0_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    Teller0_reg[4]_i_1_n_4
    SLICE_X51Y55         FDRE                                         r  Teller0_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_inter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Clk_inter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.269%)  route 0.184ns (49.731%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE                         0.000     0.000 r  Clk_inter_reg[0]/C
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Clk_inter_reg[0]/Q
                         net (fo=3, routed)           0.184     0.325    pmod_OBUF[0]
    SLICE_X49Y59         LUT2 (Prop_lut2_I1_O)        0.045     0.370 r  Clk_inter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.370    Clk_inter[0]_i_1_n_0
    SLICE_X49Y59         FDRE                                         r  Clk_inter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_inter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Clk_inter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.157%)  route 0.185ns (49.843%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE                         0.000     0.000 r  Clk_inter_reg[2]/C
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Clk_inter_reg[2]/Q
                         net (fo=3, routed)           0.185     0.326    pmod_OBUF[2]
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.045     0.371 r  Clk_inter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.371    Clk_inter[2]_i_1_n_0
    SLICE_X49Y50         FDRE                                         r  Clk_inter_reg[2]/D
  -------------------------------------------------------------------    -------------------





