\hypertarget{structADI__FPGA__BACKDOOR__REGMAP1__FPGA__DEBUG1__t}{}\doxysection{A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+F\+P\+G\+A\+\_\+\+D\+E\+B\+U\+G1\+\_\+t Struct Reference}
\label{structADI__FPGA__BACKDOOR__REGMAP1__FPGA__DEBUG1__t}\index{ADI\_FPGA\_BACKDOOR\_REGMAP1\_FPGA\_DEBUG1\_t@{ADI\_FPGA\_BACKDOOR\_REGMAP1\_FPGA\_DEBUG1\_t}}


{\ttfamily \#include $<$fpga\+\_\+backdoor\+\_\+typedefs.\+h$>$}



\doxysubsection{Detailed Description}
========================================================================\hypertarget{structADI__FPGA__BACKDOOR__REGMAP1__FPGA__DEBUG1__t_autotoc_md143}{}\doxysubsection{\textbackslash{}brief F\+P\+G\+A Debug Register for H\+S\+P A\+EB}\label{structADI__FPGA__BACKDOOR__REGMAP1__FPGA__DEBUG1__t_autotoc_md143}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
fpga\+\_\+backdoor\+\_\+typedefs.\+h\end{DoxyCompactItemize}
