Generating HDL for page 16.11.01.1 A CH INPUT TRANS FOR ADDER-ACC at 9/28/2020 4:39:35 PM
Note: DOT Function at 1B has input level(s) of B, and output level(s) of B, Logic Function set to AND
Note: DOT Function at 1F has input level(s) of B, and output level(s) of B, Logic Function set to AND
Ignoring Logic Block 5D with symbol L
Ignoring Logic Block 5G with symbol L
Generating Statement for block at 4B with output pin(s) of OUT_4B_K
	and inputs of PB_TRUE_ADD_A,PB_A_CH_NOT_1_BIT
	and logic function of NAND
Generating Statement for block at 4C with output pin(s) of OUT_4C_K
	and inputs of PB_COMP_ADD_A,PB_A_CH_1_BIT
	and logic function of NAND
Generating Statement for block at 4D with output pin(s) of OUT_4D_K
	and inputs of OUT_4E_C
	and logic function of NOT
Generating Statement for block at 4E with output pin(s) of OUT_4E_C, OUT_4E_C
	and inputs of MS_A_CH_INSERT_PLUS_ZERO
	and logic function of NOT
Generating Statement for block at 4F with output pin(s) of OUT_4F_K
	and inputs of PB_TRUE_ADD_A,PB_A_CH_1_BIT
	and logic function of NAND
Generating Statement for block at 4G with output pin(s) of OUT_4G_K
	and inputs of PB_A_CH_NOT_1_BIT,PB_COMP_ADD_A
	and logic function of NAND
Generating Statement for block at 5H with output pin(s) of OUT_5H_B, OUT_5H_B
	and inputs of MS_A_CH_INSERT_PLUS_NINE
	and logic function of NOT
Generating Statement for block at 4H with output pin(s) of OUT_4H_K
	and inputs of OUT_5H_B
	and logic function of NOT
Generating Statement for block at 1B with output pin(s) of OUT_DOT_1B
	and inputs of OUT_4B_K,OUT_4C_K,OUT_4D_K
	and logic function of AND
Generating Statement for block at 1F with output pin(s) of OUT_DOT_1F
	and inputs of OUT_4F_K,OUT_4G_K,OUT_4H_K
	and logic function of AND
Generating output sheet edge signal assignment to 
	signal PB_A_CH_INSERT_PLUS_ZERO
	from gate output OUT_4E_C
Generating output sheet edge signal assignment to 
	signal PB_A_CH_INSERT_PLUS_NINE
	from gate output OUT_5H_B
Generating output sheet edge signal assignment to 
	signal MB_ADD_AB0
	from gate output OUT_DOT_1B
Generating output sheet edge signal assignment to 
	signal MB_ADD_AB1
	from gate output OUT_DOT_1F
