Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Nov  4 13:36:48 2022
| Host         : Vernamlab-Dev running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ringoscillator_timing_summary_routed.rpt -pb ringoscillator_timing_summary_routed.pb -rpx ringoscillator_timing_summary_routed.rpx -warn_on_violation
| Design       : ringoscillator
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           
TIMING-23  Warning   Combinational loop found       20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (20)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (20)
----------------------
 There are 20 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.468        0.000                      0                    4        0.543        0.000                      0                    4        2.150        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.468        0.000                      0                    4        0.543        0.000                      0                    4        2.150        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.543ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.468ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.266ns (18.344%)  route 1.184ns (81.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 9.792 - 5.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  get_clk/O
                         net (fo=1, routed)           2.299     3.205    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           1.873     5.171    led_OBUF_BUFG[7]
    SLICE_X153Y1         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y1         FDRE (Prop_fdre_C_Q)         0.223     5.394 r  counter_reg[0]/Q
                         net (fo=5, routed)           0.739     6.132    counter_OBUF[0]
    SLICE_X144Y1         LUT4 (Prop_lut4_I1_O)        0.043     6.175 r  counter[3]_i_2/O
                         net (fo=1, routed)           0.445     6.621    p_0_in[3]
    SLICE_X153Y4         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  get_clk/O
                         net (fo=1, routed)           2.173     7.976    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           1.733     9.792    led_OBUF_BUFG[7]
    SLICE_X153Y4         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.353    10.146    
                         clock uncertainty           -0.035    10.110    
    SLICE_X153Y4         FDRE (Setup_fdre_C_D)       -0.022    10.088    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.088    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                  3.468    

Slack (MET) :             3.515ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.266ns (18.960%)  route 1.137ns (81.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 9.792 - 5.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  get_clk/O
                         net (fo=1, routed)           2.299     3.205    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           1.873     5.171    led_OBUF_BUFG[7]
    SLICE_X153Y1         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y1         FDRE (Prop_fdre_C_Q)         0.223     5.394 r  counter_reg[0]/Q
                         net (fo=5, routed)           0.624     6.017    counter_OBUF[0]
    SLICE_X145Y1         LUT3 (Prop_lut3_I0_O)        0.043     6.060 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.513     6.574    p_0_in[2]
    SLICE_X153Y3         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  get_clk/O
                         net (fo=1, routed)           2.173     7.976    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           1.733     9.792    led_OBUF_BUFG[7]
    SLICE_X153Y3         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.353    10.146    
                         clock uncertainty           -0.035    10.110    
    SLICE_X153Y3         FDRE (Setup_fdre_C_D)       -0.022    10.088    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.088    
                         arrival time                          -6.574    
  -------------------------------------------------------------------
                         slack                                  3.515    

Slack (MET) :             3.602ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.266ns (20.223%)  route 1.049ns (79.777%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 9.792 - 5.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  get_clk/O
                         net (fo=1, routed)           2.299     3.205    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           1.873     5.171    led_OBUF_BUFG[7]
    SLICE_X153Y1         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y1         FDRE (Prop_fdre_C_Q)         0.223     5.394 r  counter_reg[0]/Q
                         net (fo=5, routed)           0.618     6.011    counter_OBUF[0]
    SLICE_X145Y1         LUT2 (Prop_lut2_I0_O)        0.043     6.054 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.432     6.486    p_0_in[1]
    SLICE_X153Y2         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  get_clk/O
                         net (fo=1, routed)           2.173     7.976    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           1.733     9.792    led_OBUF_BUFG[7]
    SLICE_X153Y2         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.353    10.146    
                         clock uncertainty           -0.035    10.110    
    SLICE_X153Y2         FDRE (Setup_fdre_C_D)       -0.022    10.088    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.088    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  3.602    

Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.266ns (22.052%)  route 0.940ns (77.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 9.792 - 5.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  get_clk/O
                         net (fo=1, routed)           2.299     3.205    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           1.873     5.171    led_OBUF_BUFG[7]
    SLICE_X153Y1         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y1         FDRE (Prop_fdre_C_Q)         0.223     5.394 f  counter_reg[0]/Q
                         net (fo=5, routed)           0.501     5.894    counter_OBUF[0]
    SLICE_X145Y1         LUT1 (Prop_lut1_I0_O)        0.043     5.937 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.440     6.377    p_0_in[0]
    SLICE_X153Y1         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  get_clk/O
                         net (fo=1, routed)           2.173     7.976    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           1.733     9.792    led_OBUF_BUFG[7]
    SLICE_X153Y1         FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.378    10.171    
                         clock uncertainty           -0.035    10.135    
    SLICE_X153Y1         FDRE (Setup_fdre_C_D)       -0.022    10.113    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.113    
                         arrival time                          -6.377    
  -------------------------------------------------------------------
                         slack                                  3.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.128ns (21.954%)  route 0.455ns (78.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  get_clk/O
                         net (fo=1, routed)           1.083     1.471    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           0.781     2.278    led_OBUF_BUFG[7]
    SLICE_X153Y2         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y2         FDRE (Prop_fdre_C_Q)         0.100     2.378 r  counter_reg[1]/Q
                         net (fo=4, routed)           0.214     2.593    counter_OBUF[1]
    SLICE_X145Y1         LUT2 (Prop_lut2_I1_O)        0.028     2.621 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.241     2.861    p_0_in[1]
    SLICE_X153Y2         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  get_clk/O
                         net (fo=1, routed)           1.154     1.624    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           1.041     2.695    led_OBUF_BUFG[7]
    SLICE_X153Y2         FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.416     2.278    
    SLICE_X153Y2         FDRE (Hold_fdre_C_D)         0.040     2.318    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.128ns (20.715%)  route 0.490ns (79.285%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  get_clk/O
                         net (fo=1, routed)           1.083     1.471    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           0.780     2.277    led_OBUF_BUFG[7]
    SLICE_X153Y3         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y3         FDRE (Prop_fdre_C_Q)         0.100     2.377 r  counter_reg[2]/Q
                         net (fo=3, routed)           0.244     2.621    counter_OBUF[2]
    SLICE_X144Y1         LUT4 (Prop_lut4_I2_O)        0.028     2.649 r  counter[3]_i_2/O
                         net (fo=1, routed)           0.246     2.895    p_0_in[3]
    SLICE_X153Y4         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  get_clk/O
                         net (fo=1, routed)           1.154     1.624    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           1.040     2.694    led_OBUF_BUFG[7]
    SLICE_X153Y4         FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.402     2.291    
    SLICE_X153Y4         FDRE (Hold_fdre_C_D)         0.040     2.331    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.128ns (19.902%)  route 0.515ns (80.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  get_clk/O
                         net (fo=1, routed)           1.083     1.471    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           0.780     2.277    led_OBUF_BUFG[7]
    SLICE_X153Y3         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y3         FDRE (Prop_fdre_C_Q)         0.100     2.377 r  counter_reg[2]/Q
                         net (fo=3, routed)           0.237     2.614    counter_OBUF[2]
    SLICE_X145Y1         LUT3 (Prop_lut3_I2_O)        0.028     2.642 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.278     2.921    p_0_in[2]
    SLICE_X153Y3         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  get_clk/O
                         net (fo=1, routed)           1.154     1.624    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           1.040     2.694    led_OBUF_BUFG[7]
    SLICE_X153Y3         FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.416     2.277    
    SLICE_X153Y3         FDRE (Hold_fdre_C_D)         0.040     2.317    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.921    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.128ns (19.475%)  route 0.529ns (80.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  get_clk/O
                         net (fo=1, routed)           1.083     1.471    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           0.781     2.278    led_OBUF_BUFG[7]
    SLICE_X153Y1         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y1         FDRE (Prop_fdre_C_Q)         0.100     2.378 f  counter_reg[0]/Q
                         net (fo=5, routed)           0.284     2.662    counter_OBUF[0]
    SLICE_X145Y1         LUT1 (Prop_lut1_I0_O)        0.028     2.690 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.246     2.936    p_0_in[0]
    SLICE_X153Y1         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  get_clk/O
                         net (fo=1, routed)           1.154     1.624    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           1.041     2.695    led_OBUF_BUFG[7]
    SLICE_X153Y1         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.416     2.278    
    SLICE_X153Y1         FDRE (Hold_fdre_C_D)         0.040     2.318    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.936    
  -------------------------------------------------------------------
                         slack                                  0.617    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         5.000       3.591      BUFGCTRL_X0Y0  led_OBUF_BUFG[7]_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X153Y1   counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X153Y2   counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X153Y3   counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X153Y4   counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X153Y1   counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X153Y1   counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X153Y2   counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X153Y2   counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X153Y3   counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X153Y3   counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X153Y4   counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X153Y4   counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X153Y1   counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X153Y1   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X153Y2   counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X153Y2   counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X153Y3   counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X153Y3   counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X153Y4   counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X153Y4   counter_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 R_in3
                            (input port)
  Destination:            R_out3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.851ns  (logic 4.927ns (23.630%)  route 15.924ns (76.370%))
  Logic Levels:           18  (IBUF=1 LUT1=15 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  R_in3 (IN)
                         net (fo=0)                   0.000     0.000    R_in3
    P19                  IBUF (Prop_ibuf_I_O)         0.959     0.959 f  R_in3_IBUF_inst/O
                         net (fo=2, routed)           6.430     7.389    led_OBUF[5]
    SLICE_X150Y0         LUT2 (Prop_lut2_I1_O)        0.043     7.432 f  not0000_i_1/O
                         net (fo=1, routed)           0.159     7.591    not0000/X
    SLICE_X150Y0         LUT1 (Prop_lut1_I0_O)        0.043     7.634 r  not0000/Y_INST_0/O
                         net (fo=1, routed)           0.103     7.737    not0001/X
    SLICE_X150Y0         LUT1 (Prop_lut1_I0_O)        0.043     7.780 f  not0001/Y_INST_0/O
                         net (fo=1, routed)           0.236     8.016    not0002/X
    SLICE_X150Y0         LUT1 (Prop_lut1_I0_O)        0.043     8.059 r  not0002/Y_INST_0/O
                         net (fo=1, routed)           0.443     8.502    not0003/X
    SLICE_X151Y0         LUT1 (Prop_lut1_I0_O)        0.043     8.545 f  not0003/Y_INST_0/O
                         net (fo=1, routed)           0.149     8.694    not0004/X
    SLICE_X151Y0         LUT1 (Prop_lut1_I0_O)        0.043     8.737 r  not0004/Y_INST_0/O
                         net (fo=1, routed)           0.098     8.835    not0005/X
    SLICE_X151Y0         LUT1 (Prop_lut1_I0_O)        0.043     8.878 f  not0005/Y_INST_0/O
                         net (fo=1, routed)           0.236     9.114    not0006/X
    SLICE_X151Y0         LUT1 (Prop_lut1_I0_O)        0.043     9.157 r  not0006/Y_INST_0/O
                         net (fo=1, routed)           0.186     9.343    not0007/X
    SLICE_X152Y0         LUT1 (Prop_lut1_I0_O)        0.043     9.386 f  not0007/Y_INST_0/O
                         net (fo=1, routed)           0.161     9.547    not0008/X
    SLICE_X152Y0         LUT1 (Prop_lut1_I0_O)        0.043     9.590 r  not0008/Y_INST_0/O
                         net (fo=1, routed)           0.105     9.695    not0009/X
    SLICE_X152Y0         LUT1 (Prop_lut1_I0_O)        0.043     9.738 f  not0009/Y_INST_0/O
                         net (fo=1, routed)           0.255     9.993    not00010/X
    SLICE_X152Y0         LUT1 (Prop_lut1_I0_O)        0.043    10.036 r  not00010/Y_INST_0/O
                         net (fo=1, routed)           0.437    10.473    not00011/X
    SLICE_X153Y0         LUT1 (Prop_lut1_I0_O)        0.043    10.516 f  not00011/Y_INST_0/O
                         net (fo=1, routed)           0.149    10.665    not00012/X
    SLICE_X153Y0         LUT1 (Prop_lut1_I0_O)        0.043    10.708 r  not00012/Y_INST_0/O
                         net (fo=1, routed)           0.098    10.806    not00013/X
    SLICE_X153Y0         LUT1 (Prop_lut1_I0_O)        0.043    10.849 f  not00013/Y_INST_0/O
                         net (fo=1, routed)           0.236    11.085    not00014/X
    SLICE_X153Y0         LUT1 (Prop_lut1_I0_O)        0.043    11.128 r  not00014/Y_INST_0/O
                         net (fo=2, routed)           6.443    17.571    R_out3_OBUF
    T27                  OBUF (Prop_obuf_I_O)         3.280    20.851 r  R_out3_OBUF_inst/O
                         net (fo=0)                   0.000    20.851    R_out3
    T27                                                               r  R_out3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_in4
                            (input port)
  Destination:            R_out12
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.356ns  (logic 5.111ns (25.109%)  route 15.245ns (74.891%))
  Logic Levels:           10  (IBUF=1 LUT1=7 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P26                                               0.000     0.000 f  R_in4 (IN)
                         net (fo=0)                   0.000     0.000    R_in4
    P26                  IBUF (Prop_ibuf_I_O)         1.502     1.502 f  R_in4_IBUF_inst/O
                         net (fo=17, routed)          7.452     8.954    led_OBUF[6]
    SLICE_X114Y337       LUT2 (Prop_lut2_I1_O)        0.043     8.997 f  not0000000000000_i_1/O
                         net (fo=1, routed)           0.261     9.258    not0000000000000/X
    SLICE_X115Y337       LUT1 (Prop_lut1_I0_O)        0.043     9.301 r  not0000000000000/Y_INST_0/O
                         net (fo=1, routed)           0.277     9.578    not0000000000001/X
    SLICE_X114Y337       LUT1 (Prop_lut1_I0_O)        0.043     9.621 f  not0000000000001/Y_INST_0/O
                         net (fo=1, routed)           0.105     9.726    not0000000000002/X
    SLICE_X114Y337       LUT1 (Prop_lut1_I0_O)        0.043     9.769 r  not0000000000002/Y_INST_0/O
                         net (fo=1, routed)           0.255    10.024    not0000000000003/X
    SLICE_X114Y337       LUT1 (Prop_lut1_I0_O)        0.043    10.067 f  not0000000000003/Y_INST_0/O
                         net (fo=1, routed)           0.438    10.505    not0000000000004/X
    SLICE_X115Y337       LUT1 (Prop_lut1_I0_O)        0.043    10.548 r  not0000000000004/Y_INST_0/O
                         net (fo=1, routed)           0.098    10.646    not0000000000005/X
    SLICE_X115Y337       LUT1 (Prop_lut1_I0_O)        0.043    10.689 f  not0000000000005/Y_INST_0/O
                         net (fo=1, routed)           0.236    10.925    not0000000000006/X
    SLICE_X115Y337       LUT1 (Prop_lut1_I0_O)        0.043    10.968 r  not0000000000006/Y_INST_0/O
                         net (fo=2, routed)           6.123    17.091    R_out12_OBUF
    T25                  OBUF (Prop_obuf_I_O)         3.265    20.356 r  R_out12_OBUF_inst/O
                         net (fo=0)                   0.000    20.356    R_out12
    T25                                                               r  R_out12 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_in4
                            (input port)
  Destination:            R_out13
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.988ns  (logic 5.109ns (26.907%)  route 13.879ns (73.093%))
  Logic Levels:           10  (IBUF=1 LUT1=7 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P26                                               0.000     0.000 f  R_in4 (IN)
                         net (fo=0)                   0.000     0.000    R_in4
    P26                  IBUF (Prop_ibuf_I_O)         1.502     1.502 f  R_in4_IBUF_inst/O
                         net (fo=17, routed)          6.750     8.252    led_OBUF[6]
    SLICE_X114Y312       LUT2 (Prop_lut2_I1_O)        0.043     8.295 f  not00000000000000_i_1/O
                         net (fo=1, routed)           0.261     8.556    not00000000000000/X
    SLICE_X115Y312       LUT1 (Prop_lut1_I0_O)        0.043     8.599 r  not00000000000000/Y_INST_0/O
                         net (fo=1, routed)           0.277     8.876    not00000000000001/X
    SLICE_X114Y312       LUT1 (Prop_lut1_I0_O)        0.043     8.919 f  not00000000000001/Y_INST_0/O
                         net (fo=1, routed)           0.105     9.024    not00000000000002/X
    SLICE_X114Y312       LUT1 (Prop_lut1_I0_O)        0.043     9.067 r  not00000000000002/Y_INST_0/O
                         net (fo=1, routed)           0.255     9.322    not00000000000003/X
    SLICE_X114Y312       LUT1 (Prop_lut1_I0_O)        0.043     9.365 f  not00000000000003/Y_INST_0/O
                         net (fo=1, routed)           0.438     9.803    not00000000000004/X
    SLICE_X115Y312       LUT1 (Prop_lut1_I0_O)        0.043     9.846 r  not00000000000004/Y_INST_0/O
                         net (fo=1, routed)           0.098     9.944    not00000000000005/X
    SLICE_X115Y312       LUT1 (Prop_lut1_I0_O)        0.043     9.987 f  not00000000000005/Y_INST_0/O
                         net (fo=1, routed)           0.236    10.223    not00000000000006/X
    SLICE_X115Y312       LUT1 (Prop_lut1_I0_O)        0.043    10.266 r  not00000000000006/Y_INST_0/O
                         net (fo=2, routed)           5.459    15.725    R_out13_OBUF
    U25                  OBUF (Prop_obuf_I_O)         3.263    18.988 r  R_out13_OBUF_inst/O
                         net (fo=0)                   0.000    18.988    R_out13
    U25                                                               r  R_out13 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_in4
                            (input port)
  Destination:            R_out14
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.235ns  (logic 5.094ns (27.935%)  route 13.141ns (72.065%))
  Logic Levels:           10  (IBUF=1 LUT1=7 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P26                                               0.000     0.000 f  R_in4 (IN)
                         net (fo=0)                   0.000     0.000    R_in4
    P26                  IBUF (Prop_ibuf_I_O)         1.502     1.502 f  R_in4_IBUF_inst/O
                         net (fo=17, routed)          6.229     7.730    led_OBUF[6]
    SLICE_X114Y287       LUT2 (Prop_lut2_I1_O)        0.043     7.773 f  not000000000000000_i_1/O
                         net (fo=1, routed)           0.261     8.035    not000000000000000/X
    SLICE_X115Y287       LUT1 (Prop_lut1_I0_O)        0.043     8.078 r  not000000000000000/Y_INST_0/O
                         net (fo=1, routed)           0.277     8.355    not000000000000001/X
    SLICE_X114Y287       LUT1 (Prop_lut1_I0_O)        0.043     8.398 f  not000000000000001/Y_INST_0/O
                         net (fo=1, routed)           0.105     8.503    not000000000000002/X
    SLICE_X114Y287       LUT1 (Prop_lut1_I0_O)        0.043     8.546 r  not000000000000002/Y_INST_0/O
                         net (fo=1, routed)           0.255     8.801    not000000000000003/X
    SLICE_X114Y287       LUT1 (Prop_lut1_I0_O)        0.043     8.844 f  not000000000000003/Y_INST_0/O
                         net (fo=1, routed)           0.438     9.282    not000000000000004/X
    SLICE_X115Y287       LUT1 (Prop_lut1_I0_O)        0.043     9.325 r  not000000000000004/Y_INST_0/O
                         net (fo=1, routed)           0.098     9.423    not000000000000005/X
    SLICE_X115Y287       LUT1 (Prop_lut1_I0_O)        0.043     9.466 f  not000000000000005/Y_INST_0/O
                         net (fo=1, routed)           0.236     9.702    not000000000000006/X
    SLICE_X115Y287       LUT1 (Prop_lut1_I0_O)        0.043     9.745 r  not000000000000006/Y_INST_0/O
                         net (fo=2, routed)           5.243    14.987    R_out14_OBUF
    U22                  OBUF (Prop_obuf_I_O)         3.248    18.235 r  R_out14_OBUF_inst/O
                         net (fo=0)                   0.000    18.235    R_out14
    U22                                                               r  R_out14 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_in4
                            (input port)
  Destination:            R_out4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.606ns  (logic 5.076ns (28.832%)  route 12.530ns (71.168%))
  Logic Levels:           10  (IBUF=1 LUT1=7 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P26                                               0.000     0.000 f  R_in4 (IN)
                         net (fo=0)                   0.000     0.000    R_in4
    P26                  IBUF (Prop_ibuf_I_O)         1.502     1.502 f  R_in4_IBUF_inst/O
                         net (fo=17, routed)          6.108     7.610    led_OBUF[6]
    SLICE_X36Y337        LUT2 (Prop_lut2_I1_O)        0.043     7.653 f  not00000_i_1/O
                         net (fo=1, routed)           0.261     7.914    not00000/X
    SLICE_X37Y337        LUT1 (Prop_lut1_I0_O)        0.043     7.957 r  not00000/Y_INST_0/O
                         net (fo=1, routed)           0.149     8.106    not00001/X
    SLICE_X37Y337        LUT1 (Prop_lut1_I0_O)        0.043     8.149 f  not00001/Y_INST_0/O
                         net (fo=1, routed)           0.098     8.247    not00002/X
    SLICE_X37Y337        LUT1 (Prop_lut1_I0_O)        0.043     8.290 r  not00002/Y_INST_0/O
                         net (fo=1, routed)           0.358     8.649    not00003/X
    SLICE_X36Y337        LUT1 (Prop_lut1_I0_O)        0.043     8.692 f  not00003/Y_INST_0/O
                         net (fo=1, routed)           0.103     8.795    not00004/X
    SLICE_X36Y337        LUT1 (Prop_lut1_I0_O)        0.043     8.838 r  not00004/Y_INST_0/O
                         net (fo=1, routed)           0.236     9.074    not00005/X
    SLICE_X36Y337        LUT1 (Prop_lut1_I0_O)        0.043     9.117 f  not00005/Y_INST_0/O
                         net (fo=1, routed)           0.411     9.528    not00006/X
    SLICE_X35Y337        LUT1 (Prop_lut1_I0_O)        0.043     9.571 r  not00006/Y_INST_0/O
                         net (fo=2, routed)           4.805    14.376    R_out4_OBUF
    T22                  OBUF (Prop_obuf_I_O)         3.230    17.606 r  R_out4_OBUF_inst/O
                         net (fo=0)                   0.000    17.606    R_out4
    T22                                                               r  R_out4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_in4
                            (input port)
  Destination:            R_out16
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.351ns  (logic 5.115ns (29.481%)  route 12.236ns (70.519%))
  Logic Levels:           10  (IBUF=1 LUT1=7 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P26                                               0.000     0.000 f  R_in4 (IN)
                         net (fo=0)                   0.000     0.000    R_in4
    P26                  IBUF (Prop_ibuf_I_O)         1.502     1.502 f  R_in4_IBUF_inst/O
                         net (fo=17, routed)          5.001     6.503    led_OBUF[6]
    SLICE_X114Y237       LUT2 (Prop_lut2_I1_O)        0.043     6.546 f  not00000000000000000_i_1/O
                         net (fo=1, routed)           0.261     6.807    not00000000000000000/X
    SLICE_X115Y237       LUT1 (Prop_lut1_I0_O)        0.043     6.850 r  not00000000000000000/Y_INST_0/O
                         net (fo=1, routed)           0.277     7.127    not00000000000000001/X
    SLICE_X114Y237       LUT1 (Prop_lut1_I0_O)        0.043     7.170 f  not00000000000000001/Y_INST_0/O
                         net (fo=1, routed)           0.105     7.276    not00000000000000002/X
    SLICE_X114Y237       LUT1 (Prop_lut1_I0_O)        0.043     7.319 r  not00000000000000002/Y_INST_0/O
                         net (fo=1, routed)           0.255     7.573    not00000000000000003/X
    SLICE_X114Y237       LUT1 (Prop_lut1_I0_O)        0.043     7.616 f  not00000000000000003/Y_INST_0/O
                         net (fo=1, routed)           0.438     8.055    not00000000000000004/X
    SLICE_X115Y237       LUT1 (Prop_lut1_I0_O)        0.043     8.098 r  not00000000000000004/Y_INST_0/O
                         net (fo=1, routed)           0.098     8.196    not00000000000000005/X
    SLICE_X115Y237       LUT1 (Prop_lut1_I0_O)        0.043     8.239 f  not00000000000000005/Y_INST_0/O
                         net (fo=1, routed)           0.236     8.474    not00000000000000006/X
    SLICE_X115Y237       LUT1 (Prop_lut1_I0_O)        0.043     8.517 r  not00000000000000006/Y_INST_0/O
                         net (fo=2, routed)           5.565    14.082    R_out16_OBUF
    V27                  OBUF (Prop_obuf_I_O)         3.269    17.351 r  R_out16_OBUF_inst/O
                         net (fo=0)                   0.000    17.351    R_out16
    V27                                                               r  R_out16 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_in4
                            (input port)
  Destination:            R_out15
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.304ns  (logic 5.091ns (29.423%)  route 12.213ns (70.577%))
  Logic Levels:           10  (IBUF=1 LUT1=7 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P26                                               0.000     0.000 f  R_in4 (IN)
                         net (fo=0)                   0.000     0.000    R_in4
    P26                  IBUF (Prop_ibuf_I_O)         1.502     1.502 f  R_in4_IBUF_inst/O
                         net (fo=17, routed)          5.523     7.025    led_OBUF[6]
    SLICE_X114Y262       LUT2 (Prop_lut2_I1_O)        0.043     7.068 f  not0000000000000000_i_1/O
                         net (fo=1, routed)           0.261     7.329    not0000000000000000/X
    SLICE_X115Y262       LUT1 (Prop_lut1_I0_O)        0.043     7.372 r  not0000000000000000/Y_INST_0/O
                         net (fo=1, routed)           0.277     7.649    not0000000000000001/X
    SLICE_X114Y262       LUT1 (Prop_lut1_I0_O)        0.043     7.692 f  not0000000000000001/Y_INST_0/O
                         net (fo=1, routed)           0.105     7.797    not0000000000000002/X
    SLICE_X114Y262       LUT1 (Prop_lut1_I0_O)        0.043     7.840 r  not0000000000000002/Y_INST_0/O
                         net (fo=1, routed)           0.255     8.095    not0000000000000003/X
    SLICE_X114Y262       LUT1 (Prop_lut1_I0_O)        0.043     8.138 f  not0000000000000003/Y_INST_0/O
                         net (fo=1, routed)           0.438     8.576    not0000000000000004/X
    SLICE_X115Y262       LUT1 (Prop_lut1_I0_O)        0.043     8.619 r  not0000000000000004/Y_INST_0/O
                         net (fo=1, routed)           0.098     8.717    not0000000000000005/X
    SLICE_X115Y262       LUT1 (Prop_lut1_I0_O)        0.043     8.760 f  not0000000000000005/Y_INST_0/O
                         net (fo=1, routed)           0.236     8.996    not0000000000000006/X
    SLICE_X115Y262       LUT1 (Prop_lut1_I0_O)        0.043     9.039 r  not0000000000000006/Y_INST_0/O
                         net (fo=2, routed)           5.020    14.059    R_out15_OBUF
    U23                  OBUF (Prop_obuf_I_O)         3.245    17.304 r  R_out15_OBUF_inst/O
                         net (fo=0)                   0.000    17.304    R_out15
    U23                                                               r  R_out15 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_in4
                            (input port)
  Destination:            R_out17
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.853ns  (logic 5.165ns (30.649%)  route 11.687ns (69.351%))
  Logic Levels:           10  (IBUF=1 LUT1=7 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P26                                               0.000     0.000 f  R_in4 (IN)
                         net (fo=0)                   0.000     0.000    R_in4
    P26                  IBUF (Prop_ibuf_I_O)         1.502     1.502 f  R_in4_IBUF_inst/O
                         net (fo=17, routed)          4.295     5.797    led_OBUF[6]
    SLICE_X114Y212       LUT2 (Prop_lut2_I1_O)        0.043     5.840 f  not000000000000000000_i_1/O
                         net (fo=1, routed)           0.261     6.101    not000000000000000000/X
    SLICE_X115Y212       LUT1 (Prop_lut1_I0_O)        0.043     6.144 r  not000000000000000000/Y_INST_0/O
                         net (fo=1, routed)           0.277     6.421    not000000000000000001/X
    SLICE_X114Y212       LUT1 (Prop_lut1_I0_O)        0.043     6.464 f  not000000000000000001/Y_INST_0/O
                         net (fo=1, routed)           0.105     6.570    not000000000000000002/X
    SLICE_X114Y212       LUT1 (Prop_lut1_I0_O)        0.043     6.613 r  not000000000000000002/Y_INST_0/O
                         net (fo=1, routed)           0.255     6.867    not000000000000000003/X
    SLICE_X114Y212       LUT1 (Prop_lut1_I0_O)        0.043     6.910 f  not000000000000000003/Y_INST_0/O
                         net (fo=1, routed)           0.438     7.349    not000000000000000004/X
    SLICE_X115Y212       LUT1 (Prop_lut1_I0_O)        0.043     7.392 r  not000000000000000004/Y_INST_0/O
                         net (fo=1, routed)           0.098     7.490    not000000000000000005/X
    SLICE_X115Y212       LUT1 (Prop_lut1_I0_O)        0.043     7.533 f  not000000000000000005/Y_INST_0/O
                         net (fo=1, routed)           0.236     7.768    not000000000000000006/X
    SLICE_X115Y212       LUT1 (Prop_lut1_I0_O)        0.043     7.811 r  not000000000000000006/Y_INST_0/O
                         net (fo=2, routed)           5.722    13.533    R_out17_OBUF
    Y30                  OBUF (Prop_obuf_I_O)         3.319    16.853 r  R_out17_OBUF_inst/O
                         net (fo=0)                   0.000    16.853    R_out17
    Y30                                                               r  R_out17 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_in4
                            (input port)
  Destination:            R_out5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.364ns  (logic 5.090ns (31.104%)  route 11.274ns (68.896%))
  Logic Levels:           10  (IBUF=1 LUT1=7 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P26                                               0.000     0.000 f  R_in4 (IN)
                         net (fo=0)                   0.000     0.000    R_in4
    P26                  IBUF (Prop_ibuf_I_O)         1.502     1.502 f  R_in4_IBUF_inst/O
                         net (fo=17, routed)          5.408     6.910    led_OBUF[6]
    SLICE_X36Y312        LUT2 (Prop_lut2_I1_O)        0.043     6.953 f  not000000_i_1/O
                         net (fo=1, routed)           0.261     7.214    not000000/X
    SLICE_X37Y312        LUT1 (Prop_lut1_I0_O)        0.043     7.257 r  not000000/Y_INST_0/O
                         net (fo=1, routed)           0.266     7.523    not000001/X
    SLICE_X36Y312        LUT1 (Prop_lut1_I0_O)        0.043     7.566 f  not000001/Y_INST_0/O
                         net (fo=1, routed)           0.103     7.669    not000002/X
    SLICE_X36Y312        LUT1 (Prop_lut1_I0_O)        0.043     7.712 r  not000002/Y_INST_0/O
                         net (fo=1, routed)           0.236     7.948    not000003/X
    SLICE_X36Y312        LUT1 (Prop_lut1_I0_O)        0.043     7.991 f  not000003/Y_INST_0/O
                         net (fo=1, routed)           0.444     8.435    not000004/X
    SLICE_X37Y312        LUT1 (Prop_lut1_I0_O)        0.043     8.478 r  not000004/Y_INST_0/O
                         net (fo=1, routed)           0.098     8.576    not000005/X
    SLICE_X37Y312        LUT1 (Prop_lut1_I0_O)        0.043     8.619 f  not000005/Y_INST_0/O
                         net (fo=1, routed)           0.236     8.855    not000006/X
    SLICE_X37Y312        LUT1 (Prop_lut1_I0_O)        0.043     8.898 r  not000006/Y_INST_0/O
                         net (fo=2, routed)           4.223    13.120    R_out5_OBUF
    T23                  OBUF (Prop_obuf_I_O)         3.244    16.364 r  R_out5_OBUF_inst/O
                         net (fo=0)                   0.000    16.364    R_out5
    T23                                                               r  R_out5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_in4
                            (input port)
  Destination:            R_out7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.699ns  (logic 5.074ns (32.319%)  route 10.625ns (67.681%))
  Logic Levels:           10  (IBUF=1 LUT1=7 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P26                                               0.000     0.000 f  R_in4 (IN)
                         net (fo=0)                   0.000     0.000    R_in4
    P26                  IBUF (Prop_ibuf_I_O)         1.502     1.502 f  R_in4_IBUF_inst/O
                         net (fo=17, routed)          4.180     5.682    led_OBUF[6]
    SLICE_X36Y262        LUT2 (Prop_lut2_I1_O)        0.043     5.725 f  not00000000_i_1/O
                         net (fo=1, routed)           0.261     5.987    not00000000/X
    SLICE_X37Y262        LUT1 (Prop_lut1_I0_O)        0.043     6.030 r  not00000000/Y_INST_0/O
                         net (fo=1, routed)           0.266     6.296    not00000001/X
    SLICE_X36Y262        LUT1 (Prop_lut1_I0_O)        0.043     6.339 f  not00000001/Y_INST_0/O
                         net (fo=1, routed)           0.103     6.442    not00000002/X
    SLICE_X36Y262        LUT1 (Prop_lut1_I0_O)        0.043     6.485 r  not00000002/Y_INST_0/O
                         net (fo=1, routed)           0.236     6.721    not00000003/X
    SLICE_X36Y262        LUT1 (Prop_lut1_I0_O)        0.043     6.764 f  not00000003/Y_INST_0/O
                         net (fo=1, routed)           0.444     7.208    not00000004/X
    SLICE_X37Y262        LUT1 (Prop_lut1_I0_O)        0.043     7.251 r  not00000004/Y_INST_0/O
                         net (fo=1, routed)           0.098     7.349    not00000005/X
    SLICE_X37Y262        LUT1 (Prop_lut1_I0_O)        0.043     7.392 f  not00000005/Y_INST_0/O
                         net (fo=1, routed)           0.236     7.627    not00000006/X
    SLICE_X37Y262        LUT1 (Prop_lut1_I0_O)        0.043     7.670 r  not00000006/Y_INST_0/O
                         net (fo=2, routed)           4.801    12.471    R_out7_OBUF
    T21                  OBUF (Prop_obuf_I_O)         3.228    15.699 r  R_out7_OBUF_inst/O
                         net (fo=0)                   0.000    15.699    R_out7
    T21                                                               r  R_out7 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 R_in3
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 1.493ns (64.153%)  route 0.834ns (35.847%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  R_in3 (IN)
                         net (fo=0)                   0.000     0.000    R_in3
    P19                  IBUF (Prop_ibuf_I_O)         0.120     0.120 r  R_in3_IBUF_inst/O
                         net (fo=2, routed)           0.834     0.954    led_OBUF[5]
    V26                  OBUF (Prop_obuf_I_O)         1.374     2.328 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.328    led[5]
    V26                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_in4
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.418ns  (logic 1.779ns (73.566%)  route 0.639ns (26.434%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P26                                               0.000     0.000 r  R_in4 (IN)
                         net (fo=0)                   0.000     0.000    R_in4
    P26                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  R_in4_IBUF_inst/O
                         net (fo=17, routed)          0.639     1.066    led_OBUF[6]
    W24                  OBUF (Prop_obuf_I_O)         1.352     2.418 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.418    led[6]
    W24                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_in2
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.522ns  (logic 1.451ns (57.515%)  route 1.072ns (42.485%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  R_in2 (IN)
                         net (fo=0)                   0.000     0.000    R_in2
    N19                  IBUF (Prop_ibuf_I_O)         0.122     0.122 r  R_in2_IBUF_inst/O
                         net (fo=2, routed)           1.072     1.193    led_OBUF[4]
    V20                  OBUF (Prop_obuf_I_O)         1.329     2.522 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.522    led[4]
    V20                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_in
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.894ns  (logic 1.609ns (55.585%)  route 1.285ns (44.415%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H24                                               0.000     0.000 r  R_in (IN)
                         net (fo=0)                   0.000     0.000    R_in
    H24                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  R_in_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.487    led_OBUF[2]
    U30                  OBUF (Prop_obuf_I_O)         1.407     2.894 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.894    led[2]
    U30                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_in1
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.406ns  (logic 1.506ns (44.209%)  route 1.900ns (55.791%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  R_in1 (IN)
                         net (fo=0)                   0.000     0.000    R_in1
    K19                  IBUF (Prop_ibuf_I_O)         0.100     0.100 r  R_in1_IBUF_inst/O
                         net (fo=2, routed)           1.900     2.000    led_OBUF[3]
    U29                  OBUF (Prop_obuf_I_O)         1.405     3.406 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.406    led[3]
    U29                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_n
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.699ns  (logic 1.764ns (47.701%)  route 1.935ns (52.299%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD11                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    AD12                 IBUFDS (Prop_ibufds_IB_O)    0.388     0.388 r  get_clk/O
                         net (fo=1, routed)           1.083     1.471    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           0.852     2.349    led_OBUF_BUFG[7]
    W23                  OBUF (Prop_obuf_I_O)         1.350     3.699 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.699    led[7]
    W23                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_in4
                            (input port)
  Destination:            R_out11
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.337ns  (logic 2.026ns (37.955%)  route 3.312ns (62.045%))
  Logic Levels:           10  (IBUF=1 LUT1=7 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P26                                               0.000     0.000 f  R_in4 (IN)
                         net (fo=0)                   0.000     0.000    R_in4
    P26                  IBUF (Prop_ibuf_I_O)         0.427     0.427 f  R_in4_IBUF_inst/O
                         net (fo=17, routed)          1.208     1.635    led_OBUF[6]
    SLICE_X36Y162        LUT2 (Prop_lut2_I1_O)        0.028     1.663 f  not000000000000_i_1/O
                         net (fo=1, routed)           0.127     1.790    not000000000000/X
    SLICE_X37Y162        LUT1 (Prop_lut1_I0_O)        0.028     1.818 r  not000000000000/Y_INST_0/O
                         net (fo=1, routed)           0.129     1.947    not000000000001/X
    SLICE_X36Y162        LUT1 (Prop_lut1_I0_O)        0.028     1.975 f  not000000000001/Y_INST_0/O
                         net (fo=1, routed)           0.054     2.029    not000000000002/X
    SLICE_X36Y162        LUT1 (Prop_lut1_I0_O)        0.028     2.057 r  not000000000002/Y_INST_0/O
                         net (fo=1, routed)           0.115     2.172    not000000000003/X
    SLICE_X36Y162        LUT1 (Prop_lut1_I0_O)        0.028     2.200 f  not000000000003/Y_INST_0/O
                         net (fo=1, routed)           0.225     2.425    not000000000004/X
    SLICE_X37Y162        LUT1 (Prop_lut1_I0_O)        0.028     2.453 r  not000000000004/Y_INST_0/O
                         net (fo=1, routed)           0.049     2.502    not000000000005/X
    SLICE_X37Y162        LUT1 (Prop_lut1_I0_O)        0.028     2.530 f  not000000000005/Y_INST_0/O
                         net (fo=1, routed)           0.115     2.645    not000000000006/X
    SLICE_X37Y162        LUT1 (Prop_lut1_I0_O)        0.028     2.673 r  not000000000006/Y_INST_0/O
                         net (fo=2, routed)           1.290     3.962    R_out11_OBUF
    W26                  OBUF (Prop_obuf_I_O)         1.375     5.337 r  R_out11_OBUF_inst/O
                         net (fo=0)                   0.000     5.337    R_out11
    W26                                                               r  R_out11 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_in2
                            (input port)
  Destination:            R_out2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.665ns  (logic 1.674ns (29.559%)  route 3.990ns (70.441%))
  Logic Levels:           8  (IBUF=1 LUT1=5 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 f  R_in2 (IN)
                         net (fo=0)                   0.000     0.000    R_in2
    N19                  IBUF (Prop_ibuf_I_O)         0.122     0.122 f  R_in2_IBUF_inst/O
                         net (fo=2, routed)           1.696     1.818    led_OBUF[4]
    SLICE_X0Y349         LUT2 (Prop_lut2_I1_O)        0.028     1.846 f  not000_i_1/O
                         net (fo=1, routed)           0.127     1.973    not000/X
    SLICE_X1Y349         LUT1 (Prop_lut1_I0_O)        0.028     2.001 r  not000/Y_INST_0/O
                         net (fo=1, routed)           0.076     2.077    not001/X
    SLICE_X1Y349         LUT1 (Prop_lut1_I0_O)        0.028     2.105 f  not001/Y_INST_0/O
                         net (fo=1, routed)           0.182     2.287    not002/X
    SLICE_X0Y349         LUT1 (Prop_lut1_I0_O)        0.028     2.315 r  not002/Y_INST_0/O
                         net (fo=1, routed)           0.054     2.369    not003/X
    SLICE_X0Y349         LUT1 (Prop_lut1_I0_O)        0.028     2.397 f  not003/Y_INST_0/O
                         net (fo=1, routed)           0.115     2.512    not004/X
    SLICE_X0Y349         LUT1 (Prop_lut1_I0_O)        0.028     2.540 r  not004/Y_INST_0/O
                         net (fo=2, routed)           1.740     4.280    R_out2_OBUF
    T26                  OBUF (Prop_obuf_I_O)         1.385     5.665 r  R_out2_OBUF_inst/O
                         net (fo=0)                   0.000     5.665    R_out2
    T26                                                               r  R_out2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_in4
                            (input port)
  Destination:            R_out10
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.784ns  (logic 2.022ns (34.960%)  route 3.762ns (65.040%))
  Logic Levels:           10  (IBUF=1 LUT1=7 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P26                                               0.000     0.000 f  R_in4 (IN)
                         net (fo=0)                   0.000     0.000    R_in4
    P26                  IBUF (Prop_ibuf_I_O)         0.427     0.427 f  R_in4_IBUF_inst/O
                         net (fo=17, routed)          1.358     1.785    led_OBUF[6]
    SLICE_X36Y187        LUT2 (Prop_lut2_I1_O)        0.028     1.813 f  not00000000000_i_1/O
                         net (fo=1, routed)           0.127     1.940    not00000000000/X
    SLICE_X37Y187        LUT1 (Prop_lut1_I0_O)        0.028     1.968 r  not00000000000/Y_INST_0/O
                         net (fo=1, routed)           0.129     2.097    not00000000001/X
    SLICE_X36Y187        LUT1 (Prop_lut1_I0_O)        0.028     2.125 f  not00000000001/Y_INST_0/O
                         net (fo=1, routed)           0.054     2.179    not00000000002/X
    SLICE_X36Y187        LUT1 (Prop_lut1_I0_O)        0.028     2.207 r  not00000000002/Y_INST_0/O
                         net (fo=1, routed)           0.115     2.322    not00000000003/X
    SLICE_X36Y187        LUT1 (Prop_lut1_I0_O)        0.028     2.350 f  not00000000003/Y_INST_0/O
                         net (fo=1, routed)           0.225     2.575    not00000000004/X
    SLICE_X37Y187        LUT1 (Prop_lut1_I0_O)        0.028     2.603 r  not00000000004/Y_INST_0/O
                         net (fo=1, routed)           0.049     2.652    not00000000005/X
    SLICE_X37Y187        LUT1 (Prop_lut1_I0_O)        0.028     2.680 f  not00000000005/Y_INST_0/O
                         net (fo=1, routed)           0.115     2.795    not00000000006/X
    SLICE_X37Y187        LUT1 (Prop_lut1_I0_O)        0.028     2.823 r  not00000000006/Y_INST_0/O
                         net (fo=2, routed)           1.590     4.413    R_out10_OBUF
    V25                  OBUF (Prop_obuf_I_O)         1.371     5.784 r  R_out10_OBUF_inst/O
                         net (fo=0)                   0.000     5.784    R_out10
    V25                                                               r  R_out10 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_in
                            (input port)
  Destination:            R_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.189ns  (logic 1.923ns (31.067%)  route 4.266ns (68.933%))
  Logic Levels:           14  (IBUF=1 LUT1=11 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H24                                               0.000     0.000 f  R_in (IN)
                         net (fo=0)                   0.000     0.000    R_in
    H24                  IBUF (Prop_ibuf_I_O)         0.201     0.201 f  R_in_IBUF_inst/O
                         net (fo=2, routed)           1.987     2.188    led_OBUF[2]
    SLICE_X0Y0           LUT2 (Prop_lut2_I1_O)        0.028     2.216 f  not0_i_1/O
                         net (fo=1, routed)           0.086     2.302    not0/X
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.028     2.330 r  not0/Y_INST_0/O
                         net (fo=1, routed)           0.054     2.384    not1/X
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.028     2.412 f  not1/Y_INST_0/O
                         net (fo=1, routed)           0.115     2.527    not2/X
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.028     2.555 r  not2/Y_INST_0/O
                         net (fo=1, routed)           0.226     2.781    not3/X
    SLICE_X1Y0           LUT1 (Prop_lut1_I0_O)        0.028     2.809 f  not3/Y_INST_0/O
                         net (fo=1, routed)           0.076     2.885    not4/X
    SLICE_X1Y0           LUT1 (Prop_lut1_I0_O)        0.028     2.913 r  not4/Y_INST_0/O
                         net (fo=1, routed)           0.049     2.962    not5/X
    SLICE_X1Y0           LUT1 (Prop_lut1_I0_O)        0.028     2.990 f  not5/Y_INST_0/O
                         net (fo=1, routed)           0.115     3.105    not6/X
    SLICE_X1Y0           LUT1 (Prop_lut1_I0_O)        0.028     3.133 r  not6/Y_INST_0/O
                         net (fo=1, routed)           0.092     3.225    not7/X
    SLICE_X2Y0           LUT1 (Prop_lut1_I0_O)        0.028     3.253 f  not7/Y_INST_0/O
                         net (fo=1, routed)           0.081     3.334    not8/X
    SLICE_X2Y0           LUT1 (Prop_lut1_I0_O)        0.028     3.362 r  not8/Y_INST_0/O
                         net (fo=1, routed)           0.053     3.416    not9/X
    SLICE_X2Y0           LUT1 (Prop_lut1_I0_O)        0.028     3.444 f  not9/Y_INST_0/O
                         net (fo=1, routed)           0.123     3.566    not10/X
    SLICE_X2Y0           LUT1 (Prop_lut1_I0_O)        0.028     3.594 r  not10/Y_INST_0/O
                         net (fo=2, routed)           1.209     4.803    R_out_OBUF
    U27                  OBUF (Prop_obuf_I_O)         1.385     6.189 r  R_out_OBUF_inst/O
                         net (fo=0)                   0.000     6.189    R_out
    U27                                                               r  R_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.845ns  (logic 3.561ns (40.259%)  route 5.284ns (59.741%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  get_clk/O
                         net (fo=1, routed)           2.299     3.205    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           1.873     5.171    led_OBUF_BUFG[7]
    SLICE_X153Y4         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y4         FDRE (Prop_fdre_C_Q)         0.223     5.394 r  counter_reg[3]/Q
                         net (fo=2, routed)           5.284    10.678    counter_OBUF[3]
    AK29                 OBUF (Prop_obuf_I_O)         3.338    14.016 r  counter_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.016    counter[3]
    AK29                                                              r  counter[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.758ns  (logic 3.514ns (40.126%)  route 5.244ns (59.874%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  get_clk/O
                         net (fo=1, routed)           2.299     3.205    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           1.873     5.171    led_OBUF_BUFG[7]
    SLICE_X153Y1         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y1         FDRE (Prop_fdre_C_Q)         0.223     5.394 r  counter_reg[0]/Q
                         net (fo=5, routed)           5.244    10.638    counter_OBUF[0]
    AC26                 OBUF (Prop_obuf_I_O)         3.291    13.929 r  counter_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.929    counter[0]
    AC26                                                              r  counter[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.689ns  (logic 3.546ns (40.811%)  route 5.143ns (59.189%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  get_clk/O
                         net (fo=1, routed)           2.299     3.205    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           1.873     5.171    led_OBUF_BUFG[7]
    SLICE_X153Y3         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y3         FDRE (Prop_fdre_C_Q)         0.223     5.394 r  counter_reg[2]/Q
                         net (fo=3, routed)           5.143    10.536    counter_OBUF[2]
    AH30                 OBUF (Prop_obuf_I_O)         3.323    13.859 r  counter_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.859    counter[2]
    AH30                                                              r  counter[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.615ns  (logic 3.546ns (46.565%)  route 4.069ns (53.435%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  get_clk/O
                         net (fo=1, routed)           2.299     3.205    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           1.873     5.171    led_OBUF_BUFG[7]
    SLICE_X153Y2         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y2         FDRE (Prop_fdre_C_Q)         0.223     5.394 r  counter_reg[1]/Q
                         net (fo=4, routed)           4.069     9.463    counter_OBUF[1]
    AJ27                 OBUF (Prop_obuf_I_O)         3.323    12.786 r  counter_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.786    counter[1]
    AJ27                                                              r  counter[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_p
                            (clock source 'clk'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.963ns  (logic 4.240ns (47.310%)  route 4.723ns (52.690%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    AD12                                              0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     3.406 f  get_clk/O
                         net (fo=1, routed)           2.299     5.705    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.798 f  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           2.424     8.221    led_OBUF_BUFG[7]
    W23                  OBUF (Prop_obuf_I_O)         3.242    11.463 f  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.463    led[7]
    W23                                                               f  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_p
                            (clock source 'clk'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.699ns  (logic 1.764ns (47.701%)  route 1.935ns (52.299%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  get_clk/O
                         net (fo=1, routed)           1.083     1.471    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           0.852     2.349    led_OBUF_BUFG[7]
    W23                  OBUF (Prop_obuf_I_O)         1.350     3.699 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.699    led[7]
    W23                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.492ns  (logic 1.530ns (43.834%)  route 1.961ns (56.166%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  get_clk/O
                         net (fo=1, routed)           1.083     1.471    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           0.781     2.278    led_OBUF_BUFG[7]
    SLICE_X153Y2         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y2         FDRE (Prop_fdre_C_Q)         0.100     2.378 r  counter_reg[1]/Q
                         net (fo=4, routed)           1.961     4.339    counter_OBUF[1]
    AJ27                 OBUF (Prop_obuf_I_O)         1.430     5.770 r  counter_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.770    counter[1]
    AJ27                                                              r  counter[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.183ns  (logic 1.531ns (36.587%)  route 2.653ns (63.413%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  get_clk/O
                         net (fo=1, routed)           1.083     1.471    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           0.780     2.277    led_OBUF_BUFG[7]
    SLICE_X153Y3         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y3         FDRE (Prop_fdre_C_Q)         0.100     2.377 r  counter_reg[2]/Q
                         net (fo=3, routed)           2.653     5.030    counter_OBUF[2]
    AH30                 OBUF (Prop_obuf_I_O)         1.431     6.461 r  counter_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.461    counter[2]
    AH30                                                              r  counter[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.206ns  (logic 1.499ns (35.644%)  route 2.707ns (64.356%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  get_clk/O
                         net (fo=1, routed)           1.083     1.471    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           0.781     2.278    led_OBUF_BUFG[7]
    SLICE_X153Y1         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y1         FDRE (Prop_fdre_C_Q)         0.100     2.378 r  counter_reg[0]/Q
                         net (fo=5, routed)           2.707     5.085    counter_OBUF[0]
    AC26                 OBUF (Prop_obuf_I_O)         1.399     6.485 r  counter_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.485    counter[0]
    AC26                                                              r  counter[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.279ns  (logic 1.545ns (36.120%)  route 2.733ns (63.880%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  get_clk/O
                         net (fo=1, routed)           1.083     1.471    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           0.780     2.277    led_OBUF_BUFG[7]
    SLICE_X153Y4         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y4         FDRE (Prop_fdre_C_Q)         0.100     2.377 r  counter_reg[3]/Q
                         net (fo=2, routed)           2.733     5.111    counter_OBUF[3]
    AK29                 OBUF (Prop_obuf_I_O)         1.445     6.556 r  counter_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.556    counter[3]
    AK29                                                              r  counter[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.137ns  (logic 1.548ns (19.027%)  route 6.589ns (80.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P27                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P27                  IBUF (Prop_ibuf_I_O)         1.505     1.505 f  reset_IBUF_inst/O
                         net (fo=1, routed)           5.806     7.311    reset_IBUF
    SLICE_X145Y1         LUT1 (Prop_lut1_I0_O)        0.043     7.354 r  counter[3]_i_1/O
                         net (fo=4, routed)           0.783     8.137    clear
    SLICE_X153Y4         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  get_clk/O
                         net (fo=1, routed)           2.173     2.976    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           1.733     4.792    led_OBUF_BUFG[7]
    SLICE_X153Y4         FDRE                                         r  counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.052ns  (logic 1.548ns (19.229%)  route 6.504ns (80.771%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P27                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P27                  IBUF (Prop_ibuf_I_O)         1.505     1.505 f  reset_IBUF_inst/O
                         net (fo=1, routed)           5.806     7.311    reset_IBUF
    SLICE_X145Y1         LUT1 (Prop_lut1_I0_O)        0.043     7.354 r  counter[3]_i_1/O
                         net (fo=4, routed)           0.698     8.052    clear
    SLICE_X153Y3         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  get_clk/O
                         net (fo=1, routed)           2.173     2.976    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           1.733     4.792    led_OBUF_BUFG[7]
    SLICE_X153Y3         FDRE                                         r  counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.962ns  (logic 1.548ns (19.445%)  route 6.414ns (80.555%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P27                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P27                  IBUF (Prop_ibuf_I_O)         1.505     1.505 f  reset_IBUF_inst/O
                         net (fo=1, routed)           5.806     7.311    reset_IBUF
    SLICE_X145Y1         LUT1 (Prop_lut1_I0_O)        0.043     7.354 r  counter[3]_i_1/O
                         net (fo=4, routed)           0.609     7.962    clear
    SLICE_X153Y2         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  get_clk/O
                         net (fo=1, routed)           2.173     2.976    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           1.733     4.792    led_OBUF_BUFG[7]
    SLICE_X153Y2         FDRE                                         r  counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.873ns  (logic 1.548ns (19.666%)  route 6.325ns (80.334%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P27                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P27                  IBUF (Prop_ibuf_I_O)         1.505     1.505 f  reset_IBUF_inst/O
                         net (fo=1, routed)           5.806     7.311    reset_IBUF
    SLICE_X145Y1         LUT1 (Prop_lut1_I0_O)        0.043     7.354 r  counter[3]_i_1/O
                         net (fo=4, routed)           0.519     7.873    clear
    SLICE_X153Y1         FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  get_clk/O
                         net (fo=1, routed)           2.173     2.976    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           1.733     4.792    led_OBUF_BUFG[7]
    SLICE_X153Y1         FDRE                                         r  counter_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.089ns  (logic 0.458ns (11.208%)  route 3.631ns (88.792%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P27                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P27                  IBUF (Prop_ibuf_I_O)         0.430     0.430 f  reset_IBUF_inst/O
                         net (fo=1, routed)           3.358     3.788    reset_IBUF
    SLICE_X145Y1         LUT1 (Prop_lut1_I0_O)        0.028     3.816 r  counter[3]_i_1/O
                         net (fo=4, routed)           0.273     4.089    clear
    SLICE_X153Y1         FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  get_clk/O
                         net (fo=1, routed)           1.154     1.624    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           1.041     2.695    led_OBUF_BUFG[7]
    SLICE_X153Y1         FDRE                                         r  counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.136ns  (logic 0.458ns (11.079%)  route 3.678ns (88.921%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P27                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P27                  IBUF (Prop_ibuf_I_O)         0.430     0.430 f  reset_IBUF_inst/O
                         net (fo=1, routed)           3.358     3.788    reset_IBUF
    SLICE_X145Y1         LUT1 (Prop_lut1_I0_O)        0.028     3.816 r  counter[3]_i_1/O
                         net (fo=4, routed)           0.321     4.136    clear
    SLICE_X153Y2         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  get_clk/O
                         net (fo=1, routed)           1.154     1.624    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           1.041     2.695    led_OBUF_BUFG[7]
    SLICE_X153Y2         FDRE                                         r  counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.184ns  (logic 0.458ns (10.953%)  route 3.726ns (89.047%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.694ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P27                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P27                  IBUF (Prop_ibuf_I_O)         0.430     0.430 f  reset_IBUF_inst/O
                         net (fo=1, routed)           3.358     3.788    reset_IBUF
    SLICE_X145Y1         LUT1 (Prop_lut1_I0_O)        0.028     3.816 r  counter[3]_i_1/O
                         net (fo=4, routed)           0.368     4.184    clear
    SLICE_X153Y3         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  get_clk/O
                         net (fo=1, routed)           1.154     1.624    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           1.040     2.694    led_OBUF_BUFG[7]
    SLICE_X153Y3         FDRE                                         r  counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.227ns  (logic 0.458ns (10.841%)  route 3.769ns (89.159%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.694ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P27                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P27                  IBUF (Prop_ibuf_I_O)         0.430     0.430 f  reset_IBUF_inst/O
                         net (fo=1, routed)           3.358     3.788    reset_IBUF
    SLICE_X145Y1         LUT1 (Prop_lut1_I0_O)        0.028     3.816 r  counter[3]_i_1/O
                         net (fo=4, routed)           0.411     4.227    clear
    SLICE_X153Y4         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  get_clk/O
                         net (fo=1, routed)           1.154     1.624    led_OBUF[7]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  led_OBUF_BUFG[7]_inst/O
                         net (fo=5, routed)           1.040     2.694    led_OBUF_BUFG[7]
    SLICE_X153Y4         FDRE                                         r  counter_reg[3]/C





