

================================================================
== Vitis HLS Report for 'divide_Pipeline_PARTIAL'
================================================================
* Date:           Thu Dec 19 08:56:06 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        rsa.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.50 ns|  5.352 ns|     2.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |       10|       41|  85.000 ns|  0.348 us|   10|   41|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+--------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- PARTIAL  |        8|       38|         8|          2|          1|  1 ~ 16|       yes|
        +-----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    315|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   18|      68|     94|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    175|    -|
|Register         |        -|    -|    1187|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   18|    1255|    744|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    8|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+----+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF | LUT| URAM|
    +---------------------------+-----------------------+---------+----+----+----+-----+
    |mul_64ns_64ns_128_3_1_U27  |mul_64ns_64ns_128_3_1  |        0|   9|  34|  47|    0|
    |mul_64ns_64ns_128_3_1_U28  |mul_64ns_64ns_128_3_1  |        0|   9|  34|  47|    0|
    +---------------------------+-----------------------+---------+----+----+----+-----+
    |Total                      |                       |        0|  18|  68|  94|    0|
    +---------------------------+-----------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+-----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+-----+------------+------------+
    |add_ln151_fu_231_p2            |         +|   0|  0|   14|           6|           2|
    |k_V_15_fu_284_p2               |         +|   0|  0|  135|         128|         128|
    |k_V_fu_262_p2                  |         +|   0|  0|  135|         128|         128|
    |ap_predicate_tran8to10_state3  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_tran8to11_state3  |       and|   0|  0|    2|           1|           1|
    |icmp_ln153_1_fu_226_p2         |      icmp|   0|  0|   10|           6|           6|
    |icmp_ln153_fu_206_p2           |      icmp|   0|  0|   10|           6|           6|
    |or_ln151_fu_211_p2             |        or|   0|  0|    5|           5|           1|
    |ap_enable_pp0                  |       xor|   0|  0|    2|           1|           2|
    +-------------------------------+----------+----+---+-----+------------+------------+
    |Total                          |          |   0|  0|  315|         282|         275|
    +-------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |UnifiedRetVal_reg_152                   |  14|          3|    2|          6|
    |ap_NS_fsm                               |  37|          7|    1|          7|
    |ap_enable_reg_pp0_iter3                 |   9|          2|    1|          2|
    |ap_exit_tran_regpp0                     |  14|          3|    2|          6|
    |ap_phi_mux_UnifiedRetVal_phi_fu_157_p6  |   9|          2|    2|          4|
    |ap_return                               |   9|          2|    2|          4|
    |ap_sig_allocacmp_k_V_13_load_1          |   9|          2|   64|        128|
    |grp_load_fu_168_p1                      |  14|          3|   64|        192|
    |i_fu_70                                 |   9|          2|    6|         12|
    |k_V_13_fu_66                            |   9|          2|   64|        128|
    |k_V_13_out                              |  14|          3|   64|        192|
    |w_digits_data_V_address0                |  14|          3|    5|         15|
    |w_digits_data_V_d0                      |  14|          3|   64|        192|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 175|         37|  341|        888|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |UnifiedRetVal_reg_152    |    2|   0|    2|          0|
    |ap_CS_fsm                |    6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |    1|   0|    1|          0|
    |ap_exit_tran_regpp0      |    2|   0|    3|          1|
    |ap_return_preg           |    2|   0|    2|          0|
    |i_cast24_reg_341         |    6|   0|   64|         58|
    |i_fu_70                  |    6|   0|    6|          0|
    |icmp_ln153_1_reg_360     |    1|   0|    1|          0|
    |icmp_ln153_reg_346       |    1|   0|    1|          0|
    |k_V_13_fu_66             |   64|   0|   64|          0|
    |k_V_13_load_1_reg_394    |   64|   0|   64|          0|
    |k_V_14_reg_404           |   64|   0|   64|          0|
    |mul_ln885_2_reg_410      |  128|   0|  128|          0|
    |mul_ln885_reg_389        |  128|   0|  128|          0|
    |tmp_reg_337              |    1|   0|    1|          0|
    |trunc_ln149_1_reg_420    |   64|   0|   64|          0|
    |trunc_ln223_2_reg_415    |   64|   0|   64|          0|
    |trunc_ln223_reg_399      |   64|   0|   64|          0|
    |v_load_66_reg_374        |   64|   0|   64|          0|
    |v_load_reg_369           |   64|   0|   64|          0|
    |zext_ln146_cast_reg_331  |   64|   0|  128|         64|
    |zext_ln153_reg_355       |    4|   0|   64|         60|
    |i_cast24_reg_341         |   64|  32|   64|         58|
    |icmp_ln153_1_reg_360     |   64|  32|    1|          0|
    |icmp_ln153_reg_346       |   64|  32|    1|          0|
    |tmp_reg_337              |   64|  32|    1|          0|
    |zext_ln153_reg_355       |   64|  32|   64|         60|
    +-------------------------+-----+----+-----+-----------+
    |Total                    | 1187| 160| 1181|        301|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  divide_Pipeline_PARTIAL|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  divide_Pipeline_PARTIAL|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  divide_Pipeline_PARTIAL|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  divide_Pipeline_PARTIAL|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  divide_Pipeline_PARTIAL|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  divide_Pipeline_PARTIAL|  return value|
|ap_return                 |  out|    2|  ap_ctrl_hs|  divide_Pipeline_PARTIAL|  return value|
|v_address0                |  out|    5|   ap_memory|                        v|         array|
|v_ce0                     |  out|    1|   ap_memory|                        v|         array|
|v_q0                      |   in|   64|   ap_memory|                        v|         array|
|v_address1                |  out|    5|   ap_memory|                        v|         array|
|v_ce1                     |  out|    1|   ap_memory|                        v|         array|
|v_q1                      |   in|   64|   ap_memory|                        v|         array|
|zext_ln146                |   in|   64|     ap_none|               zext_ln146|        scalar|
|w_digits_data_V_address0  |  out|    5|   ap_memory|          w_digits_data_V|         array|
|w_digits_data_V_ce0       |  out|    1|   ap_memory|          w_digits_data_V|         array|
|w_digits_data_V_we0       |  out|    1|   ap_memory|          w_digits_data_V|         array|
|w_digits_data_V_d0        |  out|   64|   ap_memory|          w_digits_data_V|         array|
|zext_ln110                |   in|    6|     ap_none|               zext_ln110|        scalar|
|n                         |   in|    6|     ap_none|                        n|        scalar|
|k_V_13_out                |  out|   64|      ap_vld|               k_V_13_out|       pointer|
|k_V_13_out_ap_vld         |  out|    1|      ap_vld|               k_V_13_out|       pointer|
|k_V_out                   |  out|   64|      ap_vld|                  k_V_out|       pointer|
|k_V_out_ap_vld            |  out|    1|      ap_vld|                  k_V_out|       pointer|
+--------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 2, D = 8, States = { 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 10 11 12 9 
9 --> 2 
10 --> 
11 --> 10 
12 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k_V_13 = alloca i32 1"   --->   Operation 13 'alloca' 'k_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%n_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %n"   --->   Operation 15 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln110_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln110"   --->   Operation 16 'read' 'zext_ln110_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln146_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %zext_ln146"   --->   Operation 17 'read' 'zext_ln146_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln146_cast = zext i64 %zext_ln146_read"   --->   Operation 18 'zext' 'zext_ln146_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %k_V_13"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.79>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_3 = load i6 %i"   --->   Operation 22 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i_3, i32 5" [./bignum.h:151]   --->   Operation 24 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 8"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %tmp, void %.split6, void %..loopexit101_crit_edge.exitStub" [./bignum.h:151]   --->   Operation 26 'br' 'br_ln151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_cast24 = zext i6 %i_3"   --->   Operation 27 'zext' 'i_cast24' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty_44 = trunc i6 %i_3"   --->   Operation 28 'trunc' 'empty_44' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.42ns)   --->   "%icmp_ln153 = icmp_ult  i6 %i_3, i6 %n_read" [./bignum.h:153]   --->   Operation 29 'icmp' 'icmp_ln153' <Predicate = (!tmp)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %icmp_ln153, void %.split6..loopexit101_crit_edge.exitStub, void %_ZNK6BignumILi32ELi64EE5blockEi.exit239" [./bignum.h:153]   --->   Operation 30 'br' 'br_ln153' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%v_addr = getelementptr i64 %v, i64 0, i64 %i_cast24" [./bignum.h:67]   --->   Operation 31 'getelementptr' 'v_addr' <Predicate = (!tmp & icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (3.25ns)   --->   "%v_load = load i5 %v_addr" [./bignum.h:67]   --->   Operation 32 'load' 'v_load' <Predicate = (!tmp & icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln151 = or i5 %empty_44, i5 1" [./bignum.h:151]   --->   Operation 33 'or' 'or_ln151' <Predicate = (!tmp & icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i5 %or_ln151" [./bignum.h:153]   --->   Operation 34 'zext' 'zext_ln153' <Predicate = (!tmp & icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln153_1 = zext i5 %or_ln151" [./bignum.h:153]   --->   Operation 35 'zext' 'zext_ln153_1' <Predicate = (!tmp & icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.42ns)   --->   "%icmp_ln153_1 = icmp_ult  i6 %zext_ln153_1, i6 %zext_ln110_read" [./bignum.h:153]   --->   Operation 36 'icmp' 'icmp_ln153_1' <Predicate = (!tmp & icmp_ln153)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %icmp_ln153_1, void %_ZNK6BignumILi32ELi64EE5blockEi.exit239..loopexit101_crit_edge.exitStub, void %_ZNK6BignumILi32ELi64EE5blockEi.exit239.1" [./bignum.h:153]   --->   Operation 37 'br' 'br_ln153' <Predicate = (!tmp & icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%v_addr_66 = getelementptr i64 %v, i64 0, i64 %zext_ln153" [./bignum.h:67]   --->   Operation 38 'getelementptr' 'v_addr_66' <Predicate = (!tmp & icmp_ln153 & icmp_ln153_1)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (3.25ns)   --->   "%v_load_66 = load i5 %v_addr_66" [./bignum.h:67]   --->   Operation 39 'load' 'v_load_66' <Predicate = (!tmp & icmp_ln153 & icmp_ln153_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 40 [1/1] (1.82ns)   --->   "%add_ln151 = add i6 %i_3, i6 2" [./bignum.h:151]   --->   Operation 40 'add' 'add_ln151' <Predicate = (!tmp & icmp_ln153 & icmp_ln153_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln151 = store i6 %add_ln151, i6 %i" [./bignum.h:151]   --->   Operation 41 'store' 'store_ln151' <Predicate = (!tmp & icmp_ln153 & icmp_ln153_1)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 42 [1/2] (3.25ns)   --->   "%v_load = load i5 %v_addr" [./bignum.h:67]   --->   Operation 42 'load' 'v_load' <Predicate = (!tmp & icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_3 : Operation 43 [1/2] (3.25ns)   --->   "%v_load_66 = load i5 %v_addr_66" [./bignum.h:67]   --->   Operation 43 'load' 'v_load_66' <Predicate = (!tmp & icmp_ln153 & icmp_ln153_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 3.94>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln885 = zext i64 %v_load"   --->   Operation 44 'zext' 'zext_ln885' <Predicate = (!tmp & icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 45 [3/3] (3.94ns)   --->   "%mul_ln885 = mul i128 %zext_ln146_cast, i128 %zext_ln885"   --->   Operation 45 'mul' 'mul_ln885' <Predicate = (!tmp & icmp_ln153)> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.94>
ST_5 : Operation 46 [2/3] (3.94ns)   --->   "%mul_ln885 = mul i128 %zext_ln146_cast, i128 %zext_ln885"   --->   Operation 46 'mul' 'mul_ln885' <Predicate = (!tmp & icmp_ln153)> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln885_2 = zext i64 %v_load_66"   --->   Operation 47 'zext' 'zext_ln885_2' <Predicate = (!tmp & icmp_ln153 & icmp_ln153_1)> <Delay = 0.00>
ST_5 : Operation 48 [3/3] (3.94ns)   --->   "%mul_ln885_2 = mul i128 %zext_ln146_cast, i128 %zext_ln885_2"   --->   Operation 48 'mul' 'mul_ln885_2' <Predicate = (!tmp & icmp_ln153 & icmp_ln153_1)> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.94>
ST_6 : Operation 49 [1/3] (3.94ns)   --->   "%mul_ln885 = mul i128 %zext_ln146_cast, i128 %zext_ln885"   --->   Operation 49 'mul' 'mul_ln885' <Predicate = (!tmp & icmp_ln153)> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [2/3] (3.94ns)   --->   "%mul_ln885_2 = mul i128 %zext_ln146_cast, i128 %zext_ln885_2"   --->   Operation 50 'mul' 'mul_ln885_2' <Predicate = (!tmp & icmp_ln153 & icmp_ln153_1)> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.35>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%k_V_13_load_1 = load i64 %k_V_13"   --->   Operation 51 'load' 'k_V_13_load_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%k_V_15_cast = zext i64 %k_V_13_load_1"   --->   Operation 52 'zext' 'k_V_15_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln149 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [./bignum.h:149]   --->   Operation 53 'specloopname' 'specloopname_ln149' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (5.35ns)   --->   "%k_V = add i128 %mul_ln885, i128 %k_V_15_cast"   --->   Operation 54 'add' 'k_V' <Predicate = (!tmp & icmp_ln153)> <Delay = 5.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln223 = trunc i128 %k_V"   --->   Operation 55 'trunc' 'trunc_ln223' <Predicate = (!tmp & icmp_ln153)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%k_V_14 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %k_V, i32 64, i32 127"   --->   Operation 56 'partselect' 'k_V_14' <Predicate = (!tmp & icmp_ln153)> <Delay = 0.00>
ST_7 : Operation 57 [1/3] (3.94ns)   --->   "%mul_ln885_2 = mul i128 %zext_ln146_cast, i128 %zext_ln885_2"   --->   Operation 57 'mul' 'mul_ln885_2' <Predicate = (!tmp & icmp_ln153 & icmp_ln153_1)> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.35>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr = getelementptr i64 %w_digits_data_V, i64 0, i64 %i_cast24" [./bignum.h:60]   --->   Operation 58 'getelementptr' 'w_digits_data_V_addr' <Predicate = (!tmp & icmp_ln153)> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 %trunc_ln223, i5 %w_digits_data_V_addr" [./bignum.h:60]   --->   Operation 59 'store' 'store_ln60' <Predicate = (!tmp & icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln1043 = zext i64 %k_V_14"   --->   Operation 60 'zext' 'zext_ln1043' <Predicate = (!tmp & icmp_ln153)> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (5.35ns)   --->   "%k_V_15 = add i128 %mul_ln885_2, i128 %zext_ln1043"   --->   Operation 61 'add' 'k_V_15' <Predicate = (!tmp & icmp_ln153 & icmp_ln153_1)> <Delay = 5.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln223_2 = trunc i128 %k_V_15"   --->   Operation 62 'trunc' 'trunc_ln223_2' <Predicate = (!tmp & icmp_ln153 & icmp_ln153_1)> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln149_1 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %k_V_15, i32 64, i32 127" [./bignum.h:149]   --->   Operation 63 'partselect' 'trunc_ln149_1' <Predicate = (!tmp & icmp_ln153 & icmp_ln153_1)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_2 = getelementptr i64 %w_digits_data_V, i64 0, i64 %zext_ln153" [./bignum.h:60]   --->   Operation 64 'getelementptr' 'w_digits_data_V_addr_2' <Predicate = (!tmp & icmp_ln153 & icmp_ln153_1)> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 %trunc_ln223_2, i5 %w_digits_data_V_addr_2" [./bignum.h:60]   --->   Operation 65 'store' 'store_ln60' <Predicate = (!tmp & icmp_ln153 & icmp_ln153_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_9 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln149 = store i64 %trunc_ln149_1, i64 %k_V_13" [./bignum.h:149]   --->   Operation 66 'store' 'store_ln149' <Predicate = (!tmp & icmp_ln153 & icmp_ln153_1)> <Delay = 1.58>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 67 'br' 'br_ln0' <Predicate = (!tmp & icmp_ln153 & icmp_ln153_1)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 1.70>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%k_V_13_load11 = load i64 %k_V_13"   --->   Operation 68 'load' 'k_V_13_load11' <Predicate = (!tmp & icmp_ln153)> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %k_V_13_out, i64 %k_V_13_load11"   --->   Operation 69 'write' 'write_ln0' <Predicate = (!tmp & icmp_ln153)> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%write_ln1043 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %k_V_out, i64 %k_V_14"   --->   Operation 70 'write' 'write_ln1043' <Predicate = (!tmp & icmp_ln153)> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (1.70ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 71 'br' 'br_ln0' <Predicate = (!tmp & icmp_ln153)> <Delay = 1.70>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i2 0, void %..loopexit101_crit_edge.exitStub, i2 1, void %_ZNK6BignumILi32ELi64EE5blockEi.exit239..loopexit101_crit_edge.exitStub, i2 2, void %.split6..loopexit101_crit_edge.exitStub"   --->   Operation 72 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i2 %UnifiedRetVal"   --->   Operation 73 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 11 <SV = 7> <Delay = 1.70>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %k_V_13_out, i64 %k_V_13_load_1"   --->   Operation 74 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (1.70ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 75 'br' 'br_ln0' <Predicate = true> <Delay = 1.70>

State 12 <SV = 2> <Delay = 1.70>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%k_V_13_load = load i64 %k_V_13"   --->   Operation 76 'load' 'k_V_13_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %k_V_13_out, i64 %k_V_13_load"   --->   Operation 77 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (1.70ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 78 'br' 'br_ln0' <Predicate = true> <Delay = 1.70>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ zext_ln146]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ zext_ln110]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k_V_13_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ k_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k_V_13                 (alloca           ) [ 0111111111111]
i                      (alloca           ) [ 0111111111000]
n_read                 (read             ) [ 0011111111000]
zext_ln110_read        (read             ) [ 0011111111000]
zext_ln146_read        (read             ) [ 0000000000000]
zext_ln146_cast        (zext             ) [ 0011111111000]
store_ln0              (store            ) [ 0000000000000]
store_ln0              (store            ) [ 0000000000000]
br_ln0                 (br               ) [ 0000000000000]
i_3                    (load             ) [ 0000000000000]
specpipeline_ln0       (specpipeline     ) [ 0000000000000]
tmp                    (bitselect        ) [ 0011111111111]
empty                  (speclooptripcount) [ 0000000000000]
br_ln151               (br               ) [ 0000000000000]
i_cast24               (zext             ) [ 0011111110000]
empty_44               (trunc            ) [ 0000000000000]
icmp_ln153             (icmp             ) [ 0011111111111]
br_ln153               (br               ) [ 0000000000000]
v_addr                 (getelementptr    ) [ 0001000000000]
or_ln151               (or               ) [ 0000000000000]
zext_ln153             (zext             ) [ 0011111111000]
zext_ln153_1           (zext             ) [ 0000000000000]
icmp_ln153_1           (icmp             ) [ 0011111111000]
br_ln153               (br               ) [ 0000000000000]
v_addr_66              (getelementptr    ) [ 0001000000000]
add_ln151              (add              ) [ 0000000000000]
store_ln151            (store            ) [ 0000000000000]
v_load                 (load             ) [ 0010100000000]
v_load_66              (load             ) [ 0011110000000]
zext_ln885             (zext             ) [ 0011011000000]
zext_ln885_2           (zext             ) [ 0011001100000]
mul_ln885              (mul              ) [ 0001000100000]
k_V_13_load_1          (load             ) [ 0010000010010]
k_V_15_cast            (zext             ) [ 0000000000000]
specloopname_ln149     (specloopname     ) [ 0000000000000]
k_V                    (add              ) [ 0000000000000]
trunc_ln223            (trunc            ) [ 0010000010000]
k_V_14                 (partselect       ) [ 0010000010111]
mul_ln885_2            (mul              ) [ 0010000010000]
w_digits_data_V_addr   (getelementptr    ) [ 0000000000000]
store_ln60             (store            ) [ 0000000000000]
zext_ln1043            (zext             ) [ 0000000000000]
k_V_15                 (add              ) [ 0000000000000]
trunc_ln223_2          (trunc            ) [ 0001000001000]
trunc_ln149_1          (partselect       ) [ 0001000001000]
w_digits_data_V_addr_2 (getelementptr    ) [ 0000000000000]
store_ln60             (store            ) [ 0000000000000]
store_ln149            (store            ) [ 0000000000000]
br_ln0                 (br               ) [ 0000000000000]
k_V_13_load11          (load             ) [ 0000000000000]
write_ln0              (write            ) [ 0000000000000]
write_ln1043           (write            ) [ 0000000000000]
br_ln0                 (br               ) [ 0000000000000]
UnifiedRetVal          (phi              ) [ 0000000000100]
ret_ln0                (ret              ) [ 0000000000000]
write_ln0              (write            ) [ 0000000000000]
br_ln0                 (br               ) [ 0000000000111]
k_V_13_load            (load             ) [ 0000000000000]
write_ln0              (write            ) [ 0000000000000]
br_ln0                 (br               ) [ 0000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln146">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln146"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w_digits_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_digits_data_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln110">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="n">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="k_V_13_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k_V_13_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="k_V_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k_V_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="6"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="k_V_13_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_V_13/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="n_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="6" slack="0"/>
<pin id="76" dir="0" index="1" bw="6" slack="0"/>
<pin id="77" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="zext_ln110_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="6" slack="0"/>
<pin id="82" dir="0" index="1" bw="6" slack="0"/>
<pin id="83" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln110_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="zext_ln146_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln146_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="0" index="2" bw="64" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/10 write_ln0/11 write_ln0/12 "/>
</bind>
</comp>

<comp id="99" class="1004" name="write_ln1043_write_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="64" slack="0"/>
<pin id="102" dir="0" index="2" bw="64" slack="2"/>
<pin id="103" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1043/10 "/>
</bind>
</comp>

<comp id="106" class="1004" name="v_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="6" slack="0"/>
<pin id="110" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_addr/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="5" slack="0"/>
<pin id="115" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="0"/>
<pin id="118" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="119" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="120" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="64" slack="2"/>
<pin id="121" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load/2 v_load_66/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="v_addr_66_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="5" slack="0"/>
<pin id="127" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_addr_66/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="w_digits_data_V_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="6" slack="6"/>
<pin id="135" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_digits_data_V_addr/8 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="1"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/8 store_ln60/9 "/>
</bind>
</comp>

<comp id="144" class="1004" name="w_digits_data_V_addr_2_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="5" slack="7"/>
<pin id="148" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_digits_data_V_addr_2/9 "/>
</bind>
</comp>

<comp id="152" class="1005" name="UnifiedRetVal_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="1"/>
<pin id="154" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="UnifiedRetVal (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="UnifiedRetVal_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="6"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="1" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="4" bw="2" slack="1"/>
<pin id="163" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="6" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal/10 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="2"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_V_13_load_1/7 k_V_13_load11/10 k_V_13_load/12 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln146_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln146_cast/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln0_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="6" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln0_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="64" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="i_3_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="1"/>
<pin id="188" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="6" slack="0"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="i_cast24_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="6" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast24/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="empty_44_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_44/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln153_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="0"/>
<pin id="208" dir="0" index="1" bw="6" slack="1"/>
<pin id="209" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="or_ln151_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="0"/>
<pin id="213" dir="0" index="1" bw="5" slack="0"/>
<pin id="214" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln151/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln153_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="5" slack="0"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln153_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="0"/>
<pin id="224" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153_1/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln153_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="6" slack="0"/>
<pin id="228" dir="0" index="1" bw="6" slack="1"/>
<pin id="229" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153_1/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln151_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="0"/>
<pin id="233" dir="0" index="1" bw="3" slack="0"/>
<pin id="234" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln151/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln151_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="6" slack="0"/>
<pin id="239" dir="0" index="1" bw="6" slack="1"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln885_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="1"/>
<pin id="244" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln885/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="3"/>
<pin id="247" dir="0" index="1" bw="64" slack="0"/>
<pin id="248" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln885/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln885_2_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="2"/>
<pin id="252" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln885_2/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="4"/>
<pin id="255" dir="0" index="1" bw="64" slack="0"/>
<pin id="256" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln885_2/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="k_V_15_cast_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="0"/>
<pin id="260" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_V_15_cast/7 "/>
</bind>
</comp>

<comp id="262" class="1004" name="k_V_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="128" slack="1"/>
<pin id="264" dir="0" index="1" bw="64" slack="0"/>
<pin id="265" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_V/7 "/>
</bind>
</comp>

<comp id="267" class="1004" name="trunc_ln223_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="128" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln223/7 "/>
</bind>
</comp>

<comp id="271" class="1004" name="k_V_14_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="0"/>
<pin id="273" dir="0" index="1" bw="128" slack="0"/>
<pin id="274" dir="0" index="2" bw="8" slack="0"/>
<pin id="275" dir="0" index="3" bw="8" slack="0"/>
<pin id="276" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="k_V_14/7 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln1043_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="1"/>
<pin id="283" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1043/8 "/>
</bind>
</comp>

<comp id="284" class="1004" name="k_V_15_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="128" slack="1"/>
<pin id="286" dir="0" index="1" bw="64" slack="0"/>
<pin id="287" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_V_15/8 "/>
</bind>
</comp>

<comp id="289" class="1004" name="trunc_ln223_2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="128" slack="0"/>
<pin id="291" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln223_2/8 "/>
</bind>
</comp>

<comp id="293" class="1004" name="trunc_ln149_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="0"/>
<pin id="295" dir="0" index="1" bw="128" slack="0"/>
<pin id="296" dir="0" index="2" bw="8" slack="0"/>
<pin id="297" dir="0" index="3" bw="8" slack="0"/>
<pin id="298" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln149_1/8 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln149_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="1"/>
<pin id="305" dir="0" index="1" bw="64" slack="8"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/9 "/>
</bind>
</comp>

<comp id="307" class="1005" name="k_V_13_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="64" slack="0"/>
<pin id="309" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="k_V_13 "/>
</bind>
</comp>

<comp id="314" class="1005" name="i_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="6" slack="0"/>
<pin id="316" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="321" class="1005" name="n_read_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="6" slack="1"/>
<pin id="323" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="n_read "/>
</bind>
</comp>

<comp id="326" class="1005" name="zext_ln110_read_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="6" slack="1"/>
<pin id="328" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110_read "/>
</bind>
</comp>

<comp id="331" class="1005" name="zext_ln146_cast_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="128" slack="3"/>
<pin id="333" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln146_cast "/>
</bind>
</comp>

<comp id="337" class="1005" name="tmp_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="341" class="1005" name="i_cast24_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="6"/>
<pin id="343" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="i_cast24 "/>
</bind>
</comp>

<comp id="346" class="1005" name="icmp_ln153_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="1"/>
<pin id="348" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln153 "/>
</bind>
</comp>

<comp id="350" class="1005" name="v_addr_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="1"/>
<pin id="352" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="v_addr "/>
</bind>
</comp>

<comp id="355" class="1005" name="zext_ln153_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="64" slack="7"/>
<pin id="357" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln153 "/>
</bind>
</comp>

<comp id="360" class="1005" name="icmp_ln153_1_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="1"/>
<pin id="362" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln153_1 "/>
</bind>
</comp>

<comp id="364" class="1005" name="v_addr_66_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="5" slack="1"/>
<pin id="366" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="v_addr_66 "/>
</bind>
</comp>

<comp id="369" class="1005" name="v_load_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="1"/>
<pin id="371" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_load "/>
</bind>
</comp>

<comp id="374" class="1005" name="v_load_66_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="64" slack="2"/>
<pin id="376" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="v_load_66 "/>
</bind>
</comp>

<comp id="379" class="1005" name="zext_ln885_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="128" slack="1"/>
<pin id="381" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln885 "/>
</bind>
</comp>

<comp id="384" class="1005" name="zext_ln885_2_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="128" slack="1"/>
<pin id="386" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln885_2 "/>
</bind>
</comp>

<comp id="389" class="1005" name="mul_ln885_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="128" slack="1"/>
<pin id="391" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln885 "/>
</bind>
</comp>

<comp id="394" class="1005" name="k_V_13_load_1_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="1"/>
<pin id="396" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="k_V_13_load_1 "/>
</bind>
</comp>

<comp id="399" class="1005" name="trunc_ln223_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="1"/>
<pin id="401" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln223 "/>
</bind>
</comp>

<comp id="404" class="1005" name="k_V_14_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="1"/>
<pin id="406" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="k_V_14 "/>
</bind>
</comp>

<comp id="410" class="1005" name="mul_ln885_2_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="128" slack="1"/>
<pin id="412" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln885_2 "/>
</bind>
</comp>

<comp id="415" class="1005" name="trunc_ln223_2_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="64" slack="1"/>
<pin id="417" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln223_2 "/>
</bind>
</comp>

<comp id="420" class="1005" name="trunc_ln149_1_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="64" slack="1"/>
<pin id="422" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln149_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="58" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="58" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="122"><net_src comp="106" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="123" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="144" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="155"><net_src comp="60" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="64" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="165"><net_src comp="152" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="62" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="167"><net_src comp="152" pin="1"/><net_sink comp="157" pin=4"/></net>

<net id="171"><net_src comp="168" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="175"><net_src comp="86" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="22" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="194"><net_src comp="32" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="186" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="34" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="200"><net_src comp="186" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="205"><net_src comp="186" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="186" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="202" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="44" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="211" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="225"><net_src comp="211" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="186" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="46" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="249"><net_src comp="242" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="250" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="168" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="258" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="262" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="52" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="262" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="54" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="280"><net_src comp="56" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="288"><net_src comp="281" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="284" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="52" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="284" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="301"><net_src comp="54" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="302"><net_src comp="56" pin="0"/><net_sink comp="293" pin=3"/></net>

<net id="310"><net_src comp="66" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="313"><net_src comp="307" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="317"><net_src comp="70" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="320"><net_src comp="314" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="324"><net_src comp="74" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="329"><net_src comp="80" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="334"><net_src comp="172" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="340"><net_src comp="189" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="197" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="349"><net_src comp="206" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="106" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="358"><net_src comp="217" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="363"><net_src comp="226" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="123" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="372"><net_src comp="113" pin="7"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="377"><net_src comp="113" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="382"><net_src comp="242" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="387"><net_src comp="250" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="392"><net_src comp="245" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="397"><net_src comp="168" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="402"><net_src comp="267" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="407"><net_src comp="271" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="413"><net_src comp="253" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="418"><net_src comp="289" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="423"><net_src comp="293" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="303" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v | {}
	Port: w_digits_data_V | {8 9 }
	Port: k_V_13_out | {10 11 12 }
	Port: k_V_out | {10 }
 - Input state : 
	Port: divide_Pipeline_PARTIAL : v | {2 3 }
	Port: divide_Pipeline_PARTIAL : zext_ln146 | {1 }
	Port: divide_Pipeline_PARTIAL : zext_ln110 | {1 }
	Port: divide_Pipeline_PARTIAL : n | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		tmp : 1
		br_ln151 : 2
		i_cast24 : 1
		empty_44 : 1
		icmp_ln153 : 1
		br_ln153 : 2
		v_addr : 2
		v_load : 3
		or_ln151 : 2
		zext_ln153 : 2
		zext_ln153_1 : 2
		icmp_ln153_1 : 3
		br_ln153 : 4
		v_addr_66 : 3
		v_load_66 : 4
		add_ln151 : 1
		store_ln151 : 2
	State 3
	State 4
		mul_ln885 : 1
	State 5
		mul_ln885_2 : 1
	State 6
	State 7
		k_V_15_cast : 1
		k_V : 2
		trunc_ln223 : 3
		k_V_14 : 3
	State 8
		store_ln60 : 1
		k_V_15 : 1
		trunc_ln223_2 : 2
		trunc_ln149_1 : 2
	State 9
		store_ln60 : 1
	State 10
		write_ln0 : 1
		UnifiedRetVal : 1
		ret_ln0 : 2
	State 11
	State 12
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln151_fu_231      |    0    |    0    |    14   |
|    add   |         k_V_fu_262         |    0    |    0    |   135   |
|          |        k_V_15_fu_284       |    0    |    0    |   135   |
|----------|----------------------------|---------|---------|---------|
|    mul   |         grp_fu_245         |    9    |    34   |    47   |
|          |         grp_fu_253         |    9    |    34   |    47   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln153_fu_206     |    0    |    0    |    10   |
|          |     icmp_ln153_1_fu_226    |    0    |    0    |    10   |
|----------|----------------------------|---------|---------|---------|
|          |      n_read_read_fu_74     |    0    |    0    |    0    |
|   read   | zext_ln110_read_read_fu_80 |    0    |    0    |    0    |
|          | zext_ln146_read_read_fu_86 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |       grp_write_fu_92      |    0    |    0    |    0    |
|          |  write_ln1043_write_fu_99  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |   zext_ln146_cast_fu_172   |    0    |    0    |    0    |
|          |       i_cast24_fu_197      |    0    |    0    |    0    |
|          |      zext_ln153_fu_217     |    0    |    0    |    0    |
|   zext   |     zext_ln153_1_fu_222    |    0    |    0    |    0    |
|          |      zext_ln885_fu_242     |    0    |    0    |    0    |
|          |     zext_ln885_2_fu_250    |    0    |    0    |    0    |
|          |     k_V_15_cast_fu_258     |    0    |    0    |    0    |
|          |     zext_ln1043_fu_281     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| bitselect|         tmp_fu_189         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       empty_44_fu_202      |    0    |    0    |    0    |
|   trunc  |     trunc_ln223_fu_267     |    0    |    0    |    0    |
|          |    trunc_ln223_2_fu_289    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|    or    |       or_ln151_fu_211      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|        k_V_14_fu_271       |    0    |    0    |    0    |
|          |    trunc_ln149_1_fu_293    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    18   |    68   |   398   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| UnifiedRetVal_reg_152 |    2   |
|    i_cast24_reg_341   |   64   |
|       i_reg_314       |    6   |
|  icmp_ln153_1_reg_360 |    1   |
|   icmp_ln153_reg_346  |    1   |
| k_V_13_load_1_reg_394 |   64   |
|     k_V_13_reg_307    |   64   |
|     k_V_14_reg_404    |   64   |
|  mul_ln885_2_reg_410  |   128  |
|   mul_ln885_reg_389   |   128  |
|     n_read_reg_321    |    6   |
|      tmp_reg_337      |    1   |
| trunc_ln149_1_reg_420 |   64   |
| trunc_ln223_2_reg_415 |   64   |
|  trunc_ln223_reg_399  |   64   |
|   v_addr_66_reg_364   |    5   |
|     v_addr_reg_350    |    5   |
|   v_load_66_reg_374   |   64   |
|     v_load_reg_369    |   64   |
|zext_ln110_read_reg_326|    6   |
|zext_ln146_cast_reg_331|   128  |
|   zext_ln153_reg_355  |   64   |
|  zext_ln885_2_reg_384 |   128  |
|   zext_ln885_reg_379  |   128  |
+-----------------------+--------+
|         Total         |  1313  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|    grp_write_fu_92    |  p2  |   2  |  64  |   128  ||    9    |
|   grp_access_fu_113   |  p0  |   2  |   5  |   10   ||    9    |
|   grp_access_fu_113   |  p2  |   2  |   0  |    0   ||    9    |
|   grp_access_fu_138   |  p0  |   2  |   5  |   10   ||    9    |
|   grp_access_fu_138   |  p1  |   2  |  64  |   128  ||    9    |
| UnifiedRetVal_reg_152 |  p0  |   2  |   2  |    4   |
|       grp_fu_245      |  p1  |   2  |  64  |   128  ||    9    |
|       grp_fu_253      |  p1  |   2  |  64  |   128  ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   536  ||  12.704 ||    63   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |    -   |   68   |   398  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   63   |
|  Register |    -   |    -   |  1313  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |   12   |  1381  |   461  |
+-----------+--------+--------+--------+--------+
