xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/ylxiao/ws_202/rosetta_vitis/ydma/zcu102_dfx/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/ylxiao/ws_202/rosetta_vitis/ydma/zcu102_dfx/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/ylxiao/ws_202/rosetta_vitis/ydma/zcu102_dfx/_x/link/int/ydma.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/ylxiao/ws_202/rosetta_vitis/ydma/zcu102_dfx/_x/link/int/ydma_xml.rtd --add-section BUILD_METADATA:JSON:/home/ylxiao/ws_202/rosetta_vitis/ydma/zcu102_dfx/_x/link/int/ydma_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/ylxiao/ws_202/rosetta_vitis/ydma/zcu102_dfx/_x/link/int/ydma.xml --add-section SYSTEM_METADATA:RAW:/home/ylxiao/ws_202/rosetta_vitis/ydma/zcu102_dfx/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu102_dynamic_1_0 --output /home/ylxiao/ws_202/rosetta_vitis/ydma/zcu102_dfx/ydma.xclbin


