Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (lin64) Build 2960000 Wed Aug  5 22:57:21 MDT 2020
| Date         : Mon Nov 30 10:05:49 2020
| Host         : lab521-amd-1 running 64-bit unknown
| Command      : report_utilization -file gtwizard_ultrascale_0_example_top_utilization_synth.rpt -pb gtwizard_ultrascale_0_example_top_utilization_synth.pb
| Design       : gtwizard_ultrascale_0_example_top
| Device       : xcvu095ffva2104-2
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| CLB LUTs*               |  592 |     0 |    537600 |  0.11 |
|   LUT as Logic          |  592 |     0 |    537600 |  0.11 |
|   LUT as Memory         |    0 |     0 |     76800 |  0.00 |
| CLB Registers           | 1032 |     0 |   1075200 |  0.10 |
|   Register as Flip Flop | 1032 |     0 |   1075200 |  0.10 |
|   Register as Latch     |    0 |     0 |   1075200 |  0.00 |
| CARRY8                  |    5 |     0 |     67200 | <0.01 |
| F7 Muxes                |    0 |     0 |    268800 |  0.00 |
| F8 Muxes                |    0 |     0 |    134400 |  0.00 |
| F9 Muxes                |    0 |     0 |     67200 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 50    |          Yes |           - |          Set |
| 4     |          Yes |           - |        Reset |
| 762   |          Yes |         Set |            - |
| 216   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1728 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1728 |  0.00 |
|   RAMB18       |    0 |     0 |      3456 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       768 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    4 |     0 |       832 |  0.48 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       960 |  0.21 |
|   BUFGCE             |    0 |     0 |       384 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        64 |  0.00 |
|   BUFG_GT            |    2 |     0 |       384 |  0.52 |
|   BUFGCTRL*          |    0 |     0 |       128 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        32 |  0.00 |
| MMCME3_ADV           |    0 |     0 |        16 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMAC            |    0 |     0 |         4 |  0.00 |
| GTHE3_CHANNEL   |    0 |     0 |        28 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         7 |  0.00 |
| GTYE3_CHANNEL   |    0 |     0 |        24 |  0.00 |
| GTYE3_COMMON    |    0 |     0 |         6 |  0.00 |
| IBUFDS_GTE3     |    1 |     0 |        26 |  3.85 |
| ILKN            |    0 |     0 |         6 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |        26 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        26 |  0.00 |
| PCIE_3_1        |    0 |     0 |         4 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+-------------+------+---------------------+
|   Ref Name  | Used | Functional Category |
+-------------+------+---------------------+
| FDSE        |  762 |            Register |
| LUT3        |  338 |                 CLB |
| LUT2        |  312 |                 CLB |
| FDRE        |  216 |            Register |
| LUT1        |  127 |                 CLB |
| LUT6        |   73 |                 CLB |
| FDPE        |   50 |            Register |
| LUT4        |   36 |                 CLB |
| LUT5        |   28 |                 CLB |
| CARRY8      |    5 |                 CLB |
| FDCE        |    4 |            Register |
| OBUF        |    2 |                 I/O |
| INBUF       |    2 |                 I/O |
| IBUFCTRL    |    2 |              Others |
| BUFG_GT     |    2 |               Clock |
| IBUFDS_GTE3 |    1 |            Advanced |
+-------------+------+---------------------+


9. Black Boxes
--------------

+-----------------------+------+
|        Ref Name       | Used |
+-----------------------+------+
| ila_xcvr_data         |    2 |
| vio_0                 |    1 |
| gtwizard_ultrascale_0 |    1 |
| clk_wiz_0             |    1 |
+-----------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


