
---------- Begin Simulation Statistics ----------
host_inst_rate                                 265482                       # Simulator instruction rate (inst/s)
host_mem_usage                                 403472                       # Number of bytes of host memory used
host_seconds                                    75.33                       # Real time elapsed on the host
host_tick_rate                              321059797                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.024187                       # Number of seconds simulated
sim_ticks                                 24186995500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            2851488                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 46201.856240                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 29826.537021                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2355162                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    22931182500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.174059                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               496326                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            182649                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   9355839000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.110004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          313675                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1670212                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 49736.193496                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 35733.764168                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1240385                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   21377958842                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.257349                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              429827                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           220890                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   7466105484                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.125096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         208937                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 61838.363082                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   6.879955                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           41021                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2536671492                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             4521700                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 47842.139843                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 32188.209387                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 3595547                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     44309141342                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.204824                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                926153                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             403539                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  16821944484                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.115579                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           522612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997820                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.767677                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            4521700                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 47842.139843                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 32188.209387                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                3595547                       # number of overall hits
system.cpu.dcache.overall_miss_latency    44309141342                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.204824                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               926153                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            403539                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  16821944484                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.115579                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          522612                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 521588                       # number of replacements
system.cpu.dcache.sampled_refs                 522612                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.767677                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3595547                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500266964000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   208529                       # number of writebacks
system.cpu.dtb.data_accesses                        2                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            2                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        2                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            2                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11597683                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 73842.105263                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 66463.636364                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11597626                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        4209000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   57                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      3655500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses              55                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               207100.464286                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11597683                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 73842.105263                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 66463.636364                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11597626                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         4209000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    57                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      3655500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses               55                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.106279                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             54.414786                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11597683                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 73842.105263                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 66463.636364                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11597626                       # number of overall hits
system.cpu.icache.overall_miss_latency        4209000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   57                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      3655500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses              55                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                     56                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 54.414786                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11597626                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 2                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 91252.824782                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     25239801312                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                276592                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                   208937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     106812.341377                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 98148.039041                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                       156139                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           5639478000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.252698                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      52798                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    7820                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      4414502500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.215271                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 44978                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     313733                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       118973.625299                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  111478.011935                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         260576                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             6324281000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.169434                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        53157                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      7743                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5062328000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.144744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   45411                       # number of ReadReq MSHR misses
system.l2.Writeback_accesses                   208529                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       208529                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.121303                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      522670                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        112913.585956                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   104844.953479                       # average overall mshr miss latency
system.l2.demand_hits                          416715                       # number of demand (read+write) hits
system.l2.demand_miss_latency             11963759000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.202719                       # miss rate for demand accesses
system.l2.demand_misses                        105955                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      15563                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         9476830500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.172937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    90389                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.309191                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.346641                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5065.791824                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5679.366499                       # Average occupied blocks per context
system.l2.overall_accesses                     522670                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       112913.585956                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  94600.624588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         416715                       # number of overall hits
system.l2.overall_miss_latency            11963759000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.202719                       # miss rate for overall accesses
system.l2.overall_misses                       105955                       # number of overall misses
system.l2.overall_mshr_hits                     15563                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       34716631812                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.702128                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  366981                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.405854                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        112256                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       250250                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       594701                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           301467                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        42951                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         355192                       # number of replacements
system.l2.sampled_refs                         366157                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10745.158323                       # Cycle average of tags in use
system.l2.total_refs                           410573                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           202706                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2247102                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2245642                       # DTB hits
system.switch_cpus.dtb.data_misses               1460                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1411189                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1410550                       # DTB read hits
system.switch_cpus.dtb.read_misses                639                       # DTB read misses
system.switch_cpus.dtb.write_accesses          835913                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              835092                       # DTB write hits
system.switch_cpus.dtb.write_misses               821                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10001463                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10001461                       # ITB hits
system.switch_cpus.itb.fetch_misses                 2                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 34482510                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2768258                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits          55845                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups        57180                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect          540                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted        56993                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups          57307                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches        53216                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       995527                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     10625730                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.941142                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.448926                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      9043057     85.11%     85.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       132182      1.24%     86.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       106210      1.00%     87.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        76938      0.72%     88.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        75225      0.71%     88.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        74785      0.70%     89.48% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        66780      0.63%     90.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        55026      0.52%     90.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       995527      9.37%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     10625730                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10000319                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1723297                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2766884                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts          539                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10000319                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      2404109                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.389147                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.389147                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      5015539                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved          311                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     16182755                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3384834                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      2167883                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       454806                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        57473                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3175877                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3171093                       # DTB hits
system.switch_cpus_1.dtb.data_misses             4784                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2241381                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2239310                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             2071                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        934496                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            931783                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2713                       # DTB write misses
system.switch_cpus_1.fetch.Branches             57307                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1596220                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             3826624                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         4279                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             16214814                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        401804                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.004125                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1596220                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches        55845                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.167249                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     11080536                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.463360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.015762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        8850144     79.87%     79.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          34534      0.31%     80.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          80839      0.73%     80.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          32943      0.30%     81.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         114040      1.03%     82.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          22561      0.20%     82.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          72515      0.65%     83.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          67962      0.61%     83.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1804998     16.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     11080536                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               2810944                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches          54620                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop                 336                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.872089                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3907822                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1220174                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7095144                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11308091                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.837288                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5940682                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.814031                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11313038                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts          542                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        909153                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2719035                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       590610                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1224844                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     12422301                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2687648                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       220744                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     12114603                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        13541                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          120                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       454806                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        32202                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       826341                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       995722                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       181248                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect           70                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect          472                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.719866                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.719866                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3040835     24.65%     24.65% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult          214      0.00%     24.65% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     24.65% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      2793462     22.65%     47.30% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     47.30% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     47.30% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      2343379     19.00%     66.30% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv       237873      1.93%     68.22% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     68.22% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2698311     21.87%     90.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1221278      9.90%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12335352                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt      1060835                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.086000                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu            7      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         1702      0.16%      0.16% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.16% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.16% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       773573     72.92%     73.08% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv       274477     25.87%     98.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     98.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        10339      0.97%     99.93% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          737      0.07%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     11080536                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.113245                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.602370                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      6080914     54.88%     54.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1636612     14.77%     69.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1396837     12.61%     82.26% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       925255      8.35%     90.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       525454      4.74%     95.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       242102      2.18%     97.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       112566      1.02%     98.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       144789      1.31%     99.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        16007      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     11080536                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.887980                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12421965                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12335352                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      2421794                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        25557                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       964637                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1596232                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1596220                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2719035                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1224844                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               13891480                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3360783                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8590498                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       193696                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3852524                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1629109                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        14087                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     22424792                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     14249027                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     12276703                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1701129                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       454806                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1711293                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      3686115                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      5638698                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 20924                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
