

==============================
project /home/tp-home005/vfrelik/Etudes/M2/S1/Test fonctionnel de protocoles/TP2ex2/bit_alter_par.rdp
22/09/17 at 15:50 : Simulation started
22/09/17 at 15:50 : control part started
22/09/17 at 15:50 : module 'TTCN_TestsAndControl' testcase 'TC_Test' verdict 'pass'
22/09/17 at 15:50 : module 'TTCN_TestsAndControl' control part verdict 'pass'
22/09/17 at 15:53 : simulation ended


==============================
project /home/tp-home005/vfrelik/Etudes/M2/S1/Test fonctionnel de protocoles/TP2ex2/bit_alter_par.rdp
22/09/17 at 16:03 : Simulation started
22/09/17 at 16:03 : control part started
22/09/17 at 16:03 : module 'TTCN_TestsAndControl' testcase 'TC_Test' verdict 'pass'
22/09/17 at 16:03 : module 'TTCN_TestsAndControl' control part verdict 'pass'
