# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Triggered SR.v" \
"../../../../Triggered_SR_sch.srcs/sim_1/new/Triggered_testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
