do clarvi_test.do ../example-asm/build/mem.txt TRACE
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:37 on Nov 18,2017
# vlog -reportprogress 300 clarvi.sv "+define+TRACE" 
# -- Compiling package clarvi_sv_unit
# -- Compiling module clarvi
# 
# Top level modules:
# 	clarvi
# End time: 02:07:37 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:37 on Nov 18,2017
# vlog -reportprogress 300 clarvi_avalon.sv 
# -- Compiling module clarvi_avalon
# 
# Top level modules:
# 	clarvi_avalon
# End time: 02:07:38 on Nov 18,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:38 on Nov 18,2017
# vlog -reportprogress 300 bram.sv 
# -- Compiling module dual_port_bram
# 
# Top level modules:
# 	dual_port_bram
# End time: 02:07:38 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:38 on Nov 18,2017
# vlog -reportprogress 300 clarvi_sim.sv 
# -- Compiling module clarvi_sim
# -- Compiling module memory_debug
# -- Compiling module mock_waitrequest
# -- Compiling module mock_interrupt
# 
# Top level modules:
# 	clarvi_sim
# 	mock_waitrequest
# 	mock_interrupt
# End time: 02:07:38 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.clarvi_sim -t ns -voptargs="+acc=npr" -GINIT_FILE=../example-asm/build/mem.txt 
# Start time: 02:07:38 on Nov 18,2017
# Loading sv_std.std
# Loading work.clarvi_sim
# Loading work.dual_port_bram
# Loading work.memory_debug
# Loading work.clarvi_avalon
# Loading work.clarvi_sv_unit
# Loading work.clarvi
quit
do clarvi_test.do ../example-asm/build/mem.txt TRACE
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:06 on Nov 18,2017
# vlog -reportprogress 300 clarvi.sv "+define+TRACE" 
# -- Compiling package clarvi_sv_unit
# -- Compiling module clarvi
# 
# Top level modules:
# 	clarvi
# End time: 02:08:06 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:06 on Nov 18,2017
# vlog -reportprogress 300 clarvi_avalon.sv 
# -- Compiling module clarvi_avalon
# 
# Top level modules:
# 	clarvi_avalon
# End time: 02:08:06 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:06 on Nov 18,2017
# vlog -reportprogress 300 bram.sv 
# -- Compiling module dual_port_bram
# 
# Top level modules:
# 	dual_port_bram
# End time: 02:08:06 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:06 on Nov 18,2017
# vlog -reportprogress 300 clarvi_sim.sv 
# -- Compiling module clarvi_sim
# -- Compiling module memory_debug
# -- Compiling module mock_waitrequest
# -- Compiling module mock_interrupt
# 
# Top level modules:
# 	clarvi_sim
# 	mock_waitrequest
# 	mock_interrupt
# End time: 02:08:07 on Nov 18,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 02:08:07 on Nov 18,2017, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
# vsim work.clarvi_sim -t ns -voptargs="+acc=npr" -GINIT_FILE=../example-asm/build/mem.txt 
# Start time: 02:08:07 on Nov 18,2017
# Loading sv_std.std
# Loading work.clarvi_sim
# Loading work.dual_port_bram
# Loading work.memory_debug
# Loading work.clarvi_avalon
# Loading work.clarvi_sv_unit
# Loading work.clarvi
do clarvi_test.do ../example-asm/build/mem.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:12 on Nov 18,2017
# vlog -reportprogress 300 clarvi.sv 
# ** Warning: riscv.svh(39): (vlog-13233) Design unit "clarvi_sv_unit" already exists and will be overwritten. Design unit compiled with different set of options.
# -- Compiling package clarvi_sv_unit
# -- Compiling module clarvi
# 
# Top level modules:
# 	clarvi
# End time: 02:08:12 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:12 on Nov 18,2017
# vlog -reportprogress 300 clarvi_avalon.sv 
# -- Compiling module clarvi_avalon
# 
# Top level modules:
# 	clarvi_avalon
# End time: 02:08:12 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:12 on Nov 18,2017
# vlog -reportprogress 300 bram.sv 
# -- Compiling module dual_port_bram
# 
# Top level modules:
# 	dual_port_bram
# End time: 02:08:12 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:12 on Nov 18,2017
# vlog -reportprogress 300 clarvi_sim.sv 
# -- Compiling module clarvi_sim
# -- Compiling module memory_debug
# -- Compiling module mock_waitrequest
# -- Compiling module mock_interrupt
# 
# Top level modules:
# 	clarvi_sim
# 	mock_waitrequest
# 	mock_interrupt
# End time: 02:08:12 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:08:12 on Nov 18,2017, Elapsed time: 0:00:05
# Errors: 0, Warnings: 1
# vsim work.clarvi_sim -t ns -voptargs="+acc=npr" -GINIT_FILE=../example-asm/build/mem.txt 
# Start time: 02:08:12 on Nov 18,2017
# Loading sv_std.std
# Loading work.clarvi_sim
# Loading work.dual_port_bram
# Loading work.memory_debug
# Loading work.clarvi_avalon
# Loading work.clarvi_sv_unit
# Loading work.clarvi
clear
# [3;J[H[2J








;d;ad;sa
# ambiguous command name "d": dataset datasetOf dataset_open dataset_parse_filename datasetcheck dbgecho debugVersionString deflate deicon_all delEditCurActiveWin delete deleteEditCursor delete_helper describe destroy destroy_kernel dfAddDataflow df_Copy df_Cut df_Delete df_GetSel df_HighlightNet df_HighlightSelection df_InRegionCommand df_NumDataflowWindows df_Paste df_PointToPoint df_Redo df_ShowWave df_Undo df_causeReset df_causeSet df_defineToolbar df_findCause df_findDrivingInsts df_findcause df_findx df_gen_all df_gen_region df_removeToolbars df_select_env df_selectedXNets df_showNetsOfInstInWave dict directory_image disable disablebp disablebp_image divTime dnd do down downarrow draw_source_lines drivers dumpDataflow dumpDataflowInputs dumpDataflowOutputs dumpFileToTranscript dumpObjTypes dump_win_hier dumpcov dumpcov_srcobj dumplog64 dumpmsgloghash dumpnl dw

do clarvi_test.do ../example-asm/build/mem.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:33 on Nov 18,2017
# vlog -reportprogress 300 clarvi.sv 
# -- Compiling package clarvi_sv_unit
# -- Compiling module clarvi
# 
# Top level modules:
# 	clarvi
# End time: 02:08:33 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:33 on Nov 18,2017
# vlog -reportprogress 300 clarvi_avalon.sv 
# -- Compiling module clarvi_avalon
# 
# Top level modules:
# 	clarvi_avalon
# End time: 02:08:33 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:33 on Nov 18,2017
# vlog -reportprogress 300 bram.sv 
# -- Compiling module dual_port_bram
# 
# Top level modules:
# 	dual_port_bram
# End time: 02:08:33 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:33 on Nov 18,2017
# vlog -reportprogress 300 clarvi_sim.sv 
# -- Compiling module clarvi_sim
# -- Compiling module memory_debug
# -- Compiling module mock_waitrequest
# -- Compiling module mock_interrupt
# 
# Top level modules:
# 	clarvi_sim
# 	mock_waitrequest
# 	mock_interrupt
# End time: 02:08:33 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:08:33 on Nov 18,2017, Elapsed time: 0:00:21
# Errors: 1, Warnings: 0
# vsim work.clarvi_sim -t ns -voptargs="+acc=npr" -GINIT_FILE=../example-asm/build/mem.txt 
# Start time: 02:08:33 on Nov 18,2017
# Loading sv_std.std
# Loading work.clarvi_sim
# Loading work.dual_port_bram
# Loading work.memory_debug
# Loading work.clarvi_avalon
# Loading work.clarvi_sv_unit
# Loading work.clarvi


run
run 1us
# time: 350, '{op:ECALL, rd:zero, rs1:zero, rs2:zero, rs1_used:0, rs2_used:0, immediate_used:0, immediate:x, funct12:F12_ECALL, memory_write:0, memory_read:0, memory_read_unsigned:0, memory_width:B, enable_wb:0, pc:24} instruction at 00000018, stopping simulator
# ** Note: $stop    : clarvi_debug.sv(44)
#    Time: 350 ns  Iteration: 1  Instance: /clarvi_sim/clarvi/clarvi
# Break in Module clarvi at clarvi_debug.sv line 44
run 1us
run 1us
run 1us
run 1us
run 1us
run 1us
run































runsadsa
# invalid command name "runsadsa"
do clarvi_test.do ../example-asm/build/mem.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:11:15 on Nov 18,2017
# vlog -reportprogress 300 clarvi.sv 
# -- Compiling package clarvi_sv_unit
# -- Compiling module clarvi
# 
# Top level modules:
# 	clarvi
# End time: 02:11:15 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:11:15 on Nov 18,2017
# vlog -reportprogress 300 clarvi_avalon.sv 
# -- Compiling module clarvi_avalon
# 
# Top level modules:
# 	clarvi_avalon
# End time: 02:11:15 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:11:15 on Nov 18,2017
# vlog -reportprogress 300 bram.sv 
# -- Compiling module dual_port_bram
# 
# Top level modules:
# 	dual_port_bram
# End time: 02:11:15 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:11:15 on Nov 18,2017
# vlog -reportprogress 300 clarvi_sim.sv 
# -- Compiling module clarvi_sim
# -- Compiling module memory_debug
# -- Compiling module mock_waitrequest
# -- Compiling module mock_interrupt
# 
# Top level modules:
# 	clarvi_sim
# 	mock_waitrequest
# 	mock_interrupt
# End time: 02:11:15 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:11:16 on Nov 18,2017, Elapsed time: 0:02:43
# Errors: 1, Warnings: 0
# vsim work.clarvi_sim -t ns -voptargs="+acc=npr" -GINIT_FILE=../example-asm/build/mem.txt 
# Start time: 02:11:16 on Nov 18,2017
# Loading sv_std.std
# Loading work.clarvi_sim
# Loading work.dual_port_bram
# Loading work.memory_debug
# Loading work.clarvi_avalon
# Loading work.clarvi_sv_unit
# Loading work.clarvi
run 1us
# time: 350, '{op:ECALL, rd:zero, rs1:zero, rs2:zero, rs1_used:0, rs2_used:0, immediate_used:0, immediate:x, funct12:F12_ECALL, memory_write:0, memory_read:0, memory_read_unsigned:0, memory_width:B, enable_wb:0, pc:24} instruction at 00000018, stopping simulator
# ** Note: $stop    : clarvi_debug.sv(44)
#    Time: 350 ns  Iteration: 1  Instance: /clarvi_sim/clarvi/clarvi
# Break in Module clarvi at clarvi_debug.sv line 44



run 1us
run 1us
run 1us


stop


pwd
# /home/ecad/git/ECAD/exercise3/clarvi


do clarvi_test.do ../example-asm/build/mem.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:07:50 on Nov 18,2017
# vlog -reportprogress 300 clarvi.sv 
# -- Compiling package clarvi_sv_unit
# -- Compiling module clarvi
# 
# Top level modules:
# 	clarvi
# End time: 12:07:50 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:07:50 on Nov 18,2017
# vlog -reportprogress 300 clarvi_avalon.sv 
# -- Compiling module clarvi_avalon
# 
# Top level modules:
# 	clarvi_avalon
# End time: 12:07:50 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:07:50 on Nov 18,2017
# vlog -reportprogress 300 bram.sv 
# -- Compiling module dual_port_bram
# 
# Top level modules:
# 	dual_port_bram
# End time: 12:07:50 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:07:50 on Nov 18,2017
# vlog -reportprogress 300 clarvi_sim.sv 
# -- Compiling module clarvi_sim
# -- Compiling module memory_debug
# -- Compiling module mock_waitrequest
# -- Compiling module mock_interrupt
# 
# Top level modules:
# 	clarvi_sim
# 	mock_waitrequest
# 	mock_interrupt
# End time: 12:07:50 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:07:51 on Nov 18,2017, Elapsed time: 9:56:35
# Errors: 0, Warnings: 0
# vsim work.clarvi_sim -t ns -voptargs="+acc=npr" -GINIT_FILE=../example-asm/build/mem.txt 
# Start time: 12:07:51 on Nov 18,2017
# Loading sv_std.std
# Loading work.clarvi_sim
# Loading work.dual_port_bram
# Loading work.memory_debug
# Loading work.clarvi_avalon
# Loading work.clarvi_sv_unit
# Loading work.clarvi

