{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604669913619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604669913630 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 06 14:38:33 2020 " "Processing started: Fri Nov 06 14:38:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604669913630 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604669913630 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sopc_compteur -c sopc_compteur " "Command: quartus_map --read_settings_files=on --write_settings_files=off sopc_compteur -c sopc_compteur" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604669913630 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1604669914318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/monsopc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file monsopc/synthesis/monsopc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 monsopc-rtl " "Found design unit 1: monsopc-rtl" {  } { { "monsopc/synthesis/monsopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/monsopc.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925871 ""} { "Info" "ISGN_ENTITY_NAME" "1 monsopc " "Found entity 1: monsopc" {  } { { "monsopc/synthesis/monsopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/monsopc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669925871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "monsopc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669925877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "monsopc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669925880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_irq_mapper " "Found entity 1: monsopc_irq_mapper" {  } { { "monsopc/synthesis/submodules/monsopc_irq_mapper.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669925884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_mm_interconnect_0 " "Found entity 1: monsopc_mm_interconnect_0" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669925897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: monsopc_mm_interconnect_0_avalon_st_adapter" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669925903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: monsopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669925907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file monsopc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "monsopc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925911 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "monsopc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669925911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: monsopc_mm_interconnect_0_rsp_mux_001" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669925914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_mm_interconnect_0_rsp_mux " "Found entity 1: monsopc_mm_interconnect_0_rsp_mux" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669925918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_mm_interconnect_0_rsp_demux " "Found entity 1: monsopc_mm_interconnect_0_rsp_demux" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669925922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_mm_interconnect_0_cmd_mux_002 " "Found entity 1: monsopc_mm_interconnect_0_cmd_mux_002" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669925926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_mm_interconnect_0_cmd_mux " "Found entity 1: monsopc_mm_interconnect_0_cmd_mux" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669925928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: monsopc_mm_interconnect_0_cmd_demux_001" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669925933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_mm_interconnect_0_cmd_demux " "Found entity 1: monsopc_mm_interconnect_0_cmd_demux" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669925936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel monsopc_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at monsopc_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604669925939 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel monsopc_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at monsopc_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604669925939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_mm_interconnect_0_router_004_default_decode " "Found entity 1: monsopc_mm_interconnect_0_router_004_default_decode" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925941 ""} { "Info" "ISGN_ENTITY_NAME" "2 monsopc_mm_interconnect_0_router_004 " "Found entity 2: monsopc_mm_interconnect_0_router_004" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669925941 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel monsopc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at monsopc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604669925945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel monsopc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at monsopc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604669925945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_mm_interconnect_0_router_002_default_decode " "Found entity 1: monsopc_mm_interconnect_0_router_002_default_decode" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925946 ""} { "Info" "ISGN_ENTITY_NAME" "2 monsopc_mm_interconnect_0_router_002 " "Found entity 2: monsopc_mm_interconnect_0_router_002" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669925946 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel monsopc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at monsopc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604669925948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel monsopc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at monsopc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604669925949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_mm_interconnect_0_router_001_default_decode " "Found entity 1: monsopc_mm_interconnect_0_router_001_default_decode" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925950 ""} { "Info" "ISGN_ENTITY_NAME" "2 monsopc_mm_interconnect_0_router_001 " "Found entity 2: monsopc_mm_interconnect_0_router_001" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669925950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel monsopc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at monsopc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604669925952 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel monsopc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at monsopc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604669925952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_mm_interconnect_0_router_default_decode " "Found entity 1: monsopc_mm_interconnect_0_router_default_decode" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925954 ""} { "Info" "ISGN_ENTITY_NAME" "2 monsopc_mm_interconnect_0_router " "Found entity 2: monsopc_mm_interconnect_0_router" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669925954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "monsopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669925959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "monsopc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669925963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "monsopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669925966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "monsopc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669925969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "monsopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669925973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "monsopc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669925976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_sysid " "Found entity 1: monsopc_sysid" {  } { { "monsopc/synthesis/submodules/monsopc_sysid.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669925978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_sram " "Found entity 1: monsopc_sram" {  } { { "monsopc/synthesis/submodules/monsopc_sram.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_sram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669925981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_leds " "Found entity 1: monsopc_leds" {  } { { "monsopc/synthesis/submodules/monsopc_leds.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669925983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_jtag_uart_0_sim_scfifo_w " "Found entity 1: monsopc_jtag_uart_0_sim_scfifo_w" {  } { { "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925988 ""} { "Info" "ISGN_ENTITY_NAME" "2 monsopc_jtag_uart_0_scfifo_w " "Found entity 2: monsopc_jtag_uart_0_scfifo_w" {  } { { "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925988 ""} { "Info" "ISGN_ENTITY_NAME" "3 monsopc_jtag_uart_0_sim_scfifo_r " "Found entity 3: monsopc_jtag_uart_0_sim_scfifo_r" {  } { { "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925988 ""} { "Info" "ISGN_ENTITY_NAME" "4 monsopc_jtag_uart_0_scfifo_r " "Found entity 4: monsopc_jtag_uart_0_scfifo_r" {  } { { "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925988 ""} { "Info" "ISGN_ENTITY_NAME" "5 monsopc_jtag_uart_0 " "Found entity 5: monsopc_jtag_uart_0" {  } { { "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669925988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669925988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_cpu_0.v 21 21 " "Found 21 design units, including 21 entities, in source file monsopc/synthesis/submodules/monsopc_cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_cpu_0_register_bank_a_module " "Found entity 1: monsopc_cpu_0_register_bank_a_module" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669926009 ""} { "Info" "ISGN_ENTITY_NAME" "2 monsopc_cpu_0_register_bank_b_module " "Found entity 2: monsopc_cpu_0_register_bank_b_module" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669926009 ""} { "Info" "ISGN_ENTITY_NAME" "3 monsopc_cpu_0_nios2_oci_debug " "Found entity 3: monsopc_cpu_0_nios2_oci_debug" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669926009 ""} { "Info" "ISGN_ENTITY_NAME" "4 monsopc_cpu_0_ociram_sp_ram_module " "Found entity 4: monsopc_cpu_0_ociram_sp_ram_module" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669926009 ""} { "Info" "ISGN_ENTITY_NAME" "5 monsopc_cpu_0_nios2_ocimem " "Found entity 5: monsopc_cpu_0_nios2_ocimem" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669926009 ""} { "Info" "ISGN_ENTITY_NAME" "6 monsopc_cpu_0_nios2_avalon_reg " "Found entity 6: monsopc_cpu_0_nios2_avalon_reg" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669926009 ""} { "Info" "ISGN_ENTITY_NAME" "7 monsopc_cpu_0_nios2_oci_break " "Found entity 7: monsopc_cpu_0_nios2_oci_break" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669926009 ""} { "Info" "ISGN_ENTITY_NAME" "8 monsopc_cpu_0_nios2_oci_xbrk " "Found entity 8: monsopc_cpu_0_nios2_oci_xbrk" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669926009 ""} { "Info" "ISGN_ENTITY_NAME" "9 monsopc_cpu_0_nios2_oci_dbrk " "Found entity 9: monsopc_cpu_0_nios2_oci_dbrk" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669926009 ""} { "Info" "ISGN_ENTITY_NAME" "10 monsopc_cpu_0_nios2_oci_itrace " "Found entity 10: monsopc_cpu_0_nios2_oci_itrace" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669926009 ""} { "Info" "ISGN_ENTITY_NAME" "11 monsopc_cpu_0_nios2_oci_td_mode " "Found entity 11: monsopc_cpu_0_nios2_oci_td_mode" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669926009 ""} { "Info" "ISGN_ENTITY_NAME" "12 monsopc_cpu_0_nios2_oci_dtrace " "Found entity 12: monsopc_cpu_0_nios2_oci_dtrace" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669926009 ""} { "Info" "ISGN_ENTITY_NAME" "13 monsopc_cpu_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: monsopc_cpu_0_nios2_oci_compute_input_tm_cnt" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669926009 ""} { "Info" "ISGN_ENTITY_NAME" "14 monsopc_cpu_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: monsopc_cpu_0_nios2_oci_fifo_wrptr_inc" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669926009 ""} { "Info" "ISGN_ENTITY_NAME" "15 monsopc_cpu_0_nios2_oci_fifo_cnt_inc " "Found entity 15: monsopc_cpu_0_nios2_oci_fifo_cnt_inc" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669926009 ""} { "Info" "ISGN_ENTITY_NAME" "16 monsopc_cpu_0_nios2_oci_fifo " "Found entity 16: monsopc_cpu_0_nios2_oci_fifo" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669926009 ""} { "Info" "ISGN_ENTITY_NAME" "17 monsopc_cpu_0_nios2_oci_pib " "Found entity 17: monsopc_cpu_0_nios2_oci_pib" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669926009 ""} { "Info" "ISGN_ENTITY_NAME" "18 monsopc_cpu_0_nios2_oci_im " "Found entity 18: monsopc_cpu_0_nios2_oci_im" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669926009 ""} { "Info" "ISGN_ENTITY_NAME" "19 monsopc_cpu_0_nios2_performance_monitors " "Found entity 19: monsopc_cpu_0_nios2_performance_monitors" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669926009 ""} { "Info" "ISGN_ENTITY_NAME" "20 monsopc_cpu_0_nios2_oci " "Found entity 20: monsopc_cpu_0_nios2_oci" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669926009 ""} { "Info" "ISGN_ENTITY_NAME" "21 monsopc_cpu_0 " "Found entity 21: monsopc_cpu_0" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669926009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669926009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_cpu_0_jtag_debug_module_sysclk " "Found entity 1: monsopc_cpu_0_jtag_debug_module_sysclk" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669926013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669926013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_cpu_0_jtag_debug_module_tck " "Found entity 1: monsopc_cpu_0_jtag_debug_module_tck" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669926016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669926016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_cpu_0_jtag_debug_module_wrapper " "Found entity 1: monsopc_cpu_0_jtag_debug_module_wrapper" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669926019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669926019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_cpu_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_cpu_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_cpu_0_oci_test_bench " "Found entity 1: monsopc_cpu_0_oci_test_bench" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0_oci_test_bench.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669926024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669926024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_cpu_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_cpu_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_cpu_0_test_bench " "Found entity 1: monsopc_cpu_0_test_bench" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0_test_bench.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669926031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669926031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/submodules/monsopc_boutons.v 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/submodules/monsopc_boutons.v" { { "Info" "ISGN_ENTITY_NAME" "1 monsopc_boutons " "Found entity 1: monsopc_boutons" {  } { { "monsopc/synthesis/submodules/monsopc_boutons.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_boutons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669926035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669926035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monsopc/synthesis/sopc_compteur.bdf 1 1 " "Found 1 design units, including 1 entities, in source file monsopc/synthesis/sopc_compteur.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_compteur " "Found entity 1: sopc_compteur" {  } { { "monsopc/synthesis/sopc_compteur.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/sopc_compteur.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669926039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669926039 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "monsopc_cpu_0.v(1605) " "Verilog HDL or VHDL warning at monsopc_cpu_0.v(1605): conditional expression evaluates to a constant" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1604669926067 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "monsopc_cpu_0.v(1607) " "Verilog HDL or VHDL warning at monsopc_cpu_0.v(1607): conditional expression evaluates to a constant" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1604669926067 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "monsopc_cpu_0.v(1763) " "Verilog HDL or VHDL warning at monsopc_cpu_0.v(1763): conditional expression evaluates to a constant" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1604669926068 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "monsopc_cpu_0.v(2587) " "Verilog HDL or VHDL warning at monsopc_cpu_0.v(2587): conditional expression evaluates to a constant" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1604669926071 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sopc_compteur " "Elaborating entity \"sopc_compteur\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1604669926196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc monsopc:inst " "Elaborating entity \"monsopc\" for hierarchy \"monsopc:inst\"" {  } { { "monsopc/synthesis/sopc_compteur.bdf" "inst" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/sopc_compteur.bdf" { { 40 464 752 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_boutons monsopc:inst\|monsopc_boutons:boutons " "Elaborating entity \"monsopc_boutons\" for hierarchy \"monsopc:inst\|monsopc_boutons:boutons\"" {  } { { "monsopc/synthesis/monsopc.vhd" "boutons" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/monsopc.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0 monsopc:inst\|monsopc_cpu_0:cpu_0 " "Elaborating entity \"monsopc_cpu_0\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\"" {  } { { "monsopc/synthesis/monsopc.vhd" "cpu_0" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/monsopc.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_test_bench monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_test_bench:the_monsopc_cpu_0_test_bench " "Elaborating entity \"monsopc_cpu_0_test_bench\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_test_bench:the_monsopc_cpu_0_test_bench\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_test_bench" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_register_bank_a_module monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_a_module:monsopc_cpu_0_register_bank_a " "Elaborating entity \"monsopc_cpu_0_register_bank_a_module\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_a_module:monsopc_cpu_0_register_bank_a\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "monsopc_cpu_0_register_bank_a" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_a_module:monsopc_cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_a_module:monsopc_cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_altsyncram" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_a_module:monsopc_cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_a_module:monsopc_cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604669926518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_a_module:monsopc_cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_a_module:monsopc_cpu_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file monsopc_cpu_0_rf_ram_a.mif " "Parameter \"init_file\" = \"monsopc_cpu_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926521 ""}  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604669926521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fag1 " "Found entity 1: altsyncram_fag1" {  } { { "db/altsyncram_fag1.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/altsyncram_fag1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669926581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669926581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fag1 monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_a_module:monsopc_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fag1:auto_generated " "Elaborating entity \"altsyncram_fag1\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_a_module:monsopc_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_register_bank_b_module monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_b_module:monsopc_cpu_0_register_bank_b " "Elaborating entity \"monsopc_cpu_0_register_bank_b_module\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_b_module:monsopc_cpu_0_register_bank_b\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "monsopc_cpu_0_register_bank_b" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_b_module:monsopc_cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_b_module:monsopc_cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_altsyncram" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_b_module:monsopc_cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_b_module:monsopc_cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604669926763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_b_module:monsopc_cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_b_module:monsopc_cpu_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file monsopc_cpu_0_rf_ram_b.mif " "Parameter \"init_file\" = \"monsopc_cpu_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926766 ""}  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604669926766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gag1 " "Found entity 1: altsyncram_gag1" {  } { { "db/altsyncram_gag1.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/altsyncram_gag1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669926828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669926828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gag1 monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_b_module:monsopc_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_gag1:auto_generated " "Elaborating entity \"altsyncram_gag1\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_register_bank_b_module:monsopc_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_gag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_nios2_oci monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci " "Elaborating entity \"monsopc_cpu_0_nios2_oci\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_nios2_oci" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669926965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_nios2_oci_debug monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_debug:the_monsopc_cpu_0_nios2_oci_debug " "Elaborating entity \"monsopc_cpu_0_nios2_oci_debug\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_debug:the_monsopc_cpu_0_nios2_oci_debug\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_nios2_oci_debug" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_debug:the_monsopc_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_debug:the_monsopc_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_altera_std_synchronizer" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_debug:the_monsopc_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_debug:the_monsopc_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604669927041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_debug:the_monsopc_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_debug:the_monsopc_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927041 ""}  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604669927041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_nios2_ocimem monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_ocimem:the_monsopc_cpu_0_nios2_ocimem " "Elaborating entity \"monsopc_cpu_0_nios2_ocimem\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_ocimem:the_monsopc_cpu_0_nios2_ocimem\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_nios2_ocimem" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_ociram_sp_ram_module monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_ocimem:the_monsopc_cpu_0_nios2_ocimem\|monsopc_cpu_0_ociram_sp_ram_module:monsopc_cpu_0_ociram_sp_ram " "Elaborating entity \"monsopc_cpu_0_ociram_sp_ram_module\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_ocimem:the_monsopc_cpu_0_nios2_ocimem\|monsopc_cpu_0_ociram_sp_ram_module:monsopc_cpu_0_ociram_sp_ram\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "monsopc_cpu_0_ociram_sp_ram" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_ocimem:the_monsopc_cpu_0_nios2_ocimem\|monsopc_cpu_0_ociram_sp_ram_module:monsopc_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_ocimem:the_monsopc_cpu_0_nios2_ocimem\|monsopc_cpu_0_ociram_sp_ram_module:monsopc_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_altsyncram" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_ocimem:the_monsopc_cpu_0_nios2_ocimem\|monsopc_cpu_0_ociram_sp_ram_module:monsopc_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_ocimem:the_monsopc_cpu_0_nios2_ocimem\|monsopc_cpu_0_ociram_sp_ram_module:monsopc_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604669927094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_ocimem:the_monsopc_cpu_0_nios2_ocimem\|monsopc_cpu_0_ociram_sp_ram_module:monsopc_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_ocimem:the_monsopc_cpu_0_nios2_ocimem\|monsopc_cpu_0_ociram_sp_ram_module:monsopc_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file monsopc_cpu_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"monsopc_cpu_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927096 ""}  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604669927096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2h81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2h81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2h81 " "Found entity 1: altsyncram_2h81" {  } { { "db/altsyncram_2h81.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/altsyncram_2h81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669927154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669927154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2h81 monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_ocimem:the_monsopc_cpu_0_nios2_ocimem\|monsopc_cpu_0_ociram_sp_ram_module:monsopc_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2h81:auto_generated " "Elaborating entity \"altsyncram_2h81\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_ocimem:the_monsopc_cpu_0_nios2_ocimem\|monsopc_cpu_0_ociram_sp_ram_module:monsopc_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2h81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_nios2_avalon_reg monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_avalon_reg:the_monsopc_cpu_0_nios2_avalon_reg " "Elaborating entity \"monsopc_cpu_0_nios2_avalon_reg\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_avalon_reg:the_monsopc_cpu_0_nios2_avalon_reg\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_nios2_avalon_reg" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_nios2_oci_break monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_break:the_monsopc_cpu_0_nios2_oci_break " "Elaborating entity \"monsopc_cpu_0_nios2_oci_break\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_break:the_monsopc_cpu_0_nios2_oci_break\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_nios2_oci_break" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_nios2_oci_xbrk monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_xbrk:the_monsopc_cpu_0_nios2_oci_xbrk " "Elaborating entity \"monsopc_cpu_0_nios2_oci_xbrk\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_xbrk:the_monsopc_cpu_0_nios2_oci_xbrk\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_nios2_oci_xbrk" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_nios2_oci_dbrk monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_dbrk:the_monsopc_cpu_0_nios2_oci_dbrk " "Elaborating entity \"monsopc_cpu_0_nios2_oci_dbrk\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_dbrk:the_monsopc_cpu_0_nios2_oci_dbrk\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_nios2_oci_dbrk" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_nios2_oci_itrace monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_itrace:the_monsopc_cpu_0_nios2_oci_itrace " "Elaborating entity \"monsopc_cpu_0_nios2_oci_itrace\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_itrace:the_monsopc_cpu_0_nios2_oci_itrace\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_nios2_oci_itrace" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_nios2_oci_dtrace monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_dtrace:the_monsopc_cpu_0_nios2_oci_dtrace " "Elaborating entity \"monsopc_cpu_0_nios2_oci_dtrace\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_dtrace:the_monsopc_cpu_0_nios2_oci_dtrace\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_nios2_oci_dtrace" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_nios2_oci_td_mode monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_dtrace:the_monsopc_cpu_0_nios2_oci_dtrace\|monsopc_cpu_0_nios2_oci_td_mode:monsopc_cpu_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"monsopc_cpu_0_nios2_oci_td_mode\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_dtrace:the_monsopc_cpu_0_nios2_oci_dtrace\|monsopc_cpu_0_nios2_oci_td_mode:monsopc_cpu_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "monsopc_cpu_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_nios2_oci_fifo monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_fifo:the_monsopc_cpu_0_nios2_oci_fifo " "Elaborating entity \"monsopc_cpu_0_nios2_oci_fifo\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_fifo:the_monsopc_cpu_0_nios2_oci_fifo\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_nios2_oci_fifo" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_nios2_oci_compute_input_tm_cnt monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_fifo:the_monsopc_cpu_0_nios2_oci_fifo\|monsopc_cpu_0_nios2_oci_compute_input_tm_cnt:the_monsopc_cpu_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"monsopc_cpu_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_fifo:the_monsopc_cpu_0_nios2_oci_fifo\|monsopc_cpu_0_nios2_oci_compute_input_tm_cnt:the_monsopc_cpu_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_nios2_oci_fifo_wrptr_inc monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_fifo:the_monsopc_cpu_0_nios2_oci_fifo\|monsopc_cpu_0_nios2_oci_fifo_wrptr_inc:the_monsopc_cpu_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"monsopc_cpu_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_fifo:the_monsopc_cpu_0_nios2_oci_fifo\|monsopc_cpu_0_nios2_oci_fifo_wrptr_inc:the_monsopc_cpu_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_nios2_oci_fifo_cnt_inc monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_fifo:the_monsopc_cpu_0_nios2_oci_fifo\|monsopc_cpu_0_nios2_oci_fifo_cnt_inc:the_monsopc_cpu_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"monsopc_cpu_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_fifo:the_monsopc_cpu_0_nios2_oci_fifo\|monsopc_cpu_0_nios2_oci_fifo_cnt_inc:the_monsopc_cpu_0_nios2_oci_fifo_cnt_inc\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_oci_test_bench monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_fifo:the_monsopc_cpu_0_nios2_oci_fifo\|monsopc_cpu_0_oci_test_bench:the_monsopc_cpu_0_oci_test_bench " "Elaborating entity \"monsopc_cpu_0_oci_test_bench\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_fifo:the_monsopc_cpu_0_nios2_oci_fifo\|monsopc_cpu_0_oci_test_bench:the_monsopc_cpu_0_oci_test_bench\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_oci_test_bench" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927484 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "monsopc_cpu_0_oci_test_bench " "Entity \"monsopc_cpu_0_oci_test_bench\" contains only dangling pins" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_oci_test_bench" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 2109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1604669927485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_nios2_oci_pib monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_pib:the_monsopc_cpu_0_nios2_oci_pib " "Elaborating entity \"monsopc_cpu_0_nios2_oci_pib\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_pib:the_monsopc_cpu_0_nios2_oci_pib\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_nios2_oci_pib" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_nios2_oci_im monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_im:the_monsopc_cpu_0_nios2_oci_im " "Elaborating entity \"monsopc_cpu_0_nios2_oci_im\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_im:the_monsopc_cpu_0_nios2_oci_im\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_nios2_oci_im" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_jtag_debug_module_wrapper monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper " "Elaborating entity \"monsopc_cpu_0_jtag_debug_module_wrapper\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "the_monsopc_cpu_0_jtag_debug_module_wrapper" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_jtag_debug_module_tck monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|monsopc_cpu_0_jtag_debug_module_tck:the_monsopc_cpu_0_jtag_debug_module_tck " "Elaborating entity \"monsopc_cpu_0_jtag_debug_module_tck\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|monsopc_cpu_0_jtag_debug_module_tck:the_monsopc_cpu_0_jtag_debug_module_tck\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_wrapper.v" "the_monsopc_cpu_0_jtag_debug_module_tck" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_cpu_0_jtag_debug_module_sysclk monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|monsopc_cpu_0_jtag_debug_module_sysclk:the_monsopc_cpu_0_jtag_debug_module_sysclk " "Elaborating entity \"monsopc_cpu_0_jtag_debug_module_sysclk\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|monsopc_cpu_0_jtag_debug_module_sysclk:the_monsopc_cpu_0_jtag_debug_module_sysclk\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_wrapper.v" "the_monsopc_cpu_0_jtag_debug_module_sysclk" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:monsopc_cpu_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:monsopc_cpu_0_jtag_debug_module_phy\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_wrapper.v" "monsopc_cpu_0_jtag_debug_module_phy" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:monsopc_cpu_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:monsopc_cpu_0_jtag_debug_module_phy\"" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604669927612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:monsopc_cpu_0_jtag_debug_module_phy " "Instantiated megafunction \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:monsopc_cpu_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927614 ""}  } { { "monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604669927614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:monsopc_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:monsopc_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927616 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:monsopc_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:monsopc_cpu_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:monsopc_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:monsopc_cpu_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:monsopc_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:monsopc_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:monsopc_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_jtag_debug_module_wrapper:the_monsopc_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:monsopc_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_jtag_uart_0 monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"monsopc_jtag_uart_0\" for hierarchy \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\"" {  } { { "monsopc/synthesis/monsopc.vhd" "jtag_uart_0" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/monsopc.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_jtag_uart_0_scfifo_w monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w " "Elaborating entity \"monsopc_jtag_uart_0_scfifo_w\" for hierarchy \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\"" {  } { { "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" "the_monsopc_jtag_uart_0_scfifo_w" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" "wfifo" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604669927833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927834 ""}  } { { "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604669927834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669927891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669927891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/a_dpfifo_q131.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669927914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669927914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669927935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669927935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669927936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669927999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669927999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669928000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/dpram_nl21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669928060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669928060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669928061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/altsyncram_r1m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669928120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669928120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/dpram_nl21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669928122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669928184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669928184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_w:the_monsopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/a_dpfifo_q131.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669928185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_jtag_uart_0_scfifo_r monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_r:the_monsopc_jtag_uart_0_scfifo_r " "Elaborating entity \"monsopc_jtag_uart_0_scfifo_r\" for hierarchy \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|monsopc_jtag_uart_0_scfifo_r:the_monsopc_jtag_uart_0_scfifo_r\"" {  } { { "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" "the_monsopc_jtag_uart_0_scfifo_r" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669928197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" "monsopc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669928314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604669928340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669928341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669928341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669928341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669928341 ""}  } { { "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604669928341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669928371 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669928380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669928401 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"monsopc:inst\|monsopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:monsopc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669928410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_leds monsopc:inst\|monsopc_leds:leds " "Elaborating entity \"monsopc_leds\" for hierarchy \"monsopc:inst\|monsopc_leds:leds\"" {  } { { "monsopc/synthesis/monsopc.vhd" "leds" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/monsopc.vhd" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669928413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_sram monsopc:inst\|monsopc_sram:sram " "Elaborating entity \"monsopc_sram\" for hierarchy \"monsopc:inst\|monsopc_sram:sram\"" {  } { { "monsopc/synthesis/monsopc.vhd" "sram" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/monsopc.vhd" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669928423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram monsopc:inst\|monsopc_sram:sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"monsopc:inst\|monsopc_sram:sram\|altsyncram:the_altsyncram\"" {  } { { "monsopc/synthesis/submodules/monsopc_sram.v" "the_altsyncram" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_sram.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669928439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monsopc:inst\|monsopc_sram:sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"monsopc:inst\|monsopc_sram:sram\|altsyncram:the_altsyncram\"" {  } { { "monsopc/synthesis/submodules/monsopc_sram.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_sram.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604669928455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monsopc:inst\|monsopc_sram:sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"monsopc:inst\|monsopc_sram:sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669928457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file monsopc_sram.hex " "Parameter \"init_file\" = \"monsopc_sram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669928457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669928457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5000 " "Parameter \"maximum_depth\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669928457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5000 " "Parameter \"numwords_a\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669928457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669928457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669928457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669928457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669928457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669928457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669928457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669928457 ""}  } { { "monsopc/synthesis/submodules/monsopc_sram.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_sram.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604669928457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nub1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nub1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nub1 " "Found entity 1: altsyncram_nub1" {  } { { "db/altsyncram_nub1.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/altsyncram_nub1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669928516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669928516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nub1 monsopc:inst\|monsopc_sram:sram\|altsyncram:the_altsyncram\|altsyncram_nub1:auto_generated " "Elaborating entity \"altsyncram_nub1\" for hierarchy \"monsopc:inst\|monsopc_sram:sram\|altsyncram:the_altsyncram\|altsyncram_nub1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669928516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_sysid monsopc:inst\|monsopc_sysid:sysid " "Elaborating entity \"monsopc_sysid\" for hierarchy \"monsopc:inst\|monsopc_sysid:sysid\"" {  } { { "monsopc/synthesis/monsopc.vhd" "sysid" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/monsopc.vhd" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669928805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0 monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"monsopc_mm_interconnect_0\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "monsopc/synthesis/monsopc.vhd" "mm_interconnect_0" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/monsopc.vhd" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669928813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_data_master_translator\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "cpu_0_data_master_translator" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_instruction_master_translator\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "cpu_0_instruction_master_translator" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "cpu_0_jtag_debug_module_translator" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_s1_translator\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "sram_s1_translator" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "leds_s1_translator" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_data_master_agent\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "cpu_0_data_master_agent" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 1063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_instruction_master_agent\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "cpu_0_instruction_master_agent" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 1144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 1228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "monsopc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0_router monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_router:router " "Elaborating entity \"monsopc_mm_interconnect_0_router\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_router:router\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "router" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 1910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0_router_default_decode monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_router:router\|monsopc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"monsopc_mm_interconnect_0_router_default_decode\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_router:router\|monsopc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0_router_001 monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"monsopc_mm_interconnect_0_router_001\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_router_001:router_001\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "router_001" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 1926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0_router_001_default_decode monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_router_001:router_001\|monsopc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"monsopc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_router_001:router_001\|monsopc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0_router_002 monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"monsopc_mm_interconnect_0_router_002\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_router_002:router_002\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "router_002" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 1942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0_router_002_default_decode monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_router_002:router_002\|monsopc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"monsopc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_router_002:router_002\|monsopc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0_router_004 monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"monsopc_mm_interconnect_0_router_004\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_router_004:router_004\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "router_004" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 1974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0_router_004_default_decode monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_router_004:router_004\|monsopc_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"monsopc_mm_interconnect_0_router_004_default_decode\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_router_004:router_004\|monsopc_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0_cmd_demux monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"monsopc_mm_interconnect_0_cmd_demux\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 2069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0_cmd_demux_001 monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"monsopc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0_cmd_mux monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"monsopc_mm_interconnect_0_cmd_mux\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0_cmd_mux_002 monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"monsopc_mm_interconnect_0_cmd_mux_002\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 2149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "monsopc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0_rsp_demux monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"monsopc_mm_interconnect_0_rsp_demux\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 2223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0_rsp_mux monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"monsopc_mm_interconnect_0_rsp_mux\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 2367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "monsopc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0_rsp_mux_001 monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"monsopc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 2390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0_avalon_st_adapter monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"monsopc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0.v" 2419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|monsopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"monsopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"monsopc:inst\|monsopc_mm_interconnect_0:mm_interconnect_0\|monsopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|monsopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "monsopc/synthesis/submodules/monsopc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsopc_irq_mapper monsopc:inst\|monsopc_irq_mapper:irq_mapper " "Elaborating entity \"monsopc_irq_mapper\" for hierarchy \"monsopc:inst\|monsopc_irq_mapper:irq_mapper\"" {  } { { "monsopc/synthesis/monsopc.vhd" "irq_mapper" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/monsopc.vhd" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller monsopc:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"monsopc:inst\|altera_reset_controller:rst_controller\"" {  } { { "monsopc/synthesis/monsopc.vhd" "rst_controller" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/monsopc.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer monsopc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"monsopc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "monsopc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer monsopc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"monsopc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "monsopc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604669929749 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1604669931013 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.11.06.14:38:56 Progress: Loading sld111d00b3/alt_sld_fab_wrapper_hw.tcl " "2020.11.06.14:38:56 Progress: Loading sld111d00b3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1604669936335 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1604669940089 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1604669940307 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1604669945010 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1604669945032 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1604669945059 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1604669945108 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1604669945113 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1604669945114 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1604669945824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld111d00b3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld111d00b3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld111d00b3/alt_sld_fab.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/ip/sld111d00b3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669945958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669945958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669945996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669945996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669945999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669945999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669946007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669946007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669946044 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669946044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669946044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604669946058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604669946058 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1604669948942 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "monsopc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 3205 -1 0 } } { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 4172 -1 0 } } { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 3780 -1 0 } } { "monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_jtag_uart_0.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 611 -1 0 } } { "monsopc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1604669949088 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1604669949089 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604669950144 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1604669951705 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/output_files/sopc_compteur.map.smsg " "Generated suppressed messages file C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/output_files/sopc_compteur.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1604669951995 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1604669953689 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604669953689 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1874 " "Implemented 1874 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1604669954013 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1604669954013 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1713 " "Implemented 1713 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1604669954013 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1604669954013 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1604669954013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4936 " "Peak virtual memory: 4936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604669954103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 06 14:39:14 2020 " "Processing ended: Fri Nov 06 14:39:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604669954103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604669954103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604669954103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604669954103 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604669956902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604669956919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 06 14:39:16 2020 " "Processing started: Fri Nov 06 14:39:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604669956919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1604669956919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sopc_compteur -c sopc_compteur " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sopc_compteur -c sopc_compteur" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1604669956920 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1604669957086 ""}
{ "Info" "0" "" "Project  = sopc_compteur" {  } {  } 0 0 "Project  = sopc_compteur" 0 0 "Fitter" 0 0 1604669957087 ""}
{ "Info" "0" "" "Revision = sopc_compteur" {  } {  } 0 0 "Revision = sopc_compteur" 0 0 "Fitter" 0 0 1604669957087 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1604669957254 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sopc_compteur EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"sopc_compteur\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1604669957282 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604669957338 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604669957338 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1604669957553 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1604669957561 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1604669957840 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1604669957840 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1604669957840 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1604669957840 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/" { { 0 { 0 ""} 0 6133 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604669957849 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/" { { 0 { 0 ""} 0 6135 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604669957849 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/" { { 0 { 0 ""} 0 6137 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604669957849 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/" { { 0 { 0 ""} 0 6139 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604669957849 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/" { { 0 { 0 ""} 0 6141 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604669957849 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1604669957849 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1604669957852 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1604669957944 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 12 " "No exact pin location assignment(s) for 1 pins of 12 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1604669958394 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669958837 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669958837 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669958837 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669958837 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669958837 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669958837 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669958837 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669958837 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669958837 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669958837 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669958837 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669958837 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669958837 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669958837 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669958837 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669958837 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669958837 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669958837 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669958837 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669958837 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669958837 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669958837 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669958837 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669958837 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669958837 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669958837 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1604669958837 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669958837 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1604669958837 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669958837 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669958837 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1604669958837 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1604669958837 ""}
{ "Info" "ISTA_SDC_FOUND" "monsopc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'monsopc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1604669958869 ""}
{ "Info" "ISTA_SDC_FOUND" "monsopc/synthesis/submodules/monsopc_cpu_0.sdc " "Reading SDC File: 'monsopc/synthesis/submodules/monsopc_cpu_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1604669958875 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_debug:the_monsopc_cpu_0_nios2_oci_debug\|monitor_ready clk " "Register monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_debug:the_monsopc_cpu_0_nios2_oci_debug\|monitor_ready is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1604669958899 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1604669958899 "|sopc_compteur|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1604669958942 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1604669958942 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1604669958942 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1604669958942 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1604669958943 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1604669958944 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1604669958944 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1604669958944 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1604669958944 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604669959202 ""}  } { { "monsopc/synthesis/sopc_compteur.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/sopc_compteur.bdf" { { 144 144 312 160 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/" { { 0 { 0 ""} 0 6120 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604669959202 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604669959202 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/" { { 0 { 0 ""} 0 5674 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604669959202 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "monsopc:inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node monsopc:inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604669959202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "monsopc:inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node monsopc:inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "monsopc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/" { { 0 { 0 ""} 0 2306 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604669959202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "monsopc:inst\|monsopc_cpu_0:cpu_0\|W_rf_wren " "Destination node monsopc:inst\|monsopc_cpu_0:cpu_0\|W_rf_wren" {  } { { "monsopc/synthesis/submodules/monsopc_cpu_0.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/monsopc_cpu_0.v" 3740 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/" { { 0 { 0 ""} 0 1803 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604669959202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_debug:the_monsopc_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_debug:the_monsopc_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "monsopc:inst\|monsopc_cpu_0:cpu_0\|monsopc_cpu_0_nios2_oci:the_monsopc_cpu_0_nios2_oci\|monsopc_cpu_0_nios2_oci_debug:the_monsopc_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/" { { 0 { 0 ""} 0 965 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604669959202 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1604669959202 ""}  } { { "monsopc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/" { { 0 { 0 ""} 0 252 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604669959202 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "monsopc:inst\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node monsopc:inst\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604669959203 ""}  } { { "monsopc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/monsopc/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/" { { 0 { 0 ""} 0 3259 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604669959203 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1604669959921 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604669959926 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604669959926 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604669959935 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604669959944 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1604669959950 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1604669959951 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1604669959959 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1604669960033 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1604669960039 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1604669960039 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1604669960062 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1604669960062 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1604669960062 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 12 6 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1604669960065 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 1 15 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1604669960065 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1604669960065 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1604669960065 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 17 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1604669960065 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1604669960065 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 4 20 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1604669960065 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1604669960065 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1604669960065 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1604669960065 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604669960225 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1604669960259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1604669962461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604669963336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1604669963376 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1604669964277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604669964278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1604669965075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1604669966915 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1604669966915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604669967239 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1604669967240 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1604669967240 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1604669967240 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.43 " "Total time spent on timing analysis during the Fitter is 0.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1604669967333 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604669967430 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604669967954 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604669968051 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604669968839 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604669969615 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/output_files/sopc_compteur.fit.smsg " "Generated suppressed messages file C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/output_files/sopc_compteur.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1604669970250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5180 " "Peak virtual memory: 5180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604669971165 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 06 14:39:31 2020 " "Processing ended: Fri Nov 06 14:39:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604669971165 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604669971165 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604669971165 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1604669971165 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1604669973608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604669973619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 06 14:39:33 2020 " "Processing started: Fri Nov 06 14:39:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604669973619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1604669973619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sopc_compteur -c sopc_compteur " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sopc_compteur -c sopc_compteur" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1604669973619 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1604669975083 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1604669975146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604669975596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 06 14:39:35 2020 " "Processing ended: Fri Nov 06 14:39:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604669975596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604669975596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604669975596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1604669975596 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1604669976232 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1604669978349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604669978361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 06 14:39:37 2020 " "Processing started: Fri Nov 06 14:39:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604669978361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604669978361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sopc_compteur -c sopc_compteur " "Command: quartus_sta sopc_compteur -c sopc_compteur" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604669978361 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1604669978535 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1604669978897 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1604669978958 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1604669978958 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979393 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1604669979393 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979393 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1604669979393 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979393 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1604669979393 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1604669979393 ""}
{ "Info" "ISTA_SDC_FOUND" "monsopc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'monsopc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1604669979418 ""}
{ "Info" "ISTA_SDC_FOUND" "monsopc/synthesis/submodules/monsopc_cpu_0.sdc " "Reading SDC File: 'monsopc/synthesis/submodules/monsopc_cpu_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1604669979426 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register monsopc:inst\|monsopc_cpu_0:cpu_0\|hbreak_enabled clk " "Register monsopc:inst\|monsopc_cpu_0:cpu_0\|hbreak_enabled is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1604669979445 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1604669979445 "|sopc_compteur|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1604669979574 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1604669979574 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1604669979574 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1604669979574 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1604669979575 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1604669979594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.761 " "Worst-case setup slack is 46.761" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.761               0.000 altera_reserved_tck  " "   46.761               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604669979616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604669979624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.045 " "Worst-case recovery slack is 48.045" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.045               0.000 altera_reserved_tck  " "   48.045               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604669979628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.303 " "Worst-case removal slack is 1.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.303               0.000 altera_reserved_tck  " "    1.303               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604669979630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.627 " "Worst-case minimum pulse width slack is 49.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.627               0.000 altera_reserved_tck  " "   49.627               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604669979634 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979720 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979720 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979720 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979720 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.486 ns " "Worst Case Available Settling Time: 197.486 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979720 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979720 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979720 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979720 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1604669979720 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1604669979725 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1604669979757 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1604669980517 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register monsopc:inst\|monsopc_cpu_0:cpu_0\|hbreak_enabled clk " "Register monsopc:inst\|monsopc_cpu_0:cpu_0\|hbreak_enabled is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1604669980670 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1604669980670 "|sopc_compteur|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1604669980674 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1604669980674 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1604669980674 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1604669980674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.133 " "Worst-case setup slack is 47.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669980689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669980689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.133               0.000 altera_reserved_tck  " "   47.133               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669980689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604669980689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669980695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669980695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669980695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604669980695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.301 " "Worst-case recovery slack is 48.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669980700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669980700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.301               0.000 altera_reserved_tck  " "   48.301               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669980700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604669980700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.179 " "Worst-case removal slack is 1.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669980705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669980705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.179               0.000 altera_reserved_tck  " "    1.179               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669980705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604669980705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.604 " "Worst-case minimum pulse width slack is 49.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669980710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669980710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.604               0.000 altera_reserved_tck  " "   49.604               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669980710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604669980710 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1604669980791 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1604669980791 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1604669980791 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1604669980791 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.754 ns " "Worst Case Available Settling Time: 197.754 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1604669980791 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1604669980791 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1604669980791 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1604669980791 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1604669980791 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1604669980798 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register monsopc:inst\|monsopc_cpu_0:cpu_0\|hbreak_enabled clk " "Register monsopc:inst\|monsopc_cpu_0:cpu_0\|hbreak_enabled is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1604669981015 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1604669981015 "|sopc_compteur|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1604669981020 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1604669981020 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1604669981020 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1604669981020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.325 " "Worst-case setup slack is 48.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669981053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669981053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.325               0.000 altera_reserved_tck  " "   48.325               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669981053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604669981053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669981061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669981061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669981061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604669981061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.085 " "Worst-case recovery slack is 49.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669981066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669981066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.085               0.000 altera_reserved_tck  " "   49.085               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669981066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604669981066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.717 " "Worst-case removal slack is 0.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669981073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669981073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.717               0.000 altera_reserved_tck  " "    0.717               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669981073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604669981073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.482 " "Worst-case minimum pulse width slack is 49.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669981078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669981078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.482               0.000 altera_reserved_tck  " "   49.482               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604669981078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604669981078 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1604669981165 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1604669981165 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1604669981165 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1604669981165 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.628 ns " "Worst Case Available Settling Time: 198.628 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1604669981165 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1604669981165 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1604669981165 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1604669981165 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1604669981165 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1604669981547 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1604669981547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604669981706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 06 14:39:41 2020 " "Processing ended: Fri Nov 06 14:39:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604669981706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604669981706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604669981706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604669981706 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604669984203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604669984215 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 06 14:39:44 2020 " "Processing started: Fri Nov 06 14:39:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604669984215 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604669984215 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sopc_compteur -c sopc_compteur " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sopc_compteur -c sopc_compteur" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604669984215 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sopc_compteur_6_1200mv_85c_slow.vho C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/simulation/modelsim/ simulation " "Generated file sopc_compteur_6_1200mv_85c_slow.vho in folder \"C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1604669985540 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sopc_compteur_6_1200mv_0c_slow.vho C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/simulation/modelsim/ simulation " "Generated file sopc_compteur_6_1200mv_0c_slow.vho in folder \"C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1604669985875 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sopc_compteur_min_1200mv_0c_fast.vho C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/simulation/modelsim/ simulation " "Generated file sopc_compteur_min_1200mv_0c_fast.vho in folder \"C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1604669986187 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sopc_compteur.vho C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/simulation/modelsim/ simulation " "Generated file sopc_compteur.vho in folder \"C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1604669986499 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sopc_compteur_6_1200mv_85c_vhd_slow.sdo C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/simulation/modelsim/ simulation " "Generated file sopc_compteur_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1604669986769 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sopc_compteur_6_1200mv_0c_vhd_slow.sdo C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/simulation/modelsim/ simulation " "Generated file sopc_compteur_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1604669987050 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sopc_compteur_min_1200mv_0c_vhd_fast.sdo C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/simulation/modelsim/ simulation " "Generated file sopc_compteur_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1604669987323 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sopc_compteur_vhd.sdo C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/simulation/modelsim/ simulation " "Generated file sopc_compteur_vhd.sdo in folder \"C:/Users/Xavi/Documents/FPGA2020/SOPC_Q15/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1604669987593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604669987830 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 06 14:39:47 2020 " "Processing ended: Fri Nov 06 14:39:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604669987830 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604669987830 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604669987830 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604669987830 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus II Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604669988475 ""}
