<!--------------------------------------------------------------------------------->
<!-- IMPORTANT: This file is auto-generated by Driver (https://driver.ai). -------->
<!-- Manual edits may be overwritten on future commits. --------------------------->
<!--------------------------------------------------------------------------------->

Makefile for simulating Verilog modules and a test script for verifying wide multiplication logic.


## Files
- **[Makefile](Makefile.md)**: Makefile for simulating Verilog modules with Questa and Cocotb in the mul_wide directory.
- **[test.py](test.py.md)**: A test script for verifying wide multiplication logic using the cocotb framework.

---
Made with ❤️ by [Driver](https://www.driver.ai/)