0.6
2018.3
Dec  7 2018
00:33:28
D:/NEW/TYUT/FPGA/Project/SilverDivision/rom_test/rom_test.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/NEW/TYUT/FPGA/Project/SilverDivision/rom_test/rom_test.srcs/sim_1/new/rom_test_tb.v,1710229547,verilog,,,,rom_test_tb,,,,,,,,
D:/NEW/TYUT/FPGA/Project/SilverDivision/rom_test/rom_test.srcs/sources_1/ip/rom/sim/rom.v,1710228863,verilog,,D:/NEW/TYUT/FPGA/Project/SilverDivision/rom_test/rom_test.srcs/sim_1/new/rom_test_tb.v,,rom,,,,,,,,
