module fa_bh (a,b,cin,sum,carry);
input a,b,cin;
output reg sum,carry;

always@(a,b,cin) // (*)
begin
sum = a ^ b ^ cin;
carry = a & b | b & cin | cin & a;
end
endmodule


module fa_bh_tb;
reg a,b,cin;
wire sum,carry;

initial 
begin
a = 0;
b = 0;
cin = 0;

#10 a = 1;
#10 b = 1;
#10 cin = 1;

$monitor("Value of sum and carry is %0d and %0d",sum,carry);
end
endmodule
