static void T_1 F_1 ( void )\r\n{\r\nint V_1 , V_2 = 1 , V_3 = 0 ;\r\nint V_4 ;\r\nswitch ( F_2 () ) {\r\ncase V_5 :\r\ncase V_6 :\r\nF_3 ( 0x30 ) ;\r\nF_4 ( 0x30000 ) ;\r\nV_3 = ! ! ( F_5 () & ( 1 << 31 ) ) ;\r\nif ( V_3 == 0 )\r\nV_4 = 0x02 ;\r\nelse\r\nV_4 = 0x1d ;\r\nF_6 ( 0xf8018000 ,\r\n( V_4 << 27 ) | ( 0x03 << 15 ) ) ;\r\nV_7 = 2 ;\r\nbreak;\r\ncase V_8 :\r\nF_7 ( 0x03 << 22 ) ;\r\nF_8 ( 0x1f << 27 , 0x02 << 27 ) ;\r\nV_7 = ( ( ( F_9 () >> 6 ) & 0x03 ) + 1 ) << 1 ;\r\nfor ( V_1 = 0 ; V_1 < V_7 ; V_1 ++ ) {\r\nF_10 ( F_11 ( V_1 , 0 ) ) ;\r\nF_10 ( F_11 ( V_1 , 1 ) ) ;\r\n}\r\nbreak;\r\ndefault:\r\nV_7 = 1 ;\r\n}\r\nif ( ! V_9 )\r\nV_7 = 1 ;\r\nif ( ! V_10 )\r\nV_10 = & V_11 ;\r\nV_12 [ V_3 ] = 0 ;\r\nV_13 [ 0 ] = V_3 ;\r\nfor ( V_1 = 0 ; V_1 < V_7 ; V_1 ++ ) {\r\nif ( V_1 != V_3 ) {\r\nV_12 [ V_1 ] = V_2 ;\r\nV_13 [ V_2 ] = V_1 ;\r\nV_2 ++ ;\r\n}\r\nF_12 ( V_1 , 1 ) ;\r\nF_13 ( V_1 , 1 ) ;\r\n}\r\n}\r\nstatic void F_14 ( unsigned int V_7 )\r\n{\r\nT_2 (* F_15)( int V_14 , void * V_15 );\r\nswitch ( F_2 () ) {\r\ncase V_5 :\r\ncase V_6 :\r\nF_15 = V_16 ;\r\nbreak;\r\ncase V_8 :\r\nF_15 = V_17 ;\r\nbreak;\r\ndefault:\r\nreturn;\r\n}\r\nif ( F_16 ( V_18 , F_15 , V_19 ,\r\nL_1 , NULL ) )\r\nF_17 ( L_2 ) ;\r\nif ( F_16 ( V_20 , F_15 , V_19 ,\r\nL_3 , NULL ) )\r\nF_17 ( L_4 ) ;\r\n}\r\nstatic void F_18 ( int V_2 , struct V_21 * V_22 )\r\n{\r\nV_23 = F_19 ( V_22 ) ;\r\nV_24 = ( unsigned long ) F_20 ( V_22 ) ;\r\nF_21 () ;\r\nF_22 ( L_5 , V_2 ) ;\r\nif ( F_23 ( V_2 , & V_25 ) ) {\r\nswitch ( F_2 () ) {\r\ncase V_5 :\r\ncase V_6 :\r\nF_24 ( V_2 , 0 ) ;\r\nbreak;\r\ncase V_8 :\r\nF_25 ( V_2 , 0 ) ;\r\nbreak;\r\n}\r\n}\r\nelse {\r\nswitch ( F_2 () ) {\r\ncase V_5 :\r\ncase V_6 :\r\nif ( F_26 ( V_2 ) == 1 )\r\nF_27 ( 0x01 ) ;\r\nbreak;\r\ncase V_8 :\r\nif ( V_2 & 0x01 )\r\nF_10 ( F_28 ( V_2 ) ) ;\r\nelse {\r\nF_29 ( 0x210 , 0xc0000000 ) ;\r\nF_30 ( 10 ) ;\r\nF_29 ( 0x210 , 0x00 ) ;\r\n}\r\nbreak;\r\n}\r\nF_31 ( V_2 , & V_25 ) ;\r\n}\r\n}\r\nstatic void F_32 ( void )\r\n{\r\nvoid T_3 * V_26 ;\r\nunsigned long V_27 ;\r\nunsigned long V_28 ;\r\nint V_3 ;\r\nswitch ( F_2 () ) {\r\ncase V_5 :\r\ncase V_6 :\r\nV_26 = F_33 () ;\r\nV_3 = ! ! ( F_5 () & ( 1 << 31 ) ) ;\r\nV_28 = V_3 ? V_29 :\r\nV_30 ;\r\nV_27 = F_34 ( V_26 + V_28 ) ;\r\nF_35 ( V_27 & ~ 0x20000000 , V_26 + V_28 ) ;\r\nF_36 ( F_37 () ? V_31 : V_32 ) ;\r\nbreak;\r\ncase V_8 :\r\nF_38 ( F_39 () &\r\n( F_37 () & 0x01 ? ~ 0x20000000 : ~ 0x2000 ) ) ;\r\nF_10 ( F_11 ( F_37 () , 0 ) ) ;\r\nbreak;\r\n}\r\n}\r\nstatic void F_40 ( void )\r\n{\r\nF_22 ( L_6 , F_37 () ) ;\r\nF_41 ( F_42 () + V_33 / V_34 ) ;\r\nF_43 () ;\r\nF_44 ( V_35 | V_36 | V_37 | V_38 | V_39 ) ;\r\nF_43 () ;\r\n}\r\nstatic void F_25 ( int V_2 , unsigned int V_40 )\r\n{\r\nF_10 ( F_45 ( V_2 , V_40 == V_41 ) ) ;\r\n}\r\nstatic T_2 V_17 ( int V_14 , void * V_15 )\r\n{\r\nint V_40 = V_14 - V_18 ;\r\nF_10 ( F_11 ( F_37 () , V_40 ) ) ;\r\nif ( V_40 == 0 )\r\nF_46 () ;\r\nelse\r\nF_47 () ;\r\nreturn V_42 ;\r\n}\r\nstatic void F_48 ( const struct V_43 * V_44 ,\r\nunsigned int V_40 )\r\n{\r\nunsigned int V_1 ;\r\nF_49 (i, mask)\r\nF_25 ( V_1 , V_40 ) ;\r\n}\r\nstatic void F_24 ( int V_2 , unsigned int V_40 )\r\n{\r\nunsigned long V_45 ;\r\nF_50 ( & V_46 , V_45 ) ;\r\nF_51 ( V_2 ? V_31 : V_32 ) ;\r\nF_52 ( V_47 , V_2 ) |= V_40 ;\r\nF_43 () ;\r\nF_53 ( & V_46 , V_45 ) ;\r\n}\r\nstatic T_2 V_16 ( int V_14 , void * V_15 )\r\n{\r\nunsigned long V_45 ;\r\nint V_40 , V_2 = V_14 - V_18 ;\r\nF_50 ( & V_46 , V_45 ) ;\r\nV_40 = F_54 ( V_47 ) ;\r\nF_52 ( V_47 , V_2 ) = 0 ;\r\nF_36 ( V_2 ? V_31 : V_32 ) ;\r\nF_53 ( & V_46 , V_45 ) ;\r\nif ( V_40 & V_48 )\r\nF_46 () ;\r\nif ( V_40 & V_41 )\r\nF_47 () ;\r\nreturn V_42 ;\r\n}\r\nstatic void F_55 ( const struct V_43 * V_44 ,\r\nunsigned int V_40 )\r\n{\r\nunsigned int V_1 ;\r\nF_49 (i, mask)\r\nF_24 ( V_1 , V_40 ) ;\r\n}\r\nstatic int F_56 ( void )\r\n{\r\nunsigned int V_2 = F_37 () ;\r\nif ( V_2 == 0 )\r\nreturn - V_49 ;\r\nF_22 ( L_7 , V_2 ) ;\r\nF_57 ( V_2 , false ) ;\r\nF_58 ( V_2 , V_50 ) ;\r\nF_59 () ;\r\nF_60 ( 0 , ~ 0 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_61 ( unsigned int V_2 )\r\n{\r\n}\r\nvoid T_4 F_62 ( void )\r\n{\r\nF_63 () ;\r\nF_64 ( 0 , ~ 0 ) ;\r\nF_36 ( V_51 | V_32 | V_31 ) ;\r\nF_65 ( V_38 | V_37 | V_35 | V_36 | V_39 | V_52 ,\r\nV_35 | V_36 | V_39 | V_52 ) ;\r\nF_66 () ;\r\n__asm__ __volatile__(\r\n" wait\n"\r\n" j bmips_secondary_reentry\n"\r\n: : : "memory");\r\n}\r\nstatic void F_67 ( unsigned long V_53 , char * V_54 , char * V_55 )\r\n{\r\nmemcpy ( ( void * ) V_53 , V_54 , V_55 - V_54 ) ;\r\nF_68 ( ( unsigned long ) V_54 , V_55 - V_54 ) ;\r\nF_60 ( V_53 , V_53 + ( V_55 - V_54 ) ) ;\r\nF_69 () ;\r\n}\r\nstatic inline void F_70 ( void )\r\n{\r\nF_67 ( V_56 , & V_57 ,\r\n& V_58 ) ;\r\nF_67 ( V_59 , & V_60 ,\r\n& V_61 ) ;\r\n}\r\nvoid V_11 ( void )\r\n{\r\nunsigned long V_62 = V_63 ;\r\nvoid T_3 T_5 * V_26 ;\r\nF_71 ( V_63 != V_64 ) ;\r\nswitch ( F_2 () ) {\r\ncase V_5 :\r\nF_72 ( V_59 - V_64 ,\r\n& V_60 , 0x80 ) ;\r\nF_73 () ;\r\nreturn;\r\ncase V_6 :\r\nV_62 = 0x80000400 ;\r\nV_26 = F_33 () ;\r\nF_35 ( 0x80080800 , V_26 + V_29 ) ;\r\nF_35 ( 0xa0080800 , V_26 + V_30 ) ;\r\nbreak;\r\ncase V_8 :\r\nV_62 = 0x80001000 ;\r\nF_38 ( 0xa0088008 ) ;\r\nF_74 ( V_62 ) ;\r\nif ( V_7 > 2 )\r\nF_29 ( 0xa0 , 0xa008a008 ) ;\r\nbreak;\r\ndefault:\r\nreturn;\r\n}\r\nV_65 = & F_70 ;\r\nV_63 = V_62 ;\r\n}\r\nT_6 void __weak F_75 ( void )\r\n{\r\n}
