{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.77051,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.0203825,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0294872,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0315319,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0205719,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0315319,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.046811,
	"finish__clock__skew__setup": 0.397185,
	"finish__clock__skew__hold": 0.397185,
	"finish__timing__drv__max_slew_limit": -0.0900819,
	"finish__timing__drv__max_slew": 50,
	"finish__timing__drv__max_cap_limit": -0.109066,
	"finish__timing__drv__max_cap": 6,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 13,
	"finish__power__internal__total": 0.530791,
	"finish__power__switching__total": 0.239541,
	"finish__power__leakage__total": 7.58715e-06,
	"finish__power__total": 0.770339,
	"finish__design__io": 47,
	"finish__design__die__area": 1.27216e+06,
	"finish__design__core__area": 1.26047e+06,
	"finish__design__instance__count": 64610,
	"finish__design__instance__area": 703360,
	"finish__design__instance__count__stdcell": 64610,
	"finish__design__instance__area__stdcell": 703360,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 0.558016,
	"finish__design__instance__utilization__stdcell": 0.558016
}