PPA Report for pulse_swallow_div.v (Module: pulse_swallow_div)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 8
FF Count: 10
IO Count: 8
Cell Count: 45

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 295.54 MHz
Reg-to-Reg Critical Path Delay: 3.115 ns

POWER METRICS:
-------------
Total Power Consumption: 0.662 W
