// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="eucHW_eucHW,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a12ti-csg325-1L,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.003400,HLS_SYN_LAT=519,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=42485,HLS_SYN_LUT=36468,HLS_VERSION=2021_1}" *)

module eucHW (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A,
        B,
        C,
        C_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [8191:0] A;
input  [8191:0] B;
output  [31:0] C;
output   C_ap_vld;

reg ap_idle;
reg C_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_fu_110_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [8191:0] A_read_reg_394;
reg   [8191:0] A_read_reg_394_pp0_iter1_reg;
reg   [8191:0] A_read_reg_394_pp0_iter2_reg;
reg   [8191:0] B_read_reg_400;
reg   [8191:0] B_read_reg_400_pp0_iter1_reg;
reg   [8191:0] B_read_reg_400_pp0_iter2_reg;
reg   [0:0] tmp_reg_406;
reg   [0:0] tmp_reg_406_pp0_iter1_reg;
reg   [0:0] tmp_reg_406_pp0_iter2_reg;
reg   [0:0] tmp_reg_406_pp0_iter3_reg;
reg   [0:0] tmp_reg_406_pp0_iter4_reg;
wire   [12:0] shl_ln_fu_122_p3;
reg   [12:0] shl_ln_reg_410;
reg   [12:0] shl_ln_reg_410_pp0_iter1_reg;
reg   [12:0] shl_ln_reg_410_pp0_iter2_reg;
wire   [13:0] add_ln22_fu_140_p2;
reg   [13:0] add_ln22_reg_417;
wire   [8191:0] select_ln22_fu_180_p3;
reg   [8191:0] select_ln22_reg_422;
wire   [8191:0] zext_ln22_2_fu_232_p1;
reg   [8191:0] zext_ln22_2_reg_437;
reg   [8191:0] zext_ln22_2_reg_437_pp0_iter2_reg;
wire   [8191:0] grp_fu_221_p2;
reg   [8191:0] sub_ln22_reg_448;
wire   [8191:0] grp_fu_242_p2;
reg   [8191:0] sub_ln22_2_reg_454;
wire  signed [17:0] sext_ln22_2_fu_292_p1;
wire   [8:0] sub_ln22_3_fu_330_p2;
reg   [8:0] sub_ln22_3_reg_466;
reg   [8:0] sub_ln22_3_reg_466_pp0_iter4_reg;
wire  signed [17:0] mul_ln22_1_fu_339_p2;
reg   [26:0] result_fu_70;
wire   [26:0] result_1_fu_351_p2;
reg   [26:0] ap_sig_allocacmp_result_load_1;
wire    ap_block_pp0_stage0;
wire    ap_loop_init;
reg   [10:0] i_fu_74;
reg   [10:0] ap_sig_allocacmp_i_1;
wire   [10:0] add_ln16_fu_188_p2;
wire    ap_block_pp0_stage0_01001;
wire   [9:0] trunc_ln22_fu_118_p1;
wire   [12:0] or_ln22_fu_130_p2;
wire   [13:0] zext_ln22_3_fu_136_p1;
wire   [12:0] or_ln22_2_fu_146_p2;
wire   [13:0] zext_ln22_6_fu_152_p1;
wire   [13:0] add_ln22_1_fu_156_p2;
wire   [8191:0] zext_ln22_7_fu_162_p1;
wire   [0:0] tmp_1_fu_172_p3;
wire   [8191:0] shl_ln22_2_fu_166_p2;
wire   [8191:0] zext_ln22_4_fu_202_p1;
wire   [8184:0] zext_ln22_1_fu_199_p1;
wire   [8184:0] shl_ln22_1_fu_211_p2;
wire   [8191:0] grp_fu_221_p0;
wire   [8191:0] grp_fu_221_p1;
wire   [12:0] or_ln22_1_fu_227_p2;
wire   [8191:0] grp_fu_242_p1;
wire   [8191:0] and_ln22_fu_250_p2;
wire   [8191:0] zext_ln22_fu_247_p1;
wire   [8191:0] lshr_ln22_fu_254_p2;
wire   [7:0] trunc_ln22_1_fu_260_p1;
wire   [8191:0] and_ln22_1_fu_268_p2;
wire   [8191:0] lshr_ln22_1_fu_272_p2;
wire   [7:0] trunc_ln22_2_fu_278_p1;
wire  signed [8:0] sext_ln22_fu_264_p1;
wire  signed [8:0] sext_ln22_1_fu_282_p1;
wire   [8:0] sub_ln22_1_fu_286_p2;
wire   [8191:0] and_ln22_2_fu_296_p2;
wire   [8191:0] lshr_ln22_2_fu_300_p2;
wire   [7:0] trunc_ln22_3_fu_305_p1;
wire   [8191:0] and_ln22_3_fu_313_p2;
wire   [8191:0] lshr_ln22_3_fu_317_p2;
wire   [7:0] trunc_ln22_4_fu_322_p1;
wire  signed [8:0] sext_ln22_3_fu_309_p1;
wire  signed [8:0] sext_ln22_4_fu_326_p1;
wire  signed [8:0] mul_ln22_1_fu_339_p0;
wire  signed [17:0] sext_ln22_5_fu_336_p1;
wire  signed [8:0] mul_ln22_1_fu_339_p1;
wire  signed [17:0] grp_fu_370_p3;
wire  signed [26:0] sext_ln22_6_fu_348_p1;
wire  signed [8:0] grp_fu_370_p0;
wire  signed [8:0] grp_fu_370_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_148;
reg    ap_condition_146;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_done_reg = 1'b0;
end

eucHW_sub_8192ns_8192ns_8192_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8192 ),
    .din1_WIDTH( 8192 ),
    .dout_WIDTH( 8192 ))
sub_8192ns_8192ns_8192_2_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_221_p0),
    .din1(grp_fu_221_p1),
    .ce(1'b1),
    .dout(grp_fu_221_p2)
);

eucHW_sub_8192ns_8192ns_8192_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8192 ),
    .din1_WIDTH( 8192 ),
    .dout_WIDTH( 8192 ))
sub_8192ns_8192ns_8192_2_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln22_reg_422),
    .din1(grp_fu_242_p1),
    .ce(1'b1),
    .dout(grp_fu_242_p2)
);

eucHW_mul_9s_9s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_9s_9s_18_1_1_U3(
    .din0(mul_ln22_1_fu_339_p0),
    .din1(mul_ln22_1_fu_339_p1),
    .dout(mul_ln22_1_fu_339_p2)
);

eucHW_mac_muladd_9s_9s_18s_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
mac_muladd_9s_9s_18s_18_4_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_370_p0),
    .din1(grp_fu_370_p1),
    .din2(mul_ln22_1_fu_339_p2),
    .ce(1'b1),
    .dout(grp_fu_370_p3)
);

eucHW_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(1'b1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_148)) begin
        if ((tmp_fu_110_p3 == 1'd0)) begin
            i_fu_74 <= add_ln16_fu_188_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_74 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_146)) begin
            result_fu_70 <= 27'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            result_fu_70 <= result_1_fu_351_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_read_reg_394 <= A;
        A_read_reg_394_pp0_iter1_reg <= A_read_reg_394;
        B_read_reg_400 <= B;
        B_read_reg_400_pp0_iter1_reg <= B_read_reg_400;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        shl_ln_reg_410_pp0_iter1_reg[12 : 3] <= shl_ln_reg_410[12 : 3];
        tmp_reg_406 <= ap_sig_allocacmp_i_1[32'd10];
        tmp_reg_406_pp0_iter1_reg <= tmp_reg_406;
        zext_ln22_2_reg_437[12 : 4] <= zext_ln22_2_fu_232_p1[12 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        A_read_reg_394_pp0_iter2_reg <= A_read_reg_394_pp0_iter1_reg;
        B_read_reg_400_pp0_iter2_reg <= B_read_reg_400_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        shl_ln_reg_410_pp0_iter2_reg[12 : 3] <= shl_ln_reg_410_pp0_iter1_reg[12 : 3];
        sub_ln22_2_reg_454 <= grp_fu_242_p2;
        sub_ln22_3_reg_466 <= sub_ln22_3_fu_330_p2;
        sub_ln22_3_reg_466_pp0_iter4_reg <= sub_ln22_3_reg_466;
        sub_ln22_reg_448 <= grp_fu_221_p2;
        tmp_reg_406_pp0_iter2_reg <= tmp_reg_406_pp0_iter1_reg;
        tmp_reg_406_pp0_iter3_reg <= tmp_reg_406_pp0_iter2_reg;
        tmp_reg_406_pp0_iter4_reg <= tmp_reg_406_pp0_iter3_reg;
        zext_ln22_2_reg_437_pp0_iter2_reg[12 : 4] <= zext_ln22_2_reg_437[12 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_110_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln22_reg_417[13 : 3] <= add_ln22_fu_140_p2[13 : 3];
        select_ln22_reg_422 <= select_ln22_fu_180_p3;
        shl_ln_reg_410[12 : 3] <= shl_ln_fu_122_p3[12 : 3];
    end
end

always @ (*) begin
    if (((tmp_reg_406_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_ap_vld = 1'b1;
    end else begin
        C_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_110_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_1 = 11'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_74;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_sig_allocacmp_result_load_1 = result_1_fu_351_p2;
    end else begin
        ap_sig_allocacmp_result_load_1 = result_fu_70;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C = $signed(ap_sig_allocacmp_result_load_1);

assign add_ln16_fu_188_p2 = (ap_sig_allocacmp_i_1 + 11'd2);

assign add_ln22_1_fu_156_p2 = (zext_ln22_6_fu_152_p1 + 14'd1);

assign add_ln22_fu_140_p2 = (zext_ln22_3_fu_136_p1 + 14'd1);

assign and_ln22_1_fu_268_p2 = (sub_ln22_reg_448 & B_read_reg_400_pp0_iter2_reg);

assign and_ln22_2_fu_296_p2 = (sub_ln22_2_reg_454 & A_read_reg_394_pp0_iter2_reg);

assign and_ln22_3_fu_313_p2 = (sub_ln22_2_reg_454 & B_read_reg_400_pp0_iter2_reg);

assign and_ln22_fu_250_p2 = (sub_ln22_reg_448 & A_read_reg_394_pp0_iter2_reg);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_146 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1));
end

always @ (*) begin
    ap_condition_148 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign grp_fu_221_p0 = 8192'd1 << zext_ln22_4_fu_202_p1;

assign grp_fu_221_p1 = shl_ln22_1_fu_211_p2;

assign grp_fu_242_p1 = 8192'd1 << zext_ln22_2_fu_232_p1;

assign grp_fu_370_p0 = sext_ln22_2_fu_292_p1;

assign grp_fu_370_p1 = sext_ln22_2_fu_292_p1;

assign lshr_ln22_1_fu_272_p2 = and_ln22_1_fu_268_p2 >> zext_ln22_fu_247_p1;

assign lshr_ln22_2_fu_300_p2 = and_ln22_2_fu_296_p2 >> zext_ln22_2_reg_437_pp0_iter2_reg;

assign lshr_ln22_3_fu_317_p2 = and_ln22_3_fu_313_p2 >> zext_ln22_2_reg_437_pp0_iter2_reg;

assign lshr_ln22_fu_254_p2 = and_ln22_fu_250_p2 >> zext_ln22_fu_247_p1;

assign mul_ln22_1_fu_339_p0 = sext_ln22_5_fu_336_p1;

assign mul_ln22_1_fu_339_p1 = sext_ln22_5_fu_336_p1;

assign or_ln22_1_fu_227_p2 = (shl_ln_reg_410 | 13'd8);

assign or_ln22_2_fu_146_p2 = (shl_ln_fu_122_p3 | 13'd15);

assign or_ln22_fu_130_p2 = (shl_ln_fu_122_p3 | 13'd7);

assign result_1_fu_351_p2 = ($signed(result_fu_70) + $signed(sext_ln22_6_fu_348_p1));

assign select_ln22_fu_180_p3 = ((tmp_1_fu_172_p3[0:0] == 1'b1) ? 8192'd0 : shl_ln22_2_fu_166_p2);

assign sext_ln22_1_fu_282_p1 = $signed(trunc_ln22_2_fu_278_p1);

assign sext_ln22_2_fu_292_p1 = $signed(sub_ln22_1_fu_286_p2);

assign sext_ln22_3_fu_309_p1 = $signed(trunc_ln22_3_fu_305_p1);

assign sext_ln22_4_fu_326_p1 = $signed(trunc_ln22_4_fu_322_p1);

assign sext_ln22_5_fu_336_p1 = $signed(sub_ln22_3_reg_466_pp0_iter4_reg);

assign sext_ln22_6_fu_348_p1 = grp_fu_370_p3;

assign sext_ln22_fu_264_p1 = $signed(trunc_ln22_1_fu_260_p1);

assign shl_ln22_1_fu_211_p2 = 8185'd1 << zext_ln22_1_fu_199_p1;

assign shl_ln22_2_fu_166_p2 = 8192'd1 << zext_ln22_7_fu_162_p1;

assign shl_ln_fu_122_p3 = {{trunc_ln22_fu_118_p1}, {3'd0}};

assign sub_ln22_1_fu_286_p2 = ($signed(sext_ln22_fu_264_p1) - $signed(sext_ln22_1_fu_282_p1));

assign sub_ln22_3_fu_330_p2 = ($signed(sext_ln22_3_fu_309_p1) - $signed(sext_ln22_4_fu_326_p1));

assign tmp_1_fu_172_p3 = add_ln22_1_fu_156_p2[32'd13];

assign tmp_fu_110_p3 = ap_sig_allocacmp_i_1[32'd10];

assign trunc_ln22_1_fu_260_p1 = lshr_ln22_fu_254_p2[7:0];

assign trunc_ln22_2_fu_278_p1 = lshr_ln22_1_fu_272_p2[7:0];

assign trunc_ln22_3_fu_305_p1 = lshr_ln22_2_fu_300_p2[7:0];

assign trunc_ln22_4_fu_322_p1 = lshr_ln22_3_fu_317_p2[7:0];

assign trunc_ln22_fu_118_p1 = ap_sig_allocacmp_i_1[9:0];

assign zext_ln22_1_fu_199_p1 = shl_ln_reg_410;

assign zext_ln22_2_fu_232_p1 = or_ln22_1_fu_227_p2;

assign zext_ln22_3_fu_136_p1 = or_ln22_fu_130_p2;

assign zext_ln22_4_fu_202_p1 = add_ln22_reg_417;

assign zext_ln22_6_fu_152_p1 = or_ln22_2_fu_146_p2;

assign zext_ln22_7_fu_162_p1 = add_ln22_1_fu_156_p2;

assign zext_ln22_fu_247_p1 = shl_ln_reg_410_pp0_iter2_reg;

always @ (posedge ap_clk) begin
    shl_ln_reg_410[2:0] <= 3'b000;
    shl_ln_reg_410_pp0_iter1_reg[2:0] <= 3'b000;
    shl_ln_reg_410_pp0_iter2_reg[2:0] <= 3'b000;
    add_ln22_reg_417[2:0] <= 3'b000;
    zext_ln22_2_reg_437[3:0] <= 4'b1000;
    zext_ln22_2_reg_437[8191:13] <= 8179'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln22_2_reg_437_pp0_iter2_reg[3:0] <= 4'b1000;
    zext_ln22_2_reg_437_pp0_iter2_reg[8191:13] <= 8179'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
end

endmodule //eucHW
