{"vcs1":{"timestamp_begin":1762572736.560463787, "rt":1.98, "ut":1.67, "st":0.10}}
{"vcselab":{"timestamp_begin":1762572738.615516377, "rt":0.35, "ut":0.19, "st":0.07}}
{"link":{"timestamp_begin":1762572739.027044246, "rt":0.28, "ut":0.08, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1762572736.074858674}
{"VCS_COMP_START_TIME": 1762572736.074858674}
{"VCS_COMP_END_TIME": 1762576993.824571557}
{"VCS_USER_OPTIONS": "-full64 -R -gui -debug_pp -sverilog +v2k +define+DDR4_2G_X8 arch_package.sv proj_package.sv interface.sv StateTable.svp MemoryArray.svp ddr4_model.svp tb.sv"}
{"vcs1": {"peak_mem": 569370}}
{"stitch_vcselab": {"peak_mem": 569630}}
