// Seed: 4288289452
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36
);
  input wire id_36;
  output wire id_35;
  input wire id_34;
  output wire id_33;
  output wire id_32;
  input wire id_31;
  output wire id_30;
  input wire id_29;
  input wire id_28;
  output wire id_27;
  input wire id_26;
  output wire id_25;
  output wire id_24;
  inout wire id_23;
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  output tri0 id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_37;
  assign id_25 = !'b0 & id_3;
  assign id_7  = id_31 - id_37 == -1 + -1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output reg id_7;
  inout wand id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_6 = {id_3, id_4};
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5,
      id_9,
      id_5,
      id_6,
      id_10,
      id_5,
      id_1,
      id_3,
      id_10,
      id_3,
      id_3,
      id_10,
      id_5,
      id_4,
      id_8,
      id_3,
      id_4,
      id_2,
      id_4,
      id_2,
      id_3,
      id_1,
      id_9,
      id_4,
      id_1,
      id_8,
      id_3,
      id_6,
      id_1,
      id_1,
      id_9,
      id_8,
      id_2,
      id_8
  );
  assign id_6 = -1;
  logic [7:0] id_11;
  localparam id_12 = -1;
  wire id_13;
  initial id_7 <= id_6;
  wire id_14;
  wire id_15;
  ;
  id_16 :
  assert property (@(posedge -1'b0 or negedge id_4) id_11 ^ id_8)
  else;
endmodule
