* Name of circuit:  circuits/s344.bench
* Primary inputs :
  START B0 B1 B2 B3 A0 A1 A2 A3 CT2 CT1 CT0 ACVQN3 
  ACVQN2 ACVQN1 ACVQN0 MRVQN3 MRVQN2 MRVQN1 MRVQN0 AX3 AX2 AX1 AX0 
  
* Primary outputs:
  P7_EXTRA P6_EXTRA P5_EXTRA P4_EXTRA P3_EXTRA P2_EXTRA P1_EXTRA P0_EXTRA READY_EXTRA AM3 AM2 AM1 AM0 
  CNTVCON2 ACVG1VD1 ACVG2VD1 ACVG4VD1 ACVG3VD1 CNTVCO2 CNTVG3VD CNTVG2VD CNTVG1VD MRVG4VD MRVG3VD 
  MRVG2VD MRVG1VD 
  

* Test patterns and fault free responses:

   1: 001110100111011001101111 10011001011110110010001011
   2: 111101110101110010011101 00110110111011111100001001
   3: 011001011010000111000001 11100011000011001000110110
   4: 001110111100101100100100 01001101001001111001011001
   5: 011011101010111001100101 00011001001011001100111011
   6: 000000000000000000000000 11111111000001000000011111
   7: 011111001100001000100110 11011101001101010101010001
   8: 011111011000101001000001 01011011011011011000010000
   9: 100110000101100001000001 01111011100011111100000100
  10: 010001111111110101010100 00101010001000011110001010
  11: 010111111101011001010001 10011010100011010101010101
  12: 001110100000001100010110 11001110000101110000010001
  13: 011011000011010010001011 10110111010111000101001100
  14: 000101111100000000001010 11111111010101110001010000
  15: 010011100110101000101101 01011101011011010101111001
  16: 101001100001010010111011 10110100010111111100000101
  17: 010011001100100101111110 01101000011101001101011011
  18: 101001100000010111001001 10100011000111111100001101
  19: 001111001000010101111111 10101000010011100100010001
  20: 000111011001110010001001 00110111010011101000101100
  21: 011111011101001110111111 11000100111111110001011011
  22: 011110001000101111001101 01000011010001111000010000
  23: 011111101110100011101101 01110001011011100101111111
