============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:54:26 pm
  Module:                 es_ordered_bs_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Pin                  Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock clk)                   launch                                    0 R 
TOP
  genblk1[0].genblk1.sng
    sng_multi
      ctr
        countval_reg[1]/CLK                               0             0 R 
        countval_reg[1]/Q     DFFSR             1  1.5   10  +115     115 F 
        drc_bufs193/A                                          +0     115   
        drc_bufs193/Y         BUFX2             5 12.7   16   +44     158 F 
      ctr/countval[1] 
      g740/B                                                   +0     158   
      g740/Y                  NAND2X1           1  1.5   31   +12     171 R 
      drc_bufs/A                                               +0     171   
      drc_bufs/Y              BUFX2             1  3.0   10   +36     206 R 
      g733/C                                                   +0     206   
      g733/Y                  NAND3X1           1  1.5   16    +9     215 F 
      drc_bufs757/A                                            +0     215   
      drc_bufs757/Y           BUFX2             1  2.7    4   +34     250 F 
      g729/A                                                   +0     250   
      g729/Y                  AOI22X1           1  1.5   44   +43     293 R 
      drc_bufs767/A                                            +0     293   
      drc_bufs767/Y           BUFX2             1  1.6    9   +35     328 R 
      g728/A                                                   +0     328   
      g728/Y                  INVX1             1  1.9   11   +15     342 F 
      g726/C                                                   +0     342   
      g726/Y                  OAI21X1           1  2.0   40   +18     360 R 
      g724/C                                                   +0     360   
      g724/Y                  OAI21X1           1  2.7    6   +22     383 F 
      g721/A                                                   +0     383   
      g721/Y                  AOI22X1           1  1.5   44   +44     427 R 
      drc_bufs768/A                                            +0     427   
      drc_bufs768/Y           BUFX2             1  1.6    9   +35     461 R 
      g720/A                                                   +0     461   
      g720/Y                  INVX1             1  1.9   11   +15     476 F 
      g717/C                                                   +0     476   
      g717/Y                  OAI21X1           1  2.0   40   +18     494 R 
      g715/C                                                   +0     494   
      g715/Y                  OAI21X1           1  2.7    6   +22     517 F 
      g713/A                                                   +0     517   
      g713/Y                  AOI22X1           1  1.5   44   +44     561 R 
      drc_bufs766/A                                            +0     561   
      drc_bufs766/Y           BUFX2             1  1.6    9   +35     595 R 
      g712/A                                                   +0     595   
      g712/Y                  INVX1             1  1.9   11   +15     610 F 
      g711/C                                                   +0     610   
      g711/Y                  OAI21X1           1  2.4   42   +19     629 R 
    sng_multi/sn_out[1] 
    g4/B                                                       +0     629   
    g4/Y                      OR2X1             1  2.3   20   +51     680 R 
  genblk1[0].genblk1.sng/sn_out 
  g16/B                                                        +0     680   
  g16/Y                       AND2X1           15 61.0  312  +223     903 R 
  stoch2bin/en 
    g317/S                                                     +0     903   
    g317/Y                    MUX2X1            1  1.5   37   +83     986 F 
    g316/A                                                     +0     986   
    g316/Y                    INVX1             1  2.0    0   +10     996 R 
    countval_reg[1]/D         DFFSR                            +0     996   
    countval_reg[1]/CLK       setup                       0   +70    1066 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                                5000 R 
                              uncertainty                     -50    4950 R 
----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3884ps 
Start-point  : TOP/genblk1[0].genblk1.sng/sng_multi/ctr/countval_reg[1]/CLK
End-point    : TOP/stoch2bin/countval_reg[1]/D
