library ieee;
use ieee.std_logic_1164.all;
entity motor is
port ( D : in bit_vector (7 downto 0);
       M : out bit_vector (3 downto 0);
		 pwm : in bit);
end;
architecture behave of motor is
begin
m(0)<= pwm and d(0);
m(1)<= pwm and d(1);
m(2)<= pwm and d(2);
m(3)<= pwm and d(3);
end behave;