\hypertarget{mem1_8h}{\section{C\+:/\+Users/\+Robert/\+Dropbox/\+R\+Pi\+So\+C/\+Projects/\+P\+So\+C\+\_\+2\+\_\+\+Pi/\+P\+So\+C\+\_\+2\+\_\+\+Pi.cydsn/\+A\+P\+I/mem1.h File Reference}
\label{mem1_8h}\index{C\+:/\+Users/\+Robert/\+Dropbox/\+R\+Pi\+So\+C/\+Projects/\+P\+So\+C\+\_\+2\+\_\+\+Pi/\+P\+So\+C\+\_\+2\+\_\+\+Pi.\+cydsn/\+A\+P\+I/mem1.\+h@{C\+:/\+Users/\+Robert/\+Dropbox/\+R\+Pi\+So\+C/\+Projects/\+P\+So\+C\+\_\+2\+\_\+\+Pi/\+P\+So\+C\+\_\+2\+\_\+\+Pi.\+cydsn/\+A\+P\+I/mem1.\+h}}
}


This file contains the defined register address information for each supported component, and it provides the function prototypes for \hyperlink{mem1_8c}{mem1.\+c}.  


{\ttfamily \#include \char`\"{}cyfitter.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}cytypes.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}Cy\+Lib.\+h\char`\"{}}\\*
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\hypertarget{mem1_8h_a009118d7dcf5c2020ef2f5bd932da740}{\#define {\bfseries M\+A\+X\+\_\+32}~(0x\+F\+F\+F\+F\+F\+F\+F\+F)}\label{mem1_8h_a009118d7dcf5c2020ef2f5bd932da740}

\item 
\hypertarget{mem1_8h_a82dbddf07b5cbdbbef7712d110cb16fd}{\#define {\bfseries D\+E\+L\+S\+I\+G\+\_\+\+A\+D\+C\+\_\+\+C\+O\+N\+T\+R\+O\+L}~(0x01)}\label{mem1_8h_a82dbddf07b5cbdbbef7712d110cb16fd}

\item 
\hypertarget{mem1_8h_abf2eaf43c7ae2f3fbec9349f8340850f}{\#define {\bfseries S\+A\+R\+\_\+\+A\+D\+C0\+\_\+\+C\+O\+N\+T\+R\+O\+L}~(D\+E\+L\+S\+I\+G\+\_\+\+A\+D\+C\+\_\+\+C\+O\+N\+T\+R\+O\+L +1)}\label{mem1_8h_abf2eaf43c7ae2f3fbec9349f8340850f}

\item 
\hypertarget{mem1_8h_a88c0c3ae747241cbc2ba8ed2891f2ffb}{\#define {\bfseries S\+A\+R\+\_\+\+A\+D\+C1\+\_\+\+C\+O\+N\+T\+R\+O\+L}~(S\+A\+R\+\_\+\+A\+D\+C0\+\_\+\+C\+O\+N\+T\+R\+O\+L +1)}\label{mem1_8h_a88c0c3ae747241cbc2ba8ed2891f2ffb}

\item 
\hypertarget{mem1_8h_ab26319cea972b885a7b3dbb66e954d04}{\#define {\bfseries V\+D\+A\+C0\+\_\+\+C\+O\+N\+T\+R\+O\+L}~(S\+A\+R\+\_\+\+A\+D\+C1\+\_\+\+C\+O\+N\+T\+R\+O\+L +1)}\label{mem1_8h_ab26319cea972b885a7b3dbb66e954d04}

\item 
\hypertarget{mem1_8h_a7fc2c2c000881df38df4df0c9ab1bfe1}{\#define {\bfseries V\+D\+A\+C1\+\_\+\+C\+O\+N\+T\+R\+O\+L}~(V\+D\+A\+C0\+\_\+\+C\+O\+N\+T\+R\+O\+L +1)}\label{mem1_8h_a7fc2c2c000881df38df4df0c9ab1bfe1}

\item 
\hypertarget{mem1_8h_a1d2f76d322c6f9a36b3830ec9672a050}{\#define {\bfseries I\+D\+A\+C0\+\_\+\+C\+O\+N\+T\+R\+O\+L}~(V\+D\+A\+C1\+\_\+\+C\+O\+N\+T\+R\+O\+L +1)}\label{mem1_8h_a1d2f76d322c6f9a36b3830ec9672a050}

\item 
\hypertarget{mem1_8h_adbcbee5e531f5649002fc84edf3763f9}{\#define {\bfseries I\+D\+A\+C1\+\_\+\+C\+O\+N\+T\+R\+O\+L}~(I\+D\+A\+C0\+\_\+\+C\+O\+N\+T\+R\+O\+L +1)}\label{mem1_8h_adbcbee5e531f5649002fc84edf3763f9}

\item 
\hypertarget{mem1_8h_ab817717ddc6514da3988f41594a90d2e}{\#define {\bfseries W\+A\+V\+E\+D\+A\+C\+\_\+\+C\+O\+N\+T\+R\+O\+L}~(I\+D\+A\+C1\+\_\+\+C\+O\+N\+T\+R\+O\+L +1)}\label{mem1_8h_ab817717ddc6514da3988f41594a90d2e}

\item 
\hypertarget{mem1_8h_a8f3fff76d6c0399182fc873cfcb0167c}{\#define {\bfseries P\+W\+M\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R0}~(W\+A\+V\+E\+D\+A\+C\+\_\+\+C\+O\+N\+T\+R\+O\+L +1)}\label{mem1_8h_a8f3fff76d6c0399182fc873cfcb0167c}

\item 
\hypertarget{mem1_8h_a53382f7babc8114ab962b4447fe181cc}{\#define {\bfseries P\+W\+M\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R1}~(P\+W\+M\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R0 +1)}\label{mem1_8h_a53382f7babc8114ab962b4447fe181cc}

\item 
\hypertarget{mem1_8h_a92a7841214a828f1e15649ab7fe11405}{\#define {\bfseries P\+W\+M\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R2}~(P\+W\+M\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R1 +1)}\label{mem1_8h_a92a7841214a828f1e15649ab7fe11405}

\item 
\hypertarget{mem1_8h_a11baa893f1be19f079c8ac2f655c8243}{\#define {\bfseries P\+W\+M\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R3}~(P\+W\+M\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R2 +1)}\label{mem1_8h_a11baa893f1be19f079c8ac2f655c8243}

\item 
\hypertarget{mem1_8h_ad166f0b026a1035aa9d69f54e1e93c29}{\#define {\bfseries P\+W\+M\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R4}~(P\+W\+M\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R3 +1)}\label{mem1_8h_ad166f0b026a1035aa9d69f54e1e93c29}

\item 
\hypertarget{mem1_8h_a0d9c4e33d95110d0cc7d89a44a5795c7}{\#define {\bfseries P\+W\+M\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R5}~(P\+W\+M\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R4 +1)}\label{mem1_8h_a0d9c4e33d95110d0cc7d89a44a5795c7}

\item 
\hypertarget{mem1_8h_a2d40ad88f2b7ddfef1678f60790e4c53}{\#define {\bfseries P\+W\+M\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R6}~(P\+W\+M\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R5 +1)}\label{mem1_8h_a2d40ad88f2b7ddfef1678f60790e4c53}

\item 
\hypertarget{mem1_8h_acfc18b177868c99f5fb81343c82fedf6}{\#define {\bfseries P\+W\+M\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R7}~(P\+W\+M\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R6 +1)}\label{mem1_8h_acfc18b177868c99f5fb81343c82fedf6}

\item 
\hypertarget{mem1_8h_a623b98051ae3e8b1f666bbcfa3e3574e}{\#define {\bfseries D\+I\+G\+I\+T\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R0}~(P\+W\+M\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R7 + 1)}\label{mem1_8h_a623b98051ae3e8b1f666bbcfa3e3574e}

\item 
\hypertarget{mem1_8h_abb8d30e87340694b2522667698b34104}{\#define {\bfseries D\+I\+G\+I\+T\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R1}~(D\+I\+G\+I\+T\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R0 + 1)}\label{mem1_8h_abb8d30e87340694b2522667698b34104}

\item 
\hypertarget{mem1_8h_a74e5e8fc6e2ca7898f52d9b3b194e75b}{\#define {\bfseries D\+I\+G\+I\+T\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R2}~(D\+I\+G\+I\+T\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R1 + 1)}\label{mem1_8h_a74e5e8fc6e2ca7898f52d9b3b194e75b}

\item 
\hypertarget{mem1_8h_a1137c010ef8f1414d8ec00412ebe59f3}{\#define {\bfseries D\+I\+G\+I\+T\+A\+L\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R0}~(D\+I\+G\+I\+T\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R2 + 1)}\label{mem1_8h_a1137c010ef8f1414d8ec00412ebe59f3}

\item 
\hypertarget{mem1_8h_abb07b620a2353fb10136c1cbeeedb568}{\#define {\bfseries D\+I\+G\+I\+T\+A\+L\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R1}~(D\+I\+G\+I\+T\+A\+L\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R0 + 1)}\label{mem1_8h_abb07b620a2353fb10136c1cbeeedb568}

\item 
\hypertarget{mem1_8h_af746a5f6dff2c9a6122b8cd547ae5591}{\#define {\bfseries D\+I\+G\+I\+T\+A\+L\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R2}~(D\+I\+G\+I\+T\+A\+L\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R1 + 1)}\label{mem1_8h_af746a5f6dff2c9a6122b8cd547ae5591}

\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{mem1_8h_adcfb4b3d15c8bd232d6f9139f1865bcd}{Write\+To\+\_\+\+Pi} (uint32 dat)
\begin{DoxyCompactList}\small\item\em Writes data back to the Master device when appropriate. \end{DoxyCompactList}\item 
uint32 \hyperlink{mem1_8h_ae0766fb463596c29b5b13a1902f9228d}{Read\+From\+\_\+\+Pi} (void)
\begin{DoxyCompactList}\small\item\em Contains usage scenarios of the first S\+A\+R A\+D\+C for use by a Master device. \end{DoxyCompactList}\item 
void \hyperlink{mem1_8h_a82e86ded8bacecaa23b76126bc9cb699}{read\+Data} (uint8 addr, uint8 cmd, uint16 dat)
\begin{DoxyCompactList}\small\item\em This function organizes each component of the build, and gives the applicable information to the appropriate address for use. \end{DoxyCompactList}\item 
void \hyperlink{mem1_8h_a543cd6b2e9c7c4d72532c805e41fcf44}{D\+E\+L\+S\+I\+G\+\_\+\+A\+D\+C\+\_\+\+Control} (uint8 cmd, uint16 val)
\begin{DoxyCompactList}\small\item\em Contains usage scenarios of the D\+E\+L\+S\+I\+G A\+D\+C for use by a Master device. \end{DoxyCompactList}\item 
\hypertarget{mem1_8h_a0f9af5e04b1ecd16bc7e0f2c266d1af7}{void {\bfseries S\+A\+R0\+\_\+\+A\+D\+C\+\_\+\+Control} (uint8 cmd, uint16 val)}\label{mem1_8h_a0f9af5e04b1ecd16bc7e0f2c266d1af7}

\item 
\hypertarget{mem1_8h_aa0fdbe957c9175b9da3972488671c97e}{void {\bfseries S\+A\+R1\+\_\+\+A\+D\+C\+\_\+\+Control} (uint8 cmd, uint16 val)}\label{mem1_8h_aa0fdbe957c9175b9da3972488671c97e}

\item 
\hypertarget{mem1_8h_ad36ceb0f20ff7d509b00f66e12c8babd}{void {\bfseries V\+D\+A\+C0\+\_\+\+Control} (uint8 cmd, uint16 val)}\label{mem1_8h_ad36ceb0f20ff7d509b00f66e12c8babd}

\item 
\hypertarget{mem1_8h_a764eefacca16cf8bcb3cd45b8d2765b4}{void {\bfseries V\+D\+A\+C1\+\_\+\+Control} (uint8 cmd, uint16 val)}\label{mem1_8h_a764eefacca16cf8bcb3cd45b8d2765b4}

\item 
\hypertarget{mem1_8h_a59061138f616f22ccc5510e5d554b861}{void {\bfseries I\+D\+A\+C0\+\_\+\+Control} (uint8 cmd, uint16 val)}\label{mem1_8h_a59061138f616f22ccc5510e5d554b861}

\item 
\hypertarget{mem1_8h_a9852dda2d046e99b720785c7d51091e8}{void {\bfseries I\+D\+A\+C1\+\_\+\+Control} (uint8 cmd, uint16 val)}\label{mem1_8h_a9852dda2d046e99b720785c7d51091e8}

\item 
\hypertarget{mem1_8h_acb48a35bd2e4571d5aed055e4f4f9774}{void {\bfseries W\+A\+V\+E\+D\+A\+C\+\_\+\+Control} (uint8 cmd, uint16 val)}\label{mem1_8h_acb48a35bd2e4571d5aed055e4f4f9774}

\item 
\hypertarget{mem1_8h_a9d5732ad93560e7ee7afd191eb7ef575}{void {\bfseries Generate\+\_\+\+Wave} (void)}\label{mem1_8h_a9d5732ad93560e7ee7afd191eb7ef575}

\item 
\hypertarget{mem1_8h_a27855f8461ab0af5e31ed92a24d06829}{void {\bfseries P\+W\+M\+\_\+\+Control\+\_\+0} (uint8 cmd, uint16 val)}\label{mem1_8h_a27855f8461ab0af5e31ed92a24d06829}

\item 
\hypertarget{mem1_8h_a3b655ce547db8db6d6d6c40cd018069c}{void {\bfseries P\+W\+M\+\_\+\+Control\+\_\+1} (uint8 cmd, uint16 val)}\label{mem1_8h_a3b655ce547db8db6d6d6c40cd018069c}

\item 
\hypertarget{mem1_8h_ac4721fb9539b871a32c2b2b1df917f9e}{void {\bfseries P\+W\+M\+\_\+\+Control\+\_\+2} (uint8 cmd, uint16 val)}\label{mem1_8h_ac4721fb9539b871a32c2b2b1df917f9e}

\item 
\hypertarget{mem1_8h_a75a9d6be91c4fa75abd1aa7d035bd34a}{void {\bfseries P\+W\+M\+\_\+\+Control\+\_\+3} (uint8 cmd, uint16 val)}\label{mem1_8h_a75a9d6be91c4fa75abd1aa7d035bd34a}

\item 
\hypertarget{mem1_8h_a393b9f1632ce8cb4e7d133a000ab7396}{void {\bfseries P\+W\+M\+\_\+\+Control\+\_\+4} (uint8 cmd, uint16 val)}\label{mem1_8h_a393b9f1632ce8cb4e7d133a000ab7396}

\item 
\hypertarget{mem1_8h_ab830f7b5cd8cab89b7f699e4f6a545ea}{void {\bfseries P\+W\+M\+\_\+\+Control\+\_\+5} (uint8 cmd, uint16 val)}\label{mem1_8h_ab830f7b5cd8cab89b7f699e4f6a545ea}

\item 
\hypertarget{mem1_8h_a738b3f45a58857b924ee44b11aa9e7cf}{void {\bfseries P\+W\+M\+\_\+\+Control\+\_\+6} (uint8 cmd, uint16 val)}\label{mem1_8h_a738b3f45a58857b924ee44b11aa9e7cf}

\item 
\hypertarget{mem1_8h_ac30b93a9ad0a41c17dc706a9175e5750}{void {\bfseries P\+W\+M\+\_\+\+Control\+\_\+7} (uint8 cmd, uint16 val)}\label{mem1_8h_ac30b93a9ad0a41c17dc706a9175e5750}

\item 
\hypertarget{mem1_8h_a3bafd52f2b8e0790338b702db9a6e887}{void {\bfseries Input\+\_\+\+Control0} (uint8 cmd)}\label{mem1_8h_a3bafd52f2b8e0790338b702db9a6e887}

\item 
\hypertarget{mem1_8h_a5af4cfa66f456a25ea95a3bf4e6eb48a}{void {\bfseries Output\+\_\+\+Control0} (uint8 cmd, uint16 val)}\label{mem1_8h_a5af4cfa66f456a25ea95a3bf4e6eb48a}

\item 
\hypertarget{mem1_8h_acdbfb2f4975bcdab3e77fd9b3fa21bd4}{void {\bfseries Input\+\_\+\+Control1} (uint8 cmd)}\label{mem1_8h_acdbfb2f4975bcdab3e77fd9b3fa21bd4}

\item 
\hypertarget{mem1_8h_a141c5b7952872493f47564f61edd4dbb}{void {\bfseries Output\+\_\+\+Control1} (uint8 cmd, uint16 val)}\label{mem1_8h_a141c5b7952872493f47564f61edd4dbb}

\item 
\hypertarget{mem1_8h_a6dd7505e156d7f09b436bd5557511b93}{void {\bfseries Input\+\_\+\+Control2} (uint8 cmd)}\label{mem1_8h_a6dd7505e156d7f09b436bd5557511b93}

\item 
\hypertarget{mem1_8h_ad4bdf58c53c14949b99e4c8467601c96}{void {\bfseries Output\+\_\+\+Control2} (uint8 cmd, uint16 val)}\label{mem1_8h_ad4bdf58c53c14949b99e4c8467601c96}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
This file contains the defined register address information for each supported component, and it provides the function prototypes for \hyperlink{mem1_8c}{mem1.\+c}. 

Version 1.\+0

\begin{DoxyAuthor}{Author}
Brian Bradley
\end{DoxyAuthor}
\begin{DoxyRefDesc}{Bug}
\item[\hyperlink{bug__bug000002}{Bug}]No known bugs, but the V\+D\+A\+C's and I\+D\+A\+C's are currently untested.\end{DoxyRefDesc}


Copyright Embedit Electronics 

\subsection{Function Documentation}
\hypertarget{mem1_8h_a543cd6b2e9c7c4d72532c805e41fcf44}{\index{mem1.\+h@{mem1.\+h}!D\+E\+L\+S\+I\+G\+\_\+\+A\+D\+C\+\_\+\+Control@{D\+E\+L\+S\+I\+G\+\_\+\+A\+D\+C\+\_\+\+Control}}
\index{D\+E\+L\+S\+I\+G\+\_\+\+A\+D\+C\+\_\+\+Control@{D\+E\+L\+S\+I\+G\+\_\+\+A\+D\+C\+\_\+\+Control}!mem1.\+h@{mem1.\+h}}
\subsubsection[{D\+E\+L\+S\+I\+G\+\_\+\+A\+D\+C\+\_\+\+Control}]{\setlength{\rightskip}{0pt plus 5cm}void D\+E\+L\+S\+I\+G\+\_\+\+A\+D\+C\+\_\+\+Control (
\begin{DoxyParamCaption}
\item[{uint8}]{cmd, }
\item[{uint16}]{val}
\end{DoxyParamCaption}
)}}\label{mem1_8h_a543cd6b2e9c7c4d72532c805e41fcf44}


Contains usage scenarios of the D\+E\+L\+S\+I\+G A\+D\+C for use by a Master device. 


\begin{DoxyParams}{Parameters}
{\em cmd} & 8-\/bit number describing a desired usage of a function associated with the D\+E\+L\+S\+I\+G A\+D\+C \\
\hline
{\em val} & 16-\/bit number containing a value that is to be written to that function, or modify the component's operation, if applicable. \\
\hline
\end{DoxyParams}
\hypertarget{mem1_8h_a82e86ded8bacecaa23b76126bc9cb699}{\index{mem1.\+h@{mem1.\+h}!read\+Data@{read\+Data}}
\index{read\+Data@{read\+Data}!mem1.\+h@{mem1.\+h}}
\subsubsection[{read\+Data}]{\setlength{\rightskip}{0pt plus 5cm}void read\+Data (
\begin{DoxyParamCaption}
\item[{uint8}]{addr, }
\item[{uint8}]{cmd, }
\item[{uint16}]{dat}
\end{DoxyParamCaption}
)}}\label{mem1_8h_a82e86ded8bacecaa23b76126bc9cb699}


This function organizes each component of the build, and gives the applicable information to the appropriate address for use. 


\begin{DoxyParams}{Parameters}
{\em addr} & 8-\/bit number describing the address of the component being accessed \\
\hline
{\em cmd} & 8-\/bit number describing a desired usage of a function associated with that component \\
\hline
{\em dat} & 16-\/bit number containing a value that is to be written to that function, if applicable. \\
\hline
\end{DoxyParams}
\hypertarget{mem1_8h_ae0766fb463596c29b5b13a1902f9228d}{\index{mem1.\+h@{mem1.\+h}!Read\+From\+\_\+\+Pi@{Read\+From\+\_\+\+Pi}}
\index{Read\+From\+\_\+\+Pi@{Read\+From\+\_\+\+Pi}!mem1.\+h@{mem1.\+h}}
\subsubsection[{Read\+From\+\_\+\+Pi}]{\setlength{\rightskip}{0pt plus 5cm}uint32 Read\+From\+\_\+\+Pi (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)}}\label{mem1_8h_ae0766fb463596c29b5b13a1902f9228d}


Contains usage scenarios of the first S\+A\+R A\+D\+C for use by a Master device. 


\begin{DoxyParams}{Parameters}
{\em cmd} & 8-\/bit number describing a desired usage of a function associated with the first S\+A\+R A\+D\+C \\
\hline
{\em val} & 16-\/bit number containing a value that is to be written to that function, or modify the component's operation, if applicable. Contains usage scenarios of the second S\+A\+R A\+D\+C for use by a Master device.\\
\hline
{\em cmd} & 8-\/bit number describing a desired usage of a function associated with the second S\+A\+R A\+D\+C \\
\hline
{\em val} & 16-\/bit number containing a value that is to be written to that function, or modify the component's operation, if applicable. Contains usage scenarios of the first V\+D\+A\+C for use by a Master device.\\
\hline
{\em cmd} & 8-\/bit number describing a desired usage of a function associated with the first V\+D\+A\+C \\
\hline
{\em val} & 16-\/bit number containing a value that is to be written to that function, or modify the component's operation, if applicable. Contains usage scenarios of the second V\+D\+A\+C for use by a Master device.\\
\hline
{\em cmd} & 8-\/bit number describing a desired usage of a function associated with the second V\+D\+A\+C \\
\hline
{\em val} & 16-\/bit number containing a value that is to be written to that function, or modify the component's operation, if applicable. Contains usage scenarios of the first I\+D\+A\+C for use by a Master device.\\
\hline
{\em cmd} & 8-\/bit number describing a desired usage of a function associated with the first I\+D\+A\+C \\
\hline
{\em val} & 16-\/bit number containing a value that is to be written to that function, or modify the component's operation, if applicable. Contains usage scenarios of the second I\+D\+A\+C for use by a Master device.\\
\hline
{\em cmd} & 8-\/bit number describing a desired usage of a function associated with the second I\+D\+A\+C \\
\hline
{\em val} & 16-\/bit number containing a value that is to be written to that function, or modify the component's operation, if applicable. Contains usage scenarios of the Wave\+D\+A\+C8 for use by a Master device.\\
\hline
{\em cmd} & 8-\/bit number describing a desired usage of a function associated with the Wave\+D\+A\+C8 \\
\hline
{\em val} & 16-\/bit number containing a value that is to be written to that function, or modify the component's operation, if applicable. Contains usage scenarios of the first P\+W\+M component for use by a Master device.\\
\hline
{\em cmd} & 8-\/bit number describing a desired usage of a function associated with the first P\+W\+M component \\
\hline
{\em val} & 16-\/bit number containing a value that is to be written to that function, or modify the component's operation, if applicable. Contains usage scenarios of the second P\+W\+M component for use by a Master device.\\
\hline
{\em cmd} & 8-\/bit number describing a desired usage of a function associated with the second P\+W\+M component \\
\hline
{\em val} & 16-\/bit number containing a value that is to be written to that function, or modify the component's operation, if applicable. Contains usage scenarios of the third P\+W\+M component for use by a Master device.\\
\hline
{\em cmd} & 8-\/bit number describing a desired usage of a function associated with the third P\+W\+M component \\
\hline
{\em val} & 16-\/bit number containing a value that is to be written to that function, or modify the component's operation, if applicable. Contains usage scenarios of the fourth P\+W\+M component for use by a Master device.\\
\hline
{\em cmd} & 8-\/bit number describing a desired usage of a function associated with the fourth P\+W\+M component \\
\hline
{\em val} & 16-\/bit number containing a value that is to be written to that function, or modify the component's operation, if applicable. Contains usage scenarios of the fifth P\+W\+M component for use by a Master device.\\
\hline
{\em cmd} & 8-\/bit number describing a desired usage of a function associated with the fifth P\+W\+M component \\
\hline
{\em val} & 16-\/bit number containing a value that is to be written to that function, or modify the component's operation, if applicable. Contains usage scenarios of the sixth P\+W\+M component for use by a Master device.\\
\hline
{\em cmd} & 8-\/bit number describing a desired usage of a function associated with the sixth P\+W\+M component \\
\hline
{\em val} & 16-\/bit number containing a value that is to be written to that function, or modify the component's operation, if applicable. Contains usage scenarios of the seventh P\+W\+M component for use by a Master device.\\
\hline
{\em cmd} & 8-\/bit number describing a desired usage of a function associated with the seventh P\+W\+M component \\
\hline
{\em val} & 16-\/bit number containing a value that is to be written to that function, or modify the component's operation, if applicable. Contains usage scenarios of the eighth P\+W\+M component for use by a Master device.\\
\hline
{\em cmd} & 8-\/bit number describing a desired usage of a function associated with the eighth P\+W\+M component \\
\hline
{\em val} & 16-\/bit number containing a value that is to be written to that function, or modify the component's operation, if applicable. Contains usage scenarios of the first status register for use by a Master device.\\
\hline
{\em cmd} & 8-\/bit number describing a desired usage of a function associated with the first status register Contains usage scenarios of the second status register for use by a Master device.\\
\hline
{\em cmd} & 8-\/bit number describing a desired usage of a function associated with the second status register Contains usage scenarios of the third status register for use by a Master device.\\
\hline
{\em cmd} & 8-\/bit number describing a desired usage of a function associated with the third status register Contains usage scenarios of the first control register for use by a Master device.\\
\hline
{\em cmd} & 8-\/bit number describing a desired usage of a function associated with the first control register \\
\hline
{\em val} & 16-\/bit number containing a value that is to be written to that function, or modify the component's operation, if applicable. Contains usage scenarios of the second control register for use by a Master device.\\
\hline
{\em cmd} & 8-\/bit number describing a desired usage of a function associated with the second control register \\
\hline
{\em val} & 16-\/bit number containing a value that is to be written to that function, or modify the component's operation, if applicable. Contains usage scenarios of the third control register for use by a Master device.\\
\hline
{\em cmd} & 8-\/bit number describing a desired usage of a function associated with the third control register \\
\hline
{\em val} & 16-\/bit number containing a value that is to be written to that function, or modify the component's operation, if applicable. receives 4 bytes of data from a Master Device, merges them into a 32 bit number, and returns the result\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
\+: 32-\/bit number which contains all 4 bytes of transferred data, where the M\+S\+B is the first item received. 
\end{DoxyReturn}
\hypertarget{mem1_8h_adcfb4b3d15c8bd232d6f9139f1865bcd}{\index{mem1.\+h@{mem1.\+h}!Write\+To\+\_\+\+Pi@{Write\+To\+\_\+\+Pi}}
\index{Write\+To\+\_\+\+Pi@{Write\+To\+\_\+\+Pi}!mem1.\+h@{mem1.\+h}}
\subsubsection[{Write\+To\+\_\+\+Pi}]{\setlength{\rightskip}{0pt plus 5cm}void Write\+To\+\_\+\+Pi (
\begin{DoxyParamCaption}
\item[{uint32}]{dat}
\end{DoxyParamCaption}
)}}\label{mem1_8h_adcfb4b3d15c8bd232d6f9139f1865bcd}


Writes data back to the Master device when appropriate. 


\begin{DoxyParams}{Parameters}
{\em dat} & 32-\/bit number which is to be sent to the Master device. It is split into 4 individual bytes, and transferred one at a time starting with the lowest byte \\
\hline
\end{DoxyParams}
