// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config14_mult_s (
        ap_ready,
        x_V,
        ap_return
);


output   ap_ready;
input  [15:0] x_V;
output  [7:0] ap_return;

wire   [0:0] tmp_fu_72_p3;
wire   [7:0] zext_ln415_fu_80_p1;
wire   [7:0] p_Val2_s_fu_54_p4;
wire   [7:0] p_Val2_9_fu_84_p2;
wire   [0:0] tmp_4529_fu_90_p3;
wire   [0:0] p_Result_17_fu_64_p3;
wire   [0:0] xor_ln416_fu_98_p2;
wire   [2:0] p_Result_s_375_fu_118_p4;
wire   [3:0] p_Result_9_fu_134_p4;
wire   [0:0] carry_9_fu_104_p2;
wire   [0:0] Range1_all_ones_fu_144_p2;
wire   [0:0] Range1_all_zeros_fu_150_p2;
wire   [0:0] tmp_4531_fu_164_p3;
wire   [0:0] Range2_all_ones_fu_128_p2;
wire   [0:0] xor_ln779_fu_172_p2;
wire   [0:0] and_ln779_fu_178_p2;
wire   [0:0] deleted_zeros_fu_156_p3;
wire   [0:0] p_Result_18_fu_110_p3;
wire   [0:0] xor_ln785_fu_198_p2;
wire   [0:0] p_Result_s_fu_46_p3;
wire   [0:0] or_ln785_fu_204_p2;
wire   [0:0] xor_ln785_15_fu_210_p2;
wire   [0:0] deleted_ones_fu_184_p3;
wire   [0:0] and_ln781_fu_192_p2;
wire   [0:0] and_ln786_fu_222_p2;
wire   [0:0] or_ln786_fu_228_p2;
wire   [0:0] xor_ln786_fu_234_p2;
wire   [0:0] underflow_fu_240_p2;
wire   [0:0] overflow_fu_216_p2;
wire   [0:0] or_ln340_1337_fu_252_p2;
wire   [0:0] or_ln340_fu_246_p2;
wire   [0:0] or_ln340_1338_fu_258_p2;
wire   [7:0] select_ln340_fu_264_p3;
wire   [7:0] select_ln388_fu_272_p3;

assign Range1_all_ones_fu_144_p2 = ((p_Result_9_fu_134_p4 == 4'd15) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_150_p2 = ((p_Result_9_fu_134_p4 == 4'd0) ? 1'b1 : 1'b0);

assign Range2_all_ones_fu_128_p2 = ((p_Result_s_375_fu_118_p4 == 3'd7) ? 1'b1 : 1'b0);

assign and_ln779_fu_178_p2 = (xor_ln779_fu_172_p2 & Range2_all_ones_fu_128_p2);

assign and_ln781_fu_192_p2 = (carry_9_fu_104_p2 & Range1_all_ones_fu_144_p2);

assign and_ln786_fu_222_p2 = (p_Result_18_fu_110_p3 & deleted_ones_fu_184_p3);

assign ap_ready = 1'b1;

assign ap_return = ((or_ln340_1338_fu_258_p2[0:0] === 1'b1) ? select_ln340_fu_264_p3 : select_ln388_fu_272_p3);

assign carry_9_fu_104_p2 = (xor_ln416_fu_98_p2 & p_Result_17_fu_64_p3);

assign deleted_ones_fu_184_p3 = ((carry_9_fu_104_p2[0:0] === 1'b1) ? and_ln779_fu_178_p2 : Range1_all_ones_fu_144_p2);

assign deleted_zeros_fu_156_p3 = ((carry_9_fu_104_p2[0:0] === 1'b1) ? Range1_all_ones_fu_144_p2 : Range1_all_zeros_fu_150_p2);

assign or_ln340_1337_fu_252_p2 = (xor_ln785_15_fu_210_p2 | and_ln786_fu_222_p2);

assign or_ln340_1338_fu_258_p2 = (or_ln340_1337_fu_252_p2 | and_ln781_fu_192_p2);

assign or_ln340_fu_246_p2 = (underflow_fu_240_p2 | overflow_fu_216_p2);

assign or_ln785_fu_204_p2 = (xor_ln785_fu_198_p2 | p_Result_18_fu_110_p3);

assign or_ln786_fu_228_p2 = (and_ln786_fu_222_p2 | and_ln781_fu_192_p2);

assign overflow_fu_216_p2 = (xor_ln785_15_fu_210_p2 & or_ln785_fu_204_p2);

assign p_Result_17_fu_64_p3 = x_V[32'd11];

assign p_Result_18_fu_110_p3 = p_Val2_9_fu_84_p2[32'd7];

assign p_Result_9_fu_134_p4 = {{x_V[15:12]}};

assign p_Result_s_375_fu_118_p4 = {{x_V[15:13]}};

assign p_Result_s_fu_46_p3 = x_V[32'd15];

assign p_Val2_9_fu_84_p2 = (zext_ln415_fu_80_p1 + p_Val2_s_fu_54_p4);

assign p_Val2_s_fu_54_p4 = {{x_V[11:4]}};

assign select_ln340_fu_264_p3 = ((or_ln340_fu_246_p2[0:0] === 1'b1) ? 8'd127 : p_Val2_9_fu_84_p2);

assign select_ln388_fu_272_p3 = ((underflow_fu_240_p2[0:0] === 1'b1) ? 8'd128 : p_Val2_9_fu_84_p2);

assign tmp_4529_fu_90_p3 = p_Val2_9_fu_84_p2[32'd7];

assign tmp_4531_fu_164_p3 = x_V[32'd12];

assign tmp_fu_72_p3 = x_V[32'd3];

assign underflow_fu_240_p2 = (xor_ln786_fu_234_p2 & p_Result_s_fu_46_p3);

assign xor_ln416_fu_98_p2 = (tmp_4529_fu_90_p3 ^ 1'd1);

assign xor_ln779_fu_172_p2 = (tmp_4531_fu_164_p3 ^ 1'd1);

assign xor_ln785_15_fu_210_p2 = (p_Result_s_fu_46_p3 ^ 1'd1);

assign xor_ln785_fu_198_p2 = (deleted_zeros_fu_156_p3 ^ 1'd1);

assign xor_ln786_fu_234_p2 = (or_ln786_fu_228_p2 ^ 1'd1);

assign zext_ln415_fu_80_p1 = tmp_fu_72_p3;

endmodule //cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config14_mult_s
