// ======================================================================
// Inputs_outputs.v generated from TopDesign.cysch
// 08/01/2014 at 11:05
// This file is auto generated. ANY EDITS YOU MAKE MAY BE LOST WHEN THIS FILE IS REGENERATED!!!
// ======================================================================

/* -- WARNING: The following section of defines are deprecated and will be removed in a future release -- */
`define CYDEV_CHIP_DIE_LEOPARD 1
`define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3
`define CYDEV_CHIP_REV_LEOPARD_ES3 3
`define CYDEV_CHIP_REV_LEOPARD_ES2 1
`define CYDEV_CHIP_REV_LEOPARD_ES1 0
`define CYDEV_CHIP_DIE_PSOC4A 2
`define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17
`define CYDEV_CHIP_REV_PSOC4A_ES0 17
`define CYDEV_CHIP_DIE_PANTHER 3
`define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1
`define CYDEV_CHIP_REV_PANTHER_ES1 1
`define CYDEV_CHIP_REV_PANTHER_ES0 0
`define CYDEV_CHIP_DIE_PSOC5LP 4
`define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0
`define CYDEV_CHIP_REV_PSOC5LP_ES0 0
`define CYDEV_CHIP_DIE_EXPECT 4
`define CYDEV_CHIP_REV_EXPECT 0
`define CYDEV_CHIP_DIE_ACTUAL 4
/* -- WARNING: The previous section of defines are deprecated and will be removed in a future release -- */
`define CYDEV_CHIP_FAMILY_UNKNOWN 0
`define CYDEV_CHIP_MEMBER_UNKNOWN 0
`define CYDEV_CHIP_FAMILY_PSOC3 1
`define CYDEV_CHIP_MEMBER_3A 1
`define CYDEV_CHIP_REVISION_3A_PRODUCTION 3
`define CYDEV_CHIP_REVISION_3A_ES3 3
`define CYDEV_CHIP_REVISION_3A_ES2 1
`define CYDEV_CHIP_REVISION_3A_ES1 0
`define CYDEV_CHIP_FAMILY_PSOC4 2
`define CYDEV_CHIP_MEMBER_4A 2
`define CYDEV_CHIP_REVISION_4A_PRODUCTION 17
`define CYDEV_CHIP_REVISION_4A_ES0 17
`define CYDEV_CHIP_FAMILY_PSOC5 3
`define CYDEV_CHIP_MEMBER_5A 3
`define CYDEV_CHIP_REVISION_5A_PRODUCTION 1
`define CYDEV_CHIP_REVISION_5A_ES1 1
`define CYDEV_CHIP_REVISION_5A_ES0 0
`define CYDEV_CHIP_MEMBER_5B 4
`define CYDEV_CHIP_REVISION_5B_PRODUCTION 0
`define CYDEV_CHIP_REVISION_5B_ES0 0
`define CYDEV_CHIP_FAMILY_USED 3
`define CYDEV_CHIP_MEMBER_USED 4
`define CYDEV_CHIP_REVISION_USED 0
// Component: cy_constant_v1_0
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "$CYPRESS_DIR\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0"
`include "$CYPRESS_DIR\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v"
`endif

// Component: cy_virtualmux_v1_0
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "$CYPRESS_DIR\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0"
`include "$CYPRESS_DIR\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v"
`endif

// Component: B_SPI_Master_v2_40
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "$CYPRESS_DIR\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40"
`include "$CYPRESS_DIR\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v"
`endif

// Component: ZeroTerminal
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "$CYPRESS_DIR\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal"
`include "$CYPRESS_DIR\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v"
`endif

// SPI_Master_v2_40(BidirectMode=false, ClockInternal=false, CtlModeReplacementString=SyncCtl, CyGetRegReplacementString=CY_GET_REG8, CySetRegReplacementString=CY_SET_REG8, DesiredBitRate=1000000, HighSpeedMode=false, InternalClockUsed=0, InternalInterruptEnabled=0, InternalRxInterruptEnabled=1, InternalTxInterruptEnabled=1, InterruptOnByteComplete=true, InterruptOnRXFull=false, InterruptOnRXNotEmpty=false, InterruptOnRXOverrun=false, InterruptOnSPIDone=false, InterruptOnSPIIdle=false, InterruptOnTXEmpty=false, InterruptOnTXNotFull=false, IntOnByteComp=1, IntOnRXFull=0, IntOnRXNotEmpty=0, IntOnRXOver=0, IntOnSPIDone=0, IntOnSPIIdle=0, IntOnTXEmpty=0, IntOnTXNotFull=0, Mode=1, ModeUseZero=1, NumberOfDataBits=8, RegDefReplacementString=reg8, RegSizeReplacementString=uint8, RxBufferSize=4, ShiftDir=0, TxBufferSize=4, UseInternalInterrupt=false, UseRxInternalInterrupt=true, UseTxInternalInterrupt=true, VerilogSectionReplacementString=sR8, CY_COMPONENT_NAME=SPI_Master_v2_40, CY_CONTROL_FILE=<:default:>, CY_FITTER_NAME=TFTSHIELD_1:SPIM_1, CY_INSTANCE_SHORT_NAME=SPIM_1, CY_MAJOR_VERSION=2, CY_MINOR_VERSION=40, CY_REMOVE=false, CY_SUPPRESS_API_GEN=false, CY_VERSION=cydsfit No Version Information Found, INSTANCE_NAME=TFTSHIELD_1_SPIM_1, )
module SPI_Master_v2_40_0 (
    clock,
    reset,
    miso,
    sclk,
    mosi,
    ss,
    rx_interrupt,
    sdat,
    tx_interrupt);
    input       clock;
    input       reset;
    input       miso;
    output      sclk;
    output      mosi;
    output      ss;
    output      rx_interrupt;
    inout       sdat;
    output      tx_interrupt;

    parameter BidirectMode = 0;
    parameter HighSpeedMode = 0;
    parameter NumberOfDataBits = 8;
    parameter ShiftDir = 0;

          wire  Net_257;
          wire  Net_273;
          wire  Net_274;
          wire  Net_244;
          wire  Net_239;
          wire  Net_253;
          wire  Net_161;
          wire  Net_276;

	// VirtualMux_1 (cy_virtualmux_v1_0)
	assign Net_276 = clock;


	cy_isr_v1_0
		#(.int_type(2'b10))
		RxInternalInterrupt
		 (.int_signal(rx_interrupt));


    B_SPI_Master_v2_40 BSPIM (
        .sclk(sclk),
        .ss(ss),
        .miso(Net_244),
        .clock(Net_276),
        .reset(Net_273),
        .rx_interpt(rx_interrupt),
        .tx_enable(Net_253),
        .mosi(mosi),
        .tx_interpt(tx_interrupt));
    defparam BSPIM.BidirectMode = 0;
    defparam BSPIM.HighSpeedMode = 0;
    defparam BSPIM.ModeCPHA = 0;
    defparam BSPIM.ModePOL = 0;
    defparam BSPIM.NumberOfDataBits = 8;
    defparam BSPIM.ShiftDir = 0;

	// VirtualMux_2 (cy_virtualmux_v1_0)
	assign Net_244 = miso;


	cy_isr_v1_0
		#(.int_type(2'b10))
		TxInternalInterrupt
		 (.int_signal(tx_interrupt));


	// VirtualMux_3 (cy_virtualmux_v1_0)
	assign Net_273 = Net_274;

    ZeroTerminal ZeroTerminal_1 (
        .z(Net_274));



endmodule

// Component: CyControlReg_v1_70
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "$CYPRESS_DIR\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70"
`include "$CYPRESS_DIR\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v"
`endif

// TFTSHIELD(CY_COMPONENT_NAME=TFTSHIELD, CY_CONTROL_FILE=<:default:>, CY_FITTER_NAME=TFTSHIELD_1, CY_INSTANCE_SHORT_NAME=TFTSHIELD_1, CY_MAJOR_VERSION=0, CY_MINOR_VERSION=0, CY_REMOVE=false, CY_SUPPRESS_API_GEN=false, CY_VERSION=cydsfit No Version Information Found, INSTANCE_NAME=TFTSHIELD_1, )
module TFTSHIELD_1 (
    RT_CS,
    DC,
    CS,
    ss,
    sclk,
    mosi,
    reset,
    clock,
    miso);
    output      RT_CS;
    output      DC;
    output      CS;
    output      ss;
    output      sclk;
    output      mosi;
    input       reset;
    input       clock;
    input       miso;


          wire  Net_102;
          wire  Net_101;
          wire  Net_100;
          wire  Net_99;
          wire  Net_98;
          wire  Net_97;
          wire  Net_96;
          wire  Net_59;
          wire  Net_58;
          wire  Net_57;

    SPI_Master_v2_40_0 SPIM_1 (
        .mosi(mosi),
        .sclk(sclk),
        .ss(ss),
        .miso(miso),
        .clock(clock),
        .reset(reset),
        .rx_interrupt(Net_57),
        .sdat(Net_58),
        .tx_interrupt(Net_59));
    defparam SPIM_1.BidirectMode = 0;
    defparam SPIM_1.HighSpeedMode = 0;
    defparam SPIM_1.NumberOfDataBits = 8;
    defparam SPIM_1.ShiftDir = 0;

    CyControlReg_v1_70 CR_1 (
        .control_1(DC),
        .control_2(RT_CS),
        .control_3(Net_96),
        .control_0(CS),
        .control_4(Net_97),
        .control_5(Net_98),
        .control_6(Net_99),
        .control_7(Net_100),
        .clock(1'b0),
        .reset(1'b0));
    defparam CR_1.Bit0Mode = 0;
    defparam CR_1.Bit1Mode = 0;
    defparam CR_1.Bit2Mode = 0;
    defparam CR_1.Bit3Mode = 0;
    defparam CR_1.Bit4Mode = 0;
    defparam CR_1.Bit5Mode = 0;
    defparam CR_1.Bit6Mode = 0;
    defparam CR_1.Bit7Mode = 0;
    defparam CR_1.BitValue = 0;
    defparam CR_1.BusDisplay = 0;
    defparam CR_1.ExtrReset = 0;
    defparam CR_1.NumOutputs = 3;



endmodule

// Component: CyStatusReg_v1_80
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "$CYPRESS_DIR\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80"
`include "$CYPRESS_DIR\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v"
`endif

// Component: LUT_v1_50
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "$CYPRESS_DIR\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50"
`include "$CYPRESS_DIR\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v"
`endif

// top
module top ;

          wire [7:0] Net_372;
          wire  Net_371;
          wire  Net_454;
          wire  Net_369;
          wire  Net_368;
          wire  Net_451;
          wire  Net_184;
          wire  Net_183;
          wire  Net_370;
          wire  Net_453;
          wire  Net_452;
          wire  Net_367;
          wire  Net_348;
          wire  Net_347;
          wire  Net_346;
          wire  Net_345;
          wire  Net_344;
          wire  Net_343;
          wire  Net_306;
          wire  Net_305;
          wire  Net_304;
          wire  Net_466;
          wire [7:0] Net_49;
          wire  Net_48;
          wire  Net_47;
          wire  Net_23;
          wire  Net_22;
          wire  Net_21;
          wire  Net_20;
          wire  Net_19;
    electrical  Net_24;
          wire  Net_17;
    electrical  Net_25;
          wire  Net_15;
          wire  Net_14;
          wire  Net_450;
          wire  Net_449;
          wire  Net_448;
          wire  Net_447;
          wire  Net_426;
          wire  Net_425;
          wire  Net_424;
          wire  Net_423;
          wire  Net_422;
          wire  Net_445;
          wire  Net_420;
          wire  Net_365;
          wire  Net_364;
          wire  Net_363;
          wire  Net_415;
          wire  Net_378;
          wire  Net_2;
          wire  Net_4;

	wire [0:0] tmpOE__miso_net;
	wire [0:0] tmpIO_0__miso_net;
	wire [0:0] tmpINTERRUPT_0__miso_net;
	electrical [0:0] tmpSIOVREF__miso_net;

	cy_psoc3_pins_v1_10
		#(.id("4c15b41e-e284-4978-99e7-5aaee19bd0ce"),
		  .drive_mode(3'b001),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b0),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("I"),
		  .por_state(4),
		  .use_annotation(1'b0),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b0),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .vtrip(2'b00),
		  .width(1))
		miso
		 (.oe(tmpOE__miso_net),
		  .y({1'b0}),
		  .fb({Net_14}),
		  .io({tmpIO_0__miso_net[0:0]}),
		  .siovref(tmpSIOVREF__miso_net),
		  .interrupt({tmpINTERRUPT_0__miso_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__miso_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};


	cy_clock_v1_0
		#(.id("091f7fed-89f9-468c-ba5b-a7bde9ef0d1e"),
		  .source_clock_id(""),
		  .divisor(0),
		  .period("41666666.6666667"),
		  .is_direct(0),
		  .is_digital(1))
		Clock_1
		 (.clock_out(Net_2));


    assign Net_4 = 1'h0;

	wire [0:0] tmpOE__ss_net;
	wire [0:0] tmpFB_0__ss_net;
	wire [0:0] tmpIO_0__ss_net;
	wire [0:0] tmpINTERRUPT_0__ss_net;
	electrical [0:0] tmpSIOVREF__ss_net;

	cy_psoc3_pins_v1_10
		#(.id("0b7efa89-42f1-4a02-bf1a-f988f2dc6012"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .use_annotation(1'b1),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b0),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .vtrip(2'b10),
		  .width(1))
		ss
		 (.oe(tmpOE__ss_net),
		  .y({Net_17}),
		  .fb({tmpFB_0__ss_net[0:0]}),
		  .io({tmpIO_0__ss_net[0:0]}),
		  .siovref(tmpSIOVREF__ss_net),
		  .interrupt({tmpINTERRUPT_0__ss_net[0:0]}),
		  .annotation({Net_25}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__ss_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

	wire [0:0] tmpOE__sclk_net;
	wire [0:0] tmpFB_0__sclk_net;
	wire [0:0] tmpIO_0__sclk_net;
	wire [0:0] tmpINTERRUPT_0__sclk_net;
	electrical [0:0] tmpSIOVREF__sclk_net;

	cy_psoc3_pins_v1_10
		#(.id("15440388-13f8-4380-97a3-d2d0ea75e402"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .use_annotation(1'b1),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b0),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .vtrip(2'b10),
		  .width(1))
		sclk
		 (.oe(tmpOE__sclk_net),
		  .y({Net_19}),
		  .fb({tmpFB_0__sclk_net[0:0]}),
		  .io({tmpIO_0__sclk_net[0:0]}),
		  .siovref(tmpSIOVREF__sclk_net),
		  .interrupt({tmpINTERRUPT_0__sclk_net[0:0]}),
		  .annotation({Net_24}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__sclk_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

	wire [0:0] tmpOE__mosi_net;
	wire [0:0] tmpFB_0__mosi_net;
	wire [0:0] tmpIO_0__mosi_net;
	wire [0:0] tmpINTERRUPT_0__mosi_net;
	electrical [0:0] tmpSIOVREF__mosi_net;

	cy_psoc3_pins_v1_10
		#(.id("52f31aa9-2f0a-497d-9a1f-1424095e13e6"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .use_annotation(1'b0),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b0),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .vtrip(2'b10),
		  .width(1))
		mosi
		 (.oe(tmpOE__mosi_net),
		  .y({Net_20}),
		  .fb({tmpFB_0__mosi_net[0:0]}),
		  .io({tmpIO_0__mosi_net[0:0]}),
		  .siovref(tmpSIOVREF__mosi_net),
		  .interrupt({tmpINTERRUPT_0__mosi_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__mosi_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

	wire [0:0] tmpOE__cs_net;
	wire [0:0] tmpFB_0__cs_net;
	wire [0:0] tmpIO_0__cs_net;
	wire [0:0] tmpINTERRUPT_0__cs_net;
	electrical [0:0] tmpSIOVREF__cs_net;

	cy_psoc3_pins_v1_10
		#(.id("42688f28-a6b1-48a1-83a9-db658ac5412f"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .use_annotation(1'b0),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b0),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .vtrip(2'b10),
		  .width(1))
		cs
		 (.oe(tmpOE__cs_net),
		  .y({Net_21}),
		  .fb({tmpFB_0__cs_net[0:0]}),
		  .io({tmpIO_0__cs_net[0:0]}),
		  .siovref(tmpSIOVREF__cs_net),
		  .interrupt({tmpINTERRUPT_0__cs_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__cs_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

	wire [0:0] tmpOE__dc_net;
	wire [0:0] tmpFB_0__dc_net;
	wire [0:0] tmpIO_0__dc_net;
	wire [0:0] tmpINTERRUPT_0__dc_net;
	electrical [0:0] tmpSIOVREF__dc_net;

	cy_psoc3_pins_v1_10
		#(.id("fd8bb366-4061-4719-aa96-ef480d77f2c1"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .use_annotation(1'b0),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b0),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .vtrip(2'b10),
		  .width(1))
		dc
		 (.oe(tmpOE__dc_net),
		  .y({Net_22}),
		  .fb({tmpFB_0__dc_net[0:0]}),
		  .io({tmpIO_0__dc_net[0:0]}),
		  .siovref(tmpSIOVREF__dc_net),
		  .interrupt({tmpINTERRUPT_0__dc_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__dc_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

	wire [0:0] tmpOE__rt_cs_net;
	wire [0:0] tmpFB_0__rt_cs_net;
	wire [0:0] tmpIO_0__rt_cs_net;
	wire [0:0] tmpINTERRUPT_0__rt_cs_net;
	electrical [0:0] tmpSIOVREF__rt_cs_net;

	cy_psoc3_pins_v1_10
		#(.id("e9dcbfb2-7d89-4377-902f-70a1f7db60bf"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b1),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .use_annotation(1'b0),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b0),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .vtrip(2'b10),
		  .width(1))
		rt_cs
		 (.oe(tmpOE__rt_cs_net),
		  .y({Net_23}),
		  .fb({tmpFB_0__rt_cs_net[0:0]}),
		  .io({tmpIO_0__rt_cs_net[0:0]}),
		  .siovref(tmpSIOVREF__rt_cs_net),
		  .interrupt({tmpINTERRUPT_0__rt_cs_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__rt_cs_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

    TFTSHIELD_1 TFTSHIELD_1 (
        .miso(Net_14),
        .clock(Net_2),
        .reset(Net_4),
        .mosi(Net_20),
        .sclk(Net_19),
        .ss(Net_17),
        .CS(Net_21),
        .DC(Net_22),
        .RT_CS(Net_23));

    CyStatusReg_v1_80 Seven_Segment_Register (
        .status_0(Net_420),
        .status_1(Net_445),
        .status_2(Net_422),
        .status_3(Net_423),
        .clock(Net_378),
        .status_4(Net_424),
        .status_5(Net_425),
        .status_6(Net_426),
        .status_7(1'b0),
        .intr(Net_48),
        .status_bus(8'b0));
    defparam Seven_Segment_Register.Bit0Mode = 1;
    defparam Seven_Segment_Register.Bit1Mode = 1;
    defparam Seven_Segment_Register.Bit2Mode = 1;
    defparam Seven_Segment_Register.Bit3Mode = 1;
    defparam Seven_Segment_Register.Bit4Mode = 1;
    defparam Seven_Segment_Register.Bit5Mode = 1;
    defparam Seven_Segment_Register.Bit6Mode = 1;
    defparam Seven_Segment_Register.Bit7Mode = 1;
    defparam Seven_Segment_Register.BusDisplay = 0;
    defparam Seven_Segment_Register.Interrupt = 0;
    defparam Seven_Segment_Register.MaskValue = 0;
    defparam Seven_Segment_Register.NumInputs = 8;


	cy_clock_v1_0
		#(.id("ca7644d6-79c6-427c-8ba6-25bc5afa28f1"),
		  .source_clock_id("61737EF6-3B74-48f9-8B91-F7473A442AE7"),
		  .divisor(1),
		  .period("0"),
		  .is_direct(0),
		  .is_digital(1))
		Clock_2
		 (.clock_out(Net_378));


    // -- LUT Hex_to_seven_seg_decoder start --
    if (1)
    begin : Hex_to_seven_seg_decoder
        reg [6:0] tmp__Hex_to_seven_seg_decoder_reg;
        wire [3:0] tmp__Hex_to_seven_seg_decoder_ins;
        assign tmp__Hex_to_seven_seg_decoder_ins = {Net_365,Net_364,Net_363,Net_415};
        always @(tmp__Hex_to_seven_seg_decoder_ins)
        begin
            case (tmp__Hex_to_seven_seg_decoder_ins)
                4'b0000 :  tmp__Hex_to_seven_seg_decoder_reg = 7'b0111111;
                4'b0001 :  tmp__Hex_to_seven_seg_decoder_reg = 7'b0000110;
                4'b0010 :  tmp__Hex_to_seven_seg_decoder_reg = 7'b1011011;
                4'b0011 :  tmp__Hex_to_seven_seg_decoder_reg = 7'b1001111;
                4'b0100 :  tmp__Hex_to_seven_seg_decoder_reg = 7'b1100110;
                4'b0101 :  tmp__Hex_to_seven_seg_decoder_reg = 7'b1101101;
                4'b0110 :  tmp__Hex_to_seven_seg_decoder_reg = 7'b1111101;
                4'b0111 :  tmp__Hex_to_seven_seg_decoder_reg = 7'b0000111;
                4'b1000 :  tmp__Hex_to_seven_seg_decoder_reg = 7'b1111111;
                4'b1001 :  tmp__Hex_to_seven_seg_decoder_reg = 7'b1100111;
                4'b1010 :  tmp__Hex_to_seven_seg_decoder_reg = 7'b1110111;
                4'b1011 :  tmp__Hex_to_seven_seg_decoder_reg = 7'b1111111;
                4'b1100 :  tmp__Hex_to_seven_seg_decoder_reg = 7'b0111001;
                4'b1101 :  tmp__Hex_to_seven_seg_decoder_reg = 7'b0111111;
                4'b1110 :  tmp__Hex_to_seven_seg_decoder_reg = 7'b1111001;
                4'b1111 :  tmp__Hex_to_seven_seg_decoder_reg = 7'b1110001;
            endcase
        end
        assign {Net_426,Net_425,Net_424,Net_423,Net_422,Net_445,Net_420} = tmp__Hex_to_seven_seg_decoder_reg;
    end
    // -- LUT Hex_to_seven_seg_decoder end --

    CyControlReg_v1_70 PushButton_Register (
        .control_1(Net_448),
        .control_2(Net_449),
        .control_3(Net_450),
        .control_0(Net_447),
        .control_4(Net_343),
        .control_5(Net_344),
        .control_6(Net_345),
        .control_7(Net_346),
        .clock(1'b0),
        .reset(1'b0));
    defparam PushButton_Register.Bit0Mode = 0;
    defparam PushButton_Register.Bit1Mode = 0;
    defparam PushButton_Register.Bit2Mode = 0;
    defparam PushButton_Register.Bit3Mode = 0;
    defparam PushButton_Register.Bit4Mode = 0;
    defparam PushButton_Register.Bit5Mode = 0;
    defparam PushButton_Register.Bit6Mode = 0;
    defparam PushButton_Register.Bit7Mode = 0;
    defparam PushButton_Register.BitValue = 0;
    defparam PushButton_Register.BusDisplay = 0;
    defparam PushButton_Register.ExtrReset = 0;
    defparam PushButton_Register.NumOutputs = 8;

    CyControlReg_v1_70 Switch_Register (
        .control_1(Net_363),
        .control_2(Net_364),
        .control_3(Net_365),
        .control_0(Net_415),
        .control_4(Net_367),
        .control_5(Net_452),
        .control_6(Net_453),
        .control_7(Net_370),
        .clock(1'b0),
        .reset(1'b0));
    defparam Switch_Register.Bit0Mode = 0;
    defparam Switch_Register.Bit1Mode = 0;
    defparam Switch_Register.Bit2Mode = 0;
    defparam Switch_Register.Bit3Mode = 0;
    defparam Switch_Register.Bit4Mode = 0;
    defparam Switch_Register.Bit5Mode = 0;
    defparam Switch_Register.Bit6Mode = 0;
    defparam Switch_Register.Bit7Mode = 0;
    defparam Switch_Register.BitValue = 0;
    defparam Switch_Register.BusDisplay = 0;
    defparam Switch_Register.ExtrReset = 0;
    defparam Switch_Register.NumOutputs = 8;

    CyStatusReg_v1_80 LED_Register (
        .status_0(Net_447),
        .status_1(Net_448),
        .status_2(Net_449),
        .status_3(Net_450),
        .clock(Net_378),
        .status_4(1'b0),
        .status_5(1'b0),
        .status_6(1'b0),
        .status_7(1'b0),
        .intr(Net_371),
        .status_bus(8'b0));
    defparam LED_Register.Bit0Mode = 1;
    defparam LED_Register.Bit1Mode = 1;
    defparam LED_Register.Bit2Mode = 1;
    defparam LED_Register.Bit3Mode = 1;
    defparam LED_Register.Bit4Mode = 1;
    defparam LED_Register.Bit5Mode = 1;
    defparam LED_Register.Bit6Mode = 1;
    defparam LED_Register.Bit7Mode = 1;
    defparam LED_Register.BusDisplay = 0;
    defparam LED_Register.Interrupt = 0;
    defparam LED_Register.MaskValue = 0;
    defparam LED_Register.NumInputs = 8;



endmodule

