[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/YosysBigSimLm32/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_adder.v:56:1: No timescale set for "lm32_adder".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_addsub.v:55:1: No timescale set for "lm32_addsub".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_cpu.v:99:1: No timescale set for "lm32_cpu".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_dcache.v:80:1: No timescale set for "lm32_dcache".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_debug.v:69:1: No timescale set for "lm32_debug".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_decoder.v:113:1: No timescale set for "lm32_decoder".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_dp_ram.v:37:1: No timescale set for "lm32_dp_ram".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_dtlb.v:53:1: No timescale set for "lm32_dtlb".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_icache.v:86:1: No timescale set for "lm32_icache".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_instruction_unit.v:77:1: No timescale set for "lm32_instruction_unit".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_interrupt.v:56:1: No timescale set for "lm32_interrupt".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_itlb.v:55:1: No timescale set for "lm32_itlb".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_load_store_unit.v:69:1: No timescale set for "lm32_load_store_unit".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_logic_op.v:56:1: No timescale set for "lm32_logic_op".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_mc_arithmetic.v:64:1: No timescale set for "lm32_mc_arithmetic".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_multiplier.v:56:1: No timescale set for "lm32_multiplier".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_ram.v:61:1: No timescale set for "lm32_ram".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_shifter.v:56:1: No timescale set for "lm32_shifter".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_top.v:56:1: No timescale set for "lm32_top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_adder.v:56:1: Compile module "work@lm32_adder".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_addsub.v:55:1: Compile module "work@lm32_addsub".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_cpu.v:99:1: Compile module "work@lm32_cpu".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_dcache.v:80:1: Compile module "work@lm32_dcache".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_debug.v:69:1: Compile module "work@lm32_debug".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_decoder.v:113:1: Compile module "work@lm32_decoder".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_dp_ram.v:37:1: Compile module "work@lm32_dp_ram".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_dtlb.v:53:1: Compile module "work@lm32_dtlb".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_icache.v:86:1: Compile module "work@lm32_icache".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_instruction_unit.v:77:1: Compile module "work@lm32_instruction_unit".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_interrupt.v:56:1: Compile module "work@lm32_interrupt".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_itlb.v:55:1: Compile module "work@lm32_itlb".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_load_store_unit.v:69:1: Compile module "work@lm32_load_store_unit".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_logic_op.v:56:1: Compile module "work@lm32_logic_op".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_mc_arithmetic.v:64:1: Compile module "work@lm32_mc_arithmetic".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_multiplier.v:56:1: Compile module "work@lm32_multiplier".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_ram.v:61:1: Compile module "work@lm32_ram".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_shifter.v:56:1: Compile module "work@lm32_shifter".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_top.v:56:1: Compile module "work@lm32_top".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/sim/tb_lm32_system.v:34:1: Compile module "work@testbench".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_icache.v:231:9: Compile generate block "work@testbench.lm32.cpu.instruction_unit.icache.memories[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_icache.v:289:5: Compile generate block "work@testbench.lm32.cpu.instruction_unit.icache.match[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_icache.v:302:5: Compile generate block "work@testbench.lm32.cpu.instruction_unit.icache.inst_1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_icache.v:314:1: Compile generate block "work@testbench.lm32.cpu.instruction_unit.icache.genblk4".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_icache.v:330:1: Compile generate block "work@testbench.lm32.cpu.instruction_unit.icache.genblk5".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_icache.v:341:5: Compile generate block "work@testbench.lm32.cpu.instruction_unit.icache.we_1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_icache.v:486:1: Compile generate block "work@testbench.lm32.cpu.instruction_unit.icache.genblk10".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_instruction_unit.v:631:1: Compile generate block "work@testbench.lm32.cpu.instruction_unit.genblk2".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_dcache.v:220:9: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.memories[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_dcache.v:223:14: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.memories[0].data_memories".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_dcache.v:307:5: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.match[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_dcache.v:315:10: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.data_1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_dcache.v:328:1: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.genblk4".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_dcache.v:357:1: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.genblk5".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_dcache.v:375:1: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.genblk6".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_dcache.v:390:5: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.we_1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_dcache.v:509:1: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.genblk11".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_load_store_unit.v:669:1: Compile generate block "work@testbench.lm32.cpu.load_store_unit.genblk4".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_interrupt.v:181:1: Compile generate block "work@testbench.lm32.cpu.interrupt_unit.genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_interrupt.v:232:1: Compile generate block "work@testbench.lm32.cpu.interrupt_unit.genblk2".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_debug.v:193:5: Compile generate block "work@testbench.lm32.cpu.hw_debug.bp_comb[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_debug.v:193:5: Compile generate block "work@testbench.lm32.cpu.hw_debug.bp_comb[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_debug.v:193:5: Compile generate block "work@testbench.lm32.cpu.hw_debug.bp_comb[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_debug.v:193:5: Compile generate block "work@testbench.lm32.cpu.hw_debug.bp_comb[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_debug.v:200:1: Compile generate block "work@testbench.lm32.cpu.hw_debug.genblk2".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_debug.v:214:5: Compile generate block "work@testbench.lm32.cpu.hw_debug.wp_comb[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_debug.v:214:5: Compile generate block "work@testbench.lm32.cpu.hw_debug.wp_comb[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_debug.v:214:5: Compile generate block "work@testbench.lm32.cpu.hw_debug.wp_comb[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_debug.v:214:5: Compile generate block "work@testbench.lm32.cpu.hw_debug.wp_comb[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_debug.v:220:1: Compile generate block "work@testbench.lm32.cpu.hw_debug.genblk4".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_debug.v:243:5: Compile generate block "work@testbench.lm32.cpu.hw_debug.bp_seq[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_debug.v:243:5: Compile generate block "work@testbench.lm32.cpu.hw_debug.bp_seq[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_debug.v:243:5: Compile generate block "work@testbench.lm32.cpu.hw_debug.bp_seq[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_debug.v:243:5: Compile generate block "work@testbench.lm32.cpu.hw_debug.bp_seq[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_debug.v:266:5: Compile generate block "work@testbench.lm32.cpu.hw_debug.wp_seq[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_debug.v:266:5: Compile generate block "work@testbench.lm32.cpu.hw_debug.wp_seq[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_debug.v:266:5: Compile generate block "work@testbench.lm32.cpu.hw_debug.wp_seq[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_debug.v:266:5: Compile generate block "work@testbench.lm32.cpu.hw_debug.wp_seq[3]".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/rtl/lm32_dp_ram.v:37:1: Top level module "work@lm32_dp_ram".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysBigSim/lm32/sim/tb_lm32_system.v:34:1: Top level module "work@testbench".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 8.

[NTE:EL0510] Nb instances: 27.

[NTE:EL0511] Nb leaf instances: 10.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                95
array_net                                             21
assign_stmt                                            5
assignment                                           737
begin                                                350
bit_select                                           267
case_item                                             89
case_stmt                                             21
constant                                            8201
cont_assign                                          492
delay_control                                          1
design                                                 1
event_control                                         96
for_stmt                                               5
gen_case                                               2
gen_if                                                 8
gen_if_else                                           13
gen_region                                            29
gen_scope                                             76
gen_scope_array                                       76
hier_path                                              2
if_else                                              145
if_stmt                                              146
include_file_info                                     43
initial                                               12
int_typespec                                         155
integer_typespec                                      12
integer_var                                            6
logic_net                                           1846
logic_typespec                                      2223
module_inst                                           76
named_begin                                           10
operation                                           4120
param_assign                                         215
parameter                                            235
part_select                                          258
port                                                1290
range                                               1279
ref_module                                            25
ref_obj                                             7708
ref_var                                                5
repeat                                                 2
string_typespec                                       11
sys_func_call                                         32
var_select                                             8
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/YosysBigSimLm32/slpp_unit/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 19
[   NOTE] : 7
