[Benchmarks] set sniper output to rundi /scratch/miz087/results/baseline_splash2_lu.cont_large
/scratch/miz087/results/baseline_splash2_lu.cont_large
[SPLASH] Benchmarks to run: lu.cont

[SPLASH] [========== Running benchmark lu.cont ==========]
[SPLASH] Setting up run directory: /scratch/miz087/results/baseline_splash2_lu.cont_large
[SPLASH] Running 'SNIPER_APP_LD_PRELOAD=$LD_PRELOAD; unset LD_PRELOAD; /home_masters/miz087/workplace/micro_exp/run-sniper -n 4 -m 'localhost' -d '/scratch/miz087/results/baseline_splash2_lu.cont_large' -sthermalstats --power -c gainestown_cache --roi --curdir=/home_masters/miz087/workplace/micro_exp/benchmarks  --  /home_masters/miz087/workplace/micro_exp/benchmarks/splash2/splash2/codes/kernels/lu/contiguous_blocks/LU -n1024 -p4':
[SPLASH] [---------- Beginning of output ----------]
[SNIPER] Start
----------BEGIN_INIT_STATS_MANAGER------------
----------END_INIT_STATS_MANAGER------------
Normal Cache Total set: 524288
now initialize a stacked dram unison cache
Executing Python script /scratch/miz087/results/baseline_splash2_lu.cont_large/sim.scripts.py
[SNIPER] --------------------------------------------------------------------------------
[SNIPER] Sniper using Pin frontend
[SNIPER] Running pre-ROI region in  CACHE_ONLY mode
[SNIPER] Running application ROI in DETAILED mode
[SNIPER] Running post-ROI region in FAST_FORWARD mode
[SNIPER] --------------------------------------------------------------------------------

Blocked Dense LU Factorization
     1024 by 1024 Matrix
     4 Processors
     16 by 16 Element Blocks


[HOOKS] Entering ROI
[SNIPER] Enabling performance models
[SNIPER] Setting instrumentation mode to DETAILED
[SNIPER] Disabling performance models
[SNIPER] Leaving ROI after 4953.55 seconds
[SNIPER] Simulated 2764.2M instructions, 453.4M cycles, 6.10 IPC
[SNIPER] Simulation speed 560.5 KIPS (140.1 KIPS / target core - 7136.6ns/instr)
[SNIPER] Sampling: executed 69.55% of simulated time in detailed mode
[SNIPER] Setting instrumentation mode to FAST_FORWARD
[HOOKS] Leaving ROI
                            PROCESS STATISTICS
              Total      Diagonal     Perimeter      Interior       Barrier
 Proc         Time         Time         Time           Time          Time
    0     615028139       1224052      68230884    4584325689     256090806

                            TIMING INFORMATION
Start time                        :        706989664
Initialization finish time        :        881965058
Overall finish time               :       1497009197
Total time with initialization    :        790019533
Total time without initialization :        615044139


 ***** [DRAM_CACHE_Result] *****

*** DRAM Total Access: 206136, miss: 17761, miss rate: 0.0861616
*** DRAM Total Access In ROI: 37284, miss: 1840, miss rate: 0.0493509
*** DRAM Remap Times: 0 invalid times, 0 total invalid_blocks, 0 migrate times, 0 total migrate blocks.
*** DRAM Statistics: 42989727 reads, 4967207 writes, 35456360 row hits, 1941070 ACT time, 1941070 PRE time, 1043322 RD time, 99721 WR time.

 ***** [DRAM_CACHE_Result] *****

[RAMULATOR OUTPUT]

**Total Ticks: 62023408

**Ramulator Active Cycles: 3.9121e+06

**DRAM Cycles: 6.20234e+07

**Maximum Bandwidth: 0

Number of Incoming Requests: 423355

**Serving Request**
Channel_0: serving reads(21730), serving writes(3682).
Channel_1: serving reads(2623), serving writes(580).
Channel_2: serving reads(21707), serving writes(2561).
Channel_3: serving reads(5744), serving writes(876).
Channel_4: serving reads(21487), serving writes(3043).
Channel_5: serving reads(9038), serving writes(1232).
Channel_6: serving reads(12701), serving writes(1740).
Channel_7: serving reads(15745), serving writes(2128).
Channel_8: serving reads(18622), serving writes(1623).
Channel_9: serving reads(10142), serving writes(1125).
Channel_10: serving reads(10987), serving writes(1437).
Channel_11: serving reads(374), serving writes(140).
Channel_12: serving reads(0), serving writes(0).
Channel_13: serving reads(10328), serving writes(1078).
Channel_14: serving reads(13030), serving writes(2393).
Channel_15: serving reads(22916), serving writes(3028).
Channel_16: serving reads(20553), serving writes(1959).
Channel_17: serving reads(8578), serving writes(460).
Channel_18: serving reads(4550), serving writes(409).
Channel_19: serving reads(5118), serving writes(409).
Channel_20: serving reads(0), serving writes(0).
Channel_21: serving reads(10374), serving writes(930).
Channel_22: serving reads(9906), serving writes(982).
Channel_23: serving reads(26190), serving writes(4361).
Channel_24: serving reads(9363), serving writes(756).
Channel_25: serving reads(19043), serving writes(1661).
Channel_26: serving reads(0), serving writes(0).
Channel_27: serving reads(10686), serving writes(1308).
Channel_28: serving reads(0), serving writes(0).
Channel_29: serving reads(9020), serving writes(611).
Channel_30: serving reads(11115), serving writes(1569).
Channel_31: serving reads(14578), serving writes(1749).
[RAMULATOR OUTPUT]

----------[STAT_STORE_UNIT]-----------

Hot Access: 31188, Cool Access: 395562

Hits on previous hot rows: 0

Hits on previous cool rows: 0

Total remap times: 0, Total Inter-Vault remaps: 0, Total number of intervals: 0


----------[STAT_STORE_UNIT]-----------

 ***** [REF/AC_Result] *****
/*BANK*/0->0: cool access (6269), hot access (0), error acces (0).
/*BANK*/0->1: cool access (0), hot access (0), error acces (0).
/*BANK*/0->2: cool access (16791), hot access (0), error acces (0).
/*BANK*/0->3: cool access (15753), hot access (0), error acces (0).
/*BANK*/0->4: cool access (0), hot access (0), error acces (0).
/*BANK*/0->5: cool access (0), hot access (0), error acces (0).
/*BANK*/0->6: cool access (0), hot access (0), error acces (0).
/*BANK*/0->7: cool access (0), hot access (0), error acces (0).
/*BANK*/1->0: cool access (4728), hot access (0), error acces (0).
/*BANK*/1->1: cool access (0), hot access (0), error acces (0).
/*BANK*/1->2: cool access (0), hot access (0), error acces (0).
/*BANK*/1->3: cool access (0), hot access (0), error acces (0).
/*BANK*/1->4: cool access (0), hot access (0), error acces (0).
/*BANK*/1->5: cool access (0), hot access (0), error acces (0).
/*BANK*/1->6: cool access (0), hot access (0), error acces (0).
/*BANK*/1->7: cool access (0), hot access (0), error acces (0).
/*BANK*/2->0: cool access (2326), hot access (0), error acces (0).
/*BANK*/2->1: cool access (0), hot access (0), error acces (0).
/*BANK*/2->2: cool access (0), hot access (0), error acces (0).
/*BANK*/2->3: cool access (19972), hot access (0), error acces (0).
/*BANK*/2->4: cool access (14993), hot access (0), error acces (0).
/*BANK*/2->5: cool access (0), hot access (0), error acces (0).
/*BANK*/2->6: cool access (0), hot access (0), error acces (0).
/*BANK*/2->7: cool access (0), hot access (0), error acces (0).
/*BANK*/3->0: cool access (9613), hot access (0), error acces (0).
/*BANK*/3->1: cool access (0), hot access (0), error acces (0).
/*BANK*/3->2: cool access (0), hot access (0), error acces (0).
/*BANK*/3->3: cool access (0), hot access (0), error acces (0).
/*BANK*/3->4: cool access (0), hot access (0), error acces (0).
/*BANK*/3->5: cool access (0), hot access (0), error acces (0).
/*BANK*/3->6: cool access (0), hot access (0), error acces (0).
/*BANK*/3->7: cool access (0), hot access (0), error acces (0).
/*BANK*/4->0: cool access (18930), hot access (0), error acces (0).
/*BANK*/4->1: cool access (0), hot access (0), error acces (0).
/*BANK*/4->2: cool access (0), hot access (0), error acces (0).
/*BANK*/4->3: cool access (0), hot access (0), error acces (0).
/*BANK*/4->4: cool access (18774), hot access (0), error acces (0).
/*BANK*/4->5: cool access (0), hot access (0), error acces (0).
/*BANK*/4->6: cool access (0), hot access (0), error acces (0).
/*BANK*/4->7: cool access (0), hot access (0), error acces (0).
/*BANK*/5->0: cool access (2546), hot access (0), error acces (0).
/*BANK*/5->1: cool access (12184), hot access (0), error acces (0).
/*BANK*/5->2: cool access (0), hot access (0), error acces (0).
/*BANK*/5->3: cool access (0), hot access (0), error acces (0).
/*BANK*/5->4: cool access (0), hot access (0), error acces (0).
/*BANK*/5->5: cool access (345), hot access (0), error acces (0).
/*BANK*/5->6: cool access (0), hot access (0), error acces (0).
/*BANK*/5->7: cool access (0), hot access (0), error acces (0).
/*BANK*/6->0: cool access (6075), hot access (0), error acces (0).
/*BANK*/6->1: cool access (8120), hot access (0), error acces (0).
/*BANK*/6->2: cool access (7099), hot access (0), error acces (0).
/*BANK*/6->3: cool access (0), hot access (0), error acces (0).
/*BANK*/6->4: cool access (0), hot access (0), error acces (0).
/*BANK*/6->5: cool access (0), hot access (0), error acces (0).
/*BANK*/6->6: cool access (0), hot access (0), error acces (0).
/*BANK*/6->7: cool access (0), hot access (0), error acces (0).
/*BANK*/7->0: cool access (10745), hot access (0), error acces (0).
/*BANK*/7->1: cool access (1685), hot access (0), error acces (0).
/*BANK*/7->2: cool access (15218), hot access (0), error acces (0).
/*BANK*/7->3: cool access (0), hot access (0), error acces (0).
/*BANK*/7->4: cool access (0), hot access (0), error acces (0).
/*BANK*/7->5: cool access (0), hot access (0), error acces (0).
/*BANK*/7->6: cool access (0), hot access (0), error acces (0).
/*BANK*/7->7: cool access (0), hot access (0), error acces (0).
/*BANK*/8->0: cool access (0), hot access (0), error acces (0).
/*BANK*/8->1: cool access (14833), hot access (1502), error acces (0).
/*BANK*/8->2: cool access (0), hot access (0), error acces (0).
/*BANK*/8->3: cool access (14638), hot access (0), error acces (0).
/*BANK*/8->4: cool access (0), hot access (0), error acces (0).
/*BANK*/8->5: cool access (0), hot access (0), error acces (0).
/*BANK*/8->6: cool access (0), hot access (0), error acces (0).
/*BANK*/8->7: cool access (0), hot access (0), error acces (0).
/*BANK*/9->0: cool access (0), hot access (0), error acces (0).
/*BANK*/9->1: cool access (0), hot access (0), error acces (0).
/*BANK*/9->2: cool access (16730), hot access (0), error acces (0).
/*BANK*/9->3: cool access (0), hot access (0), error acces (0).
/*BANK*/9->4: cool access (0), hot access (0), error acces (0).
/*BANK*/9->5: cool access (0), hot access (0), error acces (0).
/*BANK*/9->6: cool access (0), hot access (0), error acces (0).
/*BANK*/9->7: cool access (0), hot access (0), error acces (0).
/*BANK*/10->0: cool access (0), hot access (0), error acces (0).
/*BANK*/10->1: cool access (0), hot access (0), error acces (0).
/*BANK*/10->2: cool access (0), hot access (0), error acces (0).
/*BANK*/10->3: cool access (18403), hot access (0), error acces (0).
/*BANK*/10->4: cool access (0), hot access (0), error acces (0).
/*BANK*/10->5: cool access (0), hot access (0), error acces (0).
/*BANK*/10->6: cool access (0), hot access (0), error acces (0).
/*BANK*/10->7: cool access (0), hot access (0), error acces (0).
/*BANK*/11->0: cool access (0), hot access (0), error acces (0).
/*BANK*/11->1: cool access (0), hot access (0), error acces (0).
/*BANK*/11->2: cool access (0), hot access (0), error acces (0).
/*BANK*/11->3: cool access (0), hot access (0), error acces (0).
/*BANK*/11->4: cool access (541), hot access (0), error acces (0).
/*BANK*/11->5: cool access (0), hot access (0), error acces (0).
/*BANK*/11->6: cool access (0), hot access (0), error acces (0).
/*BANK*/11->7: cool access (0), hot access (0), error acces (0).
/*BANK*/12->0: cool access (0), hot access (0), error acces (0).
/*BANK*/12->1: cool access (0), hot access (0), error acces (0).
/*BANK*/12->2: cool access (0), hot access (0), error acces (0).
/*BANK*/12->3: cool access (0), hot access (0), error acces (0).
/*BANK*/12->4: cool access (0), hot access (0), error acces (0).
/*BANK*/12->5: cool access (0), hot access (0), error acces (0).
/*BANK*/12->6: cool access (0), hot access (0), error acces (0).
/*BANK*/12->7: cool access (0), hot access (0), error acces (0).
/*BANK*/13->0: cool access (15439), hot access (1776), error acces (0).
/*BANK*/13->1: cool access (0), hot access (0), error acces (0).
/*BANK*/13->2: cool access (0), hot access (0), error acces (0).
/*BANK*/13->3: cool access (0), hot access (0), error acces (0).
/*BANK*/13->4: cool access (0), hot access (0), error acces (0).
/*BANK*/13->5: cool access (0), hot access (0), error acces (0).
/*BANK*/13->6: cool access (0), hot access (0), error acces (0).
/*BANK*/13->7: cool access (0), hot access (0), error acces (0).
/*BANK*/14->0: cool access (0), hot access (0), error acces (0).
/*BANK*/14->1: cool access (16333), hot access (6895), error acces (0).
/*BANK*/14->2: cool access (0), hot access (0), error acces (0).
/*BANK*/14->3: cool access (0), hot access (0), error acces (0).
/*BANK*/14->4: cool access (0), hot access (0), error acces (0).
/*BANK*/14->5: cool access (0), hot access (0), error acces (0).
/*BANK*/14->6: cool access (0), hot access (0), error acces (0).
/*BANK*/14->7: cool access (0), hot access (0), error acces (0).
/*BANK*/15->0: cool access (17511), hot access (5014), error acces (0).
/*BANK*/15->1: cool access (0), hot access (0), error acces (0).
/*BANK*/15->2: cool access (15716), hot access (1077), error acces (0).
/*BANK*/15->3: cool access (0), hot access (0), error acces (0).
/*BANK*/15->4: cool access (0), hot access (0), error acces (0).
/*BANK*/15->5: cool access (0), hot access (0), error acces (0).
/*BANK*/15->6: cool access (19), hot access (0), error acces (0).
/*BANK*/15->7: cool access (0), hot access (0), error acces (0).
/*BANK*/16->0: cool access (0), hot access (0), error acces (0).
/*BANK*/16->1: cool access (17826), hot access (2453), error acces (0).
/*BANK*/16->2: cool access (0), hot access (0), error acces (0).
/*BANK*/16->3: cool access (14213), hot access (0), error acces (0).
/*BANK*/16->4: cool access (0), hot access (0), error acces (0).
/*BANK*/16->5: cool access (0), hot access (0), error acces (0).
/*BANK*/16->6: cool access (0), hot access (0), error acces (0).
/*BANK*/16->7: cool access (0), hot access (0), error acces (0).
/*BANK*/17->0: cool access (0), hot access (0), error acces (0).
/*BANK*/17->1: cool access (0), hot access (0), error acces (0).
/*BANK*/17->2: cool access (13416), hot access (401), error acces (0).
/*BANK*/17->3: cool access (0), hot access (0), error acces (0).
/*BANK*/17->4: cool access (0), hot access (0), error acces (0).
/*BANK*/17->5: cool access (0), hot access (0), error acces (0).
/*BANK*/17->6: cool access (0), hot access (0), error acces (0).
/*BANK*/17->7: cool access (0), hot access (0), error acces (0).
/*BANK*/18->0: cool access (0), hot access (0), error acces (0).
/*BANK*/18->1: cool access (0), hot access (0), error acces (0).
/*BANK*/18->2: cool access (0), hot access (0), error acces (0).
/*BANK*/18->3: cool access (6969), hot access (561), error acces (0).
/*BANK*/18->4: cool access (0), hot access (0), error acces (0).
/*BANK*/18->5: cool access (0), hot access (0), error acces (0).
/*BANK*/18->6: cool access (0), hot access (0), error acces (0).
/*BANK*/18->7: cool access (0), hot access (0), error acces (0).
/*BANK*/19->0: cool access (0), hot access (0), error acces (0).
/*BANK*/19->1: cool access (0), hot access (0), error acces (0).
/*BANK*/19->2: cool access (0), hot access (0), error acces (0).
/*BANK*/19->3: cool access (8420), hot access (0), error acces (0).
/*BANK*/19->4: cool access (0), hot access (0), error acces (0).
/*BANK*/19->5: cool access (0), hot access (0), error acces (0).
/*BANK*/19->6: cool access (0), hot access (0), error acces (0).
/*BANK*/19->7: cool access (0), hot access (0), error acces (0).
/*BANK*/20->0: cool access (0), hot access (0), error acces (0).
/*BANK*/20->1: cool access (0), hot access (0), error acces (0).
/*BANK*/20->2: cool access (0), hot access (0), error acces (0).
/*BANK*/20->3: cool access (0), hot access (0), error acces (0).
/*BANK*/20->4: cool access (0), hot access (0), error acces (0).
/*BANK*/20->5: cool access (0), hot access (0), error acces (0).
/*BANK*/20->6: cool access (0), hot access (0), error acces (0).
/*BANK*/20->7: cool access (0), hot access (0), error acces (0).
/*BANK*/21->0: cool access (15088), hot access (1765), error acces (0).
/*BANK*/21->1: cool access (0), hot access (0), error acces (0).
/*BANK*/21->2: cool access (0), hot access (0), error acces (0).
/*BANK*/21->3: cool access (0), hot access (0), error acces (0).
/*BANK*/21->4: cool access (0), hot access (0), error acces (0).
/*BANK*/21->5: cool access (0), hot access (0), error acces (0).
/*BANK*/21->6: cool access (0), hot access (0), error acces (0).
/*BANK*/21->7: cool access (0), hot access (0), error acces (0).
/*BANK*/22->0: cool access (0), hot access (0), error acces (0).
/*BANK*/22->1: cool access (15674), hot access (1255), error acces (0).
/*BANK*/22->2: cool access (0), hot access (0), error acces (0).
/*BANK*/22->3: cool access (0), hot access (0), error acces (0).
/*BANK*/22->4: cool access (0), hot access (0), error acces (0).
/*BANK*/22->5: cool access (0), hot access (0), error acces (0).
/*BANK*/22->6: cool access (0), hot access (0), error acces (0).
/*BANK*/22->7: cool access (0), hot access (0), error acces (0).
/*BANK*/23->0: cool access (17482), hot access (8783), error acces (0).
/*BANK*/23->1: cool access (0), hot access (0), error acces (0).
/*BANK*/23->2: cool access (19298), hot access (0), error acces (0).
/*BANK*/23->3: cool access (0), hot access (0), error acces (0).
/*BANK*/23->4: cool access (0), hot access (0), error acces (0).
/*BANK*/23->5: cool access (0), hot access (0), error acces (0).
/*BANK*/23->6: cool access (0), hot access (0), error acces (0).
/*BANK*/23->7: cool access (0), hot access (0), error acces (0).
/*BANK*/24->0: cool access (0), hot access (0), error acces (0).
/*BANK*/24->1: cool access (14833), hot access (683), error acces (683).
/*BANK*/24->2: cool access (0), hot access (0), error acces (0).
/*BANK*/24->3: cool access (0), hot access (0), error acces (0).
/*BANK*/24->4: cool access (0), hot access (0), error acces (0).
/*BANK*/24->5: cool access (0), hot access (0), error acces (0).
/*BANK*/24->6: cool access (0), hot access (0), error acces (0).
/*BANK*/24->7: cool access (0), hot access (0), error acces (0).
/*BANK*/25->0: cool access (0), hot access (0), error acces (0).
/*BANK*/25->1: cool access (0), hot access (0), error acces (0).
/*BANK*/25->2: cool access (14205), hot access (40), error acces (0).
/*BANK*/25->3: cool access (17040), hot access (1177), error acces (0).
/*BANK*/25->4: cool access (0), hot access (0), error acces (0).
/*BANK*/25->5: cool access (0), hot access (0), error acces (0).
/*BANK*/25->6: cool access (0), hot access (0), error acces (0).
/*BANK*/25->7: cool access (0), hot access (0), error acces (0).
/*BANK*/26->0: cool access (0), hot access (0), error acces (0).
/*BANK*/26->1: cool access (0), hot access (0), error acces (0).
/*BANK*/26->2: cool access (0), hot access (0), error acces (0).
/*BANK*/26->3: cool access (0), hot access (0), error acces (0).
/*BANK*/26->4: cool access (0), hot access (0), error acces (0).
/*BANK*/26->5: cool access (0), hot access (0), error acces (0).
/*BANK*/26->6: cool access (0), hot access (0), error acces (0).
/*BANK*/26->7: cool access (0), hot access (0), error acces (0).
/*BANK*/27->0: cool access (0), hot access (0), error acces (0).
/*BANK*/27->1: cool access (0), hot access (0), error acces (0).
/*BANK*/27->2: cool access (0), hot access (0), error acces (0).
/*BANK*/27->3: cool access (18083), hot access (0), error acces (0).
/*BANK*/27->4: cool access (0), hot access (0), error acces (0).
/*BANK*/27->5: cool access (0), hot access (0), error acces (0).
/*BANK*/27->6: cool access (0), hot access (0), error acces (0).
/*BANK*/27->7: cool access (0), hot access (0), error acces (0).
/*BANK*/28->0: cool access (0), hot access (0), error acces (0).
/*BANK*/28->1: cool access (0), hot access (0), error acces (0).
/*BANK*/28->2: cool access (0), hot access (0), error acces (0).
/*BANK*/28->3: cool access (0), hot access (0), error acces (0).
/*BANK*/28->4: cool access (0), hot access (0), error acces (0).
/*BANK*/28->5: cool access (0), hot access (0), error acces (0).
/*BANK*/28->6: cool access (0), hot access (0), error acces (0).
/*BANK*/28->7: cool access (0), hot access (0), error acces (0).
/*BANK*/29->0: cool access (14745), hot access (171), error acces (0).
/*BANK*/29->1: cool access (0), hot access (0), error acces (0).
/*BANK*/29->2: cool access (0), hot access (0), error acces (0).
/*BANK*/29->3: cool access (0), hot access (0), error acces (0).
/*BANK*/29->4: cool access (0), hot access (0), error acces (0).
/*BANK*/29->5: cool access (0), hot access (0), error acces (0).
/*BANK*/29->6: cool access (0), hot access (0), error acces (0).
/*BANK*/29->7: cool access (0), hot access (0), error acces (0).
/*BANK*/30->0: cool access (0), hot access (0), error acces (0).
/*BANK*/30->1: cool access (16056), hot access (3683), error acces (0).
/*BANK*/30->2: cool access (0), hot access (0), error acces (0).
/*BANK*/30->3: cool access (0), hot access (0), error acces (0).
/*BANK*/30->4: cool access (0), hot access (0), error acces (0).
/*BANK*/30->5: cool access (0), hot access (0), error acces (0).
/*BANK*/30->6: cool access (0), hot access (0), error acces (0).
/*BANK*/30->7: cool access (0), hot access (0), error acces (0).
/*BANK*/31->0: cool access (16511), hot access (2663), error acces (0).
/*BANK*/31->1: cool access (0), hot access (0), error acces (0).
/*BANK*/31->2: cool access (5211), hot access (0), error acces (0).
/*BANK*/31->3: cool access (0), hot access (0), error acces (0).
/*BANK*/31->4: cool access (0), hot access (0), error acces (0).
/*BANK*/31->5: cool access (0), hot access (0), error acces (0).
/*BANK*/31->6: cool access (0), hot access (0), error acces (0).
/*BANK*/31->7: cool access (0), hot access (0), error acces (0).
{Summary}: 39899 Hot Accesses, 567399 Cool Accesses.

 ***** [REF/AC_Result] *****
                     Power     Energy    Energy %
  core-core        27.16 W     3.25  J     33.89%
  core-ifetch       5.08 W     0.61  J      6.34%
  core-alu          1.59 W     0.19  J      1.98%
  core-int          4.38 W     0.53  J      5.47%
  core-fp           4.23 W     0.51  J      5.28%
  core-mem          6.70 W     0.80  J      8.36%
  core-other        3.79 W     0.45  J      4.73%
  icache            3.77 W     0.45  J      4.71%
  dcache           14.01 W     1.68  J     17.48%
  l2                1.68 W     0.20  J      2.09%
  l3                3.44 W     0.41  J      4.29%
  dram              4.28 W     0.51  J      5.34%
  other             0.03 W     3.92 mJ      0.04%

  core             52.94 W     6.34  J     66.05%
  cache            22.89 W     2.74  J     28.57%
  total            80.15 W     9.60  J    100.00%
Warning: Unable to run gnuplot to create cpi stack graphs.  Maybe gnuplot is not installed?
[SNIPER] End
[SNIPER] Elapsed time: 5121.28 seconds
[SNIPER] Running McPAT
[SPLASH] [----------    End of output    ----------]
[SPLASH] Done.
/scratch/miz087/results/baseline_splash2_lu.cont_large
