{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531342638216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531342638216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 11 17:57:18 2018 " "Processing started: Wed Jul 11 17:57:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531342638216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531342638216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off escore -c escore " "Command: quartus_map --read_settings_files=on --write_settings_files=off escore -c escore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531342638216 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1531342638471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "escore.bdf 1 1 " "Found 1 design units, including 1 entities, in source file escore.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 escore " "Found entity 1: escore" {  } { { "escore.bdf" "" { Schematic "D:/Leo/GitHub/Pong-FPGA/escore/escore.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531342638519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531342638519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-comportamento " "Found design unit 1: contador-comportamento" {  } { { "contador.vhd" "" { Text "D:/Leo/GitHub/Pong-FPGA/escore/contador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531342638855 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "D:/Leo/GitHub/Pong-FPGA/escore/contador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531342638855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531342638855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contassin4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contassin4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ContAssin4bits " "Found entity 1: ContAssin4bits" {  } { { "ContAssin4bits.bdf" "" { Schematic "D:/Leo/GitHub/Pong-FPGA/escore/ContAssin4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531342638857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531342638857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "funcaog.bdf 1 1 " "Found 1 design units, including 1 entities, in source file funcaog.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FuncaoG " "Found entity 1: FuncaoG" {  } { { "FuncaoG.bdf" "" { Schematic "D:/Leo/GitHub/Pong-FPGA/escore/FuncaoG.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531342638859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531342638859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "funcaof.bdf 1 1 " "Found 1 design units, including 1 entities, in source file funcaof.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FuncaoF " "Found entity 1: FuncaoF" {  } { { "FuncaoF.bdf" "" { Schematic "D:/Leo/GitHub/Pong-FPGA/escore/FuncaoF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531342638860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531342638860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "funcaoe.bdf 1 1 " "Found 1 design units, including 1 entities, in source file funcaoe.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FuncaoE " "Found entity 1: FuncaoE" {  } { { "FuncaoE.bdf" "" { Schematic "D:/Leo/GitHub/Pong-FPGA/escore/FuncaoE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531342638862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531342638862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "funcaod.bdf 1 1 " "Found 1 design units, including 1 entities, in source file funcaod.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FuncaoD " "Found entity 1: FuncaoD" {  } { { "FuncaoD.bdf" "" { Schematic "D:/Leo/GitHub/Pong-FPGA/escore/FuncaoD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531342638864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531342638864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "funcaoc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file funcaoc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FuncaoC " "Found entity 1: FuncaoC" {  } { { "FuncaoC.bdf" "" { Schematic "D:/Leo/GitHub/Pong-FPGA/escore/FuncaoC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531342638865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531342638865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "funcaob.bdf 1 1 " "Found 1 design units, including 1 entities, in source file funcaob.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FuncaoB " "Found entity 1: FuncaoB" {  } { { "FuncaoB.bdf" "" { Schematic "D:/Leo/GitHub/Pong-FPGA/escore/FuncaoB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531342638867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531342638867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "funcaoa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file funcaoa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FuncaoA " "Found entity 1: FuncaoA" {  } { { "FuncaoA.bdf" "" { Schematic "D:/Leo/GitHub/Pong-FPGA/escore/FuncaoA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531342638869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531342638869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7segmentos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file display7segmentos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Display7Segmentos " "Found entity 1: Display7Segmentos" {  } { { "Display7Segmentos.bdf" "" { Schematic "D:/Leo/GitHub/Pong-FPGA/escore/Display7Segmentos.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531342638871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531342638871 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "escore " "Elaborating entity \"escore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1531342638901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display7Segmentos Display7Segmentos:inst1 " "Elaborating entity \"Display7Segmentos\" for hierarchy \"Display7Segmentos:inst1\"" {  } { { "escore.bdf" "inst1" { Schematic "D:/Leo/GitHub/Pong-FPGA/escore/escore.bdf" { { 128 576 672 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531342638909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FuncaoA Display7Segmentos:inst1\|FuncaoA:inst " "Elaborating entity \"FuncaoA\" for hierarchy \"Display7Segmentos:inst1\|FuncaoA:inst\"" {  } { { "Display7Segmentos.bdf" "inst" { Schematic "D:/Leo/GitHub/Pong-FPGA/escore/Display7Segmentos.bdf" { { 48 328 424 176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531342638910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FuncaoB Display7Segmentos:inst1\|FuncaoB:inst4 " "Elaborating entity \"FuncaoB\" for hierarchy \"Display7Segmentos:inst1\|FuncaoB:inst4\"" {  } { { "Display7Segmentos.bdf" "inst4" { Schematic "D:/Leo/GitHub/Pong-FPGA/escore/Display7Segmentos.bdf" { { 48 568 664 176 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531342638911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FuncaoC Display7Segmentos:inst1\|FuncaoC:inst5 " "Elaborating entity \"FuncaoC\" for hierarchy \"Display7Segmentos:inst1\|FuncaoC:inst5\"" {  } { { "Display7Segmentos.bdf" "inst5" { Schematic "D:/Leo/GitHub/Pong-FPGA/escore/Display7Segmentos.bdf" { { 48 808 904 176 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531342638912 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst9 " "Primitive \"NOT\" of instance \"inst9\" not used" {  } { { "FuncaoC.bdf" "" { Schematic "D:/Leo/GitHub/Pong-FPGA/escore/FuncaoC.bdf" { { 280 328 376 312 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1531342638913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FuncaoD Display7Segmentos:inst1\|FuncaoD:inst6 " "Elaborating entity \"FuncaoD\" for hierarchy \"Display7Segmentos:inst1\|FuncaoD:inst6\"" {  } { { "Display7Segmentos.bdf" "inst6" { Schematic "D:/Leo/GitHub/Pong-FPGA/escore/Display7Segmentos.bdf" { { 192 328 424 320 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531342638914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FuncaoE Display7Segmentos:inst1\|FuncaoE:inst7 " "Elaborating entity \"FuncaoE\" for hierarchy \"Display7Segmentos:inst1\|FuncaoE:inst7\"" {  } { { "Display7Segmentos.bdf" "inst7" { Schematic "D:/Leo/GitHub/Pong-FPGA/escore/Display7Segmentos.bdf" { { 192 568 664 320 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531342638915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FuncaoG Display7Segmentos:inst1\|FuncaoG:inst9 " "Elaborating entity \"FuncaoG\" for hierarchy \"Display7Segmentos:inst1\|FuncaoG:inst9\"" {  } { { "Display7Segmentos.bdf" "inst9" { Schematic "D:/Leo/GitHub/Pong-FPGA/escore/Display7Segmentos.bdf" { { 336 328 424 464 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531342638916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FuncaoF Display7Segmentos:inst1\|FuncaoF:inst8 " "Elaborating entity \"FuncaoF\" for hierarchy \"Display7Segmentos:inst1\|FuncaoF:inst8\"" {  } { { "Display7Segmentos.bdf" "inst8" { Schematic "D:/Leo/GitHub/Pong-FPGA/escore/Display7Segmentos.bdf" { { 192 808 904 320 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531342638917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:inst " "Elaborating entity \"contador\" for hierarchy \"contador:inst\"" {  } { { "escore.bdf" "inst" { Schematic "D:/Leo/GitHub/Pong-FPGA/escore/escore.bdf" { { 208 248 416 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531342638919 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1531342639508 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1531342639710 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531342639710 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1531342639742 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1531342639742 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1531342639742 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1531342639742 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531342639756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 11 17:57:19 2018 " "Processing ended: Wed Jul 11 17:57:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531342639756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531342639756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531342639756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531342639756 ""}
