{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1723557503122 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1723557503122 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "faceDetectSystem EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"faceDetectSystem\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1723557503350 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1723557503393 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1723557503393 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_pll1_clk\[0\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/my_altpll_altpll.v" "" { Text "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/db/my_altpll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/" { { 0 { 0 ""} 0 6549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1723557503447 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/my_altpll_altpll.v" "" { Text "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/db/my_altpll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/" { { 0 { 0 ""} 0 6550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1723557503447 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/my_altpll_altpll.v" "" { Text "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/db/my_altpll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/" { { 0 { 0 ""} 0 6551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1723557503447 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_pll1_clk\[3\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/my_altpll_altpll.v" "" { Text "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/db/my_altpll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/" { { 0 { 0 ""} 0 6552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1723557503447 ""}  } { { "db/my_altpll_altpll.v" "" { Text "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/db/my_altpll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/" { { 0 { 0 ""} 0 6549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1723557503447 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1723557504575 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1723557504587 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723557505815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723557505815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723557505815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723557505815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723557505815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723557505815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723557505815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723557505815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723557505815 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1723557505815 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/" { { 0 { 0 ""} 0 102725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1723557505868 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/" { { 0 { 0 ""} 0 102727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1723557505868 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/" { { 0 { 0 ""} 0 102729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1723557505868 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/" { { 0 { 0 ""} 0 102731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1723557505868 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/" { { 0 { 0 ""} 0 102733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1723557505868 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1723557505868 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1723557505881 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1723557511833 ""}
{ "Info" "ISTA_SDC_FOUND" "faceDetectSystem.out.sdc " "Reading SDC File: 'faceDetectSystem.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1723557516325 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1723557516966 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1723557516966 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1723557516966 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       clk_50 " "  20.000       clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1723557516966 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  25.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1723557516966 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1723557516966 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  20.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1723557516966 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "  40.000 Inst_four_clocks_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1723557516966 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000  ov7670_pclk " "   1.000  ov7670_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1723557516966 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1723557516966 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723557519732 ""}  } { { "db/my_altpll_altpll.v" "" { Text "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/db/my_altpll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/" { { 0 { 0 ""} 0 6549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723557519732 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723557519732 ""}  } { { "db/my_altpll_altpll.v" "" { Text "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/db/my_altpll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/" { { 0 { 0 ""} 0 6549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723557519732 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723557519732 ""}  } { { "db/my_altpll_altpll.v" "" { Text "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/db/my_altpll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/" { { 0 { 0 ""} 0 6549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723557519732 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1) " "Automatically promoted node my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723557519732 ""}  } { { "db/my_altpll_altpll.v" "" { Text "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/db/my_altpll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/" { { 0 { 0 ""} 0 6549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723557519732 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux_std_logic:clk_buff_1A_mux\|q  " "Automatically promoted node mux_std_logic:clk_buff_1A_mux\|q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723557519732 ""}  } { { "mux_std_logic_2_1.vhd" "" { Text "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/mux_std_logic_2_1.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/" { { 0 { 0 ""} 0 5096 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723557519732 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux_std_logic:clk_buff_1B_mux\|q  " "Automatically promoted node mux_std_logic:clk_buff_1B_mux\|q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723557519732 ""}  } { { "mux_std_logic_2_1.vhd" "" { Text "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/mux_std_logic_2_1.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/" { { 0 { 0 ""} 0 30508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723557519732 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ii_gen:ii_gen_inst\|state.s_RESET  " "Automatically promoted node ii_gen:ii_gen_inst\|state.s_RESET " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723557519732 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ii_gen:ii_gen_inst\|ii_wraddress\[12\] " "Destination node ii_gen:ii_gen_inst\|ii_wraddress\[12\]" {  } { { "ii_gen.vhd" "" { Text "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/ii_gen.vhd" 271 -1 0 } } { "temporary_test_loc" "" { Generic "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/" { { 0 { 0 ""} 0 4779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723557519732 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ii_gen:ii_gen_inst\|image_rdaddress_s\[16\] " "Destination node ii_gen:ii_gen_inst\|image_rdaddress_s\[16\]" {  } { { "ii_gen.vhd" "" { Text "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/ii_gen.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/" { { 0 { 0 ""} 0 4761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723557519732 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ii_gen:ii_gen_inst\|image_rdaddress_s\[14\] " "Destination node ii_gen:ii_gen_inst\|image_rdaddress_s\[14\]" {  } { { "ii_gen.vhd" "" { Text "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/ii_gen.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/" { { 0 { 0 ""} 0 4763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723557519732 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ii_gen:ii_gen_inst\|image_rdaddress_s\[13\] " "Destination node ii_gen:ii_gen_inst\|image_rdaddress_s\[13\]" {  } { { "ii_gen.vhd" "" { Text "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/ii_gen.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/" { { 0 { 0 ""} 0 4764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723557519732 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ii_gen:ii_gen_inst\|image_rdaddress_s\[15\] " "Destination node ii_gen:ii_gen_inst\|image_rdaddress_s\[15\]" {  } { { "ii_gen.vhd" "" { Text "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/ii_gen.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/" { { 0 { 0 ""} 0 4762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723557519732 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ii_gen:ii_gen_inst\|image_rdaddress_s\[0\] " "Destination node ii_gen:ii_gen_inst\|image_rdaddress_s\[0\]" {  } { { "ii_gen.vhd" "" { Text "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/ii_gen.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/" { { 0 { 0 ""} 0 4778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723557519732 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ii_gen:ii_gen_inst\|image_rdaddress_s\[1\] " "Destination node ii_gen:ii_gen_inst\|image_rdaddress_s\[1\]" {  } { { "ii_gen.vhd" "" { Text "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/ii_gen.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/" { { 0 { 0 ""} 0 4776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723557519732 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ii_gen:ii_gen_inst\|image_rdaddress_s\[2\] " "Destination node ii_gen:ii_gen_inst\|image_rdaddress_s\[2\]" {  } { { "ii_gen.vhd" "" { Text "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/ii_gen.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/" { { 0 { 0 ""} 0 4775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723557519732 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ii_gen:ii_gen_inst\|image_rdaddress_s\[3\] " "Destination node ii_gen:ii_gen_inst\|image_rdaddress_s\[3\]" {  } { { "ii_gen.vhd" "" { Text "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/ii_gen.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/" { { 0 { 0 ""} 0 4774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723557519732 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ii_gen:ii_gen_inst\|image_rdaddress_s\[4\] " "Destination node ii_gen:ii_gen_inst\|image_rdaddress_s\[4\]" {  } { { "ii_gen.vhd" "" { Text "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/ii_gen.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/" { { 0 { 0 ""} 0 4773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723557519732 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1723557519732 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1723557519732 ""}  } { { "ii_gen.vhd" "" { Text "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/ii_gen.vhd" 144 -1 0 } } { "temporary_test_loc" "" { Generic "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/" { { 0 { 0 ""} 0 5060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723557519732 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr0~0  " "Automatically promoted node WideOr0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723557519733 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WideOr0 " "Destination node WideOr0" {  } { { "top.vhd" "" { Text "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/top.vhd" 316 -1 0 } } { "temporary_test_loc" "" { Generic "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/" { { 0 { 0 ""} 0 6669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723557519733 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1723557519733 ""}  } { { "top.vhd" "" { Text "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/top.vhd" 316 -1 0 } } { "temporary_test_loc" "" { Generic "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/" { { 0 { 0 ""} 0 45756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723557519733 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1723557523133 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1723557523190 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1723557523193 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1723557523272 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1723557523377 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1723557523487 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1723557525254 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "80 Embedded multiplier block " "Packed 80 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1723557525306 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "14 Embedded multiplier output " "Packed 14 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1723557525306 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1723557525306 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1723557525306 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|pll1 clk\[3\] vga_CLK~output " "PLL \"my_altpll:Inst_four_clocks_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"vga_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/my_altpll_altpll.v" "" { Text "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/db/my_altpll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "my_altpll.vhd" "" { Text "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/my_altpll.vhd" 164 0 0 } } { "top.vhd" "" { Text "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/top.vhd" 484 0 0 } } { "top.vhd" "" { Text "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/top.vhd" 72 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1723557525750 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:26 " "Fitter preparation operations ending: elapsed time is 00:00:26" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723557531941 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1723557531980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1723557536074 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723557542044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1723557542361 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1723557616770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:15 " "Fitter placement operations ending: elapsed time is 00:01:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723557616770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1723557621700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "15 " "Router estimated average interconnect usage is 15% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "40 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/" { { 1 { 0 "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1723557647685 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1723557647685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1723557678539 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1723557678539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:53 " "Fitter routing operations ending: elapsed time is 00:00:53" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723557678546 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 38.62 " "Total time spent on timing analysis during the Fitter is 38.62 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1723557679483 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1723557679863 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1723557682443 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1723557682463 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1723557684753 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723557691016 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/output_files/faceDetectSystem.fit.smsg " "Generated suppressed messages file D:/class/vlsi/facedet/faceDetectSystem_2p3_320x240/output_files/faceDetectSystem.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1723557701252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7141 " "Peak virtual memory: 7141 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723557707157 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 13 19:31:47 2024 " "Processing ended: Tue Aug 13 19:31:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723557707157 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:27 " "Elapsed time: 00:03:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723557707157 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:52 " "Total CPU time (on all processors): 00:03:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723557707157 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1723557707157 ""}
