
timer_interupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003928  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08003a34  08003a34  00013a34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003a94  08003a94  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003a94  08003a94  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003a94  08003a94  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003a94  08003a94  00013a94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003a98  08003a98  00013a98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003a9c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000438  20000070  08003b0c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004a8  08003b0c  000204a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d481  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002352  00000000  00000000  0002d51a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d88  00000000  00000000  0002f870  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c80  00000000  00000000  000305f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000332d  00000000  00000000  00031278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e598  00000000  00000000  000345a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088c89  00000000  00000000  00042b3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000cb7c6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a70  00000000  00000000  000cb81c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08003a1c 	.word	0x08003a1c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08003a1c 	.word	0x08003a1c

0800014c <setTimer1>:
int timer1_counter = 0;
int timer2_flag = 0;
int timer2_counter = 0;

void setTimer1( int duration)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	timer1_counter = duration/CYCLE;
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	4a08      	ldr	r2, [pc, #32]	; (8000178 <setTimer1+0x2c>)
 8000158:	fb82 1203 	smull	r1, r2, r2, r3
 800015c:	1092      	asrs	r2, r2, #2
 800015e:	17db      	asrs	r3, r3, #31
 8000160:	1ad3      	subs	r3, r2, r3
 8000162:	4a06      	ldr	r2, [pc, #24]	; (800017c <setTimer1+0x30>)
 8000164:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 8000166:	4b06      	ldr	r3, [pc, #24]	; (8000180 <setTimer1+0x34>)
 8000168:	2200      	movs	r2, #0
 800016a:	601a      	str	r2, [r3, #0]
}
 800016c:	bf00      	nop
 800016e:	370c      	adds	r7, #12
 8000170:	46bd      	mov	sp, r7
 8000172:	bc80      	pop	{r7}
 8000174:	4770      	bx	lr
 8000176:	bf00      	nop
 8000178:	66666667 	.word	0x66666667
 800017c:	20000090 	.word	0x20000090
 8000180:	2000008c 	.word	0x2000008c

08000184 <setTimer2>:

void setTimer2( int duration)
{
 8000184:	b480      	push	{r7}
 8000186:	b083      	sub	sp, #12
 8000188:	af00      	add	r7, sp, #0
 800018a:	6078      	str	r0, [r7, #4]
	timer2_counter = duration/CYCLE;
 800018c:	687b      	ldr	r3, [r7, #4]
 800018e:	4a08      	ldr	r2, [pc, #32]	; (80001b0 <setTimer2+0x2c>)
 8000190:	fb82 1203 	smull	r1, r2, r2, r3
 8000194:	1092      	asrs	r2, r2, #2
 8000196:	17db      	asrs	r3, r3, #31
 8000198:	1ad3      	subs	r3, r2, r3
 800019a:	4a06      	ldr	r2, [pc, #24]	; (80001b4 <setTimer2+0x30>)
 800019c:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 800019e:	4b06      	ldr	r3, [pc, #24]	; (80001b8 <setTimer2+0x34>)
 80001a0:	2200      	movs	r2, #0
 80001a2:	601a      	str	r2, [r3, #0]
}
 80001a4:	bf00      	nop
 80001a6:	370c      	adds	r7, #12
 80001a8:	46bd      	mov	sp, r7
 80001aa:	bc80      	pop	{r7}
 80001ac:	4770      	bx	lr
 80001ae:	bf00      	nop
 80001b0:	66666667 	.word	0x66666667
 80001b4:	20000098 	.word	0x20000098
 80001b8:	20000094 	.word	0x20000094

080001bc <getTimer1>:
int getTimer1()
{
 80001bc:	b480      	push	{r7}
 80001be:	af00      	add	r7, sp, #0
	return timer1_counter*CYCLE;
 80001c0:	4b04      	ldr	r3, [pc, #16]	; (80001d4 <getTimer1+0x18>)
 80001c2:	681a      	ldr	r2, [r3, #0]
 80001c4:	4613      	mov	r3, r2
 80001c6:	009b      	lsls	r3, r3, #2
 80001c8:	4413      	add	r3, r2
 80001ca:	005b      	lsls	r3, r3, #1
}
 80001cc:	4618      	mov	r0, r3
 80001ce:	46bd      	mov	sp, r7
 80001d0:	bc80      	pop	{r7}
 80001d2:	4770      	bx	lr
 80001d4:	20000090 	.word	0x20000090

080001d8 <timerRun>:
int getTimer2()
{
	return timer2_counter*CYCLE;
}
void timerRun()
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
	if(timer1_counter > 0)
 80001dc:	4b11      	ldr	r3, [pc, #68]	; (8000224 <timerRun+0x4c>)
 80001de:	681b      	ldr	r3, [r3, #0]
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	dd0b      	ble.n	80001fc <timerRun+0x24>
	{
		timer1_counter--;
 80001e4:	4b0f      	ldr	r3, [pc, #60]	; (8000224 <timerRun+0x4c>)
 80001e6:	681b      	ldr	r3, [r3, #0]
 80001e8:	3b01      	subs	r3, #1
 80001ea:	4a0e      	ldr	r2, [pc, #56]	; (8000224 <timerRun+0x4c>)
 80001ec:	6013      	str	r3, [r2, #0]
		if(timer1_counter <= 0)
 80001ee:	4b0d      	ldr	r3, [pc, #52]	; (8000224 <timerRun+0x4c>)
 80001f0:	681b      	ldr	r3, [r3, #0]
 80001f2:	2b00      	cmp	r3, #0
 80001f4:	dc02      	bgt.n	80001fc <timerRun+0x24>
		{
			timer1_flag = 1;
 80001f6:	4b0c      	ldr	r3, [pc, #48]	; (8000228 <timerRun+0x50>)
 80001f8:	2201      	movs	r2, #1
 80001fa:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer2_counter > 0)
 80001fc:	4b0b      	ldr	r3, [pc, #44]	; (800022c <timerRun+0x54>)
 80001fe:	681b      	ldr	r3, [r3, #0]
 8000200:	2b00      	cmp	r3, #0
 8000202:	dd0b      	ble.n	800021c <timerRun+0x44>
	{
		timer2_counter--;
 8000204:	4b09      	ldr	r3, [pc, #36]	; (800022c <timerRun+0x54>)
 8000206:	681b      	ldr	r3, [r3, #0]
 8000208:	3b01      	subs	r3, #1
 800020a:	4a08      	ldr	r2, [pc, #32]	; (800022c <timerRun+0x54>)
 800020c:	6013      	str	r3, [r2, #0]
		if(timer2_counter <= 0)
 800020e:	4b07      	ldr	r3, [pc, #28]	; (800022c <timerRun+0x54>)
 8000210:	681b      	ldr	r3, [r3, #0]
 8000212:	2b00      	cmp	r3, #0
 8000214:	dc02      	bgt.n	800021c <timerRun+0x44>
		{
			timer2_flag = 1;
 8000216:	4b06      	ldr	r3, [pc, #24]	; (8000230 <timerRun+0x58>)
 8000218:	2201      	movs	r2, #1
 800021a:	601a      	str	r2, [r3, #0]
		}
	}
}
 800021c:	bf00      	nop
 800021e:	46bd      	mov	sp, r7
 8000220:	bc80      	pop	{r7}
 8000222:	4770      	bx	lr
 8000224:	20000090 	.word	0x20000090
 8000228:	2000008c 	.word	0x2000008c
 800022c:	20000098 	.word	0x20000098
 8000230:	20000094 	.word	0x20000094

08000234 <Red_On>:
 */
#include "display_control.h"
#include "main.h"
//First road leds' functions--------------------------------------------------------------------------------------------------------
void Red_On()
{
 8000234:	b580      	push	{r7, lr}
 8000236:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA,Led_1_Pin, GPIO_PIN_RESET);
 8000238:	2200      	movs	r2, #0
 800023a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800023e:	4805      	ldr	r0, [pc, #20]	; (8000254 <Red_On+0x20>)
 8000240:	f001 fa79 	bl	8001736 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,Led_2_Pin, GPIO_PIN_SET);
 8000244:	2201      	movs	r2, #1
 8000246:	2120      	movs	r1, #32
 8000248:	4803      	ldr	r0, [pc, #12]	; (8000258 <Red_On+0x24>)
 800024a:	f001 fa74 	bl	8001736 <HAL_GPIO_WritePin>
}
 800024e:	bf00      	nop
 8000250:	bd80      	pop	{r7, pc}
 8000252:	bf00      	nop
 8000254:	40010800 	.word	0x40010800
 8000258:	40010c00 	.word	0x40010c00

0800025c <Green_On>:

void Green_On()
{
 800025c:	b580      	push	{r7, lr}
 800025e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA,Led_1_Pin, GPIO_PIN_SET);
 8000260:	2201      	movs	r2, #1
 8000262:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000266:	4805      	ldr	r0, [pc, #20]	; (800027c <Green_On+0x20>)
 8000268:	f001 fa65 	bl	8001736 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,Led_2_Pin, GPIO_PIN_RESET);
 800026c:	2200      	movs	r2, #0
 800026e:	2120      	movs	r1, #32
 8000270:	4803      	ldr	r0, [pc, #12]	; (8000280 <Green_On+0x24>)
 8000272:	f001 fa60 	bl	8001736 <HAL_GPIO_WritePin>
}
 8000276:	bf00      	nop
 8000278:	bd80      	pop	{r7, pc}
 800027a:	bf00      	nop
 800027c:	40010800 	.word	0x40010800
 8000280:	40010c00 	.word	0x40010c00

08000284 <Yellow_On>:

void Yellow_On()
{
 8000284:	b580      	push	{r7, lr}
 8000286:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA,Led_1_Pin, GPIO_PIN_RESET);
 8000288:	2200      	movs	r2, #0
 800028a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800028e:	4805      	ldr	r0, [pc, #20]	; (80002a4 <Yellow_On+0x20>)
 8000290:	f001 fa51 	bl	8001736 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,Led_2_Pin, GPIO_PIN_RESET);
 8000294:	2200      	movs	r2, #0
 8000296:	2120      	movs	r1, #32
 8000298:	4803      	ldr	r0, [pc, #12]	; (80002a8 <Yellow_On+0x24>)
 800029a:	f001 fa4c 	bl	8001736 <HAL_GPIO_WritePin>
}
 800029e:	bf00      	nop
 80002a0:	bd80      	pop	{r7, pc}
 80002a2:	bf00      	nop
 80002a4:	40010800 	.word	0x40010800
 80002a8:	40010c00 	.word	0x40010c00

080002ac <Red1_On>:

//Second road leds functions--------------------------------------------------------------------------------------------------------
void Red1_On()
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB,Led_3_Pin, GPIO_PIN_RESET);
 80002b0:	2200      	movs	r2, #0
 80002b2:	2110      	movs	r1, #16
 80002b4:	4804      	ldr	r0, [pc, #16]	; (80002c8 <Red1_On+0x1c>)
 80002b6:	f001 fa3e 	bl	8001736 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,Led_4_Pin, GPIO_PIN_SET);
 80002ba:	2201      	movs	r2, #1
 80002bc:	2108      	movs	r1, #8
 80002be:	4802      	ldr	r0, [pc, #8]	; (80002c8 <Red1_On+0x1c>)
 80002c0:	f001 fa39 	bl	8001736 <HAL_GPIO_WritePin>
}
 80002c4:	bf00      	nop
 80002c6:	bd80      	pop	{r7, pc}
 80002c8:	40010c00 	.word	0x40010c00

080002cc <Green1_On>:

void Green1_On()
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB,Led_3_Pin, GPIO_PIN_SET);
 80002d0:	2201      	movs	r2, #1
 80002d2:	2110      	movs	r1, #16
 80002d4:	4804      	ldr	r0, [pc, #16]	; (80002e8 <Green1_On+0x1c>)
 80002d6:	f001 fa2e 	bl	8001736 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,Led_4_Pin, GPIO_PIN_RESET);
 80002da:	2200      	movs	r2, #0
 80002dc:	2108      	movs	r1, #8
 80002de:	4802      	ldr	r0, [pc, #8]	; (80002e8 <Green1_On+0x1c>)
 80002e0:	f001 fa29 	bl	8001736 <HAL_GPIO_WritePin>
}
 80002e4:	bf00      	nop
 80002e6:	bd80      	pop	{r7, pc}
 80002e8:	40010c00 	.word	0x40010c00

080002ec <Yellow1_On>:

void Yellow1_On()
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB,Led_3_Pin, GPIO_PIN_RESET);
 80002f0:	2200      	movs	r2, #0
 80002f2:	2110      	movs	r1, #16
 80002f4:	4804      	ldr	r0, [pc, #16]	; (8000308 <Yellow1_On+0x1c>)
 80002f6:	f001 fa1e 	bl	8001736 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,Led_4_Pin, GPIO_PIN_RESET);
 80002fa:	2200      	movs	r2, #0
 80002fc:	2108      	movs	r1, #8
 80002fe:	4802      	ldr	r0, [pc, #8]	; (8000308 <Yellow1_On+0x1c>)
 8000300:	f001 fa19 	bl	8001736 <HAL_GPIO_WritePin>
}
 8000304:	bf00      	nop
 8000306:	bd80      	pop	{r7, pc}
 8000308:	40010c00 	.word	0x40010c00

0800030c <Reset>:
	HAL_GPIO_WritePin(GPIOA,Led_p_2_Pin, GPIO_PIN_RESET);
}

//Led reset functions---------------------------------------------------------------------------------------------------------------
void Reset()
{
 800030c:	b580      	push	{r7, lr}
 800030e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA,Led_1_Pin, GPIO_PIN_SET);
 8000310:	2201      	movs	r2, #1
 8000312:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000316:	480a      	ldr	r0, [pc, #40]	; (8000340 <Reset+0x34>)
 8000318:	f001 fa0d 	bl	8001736 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,Led_2_Pin, GPIO_PIN_SET);
 800031c:	2201      	movs	r2, #1
 800031e:	2120      	movs	r1, #32
 8000320:	4808      	ldr	r0, [pc, #32]	; (8000344 <Reset+0x38>)
 8000322:	f001 fa08 	bl	8001736 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,Led_3_Pin, GPIO_PIN_SET);
 8000326:	2201      	movs	r2, #1
 8000328:	2110      	movs	r1, #16
 800032a:	4805      	ldr	r0, [pc, #20]	; (8000340 <Reset+0x34>)
 800032c:	f001 fa03 	bl	8001736 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,Led_4_Pin, GPIO_PIN_SET);
 8000330:	2201      	movs	r2, #1
 8000332:	2108      	movs	r1, #8
 8000334:	4803      	ldr	r0, [pc, #12]	; (8000344 <Reset+0x38>)
 8000336:	f001 f9fe 	bl	8001736 <HAL_GPIO_WritePin>
}
 800033a:	bf00      	nop
 800033c:	bd80      	pop	{r7, pc}
 800033e:	bf00      	nop
 8000340:	40010800 	.word	0x40010800
 8000344:	40010c00 	.word	0x40010c00

08000348 <fsm_automatic_run>:
#include "SOFTWARE_TIMER.h"
#include "main.h"
#include "input_reading.h"

void fsm_automatic_run()
{
 8000348:	b580      	push	{r7, lr}
 800034a:	af00      	add	r7, sp, #0
	switch(status1)
 800034c:	4b4d      	ldr	r3, [pc, #308]	; (8000484 <fsm_automatic_run+0x13c>)
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	2b04      	cmp	r3, #4
 8000352:	f200 808c 	bhi.w	800046e <fsm_automatic_run+0x126>
 8000356:	a201      	add	r2, pc, #4	; (adr r2, 800035c <fsm_automatic_run+0x14>)
 8000358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800035c:	08000371 	.word	0x08000371
 8000360:	08000397 	.word	0x08000397
 8000364:	080003cd 	.word	0x080003cd
 8000368:	08000403 	.word	0x08000403
 800036c:	08000439 	.word	0x08000439
	{
	case INIT:
		status1 = AUTO_RED_GREEN;
 8000370:	4b44      	ldr	r3, [pc, #272]	; (8000484 <fsm_automatic_run+0x13c>)
 8000372:	2201      	movs	r2, #1
 8000374:	601a      	str	r2, [r3, #0]
		set_road1_time(red_time);
 8000376:	4b44      	ldr	r3, [pc, #272]	; (8000488 <fsm_automatic_run+0x140>)
 8000378:	681b      	ldr	r3, [r3, #0]
 800037a:	4618      	mov	r0, r3
 800037c:	f000 f8a8 	bl	80004d0 <set_road1_time>
		set_road2_time(green_time);
 8000380:	4b42      	ldr	r3, [pc, #264]	; (800048c <fsm_automatic_run+0x144>)
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	4618      	mov	r0, r3
 8000386:	f000 f8b1 	bl	80004ec <set_road2_time>
		setTimer1(green_time);
 800038a:	4b40      	ldr	r3, [pc, #256]	; (800048c <fsm_automatic_run+0x144>)
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	4618      	mov	r0, r3
 8000390:	f7ff fedc 	bl	800014c <setTimer1>
		break;
 8000394:	e074      	b.n	8000480 <fsm_automatic_run+0x138>
	case AUTO_RED_GREEN:
		Red_On();
 8000396:	f7ff ff4d 	bl	8000234 <Red_On>
		Green1_On();
 800039a:	f7ff ff97 	bl	80002cc <Green1_On>
		if(timer1_flag == 1)
 800039e:	4b3c      	ldr	r3, [pc, #240]	; (8000490 <fsm_automatic_run+0x148>)
 80003a0:	681b      	ldr	r3, [r3, #0]
 80003a2:	2b01      	cmp	r3, #1
 80003a4:	d165      	bne.n	8000472 <fsm_automatic_run+0x12a>
		{

			status1 = AUTO_RED_YELLOW;
 80003a6:	4b37      	ldr	r3, [pc, #220]	; (8000484 <fsm_automatic_run+0x13c>)
 80003a8:	2202      	movs	r2, #2
 80003aa:	601a      	str	r2, [r3, #0]
			set_road1_time(yellow_time);
 80003ac:	4b39      	ldr	r3, [pc, #228]	; (8000494 <fsm_automatic_run+0x14c>)
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	4618      	mov	r0, r3
 80003b2:	f000 f88d 	bl	80004d0 <set_road1_time>
			set_road2_time(yellow_time);
 80003b6:	4b37      	ldr	r3, [pc, #220]	; (8000494 <fsm_automatic_run+0x14c>)
 80003b8:	681b      	ldr	r3, [r3, #0]
 80003ba:	4618      	mov	r0, r3
 80003bc:	f000 f896 	bl	80004ec <set_road2_time>
			setTimer1(yellow_time);
 80003c0:	4b34      	ldr	r3, [pc, #208]	; (8000494 <fsm_automatic_run+0x14c>)
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	4618      	mov	r0, r3
 80003c6:	f7ff fec1 	bl	800014c <setTimer1>
		}
		if(button_flag[0] == 1)
		{

		}
		break;
 80003ca:	e052      	b.n	8000472 <fsm_automatic_run+0x12a>
	case AUTO_RED_YELLOW:
		Red_On();
 80003cc:	f7ff ff32 	bl	8000234 <Red_On>
		Yellow1_On();
 80003d0:	f7ff ff8c 	bl	80002ec <Yellow1_On>
		if(timer1_flag == 1)
 80003d4:	4b2e      	ldr	r3, [pc, #184]	; (8000490 <fsm_automatic_run+0x148>)
 80003d6:	681b      	ldr	r3, [r3, #0]
 80003d8:	2b01      	cmp	r3, #1
 80003da:	d14c      	bne.n	8000476 <fsm_automatic_run+0x12e>
		{
			status1 = AUTO_GREEN_RED;
 80003dc:	4b29      	ldr	r3, [pc, #164]	; (8000484 <fsm_automatic_run+0x13c>)
 80003de:	2203      	movs	r2, #3
 80003e0:	601a      	str	r2, [r3, #0]
			set_road1_time(green_time);
 80003e2:	4b2a      	ldr	r3, [pc, #168]	; (800048c <fsm_automatic_run+0x144>)
 80003e4:	681b      	ldr	r3, [r3, #0]
 80003e6:	4618      	mov	r0, r3
 80003e8:	f000 f872 	bl	80004d0 <set_road1_time>
			set_road2_time(red_time);
 80003ec:	4b26      	ldr	r3, [pc, #152]	; (8000488 <fsm_automatic_run+0x140>)
 80003ee:	681b      	ldr	r3, [r3, #0]
 80003f0:	4618      	mov	r0, r3
 80003f2:	f000 f87b 	bl	80004ec <set_road2_time>
			setTimer1(green_time);
 80003f6:	4b25      	ldr	r3, [pc, #148]	; (800048c <fsm_automatic_run+0x144>)
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	4618      	mov	r0, r3
 80003fc:	f7ff fea6 	bl	800014c <setTimer1>
		}
		if(button_flag[0] == 1)
		{

		}
		break;
 8000400:	e039      	b.n	8000476 <fsm_automatic_run+0x12e>
	case AUTO_GREEN_RED:
		Red1_On();
 8000402:	f7ff ff53 	bl	80002ac <Red1_On>
		Green_On();
 8000406:	f7ff ff29 	bl	800025c <Green_On>
		if(timer1_flag == 1)
 800040a:	4b21      	ldr	r3, [pc, #132]	; (8000490 <fsm_automatic_run+0x148>)
 800040c:	681b      	ldr	r3, [r3, #0]
 800040e:	2b01      	cmp	r3, #1
 8000410:	d133      	bne.n	800047a <fsm_automatic_run+0x132>
		{
			status1 = AUTO_YELLOW_RED;
 8000412:	4b1c      	ldr	r3, [pc, #112]	; (8000484 <fsm_automatic_run+0x13c>)
 8000414:	2204      	movs	r2, #4
 8000416:	601a      	str	r2, [r3, #0]
			set_road1_time(yellow_time);
 8000418:	4b1e      	ldr	r3, [pc, #120]	; (8000494 <fsm_automatic_run+0x14c>)
 800041a:	681b      	ldr	r3, [r3, #0]
 800041c:	4618      	mov	r0, r3
 800041e:	f000 f857 	bl	80004d0 <set_road1_time>
			set_road2_time(yellow_time);
 8000422:	4b1c      	ldr	r3, [pc, #112]	; (8000494 <fsm_automatic_run+0x14c>)
 8000424:	681b      	ldr	r3, [r3, #0]
 8000426:	4618      	mov	r0, r3
 8000428:	f000 f860 	bl	80004ec <set_road2_time>
			setTimer1(yellow_time);
 800042c:	4b19      	ldr	r3, [pc, #100]	; (8000494 <fsm_automatic_run+0x14c>)
 800042e:	681b      	ldr	r3, [r3, #0]
 8000430:	4618      	mov	r0, r3
 8000432:	f7ff fe8b 	bl	800014c <setTimer1>
		}
		if(button_flag[0] == 1)
		{

		}
		break;
 8000436:	e020      	b.n	800047a <fsm_automatic_run+0x132>
	case AUTO_YELLOW_RED:
		Red1_On();
 8000438:	f7ff ff38 	bl	80002ac <Red1_On>
		Yellow_On();
 800043c:	f7ff ff22 	bl	8000284 <Yellow_On>
		if(timer1_flag == 1)
 8000440:	4b13      	ldr	r3, [pc, #76]	; (8000490 <fsm_automatic_run+0x148>)
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	2b01      	cmp	r3, #1
 8000446:	d11a      	bne.n	800047e <fsm_automatic_run+0x136>
		{
			status1 = AUTO_RED_GREEN;
 8000448:	4b0e      	ldr	r3, [pc, #56]	; (8000484 <fsm_automatic_run+0x13c>)
 800044a:	2201      	movs	r2, #1
 800044c:	601a      	str	r2, [r3, #0]
			set_road1_time(red_time);
 800044e:	4b0e      	ldr	r3, [pc, #56]	; (8000488 <fsm_automatic_run+0x140>)
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	4618      	mov	r0, r3
 8000454:	f000 f83c 	bl	80004d0 <set_road1_time>
			set_road2_time(green_time);
 8000458:	4b0c      	ldr	r3, [pc, #48]	; (800048c <fsm_automatic_run+0x144>)
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	4618      	mov	r0, r3
 800045e:	f000 f845 	bl	80004ec <set_road2_time>
			setTimer1(green_time);
 8000462:	4b0a      	ldr	r3, [pc, #40]	; (800048c <fsm_automatic_run+0x144>)
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	4618      	mov	r0, r3
 8000468:	f7ff fe70 	bl	800014c <setTimer1>
		}
		if(button_flag[0] == 1)
		{

		}
		break;
 800046c:	e007      	b.n	800047e <fsm_automatic_run+0x136>
	default:
		break;
 800046e:	bf00      	nop
 8000470:	e006      	b.n	8000480 <fsm_automatic_run+0x138>
		break;
 8000472:	bf00      	nop
 8000474:	e004      	b.n	8000480 <fsm_automatic_run+0x138>
		break;
 8000476:	bf00      	nop
 8000478:	e002      	b.n	8000480 <fsm_automatic_run+0x138>
		break;
 800047a:	bf00      	nop
 800047c:	e000      	b.n	8000480 <fsm_automatic_run+0x138>
		break;
 800047e:	bf00      	nop
	}
}
 8000480:	bf00      	nop
 8000482:	bd80      	pop	{r7, pc}
 8000484:	2000009c 	.word	0x2000009c
 8000488:	200000a8 	.word	0x200000a8
 800048c:	200000a0 	.word	0x200000a0
 8000490:	2000008c 	.word	0x2000008c
 8000494:	200000a4 	.word	0x200000a4

08000498 <set_green_time>:
int count1 = 0;
int count2 = 0;

//Function for setting led time
void set_green_time(int time)
{
 8000498:	b480      	push	{r7}
 800049a:	b083      	sub	sp, #12
 800049c:	af00      	add	r7, sp, #0
 800049e:	6078      	str	r0, [r7, #4]
	green_time = time;
 80004a0:	4a03      	ldr	r2, [pc, #12]	; (80004b0 <set_green_time+0x18>)
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	6013      	str	r3, [r2, #0]
}
 80004a6:	bf00      	nop
 80004a8:	370c      	adds	r7, #12
 80004aa:	46bd      	mov	sp, r7
 80004ac:	bc80      	pop	{r7}
 80004ae:	4770      	bx	lr
 80004b0:	200000a0 	.word	0x200000a0

080004b4 <set_yellow_time>:
void set_yellow_time(int time)
{
 80004b4:	b480      	push	{r7}
 80004b6:	b083      	sub	sp, #12
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	6078      	str	r0, [r7, #4]
	yellow_time = time;
 80004bc:	4a03      	ldr	r2, [pc, #12]	; (80004cc <set_yellow_time+0x18>)
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	6013      	str	r3, [r2, #0]
}
 80004c2:	bf00      	nop
 80004c4:	370c      	adds	r7, #12
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bc80      	pop	{r7}
 80004ca:	4770      	bx	lr
 80004cc:	200000a4 	.word	0x200000a4

080004d0 <set_road1_time>:
{
	timeout_duration = time;
}
//Function for setting display time
void set_road1_time(int time)
{
 80004d0:	b480      	push	{r7}
 80004d2:	b083      	sub	sp, #12
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
	count1 = time;
 80004d8:	4a03      	ldr	r2, [pc, #12]	; (80004e8 <set_road1_time+0x18>)
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	6013      	str	r3, [r2, #0]
}
 80004de:	bf00      	nop
 80004e0:	370c      	adds	r7, #12
 80004e2:	46bd      	mov	sp, r7
 80004e4:	bc80      	pop	{r7}
 80004e6:	4770      	bx	lr
 80004e8:	200000ac 	.word	0x200000ac

080004ec <set_road2_time>:
void set_road2_time(int time)
{
 80004ec:	b480      	push	{r7}
 80004ee:	b083      	sub	sp, #12
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
	count2 = time;
 80004f4:	4a03      	ldr	r2, [pc, #12]	; (8000504 <set_road2_time+0x18>)
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	6013      	str	r3, [r2, #0]
}
 80004fa:	bf00      	nop
 80004fc:	370c      	adds	r7, #12
 80004fe:	46bd      	mov	sp, r7
 8000500:	bc80      	pop	{r7}
 8000502:	4770      	bx	lr
 8000504:	200000b0 	.word	0x200000b0

08000508 <subkeyProcess>:
static uint16_t counterForButtonPress1s[NO_OF_BUTTONS];

//unsigned char is_button_pressed_1s()

void subkeyProcess(unsigned char i)
{
 8000508:	b480      	push	{r7}
 800050a:	b083      	sub	sp, #12
 800050c:	af00      	add	r7, sp, #0
 800050e:	4603      	mov	r3, r0
 8000510:	71fb      	strb	r3, [r7, #7]
	button_flag[i] = 1;
 8000512:	79fb      	ldrb	r3, [r7, #7]
 8000514:	4a04      	ldr	r2, [pc, #16]	; (8000528 <subkeyProcess+0x20>)
 8000516:	2101      	movs	r1, #1
 8000518:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800051c:	bf00      	nop
 800051e:	370c      	adds	r7, #12
 8000520:	46bd      	mov	sp, r7
 8000522:	bc80      	pop	{r7}
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop
 8000528:	200000dc 	.word	0x200000dc

0800052c <button_reading>:
void button_reading()
{
 800052c:	b590      	push	{r4, r7, lr}
 800052e:	b083      	sub	sp, #12
 8000530:	af00      	add	r7, sp, #0
	for(unsigned char i = 0; i < NO_OF_BUTTONS; i++)
 8000532:	2300      	movs	r3, #0
 8000534:	71fb      	strb	r3, [r7, #7]
 8000536:	e089      	b.n	800064c <button_reading+0x120>
	{
		debounceButtonBuffer0[i] = debounceButtonBuffer1[i];
 8000538:	79fa      	ldrb	r2, [r7, #7]
 800053a:	79fb      	ldrb	r3, [r7, #7]
 800053c:	4948      	ldr	r1, [pc, #288]	; (8000660 <button_reading+0x134>)
 800053e:	5c89      	ldrb	r1, [r1, r2]
 8000540:	4a48      	ldr	r2, [pc, #288]	; (8000664 <button_reading+0x138>)
 8000542:	54d1      	strb	r1, [r2, r3]
		debounceButtonBuffer1[i] = debounceButtonBuffer2[i];
 8000544:	79fa      	ldrb	r2, [r7, #7]
 8000546:	79fb      	ldrb	r3, [r7, #7]
 8000548:	4947      	ldr	r1, [pc, #284]	; (8000668 <button_reading+0x13c>)
 800054a:	5c89      	ldrb	r1, [r1, r2]
 800054c:	4a44      	ldr	r2, [pc, #272]	; (8000660 <button_reading+0x134>)
 800054e:	54d1      	strb	r1, [r2, r3]
		switch (i)
 8000550:	79fb      	ldrb	r3, [r7, #7]
 8000552:	2b02      	cmp	r3, #2
 8000554:	d01a      	beq.n	800058c <button_reading+0x60>
 8000556:	2b02      	cmp	r3, #2
 8000558:	dc22      	bgt.n	80005a0 <button_reading+0x74>
 800055a:	2b00      	cmp	r3, #0
 800055c:	d002      	beq.n	8000564 <button_reading+0x38>
 800055e:	2b01      	cmp	r3, #1
 8000560:	d00a      	beq.n	8000578 <button_reading+0x4c>
 8000562:	e01d      	b.n	80005a0 <button_reading+0x74>
		{
			case 0:
				debounceButtonBuffer2[i] = HAL_GPIO_ReadPin(button_1_GPIO_Port, button_1_Pin);
 8000564:	79fc      	ldrb	r4, [r7, #7]
 8000566:	2102      	movs	r1, #2
 8000568:	4840      	ldr	r0, [pc, #256]	; (800066c <button_reading+0x140>)
 800056a:	f001 f8cd 	bl	8001708 <HAL_GPIO_ReadPin>
 800056e:	4603      	mov	r3, r0
 8000570:	461a      	mov	r2, r3
 8000572:	4b3d      	ldr	r3, [pc, #244]	; (8000668 <button_reading+0x13c>)
 8000574:	551a      	strb	r2, [r3, r4]
				break;
 8000576:	e018      	b.n	80005aa <button_reading+0x7e>
			case 1:
				debounceButtonBuffer2[i] = HAL_GPIO_ReadPin(button_2_GPIO_Port, button_2_Pin);
 8000578:	79fc      	ldrb	r4, [r7, #7]
 800057a:	2120      	movs	r1, #32
 800057c:	483b      	ldr	r0, [pc, #236]	; (800066c <button_reading+0x140>)
 800057e:	f001 f8c3 	bl	8001708 <HAL_GPIO_ReadPin>
 8000582:	4603      	mov	r3, r0
 8000584:	461a      	mov	r2, r3
 8000586:	4b38      	ldr	r3, [pc, #224]	; (8000668 <button_reading+0x13c>)
 8000588:	551a      	strb	r2, [r3, r4]
				break;
 800058a:	e00e      	b.n	80005aa <button_reading+0x7e>
			case 2:
				debounceButtonBuffer2[i] = HAL_GPIO_ReadPin(button_3_GPIO_Port, button_3_Pin);
 800058c:	79fc      	ldrb	r4, [r7, #7]
 800058e:	2101      	movs	r1, #1
 8000590:	4837      	ldr	r0, [pc, #220]	; (8000670 <button_reading+0x144>)
 8000592:	f001 f8b9 	bl	8001708 <HAL_GPIO_ReadPin>
 8000596:	4603      	mov	r3, r0
 8000598:	461a      	mov	r2, r3
 800059a:	4b33      	ldr	r3, [pc, #204]	; (8000668 <button_reading+0x13c>)
 800059c:	551a      	strb	r2, [r3, r4]
				break;
 800059e:	e004      	b.n	80005aa <button_reading+0x7e>
			default:
				debounceButtonBuffer2[i] = BUTTON_IS_RELEASED;
 80005a0:	79fb      	ldrb	r3, [r7, #7]
 80005a2:	4a31      	ldr	r2, [pc, #196]	; (8000668 <button_reading+0x13c>)
 80005a4:	2101      	movs	r1, #1
 80005a6:	54d1      	strb	r1, [r2, r3]
				break;
 80005a8:	bf00      	nop
		}
		if((debounceButtonBuffer0[i] == debounceButtonBuffer1[i]) && (debounceButtonBuffer1[i] == debounceButtonBuffer2[i]))
 80005aa:	79fb      	ldrb	r3, [r7, #7]
 80005ac:	4a2d      	ldr	r2, [pc, #180]	; (8000664 <button_reading+0x138>)
 80005ae:	5cd2      	ldrb	r2, [r2, r3]
 80005b0:	79fb      	ldrb	r3, [r7, #7]
 80005b2:	492b      	ldr	r1, [pc, #172]	; (8000660 <button_reading+0x134>)
 80005b4:	5ccb      	ldrb	r3, [r1, r3]
 80005b6:	429a      	cmp	r2, r3
 80005b8:	d145      	bne.n	8000646 <button_reading+0x11a>
 80005ba:	79fb      	ldrb	r3, [r7, #7]
 80005bc:	4a28      	ldr	r2, [pc, #160]	; (8000660 <button_reading+0x134>)
 80005be:	5cd2      	ldrb	r2, [r2, r3]
 80005c0:	79fb      	ldrb	r3, [r7, #7]
 80005c2:	4929      	ldr	r1, [pc, #164]	; (8000668 <button_reading+0x13c>)
 80005c4:	5ccb      	ldrb	r3, [r1, r3]
 80005c6:	429a      	cmp	r2, r3
 80005c8:	d13d      	bne.n	8000646 <button_reading+0x11a>
		{
			if(buttonBuffer[i] != debounceButtonBuffer2[i])//button is pressed only
 80005ca:	79fb      	ldrb	r3, [r7, #7]
 80005cc:	4a29      	ldr	r2, [pc, #164]	; (8000674 <button_reading+0x148>)
 80005ce:	5cd2      	ldrb	r2, [r2, r3]
 80005d0:	79fb      	ldrb	r3, [r7, #7]
 80005d2:	4925      	ldr	r1, [pc, #148]	; (8000668 <button_reading+0x13c>)
 80005d4:	5ccb      	ldrb	r3, [r1, r3]
 80005d6:	429a      	cmp	r2, r3
 80005d8:	d015      	beq.n	8000606 <button_reading+0xda>
			{
				buttonBuffer[i] = debounceButtonBuffer2[i];
 80005da:	79fa      	ldrb	r2, [r7, #7]
 80005dc:	79fb      	ldrb	r3, [r7, #7]
 80005de:	4922      	ldr	r1, [pc, #136]	; (8000668 <button_reading+0x13c>)
 80005e0:	5c89      	ldrb	r1, [r1, r2]
 80005e2:	4a24      	ldr	r2, [pc, #144]	; (8000674 <button_reading+0x148>)
 80005e4:	54d1      	strb	r1, [r2, r3]
				if(buttonBuffer[i] == BUTTON_IS_PRESSED)
 80005e6:	79fb      	ldrb	r3, [r7, #7]
 80005e8:	4a22      	ldr	r2, [pc, #136]	; (8000674 <button_reading+0x148>)
 80005ea:	5cd3      	ldrb	r3, [r2, r3]
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d12a      	bne.n	8000646 <button_reading+0x11a>
				{
					counterForButtonPress1s[i] = DURATION_FOR_PRESSING;
 80005f0:	79fb      	ldrb	r3, [r7, #7]
 80005f2:	4a21      	ldr	r2, [pc, #132]	; (8000678 <button_reading+0x14c>)
 80005f4:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80005f8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					subkeyProcess(i);
 80005fc:	79fb      	ldrb	r3, [r7, #7]
 80005fe:	4618      	mov	r0, r3
 8000600:	f7ff ff82 	bl	8000508 <subkeyProcess>
 8000604:	e01f      	b.n	8000646 <button_reading+0x11a>
				}
			}
			else// button is hold
			{
				if(i!=0)
 8000606:	79fb      	ldrb	r3, [r7, #7]
 8000608:	2b00      	cmp	r3, #0
 800060a:	d01c      	beq.n	8000646 <button_reading+0x11a>
				{
					counterForButtonPress1s[i]--;
 800060c:	79fb      	ldrb	r3, [r7, #7]
 800060e:	4a1a      	ldr	r2, [pc, #104]	; (8000678 <button_reading+0x14c>)
 8000610:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000614:	3a01      	subs	r2, #1
 8000616:	b291      	uxth	r1, r2
 8000618:	4a17      	ldr	r2, [pc, #92]	; (8000678 <button_reading+0x14c>)
 800061a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					if(counterForButtonPress1s[i] == 0)
 800061e:	79fb      	ldrb	r3, [r7, #7]
 8000620:	4a15      	ldr	r2, [pc, #84]	; (8000678 <button_reading+0x14c>)
 8000622:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000626:	2b00      	cmp	r3, #0
 8000628:	d10d      	bne.n	8000646 <button_reading+0x11a>
					{
						if(buttonBuffer[i] == BUTTON_IS_PRESSED)
 800062a:	79fb      	ldrb	r3, [r7, #7]
 800062c:	4a11      	ldr	r2, [pc, #68]	; (8000674 <button_reading+0x148>)
 800062e:	5cd3      	ldrb	r3, [r2, r3]
 8000630:	2b00      	cmp	r3, #0
 8000632:	d108      	bne.n	8000646 <button_reading+0x11a>
						{
							counterForButtonPress1s[i] = DURATION_FOR_HOLDING;
 8000634:	79fb      	ldrb	r3, [r7, #7]
 8000636:	4a10      	ldr	r2, [pc, #64]	; (8000678 <button_reading+0x14c>)
 8000638:	2164      	movs	r1, #100	; 0x64
 800063a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
							subkeyProcess(i);
 800063e:	79fb      	ldrb	r3, [r7, #7]
 8000640:	4618      	mov	r0, r3
 8000642:	f7ff ff61 	bl	8000508 <subkeyProcess>
	for(unsigned char i = 0; i < NO_OF_BUTTONS; i++)
 8000646:	79fb      	ldrb	r3, [r7, #7]
 8000648:	3301      	adds	r3, #1
 800064a:	71fb      	strb	r3, [r7, #7]
 800064c:	79fb      	ldrb	r3, [r7, #7]
 800064e:	2b02      	cmp	r3, #2
 8000650:	f67f af72 	bls.w	8000538 <button_reading+0xc>
					}
				}
			}
		}
	}
}
 8000654:	bf00      	nop
 8000656:	bf00      	nop
 8000658:	370c      	adds	r7, #12
 800065a:	46bd      	mov	sp, r7
 800065c:	bd90      	pop	{r4, r7, pc}
 800065e:	bf00      	nop
 8000660:	200000bc 	.word	0x200000bc
 8000664:	200000b8 	.word	0x200000b8
 8000668:	200000c0 	.word	0x200000c0
 800066c:	40010800 	.word	0x40010800
 8000670:	40010c00 	.word	0x40010c00
 8000674:	200000b4 	.word	0x200000b4
 8000678:	200000c4 	.word	0x200000c4

0800067c <output_checking>:
static void MX_TIM2_Init(void);
static void MX_GPIO_Init(void);
static void MX_USART2_UART_Init(void);
/* USER CODE BEGIN PFP */
void output_checking()
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b08a      	sub	sp, #40	; 0x28
 8000680:	af00      	add	r7, sp, #0
	char str[30];
	int temp = getTimer1();
 8000682:	f7ff fd9b 	bl	80001bc <getTimer1>
 8000686:	6278      	str	r0, [r7, #36]	; 0x24
	HAL_UART_Transmit(&huart2, str, sprintf(str, "%d\r",temp), 1000);
 8000688:	1d3b      	adds	r3, r7, #4
 800068a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800068c:	4907      	ldr	r1, [pc, #28]	; (80006ac <output_checking+0x30>)
 800068e:	4618      	mov	r0, r3
 8000690:	f002 fd8a 	bl	80031a8 <siprintf>
 8000694:	4603      	mov	r3, r0
 8000696:	b29a      	uxth	r2, r3
 8000698:	1d39      	adds	r1, r7, #4
 800069a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800069e:	4804      	ldr	r0, [pc, #16]	; (80006b0 <output_checking+0x34>)
 80006a0:	f002 f8c5 	bl	800282e <HAL_UART_Transmit>
}
 80006a4:	bf00      	nop
 80006a6:	3728      	adds	r7, #40	; 0x28
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bd80      	pop	{r7, pc}
 80006ac:	08003a34 	.word	0x08003a34
 80006b0:	20000130 	.word	0x20000130

080006b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006b8:	f000 fc8c 	bl	8000fd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006bc:	f000 f84a 	bl	8000754 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  MX_GPIO_Init ();
 80006c0:	f000 f8fa 	bl	80008b8 <MX_GPIO_Init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_TIM2_Init();
 80006c4:	f000 f882 	bl	80007cc <MX_TIM2_Init>
  MX_GPIO_Init();
 80006c8:	f000 f8f6 	bl	80008b8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80006cc:	f000 f8ca 	bl	8000864 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT (& htim2 ) ;
 80006d0:	4819      	ldr	r0, [pc, #100]	; (8000738 <main+0x84>)
 80006d2:	f001 fccb 	bl	800206c <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  //initial state ===================================================================
  Reset();
 80006d6:	f7ff fe19 	bl	800030c <Reset>
  SCH_Init();
 80006da:	f000 f96b 	bl	80009b4 <SCH_Init>
  setTimer2(10);
 80006de:	200a      	movs	r0, #10
 80006e0:	f7ff fd50 	bl	8000184 <setTimer2>
  status1 = 0;
 80006e4:	4b15      	ldr	r3, [pc, #84]	; (800073c <main+0x88>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	601a      	str	r2, [r3, #0]
  set_green_time(7000);
 80006ea:	f641 3058 	movw	r0, #7000	; 0x1b58
 80006ee:	f7ff fed3 	bl	8000498 <set_green_time>
  set_yellow_time(3000);
 80006f2:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80006f6:	f7ff fedd 	bl	80004b4 <set_yellow_time>
  //adding  tasks======================================================================
  SCH_Add_Task(button_reading, 0, 10);
 80006fa:	220a      	movs	r2, #10
 80006fc:	2100      	movs	r1, #0
 80006fe:	4810      	ldr	r0, [pc, #64]	; (8000740 <main+0x8c>)
 8000700:	f000 f964 	bl	80009cc <SCH_Add_Task>
  SCH_Add_Task(timerRun, 0, 10);
 8000704:	220a      	movs	r2, #10
 8000706:	2100      	movs	r1, #0
 8000708:	480e      	ldr	r0, [pc, #56]	; (8000744 <main+0x90>)
 800070a:	f000 f95f 	bl	80009cc <SCH_Add_Task>
  SCH_Add_Task(fsm_automatic_run, 0, 10);
 800070e:	220a      	movs	r2, #10
 8000710:	2100      	movs	r1, #0
 8000712:	480d      	ldr	r0, [pc, #52]	; (8000748 <main+0x94>)
 8000714:	f000 f95a 	bl	80009cc <SCH_Add_Task>
  SCH_Add_Task(output_checking, 0, 1000);
 8000718:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800071c:	2100      	movs	r1, #0
 800071e:	480b      	ldr	r0, [pc, #44]	; (800074c <main+0x98>)
 8000720:	f000 f954 	bl	80009cc <SCH_Add_Task>
  while (1)
  {
	  SCH_Dispatch_Tasks();
 8000724:	f000 fa26 	bl	8000b74 <SCH_Dispatch_Tasks>
	  if(button_flag[0] == 1)
 8000728:	4b09      	ldr	r3, [pc, #36]	; (8000750 <main+0x9c>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	2b01      	cmp	r3, #1
 800072e:	d1f9      	bne.n	8000724 <main+0x70>
	  {
		  button_flag[0] = 0;
 8000730:	4b07      	ldr	r3, [pc, #28]	; (8000750 <main+0x9c>)
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
	  SCH_Dispatch_Tasks();
 8000736:	e7f5      	b.n	8000724 <main+0x70>
 8000738:	200000e8 	.word	0x200000e8
 800073c:	2000009c 	.word	0x2000009c
 8000740:	0800052d 	.word	0x0800052d
 8000744:	080001d9 	.word	0x080001d9
 8000748:	08000349 	.word	0x08000349
 800074c:	0800067d 	.word	0x0800067d
 8000750:	200000dc 	.word	0x200000dc

08000754 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b090      	sub	sp, #64	; 0x40
 8000758:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800075a:	f107 0318 	add.w	r3, r7, #24
 800075e:	2228      	movs	r2, #40	; 0x28
 8000760:	2100      	movs	r1, #0
 8000762:	4618      	mov	r0, r3
 8000764:	f002 fd18 	bl	8003198 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000768:	1d3b      	adds	r3, r7, #4
 800076a:	2200      	movs	r2, #0
 800076c:	601a      	str	r2, [r3, #0]
 800076e:	605a      	str	r2, [r3, #4]
 8000770:	609a      	str	r2, [r3, #8]
 8000772:	60da      	str	r2, [r3, #12]
 8000774:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000776:	2302      	movs	r3, #2
 8000778:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800077a:	2301      	movs	r3, #1
 800077c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800077e:	2310      	movs	r3, #16
 8000780:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000782:	2300      	movs	r3, #0
 8000784:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000786:	f107 0318 	add.w	r3, r7, #24
 800078a:	4618      	mov	r0, r3
 800078c:	f001 f804 	bl	8001798 <HAL_RCC_OscConfig>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000796:	f000 f907 	bl	80009a8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800079a:	230f      	movs	r3, #15
 800079c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800079e:	2300      	movs	r3, #0
 80007a0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007a2:	2300      	movs	r3, #0
 80007a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007a6:	2300      	movs	r3, #0
 80007a8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007aa:	2300      	movs	r3, #0
 80007ac:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007ae:	1d3b      	adds	r3, r7, #4
 80007b0:	2100      	movs	r1, #0
 80007b2:	4618      	mov	r0, r3
 80007b4:	f001 fa70 	bl	8001c98 <HAL_RCC_ClockConfig>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d001      	beq.n	80007c2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80007be:	f000 f8f3 	bl	80009a8 <Error_Handler>
  }
}
 80007c2:	bf00      	nop
 80007c4:	3740      	adds	r7, #64	; 0x40
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
	...

080007cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b086      	sub	sp, #24
 80007d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007d2:	f107 0308 	add.w	r3, r7, #8
 80007d6:	2200      	movs	r2, #0
 80007d8:	601a      	str	r2, [r3, #0]
 80007da:	605a      	str	r2, [r3, #4]
 80007dc:	609a      	str	r2, [r3, #8]
 80007de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007e0:	463b      	mov	r3, r7
 80007e2:	2200      	movs	r2, #0
 80007e4:	601a      	str	r2, [r3, #0]
 80007e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80007e8:	4b1d      	ldr	r3, [pc, #116]	; (8000860 <MX_TIM2_Init+0x94>)
 80007ea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80007ee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80007f0:	4b1b      	ldr	r3, [pc, #108]	; (8000860 <MX_TIM2_Init+0x94>)
 80007f2:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80007f6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007f8:	4b19      	ldr	r3, [pc, #100]	; (8000860 <MX_TIM2_Init+0x94>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80007fe:	4b18      	ldr	r3, [pc, #96]	; (8000860 <MX_TIM2_Init+0x94>)
 8000800:	2209      	movs	r2, #9
 8000802:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000804:	4b16      	ldr	r3, [pc, #88]	; (8000860 <MX_TIM2_Init+0x94>)
 8000806:	2200      	movs	r2, #0
 8000808:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800080a:	4b15      	ldr	r3, [pc, #84]	; (8000860 <MX_TIM2_Init+0x94>)
 800080c:	2200      	movs	r2, #0
 800080e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000810:	4813      	ldr	r0, [pc, #76]	; (8000860 <MX_TIM2_Init+0x94>)
 8000812:	f001 fbdb 	bl	8001fcc <HAL_TIM_Base_Init>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800081c:	f000 f8c4 	bl	80009a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000820:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000824:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000826:	f107 0308 	add.w	r3, r7, #8
 800082a:	4619      	mov	r1, r3
 800082c:	480c      	ldr	r0, [pc, #48]	; (8000860 <MX_TIM2_Init+0x94>)
 800082e:	f001 fd71 	bl	8002314 <HAL_TIM_ConfigClockSource>
 8000832:	4603      	mov	r3, r0
 8000834:	2b00      	cmp	r3, #0
 8000836:	d001      	beq.n	800083c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000838:	f000 f8b6 	bl	80009a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800083c:	2300      	movs	r3, #0
 800083e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000840:	2300      	movs	r3, #0
 8000842:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000844:	463b      	mov	r3, r7
 8000846:	4619      	mov	r1, r3
 8000848:	4805      	ldr	r0, [pc, #20]	; (8000860 <MX_TIM2_Init+0x94>)
 800084a:	f001 ff39 	bl	80026c0 <HAL_TIMEx_MasterConfigSynchronization>
 800084e:	4603      	mov	r3, r0
 8000850:	2b00      	cmp	r3, #0
 8000852:	d001      	beq.n	8000858 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000854:	f000 f8a8 	bl	80009a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000858:	bf00      	nop
 800085a:	3718      	adds	r7, #24
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}
 8000860:	200000e8 	.word	0x200000e8

08000864 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000868:	4b11      	ldr	r3, [pc, #68]	; (80008b0 <MX_USART2_UART_Init+0x4c>)
 800086a:	4a12      	ldr	r2, [pc, #72]	; (80008b4 <MX_USART2_UART_Init+0x50>)
 800086c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800086e:	4b10      	ldr	r3, [pc, #64]	; (80008b0 <MX_USART2_UART_Init+0x4c>)
 8000870:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000874:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000876:	4b0e      	ldr	r3, [pc, #56]	; (80008b0 <MX_USART2_UART_Init+0x4c>)
 8000878:	2200      	movs	r2, #0
 800087a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800087c:	4b0c      	ldr	r3, [pc, #48]	; (80008b0 <MX_USART2_UART_Init+0x4c>)
 800087e:	2200      	movs	r2, #0
 8000880:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000882:	4b0b      	ldr	r3, [pc, #44]	; (80008b0 <MX_USART2_UART_Init+0x4c>)
 8000884:	2200      	movs	r2, #0
 8000886:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000888:	4b09      	ldr	r3, [pc, #36]	; (80008b0 <MX_USART2_UART_Init+0x4c>)
 800088a:	220c      	movs	r2, #12
 800088c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800088e:	4b08      	ldr	r3, [pc, #32]	; (80008b0 <MX_USART2_UART_Init+0x4c>)
 8000890:	2200      	movs	r2, #0
 8000892:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000894:	4b06      	ldr	r3, [pc, #24]	; (80008b0 <MX_USART2_UART_Init+0x4c>)
 8000896:	2200      	movs	r2, #0
 8000898:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800089a:	4805      	ldr	r0, [pc, #20]	; (80008b0 <MX_USART2_UART_Init+0x4c>)
 800089c:	f001 ff7a 	bl	8002794 <HAL_UART_Init>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d001      	beq.n	80008aa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80008a6:	f000 f87f 	bl	80009a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008aa:	bf00      	nop
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	20000130 	.word	0x20000130
 80008b4:	40004400 	.word	0x40004400

080008b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b086      	sub	sp, #24
 80008bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008be:	f107 0308 	add.w	r3, r7, #8
 80008c2:	2200      	movs	r2, #0
 80008c4:	601a      	str	r2, [r3, #0]
 80008c6:	605a      	str	r2, [r3, #4]
 80008c8:	609a      	str	r2, [r3, #8]
 80008ca:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008cc:	4b2e      	ldr	r3, [pc, #184]	; (8000988 <MX_GPIO_Init+0xd0>)
 80008ce:	699b      	ldr	r3, [r3, #24]
 80008d0:	4a2d      	ldr	r2, [pc, #180]	; (8000988 <MX_GPIO_Init+0xd0>)
 80008d2:	f043 0304 	orr.w	r3, r3, #4
 80008d6:	6193      	str	r3, [r2, #24]
 80008d8:	4b2b      	ldr	r3, [pc, #172]	; (8000988 <MX_GPIO_Init+0xd0>)
 80008da:	699b      	ldr	r3, [r3, #24]
 80008dc:	f003 0304 	and.w	r3, r3, #4
 80008e0:	607b      	str	r3, [r7, #4]
 80008e2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008e4:	4b28      	ldr	r3, [pc, #160]	; (8000988 <MX_GPIO_Init+0xd0>)
 80008e6:	699b      	ldr	r3, [r3, #24]
 80008e8:	4a27      	ldr	r2, [pc, #156]	; (8000988 <MX_GPIO_Init+0xd0>)
 80008ea:	f043 0308 	orr.w	r3, r3, #8
 80008ee:	6193      	str	r3, [r2, #24]
 80008f0:	4b25      	ldr	r3, [pc, #148]	; (8000988 <MX_GPIO_Init+0xd0>)
 80008f2:	699b      	ldr	r3, [r3, #24]
 80008f4:	f003 0308 	and.w	r3, r3, #8
 80008f8:	603b      	str	r3, [r7, #0]
 80008fa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Led_p_1_Pin|Led_4_Pin|Led_3_Pin|Led_2_Pin, GPIO_PIN_RESET);
 80008fc:	2200      	movs	r2, #0
 80008fe:	f44f 6187 	mov.w	r1, #1080	; 0x438
 8000902:	4822      	ldr	r0, [pc, #136]	; (800098c <MX_GPIO_Init+0xd4>)
 8000904:	f000 ff17 	bl	8001736 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Led_p_2_Pin|Led_1_Pin, GPIO_PIN_RESET);
 8000908:	2200      	movs	r2, #0
 800090a:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 800090e:	4820      	ldr	r0, [pc, #128]	; (8000990 <MX_GPIO_Init+0xd8>)
 8000910:	f000 ff11 	bl	8001736 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : button_1_Pin button_2_Pin */
  GPIO_InitStruct.Pin = button_1_Pin|button_2_Pin;
 8000914:	2322      	movs	r3, #34	; 0x22
 8000916:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000918:	2300      	movs	r3, #0
 800091a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800091c:	2301      	movs	r3, #1
 800091e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000920:	f107 0308 	add.w	r3, r7, #8
 8000924:	4619      	mov	r1, r3
 8000926:	481a      	ldr	r0, [pc, #104]	; (8000990 <MX_GPIO_Init+0xd8>)
 8000928:	f000 fd74 	bl	8001414 <HAL_GPIO_Init>

  /*Configure GPIO pins : button_3_Pin button_p_Pin */
  GPIO_InitStruct.Pin = button_3_Pin|button_p_Pin;
 800092c:	2303      	movs	r3, #3
 800092e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000930:	2300      	movs	r3, #0
 8000932:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000934:	2301      	movs	r3, #1
 8000936:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000938:	f107 0308 	add.w	r3, r7, #8
 800093c:	4619      	mov	r1, r3
 800093e:	4813      	ldr	r0, [pc, #76]	; (800098c <MX_GPIO_Init+0xd4>)
 8000940:	f000 fd68 	bl	8001414 <HAL_GPIO_Init>

  /*Configure GPIO pins : Led_p_1_Pin Led_4_Pin Led_3_Pin Led_2_Pin */
  GPIO_InitStruct.Pin = Led_p_1_Pin|Led_4_Pin|Led_3_Pin|Led_2_Pin;
 8000944:	f44f 6387 	mov.w	r3, #1080	; 0x438
 8000948:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800094a:	2301      	movs	r3, #1
 800094c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094e:	2300      	movs	r3, #0
 8000950:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000952:	2302      	movs	r3, #2
 8000954:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000956:	f107 0308 	add.w	r3, r7, #8
 800095a:	4619      	mov	r1, r3
 800095c:	480b      	ldr	r0, [pc, #44]	; (800098c <MX_GPIO_Init+0xd4>)
 800095e:	f000 fd59 	bl	8001414 <HAL_GPIO_Init>

  /*Configure GPIO pins : Led_p_2_Pin Led_1_Pin */
  GPIO_InitStruct.Pin = Led_p_2_Pin|Led_1_Pin;
 8000962:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8000966:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000968:	2301      	movs	r3, #1
 800096a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096c:	2300      	movs	r3, #0
 800096e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000970:	2302      	movs	r3, #2
 8000972:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000974:	f107 0308 	add.w	r3, r7, #8
 8000978:	4619      	mov	r1, r3
 800097a:	4805      	ldr	r0, [pc, #20]	; (8000990 <MX_GPIO_Init+0xd8>)
 800097c:	f000 fd4a 	bl	8001414 <HAL_GPIO_Init>

}
 8000980:	bf00      	nop
 8000982:	3718      	adds	r7, #24
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}
 8000988:	40021000 	.word	0x40021000
 800098c:	40010c00 	.word	0x40010c00
 8000990:	40010800 	.word	0x40010800

08000994 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim )
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b082      	sub	sp, #8
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
	SCH_Update();
 800099c:	f000 f876 	bl	8000a8c <SCH_Update>
}
 80009a0:	bf00      	nop
 80009a2:	3708      	adds	r7, #8
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}

080009a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009a8:	b480      	push	{r7}
 80009aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009ac:	b672      	cpsid	i
}
 80009ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009b0:	e7fe      	b.n	80009b0 <Error_Handler+0x8>
	...

080009b4 <SCH_Init>:
#include "main.h"
sTasks SCH_tasks_G[SCH_MAX_TASKS];
uint8_t current_index_task = 0;
int current_task = 0;
void SCH_Init(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0
		current_index_task = 0;
 80009b8:	4b03      	ldr	r3, [pc, #12]	; (80009c8 <SCH_Init+0x14>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	701a      	strb	r2, [r3, #0]
}
 80009be:	bf00      	nop
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bc80      	pop	{r7}
 80009c4:	4770      	bx	lr
 80009c6:	bf00      	nop
 80009c8:	200000ca 	.word	0x200000ca

080009cc <SCH_Add_Task>:

void SCH_Add_Task ( void (*pFunction)() , uint32_t DELAY, uint32_t PERIOD)
{
 80009cc:	b480      	push	{r7}
 80009ce:	b085      	sub	sp, #20
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	60f8      	str	r0, [r7, #12]
 80009d4:	60b9      	str	r1, [r7, #8]
 80009d6:	607a      	str	r2, [r7, #4]
	if(current_index_task < SCH_MAX_TASKS)
 80009d8:	4b29      	ldr	r3, [pc, #164]	; (8000a80 <SCH_Add_Task+0xb4>)
 80009da:	781b      	ldrb	r3, [r3, #0]
 80009dc:	2b27      	cmp	r3, #39	; 0x27
 80009de:	d84a      	bhi.n	8000a76 <SCH_Add_Task+0xaa>
	{

		SCH_tasks_G[current_index_task].pTask = pFunction;
 80009e0:	4b27      	ldr	r3, [pc, #156]	; (8000a80 <SCH_Add_Task+0xb4>)
 80009e2:	781b      	ldrb	r3, [r3, #0]
 80009e4:	4619      	mov	r1, r3
 80009e6:	4a27      	ldr	r2, [pc, #156]	; (8000a84 <SCH_Add_Task+0xb8>)
 80009e8:	460b      	mov	r3, r1
 80009ea:	009b      	lsls	r3, r3, #2
 80009ec:	440b      	add	r3, r1
 80009ee:	009b      	lsls	r3, r3, #2
 80009f0:	4413      	add	r3, r2
 80009f2:	68fa      	ldr	r2, [r7, #12]
 80009f4:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[current_index_task].Delay = DELAY/TIMER_CYCLE;
 80009f6:	4b22      	ldr	r3, [pc, #136]	; (8000a80 <SCH_Add_Task+0xb4>)
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	4618      	mov	r0, r3
 80009fc:	68bb      	ldr	r3, [r7, #8]
 80009fe:	4a22      	ldr	r2, [pc, #136]	; (8000a88 <SCH_Add_Task+0xbc>)
 8000a00:	fba2 2303 	umull	r2, r3, r2, r3
 8000a04:	08da      	lsrs	r2, r3, #3
 8000a06:	491f      	ldr	r1, [pc, #124]	; (8000a84 <SCH_Add_Task+0xb8>)
 8000a08:	4603      	mov	r3, r0
 8000a0a:	009b      	lsls	r3, r3, #2
 8000a0c:	4403      	add	r3, r0
 8000a0e:	009b      	lsls	r3, r3, #2
 8000a10:	440b      	add	r3, r1
 8000a12:	3304      	adds	r3, #4
 8000a14:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[current_index_task].Period = PERIOD/TIMER_CYCLE;
 8000a16:	4b1a      	ldr	r3, [pc, #104]	; (8000a80 <SCH_Add_Task+0xb4>)
 8000a18:	781b      	ldrb	r3, [r3, #0]
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	4a1a      	ldr	r2, [pc, #104]	; (8000a88 <SCH_Add_Task+0xbc>)
 8000a20:	fba2 2303 	umull	r2, r3, r2, r3
 8000a24:	08da      	lsrs	r2, r3, #3
 8000a26:	4917      	ldr	r1, [pc, #92]	; (8000a84 <SCH_Add_Task+0xb8>)
 8000a28:	4603      	mov	r3, r0
 8000a2a:	009b      	lsls	r3, r3, #2
 8000a2c:	4403      	add	r3, r0
 8000a2e:	009b      	lsls	r3, r3, #2
 8000a30:	440b      	add	r3, r1
 8000a32:	3308      	adds	r3, #8
 8000a34:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[current_index_task].RunMe = 0;
 8000a36:	4b12      	ldr	r3, [pc, #72]	; (8000a80 <SCH_Add_Task+0xb4>)
 8000a38:	781b      	ldrb	r3, [r3, #0]
 8000a3a:	4619      	mov	r1, r3
 8000a3c:	4a11      	ldr	r2, [pc, #68]	; (8000a84 <SCH_Add_Task+0xb8>)
 8000a3e:	460b      	mov	r3, r1
 8000a40:	009b      	lsls	r3, r3, #2
 8000a42:	440b      	add	r3, r1
 8000a44:	009b      	lsls	r3, r3, #2
 8000a46:	4413      	add	r3, r2
 8000a48:	330c      	adds	r3, #12
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	701a      	strb	r2, [r3, #0]
		SCH_tasks_G[current_index_task].TaskID = current_index_task;
 8000a4e:	4b0c      	ldr	r3, [pc, #48]	; (8000a80 <SCH_Add_Task+0xb4>)
 8000a50:	781a      	ldrb	r2, [r3, #0]
 8000a52:	4b0b      	ldr	r3, [pc, #44]	; (8000a80 <SCH_Add_Task+0xb4>)
 8000a54:	781b      	ldrb	r3, [r3, #0]
 8000a56:	4619      	mov	r1, r3
 8000a58:	4610      	mov	r0, r2
 8000a5a:	4a0a      	ldr	r2, [pc, #40]	; (8000a84 <SCH_Add_Task+0xb8>)
 8000a5c:	460b      	mov	r3, r1
 8000a5e:	009b      	lsls	r3, r3, #2
 8000a60:	440b      	add	r3, r1
 8000a62:	009b      	lsls	r3, r3, #2
 8000a64:	4413      	add	r3, r2
 8000a66:	3310      	adds	r3, #16
 8000a68:	6018      	str	r0, [r3, #0]

		current_index_task++;
 8000a6a:	4b05      	ldr	r3, [pc, #20]	; (8000a80 <SCH_Add_Task+0xb4>)
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	3301      	adds	r3, #1
 8000a70:	b2da      	uxtb	r2, r3
 8000a72:	4b03      	ldr	r3, [pc, #12]	; (8000a80 <SCH_Add_Task+0xb4>)
 8000a74:	701a      	strb	r2, [r3, #0]
	}
}
 8000a76:	bf00      	nop
 8000a78:	3714      	adds	r7, #20
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bc80      	pop	{r7}
 8000a7e:	4770      	bx	lr
 8000a80:	200000ca 	.word	0x200000ca
 8000a84:	20000174 	.word	0x20000174
 8000a88:	cccccccd 	.word	0xcccccccd

08000a8c <SCH_Update>:

void SCH_Update(void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	b083      	sub	sp, #12
 8000a90:	af00      	add	r7, sp, #0
	for(int i = 0 ; i < current_index_task; i++)
 8000a92:	2300      	movs	r3, #0
 8000a94:	607b      	str	r3, [r7, #4]
 8000a96:	e05d      	b.n	8000b54 <SCH_Update+0xc8>
	{
		if(SCH_tasks_G[i].Delay > 0)
 8000a98:	4934      	ldr	r1, [pc, #208]	; (8000b6c <SCH_Update+0xe0>)
 8000a9a:	687a      	ldr	r2, [r7, #4]
 8000a9c:	4613      	mov	r3, r2
 8000a9e:	009b      	lsls	r3, r3, #2
 8000aa0:	4413      	add	r3, r2
 8000aa2:	009b      	lsls	r3, r3, #2
 8000aa4:	440b      	add	r3, r1
 8000aa6:	3304      	adds	r3, #4
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d012      	beq.n	8000ad4 <SCH_Update+0x48>
		{
			SCH_tasks_G[i].Delay--;
 8000aae:	492f      	ldr	r1, [pc, #188]	; (8000b6c <SCH_Update+0xe0>)
 8000ab0:	687a      	ldr	r2, [r7, #4]
 8000ab2:	4613      	mov	r3, r2
 8000ab4:	009b      	lsls	r3, r3, #2
 8000ab6:	4413      	add	r3, r2
 8000ab8:	009b      	lsls	r3, r3, #2
 8000aba:	440b      	add	r3, r1
 8000abc:	3304      	adds	r3, #4
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	1e59      	subs	r1, r3, #1
 8000ac2:	482a      	ldr	r0, [pc, #168]	; (8000b6c <SCH_Update+0xe0>)
 8000ac4:	687a      	ldr	r2, [r7, #4]
 8000ac6:	4613      	mov	r3, r2
 8000ac8:	009b      	lsls	r3, r3, #2
 8000aca:	4413      	add	r3, r2
 8000acc:	009b      	lsls	r3, r3, #2
 8000ace:	4403      	add	r3, r0
 8000ad0:	3304      	adds	r3, #4
 8000ad2:	6019      	str	r1, [r3, #0]
		}
		if(SCH_tasks_G[i].Delay == 0)
 8000ad4:	4925      	ldr	r1, [pc, #148]	; (8000b6c <SCH_Update+0xe0>)
 8000ad6:	687a      	ldr	r2, [r7, #4]
 8000ad8:	4613      	mov	r3, r2
 8000ada:	009b      	lsls	r3, r3, #2
 8000adc:	4413      	add	r3, r2
 8000ade:	009b      	lsls	r3, r3, #2
 8000ae0:	440b      	add	r3, r1
 8000ae2:	3304      	adds	r3, #4
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d131      	bne.n	8000b4e <SCH_Update+0xc2>
		{
			SCH_tasks_G[i].RunMe +=1;
 8000aea:	4920      	ldr	r1, [pc, #128]	; (8000b6c <SCH_Update+0xe0>)
 8000aec:	687a      	ldr	r2, [r7, #4]
 8000aee:	4613      	mov	r3, r2
 8000af0:	009b      	lsls	r3, r3, #2
 8000af2:	4413      	add	r3, r2
 8000af4:	009b      	lsls	r3, r3, #2
 8000af6:	440b      	add	r3, r1
 8000af8:	330c      	adds	r3, #12
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	3301      	adds	r3, #1
 8000afe:	b2d8      	uxtb	r0, r3
 8000b00:	491a      	ldr	r1, [pc, #104]	; (8000b6c <SCH_Update+0xe0>)
 8000b02:	687a      	ldr	r2, [r7, #4]
 8000b04:	4613      	mov	r3, r2
 8000b06:	009b      	lsls	r3, r3, #2
 8000b08:	4413      	add	r3, r2
 8000b0a:	009b      	lsls	r3, r3, #2
 8000b0c:	440b      	add	r3, r1
 8000b0e:	330c      	adds	r3, #12
 8000b10:	4602      	mov	r2, r0
 8000b12:	701a      	strb	r2, [r3, #0]
			if(SCH_tasks_G[i].Period)
 8000b14:	4915      	ldr	r1, [pc, #84]	; (8000b6c <SCH_Update+0xe0>)
 8000b16:	687a      	ldr	r2, [r7, #4]
 8000b18:	4613      	mov	r3, r2
 8000b1a:	009b      	lsls	r3, r3, #2
 8000b1c:	4413      	add	r3, r2
 8000b1e:	009b      	lsls	r3, r3, #2
 8000b20:	440b      	add	r3, r1
 8000b22:	3308      	adds	r3, #8
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d011      	beq.n	8000b4e <SCH_Update+0xc2>
					SCH_tasks_G[i].Delay = SCH_tasks_G[i].Period;
 8000b2a:	4910      	ldr	r1, [pc, #64]	; (8000b6c <SCH_Update+0xe0>)
 8000b2c:	687a      	ldr	r2, [r7, #4]
 8000b2e:	4613      	mov	r3, r2
 8000b30:	009b      	lsls	r3, r3, #2
 8000b32:	4413      	add	r3, r2
 8000b34:	009b      	lsls	r3, r3, #2
 8000b36:	440b      	add	r3, r1
 8000b38:	3308      	adds	r3, #8
 8000b3a:	6819      	ldr	r1, [r3, #0]
 8000b3c:	480b      	ldr	r0, [pc, #44]	; (8000b6c <SCH_Update+0xe0>)
 8000b3e:	687a      	ldr	r2, [r7, #4]
 8000b40:	4613      	mov	r3, r2
 8000b42:	009b      	lsls	r3, r3, #2
 8000b44:	4413      	add	r3, r2
 8000b46:	009b      	lsls	r3, r3, #2
 8000b48:	4403      	add	r3, r0
 8000b4a:	3304      	adds	r3, #4
 8000b4c:	6019      	str	r1, [r3, #0]
	for(int i = 0 ; i < current_index_task; i++)
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	3301      	adds	r3, #1
 8000b52:	607b      	str	r3, [r7, #4]
 8000b54:	4b06      	ldr	r3, [pc, #24]	; (8000b70 <SCH_Update+0xe4>)
 8000b56:	781b      	ldrb	r3, [r3, #0]
 8000b58:	461a      	mov	r2, r3
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	4293      	cmp	r3, r2
 8000b5e:	db9b      	blt.n	8000a98 <SCH_Update+0xc>
		}

	}
}
 8000b60:	bf00      	nop
 8000b62:	bf00      	nop
 8000b64:	370c      	adds	r7, #12
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bc80      	pop	{r7}
 8000b6a:	4770      	bx	lr
 8000b6c:	20000174 	.word	0x20000174
 8000b70:	200000ca 	.word	0x200000ca

08000b74 <SCH_Dispatch_Tasks>:
//
//	}
//}

void SCH_Dispatch_Tasks(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	af00      	add	r7, sp, #0
	if(current_task == current_index_task) current_task = 0;
 8000b78:	4b32      	ldr	r3, [pc, #200]	; (8000c44 <SCH_Dispatch_Tasks+0xd0>)
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	461a      	mov	r2, r3
 8000b7e:	4b32      	ldr	r3, [pc, #200]	; (8000c48 <SCH_Dispatch_Tasks+0xd4>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	429a      	cmp	r2, r3
 8000b84:	d102      	bne.n	8000b8c <SCH_Dispatch_Tasks+0x18>
 8000b86:	4b30      	ldr	r3, [pc, #192]	; (8000c48 <SCH_Dispatch_Tasks+0xd4>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	601a      	str	r2, [r3, #0]
	if(SCH_tasks_G[current_task].RunMe > 0)
 8000b8c:	4b2e      	ldr	r3, [pc, #184]	; (8000c48 <SCH_Dispatch_Tasks+0xd4>)
 8000b8e:	681a      	ldr	r2, [r3, #0]
 8000b90:	492e      	ldr	r1, [pc, #184]	; (8000c4c <SCH_Dispatch_Tasks+0xd8>)
 8000b92:	4613      	mov	r3, r2
 8000b94:	009b      	lsls	r3, r3, #2
 8000b96:	4413      	add	r3, r2
 8000b98:	009b      	lsls	r3, r3, #2
 8000b9a:	440b      	add	r3, r1
 8000b9c:	330c      	adds	r3, #12
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d048      	beq.n	8000c36 <SCH_Dispatch_Tasks+0xc2>
	{
			SCH_tasks_G[current_task].RunMe--;
 8000ba4:	4b28      	ldr	r3, [pc, #160]	; (8000c48 <SCH_Dispatch_Tasks+0xd4>)
 8000ba6:	681a      	ldr	r2, [r3, #0]
 8000ba8:	4928      	ldr	r1, [pc, #160]	; (8000c4c <SCH_Dispatch_Tasks+0xd8>)
 8000baa:	4613      	mov	r3, r2
 8000bac:	009b      	lsls	r3, r3, #2
 8000bae:	4413      	add	r3, r2
 8000bb0:	009b      	lsls	r3, r3, #2
 8000bb2:	440b      	add	r3, r1
 8000bb4:	330c      	adds	r3, #12
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	3b01      	subs	r3, #1
 8000bba:	b2d8      	uxtb	r0, r3
 8000bbc:	4923      	ldr	r1, [pc, #140]	; (8000c4c <SCH_Dispatch_Tasks+0xd8>)
 8000bbe:	4613      	mov	r3, r2
 8000bc0:	009b      	lsls	r3, r3, #2
 8000bc2:	4413      	add	r3, r2
 8000bc4:	009b      	lsls	r3, r3, #2
 8000bc6:	440b      	add	r3, r1
 8000bc8:	330c      	adds	r3, #12
 8000bca:	4602      	mov	r2, r0
 8000bcc:	701a      	strb	r2, [r3, #0]
			(*SCH_tasks_G[current_task].pTask)();
 8000bce:	4b1e      	ldr	r3, [pc, #120]	; (8000c48 <SCH_Dispatch_Tasks+0xd4>)
 8000bd0:	681a      	ldr	r2, [r3, #0]
 8000bd2:	491e      	ldr	r1, [pc, #120]	; (8000c4c <SCH_Dispatch_Tasks+0xd8>)
 8000bd4:	4613      	mov	r3, r2
 8000bd6:	009b      	lsls	r3, r3, #2
 8000bd8:	4413      	add	r3, r2
 8000bda:	009b      	lsls	r3, r3, #2
 8000bdc:	440b      	add	r3, r1
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	4798      	blx	r3
			if(SCH_tasks_G[current_task].Delay == 0 && SCH_tasks_G[current_task].Period == 0 && SCH_tasks_G[current_task].RunMe == 0)
 8000be2:	4b19      	ldr	r3, [pc, #100]	; (8000c48 <SCH_Dispatch_Tasks+0xd4>)
 8000be4:	681a      	ldr	r2, [r3, #0]
 8000be6:	4919      	ldr	r1, [pc, #100]	; (8000c4c <SCH_Dispatch_Tasks+0xd8>)
 8000be8:	4613      	mov	r3, r2
 8000bea:	009b      	lsls	r3, r3, #2
 8000bec:	4413      	add	r3, r2
 8000bee:	009b      	lsls	r3, r3, #2
 8000bf0:	440b      	add	r3, r1
 8000bf2:	3304      	adds	r3, #4
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d11d      	bne.n	8000c36 <SCH_Dispatch_Tasks+0xc2>
 8000bfa:	4b13      	ldr	r3, [pc, #76]	; (8000c48 <SCH_Dispatch_Tasks+0xd4>)
 8000bfc:	681a      	ldr	r2, [r3, #0]
 8000bfe:	4913      	ldr	r1, [pc, #76]	; (8000c4c <SCH_Dispatch_Tasks+0xd8>)
 8000c00:	4613      	mov	r3, r2
 8000c02:	009b      	lsls	r3, r3, #2
 8000c04:	4413      	add	r3, r2
 8000c06:	009b      	lsls	r3, r3, #2
 8000c08:	440b      	add	r3, r1
 8000c0a:	3308      	adds	r3, #8
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d111      	bne.n	8000c36 <SCH_Dispatch_Tasks+0xc2>
 8000c12:	4b0d      	ldr	r3, [pc, #52]	; (8000c48 <SCH_Dispatch_Tasks+0xd4>)
 8000c14:	681a      	ldr	r2, [r3, #0]
 8000c16:	490d      	ldr	r1, [pc, #52]	; (8000c4c <SCH_Dispatch_Tasks+0xd8>)
 8000c18:	4613      	mov	r3, r2
 8000c1a:	009b      	lsls	r3, r3, #2
 8000c1c:	4413      	add	r3, r2
 8000c1e:	009b      	lsls	r3, r3, #2
 8000c20:	440b      	add	r3, r1
 8000c22:	330c      	adds	r3, #12
 8000c24:	781b      	ldrb	r3, [r3, #0]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d105      	bne.n	8000c36 <SCH_Dispatch_Tasks+0xc2>
			{
				SCH_Delete_Task(current_task);
 8000c2a:	4b07      	ldr	r3, [pc, #28]	; (8000c48 <SCH_Dispatch_Tasks+0xd4>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	b2db      	uxtb	r3, r3
 8000c30:	4618      	mov	r0, r3
 8000c32:	f000 f80d 	bl	8000c50 <SCH_Delete_Task>
			}
	}
	current_task++;
 8000c36:	4b04      	ldr	r3, [pc, #16]	; (8000c48 <SCH_Dispatch_Tasks+0xd4>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	3301      	adds	r3, #1
 8000c3c:	4a02      	ldr	r2, [pc, #8]	; (8000c48 <SCH_Dispatch_Tasks+0xd4>)
 8000c3e:	6013      	str	r3, [r2, #0]
}
 8000c40:	bf00      	nop
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	200000ca 	.word	0x200000ca
 8000c48:	200000cc 	.word	0x200000cc
 8000c4c:	20000174 	.word	0x20000174

08000c50 <SCH_Delete_Task>:

void SCH_Delete_Task(const uint8_t TASK_INDEX)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b084      	sub	sp, #16
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	4603      	mov	r3, r0
 8000c58:	71fb      	strb	r3, [r7, #7]
   if(TASK_INDEX >= current_index_task)
 8000c5a:	4b38      	ldr	r3, [pc, #224]	; (8000d3c <SCH_Delete_Task+0xec>)
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	79fa      	ldrb	r2, [r7, #7]
 8000c60:	429a      	cmp	r2, r3
 8000c62:	d305      	bcc.n	8000c70 <SCH_Delete_Task+0x20>
   {
	   HAL_GPIO_TogglePin(GPIOA, Led_1_Pin);
 8000c64:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c68:	4835      	ldr	r0, [pc, #212]	; (8000d40 <SCH_Delete_Task+0xf0>)
 8000c6a:	f000 fd7c 	bl	8001766 <HAL_GPIO_TogglePin>
	   return;
 8000c6e:	e061      	b.n	8000d34 <SCH_Delete_Task+0xe4>
   }
   else
   {
	   HAL_GPIO_WritePin(GPIOA, Led_2_Pin, SET);
 8000c70:	2201      	movs	r2, #1
 8000c72:	2120      	movs	r1, #32
 8000c74:	4832      	ldr	r0, [pc, #200]	; (8000d40 <SCH_Delete_Task+0xf0>)
 8000c76:	f000 fd5e 	bl	8001736 <HAL_GPIO_WritePin>
	   for( int i = TASK_INDEX; i < current_index_task - 1; i++)
 8000c7a:	79fb      	ldrb	r3, [r7, #7]
 8000c7c:	60fb      	str	r3, [r7, #12]
 8000c7e:	e04d      	b.n	8000d1c <SCH_Delete_Task+0xcc>
	   {
			SCH_tasks_G[i].pTask = SCH_tasks_G[i + 1].pTask;
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	1c5a      	adds	r2, r3, #1
 8000c84:	492f      	ldr	r1, [pc, #188]	; (8000d44 <SCH_Delete_Task+0xf4>)
 8000c86:	4613      	mov	r3, r2
 8000c88:	009b      	lsls	r3, r3, #2
 8000c8a:	4413      	add	r3, r2
 8000c8c:	009b      	lsls	r3, r3, #2
 8000c8e:	440b      	add	r3, r1
 8000c90:	6819      	ldr	r1, [r3, #0]
 8000c92:	482c      	ldr	r0, [pc, #176]	; (8000d44 <SCH_Delete_Task+0xf4>)
 8000c94:	68fa      	ldr	r2, [r7, #12]
 8000c96:	4613      	mov	r3, r2
 8000c98:	009b      	lsls	r3, r3, #2
 8000c9a:	4413      	add	r3, r2
 8000c9c:	009b      	lsls	r3, r3, #2
 8000c9e:	4403      	add	r3, r0
 8000ca0:	6019      	str	r1, [r3, #0]
			SCH_tasks_G[i].Delay = SCH_tasks_G[i + 1].Delay;
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	1c5a      	adds	r2, r3, #1
 8000ca6:	4927      	ldr	r1, [pc, #156]	; (8000d44 <SCH_Delete_Task+0xf4>)
 8000ca8:	4613      	mov	r3, r2
 8000caa:	009b      	lsls	r3, r3, #2
 8000cac:	4413      	add	r3, r2
 8000cae:	009b      	lsls	r3, r3, #2
 8000cb0:	440b      	add	r3, r1
 8000cb2:	3304      	adds	r3, #4
 8000cb4:	6819      	ldr	r1, [r3, #0]
 8000cb6:	4823      	ldr	r0, [pc, #140]	; (8000d44 <SCH_Delete_Task+0xf4>)
 8000cb8:	68fa      	ldr	r2, [r7, #12]
 8000cba:	4613      	mov	r3, r2
 8000cbc:	009b      	lsls	r3, r3, #2
 8000cbe:	4413      	add	r3, r2
 8000cc0:	009b      	lsls	r3, r3, #2
 8000cc2:	4403      	add	r3, r0
 8000cc4:	3304      	adds	r3, #4
 8000cc6:	6019      	str	r1, [r3, #0]
			SCH_tasks_G[i].Period = SCH_tasks_G[i + 1].Period;
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	1c5a      	adds	r2, r3, #1
 8000ccc:	491d      	ldr	r1, [pc, #116]	; (8000d44 <SCH_Delete_Task+0xf4>)
 8000cce:	4613      	mov	r3, r2
 8000cd0:	009b      	lsls	r3, r3, #2
 8000cd2:	4413      	add	r3, r2
 8000cd4:	009b      	lsls	r3, r3, #2
 8000cd6:	440b      	add	r3, r1
 8000cd8:	3308      	adds	r3, #8
 8000cda:	6819      	ldr	r1, [r3, #0]
 8000cdc:	4819      	ldr	r0, [pc, #100]	; (8000d44 <SCH_Delete_Task+0xf4>)
 8000cde:	68fa      	ldr	r2, [r7, #12]
 8000ce0:	4613      	mov	r3, r2
 8000ce2:	009b      	lsls	r3, r3, #2
 8000ce4:	4413      	add	r3, r2
 8000ce6:	009b      	lsls	r3, r3, #2
 8000ce8:	4403      	add	r3, r0
 8000cea:	3308      	adds	r3, #8
 8000cec:	6019      	str	r1, [r3, #0]
			SCH_tasks_G[i].RunMe = SCH_tasks_G[i + 1].RunMe;
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	1c5a      	adds	r2, r3, #1
 8000cf2:	4914      	ldr	r1, [pc, #80]	; (8000d44 <SCH_Delete_Task+0xf4>)
 8000cf4:	4613      	mov	r3, r2
 8000cf6:	009b      	lsls	r3, r3, #2
 8000cf8:	4413      	add	r3, r2
 8000cfa:	009b      	lsls	r3, r3, #2
 8000cfc:	440b      	add	r3, r1
 8000cfe:	330c      	adds	r3, #12
 8000d00:	7818      	ldrb	r0, [r3, #0]
 8000d02:	4910      	ldr	r1, [pc, #64]	; (8000d44 <SCH_Delete_Task+0xf4>)
 8000d04:	68fa      	ldr	r2, [r7, #12]
 8000d06:	4613      	mov	r3, r2
 8000d08:	009b      	lsls	r3, r3, #2
 8000d0a:	4413      	add	r3, r2
 8000d0c:	009b      	lsls	r3, r3, #2
 8000d0e:	440b      	add	r3, r1
 8000d10:	330c      	adds	r3, #12
 8000d12:	4602      	mov	r2, r0
 8000d14:	701a      	strb	r2, [r3, #0]
	   for( int i = TASK_INDEX; i < current_index_task - 1; i++)
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	3301      	adds	r3, #1
 8000d1a:	60fb      	str	r3, [r7, #12]
 8000d1c:	4b07      	ldr	r3, [pc, #28]	; (8000d3c <SCH_Delete_Task+0xec>)
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	3b01      	subs	r3, #1
 8000d22:	68fa      	ldr	r2, [r7, #12]
 8000d24:	429a      	cmp	r2, r3
 8000d26:	dbab      	blt.n	8000c80 <SCH_Delete_Task+0x30>
	   }

	   current_index_task--;
 8000d28:	4b04      	ldr	r3, [pc, #16]	; (8000d3c <SCH_Delete_Task+0xec>)
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	3b01      	subs	r3, #1
 8000d2e:	b2da      	uxtb	r2, r3
 8000d30:	4b02      	ldr	r3, [pc, #8]	; (8000d3c <SCH_Delete_Task+0xec>)
 8000d32:	701a      	strb	r2, [r3, #0]
   }
}
 8000d34:	3710      	adds	r7, #16
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	200000ca 	.word	0x200000ca
 8000d40:	40010800 	.word	0x40010800
 8000d44:	20000174 	.word	0x20000174

08000d48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	b085      	sub	sp, #20
 8000d4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d4e:	4b15      	ldr	r3, [pc, #84]	; (8000da4 <HAL_MspInit+0x5c>)
 8000d50:	699b      	ldr	r3, [r3, #24]
 8000d52:	4a14      	ldr	r2, [pc, #80]	; (8000da4 <HAL_MspInit+0x5c>)
 8000d54:	f043 0301 	orr.w	r3, r3, #1
 8000d58:	6193      	str	r3, [r2, #24]
 8000d5a:	4b12      	ldr	r3, [pc, #72]	; (8000da4 <HAL_MspInit+0x5c>)
 8000d5c:	699b      	ldr	r3, [r3, #24]
 8000d5e:	f003 0301 	and.w	r3, r3, #1
 8000d62:	60bb      	str	r3, [r7, #8]
 8000d64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d66:	4b0f      	ldr	r3, [pc, #60]	; (8000da4 <HAL_MspInit+0x5c>)
 8000d68:	69db      	ldr	r3, [r3, #28]
 8000d6a:	4a0e      	ldr	r2, [pc, #56]	; (8000da4 <HAL_MspInit+0x5c>)
 8000d6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d70:	61d3      	str	r3, [r2, #28]
 8000d72:	4b0c      	ldr	r3, [pc, #48]	; (8000da4 <HAL_MspInit+0x5c>)
 8000d74:	69db      	ldr	r3, [r3, #28]
 8000d76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d7a:	607b      	str	r3, [r7, #4]
 8000d7c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000d7e:	4b0a      	ldr	r3, [pc, #40]	; (8000da8 <HAL_MspInit+0x60>)
 8000d80:	685b      	ldr	r3, [r3, #4]
 8000d82:	60fb      	str	r3, [r7, #12]
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000d8a:	60fb      	str	r3, [r7, #12]
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000d92:	60fb      	str	r3, [r7, #12]
 8000d94:	4a04      	ldr	r2, [pc, #16]	; (8000da8 <HAL_MspInit+0x60>)
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d9a:	bf00      	nop
 8000d9c:	3714      	adds	r7, #20
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bc80      	pop	{r7}
 8000da2:	4770      	bx	lr
 8000da4:	40021000 	.word	0x40021000
 8000da8:	40010000 	.word	0x40010000

08000dac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b084      	sub	sp, #16
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000dbc:	d113      	bne.n	8000de6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000dbe:	4b0c      	ldr	r3, [pc, #48]	; (8000df0 <HAL_TIM_Base_MspInit+0x44>)
 8000dc0:	69db      	ldr	r3, [r3, #28]
 8000dc2:	4a0b      	ldr	r2, [pc, #44]	; (8000df0 <HAL_TIM_Base_MspInit+0x44>)
 8000dc4:	f043 0301 	orr.w	r3, r3, #1
 8000dc8:	61d3      	str	r3, [r2, #28]
 8000dca:	4b09      	ldr	r3, [pc, #36]	; (8000df0 <HAL_TIM_Base_MspInit+0x44>)
 8000dcc:	69db      	ldr	r3, [r3, #28]
 8000dce:	f003 0301 	and.w	r3, r3, #1
 8000dd2:	60fb      	str	r3, [r7, #12]
 8000dd4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	2100      	movs	r1, #0
 8000dda:	201c      	movs	r0, #28
 8000ddc:	f000 fa33 	bl	8001246 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000de0:	201c      	movs	r0, #28
 8000de2:	f000 fa4c 	bl	800127e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000de6:	bf00      	nop
 8000de8:	3710      	adds	r7, #16
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	40021000 	.word	0x40021000

08000df4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b088      	sub	sp, #32
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dfc:	f107 0310 	add.w	r3, r7, #16
 8000e00:	2200      	movs	r2, #0
 8000e02:	601a      	str	r2, [r3, #0]
 8000e04:	605a      	str	r2, [r3, #4]
 8000e06:	609a      	str	r2, [r3, #8]
 8000e08:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	4a1f      	ldr	r2, [pc, #124]	; (8000e8c <HAL_UART_MspInit+0x98>)
 8000e10:	4293      	cmp	r3, r2
 8000e12:	d137      	bne.n	8000e84 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e14:	4b1e      	ldr	r3, [pc, #120]	; (8000e90 <HAL_UART_MspInit+0x9c>)
 8000e16:	69db      	ldr	r3, [r3, #28]
 8000e18:	4a1d      	ldr	r2, [pc, #116]	; (8000e90 <HAL_UART_MspInit+0x9c>)
 8000e1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e1e:	61d3      	str	r3, [r2, #28]
 8000e20:	4b1b      	ldr	r3, [pc, #108]	; (8000e90 <HAL_UART_MspInit+0x9c>)
 8000e22:	69db      	ldr	r3, [r3, #28]
 8000e24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e28:	60fb      	str	r3, [r7, #12]
 8000e2a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e2c:	4b18      	ldr	r3, [pc, #96]	; (8000e90 <HAL_UART_MspInit+0x9c>)
 8000e2e:	699b      	ldr	r3, [r3, #24]
 8000e30:	4a17      	ldr	r2, [pc, #92]	; (8000e90 <HAL_UART_MspInit+0x9c>)
 8000e32:	f043 0304 	orr.w	r3, r3, #4
 8000e36:	6193      	str	r3, [r2, #24]
 8000e38:	4b15      	ldr	r3, [pc, #84]	; (8000e90 <HAL_UART_MspInit+0x9c>)
 8000e3a:	699b      	ldr	r3, [r3, #24]
 8000e3c:	f003 0304 	and.w	r3, r3, #4
 8000e40:	60bb      	str	r3, [r7, #8]
 8000e42:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000e44:	2304      	movs	r3, #4
 8000e46:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e48:	2302      	movs	r3, #2
 8000e4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e4c:	2303      	movs	r3, #3
 8000e4e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e50:	f107 0310 	add.w	r3, r7, #16
 8000e54:	4619      	mov	r1, r3
 8000e56:	480f      	ldr	r0, [pc, #60]	; (8000e94 <HAL_UART_MspInit+0xa0>)
 8000e58:	f000 fadc 	bl	8001414 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000e5c:	2308      	movs	r3, #8
 8000e5e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e60:	2300      	movs	r3, #0
 8000e62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e64:	2300      	movs	r3, #0
 8000e66:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e68:	f107 0310 	add.w	r3, r7, #16
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	4809      	ldr	r0, [pc, #36]	; (8000e94 <HAL_UART_MspInit+0xa0>)
 8000e70:	f000 fad0 	bl	8001414 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000e74:	2200      	movs	r2, #0
 8000e76:	2100      	movs	r1, #0
 8000e78:	2026      	movs	r0, #38	; 0x26
 8000e7a:	f000 f9e4 	bl	8001246 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000e7e:	2026      	movs	r0, #38	; 0x26
 8000e80:	f000 f9fd 	bl	800127e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000e84:	bf00      	nop
 8000e86:	3720      	adds	r7, #32
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bd80      	pop	{r7, pc}
 8000e8c:	40004400 	.word	0x40004400
 8000e90:	40021000 	.word	0x40021000
 8000e94:	40010800 	.word	0x40010800

08000e98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e9c:	e7fe      	b.n	8000e9c <NMI_Handler+0x4>

08000e9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e9e:	b480      	push	{r7}
 8000ea0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ea2:	e7fe      	b.n	8000ea2 <HardFault_Handler+0x4>

08000ea4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ea8:	e7fe      	b.n	8000ea8 <MemManage_Handler+0x4>

08000eaa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000eaa:	b480      	push	{r7}
 8000eac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000eae:	e7fe      	b.n	8000eae <BusFault_Handler+0x4>

08000eb0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000eb4:	e7fe      	b.n	8000eb4 <UsageFault_Handler+0x4>

08000eb6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000eb6:	b480      	push	{r7}
 8000eb8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000eba:	bf00      	nop
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bc80      	pop	{r7}
 8000ec0:	4770      	bx	lr

08000ec2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ec2:	b480      	push	{r7}
 8000ec4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ec6:	bf00      	nop
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bc80      	pop	{r7}
 8000ecc:	4770      	bx	lr

08000ece <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ece:	b480      	push	{r7}
 8000ed0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ed2:	bf00      	nop
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bc80      	pop	{r7}
 8000ed8:	4770      	bx	lr

08000eda <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000eda:	b580      	push	{r7, lr}
 8000edc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ede:	f000 f8bf 	bl	8001060 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ee2:	bf00      	nop
 8000ee4:	bd80      	pop	{r7, pc}
	...

08000ee8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000eec:	4802      	ldr	r0, [pc, #8]	; (8000ef8 <TIM2_IRQHandler+0x10>)
 8000eee:	f001 f909 	bl	8002104 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000ef2:	bf00      	nop
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	200000e8 	.word	0x200000e8

08000efc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000f00:	4802      	ldr	r0, [pc, #8]	; (8000f0c <USART2_IRQHandler+0x10>)
 8000f02:	f001 fd27 	bl	8002954 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000f06:	bf00      	nop
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	20000130 	.word	0x20000130

08000f10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b086      	sub	sp, #24
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f18:	4a14      	ldr	r2, [pc, #80]	; (8000f6c <_sbrk+0x5c>)
 8000f1a:	4b15      	ldr	r3, [pc, #84]	; (8000f70 <_sbrk+0x60>)
 8000f1c:	1ad3      	subs	r3, r2, r3
 8000f1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f20:	697b      	ldr	r3, [r7, #20]
 8000f22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f24:	4b13      	ldr	r3, [pc, #76]	; (8000f74 <_sbrk+0x64>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d102      	bne.n	8000f32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f2c:	4b11      	ldr	r3, [pc, #68]	; (8000f74 <_sbrk+0x64>)
 8000f2e:	4a12      	ldr	r2, [pc, #72]	; (8000f78 <_sbrk+0x68>)
 8000f30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f32:	4b10      	ldr	r3, [pc, #64]	; (8000f74 <_sbrk+0x64>)
 8000f34:	681a      	ldr	r2, [r3, #0]
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	4413      	add	r3, r2
 8000f3a:	693a      	ldr	r2, [r7, #16]
 8000f3c:	429a      	cmp	r2, r3
 8000f3e:	d207      	bcs.n	8000f50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f40:	f002 f900 	bl	8003144 <__errno>
 8000f44:	4603      	mov	r3, r0
 8000f46:	220c      	movs	r2, #12
 8000f48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f4e:	e009      	b.n	8000f64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f50:	4b08      	ldr	r3, [pc, #32]	; (8000f74 <_sbrk+0x64>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f56:	4b07      	ldr	r3, [pc, #28]	; (8000f74 <_sbrk+0x64>)
 8000f58:	681a      	ldr	r2, [r3, #0]
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	4413      	add	r3, r2
 8000f5e:	4a05      	ldr	r2, [pc, #20]	; (8000f74 <_sbrk+0x64>)
 8000f60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f62:	68fb      	ldr	r3, [r7, #12]
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	3718      	adds	r7, #24
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	20002800 	.word	0x20002800
 8000f70:	00000400 	.word	0x00000400
 8000f74:	200000d0 	.word	0x200000d0
 8000f78:	200004a8 	.word	0x200004a8

08000f7c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f80:	bf00      	nop
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bc80      	pop	{r7}
 8000f86:	4770      	bx	lr

08000f88 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f88:	480c      	ldr	r0, [pc, #48]	; (8000fbc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f8a:	490d      	ldr	r1, [pc, #52]	; (8000fc0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f8c:	4a0d      	ldr	r2, [pc, #52]	; (8000fc4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f90:	e002      	b.n	8000f98 <LoopCopyDataInit>

08000f92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f96:	3304      	adds	r3, #4

08000f98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f9c:	d3f9      	bcc.n	8000f92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f9e:	4a0a      	ldr	r2, [pc, #40]	; (8000fc8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000fa0:	4c0a      	ldr	r4, [pc, #40]	; (8000fcc <LoopFillZerobss+0x22>)
  movs r3, #0
 8000fa2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fa4:	e001      	b.n	8000faa <LoopFillZerobss>

08000fa6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fa6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fa8:	3204      	adds	r2, #4

08000faa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000faa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fac:	d3fb      	bcc.n	8000fa6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000fae:	f7ff ffe5 	bl	8000f7c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000fb2:	f002 f8cd 	bl	8003150 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000fb6:	f7ff fb7d 	bl	80006b4 <main>
  bx lr
 8000fba:	4770      	bx	lr
  ldr r0, =_sdata
 8000fbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fc0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000fc4:	08003a9c 	.word	0x08003a9c
  ldr r2, =_sbss
 8000fc8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000fcc:	200004a8 	.word	0x200004a8

08000fd0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000fd0:	e7fe      	b.n	8000fd0 <ADC1_2_IRQHandler>
	...

08000fd4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fd8:	4b08      	ldr	r3, [pc, #32]	; (8000ffc <HAL_Init+0x28>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4a07      	ldr	r2, [pc, #28]	; (8000ffc <HAL_Init+0x28>)
 8000fde:	f043 0310 	orr.w	r3, r3, #16
 8000fe2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fe4:	2003      	movs	r0, #3
 8000fe6:	f000 f923 	bl	8001230 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fea:	200f      	movs	r0, #15
 8000fec:	f000 f808 	bl	8001000 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ff0:	f7ff feaa 	bl	8000d48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ff4:	2300      	movs	r3, #0
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	40022000 	.word	0x40022000

08001000 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001008:	4b12      	ldr	r3, [pc, #72]	; (8001054 <HAL_InitTick+0x54>)
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	4b12      	ldr	r3, [pc, #72]	; (8001058 <HAL_InitTick+0x58>)
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	4619      	mov	r1, r3
 8001012:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001016:	fbb3 f3f1 	udiv	r3, r3, r1
 800101a:	fbb2 f3f3 	udiv	r3, r2, r3
 800101e:	4618      	mov	r0, r3
 8001020:	f000 f93b 	bl	800129a <HAL_SYSTICK_Config>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d001      	beq.n	800102e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800102a:	2301      	movs	r3, #1
 800102c:	e00e      	b.n	800104c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	2b0f      	cmp	r3, #15
 8001032:	d80a      	bhi.n	800104a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001034:	2200      	movs	r2, #0
 8001036:	6879      	ldr	r1, [r7, #4]
 8001038:	f04f 30ff 	mov.w	r0, #4294967295
 800103c:	f000 f903 	bl	8001246 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001040:	4a06      	ldr	r2, [pc, #24]	; (800105c <HAL_InitTick+0x5c>)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001046:	2300      	movs	r3, #0
 8001048:	e000      	b.n	800104c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800104a:	2301      	movs	r3, #1
}
 800104c:	4618      	mov	r0, r3
 800104e:	3708      	adds	r7, #8
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	20000000 	.word	0x20000000
 8001058:	20000008 	.word	0x20000008
 800105c:	20000004 	.word	0x20000004

08001060 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001064:	4b05      	ldr	r3, [pc, #20]	; (800107c <HAL_IncTick+0x1c>)
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	461a      	mov	r2, r3
 800106a:	4b05      	ldr	r3, [pc, #20]	; (8001080 <HAL_IncTick+0x20>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	4413      	add	r3, r2
 8001070:	4a03      	ldr	r2, [pc, #12]	; (8001080 <HAL_IncTick+0x20>)
 8001072:	6013      	str	r3, [r2, #0]
}
 8001074:	bf00      	nop
 8001076:	46bd      	mov	sp, r7
 8001078:	bc80      	pop	{r7}
 800107a:	4770      	bx	lr
 800107c:	20000008 	.word	0x20000008
 8001080:	20000494 	.word	0x20000494

08001084 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
  return uwTick;
 8001088:	4b02      	ldr	r3, [pc, #8]	; (8001094 <HAL_GetTick+0x10>)
 800108a:	681b      	ldr	r3, [r3, #0]
}
 800108c:	4618      	mov	r0, r3
 800108e:	46bd      	mov	sp, r7
 8001090:	bc80      	pop	{r7}
 8001092:	4770      	bx	lr
 8001094:	20000494 	.word	0x20000494

08001098 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001098:	b480      	push	{r7}
 800109a:	b085      	sub	sp, #20
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	f003 0307 	and.w	r3, r3, #7
 80010a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010a8:	4b0c      	ldr	r3, [pc, #48]	; (80010dc <__NVIC_SetPriorityGrouping+0x44>)
 80010aa:	68db      	ldr	r3, [r3, #12]
 80010ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010ae:	68ba      	ldr	r2, [r7, #8]
 80010b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80010b4:	4013      	ands	r3, r2
 80010b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010bc:	68bb      	ldr	r3, [r7, #8]
 80010be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010ca:	4a04      	ldr	r2, [pc, #16]	; (80010dc <__NVIC_SetPriorityGrouping+0x44>)
 80010cc:	68bb      	ldr	r3, [r7, #8]
 80010ce:	60d3      	str	r3, [r2, #12]
}
 80010d0:	bf00      	nop
 80010d2:	3714      	adds	r7, #20
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bc80      	pop	{r7}
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop
 80010dc:	e000ed00 	.word	0xe000ed00

080010e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010e4:	4b04      	ldr	r3, [pc, #16]	; (80010f8 <__NVIC_GetPriorityGrouping+0x18>)
 80010e6:	68db      	ldr	r3, [r3, #12]
 80010e8:	0a1b      	lsrs	r3, r3, #8
 80010ea:	f003 0307 	and.w	r3, r3, #7
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bc80      	pop	{r7}
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	e000ed00 	.word	0xe000ed00

080010fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b083      	sub	sp, #12
 8001100:	af00      	add	r7, sp, #0
 8001102:	4603      	mov	r3, r0
 8001104:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800110a:	2b00      	cmp	r3, #0
 800110c:	db0b      	blt.n	8001126 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800110e:	79fb      	ldrb	r3, [r7, #7]
 8001110:	f003 021f 	and.w	r2, r3, #31
 8001114:	4906      	ldr	r1, [pc, #24]	; (8001130 <__NVIC_EnableIRQ+0x34>)
 8001116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800111a:	095b      	lsrs	r3, r3, #5
 800111c:	2001      	movs	r0, #1
 800111e:	fa00 f202 	lsl.w	r2, r0, r2
 8001122:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001126:	bf00      	nop
 8001128:	370c      	adds	r7, #12
 800112a:	46bd      	mov	sp, r7
 800112c:	bc80      	pop	{r7}
 800112e:	4770      	bx	lr
 8001130:	e000e100 	.word	0xe000e100

08001134 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001134:	b480      	push	{r7}
 8001136:	b083      	sub	sp, #12
 8001138:	af00      	add	r7, sp, #0
 800113a:	4603      	mov	r3, r0
 800113c:	6039      	str	r1, [r7, #0]
 800113e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001140:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001144:	2b00      	cmp	r3, #0
 8001146:	db0a      	blt.n	800115e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	b2da      	uxtb	r2, r3
 800114c:	490c      	ldr	r1, [pc, #48]	; (8001180 <__NVIC_SetPriority+0x4c>)
 800114e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001152:	0112      	lsls	r2, r2, #4
 8001154:	b2d2      	uxtb	r2, r2
 8001156:	440b      	add	r3, r1
 8001158:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800115c:	e00a      	b.n	8001174 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	b2da      	uxtb	r2, r3
 8001162:	4908      	ldr	r1, [pc, #32]	; (8001184 <__NVIC_SetPriority+0x50>)
 8001164:	79fb      	ldrb	r3, [r7, #7]
 8001166:	f003 030f 	and.w	r3, r3, #15
 800116a:	3b04      	subs	r3, #4
 800116c:	0112      	lsls	r2, r2, #4
 800116e:	b2d2      	uxtb	r2, r2
 8001170:	440b      	add	r3, r1
 8001172:	761a      	strb	r2, [r3, #24]
}
 8001174:	bf00      	nop
 8001176:	370c      	adds	r7, #12
 8001178:	46bd      	mov	sp, r7
 800117a:	bc80      	pop	{r7}
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop
 8001180:	e000e100 	.word	0xe000e100
 8001184:	e000ed00 	.word	0xe000ed00

08001188 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001188:	b480      	push	{r7}
 800118a:	b089      	sub	sp, #36	; 0x24
 800118c:	af00      	add	r7, sp, #0
 800118e:	60f8      	str	r0, [r7, #12]
 8001190:	60b9      	str	r1, [r7, #8]
 8001192:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	f003 0307 	and.w	r3, r3, #7
 800119a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800119c:	69fb      	ldr	r3, [r7, #28]
 800119e:	f1c3 0307 	rsb	r3, r3, #7
 80011a2:	2b04      	cmp	r3, #4
 80011a4:	bf28      	it	cs
 80011a6:	2304      	movcs	r3, #4
 80011a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011aa:	69fb      	ldr	r3, [r7, #28]
 80011ac:	3304      	adds	r3, #4
 80011ae:	2b06      	cmp	r3, #6
 80011b0:	d902      	bls.n	80011b8 <NVIC_EncodePriority+0x30>
 80011b2:	69fb      	ldr	r3, [r7, #28]
 80011b4:	3b03      	subs	r3, #3
 80011b6:	e000      	b.n	80011ba <NVIC_EncodePriority+0x32>
 80011b8:	2300      	movs	r3, #0
 80011ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011bc:	f04f 32ff 	mov.w	r2, #4294967295
 80011c0:	69bb      	ldr	r3, [r7, #24]
 80011c2:	fa02 f303 	lsl.w	r3, r2, r3
 80011c6:	43da      	mvns	r2, r3
 80011c8:	68bb      	ldr	r3, [r7, #8]
 80011ca:	401a      	ands	r2, r3
 80011cc:	697b      	ldr	r3, [r7, #20]
 80011ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011d0:	f04f 31ff 	mov.w	r1, #4294967295
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	fa01 f303 	lsl.w	r3, r1, r3
 80011da:	43d9      	mvns	r1, r3
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011e0:	4313      	orrs	r3, r2
         );
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	3724      	adds	r7, #36	; 0x24
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bc80      	pop	{r7}
 80011ea:	4770      	bx	lr

080011ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	3b01      	subs	r3, #1
 80011f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011fc:	d301      	bcc.n	8001202 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011fe:	2301      	movs	r3, #1
 8001200:	e00f      	b.n	8001222 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001202:	4a0a      	ldr	r2, [pc, #40]	; (800122c <SysTick_Config+0x40>)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	3b01      	subs	r3, #1
 8001208:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800120a:	210f      	movs	r1, #15
 800120c:	f04f 30ff 	mov.w	r0, #4294967295
 8001210:	f7ff ff90 	bl	8001134 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001214:	4b05      	ldr	r3, [pc, #20]	; (800122c <SysTick_Config+0x40>)
 8001216:	2200      	movs	r2, #0
 8001218:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800121a:	4b04      	ldr	r3, [pc, #16]	; (800122c <SysTick_Config+0x40>)
 800121c:	2207      	movs	r2, #7
 800121e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001220:	2300      	movs	r3, #0
}
 8001222:	4618      	mov	r0, r3
 8001224:	3708      	adds	r7, #8
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	e000e010 	.word	0xe000e010

08001230 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001238:	6878      	ldr	r0, [r7, #4]
 800123a:	f7ff ff2d 	bl	8001098 <__NVIC_SetPriorityGrouping>
}
 800123e:	bf00      	nop
 8001240:	3708      	adds	r7, #8
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}

08001246 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001246:	b580      	push	{r7, lr}
 8001248:	b086      	sub	sp, #24
 800124a:	af00      	add	r7, sp, #0
 800124c:	4603      	mov	r3, r0
 800124e:	60b9      	str	r1, [r7, #8]
 8001250:	607a      	str	r2, [r7, #4]
 8001252:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001254:	2300      	movs	r3, #0
 8001256:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001258:	f7ff ff42 	bl	80010e0 <__NVIC_GetPriorityGrouping>
 800125c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800125e:	687a      	ldr	r2, [r7, #4]
 8001260:	68b9      	ldr	r1, [r7, #8]
 8001262:	6978      	ldr	r0, [r7, #20]
 8001264:	f7ff ff90 	bl	8001188 <NVIC_EncodePriority>
 8001268:	4602      	mov	r2, r0
 800126a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800126e:	4611      	mov	r1, r2
 8001270:	4618      	mov	r0, r3
 8001272:	f7ff ff5f 	bl	8001134 <__NVIC_SetPriority>
}
 8001276:	bf00      	nop
 8001278:	3718      	adds	r7, #24
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}

0800127e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800127e:	b580      	push	{r7, lr}
 8001280:	b082      	sub	sp, #8
 8001282:	af00      	add	r7, sp, #0
 8001284:	4603      	mov	r3, r0
 8001286:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001288:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800128c:	4618      	mov	r0, r3
 800128e:	f7ff ff35 	bl	80010fc <__NVIC_EnableIRQ>
}
 8001292:	bf00      	nop
 8001294:	3708      	adds	r7, #8
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}

0800129a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800129a:	b580      	push	{r7, lr}
 800129c:	b082      	sub	sp, #8
 800129e:	af00      	add	r7, sp, #0
 80012a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012a2:	6878      	ldr	r0, [r7, #4]
 80012a4:	f7ff ffa2 	bl	80011ec <SysTick_Config>
 80012a8:	4603      	mov	r3, r0
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	3708      	adds	r7, #8
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}

080012b2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80012b2:	b480      	push	{r7}
 80012b4:	b085      	sub	sp, #20
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80012ba:	2300      	movs	r3, #0
 80012bc:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80012c4:	2b02      	cmp	r3, #2
 80012c6:	d008      	beq.n	80012da <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2204      	movs	r2, #4
 80012cc:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	2200      	movs	r2, #0
 80012d2:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80012d6:	2301      	movs	r3, #1
 80012d8:	e020      	b.n	800131c <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	681a      	ldr	r2, [r3, #0]
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f022 020e 	bic.w	r2, r2, #14
 80012e8:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	681a      	ldr	r2, [r3, #0]
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f022 0201 	bic.w	r2, r2, #1
 80012f8:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001302:	2101      	movs	r1, #1
 8001304:	fa01 f202 	lsl.w	r2, r1, r2
 8001308:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	2201      	movs	r2, #1
 800130e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	2200      	movs	r2, #0
 8001316:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800131a:	7bfb      	ldrb	r3, [r7, #15]
}
 800131c:	4618      	mov	r0, r3
 800131e:	3714      	adds	r7, #20
 8001320:	46bd      	mov	sp, r7
 8001322:	bc80      	pop	{r7}
 8001324:	4770      	bx	lr
	...

08001328 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001328:	b580      	push	{r7, lr}
 800132a:	b084      	sub	sp, #16
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001330:	2300      	movs	r3, #0
 8001332:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800133a:	2b02      	cmp	r3, #2
 800133c:	d005      	beq.n	800134a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	2204      	movs	r2, #4
 8001342:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001344:	2301      	movs	r3, #1
 8001346:	73fb      	strb	r3, [r7, #15]
 8001348:	e051      	b.n	80013ee <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	681a      	ldr	r2, [r3, #0]
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f022 020e 	bic.w	r2, r2, #14
 8001358:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	681a      	ldr	r2, [r3, #0]
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f022 0201 	bic.w	r2, r2, #1
 8001368:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4a22      	ldr	r2, [pc, #136]	; (80013f8 <HAL_DMA_Abort_IT+0xd0>)
 8001370:	4293      	cmp	r3, r2
 8001372:	d029      	beq.n	80013c8 <HAL_DMA_Abort_IT+0xa0>
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a20      	ldr	r2, [pc, #128]	; (80013fc <HAL_DMA_Abort_IT+0xd4>)
 800137a:	4293      	cmp	r3, r2
 800137c:	d022      	beq.n	80013c4 <HAL_DMA_Abort_IT+0x9c>
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4a1f      	ldr	r2, [pc, #124]	; (8001400 <HAL_DMA_Abort_IT+0xd8>)
 8001384:	4293      	cmp	r3, r2
 8001386:	d01a      	beq.n	80013be <HAL_DMA_Abort_IT+0x96>
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a1d      	ldr	r2, [pc, #116]	; (8001404 <HAL_DMA_Abort_IT+0xdc>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d012      	beq.n	80013b8 <HAL_DMA_Abort_IT+0x90>
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4a1c      	ldr	r2, [pc, #112]	; (8001408 <HAL_DMA_Abort_IT+0xe0>)
 8001398:	4293      	cmp	r3, r2
 800139a:	d00a      	beq.n	80013b2 <HAL_DMA_Abort_IT+0x8a>
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a1a      	ldr	r2, [pc, #104]	; (800140c <HAL_DMA_Abort_IT+0xe4>)
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d102      	bne.n	80013ac <HAL_DMA_Abort_IT+0x84>
 80013a6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80013aa:	e00e      	b.n	80013ca <HAL_DMA_Abort_IT+0xa2>
 80013ac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80013b0:	e00b      	b.n	80013ca <HAL_DMA_Abort_IT+0xa2>
 80013b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013b6:	e008      	b.n	80013ca <HAL_DMA_Abort_IT+0xa2>
 80013b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013bc:	e005      	b.n	80013ca <HAL_DMA_Abort_IT+0xa2>
 80013be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013c2:	e002      	b.n	80013ca <HAL_DMA_Abort_IT+0xa2>
 80013c4:	2310      	movs	r3, #16
 80013c6:	e000      	b.n	80013ca <HAL_DMA_Abort_IT+0xa2>
 80013c8:	2301      	movs	r3, #1
 80013ca:	4a11      	ldr	r2, [pc, #68]	; (8001410 <HAL_DMA_Abort_IT+0xe8>)
 80013cc:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	2201      	movs	r2, #1
 80013d2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	2200      	movs	r2, #0
 80013da:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d003      	beq.n	80013ee <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013ea:	6878      	ldr	r0, [r7, #4]
 80013ec:	4798      	blx	r3
    } 
  }
  return status;
 80013ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	3710      	adds	r7, #16
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	40020008 	.word	0x40020008
 80013fc:	4002001c 	.word	0x4002001c
 8001400:	40020030 	.word	0x40020030
 8001404:	40020044 	.word	0x40020044
 8001408:	40020058 	.word	0x40020058
 800140c:	4002006c 	.word	0x4002006c
 8001410:	40020000 	.word	0x40020000

08001414 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001414:	b480      	push	{r7}
 8001416:	b08b      	sub	sp, #44	; 0x2c
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
 800141c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800141e:	2300      	movs	r3, #0
 8001420:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001422:	2300      	movs	r3, #0
 8001424:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001426:	e148      	b.n	80016ba <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001428:	2201      	movs	r2, #1
 800142a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800142c:	fa02 f303 	lsl.w	r3, r2, r3
 8001430:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	69fa      	ldr	r2, [r7, #28]
 8001438:	4013      	ands	r3, r2
 800143a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800143c:	69ba      	ldr	r2, [r7, #24]
 800143e:	69fb      	ldr	r3, [r7, #28]
 8001440:	429a      	cmp	r2, r3
 8001442:	f040 8137 	bne.w	80016b4 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	4aa3      	ldr	r2, [pc, #652]	; (80016d8 <HAL_GPIO_Init+0x2c4>)
 800144c:	4293      	cmp	r3, r2
 800144e:	d05e      	beq.n	800150e <HAL_GPIO_Init+0xfa>
 8001450:	4aa1      	ldr	r2, [pc, #644]	; (80016d8 <HAL_GPIO_Init+0x2c4>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d875      	bhi.n	8001542 <HAL_GPIO_Init+0x12e>
 8001456:	4aa1      	ldr	r2, [pc, #644]	; (80016dc <HAL_GPIO_Init+0x2c8>)
 8001458:	4293      	cmp	r3, r2
 800145a:	d058      	beq.n	800150e <HAL_GPIO_Init+0xfa>
 800145c:	4a9f      	ldr	r2, [pc, #636]	; (80016dc <HAL_GPIO_Init+0x2c8>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d86f      	bhi.n	8001542 <HAL_GPIO_Init+0x12e>
 8001462:	4a9f      	ldr	r2, [pc, #636]	; (80016e0 <HAL_GPIO_Init+0x2cc>)
 8001464:	4293      	cmp	r3, r2
 8001466:	d052      	beq.n	800150e <HAL_GPIO_Init+0xfa>
 8001468:	4a9d      	ldr	r2, [pc, #628]	; (80016e0 <HAL_GPIO_Init+0x2cc>)
 800146a:	4293      	cmp	r3, r2
 800146c:	d869      	bhi.n	8001542 <HAL_GPIO_Init+0x12e>
 800146e:	4a9d      	ldr	r2, [pc, #628]	; (80016e4 <HAL_GPIO_Init+0x2d0>)
 8001470:	4293      	cmp	r3, r2
 8001472:	d04c      	beq.n	800150e <HAL_GPIO_Init+0xfa>
 8001474:	4a9b      	ldr	r2, [pc, #620]	; (80016e4 <HAL_GPIO_Init+0x2d0>)
 8001476:	4293      	cmp	r3, r2
 8001478:	d863      	bhi.n	8001542 <HAL_GPIO_Init+0x12e>
 800147a:	4a9b      	ldr	r2, [pc, #620]	; (80016e8 <HAL_GPIO_Init+0x2d4>)
 800147c:	4293      	cmp	r3, r2
 800147e:	d046      	beq.n	800150e <HAL_GPIO_Init+0xfa>
 8001480:	4a99      	ldr	r2, [pc, #612]	; (80016e8 <HAL_GPIO_Init+0x2d4>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d85d      	bhi.n	8001542 <HAL_GPIO_Init+0x12e>
 8001486:	2b12      	cmp	r3, #18
 8001488:	d82a      	bhi.n	80014e0 <HAL_GPIO_Init+0xcc>
 800148a:	2b12      	cmp	r3, #18
 800148c:	d859      	bhi.n	8001542 <HAL_GPIO_Init+0x12e>
 800148e:	a201      	add	r2, pc, #4	; (adr r2, 8001494 <HAL_GPIO_Init+0x80>)
 8001490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001494:	0800150f 	.word	0x0800150f
 8001498:	080014e9 	.word	0x080014e9
 800149c:	080014fb 	.word	0x080014fb
 80014a0:	0800153d 	.word	0x0800153d
 80014a4:	08001543 	.word	0x08001543
 80014a8:	08001543 	.word	0x08001543
 80014ac:	08001543 	.word	0x08001543
 80014b0:	08001543 	.word	0x08001543
 80014b4:	08001543 	.word	0x08001543
 80014b8:	08001543 	.word	0x08001543
 80014bc:	08001543 	.word	0x08001543
 80014c0:	08001543 	.word	0x08001543
 80014c4:	08001543 	.word	0x08001543
 80014c8:	08001543 	.word	0x08001543
 80014cc:	08001543 	.word	0x08001543
 80014d0:	08001543 	.word	0x08001543
 80014d4:	08001543 	.word	0x08001543
 80014d8:	080014f1 	.word	0x080014f1
 80014dc:	08001505 	.word	0x08001505
 80014e0:	4a82      	ldr	r2, [pc, #520]	; (80016ec <HAL_GPIO_Init+0x2d8>)
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d013      	beq.n	800150e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80014e6:	e02c      	b.n	8001542 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	68db      	ldr	r3, [r3, #12]
 80014ec:	623b      	str	r3, [r7, #32]
          break;
 80014ee:	e029      	b.n	8001544 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	68db      	ldr	r3, [r3, #12]
 80014f4:	3304      	adds	r3, #4
 80014f6:	623b      	str	r3, [r7, #32]
          break;
 80014f8:	e024      	b.n	8001544 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	68db      	ldr	r3, [r3, #12]
 80014fe:	3308      	adds	r3, #8
 8001500:	623b      	str	r3, [r7, #32]
          break;
 8001502:	e01f      	b.n	8001544 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	68db      	ldr	r3, [r3, #12]
 8001508:	330c      	adds	r3, #12
 800150a:	623b      	str	r3, [r7, #32]
          break;
 800150c:	e01a      	b.n	8001544 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	689b      	ldr	r3, [r3, #8]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d102      	bne.n	800151c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001516:	2304      	movs	r3, #4
 8001518:	623b      	str	r3, [r7, #32]
          break;
 800151a:	e013      	b.n	8001544 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	689b      	ldr	r3, [r3, #8]
 8001520:	2b01      	cmp	r3, #1
 8001522:	d105      	bne.n	8001530 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001524:	2308      	movs	r3, #8
 8001526:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	69fa      	ldr	r2, [r7, #28]
 800152c:	611a      	str	r2, [r3, #16]
          break;
 800152e:	e009      	b.n	8001544 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001530:	2308      	movs	r3, #8
 8001532:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	69fa      	ldr	r2, [r7, #28]
 8001538:	615a      	str	r2, [r3, #20]
          break;
 800153a:	e003      	b.n	8001544 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800153c:	2300      	movs	r3, #0
 800153e:	623b      	str	r3, [r7, #32]
          break;
 8001540:	e000      	b.n	8001544 <HAL_GPIO_Init+0x130>
          break;
 8001542:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001544:	69bb      	ldr	r3, [r7, #24]
 8001546:	2bff      	cmp	r3, #255	; 0xff
 8001548:	d801      	bhi.n	800154e <HAL_GPIO_Init+0x13a>
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	e001      	b.n	8001552 <HAL_GPIO_Init+0x13e>
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	3304      	adds	r3, #4
 8001552:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001554:	69bb      	ldr	r3, [r7, #24]
 8001556:	2bff      	cmp	r3, #255	; 0xff
 8001558:	d802      	bhi.n	8001560 <HAL_GPIO_Init+0x14c>
 800155a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800155c:	009b      	lsls	r3, r3, #2
 800155e:	e002      	b.n	8001566 <HAL_GPIO_Init+0x152>
 8001560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001562:	3b08      	subs	r3, #8
 8001564:	009b      	lsls	r3, r3, #2
 8001566:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	681a      	ldr	r2, [r3, #0]
 800156c:	210f      	movs	r1, #15
 800156e:	693b      	ldr	r3, [r7, #16]
 8001570:	fa01 f303 	lsl.w	r3, r1, r3
 8001574:	43db      	mvns	r3, r3
 8001576:	401a      	ands	r2, r3
 8001578:	6a39      	ldr	r1, [r7, #32]
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	fa01 f303 	lsl.w	r3, r1, r3
 8001580:	431a      	orrs	r2, r3
 8001582:	697b      	ldr	r3, [r7, #20]
 8001584:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800158e:	2b00      	cmp	r3, #0
 8001590:	f000 8090 	beq.w	80016b4 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001594:	4b56      	ldr	r3, [pc, #344]	; (80016f0 <HAL_GPIO_Init+0x2dc>)
 8001596:	699b      	ldr	r3, [r3, #24]
 8001598:	4a55      	ldr	r2, [pc, #340]	; (80016f0 <HAL_GPIO_Init+0x2dc>)
 800159a:	f043 0301 	orr.w	r3, r3, #1
 800159e:	6193      	str	r3, [r2, #24]
 80015a0:	4b53      	ldr	r3, [pc, #332]	; (80016f0 <HAL_GPIO_Init+0x2dc>)
 80015a2:	699b      	ldr	r3, [r3, #24]
 80015a4:	f003 0301 	and.w	r3, r3, #1
 80015a8:	60bb      	str	r3, [r7, #8]
 80015aa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80015ac:	4a51      	ldr	r2, [pc, #324]	; (80016f4 <HAL_GPIO_Init+0x2e0>)
 80015ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015b0:	089b      	lsrs	r3, r3, #2
 80015b2:	3302      	adds	r3, #2
 80015b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015b8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80015ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015bc:	f003 0303 	and.w	r3, r3, #3
 80015c0:	009b      	lsls	r3, r3, #2
 80015c2:	220f      	movs	r2, #15
 80015c4:	fa02 f303 	lsl.w	r3, r2, r3
 80015c8:	43db      	mvns	r3, r3
 80015ca:	68fa      	ldr	r2, [r7, #12]
 80015cc:	4013      	ands	r3, r2
 80015ce:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	4a49      	ldr	r2, [pc, #292]	; (80016f8 <HAL_GPIO_Init+0x2e4>)
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d00d      	beq.n	80015f4 <HAL_GPIO_Init+0x1e0>
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	4a48      	ldr	r2, [pc, #288]	; (80016fc <HAL_GPIO_Init+0x2e8>)
 80015dc:	4293      	cmp	r3, r2
 80015de:	d007      	beq.n	80015f0 <HAL_GPIO_Init+0x1dc>
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	4a47      	ldr	r2, [pc, #284]	; (8001700 <HAL_GPIO_Init+0x2ec>)
 80015e4:	4293      	cmp	r3, r2
 80015e6:	d101      	bne.n	80015ec <HAL_GPIO_Init+0x1d8>
 80015e8:	2302      	movs	r3, #2
 80015ea:	e004      	b.n	80015f6 <HAL_GPIO_Init+0x1e2>
 80015ec:	2303      	movs	r3, #3
 80015ee:	e002      	b.n	80015f6 <HAL_GPIO_Init+0x1e2>
 80015f0:	2301      	movs	r3, #1
 80015f2:	e000      	b.n	80015f6 <HAL_GPIO_Init+0x1e2>
 80015f4:	2300      	movs	r3, #0
 80015f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015f8:	f002 0203 	and.w	r2, r2, #3
 80015fc:	0092      	lsls	r2, r2, #2
 80015fe:	4093      	lsls	r3, r2
 8001600:	68fa      	ldr	r2, [r7, #12]
 8001602:	4313      	orrs	r3, r2
 8001604:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001606:	493b      	ldr	r1, [pc, #236]	; (80016f4 <HAL_GPIO_Init+0x2e0>)
 8001608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800160a:	089b      	lsrs	r3, r3, #2
 800160c:	3302      	adds	r3, #2
 800160e:	68fa      	ldr	r2, [r7, #12]
 8001610:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800161c:	2b00      	cmp	r3, #0
 800161e:	d006      	beq.n	800162e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001620:	4b38      	ldr	r3, [pc, #224]	; (8001704 <HAL_GPIO_Init+0x2f0>)
 8001622:	681a      	ldr	r2, [r3, #0]
 8001624:	4937      	ldr	r1, [pc, #220]	; (8001704 <HAL_GPIO_Init+0x2f0>)
 8001626:	69bb      	ldr	r3, [r7, #24]
 8001628:	4313      	orrs	r3, r2
 800162a:	600b      	str	r3, [r1, #0]
 800162c:	e006      	b.n	800163c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800162e:	4b35      	ldr	r3, [pc, #212]	; (8001704 <HAL_GPIO_Init+0x2f0>)
 8001630:	681a      	ldr	r2, [r3, #0]
 8001632:	69bb      	ldr	r3, [r7, #24]
 8001634:	43db      	mvns	r3, r3
 8001636:	4933      	ldr	r1, [pc, #204]	; (8001704 <HAL_GPIO_Init+0x2f0>)
 8001638:	4013      	ands	r3, r2
 800163a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001644:	2b00      	cmp	r3, #0
 8001646:	d006      	beq.n	8001656 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001648:	4b2e      	ldr	r3, [pc, #184]	; (8001704 <HAL_GPIO_Init+0x2f0>)
 800164a:	685a      	ldr	r2, [r3, #4]
 800164c:	492d      	ldr	r1, [pc, #180]	; (8001704 <HAL_GPIO_Init+0x2f0>)
 800164e:	69bb      	ldr	r3, [r7, #24]
 8001650:	4313      	orrs	r3, r2
 8001652:	604b      	str	r3, [r1, #4]
 8001654:	e006      	b.n	8001664 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001656:	4b2b      	ldr	r3, [pc, #172]	; (8001704 <HAL_GPIO_Init+0x2f0>)
 8001658:	685a      	ldr	r2, [r3, #4]
 800165a:	69bb      	ldr	r3, [r7, #24]
 800165c:	43db      	mvns	r3, r3
 800165e:	4929      	ldr	r1, [pc, #164]	; (8001704 <HAL_GPIO_Init+0x2f0>)
 8001660:	4013      	ands	r3, r2
 8001662:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800166c:	2b00      	cmp	r3, #0
 800166e:	d006      	beq.n	800167e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001670:	4b24      	ldr	r3, [pc, #144]	; (8001704 <HAL_GPIO_Init+0x2f0>)
 8001672:	689a      	ldr	r2, [r3, #8]
 8001674:	4923      	ldr	r1, [pc, #140]	; (8001704 <HAL_GPIO_Init+0x2f0>)
 8001676:	69bb      	ldr	r3, [r7, #24]
 8001678:	4313      	orrs	r3, r2
 800167a:	608b      	str	r3, [r1, #8]
 800167c:	e006      	b.n	800168c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800167e:	4b21      	ldr	r3, [pc, #132]	; (8001704 <HAL_GPIO_Init+0x2f0>)
 8001680:	689a      	ldr	r2, [r3, #8]
 8001682:	69bb      	ldr	r3, [r7, #24]
 8001684:	43db      	mvns	r3, r3
 8001686:	491f      	ldr	r1, [pc, #124]	; (8001704 <HAL_GPIO_Init+0x2f0>)
 8001688:	4013      	ands	r3, r2
 800168a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001694:	2b00      	cmp	r3, #0
 8001696:	d006      	beq.n	80016a6 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001698:	4b1a      	ldr	r3, [pc, #104]	; (8001704 <HAL_GPIO_Init+0x2f0>)
 800169a:	68da      	ldr	r2, [r3, #12]
 800169c:	4919      	ldr	r1, [pc, #100]	; (8001704 <HAL_GPIO_Init+0x2f0>)
 800169e:	69bb      	ldr	r3, [r7, #24]
 80016a0:	4313      	orrs	r3, r2
 80016a2:	60cb      	str	r3, [r1, #12]
 80016a4:	e006      	b.n	80016b4 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80016a6:	4b17      	ldr	r3, [pc, #92]	; (8001704 <HAL_GPIO_Init+0x2f0>)
 80016a8:	68da      	ldr	r2, [r3, #12]
 80016aa:	69bb      	ldr	r3, [r7, #24]
 80016ac:	43db      	mvns	r3, r3
 80016ae:	4915      	ldr	r1, [pc, #84]	; (8001704 <HAL_GPIO_Init+0x2f0>)
 80016b0:	4013      	ands	r3, r2
 80016b2:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80016b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016b6:	3301      	adds	r3, #1
 80016b8:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	681a      	ldr	r2, [r3, #0]
 80016be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016c0:	fa22 f303 	lsr.w	r3, r2, r3
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	f47f aeaf 	bne.w	8001428 <HAL_GPIO_Init+0x14>
  }
}
 80016ca:	bf00      	nop
 80016cc:	bf00      	nop
 80016ce:	372c      	adds	r7, #44	; 0x2c
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bc80      	pop	{r7}
 80016d4:	4770      	bx	lr
 80016d6:	bf00      	nop
 80016d8:	10320000 	.word	0x10320000
 80016dc:	10310000 	.word	0x10310000
 80016e0:	10220000 	.word	0x10220000
 80016e4:	10210000 	.word	0x10210000
 80016e8:	10120000 	.word	0x10120000
 80016ec:	10110000 	.word	0x10110000
 80016f0:	40021000 	.word	0x40021000
 80016f4:	40010000 	.word	0x40010000
 80016f8:	40010800 	.word	0x40010800
 80016fc:	40010c00 	.word	0x40010c00
 8001700:	40011000 	.word	0x40011000
 8001704:	40010400 	.word	0x40010400

08001708 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001708:	b480      	push	{r7}
 800170a:	b085      	sub	sp, #20
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
 8001710:	460b      	mov	r3, r1
 8001712:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	689a      	ldr	r2, [r3, #8]
 8001718:	887b      	ldrh	r3, [r7, #2]
 800171a:	4013      	ands	r3, r2
 800171c:	2b00      	cmp	r3, #0
 800171e:	d002      	beq.n	8001726 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001720:	2301      	movs	r3, #1
 8001722:	73fb      	strb	r3, [r7, #15]
 8001724:	e001      	b.n	800172a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001726:	2300      	movs	r3, #0
 8001728:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800172a:	7bfb      	ldrb	r3, [r7, #15]
}
 800172c:	4618      	mov	r0, r3
 800172e:	3714      	adds	r7, #20
 8001730:	46bd      	mov	sp, r7
 8001732:	bc80      	pop	{r7}
 8001734:	4770      	bx	lr

08001736 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001736:	b480      	push	{r7}
 8001738:	b083      	sub	sp, #12
 800173a:	af00      	add	r7, sp, #0
 800173c:	6078      	str	r0, [r7, #4]
 800173e:	460b      	mov	r3, r1
 8001740:	807b      	strh	r3, [r7, #2]
 8001742:	4613      	mov	r3, r2
 8001744:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001746:	787b      	ldrb	r3, [r7, #1]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d003      	beq.n	8001754 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800174c:	887a      	ldrh	r2, [r7, #2]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001752:	e003      	b.n	800175c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001754:	887b      	ldrh	r3, [r7, #2]
 8001756:	041a      	lsls	r2, r3, #16
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	611a      	str	r2, [r3, #16]
}
 800175c:	bf00      	nop
 800175e:	370c      	adds	r7, #12
 8001760:	46bd      	mov	sp, r7
 8001762:	bc80      	pop	{r7}
 8001764:	4770      	bx	lr

08001766 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001766:	b480      	push	{r7}
 8001768:	b085      	sub	sp, #20
 800176a:	af00      	add	r7, sp, #0
 800176c:	6078      	str	r0, [r7, #4]
 800176e:	460b      	mov	r3, r1
 8001770:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	68db      	ldr	r3, [r3, #12]
 8001776:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001778:	887a      	ldrh	r2, [r7, #2]
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	4013      	ands	r3, r2
 800177e:	041a      	lsls	r2, r3, #16
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	43d9      	mvns	r1, r3
 8001784:	887b      	ldrh	r3, [r7, #2]
 8001786:	400b      	ands	r3, r1
 8001788:	431a      	orrs	r2, r3
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	611a      	str	r2, [r3, #16]
}
 800178e:	bf00      	nop
 8001790:	3714      	adds	r7, #20
 8001792:	46bd      	mov	sp, r7
 8001794:	bc80      	pop	{r7}
 8001796:	4770      	bx	lr

08001798 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b086      	sub	sp, #24
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d101      	bne.n	80017aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017a6:	2301      	movs	r3, #1
 80017a8:	e26c      	b.n	8001c84 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f003 0301 	and.w	r3, r3, #1
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	f000 8087 	beq.w	80018c6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80017b8:	4b92      	ldr	r3, [pc, #584]	; (8001a04 <HAL_RCC_OscConfig+0x26c>)
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	f003 030c 	and.w	r3, r3, #12
 80017c0:	2b04      	cmp	r3, #4
 80017c2:	d00c      	beq.n	80017de <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80017c4:	4b8f      	ldr	r3, [pc, #572]	; (8001a04 <HAL_RCC_OscConfig+0x26c>)
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	f003 030c 	and.w	r3, r3, #12
 80017cc:	2b08      	cmp	r3, #8
 80017ce:	d112      	bne.n	80017f6 <HAL_RCC_OscConfig+0x5e>
 80017d0:	4b8c      	ldr	r3, [pc, #560]	; (8001a04 <HAL_RCC_OscConfig+0x26c>)
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017dc:	d10b      	bne.n	80017f6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017de:	4b89      	ldr	r3, [pc, #548]	; (8001a04 <HAL_RCC_OscConfig+0x26c>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d06c      	beq.n	80018c4 <HAL_RCC_OscConfig+0x12c>
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d168      	bne.n	80018c4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80017f2:	2301      	movs	r3, #1
 80017f4:	e246      	b.n	8001c84 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017fe:	d106      	bne.n	800180e <HAL_RCC_OscConfig+0x76>
 8001800:	4b80      	ldr	r3, [pc, #512]	; (8001a04 <HAL_RCC_OscConfig+0x26c>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a7f      	ldr	r2, [pc, #508]	; (8001a04 <HAL_RCC_OscConfig+0x26c>)
 8001806:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800180a:	6013      	str	r3, [r2, #0]
 800180c:	e02e      	b.n	800186c <HAL_RCC_OscConfig+0xd4>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d10c      	bne.n	8001830 <HAL_RCC_OscConfig+0x98>
 8001816:	4b7b      	ldr	r3, [pc, #492]	; (8001a04 <HAL_RCC_OscConfig+0x26c>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4a7a      	ldr	r2, [pc, #488]	; (8001a04 <HAL_RCC_OscConfig+0x26c>)
 800181c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001820:	6013      	str	r3, [r2, #0]
 8001822:	4b78      	ldr	r3, [pc, #480]	; (8001a04 <HAL_RCC_OscConfig+0x26c>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a77      	ldr	r2, [pc, #476]	; (8001a04 <HAL_RCC_OscConfig+0x26c>)
 8001828:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800182c:	6013      	str	r3, [r2, #0]
 800182e:	e01d      	b.n	800186c <HAL_RCC_OscConfig+0xd4>
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001838:	d10c      	bne.n	8001854 <HAL_RCC_OscConfig+0xbc>
 800183a:	4b72      	ldr	r3, [pc, #456]	; (8001a04 <HAL_RCC_OscConfig+0x26c>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	4a71      	ldr	r2, [pc, #452]	; (8001a04 <HAL_RCC_OscConfig+0x26c>)
 8001840:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001844:	6013      	str	r3, [r2, #0]
 8001846:	4b6f      	ldr	r3, [pc, #444]	; (8001a04 <HAL_RCC_OscConfig+0x26c>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a6e      	ldr	r2, [pc, #440]	; (8001a04 <HAL_RCC_OscConfig+0x26c>)
 800184c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001850:	6013      	str	r3, [r2, #0]
 8001852:	e00b      	b.n	800186c <HAL_RCC_OscConfig+0xd4>
 8001854:	4b6b      	ldr	r3, [pc, #428]	; (8001a04 <HAL_RCC_OscConfig+0x26c>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a6a      	ldr	r2, [pc, #424]	; (8001a04 <HAL_RCC_OscConfig+0x26c>)
 800185a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800185e:	6013      	str	r3, [r2, #0]
 8001860:	4b68      	ldr	r3, [pc, #416]	; (8001a04 <HAL_RCC_OscConfig+0x26c>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a67      	ldr	r2, [pc, #412]	; (8001a04 <HAL_RCC_OscConfig+0x26c>)
 8001866:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800186a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d013      	beq.n	800189c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001874:	f7ff fc06 	bl	8001084 <HAL_GetTick>
 8001878:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800187a:	e008      	b.n	800188e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800187c:	f7ff fc02 	bl	8001084 <HAL_GetTick>
 8001880:	4602      	mov	r2, r0
 8001882:	693b      	ldr	r3, [r7, #16]
 8001884:	1ad3      	subs	r3, r2, r3
 8001886:	2b64      	cmp	r3, #100	; 0x64
 8001888:	d901      	bls.n	800188e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800188a:	2303      	movs	r3, #3
 800188c:	e1fa      	b.n	8001c84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800188e:	4b5d      	ldr	r3, [pc, #372]	; (8001a04 <HAL_RCC_OscConfig+0x26c>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001896:	2b00      	cmp	r3, #0
 8001898:	d0f0      	beq.n	800187c <HAL_RCC_OscConfig+0xe4>
 800189a:	e014      	b.n	80018c6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800189c:	f7ff fbf2 	bl	8001084 <HAL_GetTick>
 80018a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018a2:	e008      	b.n	80018b6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018a4:	f7ff fbee 	bl	8001084 <HAL_GetTick>
 80018a8:	4602      	mov	r2, r0
 80018aa:	693b      	ldr	r3, [r7, #16]
 80018ac:	1ad3      	subs	r3, r2, r3
 80018ae:	2b64      	cmp	r3, #100	; 0x64
 80018b0:	d901      	bls.n	80018b6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80018b2:	2303      	movs	r3, #3
 80018b4:	e1e6      	b.n	8001c84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018b6:	4b53      	ldr	r3, [pc, #332]	; (8001a04 <HAL_RCC_OscConfig+0x26c>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d1f0      	bne.n	80018a4 <HAL_RCC_OscConfig+0x10c>
 80018c2:	e000      	b.n	80018c6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f003 0302 	and.w	r3, r3, #2
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d063      	beq.n	800199a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80018d2:	4b4c      	ldr	r3, [pc, #304]	; (8001a04 <HAL_RCC_OscConfig+0x26c>)
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	f003 030c 	and.w	r3, r3, #12
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d00b      	beq.n	80018f6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80018de:	4b49      	ldr	r3, [pc, #292]	; (8001a04 <HAL_RCC_OscConfig+0x26c>)
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	f003 030c 	and.w	r3, r3, #12
 80018e6:	2b08      	cmp	r3, #8
 80018e8:	d11c      	bne.n	8001924 <HAL_RCC_OscConfig+0x18c>
 80018ea:	4b46      	ldr	r3, [pc, #280]	; (8001a04 <HAL_RCC_OscConfig+0x26c>)
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d116      	bne.n	8001924 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018f6:	4b43      	ldr	r3, [pc, #268]	; (8001a04 <HAL_RCC_OscConfig+0x26c>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 0302 	and.w	r3, r3, #2
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d005      	beq.n	800190e <HAL_RCC_OscConfig+0x176>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	691b      	ldr	r3, [r3, #16]
 8001906:	2b01      	cmp	r3, #1
 8001908:	d001      	beq.n	800190e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800190a:	2301      	movs	r3, #1
 800190c:	e1ba      	b.n	8001c84 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800190e:	4b3d      	ldr	r3, [pc, #244]	; (8001a04 <HAL_RCC_OscConfig+0x26c>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	695b      	ldr	r3, [r3, #20]
 800191a:	00db      	lsls	r3, r3, #3
 800191c:	4939      	ldr	r1, [pc, #228]	; (8001a04 <HAL_RCC_OscConfig+0x26c>)
 800191e:	4313      	orrs	r3, r2
 8001920:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001922:	e03a      	b.n	800199a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	691b      	ldr	r3, [r3, #16]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d020      	beq.n	800196e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800192c:	4b36      	ldr	r3, [pc, #216]	; (8001a08 <HAL_RCC_OscConfig+0x270>)
 800192e:	2201      	movs	r2, #1
 8001930:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001932:	f7ff fba7 	bl	8001084 <HAL_GetTick>
 8001936:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001938:	e008      	b.n	800194c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800193a:	f7ff fba3 	bl	8001084 <HAL_GetTick>
 800193e:	4602      	mov	r2, r0
 8001940:	693b      	ldr	r3, [r7, #16]
 8001942:	1ad3      	subs	r3, r2, r3
 8001944:	2b02      	cmp	r3, #2
 8001946:	d901      	bls.n	800194c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001948:	2303      	movs	r3, #3
 800194a:	e19b      	b.n	8001c84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800194c:	4b2d      	ldr	r3, [pc, #180]	; (8001a04 <HAL_RCC_OscConfig+0x26c>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f003 0302 	and.w	r3, r3, #2
 8001954:	2b00      	cmp	r3, #0
 8001956:	d0f0      	beq.n	800193a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001958:	4b2a      	ldr	r3, [pc, #168]	; (8001a04 <HAL_RCC_OscConfig+0x26c>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	695b      	ldr	r3, [r3, #20]
 8001964:	00db      	lsls	r3, r3, #3
 8001966:	4927      	ldr	r1, [pc, #156]	; (8001a04 <HAL_RCC_OscConfig+0x26c>)
 8001968:	4313      	orrs	r3, r2
 800196a:	600b      	str	r3, [r1, #0]
 800196c:	e015      	b.n	800199a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800196e:	4b26      	ldr	r3, [pc, #152]	; (8001a08 <HAL_RCC_OscConfig+0x270>)
 8001970:	2200      	movs	r2, #0
 8001972:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001974:	f7ff fb86 	bl	8001084 <HAL_GetTick>
 8001978:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800197a:	e008      	b.n	800198e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800197c:	f7ff fb82 	bl	8001084 <HAL_GetTick>
 8001980:	4602      	mov	r2, r0
 8001982:	693b      	ldr	r3, [r7, #16]
 8001984:	1ad3      	subs	r3, r2, r3
 8001986:	2b02      	cmp	r3, #2
 8001988:	d901      	bls.n	800198e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800198a:	2303      	movs	r3, #3
 800198c:	e17a      	b.n	8001c84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800198e:	4b1d      	ldr	r3, [pc, #116]	; (8001a04 <HAL_RCC_OscConfig+0x26c>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f003 0302 	and.w	r3, r3, #2
 8001996:	2b00      	cmp	r3, #0
 8001998:	d1f0      	bne.n	800197c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f003 0308 	and.w	r3, r3, #8
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d03a      	beq.n	8001a1c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	699b      	ldr	r3, [r3, #24]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d019      	beq.n	80019e2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019ae:	4b17      	ldr	r3, [pc, #92]	; (8001a0c <HAL_RCC_OscConfig+0x274>)
 80019b0:	2201      	movs	r2, #1
 80019b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019b4:	f7ff fb66 	bl	8001084 <HAL_GetTick>
 80019b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019ba:	e008      	b.n	80019ce <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019bc:	f7ff fb62 	bl	8001084 <HAL_GetTick>
 80019c0:	4602      	mov	r2, r0
 80019c2:	693b      	ldr	r3, [r7, #16]
 80019c4:	1ad3      	subs	r3, r2, r3
 80019c6:	2b02      	cmp	r3, #2
 80019c8:	d901      	bls.n	80019ce <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80019ca:	2303      	movs	r3, #3
 80019cc:	e15a      	b.n	8001c84 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019ce:	4b0d      	ldr	r3, [pc, #52]	; (8001a04 <HAL_RCC_OscConfig+0x26c>)
 80019d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019d2:	f003 0302 	and.w	r3, r3, #2
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d0f0      	beq.n	80019bc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80019da:	2001      	movs	r0, #1
 80019dc:	f000 fad8 	bl	8001f90 <RCC_Delay>
 80019e0:	e01c      	b.n	8001a1c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019e2:	4b0a      	ldr	r3, [pc, #40]	; (8001a0c <HAL_RCC_OscConfig+0x274>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019e8:	f7ff fb4c 	bl	8001084 <HAL_GetTick>
 80019ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019ee:	e00f      	b.n	8001a10 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019f0:	f7ff fb48 	bl	8001084 <HAL_GetTick>
 80019f4:	4602      	mov	r2, r0
 80019f6:	693b      	ldr	r3, [r7, #16]
 80019f8:	1ad3      	subs	r3, r2, r3
 80019fa:	2b02      	cmp	r3, #2
 80019fc:	d908      	bls.n	8001a10 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80019fe:	2303      	movs	r3, #3
 8001a00:	e140      	b.n	8001c84 <HAL_RCC_OscConfig+0x4ec>
 8001a02:	bf00      	nop
 8001a04:	40021000 	.word	0x40021000
 8001a08:	42420000 	.word	0x42420000
 8001a0c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a10:	4b9e      	ldr	r3, [pc, #632]	; (8001c8c <HAL_RCC_OscConfig+0x4f4>)
 8001a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a14:	f003 0302 	and.w	r3, r3, #2
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d1e9      	bne.n	80019f0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f003 0304 	and.w	r3, r3, #4
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	f000 80a6 	beq.w	8001b76 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a2e:	4b97      	ldr	r3, [pc, #604]	; (8001c8c <HAL_RCC_OscConfig+0x4f4>)
 8001a30:	69db      	ldr	r3, [r3, #28]
 8001a32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d10d      	bne.n	8001a56 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a3a:	4b94      	ldr	r3, [pc, #592]	; (8001c8c <HAL_RCC_OscConfig+0x4f4>)
 8001a3c:	69db      	ldr	r3, [r3, #28]
 8001a3e:	4a93      	ldr	r2, [pc, #588]	; (8001c8c <HAL_RCC_OscConfig+0x4f4>)
 8001a40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a44:	61d3      	str	r3, [r2, #28]
 8001a46:	4b91      	ldr	r3, [pc, #580]	; (8001c8c <HAL_RCC_OscConfig+0x4f4>)
 8001a48:	69db      	ldr	r3, [r3, #28]
 8001a4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a4e:	60bb      	str	r3, [r7, #8]
 8001a50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a52:	2301      	movs	r3, #1
 8001a54:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a56:	4b8e      	ldr	r3, [pc, #568]	; (8001c90 <HAL_RCC_OscConfig+0x4f8>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d118      	bne.n	8001a94 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a62:	4b8b      	ldr	r3, [pc, #556]	; (8001c90 <HAL_RCC_OscConfig+0x4f8>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a8a      	ldr	r2, [pc, #552]	; (8001c90 <HAL_RCC_OscConfig+0x4f8>)
 8001a68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a6e:	f7ff fb09 	bl	8001084 <HAL_GetTick>
 8001a72:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a74:	e008      	b.n	8001a88 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a76:	f7ff fb05 	bl	8001084 <HAL_GetTick>
 8001a7a:	4602      	mov	r2, r0
 8001a7c:	693b      	ldr	r3, [r7, #16]
 8001a7e:	1ad3      	subs	r3, r2, r3
 8001a80:	2b64      	cmp	r3, #100	; 0x64
 8001a82:	d901      	bls.n	8001a88 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001a84:	2303      	movs	r3, #3
 8001a86:	e0fd      	b.n	8001c84 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a88:	4b81      	ldr	r3, [pc, #516]	; (8001c90 <HAL_RCC_OscConfig+0x4f8>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d0f0      	beq.n	8001a76 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d106      	bne.n	8001aaa <HAL_RCC_OscConfig+0x312>
 8001a9c:	4b7b      	ldr	r3, [pc, #492]	; (8001c8c <HAL_RCC_OscConfig+0x4f4>)
 8001a9e:	6a1b      	ldr	r3, [r3, #32]
 8001aa0:	4a7a      	ldr	r2, [pc, #488]	; (8001c8c <HAL_RCC_OscConfig+0x4f4>)
 8001aa2:	f043 0301 	orr.w	r3, r3, #1
 8001aa6:	6213      	str	r3, [r2, #32]
 8001aa8:	e02d      	b.n	8001b06 <HAL_RCC_OscConfig+0x36e>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	68db      	ldr	r3, [r3, #12]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d10c      	bne.n	8001acc <HAL_RCC_OscConfig+0x334>
 8001ab2:	4b76      	ldr	r3, [pc, #472]	; (8001c8c <HAL_RCC_OscConfig+0x4f4>)
 8001ab4:	6a1b      	ldr	r3, [r3, #32]
 8001ab6:	4a75      	ldr	r2, [pc, #468]	; (8001c8c <HAL_RCC_OscConfig+0x4f4>)
 8001ab8:	f023 0301 	bic.w	r3, r3, #1
 8001abc:	6213      	str	r3, [r2, #32]
 8001abe:	4b73      	ldr	r3, [pc, #460]	; (8001c8c <HAL_RCC_OscConfig+0x4f4>)
 8001ac0:	6a1b      	ldr	r3, [r3, #32]
 8001ac2:	4a72      	ldr	r2, [pc, #456]	; (8001c8c <HAL_RCC_OscConfig+0x4f4>)
 8001ac4:	f023 0304 	bic.w	r3, r3, #4
 8001ac8:	6213      	str	r3, [r2, #32]
 8001aca:	e01c      	b.n	8001b06 <HAL_RCC_OscConfig+0x36e>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	68db      	ldr	r3, [r3, #12]
 8001ad0:	2b05      	cmp	r3, #5
 8001ad2:	d10c      	bne.n	8001aee <HAL_RCC_OscConfig+0x356>
 8001ad4:	4b6d      	ldr	r3, [pc, #436]	; (8001c8c <HAL_RCC_OscConfig+0x4f4>)
 8001ad6:	6a1b      	ldr	r3, [r3, #32]
 8001ad8:	4a6c      	ldr	r2, [pc, #432]	; (8001c8c <HAL_RCC_OscConfig+0x4f4>)
 8001ada:	f043 0304 	orr.w	r3, r3, #4
 8001ade:	6213      	str	r3, [r2, #32]
 8001ae0:	4b6a      	ldr	r3, [pc, #424]	; (8001c8c <HAL_RCC_OscConfig+0x4f4>)
 8001ae2:	6a1b      	ldr	r3, [r3, #32]
 8001ae4:	4a69      	ldr	r2, [pc, #420]	; (8001c8c <HAL_RCC_OscConfig+0x4f4>)
 8001ae6:	f043 0301 	orr.w	r3, r3, #1
 8001aea:	6213      	str	r3, [r2, #32]
 8001aec:	e00b      	b.n	8001b06 <HAL_RCC_OscConfig+0x36e>
 8001aee:	4b67      	ldr	r3, [pc, #412]	; (8001c8c <HAL_RCC_OscConfig+0x4f4>)
 8001af0:	6a1b      	ldr	r3, [r3, #32]
 8001af2:	4a66      	ldr	r2, [pc, #408]	; (8001c8c <HAL_RCC_OscConfig+0x4f4>)
 8001af4:	f023 0301 	bic.w	r3, r3, #1
 8001af8:	6213      	str	r3, [r2, #32]
 8001afa:	4b64      	ldr	r3, [pc, #400]	; (8001c8c <HAL_RCC_OscConfig+0x4f4>)
 8001afc:	6a1b      	ldr	r3, [r3, #32]
 8001afe:	4a63      	ldr	r2, [pc, #396]	; (8001c8c <HAL_RCC_OscConfig+0x4f4>)
 8001b00:	f023 0304 	bic.w	r3, r3, #4
 8001b04:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	68db      	ldr	r3, [r3, #12]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d015      	beq.n	8001b3a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b0e:	f7ff fab9 	bl	8001084 <HAL_GetTick>
 8001b12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b14:	e00a      	b.n	8001b2c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b16:	f7ff fab5 	bl	8001084 <HAL_GetTick>
 8001b1a:	4602      	mov	r2, r0
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	1ad3      	subs	r3, r2, r3
 8001b20:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d901      	bls.n	8001b2c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001b28:	2303      	movs	r3, #3
 8001b2a:	e0ab      	b.n	8001c84 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b2c:	4b57      	ldr	r3, [pc, #348]	; (8001c8c <HAL_RCC_OscConfig+0x4f4>)
 8001b2e:	6a1b      	ldr	r3, [r3, #32]
 8001b30:	f003 0302 	and.w	r3, r3, #2
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d0ee      	beq.n	8001b16 <HAL_RCC_OscConfig+0x37e>
 8001b38:	e014      	b.n	8001b64 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b3a:	f7ff faa3 	bl	8001084 <HAL_GetTick>
 8001b3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b40:	e00a      	b.n	8001b58 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b42:	f7ff fa9f 	bl	8001084 <HAL_GetTick>
 8001b46:	4602      	mov	r2, r0
 8001b48:	693b      	ldr	r3, [r7, #16]
 8001b4a:	1ad3      	subs	r3, r2, r3
 8001b4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d901      	bls.n	8001b58 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001b54:	2303      	movs	r3, #3
 8001b56:	e095      	b.n	8001c84 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b58:	4b4c      	ldr	r3, [pc, #304]	; (8001c8c <HAL_RCC_OscConfig+0x4f4>)
 8001b5a:	6a1b      	ldr	r3, [r3, #32]
 8001b5c:	f003 0302 	and.w	r3, r3, #2
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d1ee      	bne.n	8001b42 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001b64:	7dfb      	ldrb	r3, [r7, #23]
 8001b66:	2b01      	cmp	r3, #1
 8001b68:	d105      	bne.n	8001b76 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b6a:	4b48      	ldr	r3, [pc, #288]	; (8001c8c <HAL_RCC_OscConfig+0x4f4>)
 8001b6c:	69db      	ldr	r3, [r3, #28]
 8001b6e:	4a47      	ldr	r2, [pc, #284]	; (8001c8c <HAL_RCC_OscConfig+0x4f4>)
 8001b70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b74:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	69db      	ldr	r3, [r3, #28]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	f000 8081 	beq.w	8001c82 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b80:	4b42      	ldr	r3, [pc, #264]	; (8001c8c <HAL_RCC_OscConfig+0x4f4>)
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f003 030c 	and.w	r3, r3, #12
 8001b88:	2b08      	cmp	r3, #8
 8001b8a:	d061      	beq.n	8001c50 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	69db      	ldr	r3, [r3, #28]
 8001b90:	2b02      	cmp	r3, #2
 8001b92:	d146      	bne.n	8001c22 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b94:	4b3f      	ldr	r3, [pc, #252]	; (8001c94 <HAL_RCC_OscConfig+0x4fc>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b9a:	f7ff fa73 	bl	8001084 <HAL_GetTick>
 8001b9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ba0:	e008      	b.n	8001bb4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ba2:	f7ff fa6f 	bl	8001084 <HAL_GetTick>
 8001ba6:	4602      	mov	r2, r0
 8001ba8:	693b      	ldr	r3, [r7, #16]
 8001baa:	1ad3      	subs	r3, r2, r3
 8001bac:	2b02      	cmp	r3, #2
 8001bae:	d901      	bls.n	8001bb4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001bb0:	2303      	movs	r3, #3
 8001bb2:	e067      	b.n	8001c84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bb4:	4b35      	ldr	r3, [pc, #212]	; (8001c8c <HAL_RCC_OscConfig+0x4f4>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d1f0      	bne.n	8001ba2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6a1b      	ldr	r3, [r3, #32]
 8001bc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bc8:	d108      	bne.n	8001bdc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001bca:	4b30      	ldr	r3, [pc, #192]	; (8001c8c <HAL_RCC_OscConfig+0x4f4>)
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	689b      	ldr	r3, [r3, #8]
 8001bd6:	492d      	ldr	r1, [pc, #180]	; (8001c8c <HAL_RCC_OscConfig+0x4f4>)
 8001bd8:	4313      	orrs	r3, r2
 8001bda:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001bdc:	4b2b      	ldr	r3, [pc, #172]	; (8001c8c <HAL_RCC_OscConfig+0x4f4>)
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6a19      	ldr	r1, [r3, #32]
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bec:	430b      	orrs	r3, r1
 8001bee:	4927      	ldr	r1, [pc, #156]	; (8001c8c <HAL_RCC_OscConfig+0x4f4>)
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001bf4:	4b27      	ldr	r3, [pc, #156]	; (8001c94 <HAL_RCC_OscConfig+0x4fc>)
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bfa:	f7ff fa43 	bl	8001084 <HAL_GetTick>
 8001bfe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c00:	e008      	b.n	8001c14 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c02:	f7ff fa3f 	bl	8001084 <HAL_GetTick>
 8001c06:	4602      	mov	r2, r0
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	1ad3      	subs	r3, r2, r3
 8001c0c:	2b02      	cmp	r3, #2
 8001c0e:	d901      	bls.n	8001c14 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001c10:	2303      	movs	r3, #3
 8001c12:	e037      	b.n	8001c84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c14:	4b1d      	ldr	r3, [pc, #116]	; (8001c8c <HAL_RCC_OscConfig+0x4f4>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d0f0      	beq.n	8001c02 <HAL_RCC_OscConfig+0x46a>
 8001c20:	e02f      	b.n	8001c82 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c22:	4b1c      	ldr	r3, [pc, #112]	; (8001c94 <HAL_RCC_OscConfig+0x4fc>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c28:	f7ff fa2c 	bl	8001084 <HAL_GetTick>
 8001c2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c2e:	e008      	b.n	8001c42 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c30:	f7ff fa28 	bl	8001084 <HAL_GetTick>
 8001c34:	4602      	mov	r2, r0
 8001c36:	693b      	ldr	r3, [r7, #16]
 8001c38:	1ad3      	subs	r3, r2, r3
 8001c3a:	2b02      	cmp	r3, #2
 8001c3c:	d901      	bls.n	8001c42 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001c3e:	2303      	movs	r3, #3
 8001c40:	e020      	b.n	8001c84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c42:	4b12      	ldr	r3, [pc, #72]	; (8001c8c <HAL_RCC_OscConfig+0x4f4>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d1f0      	bne.n	8001c30 <HAL_RCC_OscConfig+0x498>
 8001c4e:	e018      	b.n	8001c82 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	69db      	ldr	r3, [r3, #28]
 8001c54:	2b01      	cmp	r3, #1
 8001c56:	d101      	bne.n	8001c5c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e013      	b.n	8001c84 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001c5c:	4b0b      	ldr	r3, [pc, #44]	; (8001c8c <HAL_RCC_OscConfig+0x4f4>)
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6a1b      	ldr	r3, [r3, #32]
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d106      	bne.n	8001c7e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c7a:	429a      	cmp	r2, r3
 8001c7c:	d001      	beq.n	8001c82 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e000      	b.n	8001c84 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001c82:	2300      	movs	r3, #0
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	3718      	adds	r7, #24
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	40021000 	.word	0x40021000
 8001c90:	40007000 	.word	0x40007000
 8001c94:	42420060 	.word	0x42420060

08001c98 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b084      	sub	sp, #16
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
 8001ca0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d101      	bne.n	8001cac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ca8:	2301      	movs	r3, #1
 8001caa:	e0d0      	b.n	8001e4e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001cac:	4b6a      	ldr	r3, [pc, #424]	; (8001e58 <HAL_RCC_ClockConfig+0x1c0>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f003 0307 	and.w	r3, r3, #7
 8001cb4:	683a      	ldr	r2, [r7, #0]
 8001cb6:	429a      	cmp	r2, r3
 8001cb8:	d910      	bls.n	8001cdc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cba:	4b67      	ldr	r3, [pc, #412]	; (8001e58 <HAL_RCC_ClockConfig+0x1c0>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f023 0207 	bic.w	r2, r3, #7
 8001cc2:	4965      	ldr	r1, [pc, #404]	; (8001e58 <HAL_RCC_ClockConfig+0x1c0>)
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cca:	4b63      	ldr	r3, [pc, #396]	; (8001e58 <HAL_RCC_ClockConfig+0x1c0>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f003 0307 	and.w	r3, r3, #7
 8001cd2:	683a      	ldr	r2, [r7, #0]
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	d001      	beq.n	8001cdc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001cd8:	2301      	movs	r3, #1
 8001cda:	e0b8      	b.n	8001e4e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f003 0302 	and.w	r3, r3, #2
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d020      	beq.n	8001d2a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f003 0304 	and.w	r3, r3, #4
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d005      	beq.n	8001d00 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001cf4:	4b59      	ldr	r3, [pc, #356]	; (8001e5c <HAL_RCC_ClockConfig+0x1c4>)
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	4a58      	ldr	r2, [pc, #352]	; (8001e5c <HAL_RCC_ClockConfig+0x1c4>)
 8001cfa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001cfe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f003 0308 	and.w	r3, r3, #8
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d005      	beq.n	8001d18 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d0c:	4b53      	ldr	r3, [pc, #332]	; (8001e5c <HAL_RCC_ClockConfig+0x1c4>)
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	4a52      	ldr	r2, [pc, #328]	; (8001e5c <HAL_RCC_ClockConfig+0x1c4>)
 8001d12:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001d16:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d18:	4b50      	ldr	r3, [pc, #320]	; (8001e5c <HAL_RCC_ClockConfig+0x1c4>)
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	689b      	ldr	r3, [r3, #8]
 8001d24:	494d      	ldr	r1, [pc, #308]	; (8001e5c <HAL_RCC_ClockConfig+0x1c4>)
 8001d26:	4313      	orrs	r3, r2
 8001d28:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f003 0301 	and.w	r3, r3, #1
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d040      	beq.n	8001db8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	2b01      	cmp	r3, #1
 8001d3c:	d107      	bne.n	8001d4e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d3e:	4b47      	ldr	r3, [pc, #284]	; (8001e5c <HAL_RCC_ClockConfig+0x1c4>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d115      	bne.n	8001d76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	e07f      	b.n	8001e4e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	2b02      	cmp	r3, #2
 8001d54:	d107      	bne.n	8001d66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d56:	4b41      	ldr	r3, [pc, #260]	; (8001e5c <HAL_RCC_ClockConfig+0x1c4>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d109      	bne.n	8001d76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d62:	2301      	movs	r3, #1
 8001d64:	e073      	b.n	8001e4e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d66:	4b3d      	ldr	r3, [pc, #244]	; (8001e5c <HAL_RCC_ClockConfig+0x1c4>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f003 0302 	and.w	r3, r3, #2
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d101      	bne.n	8001d76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d72:	2301      	movs	r3, #1
 8001d74:	e06b      	b.n	8001e4e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d76:	4b39      	ldr	r3, [pc, #228]	; (8001e5c <HAL_RCC_ClockConfig+0x1c4>)
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	f023 0203 	bic.w	r2, r3, #3
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	685b      	ldr	r3, [r3, #4]
 8001d82:	4936      	ldr	r1, [pc, #216]	; (8001e5c <HAL_RCC_ClockConfig+0x1c4>)
 8001d84:	4313      	orrs	r3, r2
 8001d86:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d88:	f7ff f97c 	bl	8001084 <HAL_GetTick>
 8001d8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d8e:	e00a      	b.n	8001da6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d90:	f7ff f978 	bl	8001084 <HAL_GetTick>
 8001d94:	4602      	mov	r2, r0
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	1ad3      	subs	r3, r2, r3
 8001d9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d901      	bls.n	8001da6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001da2:	2303      	movs	r3, #3
 8001da4:	e053      	b.n	8001e4e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001da6:	4b2d      	ldr	r3, [pc, #180]	; (8001e5c <HAL_RCC_ClockConfig+0x1c4>)
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	f003 020c 	and.w	r2, r3, #12
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	009b      	lsls	r3, r3, #2
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d1eb      	bne.n	8001d90 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001db8:	4b27      	ldr	r3, [pc, #156]	; (8001e58 <HAL_RCC_ClockConfig+0x1c0>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f003 0307 	and.w	r3, r3, #7
 8001dc0:	683a      	ldr	r2, [r7, #0]
 8001dc2:	429a      	cmp	r2, r3
 8001dc4:	d210      	bcs.n	8001de8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dc6:	4b24      	ldr	r3, [pc, #144]	; (8001e58 <HAL_RCC_ClockConfig+0x1c0>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f023 0207 	bic.w	r2, r3, #7
 8001dce:	4922      	ldr	r1, [pc, #136]	; (8001e58 <HAL_RCC_ClockConfig+0x1c0>)
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dd6:	4b20      	ldr	r3, [pc, #128]	; (8001e58 <HAL_RCC_ClockConfig+0x1c0>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f003 0307 	and.w	r3, r3, #7
 8001dde:	683a      	ldr	r2, [r7, #0]
 8001de0:	429a      	cmp	r2, r3
 8001de2:	d001      	beq.n	8001de8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001de4:	2301      	movs	r3, #1
 8001de6:	e032      	b.n	8001e4e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f003 0304 	and.w	r3, r3, #4
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d008      	beq.n	8001e06 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001df4:	4b19      	ldr	r3, [pc, #100]	; (8001e5c <HAL_RCC_ClockConfig+0x1c4>)
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	4916      	ldr	r1, [pc, #88]	; (8001e5c <HAL_RCC_ClockConfig+0x1c4>)
 8001e02:	4313      	orrs	r3, r2
 8001e04:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f003 0308 	and.w	r3, r3, #8
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d009      	beq.n	8001e26 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e12:	4b12      	ldr	r3, [pc, #72]	; (8001e5c <HAL_RCC_ClockConfig+0x1c4>)
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	691b      	ldr	r3, [r3, #16]
 8001e1e:	00db      	lsls	r3, r3, #3
 8001e20:	490e      	ldr	r1, [pc, #56]	; (8001e5c <HAL_RCC_ClockConfig+0x1c4>)
 8001e22:	4313      	orrs	r3, r2
 8001e24:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e26:	f000 f821 	bl	8001e6c <HAL_RCC_GetSysClockFreq>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	4b0b      	ldr	r3, [pc, #44]	; (8001e5c <HAL_RCC_ClockConfig+0x1c4>)
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	091b      	lsrs	r3, r3, #4
 8001e32:	f003 030f 	and.w	r3, r3, #15
 8001e36:	490a      	ldr	r1, [pc, #40]	; (8001e60 <HAL_RCC_ClockConfig+0x1c8>)
 8001e38:	5ccb      	ldrb	r3, [r1, r3]
 8001e3a:	fa22 f303 	lsr.w	r3, r2, r3
 8001e3e:	4a09      	ldr	r2, [pc, #36]	; (8001e64 <HAL_RCC_ClockConfig+0x1cc>)
 8001e40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001e42:	4b09      	ldr	r3, [pc, #36]	; (8001e68 <HAL_RCC_ClockConfig+0x1d0>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4618      	mov	r0, r3
 8001e48:	f7ff f8da 	bl	8001000 <HAL_InitTick>

  return HAL_OK;
 8001e4c:	2300      	movs	r3, #0
}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	3710      	adds	r7, #16
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	40022000 	.word	0x40022000
 8001e5c:	40021000 	.word	0x40021000
 8001e60:	08003a48 	.word	0x08003a48
 8001e64:	20000000 	.word	0x20000000
 8001e68:	20000004 	.word	0x20000004

08001e6c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e6c:	b490      	push	{r4, r7}
 8001e6e:	b08a      	sub	sp, #40	; 0x28
 8001e70:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001e72:	4b2a      	ldr	r3, [pc, #168]	; (8001f1c <HAL_RCC_GetSysClockFreq+0xb0>)
 8001e74:	1d3c      	adds	r4, r7, #4
 8001e76:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001e78:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001e7c:	f240 2301 	movw	r3, #513	; 0x201
 8001e80:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e82:	2300      	movs	r3, #0
 8001e84:	61fb      	str	r3, [r7, #28]
 8001e86:	2300      	movs	r3, #0
 8001e88:	61bb      	str	r3, [r7, #24]
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	627b      	str	r3, [r7, #36]	; 0x24
 8001e8e:	2300      	movs	r3, #0
 8001e90:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001e92:	2300      	movs	r3, #0
 8001e94:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001e96:	4b22      	ldr	r3, [pc, #136]	; (8001f20 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e9c:	69fb      	ldr	r3, [r7, #28]
 8001e9e:	f003 030c 	and.w	r3, r3, #12
 8001ea2:	2b04      	cmp	r3, #4
 8001ea4:	d002      	beq.n	8001eac <HAL_RCC_GetSysClockFreq+0x40>
 8001ea6:	2b08      	cmp	r3, #8
 8001ea8:	d003      	beq.n	8001eb2 <HAL_RCC_GetSysClockFreq+0x46>
 8001eaa:	e02d      	b.n	8001f08 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001eac:	4b1d      	ldr	r3, [pc, #116]	; (8001f24 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001eae:	623b      	str	r3, [r7, #32]
      break;
 8001eb0:	e02d      	b.n	8001f0e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001eb2:	69fb      	ldr	r3, [r7, #28]
 8001eb4:	0c9b      	lsrs	r3, r3, #18
 8001eb6:	f003 030f 	and.w	r3, r3, #15
 8001eba:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001ebe:	4413      	add	r3, r2
 8001ec0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001ec4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001ec6:	69fb      	ldr	r3, [r7, #28]
 8001ec8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d013      	beq.n	8001ef8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001ed0:	4b13      	ldr	r3, [pc, #76]	; (8001f20 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	0c5b      	lsrs	r3, r3, #17
 8001ed6:	f003 0301 	and.w	r3, r3, #1
 8001eda:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001ede:	4413      	add	r3, r2
 8001ee0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001ee4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	4a0e      	ldr	r2, [pc, #56]	; (8001f24 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001eea:	fb02 f203 	mul.w	r2, r2, r3
 8001eee:	69bb      	ldr	r3, [r7, #24]
 8001ef0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ef4:	627b      	str	r3, [r7, #36]	; 0x24
 8001ef6:	e004      	b.n	8001f02 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	4a0b      	ldr	r2, [pc, #44]	; (8001f28 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001efc:	fb02 f303 	mul.w	r3, r2, r3
 8001f00:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f04:	623b      	str	r3, [r7, #32]
      break;
 8001f06:	e002      	b.n	8001f0e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f08:	4b06      	ldr	r3, [pc, #24]	; (8001f24 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001f0a:	623b      	str	r3, [r7, #32]
      break;
 8001f0c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f0e:	6a3b      	ldr	r3, [r7, #32]
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	3728      	adds	r7, #40	; 0x28
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bc90      	pop	{r4, r7}
 8001f18:	4770      	bx	lr
 8001f1a:	bf00      	nop
 8001f1c:	08003a38 	.word	0x08003a38
 8001f20:	40021000 	.word	0x40021000
 8001f24:	007a1200 	.word	0x007a1200
 8001f28:	003d0900 	.word	0x003d0900

08001f2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f30:	4b02      	ldr	r3, [pc, #8]	; (8001f3c <HAL_RCC_GetHCLKFreq+0x10>)
 8001f32:	681b      	ldr	r3, [r3, #0]
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bc80      	pop	{r7}
 8001f3a:	4770      	bx	lr
 8001f3c:	20000000 	.word	0x20000000

08001f40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f44:	f7ff fff2 	bl	8001f2c <HAL_RCC_GetHCLKFreq>
 8001f48:	4602      	mov	r2, r0
 8001f4a:	4b05      	ldr	r3, [pc, #20]	; (8001f60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	0a1b      	lsrs	r3, r3, #8
 8001f50:	f003 0307 	and.w	r3, r3, #7
 8001f54:	4903      	ldr	r1, [pc, #12]	; (8001f64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f56:	5ccb      	ldrb	r3, [r1, r3]
 8001f58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	40021000 	.word	0x40021000
 8001f64:	08003a58 	.word	0x08003a58

08001f68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f6c:	f7ff ffde 	bl	8001f2c <HAL_RCC_GetHCLKFreq>
 8001f70:	4602      	mov	r2, r0
 8001f72:	4b05      	ldr	r3, [pc, #20]	; (8001f88 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	0adb      	lsrs	r3, r3, #11
 8001f78:	f003 0307 	and.w	r3, r3, #7
 8001f7c:	4903      	ldr	r1, [pc, #12]	; (8001f8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f7e:	5ccb      	ldrb	r3, [r1, r3]
 8001f80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f84:	4618      	mov	r0, r3
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	40021000 	.word	0x40021000
 8001f8c:	08003a58 	.word	0x08003a58

08001f90 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b085      	sub	sp, #20
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001f98:	4b0a      	ldr	r3, [pc, #40]	; (8001fc4 <RCC_Delay+0x34>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a0a      	ldr	r2, [pc, #40]	; (8001fc8 <RCC_Delay+0x38>)
 8001f9e:	fba2 2303 	umull	r2, r3, r2, r3
 8001fa2:	0a5b      	lsrs	r3, r3, #9
 8001fa4:	687a      	ldr	r2, [r7, #4]
 8001fa6:	fb02 f303 	mul.w	r3, r2, r3
 8001faa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001fac:	bf00      	nop
  }
  while (Delay --);
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	1e5a      	subs	r2, r3, #1
 8001fb2:	60fa      	str	r2, [r7, #12]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d1f9      	bne.n	8001fac <RCC_Delay+0x1c>
}
 8001fb8:	bf00      	nop
 8001fba:	bf00      	nop
 8001fbc:	3714      	adds	r7, #20
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bc80      	pop	{r7}
 8001fc2:	4770      	bx	lr
 8001fc4:	20000000 	.word	0x20000000
 8001fc8:	10624dd3 	.word	0x10624dd3

08001fcc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b082      	sub	sp, #8
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d101      	bne.n	8001fde <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e041      	b.n	8002062 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fe4:	b2db      	uxtb	r3, r3
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d106      	bne.n	8001ff8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2200      	movs	r2, #0
 8001fee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	f7fe feda 	bl	8000dac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2202      	movs	r2, #2
 8001ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	3304      	adds	r3, #4
 8002008:	4619      	mov	r1, r3
 800200a:	4610      	mov	r0, r2
 800200c:	f000 fa6a 	bl	80024e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2201      	movs	r2, #1
 8002014:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2201      	movs	r2, #1
 800201c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2201      	movs	r2, #1
 8002024:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2201      	movs	r2, #1
 800202c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2201      	movs	r2, #1
 8002034:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2201      	movs	r2, #1
 800203c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2201      	movs	r2, #1
 8002044:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2201      	movs	r2, #1
 800204c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2201      	movs	r2, #1
 8002054:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2201      	movs	r2, #1
 800205c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002060:	2300      	movs	r3, #0
}
 8002062:	4618      	mov	r0, r3
 8002064:	3708      	adds	r7, #8
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
	...

0800206c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800206c:	b480      	push	{r7}
 800206e:	b085      	sub	sp, #20
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800207a:	b2db      	uxtb	r3, r3
 800207c:	2b01      	cmp	r3, #1
 800207e:	d001      	beq.n	8002084 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002080:	2301      	movs	r3, #1
 8002082:	e035      	b.n	80020f0 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2202      	movs	r2, #2
 8002088:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	68da      	ldr	r2, [r3, #12]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f042 0201 	orr.w	r2, r2, #1
 800209a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a16      	ldr	r2, [pc, #88]	; (80020fc <HAL_TIM_Base_Start_IT+0x90>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d009      	beq.n	80020ba <HAL_TIM_Base_Start_IT+0x4e>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020ae:	d004      	beq.n	80020ba <HAL_TIM_Base_Start_IT+0x4e>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a12      	ldr	r2, [pc, #72]	; (8002100 <HAL_TIM_Base_Start_IT+0x94>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d111      	bne.n	80020de <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	689b      	ldr	r3, [r3, #8]
 80020c0:	f003 0307 	and.w	r3, r3, #7
 80020c4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	2b06      	cmp	r3, #6
 80020ca:	d010      	beq.n	80020ee <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	681a      	ldr	r2, [r3, #0]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f042 0201 	orr.w	r2, r2, #1
 80020da:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020dc:	e007      	b.n	80020ee <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f042 0201 	orr.w	r2, r2, #1
 80020ec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80020ee:	2300      	movs	r3, #0
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3714      	adds	r7, #20
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bc80      	pop	{r7}
 80020f8:	4770      	bx	lr
 80020fa:	bf00      	nop
 80020fc:	40012c00 	.word	0x40012c00
 8002100:	40000400 	.word	0x40000400

08002104 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b082      	sub	sp, #8
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	691b      	ldr	r3, [r3, #16]
 8002112:	f003 0302 	and.w	r3, r3, #2
 8002116:	2b02      	cmp	r3, #2
 8002118:	d122      	bne.n	8002160 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	f003 0302 	and.w	r3, r3, #2
 8002124:	2b02      	cmp	r3, #2
 8002126:	d11b      	bne.n	8002160 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f06f 0202 	mvn.w	r2, #2
 8002130:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2201      	movs	r2, #1
 8002136:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	699b      	ldr	r3, [r3, #24]
 800213e:	f003 0303 	and.w	r3, r3, #3
 8002142:	2b00      	cmp	r3, #0
 8002144:	d003      	beq.n	800214e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002146:	6878      	ldr	r0, [r7, #4]
 8002148:	f000 f9b1 	bl	80024ae <HAL_TIM_IC_CaptureCallback>
 800214c:	e005      	b.n	800215a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800214e:	6878      	ldr	r0, [r7, #4]
 8002150:	f000 f9a4 	bl	800249c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002154:	6878      	ldr	r0, [r7, #4]
 8002156:	f000 f9b3 	bl	80024c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2200      	movs	r2, #0
 800215e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	691b      	ldr	r3, [r3, #16]
 8002166:	f003 0304 	and.w	r3, r3, #4
 800216a:	2b04      	cmp	r3, #4
 800216c:	d122      	bne.n	80021b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	68db      	ldr	r3, [r3, #12]
 8002174:	f003 0304 	and.w	r3, r3, #4
 8002178:	2b04      	cmp	r3, #4
 800217a:	d11b      	bne.n	80021b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f06f 0204 	mvn.w	r2, #4
 8002184:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2202      	movs	r2, #2
 800218a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	699b      	ldr	r3, [r3, #24]
 8002192:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002196:	2b00      	cmp	r3, #0
 8002198:	d003      	beq.n	80021a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800219a:	6878      	ldr	r0, [r7, #4]
 800219c:	f000 f987 	bl	80024ae <HAL_TIM_IC_CaptureCallback>
 80021a0:	e005      	b.n	80021ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021a2:	6878      	ldr	r0, [r7, #4]
 80021a4:	f000 f97a 	bl	800249c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021a8:	6878      	ldr	r0, [r7, #4]
 80021aa:	f000 f989 	bl	80024c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2200      	movs	r2, #0
 80021b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	691b      	ldr	r3, [r3, #16]
 80021ba:	f003 0308 	and.w	r3, r3, #8
 80021be:	2b08      	cmp	r3, #8
 80021c0:	d122      	bne.n	8002208 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	68db      	ldr	r3, [r3, #12]
 80021c8:	f003 0308 	and.w	r3, r3, #8
 80021cc:	2b08      	cmp	r3, #8
 80021ce:	d11b      	bne.n	8002208 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f06f 0208 	mvn.w	r2, #8
 80021d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2204      	movs	r2, #4
 80021de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	69db      	ldr	r3, [r3, #28]
 80021e6:	f003 0303 	and.w	r3, r3, #3
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d003      	beq.n	80021f6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021ee:	6878      	ldr	r0, [r7, #4]
 80021f0:	f000 f95d 	bl	80024ae <HAL_TIM_IC_CaptureCallback>
 80021f4:	e005      	b.n	8002202 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021f6:	6878      	ldr	r0, [r7, #4]
 80021f8:	f000 f950 	bl	800249c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021fc:	6878      	ldr	r0, [r7, #4]
 80021fe:	f000 f95f 	bl	80024c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2200      	movs	r2, #0
 8002206:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	691b      	ldr	r3, [r3, #16]
 800220e:	f003 0310 	and.w	r3, r3, #16
 8002212:	2b10      	cmp	r3, #16
 8002214:	d122      	bne.n	800225c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	68db      	ldr	r3, [r3, #12]
 800221c:	f003 0310 	and.w	r3, r3, #16
 8002220:	2b10      	cmp	r3, #16
 8002222:	d11b      	bne.n	800225c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f06f 0210 	mvn.w	r2, #16
 800222c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2208      	movs	r2, #8
 8002232:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	69db      	ldr	r3, [r3, #28]
 800223a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800223e:	2b00      	cmp	r3, #0
 8002240:	d003      	beq.n	800224a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002242:	6878      	ldr	r0, [r7, #4]
 8002244:	f000 f933 	bl	80024ae <HAL_TIM_IC_CaptureCallback>
 8002248:	e005      	b.n	8002256 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800224a:	6878      	ldr	r0, [r7, #4]
 800224c:	f000 f926 	bl	800249c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002250:	6878      	ldr	r0, [r7, #4]
 8002252:	f000 f935 	bl	80024c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2200      	movs	r2, #0
 800225a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	691b      	ldr	r3, [r3, #16]
 8002262:	f003 0301 	and.w	r3, r3, #1
 8002266:	2b01      	cmp	r3, #1
 8002268:	d10e      	bne.n	8002288 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	f003 0301 	and.w	r3, r3, #1
 8002274:	2b01      	cmp	r3, #1
 8002276:	d107      	bne.n	8002288 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f06f 0201 	mvn.w	r2, #1
 8002280:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	f7fe fb86 	bl	8000994 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	691b      	ldr	r3, [r3, #16]
 800228e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002292:	2b80      	cmp	r3, #128	; 0x80
 8002294:	d10e      	bne.n	80022b4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022a0:	2b80      	cmp	r3, #128	; 0x80
 80022a2:	d107      	bne.n	80022b4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80022ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80022ae:	6878      	ldr	r0, [r7, #4]
 80022b0:	f000 fa67 	bl	8002782 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	691b      	ldr	r3, [r3, #16]
 80022ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022be:	2b40      	cmp	r3, #64	; 0x40
 80022c0:	d10e      	bne.n	80022e0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	68db      	ldr	r3, [r3, #12]
 80022c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022cc:	2b40      	cmp	r3, #64	; 0x40
 80022ce:	d107      	bne.n	80022e0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80022d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80022da:	6878      	ldr	r0, [r7, #4]
 80022dc:	f000 f8f9 	bl	80024d2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	691b      	ldr	r3, [r3, #16]
 80022e6:	f003 0320 	and.w	r3, r3, #32
 80022ea:	2b20      	cmp	r3, #32
 80022ec:	d10e      	bne.n	800230c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	68db      	ldr	r3, [r3, #12]
 80022f4:	f003 0320 	and.w	r3, r3, #32
 80022f8:	2b20      	cmp	r3, #32
 80022fa:	d107      	bne.n	800230c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f06f 0220 	mvn.w	r2, #32
 8002304:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002306:	6878      	ldr	r0, [r7, #4]
 8002308:	f000 fa32 	bl	8002770 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800230c:	bf00      	nop
 800230e:	3708      	adds	r7, #8
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}

08002314 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b084      	sub	sp, #16
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
 800231c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002324:	2b01      	cmp	r3, #1
 8002326:	d101      	bne.n	800232c <HAL_TIM_ConfigClockSource+0x18>
 8002328:	2302      	movs	r3, #2
 800232a:	e0b3      	b.n	8002494 <HAL_TIM_ConfigClockSource+0x180>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2201      	movs	r2, #1
 8002330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2202      	movs	r2, #2
 8002338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800234a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002352:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	68fa      	ldr	r2, [r7, #12]
 800235a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002364:	d03e      	beq.n	80023e4 <HAL_TIM_ConfigClockSource+0xd0>
 8002366:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800236a:	f200 8087 	bhi.w	800247c <HAL_TIM_ConfigClockSource+0x168>
 800236e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002372:	f000 8085 	beq.w	8002480 <HAL_TIM_ConfigClockSource+0x16c>
 8002376:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800237a:	d87f      	bhi.n	800247c <HAL_TIM_ConfigClockSource+0x168>
 800237c:	2b70      	cmp	r3, #112	; 0x70
 800237e:	d01a      	beq.n	80023b6 <HAL_TIM_ConfigClockSource+0xa2>
 8002380:	2b70      	cmp	r3, #112	; 0x70
 8002382:	d87b      	bhi.n	800247c <HAL_TIM_ConfigClockSource+0x168>
 8002384:	2b60      	cmp	r3, #96	; 0x60
 8002386:	d050      	beq.n	800242a <HAL_TIM_ConfigClockSource+0x116>
 8002388:	2b60      	cmp	r3, #96	; 0x60
 800238a:	d877      	bhi.n	800247c <HAL_TIM_ConfigClockSource+0x168>
 800238c:	2b50      	cmp	r3, #80	; 0x50
 800238e:	d03c      	beq.n	800240a <HAL_TIM_ConfigClockSource+0xf6>
 8002390:	2b50      	cmp	r3, #80	; 0x50
 8002392:	d873      	bhi.n	800247c <HAL_TIM_ConfigClockSource+0x168>
 8002394:	2b40      	cmp	r3, #64	; 0x40
 8002396:	d058      	beq.n	800244a <HAL_TIM_ConfigClockSource+0x136>
 8002398:	2b40      	cmp	r3, #64	; 0x40
 800239a:	d86f      	bhi.n	800247c <HAL_TIM_ConfigClockSource+0x168>
 800239c:	2b30      	cmp	r3, #48	; 0x30
 800239e:	d064      	beq.n	800246a <HAL_TIM_ConfigClockSource+0x156>
 80023a0:	2b30      	cmp	r3, #48	; 0x30
 80023a2:	d86b      	bhi.n	800247c <HAL_TIM_ConfigClockSource+0x168>
 80023a4:	2b20      	cmp	r3, #32
 80023a6:	d060      	beq.n	800246a <HAL_TIM_ConfigClockSource+0x156>
 80023a8:	2b20      	cmp	r3, #32
 80023aa:	d867      	bhi.n	800247c <HAL_TIM_ConfigClockSource+0x168>
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d05c      	beq.n	800246a <HAL_TIM_ConfigClockSource+0x156>
 80023b0:	2b10      	cmp	r3, #16
 80023b2:	d05a      	beq.n	800246a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80023b4:	e062      	b.n	800247c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6818      	ldr	r0, [r3, #0]
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	6899      	ldr	r1, [r3, #8]
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	685a      	ldr	r2, [r3, #4]
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	68db      	ldr	r3, [r3, #12]
 80023c6:	f000 f95c 	bl	8002682 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80023d8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	68fa      	ldr	r2, [r7, #12]
 80023e0:	609a      	str	r2, [r3, #8]
      break;
 80023e2:	e04e      	b.n	8002482 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6818      	ldr	r0, [r3, #0]
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	6899      	ldr	r1, [r3, #8]
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	685a      	ldr	r2, [r3, #4]
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	f000 f945 	bl	8002682 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	689a      	ldr	r2, [r3, #8]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002406:	609a      	str	r2, [r3, #8]
      break;
 8002408:	e03b      	b.n	8002482 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6818      	ldr	r0, [r3, #0]
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	6859      	ldr	r1, [r3, #4]
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	68db      	ldr	r3, [r3, #12]
 8002416:	461a      	mov	r2, r3
 8002418:	f000 f8bc 	bl	8002594 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	2150      	movs	r1, #80	; 0x50
 8002422:	4618      	mov	r0, r3
 8002424:	f000 f913 	bl	800264e <TIM_ITRx_SetConfig>
      break;
 8002428:	e02b      	b.n	8002482 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6818      	ldr	r0, [r3, #0]
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	6859      	ldr	r1, [r3, #4]
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	68db      	ldr	r3, [r3, #12]
 8002436:	461a      	mov	r2, r3
 8002438:	f000 f8da 	bl	80025f0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	2160      	movs	r1, #96	; 0x60
 8002442:	4618      	mov	r0, r3
 8002444:	f000 f903 	bl	800264e <TIM_ITRx_SetConfig>
      break;
 8002448:	e01b      	b.n	8002482 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6818      	ldr	r0, [r3, #0]
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	6859      	ldr	r1, [r3, #4]
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	68db      	ldr	r3, [r3, #12]
 8002456:	461a      	mov	r2, r3
 8002458:	f000 f89c 	bl	8002594 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	2140      	movs	r1, #64	; 0x40
 8002462:	4618      	mov	r0, r3
 8002464:	f000 f8f3 	bl	800264e <TIM_ITRx_SetConfig>
      break;
 8002468:	e00b      	b.n	8002482 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4619      	mov	r1, r3
 8002474:	4610      	mov	r0, r2
 8002476:	f000 f8ea 	bl	800264e <TIM_ITRx_SetConfig>
        break;
 800247a:	e002      	b.n	8002482 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800247c:	bf00      	nop
 800247e:	e000      	b.n	8002482 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002480:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2201      	movs	r2, #1
 8002486:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2200      	movs	r2, #0
 800248e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002492:	2300      	movs	r3, #0
}
 8002494:	4618      	mov	r0, r3
 8002496:	3710      	adds	r7, #16
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}

0800249c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800249c:	b480      	push	{r7}
 800249e:	b083      	sub	sp, #12
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80024a4:	bf00      	nop
 80024a6:	370c      	adds	r7, #12
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bc80      	pop	{r7}
 80024ac:	4770      	bx	lr

080024ae <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80024ae:	b480      	push	{r7}
 80024b0:	b083      	sub	sp, #12
 80024b2:	af00      	add	r7, sp, #0
 80024b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80024b6:	bf00      	nop
 80024b8:	370c      	adds	r7, #12
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bc80      	pop	{r7}
 80024be:	4770      	bx	lr

080024c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b083      	sub	sp, #12
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80024c8:	bf00      	nop
 80024ca:	370c      	adds	r7, #12
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bc80      	pop	{r7}
 80024d0:	4770      	bx	lr

080024d2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80024d2:	b480      	push	{r7}
 80024d4:	b083      	sub	sp, #12
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80024da:	bf00      	nop
 80024dc:	370c      	adds	r7, #12
 80024de:	46bd      	mov	sp, r7
 80024e0:	bc80      	pop	{r7}
 80024e2:	4770      	bx	lr

080024e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b085      	sub	sp, #20
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	4a25      	ldr	r2, [pc, #148]	; (800258c <TIM_Base_SetConfig+0xa8>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d007      	beq.n	800250c <TIM_Base_SetConfig+0x28>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002502:	d003      	beq.n	800250c <TIM_Base_SetConfig+0x28>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	4a22      	ldr	r2, [pc, #136]	; (8002590 <TIM_Base_SetConfig+0xac>)
 8002508:	4293      	cmp	r3, r2
 800250a:	d108      	bne.n	800251e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002512:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	68fa      	ldr	r2, [r7, #12]
 800251a:	4313      	orrs	r3, r2
 800251c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	4a1a      	ldr	r2, [pc, #104]	; (800258c <TIM_Base_SetConfig+0xa8>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d007      	beq.n	8002536 <TIM_Base_SetConfig+0x52>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800252c:	d003      	beq.n	8002536 <TIM_Base_SetConfig+0x52>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	4a17      	ldr	r2, [pc, #92]	; (8002590 <TIM_Base_SetConfig+0xac>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d108      	bne.n	8002548 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800253c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	68db      	ldr	r3, [r3, #12]
 8002542:	68fa      	ldr	r2, [r7, #12]
 8002544:	4313      	orrs	r3, r2
 8002546:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	695b      	ldr	r3, [r3, #20]
 8002552:	4313      	orrs	r3, r2
 8002554:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	68fa      	ldr	r2, [r7, #12]
 800255a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	689a      	ldr	r2, [r3, #8]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	4a07      	ldr	r2, [pc, #28]	; (800258c <TIM_Base_SetConfig+0xa8>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d103      	bne.n	800257c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	691a      	ldr	r2, [r3, #16]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2201      	movs	r2, #1
 8002580:	615a      	str	r2, [r3, #20]
}
 8002582:	bf00      	nop
 8002584:	3714      	adds	r7, #20
 8002586:	46bd      	mov	sp, r7
 8002588:	bc80      	pop	{r7}
 800258a:	4770      	bx	lr
 800258c:	40012c00 	.word	0x40012c00
 8002590:	40000400 	.word	0x40000400

08002594 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002594:	b480      	push	{r7}
 8002596:	b087      	sub	sp, #28
 8002598:	af00      	add	r7, sp, #0
 800259a:	60f8      	str	r0, [r7, #12]
 800259c:	60b9      	str	r1, [r7, #8]
 800259e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	6a1b      	ldr	r3, [r3, #32]
 80025a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	6a1b      	ldr	r3, [r3, #32]
 80025aa:	f023 0201 	bic.w	r2, r3, #1
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	699b      	ldr	r3, [r3, #24]
 80025b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80025b8:	693b      	ldr	r3, [r7, #16]
 80025ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80025be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	011b      	lsls	r3, r3, #4
 80025c4:	693a      	ldr	r2, [r7, #16]
 80025c6:	4313      	orrs	r3, r2
 80025c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	f023 030a 	bic.w	r3, r3, #10
 80025d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80025d2:	697a      	ldr	r2, [r7, #20]
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	4313      	orrs	r3, r2
 80025d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	693a      	ldr	r2, [r7, #16]
 80025de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	697a      	ldr	r2, [r7, #20]
 80025e4:	621a      	str	r2, [r3, #32]
}
 80025e6:	bf00      	nop
 80025e8:	371c      	adds	r7, #28
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bc80      	pop	{r7}
 80025ee:	4770      	bx	lr

080025f0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b087      	sub	sp, #28
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	60f8      	str	r0, [r7, #12]
 80025f8:	60b9      	str	r1, [r7, #8]
 80025fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	6a1b      	ldr	r3, [r3, #32]
 8002600:	f023 0210 	bic.w	r2, r3, #16
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	699b      	ldr	r3, [r3, #24]
 800260c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	6a1b      	ldr	r3, [r3, #32]
 8002612:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800261a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	031b      	lsls	r3, r3, #12
 8002620:	697a      	ldr	r2, [r7, #20]
 8002622:	4313      	orrs	r3, r2
 8002624:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800262c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800262e:	68bb      	ldr	r3, [r7, #8]
 8002630:	011b      	lsls	r3, r3, #4
 8002632:	693a      	ldr	r2, [r7, #16]
 8002634:	4313      	orrs	r3, r2
 8002636:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	697a      	ldr	r2, [r7, #20]
 800263c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	693a      	ldr	r2, [r7, #16]
 8002642:	621a      	str	r2, [r3, #32]
}
 8002644:	bf00      	nop
 8002646:	371c      	adds	r7, #28
 8002648:	46bd      	mov	sp, r7
 800264a:	bc80      	pop	{r7}
 800264c:	4770      	bx	lr

0800264e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800264e:	b480      	push	{r7}
 8002650:	b085      	sub	sp, #20
 8002652:	af00      	add	r7, sp, #0
 8002654:	6078      	str	r0, [r7, #4]
 8002656:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002664:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002666:	683a      	ldr	r2, [r7, #0]
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	4313      	orrs	r3, r2
 800266c:	f043 0307 	orr.w	r3, r3, #7
 8002670:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	68fa      	ldr	r2, [r7, #12]
 8002676:	609a      	str	r2, [r3, #8]
}
 8002678:	bf00      	nop
 800267a:	3714      	adds	r7, #20
 800267c:	46bd      	mov	sp, r7
 800267e:	bc80      	pop	{r7}
 8002680:	4770      	bx	lr

08002682 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002682:	b480      	push	{r7}
 8002684:	b087      	sub	sp, #28
 8002686:	af00      	add	r7, sp, #0
 8002688:	60f8      	str	r0, [r7, #12]
 800268a:	60b9      	str	r1, [r7, #8]
 800268c:	607a      	str	r2, [r7, #4]
 800268e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800269c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	021a      	lsls	r2, r3, #8
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	431a      	orrs	r2, r3
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	4313      	orrs	r3, r2
 80026aa:	697a      	ldr	r2, [r7, #20]
 80026ac:	4313      	orrs	r3, r2
 80026ae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	697a      	ldr	r2, [r7, #20]
 80026b4:	609a      	str	r2, [r3, #8]
}
 80026b6:	bf00      	nop
 80026b8:	371c      	adds	r7, #28
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bc80      	pop	{r7}
 80026be:	4770      	bx	lr

080026c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b085      	sub	sp, #20
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
 80026c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d101      	bne.n	80026d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80026d4:	2302      	movs	r3, #2
 80026d6:	e041      	b.n	800275c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2201      	movs	r2, #1
 80026dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2202      	movs	r2, #2
 80026e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	68fa      	ldr	r2, [r7, #12]
 8002706:	4313      	orrs	r3, r2
 8002708:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	68fa      	ldr	r2, [r7, #12]
 8002710:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a14      	ldr	r2, [pc, #80]	; (8002768 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d009      	beq.n	8002730 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002724:	d004      	beq.n	8002730 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a10      	ldr	r2, [pc, #64]	; (800276c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d10c      	bne.n	800274a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002730:	68bb      	ldr	r3, [r7, #8]
 8002732:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002736:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	68ba      	ldr	r2, [r7, #8]
 800273e:	4313      	orrs	r3, r2
 8002740:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	68ba      	ldr	r2, [r7, #8]
 8002748:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2201      	movs	r2, #1
 800274e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2200      	movs	r2, #0
 8002756:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800275a:	2300      	movs	r3, #0
}
 800275c:	4618      	mov	r0, r3
 800275e:	3714      	adds	r7, #20
 8002760:	46bd      	mov	sp, r7
 8002762:	bc80      	pop	{r7}
 8002764:	4770      	bx	lr
 8002766:	bf00      	nop
 8002768:	40012c00 	.word	0x40012c00
 800276c:	40000400 	.word	0x40000400

08002770 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002770:	b480      	push	{r7}
 8002772:	b083      	sub	sp, #12
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002778:	bf00      	nop
 800277a:	370c      	adds	r7, #12
 800277c:	46bd      	mov	sp, r7
 800277e:	bc80      	pop	{r7}
 8002780:	4770      	bx	lr

08002782 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002782:	b480      	push	{r7}
 8002784:	b083      	sub	sp, #12
 8002786:	af00      	add	r7, sp, #0
 8002788:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800278a:	bf00      	nop
 800278c:	370c      	adds	r7, #12
 800278e:	46bd      	mov	sp, r7
 8002790:	bc80      	pop	{r7}
 8002792:	4770      	bx	lr

08002794 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b082      	sub	sp, #8
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d101      	bne.n	80027a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	e03f      	b.n	8002826 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027ac:	b2db      	uxtb	r3, r3
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d106      	bne.n	80027c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2200      	movs	r2, #0
 80027b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	f7fe fb1a 	bl	8000df4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2224      	movs	r2, #36	; 0x24
 80027c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	68da      	ldr	r2, [r3, #12]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80027d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80027d8:	6878      	ldr	r0, [r7, #4]
 80027da:	f000 fc25 	bl	8003028 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	691a      	ldr	r2, [r3, #16]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80027ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	695a      	ldr	r2, [r3, #20]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80027fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	68da      	ldr	r2, [r3, #12]
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800280c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2200      	movs	r2, #0
 8002812:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2220      	movs	r2, #32
 8002818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2220      	movs	r2, #32
 8002820:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002824:	2300      	movs	r3, #0
}
 8002826:	4618      	mov	r0, r3
 8002828:	3708      	adds	r7, #8
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}

0800282e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800282e:	b580      	push	{r7, lr}
 8002830:	b08a      	sub	sp, #40	; 0x28
 8002832:	af02      	add	r7, sp, #8
 8002834:	60f8      	str	r0, [r7, #12]
 8002836:	60b9      	str	r1, [r7, #8]
 8002838:	603b      	str	r3, [r7, #0]
 800283a:	4613      	mov	r3, r2
 800283c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800283e:	2300      	movs	r3, #0
 8002840:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002848:	b2db      	uxtb	r3, r3
 800284a:	2b20      	cmp	r3, #32
 800284c:	d17c      	bne.n	8002948 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d002      	beq.n	800285a <HAL_UART_Transmit+0x2c>
 8002854:	88fb      	ldrh	r3, [r7, #6]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d101      	bne.n	800285e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	e075      	b.n	800294a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002864:	2b01      	cmp	r3, #1
 8002866:	d101      	bne.n	800286c <HAL_UART_Transmit+0x3e>
 8002868:	2302      	movs	r3, #2
 800286a:	e06e      	b.n	800294a <HAL_UART_Transmit+0x11c>
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	2201      	movs	r2, #1
 8002870:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2200      	movs	r2, #0
 8002878:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	2221      	movs	r2, #33	; 0x21
 800287e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002882:	f7fe fbff 	bl	8001084 <HAL_GetTick>
 8002886:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	88fa      	ldrh	r2, [r7, #6]
 800288c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	88fa      	ldrh	r2, [r7, #6]
 8002892:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800289c:	d108      	bne.n	80028b0 <HAL_UART_Transmit+0x82>
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	691b      	ldr	r3, [r3, #16]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d104      	bne.n	80028b0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80028a6:	2300      	movs	r3, #0
 80028a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80028aa:	68bb      	ldr	r3, [r7, #8]
 80028ac:	61bb      	str	r3, [r7, #24]
 80028ae:	e003      	b.n	80028b8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80028b0:	68bb      	ldr	r3, [r7, #8]
 80028b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80028b4:	2300      	movs	r3, #0
 80028b6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	2200      	movs	r2, #0
 80028bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80028c0:	e02a      	b.n	8002918 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	9300      	str	r3, [sp, #0]
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	2200      	movs	r2, #0
 80028ca:	2180      	movs	r1, #128	; 0x80
 80028cc:	68f8      	ldr	r0, [r7, #12]
 80028ce:	f000 fa11 	bl	8002cf4 <UART_WaitOnFlagUntilTimeout>
 80028d2:	4603      	mov	r3, r0
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d001      	beq.n	80028dc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80028d8:	2303      	movs	r3, #3
 80028da:	e036      	b.n	800294a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80028dc:	69fb      	ldr	r3, [r7, #28]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d10b      	bne.n	80028fa <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80028e2:	69bb      	ldr	r3, [r7, #24]
 80028e4:	881b      	ldrh	r3, [r3, #0]
 80028e6:	461a      	mov	r2, r3
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80028f0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80028f2:	69bb      	ldr	r3, [r7, #24]
 80028f4:	3302      	adds	r3, #2
 80028f6:	61bb      	str	r3, [r7, #24]
 80028f8:	e007      	b.n	800290a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80028fa:	69fb      	ldr	r3, [r7, #28]
 80028fc:	781a      	ldrb	r2, [r3, #0]
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002904:	69fb      	ldr	r3, [r7, #28]
 8002906:	3301      	adds	r3, #1
 8002908:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800290e:	b29b      	uxth	r3, r3
 8002910:	3b01      	subs	r3, #1
 8002912:	b29a      	uxth	r2, r3
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800291c:	b29b      	uxth	r3, r3
 800291e:	2b00      	cmp	r3, #0
 8002920:	d1cf      	bne.n	80028c2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	9300      	str	r3, [sp, #0]
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	2200      	movs	r2, #0
 800292a:	2140      	movs	r1, #64	; 0x40
 800292c:	68f8      	ldr	r0, [r7, #12]
 800292e:	f000 f9e1 	bl	8002cf4 <UART_WaitOnFlagUntilTimeout>
 8002932:	4603      	mov	r3, r0
 8002934:	2b00      	cmp	r3, #0
 8002936:	d001      	beq.n	800293c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002938:	2303      	movs	r3, #3
 800293a:	e006      	b.n	800294a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	2220      	movs	r2, #32
 8002940:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002944:	2300      	movs	r3, #0
 8002946:	e000      	b.n	800294a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002948:	2302      	movs	r3, #2
  }
}
 800294a:	4618      	mov	r0, r3
 800294c:	3720      	adds	r7, #32
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
	...

08002954 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b08a      	sub	sp, #40	; 0x28
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	68db      	ldr	r3, [r3, #12]
 800296a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	695b      	ldr	r3, [r3, #20]
 8002972:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8002974:	2300      	movs	r3, #0
 8002976:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8002978:	2300      	movs	r3, #0
 800297a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800297c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800297e:	f003 030f 	and.w	r3, r3, #15
 8002982:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8002984:	69bb      	ldr	r3, [r7, #24]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d10d      	bne.n	80029a6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800298a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800298c:	f003 0320 	and.w	r3, r3, #32
 8002990:	2b00      	cmp	r3, #0
 8002992:	d008      	beq.n	80029a6 <HAL_UART_IRQHandler+0x52>
 8002994:	6a3b      	ldr	r3, [r7, #32]
 8002996:	f003 0320 	and.w	r3, r3, #32
 800299a:	2b00      	cmp	r3, #0
 800299c:	d003      	beq.n	80029a6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800299e:	6878      	ldr	r0, [r7, #4]
 80029a0:	f000 fa99 	bl	8002ed6 <UART_Receive_IT>
      return;
 80029a4:	e17b      	b.n	8002c9e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80029a6:	69bb      	ldr	r3, [r7, #24]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	f000 80b1 	beq.w	8002b10 <HAL_UART_IRQHandler+0x1bc>
 80029ae:	69fb      	ldr	r3, [r7, #28]
 80029b0:	f003 0301 	and.w	r3, r3, #1
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d105      	bne.n	80029c4 <HAL_UART_IRQHandler+0x70>
 80029b8:	6a3b      	ldr	r3, [r7, #32]
 80029ba:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80029be:	2b00      	cmp	r3, #0
 80029c0:	f000 80a6 	beq.w	8002b10 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80029c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029c6:	f003 0301 	and.w	r3, r3, #1
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d00a      	beq.n	80029e4 <HAL_UART_IRQHandler+0x90>
 80029ce:	6a3b      	ldr	r3, [r7, #32]
 80029d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d005      	beq.n	80029e4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029dc:	f043 0201 	orr.w	r2, r3, #1
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80029e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029e6:	f003 0304 	and.w	r3, r3, #4
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d00a      	beq.n	8002a04 <HAL_UART_IRQHandler+0xb0>
 80029ee:	69fb      	ldr	r3, [r7, #28]
 80029f0:	f003 0301 	and.w	r3, r3, #1
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d005      	beq.n	8002a04 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fc:	f043 0202 	orr.w	r2, r3, #2
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a06:	f003 0302 	and.w	r3, r3, #2
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d00a      	beq.n	8002a24 <HAL_UART_IRQHandler+0xd0>
 8002a0e:	69fb      	ldr	r3, [r7, #28]
 8002a10:	f003 0301 	and.w	r3, r3, #1
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d005      	beq.n	8002a24 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a1c:	f043 0204 	orr.w	r2, r3, #4
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a26:	f003 0308 	and.w	r3, r3, #8
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d00f      	beq.n	8002a4e <HAL_UART_IRQHandler+0xfa>
 8002a2e:	6a3b      	ldr	r3, [r7, #32]
 8002a30:	f003 0320 	and.w	r3, r3, #32
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d104      	bne.n	8002a42 <HAL_UART_IRQHandler+0xee>
 8002a38:	69fb      	ldr	r3, [r7, #28]
 8002a3a:	f003 0301 	and.w	r3, r3, #1
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d005      	beq.n	8002a4e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a46:	f043 0208 	orr.w	r2, r3, #8
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	f000 811e 	beq.w	8002c94 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a5a:	f003 0320 	and.w	r3, r3, #32
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d007      	beq.n	8002a72 <HAL_UART_IRQHandler+0x11e>
 8002a62:	6a3b      	ldr	r3, [r7, #32]
 8002a64:	f003 0320 	and.w	r3, r3, #32
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d002      	beq.n	8002a72 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8002a6c:	6878      	ldr	r0, [r7, #4]
 8002a6e:	f000 fa32 	bl	8002ed6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	695b      	ldr	r3, [r3, #20]
 8002a78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	bf14      	ite	ne
 8002a80:	2301      	movne	r3, #1
 8002a82:	2300      	moveq	r3, #0
 8002a84:	b2db      	uxtb	r3, r3
 8002a86:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8c:	f003 0308 	and.w	r3, r3, #8
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d102      	bne.n	8002a9a <HAL_UART_IRQHandler+0x146>
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d031      	beq.n	8002afe <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	f000 f974 	bl	8002d88 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	695b      	ldr	r3, [r3, #20]
 8002aa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d023      	beq.n	8002af6 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	695a      	ldr	r2, [r3, #20]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002abc:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d013      	beq.n	8002aee <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aca:	4a76      	ldr	r2, [pc, #472]	; (8002ca4 <HAL_UART_IRQHandler+0x350>)
 8002acc:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f7fe fc28 	bl	8001328 <HAL_DMA_Abort_IT>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d016      	beq.n	8002b0c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ae2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ae4:	687a      	ldr	r2, [r7, #4]
 8002ae6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002ae8:	4610      	mov	r0, r2
 8002aea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002aec:	e00e      	b.n	8002b0c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002aee:	6878      	ldr	r0, [r7, #4]
 8002af0:	f000 f8ec 	bl	8002ccc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002af4:	e00a      	b.n	8002b0c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	f000 f8e8 	bl	8002ccc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002afc:	e006      	b.n	8002b0c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002afe:	6878      	ldr	r0, [r7, #4]
 8002b00:	f000 f8e4 	bl	8002ccc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2200      	movs	r2, #0
 8002b08:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002b0a:	e0c3      	b.n	8002c94 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b0c:	bf00      	nop
    return;
 8002b0e:	e0c1      	b.n	8002c94 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	f040 80a1 	bne.w	8002c5c <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8002b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b1c:	f003 0310 	and.w	r3, r3, #16
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	f000 809b 	beq.w	8002c5c <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8002b26:	6a3b      	ldr	r3, [r7, #32]
 8002b28:	f003 0310 	and.w	r3, r3, #16
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	f000 8095 	beq.w	8002c5c <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002b32:	2300      	movs	r3, #0
 8002b34:	60fb      	str	r3, [r7, #12]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	60fb      	str	r3, [r7, #12]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	60fb      	str	r3, [r7, #12]
 8002b46:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	695b      	ldr	r3, [r3, #20]
 8002b4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d04e      	beq.n	8002bf4 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8002b60:	8a3b      	ldrh	r3, [r7, #16]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	f000 8098 	beq.w	8002c98 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002b6c:	8a3a      	ldrh	r2, [r7, #16]
 8002b6e:	429a      	cmp	r2, r3
 8002b70:	f080 8092 	bcs.w	8002c98 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	8a3a      	ldrh	r2, [r7, #16]
 8002b78:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b7e:	699b      	ldr	r3, [r3, #24]
 8002b80:	2b20      	cmp	r3, #32
 8002b82:	d02b      	beq.n	8002bdc <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	68da      	ldr	r2, [r3, #12]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002b92:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	695a      	ldr	r2, [r3, #20]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f022 0201 	bic.w	r2, r2, #1
 8002ba2:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	695a      	ldr	r2, [r3, #20]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002bb2:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2220      	movs	r2, #32
 8002bb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	68da      	ldr	r2, [r3, #12]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f022 0210 	bic.w	r2, r2, #16
 8002bd0:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f7fe fb6b 	bl	80012b2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002be4:	b29b      	uxth	r3, r3
 8002be6:	1ad3      	subs	r3, r2, r3
 8002be8:	b29b      	uxth	r3, r3
 8002bea:	4619      	mov	r1, r3
 8002bec:	6878      	ldr	r0, [r7, #4]
 8002bee:	f000 f876 	bl	8002cde <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8002bf2:	e051      	b.n	8002c98 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002bfc:	b29b      	uxth	r3, r3
 8002bfe:	1ad3      	subs	r3, r2, r3
 8002c00:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c06:	b29b      	uxth	r3, r3
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d047      	beq.n	8002c9c <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8002c0c:	8a7b      	ldrh	r3, [r7, #18]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d044      	beq.n	8002c9c <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	68da      	ldr	r2, [r3, #12]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002c20:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	695a      	ldr	r2, [r3, #20]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f022 0201 	bic.w	r2, r2, #1
 8002c30:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2220      	movs	r2, #32
 8002c36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	68da      	ldr	r2, [r3, #12]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f022 0210 	bic.w	r2, r2, #16
 8002c4e:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002c50:	8a7b      	ldrh	r3, [r7, #18]
 8002c52:	4619      	mov	r1, r3
 8002c54:	6878      	ldr	r0, [r7, #4]
 8002c56:	f000 f842 	bl	8002cde <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8002c5a:	e01f      	b.n	8002c9c <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d008      	beq.n	8002c78 <HAL_UART_IRQHandler+0x324>
 8002c66:	6a3b      	ldr	r3, [r7, #32]
 8002c68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d003      	beq.n	8002c78 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8002c70:	6878      	ldr	r0, [r7, #4]
 8002c72:	f000 f8c9 	bl	8002e08 <UART_Transmit_IT>
    return;
 8002c76:	e012      	b.n	8002c9e <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d00d      	beq.n	8002c9e <HAL_UART_IRQHandler+0x34a>
 8002c82:	6a3b      	ldr	r3, [r7, #32]
 8002c84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d008      	beq.n	8002c9e <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8002c8c:	6878      	ldr	r0, [r7, #4]
 8002c8e:	f000 f90a 	bl	8002ea6 <UART_EndTransmit_IT>
    return;
 8002c92:	e004      	b.n	8002c9e <HAL_UART_IRQHandler+0x34a>
    return;
 8002c94:	bf00      	nop
 8002c96:	e002      	b.n	8002c9e <HAL_UART_IRQHandler+0x34a>
      return;
 8002c98:	bf00      	nop
 8002c9a:	e000      	b.n	8002c9e <HAL_UART_IRQHandler+0x34a>
      return;
 8002c9c:	bf00      	nop
  }
}
 8002c9e:	3728      	adds	r7, #40	; 0x28
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}
 8002ca4:	08002de1 	.word	0x08002de1

08002ca8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002cb0:	bf00      	nop
 8002cb2:	370c      	adds	r7, #12
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bc80      	pop	{r7}
 8002cb8:	4770      	bx	lr

08002cba <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002cba:	b480      	push	{r7}
 8002cbc:	b083      	sub	sp, #12
 8002cbe:	af00      	add	r7, sp, #0
 8002cc0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002cc2:	bf00      	nop
 8002cc4:	370c      	adds	r7, #12
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bc80      	pop	{r7}
 8002cca:	4770      	bx	lr

08002ccc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b083      	sub	sp, #12
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002cd4:	bf00      	nop
 8002cd6:	370c      	adds	r7, #12
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bc80      	pop	{r7}
 8002cdc:	4770      	bx	lr

08002cde <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002cde:	b480      	push	{r7}
 8002ce0:	b083      	sub	sp, #12
 8002ce2:	af00      	add	r7, sp, #0
 8002ce4:	6078      	str	r0, [r7, #4]
 8002ce6:	460b      	mov	r3, r1
 8002ce8:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002cea:	bf00      	nop
 8002cec:	370c      	adds	r7, #12
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bc80      	pop	{r7}
 8002cf2:	4770      	bx	lr

08002cf4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b084      	sub	sp, #16
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	60f8      	str	r0, [r7, #12]
 8002cfc:	60b9      	str	r1, [r7, #8]
 8002cfe:	603b      	str	r3, [r7, #0]
 8002d00:	4613      	mov	r3, r2
 8002d02:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d04:	e02c      	b.n	8002d60 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d06:	69bb      	ldr	r3, [r7, #24]
 8002d08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d0c:	d028      	beq.n	8002d60 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002d0e:	69bb      	ldr	r3, [r7, #24]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d007      	beq.n	8002d24 <UART_WaitOnFlagUntilTimeout+0x30>
 8002d14:	f7fe f9b6 	bl	8001084 <HAL_GetTick>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	1ad3      	subs	r3, r2, r3
 8002d1e:	69ba      	ldr	r2, [r7, #24]
 8002d20:	429a      	cmp	r2, r3
 8002d22:	d21d      	bcs.n	8002d60 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	68da      	ldr	r2, [r3, #12]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002d32:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	695a      	ldr	r2, [r3, #20]
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f022 0201 	bic.w	r2, r2, #1
 8002d42:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	2220      	movs	r2, #32
 8002d48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	2220      	movs	r2, #32
 8002d50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	2200      	movs	r2, #0
 8002d58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002d5c:	2303      	movs	r3, #3
 8002d5e:	e00f      	b.n	8002d80 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	681a      	ldr	r2, [r3, #0]
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	4013      	ands	r3, r2
 8002d6a:	68ba      	ldr	r2, [r7, #8]
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	bf0c      	ite	eq
 8002d70:	2301      	moveq	r3, #1
 8002d72:	2300      	movne	r3, #0
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	461a      	mov	r2, r3
 8002d78:	79fb      	ldrb	r3, [r7, #7]
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	d0c3      	beq.n	8002d06 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002d7e:	2300      	movs	r3, #0
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	3710      	adds	r7, #16
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}

08002d88 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b083      	sub	sp, #12
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	68da      	ldr	r2, [r3, #12]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002d9e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	695a      	ldr	r2, [r3, #20]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f022 0201 	bic.w	r2, r2, #1
 8002dae:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d107      	bne.n	8002dc8 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	68da      	ldr	r2, [r3, #12]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f022 0210 	bic.w	r2, r2, #16
 8002dc6:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2220      	movs	r2, #32
 8002dcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002dd6:	bf00      	nop
 8002dd8:	370c      	adds	r7, #12
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bc80      	pop	{r7}
 8002dde:	4770      	bx	lr

08002de0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b084      	sub	sp, #16
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dec:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	2200      	movs	r2, #0
 8002df2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	2200      	movs	r2, #0
 8002df8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002dfa:	68f8      	ldr	r0, [r7, #12]
 8002dfc:	f7ff ff66 	bl	8002ccc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002e00:	bf00      	nop
 8002e02:	3710      	adds	r7, #16
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}

08002e08 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b085      	sub	sp, #20
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	2b21      	cmp	r3, #33	; 0x21
 8002e1a:	d13e      	bne.n	8002e9a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e24:	d114      	bne.n	8002e50 <UART_Transmit_IT+0x48>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	691b      	ldr	r3, [r3, #16]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d110      	bne.n	8002e50 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6a1b      	ldr	r3, [r3, #32]
 8002e32:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	881b      	ldrh	r3, [r3, #0]
 8002e38:	461a      	mov	r2, r3
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e42:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6a1b      	ldr	r3, [r3, #32]
 8002e48:	1c9a      	adds	r2, r3, #2
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	621a      	str	r2, [r3, #32]
 8002e4e:	e008      	b.n	8002e62 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6a1b      	ldr	r3, [r3, #32]
 8002e54:	1c59      	adds	r1, r3, #1
 8002e56:	687a      	ldr	r2, [r7, #4]
 8002e58:	6211      	str	r1, [r2, #32]
 8002e5a:	781a      	ldrb	r2, [r3, #0]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002e66:	b29b      	uxth	r3, r3
 8002e68:	3b01      	subs	r3, #1
 8002e6a:	b29b      	uxth	r3, r3
 8002e6c:	687a      	ldr	r2, [r7, #4]
 8002e6e:	4619      	mov	r1, r3
 8002e70:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d10f      	bne.n	8002e96 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	68da      	ldr	r2, [r3, #12]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e84:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	68da      	ldr	r2, [r3, #12]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002e94:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002e96:	2300      	movs	r3, #0
 8002e98:	e000      	b.n	8002e9c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002e9a:	2302      	movs	r3, #2
  }
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	3714      	adds	r7, #20
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bc80      	pop	{r7}
 8002ea4:	4770      	bx	lr

08002ea6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002ea6:	b580      	push	{r7, lr}
 8002ea8:	b082      	sub	sp, #8
 8002eaa:	af00      	add	r7, sp, #0
 8002eac:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	68da      	ldr	r2, [r3, #12]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ebc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2220      	movs	r2, #32
 8002ec2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002ec6:	6878      	ldr	r0, [r7, #4]
 8002ec8:	f7ff feee 	bl	8002ca8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002ecc:	2300      	movs	r3, #0
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	3708      	adds	r7, #8
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}

08002ed6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002ed6:	b580      	push	{r7, lr}
 8002ed8:	b086      	sub	sp, #24
 8002eda:	af00      	add	r7, sp, #0
 8002edc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	2b22      	cmp	r3, #34	; 0x22
 8002ee8:	f040 8099 	bne.w	800301e <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ef4:	d117      	bne.n	8002f26 <UART_Receive_IT+0x50>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	691b      	ldr	r3, [r3, #16]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d113      	bne.n	8002f26 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002efe:	2300      	movs	r3, #0
 8002f00:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f06:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	b29b      	uxth	r3, r3
 8002f10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f14:	b29a      	uxth	r2, r3
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f1e:	1c9a      	adds	r2, r3, #2
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	629a      	str	r2, [r3, #40]	; 0x28
 8002f24:	e026      	b.n	8002f74 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f2a:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f38:	d007      	beq.n	8002f4a <UART_Receive_IT+0x74>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d10a      	bne.n	8002f58 <UART_Receive_IT+0x82>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	691b      	ldr	r3, [r3, #16]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d106      	bne.n	8002f58 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	b2da      	uxtb	r2, r3
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	701a      	strb	r2, [r3, #0]
 8002f56:	e008      	b.n	8002f6a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	b2db      	uxtb	r3, r3
 8002f60:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002f64:	b2da      	uxtb	r2, r3
 8002f66:	697b      	ldr	r3, [r7, #20]
 8002f68:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f6e:	1c5a      	adds	r2, r3, #1
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002f78:	b29b      	uxth	r3, r3
 8002f7a:	3b01      	subs	r3, #1
 8002f7c:	b29b      	uxth	r3, r3
 8002f7e:	687a      	ldr	r2, [r7, #4]
 8002f80:	4619      	mov	r1, r3
 8002f82:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d148      	bne.n	800301a <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	68da      	ldr	r2, [r3, #12]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f022 0220 	bic.w	r2, r2, #32
 8002f96:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	68da      	ldr	r2, [r3, #12]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002fa6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	695a      	ldr	r2, [r3, #20]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f022 0201 	bic.w	r2, r2, #1
 8002fb6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2220      	movs	r2, #32
 8002fbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d123      	bne.n	8003010 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	68da      	ldr	r2, [r3, #12]
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f022 0210 	bic.w	r2, r2, #16
 8002fdc:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f003 0310 	and.w	r3, r3, #16
 8002fe8:	2b10      	cmp	r3, #16
 8002fea:	d10a      	bne.n	8003002 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002fec:	2300      	movs	r3, #0
 8002fee:	60fb      	str	r3, [r7, #12]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	60fb      	str	r3, [r7, #12]
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	60fb      	str	r3, [r7, #12]
 8003000:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003006:	4619      	mov	r1, r3
 8003008:	6878      	ldr	r0, [r7, #4]
 800300a:	f7ff fe68 	bl	8002cde <HAL_UARTEx_RxEventCallback>
 800300e:	e002      	b.n	8003016 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8003010:	6878      	ldr	r0, [r7, #4]
 8003012:	f7ff fe52 	bl	8002cba <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003016:	2300      	movs	r3, #0
 8003018:	e002      	b.n	8003020 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 800301a:	2300      	movs	r3, #0
 800301c:	e000      	b.n	8003020 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 800301e:	2302      	movs	r3, #2
  }
}
 8003020:	4618      	mov	r0, r3
 8003022:	3718      	adds	r7, #24
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}

08003028 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b084      	sub	sp, #16
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	691b      	ldr	r3, [r3, #16]
 8003036:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	68da      	ldr	r2, [r3, #12]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	430a      	orrs	r2, r1
 8003044:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	689a      	ldr	r2, [r3, #8]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	691b      	ldr	r3, [r3, #16]
 800304e:	431a      	orrs	r2, r3
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	695b      	ldr	r3, [r3, #20]
 8003054:	4313      	orrs	r3, r2
 8003056:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	68db      	ldr	r3, [r3, #12]
 800305e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003062:	f023 030c 	bic.w	r3, r3, #12
 8003066:	687a      	ldr	r2, [r7, #4]
 8003068:	6812      	ldr	r2, [r2, #0]
 800306a:	68b9      	ldr	r1, [r7, #8]
 800306c:	430b      	orrs	r3, r1
 800306e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	695b      	ldr	r3, [r3, #20]
 8003076:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	699a      	ldr	r2, [r3, #24]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	430a      	orrs	r2, r1
 8003084:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a2c      	ldr	r2, [pc, #176]	; (800313c <UART_SetConfig+0x114>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d103      	bne.n	8003098 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003090:	f7fe ff6a 	bl	8001f68 <HAL_RCC_GetPCLK2Freq>
 8003094:	60f8      	str	r0, [r7, #12]
 8003096:	e002      	b.n	800309e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003098:	f7fe ff52 	bl	8001f40 <HAL_RCC_GetPCLK1Freq>
 800309c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800309e:	68fa      	ldr	r2, [r7, #12]
 80030a0:	4613      	mov	r3, r2
 80030a2:	009b      	lsls	r3, r3, #2
 80030a4:	4413      	add	r3, r2
 80030a6:	009a      	lsls	r2, r3, #2
 80030a8:	441a      	add	r2, r3
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	009b      	lsls	r3, r3, #2
 80030b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80030b4:	4a22      	ldr	r2, [pc, #136]	; (8003140 <UART_SetConfig+0x118>)
 80030b6:	fba2 2303 	umull	r2, r3, r2, r3
 80030ba:	095b      	lsrs	r3, r3, #5
 80030bc:	0119      	lsls	r1, r3, #4
 80030be:	68fa      	ldr	r2, [r7, #12]
 80030c0:	4613      	mov	r3, r2
 80030c2:	009b      	lsls	r3, r3, #2
 80030c4:	4413      	add	r3, r2
 80030c6:	009a      	lsls	r2, r3, #2
 80030c8:	441a      	add	r2, r3
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	fbb2 f2f3 	udiv	r2, r2, r3
 80030d4:	4b1a      	ldr	r3, [pc, #104]	; (8003140 <UART_SetConfig+0x118>)
 80030d6:	fba3 0302 	umull	r0, r3, r3, r2
 80030da:	095b      	lsrs	r3, r3, #5
 80030dc:	2064      	movs	r0, #100	; 0x64
 80030de:	fb00 f303 	mul.w	r3, r0, r3
 80030e2:	1ad3      	subs	r3, r2, r3
 80030e4:	011b      	lsls	r3, r3, #4
 80030e6:	3332      	adds	r3, #50	; 0x32
 80030e8:	4a15      	ldr	r2, [pc, #84]	; (8003140 <UART_SetConfig+0x118>)
 80030ea:	fba2 2303 	umull	r2, r3, r2, r3
 80030ee:	095b      	lsrs	r3, r3, #5
 80030f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80030f4:	4419      	add	r1, r3
 80030f6:	68fa      	ldr	r2, [r7, #12]
 80030f8:	4613      	mov	r3, r2
 80030fa:	009b      	lsls	r3, r3, #2
 80030fc:	4413      	add	r3, r2
 80030fe:	009a      	lsls	r2, r3, #2
 8003100:	441a      	add	r2, r3
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	009b      	lsls	r3, r3, #2
 8003108:	fbb2 f2f3 	udiv	r2, r2, r3
 800310c:	4b0c      	ldr	r3, [pc, #48]	; (8003140 <UART_SetConfig+0x118>)
 800310e:	fba3 0302 	umull	r0, r3, r3, r2
 8003112:	095b      	lsrs	r3, r3, #5
 8003114:	2064      	movs	r0, #100	; 0x64
 8003116:	fb00 f303 	mul.w	r3, r0, r3
 800311a:	1ad3      	subs	r3, r2, r3
 800311c:	011b      	lsls	r3, r3, #4
 800311e:	3332      	adds	r3, #50	; 0x32
 8003120:	4a07      	ldr	r2, [pc, #28]	; (8003140 <UART_SetConfig+0x118>)
 8003122:	fba2 2303 	umull	r2, r3, r2, r3
 8003126:	095b      	lsrs	r3, r3, #5
 8003128:	f003 020f 	and.w	r2, r3, #15
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	440a      	add	r2, r1
 8003132:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003134:	bf00      	nop
 8003136:	3710      	adds	r7, #16
 8003138:	46bd      	mov	sp, r7
 800313a:	bd80      	pop	{r7, pc}
 800313c:	40013800 	.word	0x40013800
 8003140:	51eb851f 	.word	0x51eb851f

08003144 <__errno>:
 8003144:	4b01      	ldr	r3, [pc, #4]	; (800314c <__errno+0x8>)
 8003146:	6818      	ldr	r0, [r3, #0]
 8003148:	4770      	bx	lr
 800314a:	bf00      	nop
 800314c:	2000000c 	.word	0x2000000c

08003150 <__libc_init_array>:
 8003150:	b570      	push	{r4, r5, r6, lr}
 8003152:	2600      	movs	r6, #0
 8003154:	4d0c      	ldr	r5, [pc, #48]	; (8003188 <__libc_init_array+0x38>)
 8003156:	4c0d      	ldr	r4, [pc, #52]	; (800318c <__libc_init_array+0x3c>)
 8003158:	1b64      	subs	r4, r4, r5
 800315a:	10a4      	asrs	r4, r4, #2
 800315c:	42a6      	cmp	r6, r4
 800315e:	d109      	bne.n	8003174 <__libc_init_array+0x24>
 8003160:	f000 fc5c 	bl	8003a1c <_init>
 8003164:	2600      	movs	r6, #0
 8003166:	4d0a      	ldr	r5, [pc, #40]	; (8003190 <__libc_init_array+0x40>)
 8003168:	4c0a      	ldr	r4, [pc, #40]	; (8003194 <__libc_init_array+0x44>)
 800316a:	1b64      	subs	r4, r4, r5
 800316c:	10a4      	asrs	r4, r4, #2
 800316e:	42a6      	cmp	r6, r4
 8003170:	d105      	bne.n	800317e <__libc_init_array+0x2e>
 8003172:	bd70      	pop	{r4, r5, r6, pc}
 8003174:	f855 3b04 	ldr.w	r3, [r5], #4
 8003178:	4798      	blx	r3
 800317a:	3601      	adds	r6, #1
 800317c:	e7ee      	b.n	800315c <__libc_init_array+0xc>
 800317e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003182:	4798      	blx	r3
 8003184:	3601      	adds	r6, #1
 8003186:	e7f2      	b.n	800316e <__libc_init_array+0x1e>
 8003188:	08003a94 	.word	0x08003a94
 800318c:	08003a94 	.word	0x08003a94
 8003190:	08003a94 	.word	0x08003a94
 8003194:	08003a98 	.word	0x08003a98

08003198 <memset>:
 8003198:	4603      	mov	r3, r0
 800319a:	4402      	add	r2, r0
 800319c:	4293      	cmp	r3, r2
 800319e:	d100      	bne.n	80031a2 <memset+0xa>
 80031a0:	4770      	bx	lr
 80031a2:	f803 1b01 	strb.w	r1, [r3], #1
 80031a6:	e7f9      	b.n	800319c <memset+0x4>

080031a8 <siprintf>:
 80031a8:	b40e      	push	{r1, r2, r3}
 80031aa:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80031ae:	b500      	push	{lr}
 80031b0:	b09c      	sub	sp, #112	; 0x70
 80031b2:	ab1d      	add	r3, sp, #116	; 0x74
 80031b4:	9002      	str	r0, [sp, #8]
 80031b6:	9006      	str	r0, [sp, #24]
 80031b8:	9107      	str	r1, [sp, #28]
 80031ba:	9104      	str	r1, [sp, #16]
 80031bc:	4808      	ldr	r0, [pc, #32]	; (80031e0 <siprintf+0x38>)
 80031be:	4909      	ldr	r1, [pc, #36]	; (80031e4 <siprintf+0x3c>)
 80031c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80031c4:	9105      	str	r1, [sp, #20]
 80031c6:	6800      	ldr	r0, [r0, #0]
 80031c8:	a902      	add	r1, sp, #8
 80031ca:	9301      	str	r3, [sp, #4]
 80031cc:	f000 f868 	bl	80032a0 <_svfiprintf_r>
 80031d0:	2200      	movs	r2, #0
 80031d2:	9b02      	ldr	r3, [sp, #8]
 80031d4:	701a      	strb	r2, [r3, #0]
 80031d6:	b01c      	add	sp, #112	; 0x70
 80031d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80031dc:	b003      	add	sp, #12
 80031de:	4770      	bx	lr
 80031e0:	2000000c 	.word	0x2000000c
 80031e4:	ffff0208 	.word	0xffff0208

080031e8 <__ssputs_r>:
 80031e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80031ec:	688e      	ldr	r6, [r1, #8]
 80031ee:	4682      	mov	sl, r0
 80031f0:	429e      	cmp	r6, r3
 80031f2:	460c      	mov	r4, r1
 80031f4:	4690      	mov	r8, r2
 80031f6:	461f      	mov	r7, r3
 80031f8:	d838      	bhi.n	800326c <__ssputs_r+0x84>
 80031fa:	898a      	ldrh	r2, [r1, #12]
 80031fc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003200:	d032      	beq.n	8003268 <__ssputs_r+0x80>
 8003202:	6825      	ldr	r5, [r4, #0]
 8003204:	6909      	ldr	r1, [r1, #16]
 8003206:	3301      	adds	r3, #1
 8003208:	eba5 0901 	sub.w	r9, r5, r1
 800320c:	6965      	ldr	r5, [r4, #20]
 800320e:	444b      	add	r3, r9
 8003210:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003214:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003218:	106d      	asrs	r5, r5, #1
 800321a:	429d      	cmp	r5, r3
 800321c:	bf38      	it	cc
 800321e:	461d      	movcc	r5, r3
 8003220:	0553      	lsls	r3, r2, #21
 8003222:	d531      	bpl.n	8003288 <__ssputs_r+0xa0>
 8003224:	4629      	mov	r1, r5
 8003226:	f000 fb53 	bl	80038d0 <_malloc_r>
 800322a:	4606      	mov	r6, r0
 800322c:	b950      	cbnz	r0, 8003244 <__ssputs_r+0x5c>
 800322e:	230c      	movs	r3, #12
 8003230:	f04f 30ff 	mov.w	r0, #4294967295
 8003234:	f8ca 3000 	str.w	r3, [sl]
 8003238:	89a3      	ldrh	r3, [r4, #12]
 800323a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800323e:	81a3      	strh	r3, [r4, #12]
 8003240:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003244:	464a      	mov	r2, r9
 8003246:	6921      	ldr	r1, [r4, #16]
 8003248:	f000 face 	bl	80037e8 <memcpy>
 800324c:	89a3      	ldrh	r3, [r4, #12]
 800324e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003252:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003256:	81a3      	strh	r3, [r4, #12]
 8003258:	6126      	str	r6, [r4, #16]
 800325a:	444e      	add	r6, r9
 800325c:	6026      	str	r6, [r4, #0]
 800325e:	463e      	mov	r6, r7
 8003260:	6165      	str	r5, [r4, #20]
 8003262:	eba5 0509 	sub.w	r5, r5, r9
 8003266:	60a5      	str	r5, [r4, #8]
 8003268:	42be      	cmp	r6, r7
 800326a:	d900      	bls.n	800326e <__ssputs_r+0x86>
 800326c:	463e      	mov	r6, r7
 800326e:	4632      	mov	r2, r6
 8003270:	4641      	mov	r1, r8
 8003272:	6820      	ldr	r0, [r4, #0]
 8003274:	f000 fac6 	bl	8003804 <memmove>
 8003278:	68a3      	ldr	r3, [r4, #8]
 800327a:	6822      	ldr	r2, [r4, #0]
 800327c:	1b9b      	subs	r3, r3, r6
 800327e:	4432      	add	r2, r6
 8003280:	2000      	movs	r0, #0
 8003282:	60a3      	str	r3, [r4, #8]
 8003284:	6022      	str	r2, [r4, #0]
 8003286:	e7db      	b.n	8003240 <__ssputs_r+0x58>
 8003288:	462a      	mov	r2, r5
 800328a:	f000 fb7b 	bl	8003984 <_realloc_r>
 800328e:	4606      	mov	r6, r0
 8003290:	2800      	cmp	r0, #0
 8003292:	d1e1      	bne.n	8003258 <__ssputs_r+0x70>
 8003294:	4650      	mov	r0, sl
 8003296:	6921      	ldr	r1, [r4, #16]
 8003298:	f000 face 	bl	8003838 <_free_r>
 800329c:	e7c7      	b.n	800322e <__ssputs_r+0x46>
	...

080032a0 <_svfiprintf_r>:
 80032a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032a4:	4698      	mov	r8, r3
 80032a6:	898b      	ldrh	r3, [r1, #12]
 80032a8:	4607      	mov	r7, r0
 80032aa:	061b      	lsls	r3, r3, #24
 80032ac:	460d      	mov	r5, r1
 80032ae:	4614      	mov	r4, r2
 80032b0:	b09d      	sub	sp, #116	; 0x74
 80032b2:	d50e      	bpl.n	80032d2 <_svfiprintf_r+0x32>
 80032b4:	690b      	ldr	r3, [r1, #16]
 80032b6:	b963      	cbnz	r3, 80032d2 <_svfiprintf_r+0x32>
 80032b8:	2140      	movs	r1, #64	; 0x40
 80032ba:	f000 fb09 	bl	80038d0 <_malloc_r>
 80032be:	6028      	str	r0, [r5, #0]
 80032c0:	6128      	str	r0, [r5, #16]
 80032c2:	b920      	cbnz	r0, 80032ce <_svfiprintf_r+0x2e>
 80032c4:	230c      	movs	r3, #12
 80032c6:	603b      	str	r3, [r7, #0]
 80032c8:	f04f 30ff 	mov.w	r0, #4294967295
 80032cc:	e0d1      	b.n	8003472 <_svfiprintf_r+0x1d2>
 80032ce:	2340      	movs	r3, #64	; 0x40
 80032d0:	616b      	str	r3, [r5, #20]
 80032d2:	2300      	movs	r3, #0
 80032d4:	9309      	str	r3, [sp, #36]	; 0x24
 80032d6:	2320      	movs	r3, #32
 80032d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80032dc:	2330      	movs	r3, #48	; 0x30
 80032de:	f04f 0901 	mov.w	r9, #1
 80032e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80032e6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800348c <_svfiprintf_r+0x1ec>
 80032ea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80032ee:	4623      	mov	r3, r4
 80032f0:	469a      	mov	sl, r3
 80032f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80032f6:	b10a      	cbz	r2, 80032fc <_svfiprintf_r+0x5c>
 80032f8:	2a25      	cmp	r2, #37	; 0x25
 80032fa:	d1f9      	bne.n	80032f0 <_svfiprintf_r+0x50>
 80032fc:	ebba 0b04 	subs.w	fp, sl, r4
 8003300:	d00b      	beq.n	800331a <_svfiprintf_r+0x7a>
 8003302:	465b      	mov	r3, fp
 8003304:	4622      	mov	r2, r4
 8003306:	4629      	mov	r1, r5
 8003308:	4638      	mov	r0, r7
 800330a:	f7ff ff6d 	bl	80031e8 <__ssputs_r>
 800330e:	3001      	adds	r0, #1
 8003310:	f000 80aa 	beq.w	8003468 <_svfiprintf_r+0x1c8>
 8003314:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003316:	445a      	add	r2, fp
 8003318:	9209      	str	r2, [sp, #36]	; 0x24
 800331a:	f89a 3000 	ldrb.w	r3, [sl]
 800331e:	2b00      	cmp	r3, #0
 8003320:	f000 80a2 	beq.w	8003468 <_svfiprintf_r+0x1c8>
 8003324:	2300      	movs	r3, #0
 8003326:	f04f 32ff 	mov.w	r2, #4294967295
 800332a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800332e:	f10a 0a01 	add.w	sl, sl, #1
 8003332:	9304      	str	r3, [sp, #16]
 8003334:	9307      	str	r3, [sp, #28]
 8003336:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800333a:	931a      	str	r3, [sp, #104]	; 0x68
 800333c:	4654      	mov	r4, sl
 800333e:	2205      	movs	r2, #5
 8003340:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003344:	4851      	ldr	r0, [pc, #324]	; (800348c <_svfiprintf_r+0x1ec>)
 8003346:	f000 fa41 	bl	80037cc <memchr>
 800334a:	9a04      	ldr	r2, [sp, #16]
 800334c:	b9d8      	cbnz	r0, 8003386 <_svfiprintf_r+0xe6>
 800334e:	06d0      	lsls	r0, r2, #27
 8003350:	bf44      	itt	mi
 8003352:	2320      	movmi	r3, #32
 8003354:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003358:	0711      	lsls	r1, r2, #28
 800335a:	bf44      	itt	mi
 800335c:	232b      	movmi	r3, #43	; 0x2b
 800335e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003362:	f89a 3000 	ldrb.w	r3, [sl]
 8003366:	2b2a      	cmp	r3, #42	; 0x2a
 8003368:	d015      	beq.n	8003396 <_svfiprintf_r+0xf6>
 800336a:	4654      	mov	r4, sl
 800336c:	2000      	movs	r0, #0
 800336e:	f04f 0c0a 	mov.w	ip, #10
 8003372:	9a07      	ldr	r2, [sp, #28]
 8003374:	4621      	mov	r1, r4
 8003376:	f811 3b01 	ldrb.w	r3, [r1], #1
 800337a:	3b30      	subs	r3, #48	; 0x30
 800337c:	2b09      	cmp	r3, #9
 800337e:	d94e      	bls.n	800341e <_svfiprintf_r+0x17e>
 8003380:	b1b0      	cbz	r0, 80033b0 <_svfiprintf_r+0x110>
 8003382:	9207      	str	r2, [sp, #28]
 8003384:	e014      	b.n	80033b0 <_svfiprintf_r+0x110>
 8003386:	eba0 0308 	sub.w	r3, r0, r8
 800338a:	fa09 f303 	lsl.w	r3, r9, r3
 800338e:	4313      	orrs	r3, r2
 8003390:	46a2      	mov	sl, r4
 8003392:	9304      	str	r3, [sp, #16]
 8003394:	e7d2      	b.n	800333c <_svfiprintf_r+0x9c>
 8003396:	9b03      	ldr	r3, [sp, #12]
 8003398:	1d19      	adds	r1, r3, #4
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	9103      	str	r1, [sp, #12]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	bfbb      	ittet	lt
 80033a2:	425b      	neglt	r3, r3
 80033a4:	f042 0202 	orrlt.w	r2, r2, #2
 80033a8:	9307      	strge	r3, [sp, #28]
 80033aa:	9307      	strlt	r3, [sp, #28]
 80033ac:	bfb8      	it	lt
 80033ae:	9204      	strlt	r2, [sp, #16]
 80033b0:	7823      	ldrb	r3, [r4, #0]
 80033b2:	2b2e      	cmp	r3, #46	; 0x2e
 80033b4:	d10c      	bne.n	80033d0 <_svfiprintf_r+0x130>
 80033b6:	7863      	ldrb	r3, [r4, #1]
 80033b8:	2b2a      	cmp	r3, #42	; 0x2a
 80033ba:	d135      	bne.n	8003428 <_svfiprintf_r+0x188>
 80033bc:	9b03      	ldr	r3, [sp, #12]
 80033be:	3402      	adds	r4, #2
 80033c0:	1d1a      	adds	r2, r3, #4
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	9203      	str	r2, [sp, #12]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	bfb8      	it	lt
 80033ca:	f04f 33ff 	movlt.w	r3, #4294967295
 80033ce:	9305      	str	r3, [sp, #20]
 80033d0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800349c <_svfiprintf_r+0x1fc>
 80033d4:	2203      	movs	r2, #3
 80033d6:	4650      	mov	r0, sl
 80033d8:	7821      	ldrb	r1, [r4, #0]
 80033da:	f000 f9f7 	bl	80037cc <memchr>
 80033de:	b140      	cbz	r0, 80033f2 <_svfiprintf_r+0x152>
 80033e0:	2340      	movs	r3, #64	; 0x40
 80033e2:	eba0 000a 	sub.w	r0, r0, sl
 80033e6:	fa03 f000 	lsl.w	r0, r3, r0
 80033ea:	9b04      	ldr	r3, [sp, #16]
 80033ec:	3401      	adds	r4, #1
 80033ee:	4303      	orrs	r3, r0
 80033f0:	9304      	str	r3, [sp, #16]
 80033f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80033f6:	2206      	movs	r2, #6
 80033f8:	4825      	ldr	r0, [pc, #148]	; (8003490 <_svfiprintf_r+0x1f0>)
 80033fa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80033fe:	f000 f9e5 	bl	80037cc <memchr>
 8003402:	2800      	cmp	r0, #0
 8003404:	d038      	beq.n	8003478 <_svfiprintf_r+0x1d8>
 8003406:	4b23      	ldr	r3, [pc, #140]	; (8003494 <_svfiprintf_r+0x1f4>)
 8003408:	bb1b      	cbnz	r3, 8003452 <_svfiprintf_r+0x1b2>
 800340a:	9b03      	ldr	r3, [sp, #12]
 800340c:	3307      	adds	r3, #7
 800340e:	f023 0307 	bic.w	r3, r3, #7
 8003412:	3308      	adds	r3, #8
 8003414:	9303      	str	r3, [sp, #12]
 8003416:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003418:	4433      	add	r3, r6
 800341a:	9309      	str	r3, [sp, #36]	; 0x24
 800341c:	e767      	b.n	80032ee <_svfiprintf_r+0x4e>
 800341e:	460c      	mov	r4, r1
 8003420:	2001      	movs	r0, #1
 8003422:	fb0c 3202 	mla	r2, ip, r2, r3
 8003426:	e7a5      	b.n	8003374 <_svfiprintf_r+0xd4>
 8003428:	2300      	movs	r3, #0
 800342a:	f04f 0c0a 	mov.w	ip, #10
 800342e:	4619      	mov	r1, r3
 8003430:	3401      	adds	r4, #1
 8003432:	9305      	str	r3, [sp, #20]
 8003434:	4620      	mov	r0, r4
 8003436:	f810 2b01 	ldrb.w	r2, [r0], #1
 800343a:	3a30      	subs	r2, #48	; 0x30
 800343c:	2a09      	cmp	r2, #9
 800343e:	d903      	bls.n	8003448 <_svfiprintf_r+0x1a8>
 8003440:	2b00      	cmp	r3, #0
 8003442:	d0c5      	beq.n	80033d0 <_svfiprintf_r+0x130>
 8003444:	9105      	str	r1, [sp, #20]
 8003446:	e7c3      	b.n	80033d0 <_svfiprintf_r+0x130>
 8003448:	4604      	mov	r4, r0
 800344a:	2301      	movs	r3, #1
 800344c:	fb0c 2101 	mla	r1, ip, r1, r2
 8003450:	e7f0      	b.n	8003434 <_svfiprintf_r+0x194>
 8003452:	ab03      	add	r3, sp, #12
 8003454:	9300      	str	r3, [sp, #0]
 8003456:	462a      	mov	r2, r5
 8003458:	4638      	mov	r0, r7
 800345a:	4b0f      	ldr	r3, [pc, #60]	; (8003498 <_svfiprintf_r+0x1f8>)
 800345c:	a904      	add	r1, sp, #16
 800345e:	f3af 8000 	nop.w
 8003462:	1c42      	adds	r2, r0, #1
 8003464:	4606      	mov	r6, r0
 8003466:	d1d6      	bne.n	8003416 <_svfiprintf_r+0x176>
 8003468:	89ab      	ldrh	r3, [r5, #12]
 800346a:	065b      	lsls	r3, r3, #25
 800346c:	f53f af2c 	bmi.w	80032c8 <_svfiprintf_r+0x28>
 8003470:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003472:	b01d      	add	sp, #116	; 0x74
 8003474:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003478:	ab03      	add	r3, sp, #12
 800347a:	9300      	str	r3, [sp, #0]
 800347c:	462a      	mov	r2, r5
 800347e:	4638      	mov	r0, r7
 8003480:	4b05      	ldr	r3, [pc, #20]	; (8003498 <_svfiprintf_r+0x1f8>)
 8003482:	a904      	add	r1, sp, #16
 8003484:	f000 f87c 	bl	8003580 <_printf_i>
 8003488:	e7eb      	b.n	8003462 <_svfiprintf_r+0x1c2>
 800348a:	bf00      	nop
 800348c:	08003a60 	.word	0x08003a60
 8003490:	08003a6a 	.word	0x08003a6a
 8003494:	00000000 	.word	0x00000000
 8003498:	080031e9 	.word	0x080031e9
 800349c:	08003a66 	.word	0x08003a66

080034a0 <_printf_common>:
 80034a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80034a4:	4616      	mov	r6, r2
 80034a6:	4699      	mov	r9, r3
 80034a8:	688a      	ldr	r2, [r1, #8]
 80034aa:	690b      	ldr	r3, [r1, #16]
 80034ac:	4607      	mov	r7, r0
 80034ae:	4293      	cmp	r3, r2
 80034b0:	bfb8      	it	lt
 80034b2:	4613      	movlt	r3, r2
 80034b4:	6033      	str	r3, [r6, #0]
 80034b6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80034ba:	460c      	mov	r4, r1
 80034bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80034c0:	b10a      	cbz	r2, 80034c6 <_printf_common+0x26>
 80034c2:	3301      	adds	r3, #1
 80034c4:	6033      	str	r3, [r6, #0]
 80034c6:	6823      	ldr	r3, [r4, #0]
 80034c8:	0699      	lsls	r1, r3, #26
 80034ca:	bf42      	ittt	mi
 80034cc:	6833      	ldrmi	r3, [r6, #0]
 80034ce:	3302      	addmi	r3, #2
 80034d0:	6033      	strmi	r3, [r6, #0]
 80034d2:	6825      	ldr	r5, [r4, #0]
 80034d4:	f015 0506 	ands.w	r5, r5, #6
 80034d8:	d106      	bne.n	80034e8 <_printf_common+0x48>
 80034da:	f104 0a19 	add.w	sl, r4, #25
 80034de:	68e3      	ldr	r3, [r4, #12]
 80034e0:	6832      	ldr	r2, [r6, #0]
 80034e2:	1a9b      	subs	r3, r3, r2
 80034e4:	42ab      	cmp	r3, r5
 80034e6:	dc28      	bgt.n	800353a <_printf_common+0x9a>
 80034e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80034ec:	1e13      	subs	r3, r2, #0
 80034ee:	6822      	ldr	r2, [r4, #0]
 80034f0:	bf18      	it	ne
 80034f2:	2301      	movne	r3, #1
 80034f4:	0692      	lsls	r2, r2, #26
 80034f6:	d42d      	bmi.n	8003554 <_printf_common+0xb4>
 80034f8:	4649      	mov	r1, r9
 80034fa:	4638      	mov	r0, r7
 80034fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003500:	47c0      	blx	r8
 8003502:	3001      	adds	r0, #1
 8003504:	d020      	beq.n	8003548 <_printf_common+0xa8>
 8003506:	6823      	ldr	r3, [r4, #0]
 8003508:	68e5      	ldr	r5, [r4, #12]
 800350a:	f003 0306 	and.w	r3, r3, #6
 800350e:	2b04      	cmp	r3, #4
 8003510:	bf18      	it	ne
 8003512:	2500      	movne	r5, #0
 8003514:	6832      	ldr	r2, [r6, #0]
 8003516:	f04f 0600 	mov.w	r6, #0
 800351a:	68a3      	ldr	r3, [r4, #8]
 800351c:	bf08      	it	eq
 800351e:	1aad      	subeq	r5, r5, r2
 8003520:	6922      	ldr	r2, [r4, #16]
 8003522:	bf08      	it	eq
 8003524:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003528:	4293      	cmp	r3, r2
 800352a:	bfc4      	itt	gt
 800352c:	1a9b      	subgt	r3, r3, r2
 800352e:	18ed      	addgt	r5, r5, r3
 8003530:	341a      	adds	r4, #26
 8003532:	42b5      	cmp	r5, r6
 8003534:	d11a      	bne.n	800356c <_printf_common+0xcc>
 8003536:	2000      	movs	r0, #0
 8003538:	e008      	b.n	800354c <_printf_common+0xac>
 800353a:	2301      	movs	r3, #1
 800353c:	4652      	mov	r2, sl
 800353e:	4649      	mov	r1, r9
 8003540:	4638      	mov	r0, r7
 8003542:	47c0      	blx	r8
 8003544:	3001      	adds	r0, #1
 8003546:	d103      	bne.n	8003550 <_printf_common+0xb0>
 8003548:	f04f 30ff 	mov.w	r0, #4294967295
 800354c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003550:	3501      	adds	r5, #1
 8003552:	e7c4      	b.n	80034de <_printf_common+0x3e>
 8003554:	2030      	movs	r0, #48	; 0x30
 8003556:	18e1      	adds	r1, r4, r3
 8003558:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800355c:	1c5a      	adds	r2, r3, #1
 800355e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003562:	4422      	add	r2, r4
 8003564:	3302      	adds	r3, #2
 8003566:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800356a:	e7c5      	b.n	80034f8 <_printf_common+0x58>
 800356c:	2301      	movs	r3, #1
 800356e:	4622      	mov	r2, r4
 8003570:	4649      	mov	r1, r9
 8003572:	4638      	mov	r0, r7
 8003574:	47c0      	blx	r8
 8003576:	3001      	adds	r0, #1
 8003578:	d0e6      	beq.n	8003548 <_printf_common+0xa8>
 800357a:	3601      	adds	r6, #1
 800357c:	e7d9      	b.n	8003532 <_printf_common+0x92>
	...

08003580 <_printf_i>:
 8003580:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003584:	460c      	mov	r4, r1
 8003586:	7e27      	ldrb	r7, [r4, #24]
 8003588:	4691      	mov	r9, r2
 800358a:	2f78      	cmp	r7, #120	; 0x78
 800358c:	4680      	mov	r8, r0
 800358e:	469a      	mov	sl, r3
 8003590:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003592:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003596:	d807      	bhi.n	80035a8 <_printf_i+0x28>
 8003598:	2f62      	cmp	r7, #98	; 0x62
 800359a:	d80a      	bhi.n	80035b2 <_printf_i+0x32>
 800359c:	2f00      	cmp	r7, #0
 800359e:	f000 80d9 	beq.w	8003754 <_printf_i+0x1d4>
 80035a2:	2f58      	cmp	r7, #88	; 0x58
 80035a4:	f000 80a4 	beq.w	80036f0 <_printf_i+0x170>
 80035a8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80035ac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80035b0:	e03a      	b.n	8003628 <_printf_i+0xa8>
 80035b2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80035b6:	2b15      	cmp	r3, #21
 80035b8:	d8f6      	bhi.n	80035a8 <_printf_i+0x28>
 80035ba:	a001      	add	r0, pc, #4	; (adr r0, 80035c0 <_printf_i+0x40>)
 80035bc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80035c0:	08003619 	.word	0x08003619
 80035c4:	0800362d 	.word	0x0800362d
 80035c8:	080035a9 	.word	0x080035a9
 80035cc:	080035a9 	.word	0x080035a9
 80035d0:	080035a9 	.word	0x080035a9
 80035d4:	080035a9 	.word	0x080035a9
 80035d8:	0800362d 	.word	0x0800362d
 80035dc:	080035a9 	.word	0x080035a9
 80035e0:	080035a9 	.word	0x080035a9
 80035e4:	080035a9 	.word	0x080035a9
 80035e8:	080035a9 	.word	0x080035a9
 80035ec:	0800373b 	.word	0x0800373b
 80035f0:	0800365d 	.word	0x0800365d
 80035f4:	0800371d 	.word	0x0800371d
 80035f8:	080035a9 	.word	0x080035a9
 80035fc:	080035a9 	.word	0x080035a9
 8003600:	0800375d 	.word	0x0800375d
 8003604:	080035a9 	.word	0x080035a9
 8003608:	0800365d 	.word	0x0800365d
 800360c:	080035a9 	.word	0x080035a9
 8003610:	080035a9 	.word	0x080035a9
 8003614:	08003725 	.word	0x08003725
 8003618:	680b      	ldr	r3, [r1, #0]
 800361a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800361e:	1d1a      	adds	r2, r3, #4
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	600a      	str	r2, [r1, #0]
 8003624:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003628:	2301      	movs	r3, #1
 800362a:	e0a4      	b.n	8003776 <_printf_i+0x1f6>
 800362c:	6825      	ldr	r5, [r4, #0]
 800362e:	6808      	ldr	r0, [r1, #0]
 8003630:	062e      	lsls	r6, r5, #24
 8003632:	f100 0304 	add.w	r3, r0, #4
 8003636:	d50a      	bpl.n	800364e <_printf_i+0xce>
 8003638:	6805      	ldr	r5, [r0, #0]
 800363a:	600b      	str	r3, [r1, #0]
 800363c:	2d00      	cmp	r5, #0
 800363e:	da03      	bge.n	8003648 <_printf_i+0xc8>
 8003640:	232d      	movs	r3, #45	; 0x2d
 8003642:	426d      	negs	r5, r5
 8003644:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003648:	230a      	movs	r3, #10
 800364a:	485e      	ldr	r0, [pc, #376]	; (80037c4 <_printf_i+0x244>)
 800364c:	e019      	b.n	8003682 <_printf_i+0x102>
 800364e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003652:	6805      	ldr	r5, [r0, #0]
 8003654:	600b      	str	r3, [r1, #0]
 8003656:	bf18      	it	ne
 8003658:	b22d      	sxthne	r5, r5
 800365a:	e7ef      	b.n	800363c <_printf_i+0xbc>
 800365c:	680b      	ldr	r3, [r1, #0]
 800365e:	6825      	ldr	r5, [r4, #0]
 8003660:	1d18      	adds	r0, r3, #4
 8003662:	6008      	str	r0, [r1, #0]
 8003664:	0628      	lsls	r0, r5, #24
 8003666:	d501      	bpl.n	800366c <_printf_i+0xec>
 8003668:	681d      	ldr	r5, [r3, #0]
 800366a:	e002      	b.n	8003672 <_printf_i+0xf2>
 800366c:	0669      	lsls	r1, r5, #25
 800366e:	d5fb      	bpl.n	8003668 <_printf_i+0xe8>
 8003670:	881d      	ldrh	r5, [r3, #0]
 8003672:	2f6f      	cmp	r7, #111	; 0x6f
 8003674:	bf0c      	ite	eq
 8003676:	2308      	moveq	r3, #8
 8003678:	230a      	movne	r3, #10
 800367a:	4852      	ldr	r0, [pc, #328]	; (80037c4 <_printf_i+0x244>)
 800367c:	2100      	movs	r1, #0
 800367e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003682:	6866      	ldr	r6, [r4, #4]
 8003684:	2e00      	cmp	r6, #0
 8003686:	bfa8      	it	ge
 8003688:	6821      	ldrge	r1, [r4, #0]
 800368a:	60a6      	str	r6, [r4, #8]
 800368c:	bfa4      	itt	ge
 800368e:	f021 0104 	bicge.w	r1, r1, #4
 8003692:	6021      	strge	r1, [r4, #0]
 8003694:	b90d      	cbnz	r5, 800369a <_printf_i+0x11a>
 8003696:	2e00      	cmp	r6, #0
 8003698:	d04d      	beq.n	8003736 <_printf_i+0x1b6>
 800369a:	4616      	mov	r6, r2
 800369c:	fbb5 f1f3 	udiv	r1, r5, r3
 80036a0:	fb03 5711 	mls	r7, r3, r1, r5
 80036a4:	5dc7      	ldrb	r7, [r0, r7]
 80036a6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80036aa:	462f      	mov	r7, r5
 80036ac:	42bb      	cmp	r3, r7
 80036ae:	460d      	mov	r5, r1
 80036b0:	d9f4      	bls.n	800369c <_printf_i+0x11c>
 80036b2:	2b08      	cmp	r3, #8
 80036b4:	d10b      	bne.n	80036ce <_printf_i+0x14e>
 80036b6:	6823      	ldr	r3, [r4, #0]
 80036b8:	07df      	lsls	r7, r3, #31
 80036ba:	d508      	bpl.n	80036ce <_printf_i+0x14e>
 80036bc:	6923      	ldr	r3, [r4, #16]
 80036be:	6861      	ldr	r1, [r4, #4]
 80036c0:	4299      	cmp	r1, r3
 80036c2:	bfde      	ittt	le
 80036c4:	2330      	movle	r3, #48	; 0x30
 80036c6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80036ca:	f106 36ff 	addle.w	r6, r6, #4294967295
 80036ce:	1b92      	subs	r2, r2, r6
 80036d0:	6122      	str	r2, [r4, #16]
 80036d2:	464b      	mov	r3, r9
 80036d4:	4621      	mov	r1, r4
 80036d6:	4640      	mov	r0, r8
 80036d8:	f8cd a000 	str.w	sl, [sp]
 80036dc:	aa03      	add	r2, sp, #12
 80036de:	f7ff fedf 	bl	80034a0 <_printf_common>
 80036e2:	3001      	adds	r0, #1
 80036e4:	d14c      	bne.n	8003780 <_printf_i+0x200>
 80036e6:	f04f 30ff 	mov.w	r0, #4294967295
 80036ea:	b004      	add	sp, #16
 80036ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80036f0:	4834      	ldr	r0, [pc, #208]	; (80037c4 <_printf_i+0x244>)
 80036f2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80036f6:	680e      	ldr	r6, [r1, #0]
 80036f8:	6823      	ldr	r3, [r4, #0]
 80036fa:	f856 5b04 	ldr.w	r5, [r6], #4
 80036fe:	061f      	lsls	r7, r3, #24
 8003700:	600e      	str	r6, [r1, #0]
 8003702:	d514      	bpl.n	800372e <_printf_i+0x1ae>
 8003704:	07d9      	lsls	r1, r3, #31
 8003706:	bf44      	itt	mi
 8003708:	f043 0320 	orrmi.w	r3, r3, #32
 800370c:	6023      	strmi	r3, [r4, #0]
 800370e:	b91d      	cbnz	r5, 8003718 <_printf_i+0x198>
 8003710:	6823      	ldr	r3, [r4, #0]
 8003712:	f023 0320 	bic.w	r3, r3, #32
 8003716:	6023      	str	r3, [r4, #0]
 8003718:	2310      	movs	r3, #16
 800371a:	e7af      	b.n	800367c <_printf_i+0xfc>
 800371c:	6823      	ldr	r3, [r4, #0]
 800371e:	f043 0320 	orr.w	r3, r3, #32
 8003722:	6023      	str	r3, [r4, #0]
 8003724:	2378      	movs	r3, #120	; 0x78
 8003726:	4828      	ldr	r0, [pc, #160]	; (80037c8 <_printf_i+0x248>)
 8003728:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800372c:	e7e3      	b.n	80036f6 <_printf_i+0x176>
 800372e:	065e      	lsls	r6, r3, #25
 8003730:	bf48      	it	mi
 8003732:	b2ad      	uxthmi	r5, r5
 8003734:	e7e6      	b.n	8003704 <_printf_i+0x184>
 8003736:	4616      	mov	r6, r2
 8003738:	e7bb      	b.n	80036b2 <_printf_i+0x132>
 800373a:	680b      	ldr	r3, [r1, #0]
 800373c:	6826      	ldr	r6, [r4, #0]
 800373e:	1d1d      	adds	r5, r3, #4
 8003740:	6960      	ldr	r0, [r4, #20]
 8003742:	600d      	str	r5, [r1, #0]
 8003744:	0635      	lsls	r5, r6, #24
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	d501      	bpl.n	800374e <_printf_i+0x1ce>
 800374a:	6018      	str	r0, [r3, #0]
 800374c:	e002      	b.n	8003754 <_printf_i+0x1d4>
 800374e:	0671      	lsls	r1, r6, #25
 8003750:	d5fb      	bpl.n	800374a <_printf_i+0x1ca>
 8003752:	8018      	strh	r0, [r3, #0]
 8003754:	2300      	movs	r3, #0
 8003756:	4616      	mov	r6, r2
 8003758:	6123      	str	r3, [r4, #16]
 800375a:	e7ba      	b.n	80036d2 <_printf_i+0x152>
 800375c:	680b      	ldr	r3, [r1, #0]
 800375e:	1d1a      	adds	r2, r3, #4
 8003760:	600a      	str	r2, [r1, #0]
 8003762:	681e      	ldr	r6, [r3, #0]
 8003764:	2100      	movs	r1, #0
 8003766:	4630      	mov	r0, r6
 8003768:	6862      	ldr	r2, [r4, #4]
 800376a:	f000 f82f 	bl	80037cc <memchr>
 800376e:	b108      	cbz	r0, 8003774 <_printf_i+0x1f4>
 8003770:	1b80      	subs	r0, r0, r6
 8003772:	6060      	str	r0, [r4, #4]
 8003774:	6863      	ldr	r3, [r4, #4]
 8003776:	6123      	str	r3, [r4, #16]
 8003778:	2300      	movs	r3, #0
 800377a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800377e:	e7a8      	b.n	80036d2 <_printf_i+0x152>
 8003780:	4632      	mov	r2, r6
 8003782:	4649      	mov	r1, r9
 8003784:	4640      	mov	r0, r8
 8003786:	6923      	ldr	r3, [r4, #16]
 8003788:	47d0      	blx	sl
 800378a:	3001      	adds	r0, #1
 800378c:	d0ab      	beq.n	80036e6 <_printf_i+0x166>
 800378e:	6823      	ldr	r3, [r4, #0]
 8003790:	079b      	lsls	r3, r3, #30
 8003792:	d413      	bmi.n	80037bc <_printf_i+0x23c>
 8003794:	68e0      	ldr	r0, [r4, #12]
 8003796:	9b03      	ldr	r3, [sp, #12]
 8003798:	4298      	cmp	r0, r3
 800379a:	bfb8      	it	lt
 800379c:	4618      	movlt	r0, r3
 800379e:	e7a4      	b.n	80036ea <_printf_i+0x16a>
 80037a0:	2301      	movs	r3, #1
 80037a2:	4632      	mov	r2, r6
 80037a4:	4649      	mov	r1, r9
 80037a6:	4640      	mov	r0, r8
 80037a8:	47d0      	blx	sl
 80037aa:	3001      	adds	r0, #1
 80037ac:	d09b      	beq.n	80036e6 <_printf_i+0x166>
 80037ae:	3501      	adds	r5, #1
 80037b0:	68e3      	ldr	r3, [r4, #12]
 80037b2:	9903      	ldr	r1, [sp, #12]
 80037b4:	1a5b      	subs	r3, r3, r1
 80037b6:	42ab      	cmp	r3, r5
 80037b8:	dcf2      	bgt.n	80037a0 <_printf_i+0x220>
 80037ba:	e7eb      	b.n	8003794 <_printf_i+0x214>
 80037bc:	2500      	movs	r5, #0
 80037be:	f104 0619 	add.w	r6, r4, #25
 80037c2:	e7f5      	b.n	80037b0 <_printf_i+0x230>
 80037c4:	08003a71 	.word	0x08003a71
 80037c8:	08003a82 	.word	0x08003a82

080037cc <memchr>:
 80037cc:	4603      	mov	r3, r0
 80037ce:	b510      	push	{r4, lr}
 80037d0:	b2c9      	uxtb	r1, r1
 80037d2:	4402      	add	r2, r0
 80037d4:	4293      	cmp	r3, r2
 80037d6:	4618      	mov	r0, r3
 80037d8:	d101      	bne.n	80037de <memchr+0x12>
 80037da:	2000      	movs	r0, #0
 80037dc:	e003      	b.n	80037e6 <memchr+0x1a>
 80037de:	7804      	ldrb	r4, [r0, #0]
 80037e0:	3301      	adds	r3, #1
 80037e2:	428c      	cmp	r4, r1
 80037e4:	d1f6      	bne.n	80037d4 <memchr+0x8>
 80037e6:	bd10      	pop	{r4, pc}

080037e8 <memcpy>:
 80037e8:	440a      	add	r2, r1
 80037ea:	4291      	cmp	r1, r2
 80037ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80037f0:	d100      	bne.n	80037f4 <memcpy+0xc>
 80037f2:	4770      	bx	lr
 80037f4:	b510      	push	{r4, lr}
 80037f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80037fa:	4291      	cmp	r1, r2
 80037fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003800:	d1f9      	bne.n	80037f6 <memcpy+0xe>
 8003802:	bd10      	pop	{r4, pc}

08003804 <memmove>:
 8003804:	4288      	cmp	r0, r1
 8003806:	b510      	push	{r4, lr}
 8003808:	eb01 0402 	add.w	r4, r1, r2
 800380c:	d902      	bls.n	8003814 <memmove+0x10>
 800380e:	4284      	cmp	r4, r0
 8003810:	4623      	mov	r3, r4
 8003812:	d807      	bhi.n	8003824 <memmove+0x20>
 8003814:	1e43      	subs	r3, r0, #1
 8003816:	42a1      	cmp	r1, r4
 8003818:	d008      	beq.n	800382c <memmove+0x28>
 800381a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800381e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003822:	e7f8      	b.n	8003816 <memmove+0x12>
 8003824:	4601      	mov	r1, r0
 8003826:	4402      	add	r2, r0
 8003828:	428a      	cmp	r2, r1
 800382a:	d100      	bne.n	800382e <memmove+0x2a>
 800382c:	bd10      	pop	{r4, pc}
 800382e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003832:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003836:	e7f7      	b.n	8003828 <memmove+0x24>

08003838 <_free_r>:
 8003838:	b538      	push	{r3, r4, r5, lr}
 800383a:	4605      	mov	r5, r0
 800383c:	2900      	cmp	r1, #0
 800383e:	d043      	beq.n	80038c8 <_free_r+0x90>
 8003840:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003844:	1f0c      	subs	r4, r1, #4
 8003846:	2b00      	cmp	r3, #0
 8003848:	bfb8      	it	lt
 800384a:	18e4      	addlt	r4, r4, r3
 800384c:	f000 f8d0 	bl	80039f0 <__malloc_lock>
 8003850:	4a1e      	ldr	r2, [pc, #120]	; (80038cc <_free_r+0x94>)
 8003852:	6813      	ldr	r3, [r2, #0]
 8003854:	4610      	mov	r0, r2
 8003856:	b933      	cbnz	r3, 8003866 <_free_r+0x2e>
 8003858:	6063      	str	r3, [r4, #4]
 800385a:	6014      	str	r4, [r2, #0]
 800385c:	4628      	mov	r0, r5
 800385e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003862:	f000 b8cb 	b.w	80039fc <__malloc_unlock>
 8003866:	42a3      	cmp	r3, r4
 8003868:	d90a      	bls.n	8003880 <_free_r+0x48>
 800386a:	6821      	ldr	r1, [r4, #0]
 800386c:	1862      	adds	r2, r4, r1
 800386e:	4293      	cmp	r3, r2
 8003870:	bf01      	itttt	eq
 8003872:	681a      	ldreq	r2, [r3, #0]
 8003874:	685b      	ldreq	r3, [r3, #4]
 8003876:	1852      	addeq	r2, r2, r1
 8003878:	6022      	streq	r2, [r4, #0]
 800387a:	6063      	str	r3, [r4, #4]
 800387c:	6004      	str	r4, [r0, #0]
 800387e:	e7ed      	b.n	800385c <_free_r+0x24>
 8003880:	461a      	mov	r2, r3
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	b10b      	cbz	r3, 800388a <_free_r+0x52>
 8003886:	42a3      	cmp	r3, r4
 8003888:	d9fa      	bls.n	8003880 <_free_r+0x48>
 800388a:	6811      	ldr	r1, [r2, #0]
 800388c:	1850      	adds	r0, r2, r1
 800388e:	42a0      	cmp	r0, r4
 8003890:	d10b      	bne.n	80038aa <_free_r+0x72>
 8003892:	6820      	ldr	r0, [r4, #0]
 8003894:	4401      	add	r1, r0
 8003896:	1850      	adds	r0, r2, r1
 8003898:	4283      	cmp	r3, r0
 800389a:	6011      	str	r1, [r2, #0]
 800389c:	d1de      	bne.n	800385c <_free_r+0x24>
 800389e:	6818      	ldr	r0, [r3, #0]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	4401      	add	r1, r0
 80038a4:	6011      	str	r1, [r2, #0]
 80038a6:	6053      	str	r3, [r2, #4]
 80038a8:	e7d8      	b.n	800385c <_free_r+0x24>
 80038aa:	d902      	bls.n	80038b2 <_free_r+0x7a>
 80038ac:	230c      	movs	r3, #12
 80038ae:	602b      	str	r3, [r5, #0]
 80038b0:	e7d4      	b.n	800385c <_free_r+0x24>
 80038b2:	6820      	ldr	r0, [r4, #0]
 80038b4:	1821      	adds	r1, r4, r0
 80038b6:	428b      	cmp	r3, r1
 80038b8:	bf01      	itttt	eq
 80038ba:	6819      	ldreq	r1, [r3, #0]
 80038bc:	685b      	ldreq	r3, [r3, #4]
 80038be:	1809      	addeq	r1, r1, r0
 80038c0:	6021      	streq	r1, [r4, #0]
 80038c2:	6063      	str	r3, [r4, #4]
 80038c4:	6054      	str	r4, [r2, #4]
 80038c6:	e7c9      	b.n	800385c <_free_r+0x24>
 80038c8:	bd38      	pop	{r3, r4, r5, pc}
 80038ca:	bf00      	nop
 80038cc:	200000d4 	.word	0x200000d4

080038d0 <_malloc_r>:
 80038d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038d2:	1ccd      	adds	r5, r1, #3
 80038d4:	f025 0503 	bic.w	r5, r5, #3
 80038d8:	3508      	adds	r5, #8
 80038da:	2d0c      	cmp	r5, #12
 80038dc:	bf38      	it	cc
 80038de:	250c      	movcc	r5, #12
 80038e0:	2d00      	cmp	r5, #0
 80038e2:	4606      	mov	r6, r0
 80038e4:	db01      	blt.n	80038ea <_malloc_r+0x1a>
 80038e6:	42a9      	cmp	r1, r5
 80038e8:	d903      	bls.n	80038f2 <_malloc_r+0x22>
 80038ea:	230c      	movs	r3, #12
 80038ec:	6033      	str	r3, [r6, #0]
 80038ee:	2000      	movs	r0, #0
 80038f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80038f2:	f000 f87d 	bl	80039f0 <__malloc_lock>
 80038f6:	4921      	ldr	r1, [pc, #132]	; (800397c <_malloc_r+0xac>)
 80038f8:	680a      	ldr	r2, [r1, #0]
 80038fa:	4614      	mov	r4, r2
 80038fc:	b99c      	cbnz	r4, 8003926 <_malloc_r+0x56>
 80038fe:	4f20      	ldr	r7, [pc, #128]	; (8003980 <_malloc_r+0xb0>)
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	b923      	cbnz	r3, 800390e <_malloc_r+0x3e>
 8003904:	4621      	mov	r1, r4
 8003906:	4630      	mov	r0, r6
 8003908:	f000 f862 	bl	80039d0 <_sbrk_r>
 800390c:	6038      	str	r0, [r7, #0]
 800390e:	4629      	mov	r1, r5
 8003910:	4630      	mov	r0, r6
 8003912:	f000 f85d 	bl	80039d0 <_sbrk_r>
 8003916:	1c43      	adds	r3, r0, #1
 8003918:	d123      	bne.n	8003962 <_malloc_r+0x92>
 800391a:	230c      	movs	r3, #12
 800391c:	4630      	mov	r0, r6
 800391e:	6033      	str	r3, [r6, #0]
 8003920:	f000 f86c 	bl	80039fc <__malloc_unlock>
 8003924:	e7e3      	b.n	80038ee <_malloc_r+0x1e>
 8003926:	6823      	ldr	r3, [r4, #0]
 8003928:	1b5b      	subs	r3, r3, r5
 800392a:	d417      	bmi.n	800395c <_malloc_r+0x8c>
 800392c:	2b0b      	cmp	r3, #11
 800392e:	d903      	bls.n	8003938 <_malloc_r+0x68>
 8003930:	6023      	str	r3, [r4, #0]
 8003932:	441c      	add	r4, r3
 8003934:	6025      	str	r5, [r4, #0]
 8003936:	e004      	b.n	8003942 <_malloc_r+0x72>
 8003938:	6863      	ldr	r3, [r4, #4]
 800393a:	42a2      	cmp	r2, r4
 800393c:	bf0c      	ite	eq
 800393e:	600b      	streq	r3, [r1, #0]
 8003940:	6053      	strne	r3, [r2, #4]
 8003942:	4630      	mov	r0, r6
 8003944:	f000 f85a 	bl	80039fc <__malloc_unlock>
 8003948:	f104 000b 	add.w	r0, r4, #11
 800394c:	1d23      	adds	r3, r4, #4
 800394e:	f020 0007 	bic.w	r0, r0, #7
 8003952:	1ac2      	subs	r2, r0, r3
 8003954:	d0cc      	beq.n	80038f0 <_malloc_r+0x20>
 8003956:	1a1b      	subs	r3, r3, r0
 8003958:	50a3      	str	r3, [r4, r2]
 800395a:	e7c9      	b.n	80038f0 <_malloc_r+0x20>
 800395c:	4622      	mov	r2, r4
 800395e:	6864      	ldr	r4, [r4, #4]
 8003960:	e7cc      	b.n	80038fc <_malloc_r+0x2c>
 8003962:	1cc4      	adds	r4, r0, #3
 8003964:	f024 0403 	bic.w	r4, r4, #3
 8003968:	42a0      	cmp	r0, r4
 800396a:	d0e3      	beq.n	8003934 <_malloc_r+0x64>
 800396c:	1a21      	subs	r1, r4, r0
 800396e:	4630      	mov	r0, r6
 8003970:	f000 f82e 	bl	80039d0 <_sbrk_r>
 8003974:	3001      	adds	r0, #1
 8003976:	d1dd      	bne.n	8003934 <_malloc_r+0x64>
 8003978:	e7cf      	b.n	800391a <_malloc_r+0x4a>
 800397a:	bf00      	nop
 800397c:	200000d4 	.word	0x200000d4
 8003980:	200000d8 	.word	0x200000d8

08003984 <_realloc_r>:
 8003984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003986:	4607      	mov	r7, r0
 8003988:	4614      	mov	r4, r2
 800398a:	460e      	mov	r6, r1
 800398c:	b921      	cbnz	r1, 8003998 <_realloc_r+0x14>
 800398e:	4611      	mov	r1, r2
 8003990:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003994:	f7ff bf9c 	b.w	80038d0 <_malloc_r>
 8003998:	b922      	cbnz	r2, 80039a4 <_realloc_r+0x20>
 800399a:	f7ff ff4d 	bl	8003838 <_free_r>
 800399e:	4625      	mov	r5, r4
 80039a0:	4628      	mov	r0, r5
 80039a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80039a4:	f000 f830 	bl	8003a08 <_malloc_usable_size_r>
 80039a8:	42a0      	cmp	r0, r4
 80039aa:	d20f      	bcs.n	80039cc <_realloc_r+0x48>
 80039ac:	4621      	mov	r1, r4
 80039ae:	4638      	mov	r0, r7
 80039b0:	f7ff ff8e 	bl	80038d0 <_malloc_r>
 80039b4:	4605      	mov	r5, r0
 80039b6:	2800      	cmp	r0, #0
 80039b8:	d0f2      	beq.n	80039a0 <_realloc_r+0x1c>
 80039ba:	4631      	mov	r1, r6
 80039bc:	4622      	mov	r2, r4
 80039be:	f7ff ff13 	bl	80037e8 <memcpy>
 80039c2:	4631      	mov	r1, r6
 80039c4:	4638      	mov	r0, r7
 80039c6:	f7ff ff37 	bl	8003838 <_free_r>
 80039ca:	e7e9      	b.n	80039a0 <_realloc_r+0x1c>
 80039cc:	4635      	mov	r5, r6
 80039ce:	e7e7      	b.n	80039a0 <_realloc_r+0x1c>

080039d0 <_sbrk_r>:
 80039d0:	b538      	push	{r3, r4, r5, lr}
 80039d2:	2300      	movs	r3, #0
 80039d4:	4d05      	ldr	r5, [pc, #20]	; (80039ec <_sbrk_r+0x1c>)
 80039d6:	4604      	mov	r4, r0
 80039d8:	4608      	mov	r0, r1
 80039da:	602b      	str	r3, [r5, #0]
 80039dc:	f7fd fa98 	bl	8000f10 <_sbrk>
 80039e0:	1c43      	adds	r3, r0, #1
 80039e2:	d102      	bne.n	80039ea <_sbrk_r+0x1a>
 80039e4:	682b      	ldr	r3, [r5, #0]
 80039e6:	b103      	cbz	r3, 80039ea <_sbrk_r+0x1a>
 80039e8:	6023      	str	r3, [r4, #0]
 80039ea:	bd38      	pop	{r3, r4, r5, pc}
 80039ec:	20000498 	.word	0x20000498

080039f0 <__malloc_lock>:
 80039f0:	4801      	ldr	r0, [pc, #4]	; (80039f8 <__malloc_lock+0x8>)
 80039f2:	f000 b811 	b.w	8003a18 <__retarget_lock_acquire_recursive>
 80039f6:	bf00      	nop
 80039f8:	200004a0 	.word	0x200004a0

080039fc <__malloc_unlock>:
 80039fc:	4801      	ldr	r0, [pc, #4]	; (8003a04 <__malloc_unlock+0x8>)
 80039fe:	f000 b80c 	b.w	8003a1a <__retarget_lock_release_recursive>
 8003a02:	bf00      	nop
 8003a04:	200004a0 	.word	0x200004a0

08003a08 <_malloc_usable_size_r>:
 8003a08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a0c:	1f18      	subs	r0, r3, #4
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	bfbc      	itt	lt
 8003a12:	580b      	ldrlt	r3, [r1, r0]
 8003a14:	18c0      	addlt	r0, r0, r3
 8003a16:	4770      	bx	lr

08003a18 <__retarget_lock_acquire_recursive>:
 8003a18:	4770      	bx	lr

08003a1a <__retarget_lock_release_recursive>:
 8003a1a:	4770      	bx	lr

08003a1c <_init>:
 8003a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a1e:	bf00      	nop
 8003a20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a22:	bc08      	pop	{r3}
 8003a24:	469e      	mov	lr, r3
 8003a26:	4770      	bx	lr

08003a28 <_fini>:
 8003a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a2a:	bf00      	nop
 8003a2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a2e:	bc08      	pop	{r3}
 8003a30:	469e      	mov	lr, r3
 8003a32:	4770      	bx	lr
