$date
	Mon Oct 23 02:46:33 2023
$end
$version
	QuestaSim Version 2021.1
$end
$timescale
	1ns
$end

$scope module tb_processor $end

$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var reg 1 # rf_en $end
$var reg 1 $ sel_pc $end
$var reg 1 % sel_opr_a $end
$var reg 1 & sel_opr_b $end
$var reg 1 ' sel_m $end
$var reg 2 ( sel_wb [1:0] $end
$var reg 3 ) imm_type [2:0] $end
$var reg 32 * pc_out [31:0] $end
$var reg 32 + inst [31:0] $end
$var reg 5 , rs2 [4:0] $end
$var reg 5 - rs1 [4:0] $end
$var reg 5 . rd [4:0] $end
$var reg 7 / opcode [6:0] $end
$var reg 3 0 func3 [2:0] $end
$var reg 7 1 func7 [6:0] $end
$var reg 32 2 addr [31:0] $end
$var reg 32 3 wdata [31:0] $end
$var reg 32 4 rdata [31:0] $end
$var reg 32 5 rdata1 [31:0] $end
$var reg 32 6 rdata2 [31:0] $end
$var reg 4 7 aluop [3:0] $end
$var reg 32 8 imm [31:0] $end
$var reg 32 9 opr_res [31:0] $end
$var reg 32 : mux_out_pc [31:0] $end
$var reg 32 ; mux_out_opr_a [31:0] $end
$var reg 32 < mux_out_opr_b [31:0] $end
$var reg 3 = br_type [2:0] $end
$var reg 1 > br_taken $end
$var reg 1 ? rd_en $end
$var reg 1 @ wr_en $end
$var reg 3 A mem_type [2:0] $end

$scope module PC_i $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 B pc_in [31] $end
$var wire 1 C pc_in [30] $end
$var wire 1 D pc_in [29] $end
$var wire 1 E pc_in [28] $end
$var wire 1 F pc_in [27] $end
$var wire 1 G pc_in [26] $end
$var wire 1 H pc_in [25] $end
$var wire 1 I pc_in [24] $end
$var wire 1 J pc_in [23] $end
$var wire 1 K pc_in [22] $end
$var wire 1 L pc_in [21] $end
$var wire 1 M pc_in [20] $end
$var wire 1 N pc_in [19] $end
$var wire 1 O pc_in [18] $end
$var wire 1 P pc_in [17] $end
$var wire 1 Q pc_in [16] $end
$var wire 1 R pc_in [15] $end
$var wire 1 S pc_in [14] $end
$var wire 1 T pc_in [13] $end
$var wire 1 U pc_in [12] $end
$var wire 1 V pc_in [11] $end
$var wire 1 W pc_in [10] $end
$var wire 1 X pc_in [9] $end
$var wire 1 Y pc_in [8] $end
$var wire 1 Z pc_in [7] $end
$var wire 1 [ pc_in [6] $end
$var wire 1 \ pc_in [5] $end
$var wire 1 ] pc_in [4] $end
$var wire 1 ^ pc_in [3] $end
$var wire 1 _ pc_in [2] $end
$var wire 1 ` pc_in [1] $end
$var wire 1 a pc_in [0] $end
$var reg 32 b pc_out [31:0] $end
$upscope $end

$scope module inst_mem_i $end
$var wire 1 c addr [31] $end
$var wire 1 d addr [30] $end
$var wire 1 e addr [29] $end
$var wire 1 f addr [28] $end
$var wire 1 g addr [27] $end
$var wire 1 h addr [26] $end
$var wire 1 i addr [25] $end
$var wire 1 j addr [24] $end
$var wire 1 k addr [23] $end
$var wire 1 l addr [22] $end
$var wire 1 m addr [21] $end
$var wire 1 n addr [20] $end
$var wire 1 o addr [19] $end
$var wire 1 p addr [18] $end
$var wire 1 q addr [17] $end
$var wire 1 r addr [16] $end
$var wire 1 s addr [15] $end
$var wire 1 t addr [14] $end
$var wire 1 u addr [13] $end
$var wire 1 v addr [12] $end
$var wire 1 w addr [11] $end
$var wire 1 x addr [10] $end
$var wire 1 y addr [9] $end
$var wire 1 z addr [8] $end
$var wire 1 { addr [7] $end
$var wire 1 | addr [6] $end
$var wire 1 } addr [5] $end
$var wire 1 ~ addr [4] $end
$var wire 1 !! addr [3] $end
$var wire 1 "! addr [2] $end
$var wire 1 #! addr [1] $end
$var wire 1 $! addr [0] $end
$var reg 32 %! data [31:0] $end
$upscope $end

$scope module inst_decode_i $end
$var wire 1 &! inst [31] $end
$var wire 1 '! inst [30] $end
$var wire 1 (! inst [29] $end
$var wire 1 )! inst [28] $end
$var wire 1 *! inst [27] $end
$var wire 1 +! inst [26] $end
$var wire 1 ,! inst [25] $end
$var wire 1 -! inst [24] $end
$var wire 1 .! inst [23] $end
$var wire 1 /! inst [22] $end
$var wire 1 0! inst [21] $end
$var wire 1 1! inst [20] $end
$var wire 1 2! inst [19] $end
$var wire 1 3! inst [18] $end
$var wire 1 4! inst [17] $end
$var wire 1 5! inst [16] $end
$var wire 1 6! inst [15] $end
$var wire 1 7! inst [14] $end
$var wire 1 8! inst [13] $end
$var wire 1 9! inst [12] $end
$var wire 1 :! inst [11] $end
$var wire 1 ;! inst [10] $end
$var wire 1 <! inst [9] $end
$var wire 1 =! inst [8] $end
$var wire 1 >! inst [7] $end
$var wire 1 ?! inst [6] $end
$var wire 1 @! inst [5] $end
$var wire 1 A! inst [4] $end
$var wire 1 B! inst [3] $end
$var wire 1 C! inst [2] $end
$var wire 1 D! inst [1] $end
$var wire 1 E! inst [0] $end
$var reg 5 F! rd [4:0] $end
$var reg 5 G! rs1 [4:0] $end
$var reg 5 H! rs2 [4:0] $end
$var reg 7 I! opcode [6:0] $end
$var reg 3 J! func3 [2:0] $end
$var reg 7 K! func7 [6:0] $end
$upscope $end

$scope module reg_file_i $end
$var wire 1 ! clk $end
$var wire 1 L! rf_en $end
$var wire 1 M! rs2 [4] $end
$var wire 1 N! rs2 [3] $end
$var wire 1 O! rs2 [2] $end
$var wire 1 P! rs2 [1] $end
$var wire 1 Q! rs2 [0] $end
$var wire 1 R! rs1 [4] $end
$var wire 1 S! rs1 [3] $end
$var wire 1 T! rs1 [2] $end
$var wire 1 U! rs1 [1] $end
$var wire 1 V! rs1 [0] $end
$var wire 1 W! rd [4] $end
$var wire 1 X! rd [3] $end
$var wire 1 Y! rd [2] $end
$var wire 1 Z! rd [1] $end
$var wire 1 [! rd [0] $end
$var wire 1 \! wdata [31] $end
$var wire 1 ]! wdata [30] $end
$var wire 1 ^! wdata [29] $end
$var wire 1 _! wdata [28] $end
$var wire 1 `! wdata [27] $end
$var wire 1 a! wdata [26] $end
$var wire 1 b! wdata [25] $end
$var wire 1 c! wdata [24] $end
$var wire 1 d! wdata [23] $end
$var wire 1 e! wdata [22] $end
$var wire 1 f! wdata [21] $end
$var wire 1 g! wdata [20] $end
$var wire 1 h! wdata [19] $end
$var wire 1 i! wdata [18] $end
$var wire 1 j! wdata [17] $end
$var wire 1 k! wdata [16] $end
$var wire 1 l! wdata [15] $end
$var wire 1 m! wdata [14] $end
$var wire 1 n! wdata [13] $end
$var wire 1 o! wdata [12] $end
$var wire 1 p! wdata [11] $end
$var wire 1 q! wdata [10] $end
$var wire 1 r! wdata [9] $end
$var wire 1 s! wdata [8] $end
$var wire 1 t! wdata [7] $end
$var wire 1 u! wdata [6] $end
$var wire 1 v! wdata [5] $end
$var wire 1 w! wdata [4] $end
$var wire 1 x! wdata [3] $end
$var wire 1 y! wdata [2] $end
$var wire 1 z! wdata [1] $end
$var wire 1 {! wdata [0] $end
$var reg 32 |! rdata1 [31:0] $end
$var reg 32 }! rdata2 [31:0] $end
$upscope $end

$scope module controller_i $end
$var wire 1 ~! br_taken $end
$var wire 1 !" opcode [6] $end
$var wire 1 "" opcode [5] $end
$var wire 1 #" opcode [4] $end
$var wire 1 $" opcode [3] $end
$var wire 1 %" opcode [2] $end
$var wire 1 &" opcode [1] $end
$var wire 1 '" opcode [0] $end
$var wire 1 (" func7 [6] $end
$var wire 1 )" func7 [5] $end
$var wire 1 *" func7 [4] $end
$var wire 1 +" func7 [3] $end
$var wire 1 ," func7 [2] $end
$var wire 1 -" func7 [1] $end
$var wire 1 ." func7 [0] $end
$var wire 1 /" func3 [2] $end
$var wire 1 0" func3 [1] $end
$var wire 1 1" func3 [0] $end
$var reg 1 2" rf_en $end
$var reg 1 3" rd_en $end
$var reg 1 4" wr_en $end
$var reg 1 5" sel_opr_a $end
$var reg 1 6" sel_opr_b $end
$var reg 1 7" sel_pc $end
$var reg 4 8" aluop [3:0] $end
$var reg 3 9" br_type [2:0] $end
$var reg 3 :" mem_type [2:0] $end
$var reg 2 ;" sel_wb [1:0] $end
$var reg 3 <" imm_type [2:0] $end
$upscope $end

$scope module alu_i $end
$var wire 1 =" aluop [3] $end
$var wire 1 >" aluop [2] $end
$var wire 1 ?" aluop [1] $end
$var wire 1 @" aluop [0] $end
$var wire 1 A" opr_a [31] $end
$var wire 1 B" opr_a [30] $end
$var wire 1 C" opr_a [29] $end
$var wire 1 D" opr_a [28] $end
$var wire 1 E" opr_a [27] $end
$var wire 1 F" opr_a [26] $end
$var wire 1 G" opr_a [25] $end
$var wire 1 H" opr_a [24] $end
$var wire 1 I" opr_a [23] $end
$var wire 1 J" opr_a [22] $end
$var wire 1 K" opr_a [21] $end
$var wire 1 L" opr_a [20] $end
$var wire 1 M" opr_a [19] $end
$var wire 1 N" opr_a [18] $end
$var wire 1 O" opr_a [17] $end
$var wire 1 P" opr_a [16] $end
$var wire 1 Q" opr_a [15] $end
$var wire 1 R" opr_a [14] $end
$var wire 1 S" opr_a [13] $end
$var wire 1 T" opr_a [12] $end
$var wire 1 U" opr_a [11] $end
$var wire 1 V" opr_a [10] $end
$var wire 1 W" opr_a [9] $end
$var wire 1 X" opr_a [8] $end
$var wire 1 Y" opr_a [7] $end
$var wire 1 Z" opr_a [6] $end
$var wire 1 [" opr_a [5] $end
$var wire 1 \" opr_a [4] $end
$var wire 1 ]" opr_a [3] $end
$var wire 1 ^" opr_a [2] $end
$var wire 1 _" opr_a [1] $end
$var wire 1 `" opr_a [0] $end
$var wire 1 a" opr_b [31] $end
$var wire 1 b" opr_b [30] $end
$var wire 1 c" opr_b [29] $end
$var wire 1 d" opr_b [28] $end
$var wire 1 e" opr_b [27] $end
$var wire 1 f" opr_b [26] $end
$var wire 1 g" opr_b [25] $end
$var wire 1 h" opr_b [24] $end
$var wire 1 i" opr_b [23] $end
$var wire 1 j" opr_b [22] $end
$var wire 1 k" opr_b [21] $end
$var wire 1 l" opr_b [20] $end
$var wire 1 m" opr_b [19] $end
$var wire 1 n" opr_b [18] $end
$var wire 1 o" opr_b [17] $end
$var wire 1 p" opr_b [16] $end
$var wire 1 q" opr_b [15] $end
$var wire 1 r" opr_b [14] $end
$var wire 1 s" opr_b [13] $end
$var wire 1 t" opr_b [12] $end
$var wire 1 u" opr_b [11] $end
$var wire 1 v" opr_b [10] $end
$var wire 1 w" opr_b [9] $end
$var wire 1 x" opr_b [8] $end
$var wire 1 y" opr_b [7] $end
$var wire 1 z" opr_b [6] $end
$var wire 1 {" opr_b [5] $end
$var wire 1 |" opr_b [4] $end
$var wire 1 }" opr_b [3] $end
$var wire 1 ~" opr_b [2] $end
$var wire 1 !# opr_b [1] $end
$var wire 1 "# opr_b [0] $end
$var reg 32 ## opr_res [31:0] $end
$var reg 1 $# sra $end
$upscope $end

$scope module imm_gen_i $end
$var wire 1 %# inst [31] $end
$var wire 1 &# inst [30] $end
$var wire 1 '# inst [29] $end
$var wire 1 (# inst [28] $end
$var wire 1 )# inst [27] $end
$var wire 1 *# inst [26] $end
$var wire 1 +# inst [25] $end
$var wire 1 ,# inst [24] $end
$var wire 1 -# inst [23] $end
$var wire 1 .# inst [22] $end
$var wire 1 /# inst [21] $end
$var wire 1 0# inst [20] $end
$var wire 1 1# inst [19] $end
$var wire 1 2# inst [18] $end
$var wire 1 3# inst [17] $end
$var wire 1 4# inst [16] $end
$var wire 1 5# inst [15] $end
$var wire 1 6# inst [14] $end
$var wire 1 7# inst [13] $end
$var wire 1 8# inst [12] $end
$var wire 1 9# inst [11] $end
$var wire 1 :# inst [10] $end
$var wire 1 ;# inst [9] $end
$var wire 1 <# inst [8] $end
$var wire 1 =# inst [7] $end
$var wire 1 ># inst [6] $end
$var wire 1 ?# inst [5] $end
$var wire 1 @# inst [4] $end
$var wire 1 A# inst [3] $end
$var wire 1 B# inst [2] $end
$var wire 1 C# inst [1] $end
$var wire 1 D# inst [0] $end
$var wire 1 E# imm_type [2] $end
$var wire 1 F# imm_type [1] $end
$var wire 1 G# imm_type [0] $end
$var reg 32 H# imm [31:0] $end
$var reg 32 I# i_imm [31:0] $end
$var reg 32 J# j_imm [31:0] $end
$var reg 32 K# u_imm [31:0] $end
$var reg 32 L# b_imm [31:0] $end
$var reg 32 M# s_imm [31:0] $end
$upscope $end

$scope module Branch_comp_i $end
$var wire 1 N# br_type [2] $end
$var wire 1 O# br_type [1] $end
$var wire 1 P# br_type [0] $end
$var wire 1 Q# opr_a [31] $end
$var wire 1 R# opr_a [30] $end
$var wire 1 S# opr_a [29] $end
$var wire 1 T# opr_a [28] $end
$var wire 1 U# opr_a [27] $end
$var wire 1 V# opr_a [26] $end
$var wire 1 W# opr_a [25] $end
$var wire 1 X# opr_a [24] $end
$var wire 1 Y# opr_a [23] $end
$var wire 1 Z# opr_a [22] $end
$var wire 1 [# opr_a [21] $end
$var wire 1 \# opr_a [20] $end
$var wire 1 ]# opr_a [19] $end
$var wire 1 ^# opr_a [18] $end
$var wire 1 _# opr_a [17] $end
$var wire 1 `# opr_a [16] $end
$var wire 1 a# opr_a [15] $end
$var wire 1 b# opr_a [14] $end
$var wire 1 c# opr_a [13] $end
$var wire 1 d# opr_a [12] $end
$var wire 1 e# opr_a [11] $end
$var wire 1 f# opr_a [10] $end
$var wire 1 g# opr_a [9] $end
$var wire 1 h# opr_a [8] $end
$var wire 1 i# opr_a [7] $end
$var wire 1 j# opr_a [6] $end
$var wire 1 k# opr_a [5] $end
$var wire 1 l# opr_a [4] $end
$var wire 1 m# opr_a [3] $end
$var wire 1 n# opr_a [2] $end
$var wire 1 o# opr_a [1] $end
$var wire 1 p# opr_a [0] $end
$var wire 1 q# opr_b [31] $end
$var wire 1 r# opr_b [30] $end
$var wire 1 s# opr_b [29] $end
$var wire 1 t# opr_b [28] $end
$var wire 1 u# opr_b [27] $end
$var wire 1 v# opr_b [26] $end
$var wire 1 w# opr_b [25] $end
$var wire 1 x# opr_b [24] $end
$var wire 1 y# opr_b [23] $end
$var wire 1 z# opr_b [22] $end
$var wire 1 {# opr_b [21] $end
$var wire 1 |# opr_b [20] $end
$var wire 1 }# opr_b [19] $end
$var wire 1 ~# opr_b [18] $end
$var wire 1 !$ opr_b [17] $end
$var wire 1 "$ opr_b [16] $end
$var wire 1 #$ opr_b [15] $end
$var wire 1 $$ opr_b [14] $end
$var wire 1 %$ opr_b [13] $end
$var wire 1 &$ opr_b [12] $end
$var wire 1 '$ opr_b [11] $end
$var wire 1 ($ opr_b [10] $end
$var wire 1 )$ opr_b [9] $end
$var wire 1 *$ opr_b [8] $end
$var wire 1 +$ opr_b [7] $end
$var wire 1 ,$ opr_b [6] $end
$var wire 1 -$ opr_b [5] $end
$var wire 1 .$ opr_b [4] $end
$var wire 1 /$ opr_b [3] $end
$var wire 1 0$ opr_b [2] $end
$var wire 1 1$ opr_b [1] $end
$var wire 1 2$ opr_b [0] $end
$var reg 1 3$ br_taken $end
$upscope $end

$scope module data_mem_i $end
$var wire 1 ! clk $end
$var wire 1 4$ rd_en $end
$var wire 1 5$ wr_en $end
$var wire 1 6$ mem_type [2] $end
$var wire 1 7$ mem_type [1] $end
$var wire 1 8$ mem_type [0] $end
$var wire 1 9$ addr [31] $end
$var wire 1 :$ addr [30] $end
$var wire 1 ;$ addr [29] $end
$var wire 1 <$ addr [28] $end
$var wire 1 =$ addr [27] $end
$var wire 1 >$ addr [26] $end
$var wire 1 ?$ addr [25] $end
$var wire 1 @$ addr [24] $end
$var wire 1 A$ addr [23] $end
$var wire 1 B$ addr [22] $end
$var wire 1 C$ addr [21] $end
$var wire 1 D$ addr [20] $end
$var wire 1 E$ addr [19] $end
$var wire 1 F$ addr [18] $end
$var wire 1 G$ addr [17] $end
$var wire 1 H$ addr [16] $end
$var wire 1 I$ addr [15] $end
$var wire 1 J$ addr [14] $end
$var wire 1 K$ addr [13] $end
$var wire 1 L$ addr [12] $end
$var wire 1 M$ addr [11] $end
$var wire 1 N$ addr [10] $end
$var wire 1 O$ addr [9] $end
$var wire 1 P$ addr [8] $end
$var wire 1 Q$ addr [7] $end
$var wire 1 R$ addr [6] $end
$var wire 1 S$ addr [5] $end
$var wire 1 T$ addr [4] $end
$var wire 1 U$ addr [3] $end
$var wire 1 V$ addr [2] $end
$var wire 1 W$ addr [1] $end
$var wire 1 X$ addr [0] $end
$var wire 1 Y$ wdata [31] $end
$var wire 1 Z$ wdata [30] $end
$var wire 1 [$ wdata [29] $end
$var wire 1 \$ wdata [28] $end
$var wire 1 ]$ wdata [27] $end
$var wire 1 ^$ wdata [26] $end
$var wire 1 _$ wdata [25] $end
$var wire 1 `$ wdata [24] $end
$var wire 1 a$ wdata [23] $end
$var wire 1 b$ wdata [22] $end
$var wire 1 c$ wdata [21] $end
$var wire 1 d$ wdata [20] $end
$var wire 1 e$ wdata [19] $end
$var wire 1 f$ wdata [18] $end
$var wire 1 g$ wdata [17] $end
$var wire 1 h$ wdata [16] $end
$var wire 1 i$ wdata [15] $end
$var wire 1 j$ wdata [14] $end
$var wire 1 k$ wdata [13] $end
$var wire 1 l$ wdata [12] $end
$var wire 1 m$ wdata [11] $end
$var wire 1 n$ wdata [10] $end
$var wire 1 o$ wdata [9] $end
$var wire 1 p$ wdata [8] $end
$var wire 1 q$ wdata [7] $end
$var wire 1 r$ wdata [6] $end
$var wire 1 s$ wdata [5] $end
$var wire 1 t$ wdata [4] $end
$var wire 1 u$ wdata [3] $end
$var wire 1 v$ wdata [2] $end
$var wire 1 w$ wdata [1] $end
$var wire 1 x$ wdata [0] $end
$var reg 32 y$ rdata [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0$
0%
0&
x'
b0 (
b0 )
bx *
bx +
bx ,
bx -
bx .
bx /
bx 0
bx 1
bx 2
b0 3
bx 4
bx 5
bx 6
bx 7
bx 8
b0 9
bx :
bx ;
bx <
bx =
0>
0?
0@
bx A
bx b
bx %!
bx F!
bx G!
bx H!
bx I!
bx J!
bx K!
bx |!
bx }!
02"
03"
04"
05"
06"
07"
bx 8"
bx 9"
bx :"
b0 ;"
b0 <"
b0 ##
x$#
bx H#
bx I#
bx0 J#
bx000000000000 K#
b0xxxxxxxxxxxxxxxxxxxxxxx0 L#
bx M#
03$
bx y$
1"
0!
xx$
xw$
xv$
xu$
xt$
xs$
xr$
xq$
xp$
xo$
xn$
xm$
xl$
xk$
xj$
xi$
xh$
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0G$
0F$
0E$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0<$
0;$
0:$
09$
x8$
x7$
x6$
05$
04$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
x'$
x&$
x%$
x$$
x#$
x"$
x!$
x~#
x}#
x|#
x{#
xz#
xy#
xx#
xw#
xv#
xu#
xt#
xs#
xr#
xq#
xp#
xo#
xn#
xm#
xl#
xk#
xj#
xi#
xh#
xg#
xf#
xe#
xd#
xc#
xb#
xa#
x`#
x_#
x^#
x]#
x\#
x[#
xZ#
xY#
xX#
xW#
xV#
xU#
xT#
xS#
xR#
xQ#
xP#
xO#
xN#
0G#
0F#
0E#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
xm"
xl"
xk"
xj"
xi"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
xO"
xN"
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
x@"
x?"
x>"
x="
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
0~!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
x[!
xZ!
xY!
xX!
xW!
xV!
xU!
xT!
xS!
xR!
xQ!
xP!
xO!
xN!
xM!
0L!
xE!
xD!
xC!
xB!
xA!
x@!
x?!
x>!
x=!
x<!
x;!
x:!
x9!
x8!
x7!
x6!
x5!
x4!
x3!
x2!
x1!
x0!
x/!
x.!
x-!
x,!
x+!
x*!
x)!
x(!
x'!
x&!
x$!
x#!
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
$end
#5
1!
b0 b
b0 *
b100 :
0a
0`
1_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
b100010100011010000011 %!
b100010100011010000011 +
1E!
1D!
0C!
0B!
0A!
0@!
0?!
1>!
0=!
1<!
1;!
0:!
09!
08!
17!
06!
15!
04!
03!
02!
11!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
b0 K!
b1 H!
b10 G!
b100 J!
b1101 F!
b11 I!
b11 /
b1101 .
b100 0
b10 -
b1 ,
b0 1
1[!
0Z!
1Y!
1X!
0W!
0."
0-"
0,"
0+"
0*"
0)"
0("
1Q!
0P!
0O!
0N!
0M!
0V!
1U!
0T!
0S!
0R!
01"
00"
1/"
1'"
1&"
0%"
0$"
0#"
0""
0!"
1D#
1C#
0B#
0A#
0@#
0?#
0>#
1=#
0<#
1;#
1:#
09#
08#
07#
16#
05#
14#
03#
02#
01#
10#
0/#
0.#
0-#
0,#
0+#
0*#
0)#
0(#
0'#
0&#
0%#
b1 I#
b100010100 K#
b100010100000000000000 K#
b10100100000000000 J#
b100000001100 L#
b1101 M#
b111 |!
b10 }!
12"
13"
16"
b1 ;"
b0 8"
b11 :"
b11 A
b0 7
b1 (
1&
1?
1#
b10 6
b111 5
b111 ;
1L!
0x$
1w$
0v$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0l$
0k$
0j$
0i$
0h$
0g$
0f$
0e$
0d$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
0Z$
0Y$
14$
1p#
1o#
1n#
0m#
0l#
0k#
0j#
0i#
0h#
0g#
0f#
0e#
0d#
0c#
0b#
0a#
0`#
0_#
0^#
0]#
0\#
0[#
0Z#
0Y#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
1`"
1_"
1^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
18$
17$
06$
bx ##
bx 3
b1 H#
b1 8
bx 9
x{!
xz!
xy!
xx!
xw!
xv!
xu!
xt!
xs!
xr!
xq!
xp!
xo!
xn!
xm!
xl!
xk!
xj!
xi!
xh!
xg!
xf!
xe!
xd!
xc!
xb!
xa!
x`!
x_!
x^!
x]!
x\!
b1 <
12$
01$
00$
0/$
0.$
0-$
0,$
0+$
0*$
0)$
0($
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0|#
0{#
0z#
0y#
0x#
0w#
0v#
0u#
0t#
0s#
0r#
0q#
1"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0c"
0b"
0a"
xX$
xW$
xV$
xU$
xT$
xS$
xR$
xQ$
xP$
xO$
xN$
xM$
xL$
xK$
xJ$
xI$
xH$
xG$
xF$
xE$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
x<$
x;$
x:$
x9$
b1000 ##
b1000 9
0X$
0W$
0V$
1U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0G$
0F$
0E$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0<$
0;$
0:$
09$
b0 y$
bx y$
b1001 y$
b1001 4
b1001 3
1{!
0z!
0y!
1x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
#10
0"
0!
#15
1!
b100 b
b100 *
b1000 :
0_
1^
1"!
bx %!
bx +
xE!
xD!
xC!
xB!
xA!
x@!
x?!
x>!
x=!
x<!
x;!
x:!
x9!
x8!
x7!
x6!
x5!
x4!
x3!
x2!
x1!
x0!
x/!
x.!
x-!
x,!
x+!
x*!
x)!
x(!
x'!
x&!
bx K!
bx H!
bx G!
bx J!
bx F!
bx I!
bx /
bx .
bx 0
bx -
bx ,
bx 1
x[!
xZ!
xY!
xX!
xW!
x."
x-"
x,"
x+"
x*"
x)"
x("
xQ!
xP!
xO!
xN!
xM!
xV!
xU!
xT!
xS!
xR!
x1"
x0"
x/"
x'"
x&"
x%"
x$"
x#"
x""
x!"
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
bx I#
bx K#
bx000000000000 K#
bx0 J#
b0xxxxxxxxxxxxxxxxxxxxxxx0 L#
bx M#
bx |!
bx }!
02"
03"
06"
b0 ;"
b0 (
0&
0?
0#
bx 6
bx 5
bx ;
bx <
0L!
xx$
xw$
xv$
xu$
xt$
xs$
xr$
xq$
xp$
xo$
xn$
xm$
xl$
xk$
xj$
xi$
xh$
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
04$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
x'$
x&$
x%$
x$$
x#$
x"$
x!$
x~#
x}#
x|#
x{#
xz#
xy#
xx#
xw#
xv#
xu#
xt#
xs#
xr#
xq#
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
xm"
xl"
xk"
xj"
xi"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
xa"
xp#
xo#
xn#
xm#
xl#
xk#
xj#
xi#
xh#
xg#
xf#
xe#
xd#
xc#
xb#
xa#
x`#
x_#
x^#
x]#
x\#
x[#
xZ#
xY#
xX#
xW#
xV#
xU#
xT#
xS#
xR#
xQ#
x`"
x_"
x^"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
xO"
xN"
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
bx ##
b1000 3
bx H#
bx 8
bx 9
0{!
xX$
xW$
xV$
xU$
xT$
xS$
xR$
xQ$
xP$
xO$
xN$
xM$
xL$
xK$
xJ$
xI$
xH$
xG$
xF$
xE$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
x<$
x;$
x:$
x9$
bx 3
x{!
xz!
xy!
xx!
xw!
xv!
xu!
xt!
xs!
xr!
xq!
xp!
xo!
xn!
xm!
xl!
xk!
xj!
xi!
xh!
xg!
xf!
xe!
xd!
xc!
xb!
xa!
x`!
x_!
x^!
x]!
x\!
#20
0!
#25
1!
b1000 b
b1000 *
b1100 :
1_
0"!
1!!
#30
0!
#35
1!
b1100 b
b1100 *
b10000 :
0_
0^
1]
1"!
#40
0!
#45
1!
b10000 b
b10000 *
b10100 :
1_
0"!
0!!
1~
#50
0!
#55
1!
b10100 b
b10100 *
b11000 :
0_
1^
1"!
#60
0!
#65
1!
b11000 b
b11000 *
b11100 :
1_
0"!
1!!
#70
0!
#75
1!
b11100 b
b11100 *
b100000 :
0_
0^
0]
1\
1"!
#80
0!
#85
1!
b100000 b
b100000 *
b100100 :
1_
0"!
0!!
0~
1}
#90
0!
#95
1!
b100100 b
b100100 *
b101000 :
0_
1^
1"!
#100
0!
#105
1!
b101000 b
b101000 *
b101100 :
1_
0"!
1!!
#110
0!
#115
1!
b101100 b
b101100 *
b110000 :
0_
0^
1]
1"!
#120
0!
#125
1!
b110000 b
b110000 *
b110100 :
1_
0"!
0!!
1~
#130
0!
#135
1!
b110100 b
b110100 *
b111000 :
0_
1^
1"!
#140
0!
#145
1!
b111000 b
b111000 *
b111100 :
1_
0"!
1!!
#150
0!
#155
1!
b111100 b
b111100 *
b1000000 :
0_
0^
0]
0\
1[
1"!
#160
0!
#165
1!
b1000000 b
b1000000 *
b1000100 :
1_
0"!
0!!
0~
0}
1|
#170
0!
#175
1!
b1000100 b
b1000100 *
b1001000 :
0_
1^
1"!
#180
0!
#185
1!
b1001000 b
b1001000 *
b1001100 :
1_
0"!
1!!
#190
0!
#195
1!
b1001100 b
b1001100 *
b1010000 :
0_
0^
1]
1"!
#200
0!
#205
1!
b1010000 b
b1010000 *
b1010100 :
1_
0"!
0!!
1~
#210
0!
#215
1!
b1010100 b
b1010100 *
b1011000 :
0_
1^
1"!
#220
0!
#225
1!
b1011000 b
b1011000 *
b1011100 :
1_
0"!
1!!
#230
0!
#235
1!
b1011100 b
b1011100 *
b1100000 :
0_
0^
0]
1\
1"!
#240
0!
#245
1!
b1100000 b
b1100000 *
b1100100 :
1_
0"!
0!!
0~
1}
#250
0!
#255
1!
b1100100 b
b1100100 *
b1101000 :
0_
1^
1"!
#260
0!
#265
1!
b1101000 b
b1101000 *
b1101100 :
1_
0"!
1!!
#270
0!
#275
1!
b1101100 b
b1101100 *
b1110000 :
0_
0^
1]
1"!
#280
0!
#285
1!
b1110000 b
b1110000 *
b1110100 :
1_
0"!
0!!
1~
#290
0!
#295
1!
b1110100 b
b1110100 *
b1111000 :
0_
1^
1"!
#300
0!
#305
1!
b1111000 b
b1111000 *
b1111100 :
1_
0"!
1!!
#310
0!
#315
1!
b1111100 b
b1111100 *
b10000000 :
0_
0^
0]
0\
0[
1Z
1"!
#320
0!
#325
1!
b10000000 b
b10000000 *
b10000100 :
1_
0"!
0!!
0~
0}
0|
1{
#330
0!
#335
1!
b10000100 b
b10000100 *
b10001000 :
0_
1^
1"!
#340
0!
#345
1!
b10001000 b
b10001000 *
b10001100 :
1_
0"!
1!!
#350
0!
#355
1!
b10001100 b
b10001100 *
b10010000 :
0_
0^
1]
1"!
#360
0!
#365
1!
b10010000 b
b10010000 *
b10010100 :
1_
0"!
0!!
1~
#370
0!
#375
1!
b10010100 b
b10010100 *
b10011000 :
0_
1^
1"!
#380
0!
#385
1!
b10011000 b
b10011000 *
b10011100 :
1_
0"!
1!!
#390
0!
#395
1!
b10011100 b
b10011100 *
b10100000 :
0_
0^
0]
1\
1"!
#400
0!
#405
1!
b10100000 b
b10100000 *
b10100100 :
1_
0"!
0!!
0~
1}
#410
0!
#415
1!
b10100100 b
b10100100 *
b10101000 :
0_
1^
1"!
#420
0!
#425
1!
b10101000 b
b10101000 *
b10101100 :
1_
0"!
1!!
#430
0!
#435
1!
b10101100 b
b10101100 *
b10110000 :
0_
0^
1]
1"!
#440
0!
#445
1!
b10110000 b
b10110000 *
b10110100 :
1_
0"!
0!!
1~
#450
0!
#455
1!
b10110100 b
b10110100 *
b10111000 :
0_
1^
1"!
#460
0!
#465
1!
b10111000 b
b10111000 *
b10111100 :
1_
0"!
1!!
#470
0!
#475
1!
b10111100 b
b10111100 *
b11000000 :
0_
0^
0]
0\
1[
1"!
#480
0!
#485
1!
b11000000 b
b11000000 *
b11000100 :
1_
0"!
0!!
0~
0}
1|
#490
0!
#495
1!
b11000100 b
b11000100 *
b11001000 :
0_
1^
1"!
#500
0!
#505
1!
b11001000 b
b11001000 *
b11001100 :
1_
0"!
1!!
#510
0!
#515
1!
b11001100 b
b11001100 *
b11010000 :
0_
0^
1]
1"!
#520
0!
#525
1!
b11010000 b
b11010000 *
b11010100 :
1_
0"!
0!!
1~
#530
0!
#535
1!
b11010100 b
b11010100 *
b11011000 :
0_
1^
1"!
#540
0!
#545
1!
b11011000 b
b11011000 *
b11011100 :
1_
0"!
1!!
#550
0!
#555
1!
b11011100 b
b11011100 *
b11100000 :
0_
0^
0]
1\
1"!
#560
0!
#565
1!
b11100000 b
b11100000 *
b11100100 :
1_
0"!
0!!
0~
1}
#570
0!
#575
1!
b11100100 b
b11100100 *
b11101000 :
0_
1^
1"!
#580
0!
#585
1!
b11101000 b
b11101000 *
b11101100 :
1_
0"!
1!!
#590
0!
#595
1!
b11101100 b
b11101100 *
b11110000 :
0_
0^
1]
1"!
#600
0!
#605
1!
b11110000 b
b11110000 *
b11110100 :
1_
0"!
0!!
1~
#610
0!
#615
1!
b11110100 b
b11110100 *
b11111000 :
0_
1^
1"!
#620
0!
#625
1!
b11111000 b
b11111000 *
b11111100 :
1_
0"!
1!!
#630
0!
#635
1!
b11111100 b
b11111100 *
b100000000 :
0_
0^
0]
0\
0[
0Z
1Y
1"!
#640
0!
#645
1!
b100000000 b
b100000000 *
b100000100 :
1_
0"!
0!!
0~
0}
0|
0{
1z
#650
0!
#655
1!
b100000100 b
b100000100 *
b100001000 :
0_
1^
1"!
#660
0!
#665
1!
b100001000 b
b100001000 *
b100001100 :
1_
0"!
1!!
#670
0!
#675
1!
b100001100 b
b100001100 *
b100010000 :
0_
0^
1]
1"!
#680
0!
#685
1!
b100010000 b
b100010000 *
b100010100 :
1_
0"!
0!!
1~
#690
0!
#695
1!
b100010100 b
b100010100 *
b100011000 :
0_
1^
1"!
#700
0!
#705
1!
b100011000 b
b100011000 *
b100011100 :
1_
0"!
1!!
#710
0!
#715
1!
b100011100 b
b100011100 *
b100100000 :
0_
0^
0]
1\
1"!
#720
0!
#725
1!
b100100000 b
b100100000 *
b100100100 :
1_
0"!
0!!
0~
1}
#730
0!
#735
1!
b100100100 b
b100100100 *
b100101000 :
0_
1^
1"!
#740
0!
#745
1!
b100101000 b
b100101000 *
b100101100 :
1_
0"!
1!!
#750
0!
#755
1!
b100101100 b
b100101100 *
b100110000 :
0_
0^
1]
1"!
#760
0!
#765
1!
b100110000 b
b100110000 *
b100110100 :
1_
0"!
0!!
1~
#770
0!
#775
1!
b100110100 b
b100110100 *
b100111000 :
0_
1^
1"!
#780
0!
#785
1!
b100111000 b
b100111000 *
b100111100 :
1_
0"!
1!!
#790
0!
#795
1!
b100111100 b
b100111100 *
b101000000 :
0_
0^
0]
0\
1[
1"!
#800
0!
#805
1!
b101000000 b
b101000000 *
b101000100 :
1_
0"!
0!!
0~
0}
1|
#810
0!
#815
1!
b101000100 b
b101000100 *
b101001000 :
0_
1^
1"!
#820
0!
#825
1!
b101001000 b
b101001000 *
b101001100 :
1_
0"!
1!!
#830
0!
#835
1!
b101001100 b
b101001100 *
b101010000 :
0_
0^
1]
1"!
#840
0!
#845
1!
b101010000 b
b101010000 *
b101010100 :
1_
0"!
0!!
1~
#850
0!
#855
1!
b101010100 b
b101010100 *
b101011000 :
0_
1^
1"!
#860
0!
#865
1!
b101011000 b
b101011000 *
b101011100 :
1_
0"!
1!!
#870
0!
#875
1!
b101011100 b
b101011100 *
b101100000 :
0_
0^
0]
1\
1"!
#880
0!
#885
1!
b101100000 b
b101100000 *
b101100100 :
1_
0"!
0!!
0~
1}
#890
0!
#895
1!
b101100100 b
b101100100 *
b101101000 :
0_
1^
1"!
#900
0!
#905
1!
b101101000 b
b101101000 *
b101101100 :
1_
0"!
1!!
#910
0!
#915
1!
b101101100 b
b101101100 *
b101110000 :
0_
0^
1]
1"!
#920
0!
#925
1!
b101110000 b
b101110000 *
b101110100 :
1_
0"!
0!!
1~
#930
0!
#935
1!
b101110100 b
b101110100 *
b101111000 :
0_
1^
1"!
#940
0!
#945
1!
b101111000 b
b101111000 *
b101111100 :
1_
0"!
1!!
#950
0!
#955
1!
b101111100 b
b101111100 *
b110000000 :
0_
0^
0]
0\
0[
1Z
1"!
#960
0!
#965
1!
b110000000 b
b110000000 *
b110000100 :
1_
0"!
0!!
0~
0}
0|
1{
#970
0!
#975
1!
b110000100 b
b110000100 *
b110001000 :
0_
1^
1"!
#980
0!
#985
1!
b110001000 b
b110001000 *
b110001100 :
1_
0"!
1!!
#990
0!
#995
1!
b110001100 b
b110001100 *
b110010000 :
0_
0^
1]
1"!
#1000
0!
#1005
1!
b110010000 b
b110010000 *
b110010100 :
1_
0"!
0!!
1~
