

================================================================
== Vivado HLS Report for 'dense'
================================================================
* Date:           Mon Jul  1 12:07:12 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dense_out
* Solution:       flat_puf_5
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.393|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1363|  1363|  1363|  1363|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+------+------+----------+-----------+-----------+------+----------+
        |                   |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+------+------+----------+-----------+-----------+------+----------+
        |- Dense_Loop       |  1290|  1290|       129|          -|          -|    10|    no    |
        | + Flat_Loop       |   122|   122|        23|         20|          1|     6|    yes   |
        |- Sum_Loop         |    45|    45|        10|          4|          1|    10|    yes   |
        |- Prediction_Loop  |    23|    23|        15|          1|          1|    10|    yes   |
        +-------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 20, depth = 23
  * Pipeline-1: initiation interval (II) = 4, depth = 10
  * Pipeline-2: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 57
* Pipeline : 3
  Pipeline-0 : II = 20, D = 23, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
  Pipeline-1 : II = 4, D = 10, States = { 31 32 33 34 35 36 37 38 39 40 }
  Pipeline-2 : II = 1, D = 15, States = { 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 31 
3 --> 26 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 3 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 2 
31 --> 41 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 31 
41 --> 42 
42 --> 57 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 42 
57 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([30 x float]* %fully_connected) nounwind, !map !7"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction) nounwind, !map !13"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @dense_str) nounwind"   --->   Operation 60 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%dense_array = alloca [10 x float], align 16" [dense_out/dense_out.cpp:13]   --->   Operation 61 'alloca' 'dense_array' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 62 [1/1] (1.76ns)   --->   "br label %1" [dense_out/dense_out.cpp:16]   --->   Operation 62 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%d_0 = phi i4 [ 0, %0 ], [ %d, %Dense_Loop_end ]"   --->   Operation 63 'phi' 'd_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %d_0, -6" [dense_out/dense_out.cpp:16]   --->   Operation 64 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 65 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.73ns)   --->   "%d = add i4 %d_0, 1" [dense_out/dense_out.cpp:16]   --->   Operation 66 'add' 'd' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %.preheader1.preheader, label %Dense_Loop_begin" [dense_out/dense_out.cpp:16]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind" [dense_out/dense_out.cpp:17]   --->   Operation 68 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str) nounwind" [dense_out/dense_out.cpp:17]   --->   Operation 69 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i4 %d_0 to i64" [dense_out/dense_out.cpp:23]   --->   Operation 70 'zext' 'zext_ln23' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i4 %d_0 to i10" [dense_out/dense_out.cpp:21]   --->   Operation 71 'zext' 'zext_ln21' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i4 %d_0 to i9" [dense_out/dense_out.cpp:21]   --->   Operation 72 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.76ns)   --->   "br label %2" [dense_out/dense_out.cpp:21]   --->   Operation 73 'br' <Predicate = (!icmp_ln16)> <Delay = 1.76>
ST_2 : Operation 74 [1/1] (1.76ns)   --->   "br label %.preheader1" [dense_out/dense_out.cpp:31]   --->   Operation 74 'br' <Predicate = (icmp_ln16)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 6.95>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%f_0_0 = phi i5 [ 0, %Dense_Loop_begin ], [ %add_ln21_4, %Flat_Loop ]" [dense_out/dense_out.cpp:21]   --->   Operation 75 'phi' 'f_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%w_sum_0_0 = phi float [ 0.000000e+00, %Dense_Loop_begin ], [ %w_sum_4, %Flat_Loop ]" [dense_out/dense_out.cpp:23]   --->   Operation 76 'phi' 'w_sum_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 77 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.36ns)   --->   "%icmp_ln21 = icmp eq i5 %f_0_0, -2" [dense_out/dense_out.cpp:21]   --->   Operation 78 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %Dense_Loop_end, label %Flat_Loop" [dense_out/dense_out.cpp:21]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i5 %f_0_0 to i64" [dense_out/dense_out.cpp:23]   --->   Operation 80 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %f_0_0, i3 0)" [dense_out/dense_out.cpp:23]   --->   Operation 81 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln23_6 = zext i8 %tmp_8 to i9" [dense_out/dense_out.cpp:23]   --->   Operation 82 'zext' 'zext_ln23_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_9 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %f_0_0, i1 false)" [dense_out/dense_out.cpp:23]   --->   Operation 83 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln23_7 = zext i6 %tmp_9 to i9" [dense_out/dense_out.cpp:23]   --->   Operation 84 'zext' 'zext_ln23_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23 = add i9 %zext_ln23_7, %zext_ln23_6" [dense_out/dense_out.cpp:23]   --->   Operation 85 'add' 'add_ln23' <Predicate = (!icmp_ln21)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 86 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln23_1 = add i9 %add_ln23, %zext_ln21_1" [dense_out/dense_out.cpp:23]   --->   Operation 86 'add' 'add_ln23_1' <Predicate = (!icmp_ln21)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln23_8 = zext i9 %add_ln23_1 to i64" [dense_out/dense_out.cpp:23]   --->   Operation 87 'zext' 'zext_ln23_8' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%dense_out_weights_ad = getelementptr [300 x float]* @dense_out_weights, i64 0, i64 %zext_ln23_8" [dense_out/dense_out.cpp:23]   --->   Operation 88 'getelementptr' 'dense_out_weights_ad' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 89 [2/2] (3.25ns)   --->   "%dense_out_weights_lo = load float* %dense_out_weights_ad, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 89 'load' 'dense_out_weights_lo' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%fully_connected_addr = getelementptr [30 x float]* %fully_connected, i64 0, i64 %zext_ln23_1" [dense_out/dense_out.cpp:23]   --->   Operation 90 'getelementptr' 'fully_connected_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 91 [2/2] (2.32ns)   --->   "%fully_connected_load = load float* %fully_connected_addr, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 91 'load' 'fully_connected_load' <Predicate = (!icmp_ln21)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 92 [1/1] (1.78ns)   --->   "%add_ln21 = add i5 %f_0_0, 1" [dense_out/dense_out.cpp:21]   --->   Operation 92 'add' 'add_ln21' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i5 %add_ln21 to i64" [dense_out/dense_out.cpp:23]   --->   Operation 93 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%fully_connected_addr_1 = getelementptr [30 x float]* %fully_connected, i64 0, i64 %zext_ln23_2" [dense_out/dense_out.cpp:23]   --->   Operation 94 'getelementptr' 'fully_connected_addr_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 95 [2/2] (2.32ns)   --->   "%fully_connected_load_1 = load float* %fully_connected_addr_1, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 95 'load' 'fully_connected_load_1' <Predicate = (!icmp_ln21)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 15.6>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%f_0_0_cast1 = zext i5 %f_0_0 to i6" [dense_out/dense_out.cpp:21]   --->   Operation 96 'zext' 'f_0_0_cast1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 97 [1/2] (3.25ns)   --->   "%dense_out_weights_lo = load float* %dense_out_weights_ad, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 97 'load' 'dense_out_weights_lo' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_4 : Operation 98 [1/2] (2.32ns)   --->   "%fully_connected_load = load float* %fully_connected_addr, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 98 'load' 'fully_connected_load' <Predicate = (!icmp_ln21)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 99 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %dense_out_weights_lo, %fully_connected_load" [dense_out/dense_out.cpp:23]   --->   Operation 99 'fmul' 'tmp_s' <Predicate = (!icmp_ln21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %add_ln21, i3 0)" [dense_out/dense_out.cpp:23]   --->   Operation 100 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln23_9 = zext i8 %tmp_10 to i9" [dense_out/dense_out.cpp:23]   --->   Operation 101 'zext' 'zext_ln23_9' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_11 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln21, i1 false)" [dense_out/dense_out.cpp:23]   --->   Operation 102 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln23_10 = zext i6 %tmp_11 to i9" [dense_out/dense_out.cpp:23]   --->   Operation 103 'zext' 'zext_ln23_10' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23_2 = add i9 %zext_ln23_10, %zext_ln23_9" [dense_out/dense_out.cpp:23]   --->   Operation 104 'add' 'add_ln23_2' <Predicate = (!icmp_ln21)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 105 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln23_3 = add i9 %add_ln23_2, %zext_ln21_1" [dense_out/dense_out.cpp:23]   --->   Operation 105 'add' 'add_ln23_3' <Predicate = (!icmp_ln21)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln23_11 = zext i9 %add_ln23_3 to i64" [dense_out/dense_out.cpp:23]   --->   Operation 106 'zext' 'zext_ln23_11' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%dense_out_weights_ad_1 = getelementptr [300 x float]* @dense_out_weights, i64 0, i64 %zext_ln23_11" [dense_out/dense_out.cpp:23]   --->   Operation 107 'getelementptr' 'dense_out_weights_ad_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 108 [2/2] (3.25ns)   --->   "%dense_out_weights_lo_1 = load float* %dense_out_weights_ad_1, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 108 'load' 'dense_out_weights_lo_1' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_4 : Operation 109 [1/2] (2.32ns)   --->   "%fully_connected_load_1 = load float* %fully_connected_addr_1, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 109 'load' 'fully_connected_load_1' <Predicate = (!icmp_ln21)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 110 [1/1] (1.78ns)   --->   "%add_ln21_1 = add i5 %f_0_0, 2" [dense_out/dense_out.cpp:21]   --->   Operation 110 'add' 'add_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i5 %add_ln21_1 to i64" [dense_out/dense_out.cpp:23]   --->   Operation 111 'zext' 'zext_ln23_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %add_ln21_1, i3 0)" [dense_out/dense_out.cpp:23]   --->   Operation 112 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln23_12 = zext i8 %tmp_12 to i9" [dense_out/dense_out.cpp:23]   --->   Operation 113 'zext' 'zext_ln23_12' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_13 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln21_1, i1 false)" [dense_out/dense_out.cpp:23]   --->   Operation 114 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln23_13 = zext i6 %tmp_13 to i9" [dense_out/dense_out.cpp:23]   --->   Operation 115 'zext' 'zext_ln23_13' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23_4 = add i9 %zext_ln23_13, %zext_ln23_12" [dense_out/dense_out.cpp:23]   --->   Operation 116 'add' 'add_ln23_4' <Predicate = (!icmp_ln21)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 117 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln23_5 = add i9 %add_ln23_4, %zext_ln21_1" [dense_out/dense_out.cpp:23]   --->   Operation 117 'add' 'add_ln23_5' <Predicate = (!icmp_ln21)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%fully_connected_addr_2 = getelementptr [30 x float]* %fully_connected, i64 0, i64 %zext_ln23_3" [dense_out/dense_out.cpp:23]   --->   Operation 118 'getelementptr' 'fully_connected_addr_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 119 [2/2] (2.32ns)   --->   "%fully_connected_load_2 = load float* %fully_connected_addr_2, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 119 'load' 'fully_connected_load_2' <Predicate = (!icmp_ln21)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 120 [1/1] (1.78ns)   --->   "%add_ln21_2 = add i6 %f_0_0_cast1, 3" [dense_out/dense_out.cpp:21]   --->   Operation 120 'add' 'add_ln21_2' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i6 %add_ln21_2 to i64" [dense_out/dense_out.cpp:23]   --->   Operation 121 'zext' 'zext_ln23_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%fully_connected_addr_3 = getelementptr [30 x float]* %fully_connected, i64 0, i64 %zext_ln23_4" [dense_out/dense_out.cpp:23]   --->   Operation 122 'getelementptr' 'fully_connected_addr_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 123 [2/2] (2.32ns)   --->   "%fully_connected_load_3 = load float* %fully_connected_addr_3, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 123 'load' 'fully_connected_load_3' <Predicate = (!icmp_ln21)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 15.6>
ST_5 : Operation 124 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %dense_out_weights_lo, %fully_connected_load" [dense_out/dense_out.cpp:23]   --->   Operation 124 'fmul' 'tmp_s' <Predicate = (!icmp_ln21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/2] (3.25ns)   --->   "%dense_out_weights_lo_1 = load float* %dense_out_weights_ad_1, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 125 'load' 'dense_out_weights_lo_1' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_5 : Operation 126 [2/2] (12.3ns)   --->   "%tmp_3_1 = fmul float %dense_out_weights_lo_1, %fully_connected_load_1" [dense_out/dense_out.cpp:23]   --->   Operation 126 'fmul' 'tmp_3_1' <Predicate = (!icmp_ln21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln23_14 = zext i9 %add_ln23_5 to i64" [dense_out/dense_out.cpp:23]   --->   Operation 127 'zext' 'zext_ln23_14' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%dense_out_weights_ad_2 = getelementptr [300 x float]* @dense_out_weights, i64 0, i64 %zext_ln23_14" [dense_out/dense_out.cpp:23]   --->   Operation 128 'getelementptr' 'dense_out_weights_ad_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 129 [2/2] (3.25ns)   --->   "%dense_out_weights_lo_2 = load float* %dense_out_weights_ad_2, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 129 'load' 'dense_out_weights_lo_2' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_5 : Operation 130 [1/2] (2.32ns)   --->   "%fully_connected_load_2 = load float* %fully_connected_addr_2, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 130 'load' 'fully_connected_load_2' <Predicate = (!icmp_ln21)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 131 [1/2] (2.32ns)   --->   "%fully_connected_load_3 = load float* %fully_connected_addr_3, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 131 'load' 'fully_connected_load_3' <Predicate = (!icmp_ln21)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 132 [1/1] (1.78ns)   --->   "%add_ln21_3 = add i6 %f_0_0_cast1, 4" [dense_out/dense_out.cpp:21]   --->   Operation 132 'add' 'add_ln21_3' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i6 %add_ln21_3 to i64" [dense_out/dense_out.cpp:23]   --->   Operation 133 'zext' 'zext_ln23_5' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%fully_connected_addr_4 = getelementptr [30 x float]* %fully_connected, i64 0, i64 %zext_ln23_5" [dense_out/dense_out.cpp:23]   --->   Operation 134 'getelementptr' 'fully_connected_addr_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 135 [2/2] (2.32ns)   --->   "%fully_connected_load_4 = load float* %fully_connected_addr_4, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 135 'load' 'fully_connected_load_4' <Predicate = (!icmp_ln21)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 15.6>
ST_6 : Operation 136 [4/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, %tmp_s" [dense_out/dense_out.cpp:23]   --->   Operation 136 'fadd' 'w_sum_s' <Predicate = (!icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/2] (12.3ns)   --->   "%tmp_3_1 = fmul float %dense_out_weights_lo_1, %fully_connected_load_1" [dense_out/dense_out.cpp:23]   --->   Operation 137 'fmul' 'tmp_3_1' <Predicate = (!icmp_ln21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/2] (3.25ns)   --->   "%dense_out_weights_lo_2 = load float* %dense_out_weights_ad_2, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 138 'load' 'dense_out_weights_lo_2' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_6 : Operation 139 [2/2] (12.3ns)   --->   "%tmp_3_2 = fmul float %dense_out_weights_lo_2, %fully_connected_load_2" [dense_out/dense_out.cpp:23]   --->   Operation 139 'fmul' 'tmp_3_2' <Predicate = (!icmp_ln21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_14 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln21_2, i3 0)" [dense_out/dense_out.cpp:23]   --->   Operation 140 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln23_15 = zext i9 %tmp_14 to i10" [dense_out/dense_out.cpp:23]   --->   Operation 141 'zext' 'zext_ln23_15' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_15 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln21_2, i1 false)" [dense_out/dense_out.cpp:23]   --->   Operation 142 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln23_16 = zext i7 %tmp_15 to i10" [dense_out/dense_out.cpp:23]   --->   Operation 143 'zext' 'zext_ln23_16' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23_6 = add i10 %zext_ln23_16, %zext_ln23_15" [dense_out/dense_out.cpp:23]   --->   Operation 144 'add' 'add_ln23_6' <Predicate = (!icmp_ln21)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 145 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln23_7 = add i10 %add_ln23_6, %zext_ln21" [dense_out/dense_out.cpp:23]   --->   Operation 145 'add' 'add_ln23_7' <Predicate = (!icmp_ln21)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln23_17 = zext i10 %add_ln23_7 to i64" [dense_out/dense_out.cpp:23]   --->   Operation 146 'zext' 'zext_ln23_17' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%dense_out_weights_ad_3 = getelementptr [300 x float]* @dense_out_weights, i64 0, i64 %zext_ln23_17" [dense_out/dense_out.cpp:23]   --->   Operation 147 'getelementptr' 'dense_out_weights_ad_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 148 [2/2] (3.25ns)   --->   "%dense_out_weights_lo_3 = load float* %dense_out_weights_ad_3, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 148 'load' 'dense_out_weights_lo_3' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_16 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln21_3, i3 0)" [dense_out/dense_out.cpp:23]   --->   Operation 149 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln23_18 = zext i9 %tmp_16 to i10" [dense_out/dense_out.cpp:23]   --->   Operation 150 'zext' 'zext_ln23_18' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_17 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln21_3, i1 false)" [dense_out/dense_out.cpp:23]   --->   Operation 151 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln23_19 = zext i7 %tmp_17 to i10" [dense_out/dense_out.cpp:23]   --->   Operation 152 'zext' 'zext_ln23_19' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23_8 = add i10 %zext_ln23_19, %zext_ln23_18" [dense_out/dense_out.cpp:23]   --->   Operation 153 'add' 'add_ln23_8' <Predicate = (!icmp_ln21)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 154 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln23_9 = add i10 %add_ln23_8, %zext_ln21" [dense_out/dense_out.cpp:23]   --->   Operation 154 'add' 'add_ln23_9' <Predicate = (!icmp_ln21)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 155 [1/2] (2.32ns)   --->   "%fully_connected_load_4 = load float* %fully_connected_addr_4, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 155 'load' 'fully_connected_load_4' <Predicate = (!icmp_ln21)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 7 <SV = 6> <Delay = 15.6>
ST_7 : Operation 156 [3/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, %tmp_s" [dense_out/dense_out.cpp:23]   --->   Operation 156 'fadd' 'w_sum_s' <Predicate = (!icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/2] (12.3ns)   --->   "%tmp_3_2 = fmul float %dense_out_weights_lo_2, %fully_connected_load_2" [dense_out/dense_out.cpp:23]   --->   Operation 157 'fmul' 'tmp_3_2' <Predicate = (!icmp_ln21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/2] (3.25ns)   --->   "%dense_out_weights_lo_3 = load float* %dense_out_weights_ad_3, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 158 'load' 'dense_out_weights_lo_3' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_7 : Operation 159 [2/2] (12.3ns)   --->   "%tmp_3_3 = fmul float %dense_out_weights_lo_3, %fully_connected_load_3" [dense_out/dense_out.cpp:23]   --->   Operation 159 'fmul' 'tmp_3_3' <Predicate = (!icmp_ln21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln23_20 = zext i10 %add_ln23_9 to i64" [dense_out/dense_out.cpp:23]   --->   Operation 160 'zext' 'zext_ln23_20' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%dense_out_weights_ad_4 = getelementptr [300 x float]* @dense_out_weights, i64 0, i64 %zext_ln23_20" [dense_out/dense_out.cpp:23]   --->   Operation 161 'getelementptr' 'dense_out_weights_ad_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 162 [2/2] (3.25ns)   --->   "%dense_out_weights_lo_4 = load float* %dense_out_weights_ad_4, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 162 'load' 'dense_out_weights_lo_4' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 8 <SV = 7> <Delay = 15.6>
ST_8 : Operation 163 [2/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, %tmp_s" [dense_out/dense_out.cpp:23]   --->   Operation 163 'fadd' 'w_sum_s' <Predicate = (!icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/2] (12.3ns)   --->   "%tmp_3_3 = fmul float %dense_out_weights_lo_3, %fully_connected_load_3" [dense_out/dense_out.cpp:23]   --->   Operation 164 'fmul' 'tmp_3_3' <Predicate = (!icmp_ln21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/2] (3.25ns)   --->   "%dense_out_weights_lo_4 = load float* %dense_out_weights_ad_4, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 165 'load' 'dense_out_weights_lo_4' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_8 : Operation 166 [2/2] (12.3ns)   --->   "%tmp_3_4 = fmul float %dense_out_weights_lo_4, %fully_connected_load_4" [dense_out/dense_out.cpp:23]   --->   Operation 166 'fmul' 'tmp_3_4' <Predicate = (!icmp_ln21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 12.3>
ST_9 : Operation 167 [1/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, %tmp_s" [dense_out/dense_out.cpp:23]   --->   Operation 167 'fadd' 'w_sum_s' <Predicate = (!icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/2] (12.3ns)   --->   "%tmp_3_4 = fmul float %dense_out_weights_lo_4, %fully_connected_load_4" [dense_out/dense_out.cpp:23]   --->   Operation 168 'fmul' 'tmp_3_4' <Predicate = (!icmp_ln21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.5>
ST_10 : Operation 169 [4/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_s, %tmp_3_1" [dense_out/dense_out.cpp:23]   --->   Operation 169 'fadd' 'w_sum_1' <Predicate = (!icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 10.5>
ST_11 : Operation 170 [3/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_s, %tmp_3_1" [dense_out/dense_out.cpp:23]   --->   Operation 170 'fadd' 'w_sum_1' <Predicate = (!icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 10.5>
ST_12 : Operation 171 [2/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_s, %tmp_3_1" [dense_out/dense_out.cpp:23]   --->   Operation 171 'fadd' 'w_sum_1' <Predicate = (!icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 10.5>
ST_13 : Operation 172 [1/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_s, %tmp_3_1" [dense_out/dense_out.cpp:23]   --->   Operation 172 'fadd' 'w_sum_1' <Predicate = (!icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 10.5>
ST_14 : Operation 173 [4/4] (10.5ns)   --->   "%w_sum_2 = fadd float %w_sum_1, %tmp_3_2" [dense_out/dense_out.cpp:23]   --->   Operation 173 'fadd' 'w_sum_2' <Predicate = (!icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 10.5>
ST_15 : Operation 174 [3/4] (10.5ns)   --->   "%w_sum_2 = fadd float %w_sum_1, %tmp_3_2" [dense_out/dense_out.cpp:23]   --->   Operation 174 'fadd' 'w_sum_2' <Predicate = (!icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 10.5>
ST_16 : Operation 175 [2/4] (10.5ns)   --->   "%w_sum_2 = fadd float %w_sum_1, %tmp_3_2" [dense_out/dense_out.cpp:23]   --->   Operation 175 'fadd' 'w_sum_2' <Predicate = (!icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 10.5>
ST_17 : Operation 176 [1/4] (10.5ns)   --->   "%w_sum_2 = fadd float %w_sum_1, %tmp_3_2" [dense_out/dense_out.cpp:23]   --->   Operation 176 'fadd' 'w_sum_2' <Predicate = (!icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 10.5>
ST_18 : Operation 177 [4/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_3_3" [dense_out/dense_out.cpp:23]   --->   Operation 177 'fadd' 'w_sum_3' <Predicate = (!icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 10.5>
ST_19 : Operation 178 [3/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_3_3" [dense_out/dense_out.cpp:23]   --->   Operation 178 'fadd' 'w_sum_3' <Predicate = (!icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 10.5>
ST_20 : Operation 179 [2/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_3_3" [dense_out/dense_out.cpp:23]   --->   Operation 179 'fadd' 'w_sum_3' <Predicate = (!icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 10.5>
ST_21 : Operation 180 [1/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_3_3" [dense_out/dense_out.cpp:23]   --->   Operation 180 'fadd' 'w_sum_3' <Predicate = (!icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 10.5>
ST_22 : Operation 181 [4/4] (10.5ns)   --->   "%w_sum_4 = fadd float %w_sum_3, %tmp_3_4" [dense_out/dense_out.cpp:23]   --->   Operation 181 'fadd' 'w_sum_4' <Predicate = (!icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 182 [1/1] (1.78ns)   --->   "%add_ln21_4 = add i5 %f_0_0, 5" [dense_out/dense_out.cpp:21]   --->   Operation 182 'add' 'add_ln21_4' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 10.5>
ST_23 : Operation 183 [3/4] (10.5ns)   --->   "%w_sum_4 = fadd float %w_sum_3, %tmp_3_4" [dense_out/dense_out.cpp:23]   --->   Operation 183 'fadd' 'w_sum_4' <Predicate = (!icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 10.5>
ST_24 : Operation 184 [2/4] (10.5ns)   --->   "%w_sum_4 = fadd float %w_sum_3, %tmp_3_4" [dense_out/dense_out.cpp:23]   --->   Operation 184 'fadd' 'w_sum_4' <Predicate = (!icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 10.5>
ST_25 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str1) nounwind" [dense_out/dense_out.cpp:22]   --->   Operation 185 'specloopname' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_25 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str1) nounwind" [dense_out/dense_out.cpp:22]   --->   Operation 186 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_25 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [dense_out/dense_out.cpp:23]   --->   Operation 187 'specpipeline' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_25 : Operation 188 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str1, i32 %tmp_7) nounwind" [dense_out/dense_out.cpp:25]   --->   Operation 188 'specregionend' 'empty_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_25 : Operation 189 [1/4] (10.5ns)   --->   "%w_sum_4 = fadd float %w_sum_3, %tmp_3_4" [dense_out/dense_out.cpp:23]   --->   Operation 189 'fadd' 'w_sum_4' <Predicate = (!icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 190 [1/1] (0.00ns)   --->   "br label %2" [dense_out/dense_out.cpp:21]   --->   Operation 190 'br' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 26 <SV = 3> <Delay = 3.25>
ST_26 : Operation 191 [1/1] (0.00ns)   --->   "%dense_out_bias_addr = getelementptr inbounds [10 x float]* @dense_out_bias, i64 0, i64 %zext_ln23" [dense_out/dense_out.cpp:26]   --->   Operation 191 'getelementptr' 'dense_out_bias_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 192 [2/2] (3.25ns)   --->   "%dense_out_bias_load = load float* %dense_out_bias_addr, align 4" [dense_out/dense_out.cpp:26]   --->   Operation 192 'load' 'dense_out_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 27 <SV = 4> <Delay = 13.7>
ST_27 : Operation 193 [1/2] (3.25ns)   --->   "%dense_out_bias_load = load float* %dense_out_bias_addr, align 4" [dense_out/dense_out.cpp:26]   --->   Operation 193 'load' 'dense_out_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_27 : Operation 194 [4/4] (10.5ns)   --->   "%tmp_2 = fadd float %w_sum_0_0, %dense_out_bias_load" [dense_out/dense_out.cpp:26]   --->   Operation 194 'fadd' 'tmp_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 5> <Delay = 10.5>
ST_28 : Operation 195 [3/4] (10.5ns)   --->   "%tmp_2 = fadd float %w_sum_0_0, %dense_out_bias_load" [dense_out/dense_out.cpp:26]   --->   Operation 195 'fadd' 'tmp_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 6> <Delay = 10.5>
ST_29 : Operation 196 [2/4] (10.5ns)   --->   "%tmp_2 = fadd float %w_sum_0_0, %dense_out_bias_load" [dense_out/dense_out.cpp:26]   --->   Operation 196 'fadd' 'tmp_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 7> <Delay = 12.8>
ST_30 : Operation 197 [1/4] (10.5ns)   --->   "%tmp_2 = fadd float %w_sum_0_0, %dense_out_bias_load" [dense_out/dense_out.cpp:26]   --->   Operation 197 'fadd' 'tmp_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 198 [1/1] (0.00ns)   --->   "%dense_array_addr_1 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln23" [dense_out/dense_out.cpp:26]   --->   Operation 198 'getelementptr' 'dense_array_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 199 [1/1] (2.32ns)   --->   "store float %tmp_2, float* %dense_array_addr_1, align 4" [dense_out/dense_out.cpp:26]   --->   Operation 199 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_30 : Operation 200 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str, i32 %tmp_1) nounwind" [dense_out/dense_out.cpp:27]   --->   Operation 200 'specregionend' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 201 [1/1] (0.00ns)   --->   "br label %1" [dense_out/dense_out.cpp:16]   --->   Operation 201 'br' <Predicate = true> <Delay = 0.00>

State 31 <SV = 2> <Delay = 2.32>
ST_31 : Operation 202 [1/1] (0.00ns)   --->   "%sum_0 = phi float [ %sum, %Sum_Loop ], [ 0.000000e+00, %.preheader1.preheader ]"   --->   Operation 202 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 203 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ %i, %Sum_Loop ], [ 0, %.preheader1.preheader ]"   --->   Operation 203 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 204 [1/1] (1.30ns)   --->   "%icmp_ln31 = icmp eq i4 %i_0, -6" [dense_out/dense_out.cpp:31]   --->   Operation 204 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 205 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 205 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 206 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [dense_out/dense_out.cpp:31]   --->   Operation 206 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 207 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.preheader.preheader, label %Sum_Loop" [dense_out/dense_out.cpp:31]   --->   Operation 207 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i4 %i_0 to i64" [dense_out/dense_out.cpp:33]   --->   Operation 208 'zext' 'zext_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_31 : Operation 209 [1/1] (0.00ns)   --->   "%dense_array_addr = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln33" [dense_out/dense_out.cpp:33]   --->   Operation 209 'getelementptr' 'dense_array_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_31 : Operation 210 [2/2] (2.32ns)   --->   "%dense_array_load = load float* %dense_array_addr, align 4" [dense_out/dense_out.cpp:33]   --->   Operation 210 'load' 'dense_array_load' <Predicate = (!icmp_ln31)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 32 <SV = 3> <Delay = 17.3>
ST_32 : Operation 211 [1/2] (2.32ns)   --->   "%dense_array_load = load float* %dense_array_addr, align 4" [dense_out/dense_out.cpp:33]   --->   Operation 211 'load' 'dense_array_load' <Predicate = (!icmp_ln31)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_32 : Operation 212 [5/5] (15.0ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense_out/dense_out.cpp:33]   --->   Operation 212 'fexp' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 4> <Delay = 15.0>
ST_33 : Operation 213 [4/5] (15.0ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense_out/dense_out.cpp:33]   --->   Operation 213 'fexp' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 5> <Delay = 15.0>
ST_34 : Operation 214 [3/5] (15.0ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense_out/dense_out.cpp:33]   --->   Operation 214 'fexp' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 6> <Delay = 15.0>
ST_35 : Operation 215 [2/5] (15.0ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense_out/dense_out.cpp:33]   --->   Operation 215 'fexp' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 7> <Delay = 15.0>
ST_36 : Operation 216 [1/5] (15.0ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense_out/dense_out.cpp:33]   --->   Operation 216 'fexp' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 8> <Delay = 10.5>
ST_37 : Operation 217 [4/4] (10.5ns)   --->   "%sum = fadd float %sum_0, %tmp" [dense_out/dense_out.cpp:33]   --->   Operation 217 'fadd' 'sum' <Predicate = (!icmp_ln31)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 9> <Delay = 10.5>
ST_38 : Operation 218 [3/4] (10.5ns)   --->   "%sum = fadd float %sum_0, %tmp" [dense_out/dense_out.cpp:33]   --->   Operation 218 'fadd' 'sum' <Predicate = (!icmp_ln31)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 10> <Delay = 10.5>
ST_39 : Operation 219 [2/4] (10.5ns)   --->   "%sum = fadd float %sum_0, %tmp" [dense_out/dense_out.cpp:33]   --->   Operation 219 'fadd' 'sum' <Predicate = (!icmp_ln31)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 11> <Delay = 10.5>
ST_40 : Operation 220 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [dense_out/dense_out.cpp:32]   --->   Operation 220 'specloopname' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_40 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [dense_out/dense_out.cpp:32]   --->   Operation 221 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_40 : Operation 222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [dense_out/dense_out.cpp:33]   --->   Operation 222 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_40 : Operation 223 [1/4] (10.5ns)   --->   "%sum = fadd float %sum_0, %tmp" [dense_out/dense_out.cpp:33]   --->   Operation 223 'fadd' 'sum' <Predicate = (!icmp_ln31)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 224 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_3) nounwind" [dense_out/dense_out.cpp:34]   --->   Operation 224 'specregionend' 'empty_7' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_40 : Operation 225 [1/1] (0.00ns)   --->   "br label %.preheader1" [dense_out/dense_out.cpp:31]   --->   Operation 225 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 41 <SV = 3> <Delay = 1.76>
ST_41 : Operation 226 [1/1] (1.76ns)   --->   "br label %.preheader" [dense_out/dense_out.cpp:37]   --->   Operation 226 'br' <Predicate = true> <Delay = 1.76>

State 42 <SV = 4> <Delay = 2.32>
ST_42 : Operation 227 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ %j, %Prediction_Loop ], [ 0, %.preheader.preheader ]"   --->   Operation 227 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 228 [1/1] (1.30ns)   --->   "%icmp_ln37 = icmp eq i4 %j_0, -6" [dense_out/dense_out.cpp:37]   --->   Operation 228 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 229 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 229 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 230 [1/1] (1.73ns)   --->   "%j = add i4 %j_0, 1" [dense_out/dense_out.cpp:37]   --->   Operation 230 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 231 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37, label %3, label %Prediction_Loop" [dense_out/dense_out.cpp:37]   --->   Operation 231 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i4 %j_0 to i64" [dense_out/dense_out.cpp:39]   --->   Operation 232 'zext' 'zext_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_42 : Operation 233 [1/1] (0.00ns)   --->   "%dense_array_addr_2 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln39" [dense_out/dense_out.cpp:39]   --->   Operation 233 'getelementptr' 'dense_array_addr_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_42 : Operation 234 [2/2] (2.32ns)   --->   "%dense_array_load_1 = load float* %dense_array_addr_2, align 4" [dense_out/dense_out.cpp:39]   --->   Operation 234 'load' 'dense_array_load_1' <Predicate = (!icmp_ln37)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 43 <SV = 5> <Delay = 17.3>
ST_43 : Operation 235 [1/2] (2.32ns)   --->   "%dense_array_load_1 = load float* %dense_array_addr_2, align 4" [dense_out/dense_out.cpp:39]   --->   Operation 235 'load' 'dense_array_load_1' <Predicate = (!icmp_ln37)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_43 : Operation 236 [5/5] (15.0ns)   --->   "%tmp_5 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense_out/dense_out.cpp:39]   --->   Operation 236 'fexp' 'tmp_5' <Predicate = (!icmp_ln37)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 6> <Delay = 15.0>
ST_44 : Operation 237 [4/5] (15.0ns)   --->   "%tmp_5 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense_out/dense_out.cpp:39]   --->   Operation 237 'fexp' 'tmp_5' <Predicate = (!icmp_ln37)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 7> <Delay = 15.0>
ST_45 : Operation 238 [3/5] (15.0ns)   --->   "%tmp_5 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense_out/dense_out.cpp:39]   --->   Operation 238 'fexp' 'tmp_5' <Predicate = (!icmp_ln37)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 8> <Delay = 15.0>
ST_46 : Operation 239 [2/5] (15.0ns)   --->   "%tmp_5 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense_out/dense_out.cpp:39]   --->   Operation 239 'fexp' 'tmp_5' <Predicate = (!icmp_ln37)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 9> <Delay = 15.0>
ST_47 : Operation 240 [1/5] (15.0ns)   --->   "%tmp_5 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense_out/dense_out.cpp:39]   --->   Operation 240 'fexp' 'tmp_5' <Predicate = (!icmp_ln37)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 10> <Delay = 16.6>
ST_48 : Operation 241 [8/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 241 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 11> <Delay = 16.6>
ST_49 : Operation 242 [7/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 242 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 12> <Delay = 16.6>
ST_50 : Operation 243 [6/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 243 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 13> <Delay = 16.6>
ST_51 : Operation 244 [5/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 244 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 14> <Delay = 16.6>
ST_52 : Operation 245 [4/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 245 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 15> <Delay = 16.6>
ST_53 : Operation 246 [3/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 246 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 16> <Delay = 16.6>
ST_54 : Operation 247 [2/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 247 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 17> <Delay = 16.6>
ST_55 : Operation 248 [1/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 248 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 18> <Delay = 2.32>
ST_56 : Operation 249 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str4) nounwind" [dense_out/dense_out.cpp:38]   --->   Operation 249 'specloopname' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_56 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str4) nounwind" [dense_out/dense_out.cpp:38]   --->   Operation 250 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_56 : Operation 251 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [dense_out/dense_out.cpp:39]   --->   Operation 251 'specpipeline' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_56 : Operation 252 [1/1] (0.00ns)   --->   "%prediction_addr = getelementptr [10 x float]* %prediction, i64 0, i64 %zext_ln39" [dense_out/dense_out.cpp:39]   --->   Operation 252 'getelementptr' 'prediction_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_56 : Operation 253 [1/1] (2.32ns)   --->   "store float %tmp_6, float* %prediction_addr, align 4" [dense_out/dense_out.cpp:39]   --->   Operation 253 'store' <Predicate = (!icmp_ln37)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_56 : Operation 254 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str4, i32 %tmp_4) nounwind" [dense_out/dense_out.cpp:40]   --->   Operation 254 'specregionend' 'empty_9' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_56 : Operation 255 [1/1] (0.00ns)   --->   "br label %.preheader" [dense_out/dense_out.cpp:37]   --->   Operation 255 'br' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 57 <SV = 5> <Delay = 0.00>
ST_57 : Operation 256 [1/1] (0.00ns)   --->   "ret void" [dense_out/dense_out.cpp:41]   --->   Operation 256 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('d') with incoming values : ('d', dense_out/dense_out.cpp:16) [11]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('f_0_0', dense_out/dense_out.cpp:21) with incoming values : ('add_ln21_4', dense_out/dense_out.cpp:21) [24]  (1.77 ns)

 <State 3>: 6.95ns
The critical path consists of the following:
	'phi' operation ('f_0_0', dense_out/dense_out.cpp:21) with incoming values : ('add_ln21_4', dense_out/dense_out.cpp:21) [24]  (0 ns)
	'add' operation ('add_ln23', dense_out/dense_out.cpp:23) [39]  (0 ns)
	'add' operation ('add_ln23_1', dense_out/dense_out.cpp:23) [40]  (3.7 ns)
	'getelementptr' operation ('dense_out_weights_ad', dense_out/dense_out.cpp:23) [42]  (0 ns)
	'load' operation ('dense_out_weights_lo', dense_out/dense_out.cpp:23) on array 'dense_out_weights' [43]  (3.25 ns)

 <State 4>: 15.6ns
The critical path consists of the following:
	'load' operation ('dense_out_weights_lo', dense_out/dense_out.cpp:23) on array 'dense_out_weights' [43]  (3.25 ns)
	'fmul' operation ('tmp_s', dense_out/dense_out.cpp:23) [46]  (12.4 ns)

 <State 5>: 15.6ns
The critical path consists of the following:
	'load' operation ('dense_out_weights_lo_1', dense_out/dense_out.cpp:23) on array 'dense_out_weights' [59]  (3.25 ns)
	'fmul' operation ('tmp_3_1', dense_out/dense_out.cpp:23) [62]  (12.4 ns)

 <State 6>: 15.6ns
The critical path consists of the following:
	'load' operation ('dense_out_weights_lo_2', dense_out/dense_out.cpp:23) on array 'dense_out_weights' [74]  (3.25 ns)
	'fmul' operation ('tmp_3_2', dense_out/dense_out.cpp:23) [77]  (12.4 ns)

 <State 7>: 15.6ns
The critical path consists of the following:
	'load' operation ('dense_out_weights_lo_3', dense_out/dense_out.cpp:23) on array 'dense_out_weights' [89]  (3.25 ns)
	'fmul' operation ('tmp_3_3', dense_out/dense_out.cpp:23) [92]  (12.4 ns)

 <State 8>: 15.6ns
The critical path consists of the following:
	'load' operation ('dense_out_weights_lo_4', dense_out/dense_out.cpp:23) on array 'dense_out_weights' [104]  (3.25 ns)
	'fmul' operation ('tmp_3_4', dense_out/dense_out.cpp:23) [107]  (12.4 ns)

 <State 9>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_4', dense_out/dense_out.cpp:23) [107]  (12.4 ns)

 <State 10>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1', dense_out/dense_out.cpp:23) [63]  (10.5 ns)

 <State 11>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1', dense_out/dense_out.cpp:23) [63]  (10.5 ns)

 <State 12>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1', dense_out/dense_out.cpp:23) [63]  (10.5 ns)

 <State 13>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1', dense_out/dense_out.cpp:23) [63]  (10.5 ns)

 <State 14>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_2', dense_out/dense_out.cpp:23) [78]  (10.5 ns)

 <State 15>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_2', dense_out/dense_out.cpp:23) [78]  (10.5 ns)

 <State 16>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_2', dense_out/dense_out.cpp:23) [78]  (10.5 ns)

 <State 17>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_2', dense_out/dense_out.cpp:23) [78]  (10.5 ns)

 <State 18>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', dense_out/dense_out.cpp:23) [93]  (10.5 ns)

 <State 19>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', dense_out/dense_out.cpp:23) [93]  (10.5 ns)

 <State 20>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', dense_out/dense_out.cpp:23) [93]  (10.5 ns)

 <State 21>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', dense_out/dense_out.cpp:23) [93]  (10.5 ns)

 <State 22>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', dense_out/dense_out.cpp:23) [108]  (10.5 ns)

 <State 23>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', dense_out/dense_out.cpp:23) [108]  (10.5 ns)

 <State 24>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', dense_out/dense_out.cpp:23) [108]  (10.5 ns)

 <State 25>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', dense_out/dense_out.cpp:23) [108]  (10.5 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dense_out_bias_addr', dense_out/dense_out.cpp:26) [112]  (0 ns)
	'load' operation ('dense_out_bias_load', dense_out/dense_out.cpp:26) on array 'dense_out_bias' [113]  (3.25 ns)

 <State 27>: 13.8ns
The critical path consists of the following:
	'load' operation ('dense_out_bias_load', dense_out/dense_out.cpp:26) on array 'dense_out_bias' [113]  (3.25 ns)
	'fadd' operation ('tmp_2', dense_out/dense_out.cpp:26) [114]  (10.5 ns)

 <State 28>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_2', dense_out/dense_out.cpp:26) [114]  (10.5 ns)

 <State 29>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_2', dense_out/dense_out.cpp:26) [114]  (10.5 ns)

 <State 30>: 12.9ns
The critical path consists of the following:
	'fadd' operation ('tmp_2', dense_out/dense_out.cpp:26) [114]  (10.5 ns)
	'store' operation ('store_ln26', dense_out/dense_out.cpp:26) of variable 'tmp_2', dense_out/dense_out.cpp:26 on array 'dense_array', dense_out/dense_out.cpp:13 [116]  (2.32 ns)

 <State 31>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', dense_out/dense_out.cpp:31) [123]  (0 ns)
	'getelementptr' operation ('dense_array_addr', dense_out/dense_out.cpp:33) [133]  (0 ns)
	'load' operation ('dense_array_load', dense_out/dense_out.cpp:33) on array 'dense_array', dense_out/dense_out.cpp:13 [134]  (2.32 ns)

 <State 32>: 17.4ns
The critical path consists of the following:
	'load' operation ('dense_array_load', dense_out/dense_out.cpp:33) on array 'dense_array', dense_out/dense_out.cpp:13 [134]  (2.32 ns)
	'fexp' operation ('tmp', dense_out/dense_out.cpp:33) [135]  (15.1 ns)

 <State 33>: 15.1ns
The critical path consists of the following:
	'fexp' operation ('tmp', dense_out/dense_out.cpp:33) [135]  (15.1 ns)

 <State 34>: 15.1ns
The critical path consists of the following:
	'fexp' operation ('tmp', dense_out/dense_out.cpp:33) [135]  (15.1 ns)

 <State 35>: 15.1ns
The critical path consists of the following:
	'fexp' operation ('tmp', dense_out/dense_out.cpp:33) [135]  (15.1 ns)

 <State 36>: 15.1ns
The critical path consists of the following:
	'fexp' operation ('tmp', dense_out/dense_out.cpp:33) [135]  (15.1 ns)

 <State 37>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum', dense_out/dense_out.cpp:33) [136]  (10.5 ns)

 <State 38>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum', dense_out/dense_out.cpp:33) [136]  (10.5 ns)

 <State 39>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum', dense_out/dense_out.cpp:33) [136]  (10.5 ns)

 <State 40>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum', dense_out/dense_out.cpp:33) [136]  (10.5 ns)

 <State 41>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', dense_out/dense_out.cpp:37) [142]  (1.77 ns)

 <State 42>: 2.32ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', dense_out/dense_out.cpp:37) [142]  (0 ns)
	'getelementptr' operation ('dense_array_addr_2', dense_out/dense_out.cpp:39) [152]  (0 ns)
	'load' operation ('dense_array_load_1', dense_out/dense_out.cpp:39) on array 'dense_array', dense_out/dense_out.cpp:13 [153]  (2.32 ns)

 <State 43>: 17.4ns
The critical path consists of the following:
	'load' operation ('dense_array_load_1', dense_out/dense_out.cpp:39) on array 'dense_array', dense_out/dense_out.cpp:13 [153]  (2.32 ns)
	'fexp' operation ('tmp_5', dense_out/dense_out.cpp:39) [154]  (15.1 ns)

 <State 44>: 15.1ns
The critical path consists of the following:
	'fexp' operation ('tmp_5', dense_out/dense_out.cpp:39) [154]  (15.1 ns)

 <State 45>: 15.1ns
The critical path consists of the following:
	'fexp' operation ('tmp_5', dense_out/dense_out.cpp:39) [154]  (15.1 ns)

 <State 46>: 15.1ns
The critical path consists of the following:
	'fexp' operation ('tmp_5', dense_out/dense_out.cpp:39) [154]  (15.1 ns)

 <State 47>: 15.1ns
The critical path consists of the following:
	'fexp' operation ('tmp_5', dense_out/dense_out.cpp:39) [154]  (15.1 ns)

 <State 48>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', dense_out/dense_out.cpp:39) [155]  (16.6 ns)

 <State 49>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', dense_out/dense_out.cpp:39) [155]  (16.6 ns)

 <State 50>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', dense_out/dense_out.cpp:39) [155]  (16.6 ns)

 <State 51>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', dense_out/dense_out.cpp:39) [155]  (16.6 ns)

 <State 52>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', dense_out/dense_out.cpp:39) [155]  (16.6 ns)

 <State 53>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', dense_out/dense_out.cpp:39) [155]  (16.6 ns)

 <State 54>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', dense_out/dense_out.cpp:39) [155]  (16.6 ns)

 <State 55>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', dense_out/dense_out.cpp:39) [155]  (16.6 ns)

 <State 56>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prediction_addr', dense_out/dense_out.cpp:39) [156]  (0 ns)
	'store' operation ('store_ln39', dense_out/dense_out.cpp:39) of variable 'tmp_6', dense_out/dense_out.cpp:39 on array 'prediction' [157]  (2.32 ns)

 <State 57>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
