../../../../smm/logical/ds703_scc_r0p3/verilog/slave_bus_ifc.v
../../../../smm/logical/ds703_scc_r0p3/verilog/slave_bus_ifc.vlib
../../../../smm/logical/ds703_scc_r0p3/verilog/CORTEXM3INTEGRATIONDS.v
../../../../smm/logical/ds703_scc_r0p3/verilog/CORTEXM3INTEGRATIONDS.vlib
../../../../smm/logical/ds703_scc_r0p3/verilog/p_beid_peripheral_f0_static_reg.v
../../../../smm/logical/ds703_scc_r0p3/verilog/p_beid_peripheral_f0_static_reg.vlib
