// Seed: 291310093
`define pp_3 0
`endcelldefine `timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  inout id_2;
  output id_1;
  type_10(
      1, 1, 1'b0
  );
  logic id_3, id_4;
  assign id_3 = id_2;
  reg   id_5;
  logic id_6;
  logic id_7;
  assign id_1 = 1;
  logic id_8;
  initial id_5 = #1 1 == id_4;
  assign id_8 = 1;
  logic id_9;
  assign id_4 = 1;
endmodule
