
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs 444.namd-120B.champsimtrace.xz
CPU 0 GSHARE branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 2895732 heartbeat IPC: 3.45336 cumulative IPC: 3.45336 (Simulation time: 0 hr 1 min 17 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 5876753 heartbeat IPC: 3.35456 cumulative IPC: 3.40324 (Simulation time: 0 hr 2 min 35 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 8785850 heartbeat IPC: 3.43749 cumulative IPC: 3.41458 (Simulation time: 0 hr 3 min 49 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 11734393 heartbeat IPC: 3.39151 cumulative IPC: 3.40878 (Simulation time: 0 hr 5 min 4 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 14598437 heartbeat IPC: 3.49157 cumulative IPC: 3.42502 (Simulation time: 0 hr 6 min 17 sec) 

Warmup complete CPU 0 instructions: 50000002 cycles: 14598437 (Simulation time: 0 hr 6 min 17 sec) 

Heartbeat CPU 0 instructions: 60000001 cycles: 18838985 heartbeat IPC: 2.35819 cumulative IPC: 2.35819 (Simulation time: 0 hr 7 min 28 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 22951169 heartbeat IPC: 2.4318 cumulative IPC: 2.39443 (Simulation time: 0 hr 8 min 40 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 27031433 heartbeat IPC: 2.45082 cumulative IPC: 2.41293 (Simulation time: 0 hr 9 min 48 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 30994570 heartbeat IPC: 2.52325 cumulative IPC: 2.4396 (Simulation time: 0 hr 10 min 51 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 34934102 heartbeat IPC: 2.53837 cumulative IPC: 2.45873 (Simulation time: 0 hr 11 min 45 sec) 
Finished CPU 0 instructions: 50000003 cycles: 20335666 cumulative IPC: 2.45873 (Simulation time: 0 hr 11 min 45 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.45873 instructions: 50000003 cycles: 20335666
cpu0_DTLB TOTAL     ACCESS:    9680525  HIT:    9677008  MISS:       3517
cpu0_DTLB LOAD      ACCESS:    8518431  HIT:    8515077  MISS:       3354
cpu0_DTLB RFO       ACCESS:    1162094  HIT:    1161931  MISS:        163
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 17.2388 cycles
cpu0_ITLB TOTAL     ACCESS:    1744061  HIT:    1744061  MISS:          0
cpu0_ITLB LOAD      ACCESS:    1744061  HIT:    1744061  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      47383  HIT:      47383  MISS:          0
cpu0_L1I LOAD      ACCESS:      47383  HIT:      47383  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:       3517  HIT:       3379  MISS:        138
cpu0_STLB LOAD      ACCESS:       3354  HIT:       3216  MISS:        138
cpu0_STLB RFO       ACCESS:        163  HIT:        163  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209.79 cycles
cpu0_L1D TOTAL     ACCESS:    8933740  HIT:    8853068  MISS:      80672
cpu0_L1D LOAD      ACCESS:    7355084  HIT:    7277981  MISS:      77103
cpu0_L1D RFO       ACCESS:    1578518  HIT:    1574982  MISS:       3536
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        138  HIT:        105  MISS:         33
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 19.6978 cycles
cpu0_L2C TOTAL     ACCESS:      95064  HIT:      87508  MISS:       7556
cpu0_L2C LOAD      ACCESS:      77090  HIT:      69538  MISS:       7552
cpu0_L2C RFO       ACCESS:       3536  HIT:       3532  MISS:          4
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      14405  HIT:      14405  MISS:          0
cpu0_L2C TRANSLATION ACCESS:         33  HIT:         33  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 92.8298 cycles
LLC TOTAL     ACCESS:       8995  HIT:       3351  MISS:       5644
LLC LOAD      ACCESS:       7552  HIT:       1909  MISS:       5643
LLC RFO       ACCESS:          4  HIT:          3  MISS:          1
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:       1439  HIT:       1439  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 96.1634 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       3916  ROW_BUFFER_MISS:       1728
 DBUS AVG_CONGESTED_CYCLE:    3.66533
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.8888% MPKI: 2.45428 Average ROB Occupancy at Mispredict: 99.8503
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 2.45428
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

