 arch	                       circuit	                                   script_params	  vtr_flow_elapsed_time	  error	  num_io	  num_LAB	  num_DSP	  num_M9K	  num_M144K	  num_PLL	  vpr_status	  vpr_revision	                  vpr_build_info	                  vpr_compiler	                                 vpr_compiled	         hostname	                             rundir	                                               max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_time	  placed_wirelength_est	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  routed_wirelength	  total_nets_routed	  total_connections_routed	  total_heap_pushes	  total_heap_pops	  logic_block_area_total	  logic_block_area_used	  routing_area_total	  routing_area_per_tile	  crit_path_route_success_iteration	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	     setup_WNS	  hold_TNS	  hold_WNS	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 stratixiv_arch.timing.xml	  directrf_stratixiv_arch_timing.blif	       common	         11530.20	               	       319	     61450	    240	      2535	     0	          0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  17182140	     62	                  257	                  1374456	              930989	                 2	                   679981	                64544	                   317	           235	            74495	              M9K	                        auto	         1241.20	    11538094	               8136.46	     68.06	              10.067	          -1.90815e+06	          -9.06697	              8.46817	                                                        2.24951	                            1.576	                  444.997	                           314.877	               12316357	           -1	                 -1	                        -1	                 -1	               0	                       0	                      1.38708e+09	         18619.7	                44	                                 11.3756	              9.68425	                                             -2.84477e+06	  -10.3756	   0	         0	         733.35	                671.406	                               495.779	                  
 stratixiv_arch.timing.xml	  bitcoin_miner_stratixiv_arch_timing.blif	  common	         10816.09	               	       385	     32503	    0	        1331	     0	          1	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  12129276	     353	                 32	                   1446409	              1087537	                2	                   848902	                34220	                   225	           167	            37575	              LAB	                        auto	         958.84	     9067310	                7735.85	     36.01	              7.24532	         -833256	               -6.24532	              7.24532	                                                        1.89466	                            1.39072	                323.371	                           230.468	               10480764	           -1	                 -1	                        -1	                 -1	               0	                       0	                      6.95909e+08	         18520.5	                168	                                10.2568	              10.2568	                                             -1.29426e+06	  -9.25683	   0	         0	         1212.80	               1007.97	                               775.211	                  
 stratixiv_arch.timing.xml	  LU230_stratixiv_arch_timing.blif	          common	         8501.52	                	       373	     16571	    116	      5040	     16	         0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  16701932	     178	                 195	                  663067	               568001	                 2	                   413013	                22116	                   430	           319	            137170	             M9K	                        auto	         1450.92	    16529088	               3735.59	     12.46	              22.683	          -3.13723e+06	          -21.683	               7.49984	                                                        1.8893	                             1.28877	                379.986	                           262.372	               17686225	           -1	                 -1	                        -1	                 -1	               0	                       0	                      2.57820e+09	         18795.7	                32	                                 22.7621	              8.6723	                                              -6.06046e+06	  -21.7621	   0	         0	         1081.16	               526.457	                               381.465	                  
 stratixiv_arch.timing.xml	  sparcT1_chip2_stratixiv_arch_timing.blif	  common	         7873.74	                	       1891	    33629	    3	        506	      0	          0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  11599108	     815	                 1076	                 764693	               760412	                 1423	                416439	                36029	                   280	           207	            57960	              io	                         auto	         1813.84	    6715314	                4647.35	     23.69	              17.7852	         -3.98229e+06	          -16.7852	              5.3603	                                                         1.96904	                            1.32883	                305.259	                           205.005	               7823659	            -1	                 -1	                        -1	                 -1	               0	                       0	                      1.07375e+09	         18525.7	                35	                                 19.4742	              5.70481	                                             -5.067e+06	    -18.4742	   0	         0	         430.90	                475.789	                               341.739	                  
 stratixiv_arch.timing.xml	  LU_Network_stratixiv_arch_timing.blif	     common	         6111.08	                	       399	     31006	    112	      1175	     0	          2	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  10340704	     85	                  185	                  721554	               630079	                 28	                  403716	                32694	                   220	           163	            35860	              LAB	                        auto	         909.22	     4862703	                3990.38	     17.93	              7.59716	         -540635	               -6.59716	              4.85873	                                                        1.93007	                            1.34054	                352.311	                           247.305	               5896508	            -1	                 -1	                        -1	                 -1	               0	                       0	                      6.64235e+08	         18523.0	                39	                                 8.36129	              5.21044	                                             -844980	       -7.36129	   0	         0	         351.24	                521.666	                               386.229	                  
 stratixiv_arch.timing.xml	  neuron_stratixiv_arch_timing.blif	         common	         635.92	                 	       77	      3123	     89	       136	      0	          0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  2700076	      42	                  35	                   119888	               86875	                  1	                   51283	                 3425	                    129	           96	             12384	              DSP	                        auto	         114.42	     614190	                 232.41	      1.14	               7.88944	         -71856.3	              -6.88944	              6.75721	                                                        0.487439	                           0.367717	               38.7765	                           29.8985	               779799	             -1	                 -1	                        -1	                 -1	               0	                       0	                      2.28642e+08	         18462.7	                36	                                 8.47906	              7.09098	                                             -121747	       -7.47906	   0	         0	         75.09	                 62.1569	                               50.1348	                  
 stratixiv_arch.timing.xml	  sparcT1_core_stratixiv_arch_timing.blif	   common	         804.98	                 	       310	     4000	     1	        128	      0	          0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  2110204	      173	                 137	                  92814	                91975	                  1	                   60944	                 4439	                    82	            61	             5002	               LAB	                        auto	         228.71	     941780	                 332.77	      2.43	               7.90519	         -526570	               -6.90519	              7.90519	                                                        0.296031	                           0.19706	                47.316	                            32.1909	               1270855	            -1	                 -1	                        -1	                 -1	               0	                       0	                      9.19900e+07	         18390.6	                42	                                 8.79283	              8.79283	                                             -666559	       -7.79283	   0	         0	         111.12	                79.5283	                               58.1453	                  
 stratixiv_arch.timing.xml	  stereo_vision_stratixiv_arch_timing.blif	  common	         537.07	                 	       506	     3246	     76	       113	      0	          0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  2533588	      172	                 334	                  127090	               94090	                  3	                   61732	                 3941	                    129	           96	             12384	              DSP	                        auto	         83.18	      506301	                 203.96	      0.76	               7.16713	         -50131.2	              -6.16713	              3.11472	                                                        0.171178	                           0.124437	               25.7037	                           17.9421	               583090	             -1	                 -1	                        -1	                 -1	               0	                       0	                      2.28642e+08	         18462.7	                39	                                 7.37806	              3.23633	                                             -70701.8	      -6.37806	   0	         0	         36.05	                 42.6607	                               32.0796	                  
 stratixiv_arch.timing.xml	  cholesky_mc_stratixiv_arch_timing.blif	    common	         876.03	                 	       262	     4765	     59	       444	      16	         0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  2980128	      111	                 151	                  140214	               108592	                 1	                   66751	                 5546	                    125	           93	             11625	              M9K	                        auto	         156.91	     843368	                 363.43	      1.28	               8.66347	         -185695	               -7.66347	              8.66347	                                                        0.309777	                           0.21554	                53.0446	                           38.4693	               1162678	            -1	                 -1	                        -1	                 -1	               0	                       0	                      2.14514e+08	         18452.8	                16	                                 9.38342	              9.38342	                                             -309485	       -8.38342	   0	         0	         117.19	                75.1521	                               57.5978	                  
 stratixiv_arch.timing.xml	  gsm_switch_stratixiv_arch_timing.blif	     common	         4150.29	                	       136	     21492	    0	        1848	     0	          1	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  9064324	      100	                 36	                   504627	               490068	                 5	                   200916	                23477	                   255	           189	            48195	              M9K	                        auto	         809.99	     4542582	                2179.74	     8.80	               11.0468	         -1.39637e+06	          -10.0468	              6.25009	                                                        1.21129	                            0.758099	               204.529	                           130.125	               5372781	            -1	                 -1	                        -1	                 -1	               0	                       0	                      8.91222e+08	         18492.0	                16	                                 11.8452	              6.67177	                                             -2.03929e+06	  -10.8452	   0	         0	         216.68	                262.713	                               177.075	                  
 stratixiv_arch.timing.xml	  mes_noc_stratixiv_arch_timing.blif	        common	         6268.43	                	       5	       23760	    0	        800	      0	          8	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  8247480	      3	                   2	                    577696	               547568	                 17	                  345674	                24573	                   193	           143	            27599	              LAB	                        auto	         1756.15	    4222808	                3479.65	     26.77	              11.1522	         -3.03105e+06	          -10.1522	              8.24227	                                                        1.71036	                            1.13086	                264.879	                           172.341	               5189942	            -1	                 -1	                        -1	                 -1	               0	                       0	                      5.12586e+08	         18572.6	                50	                                 11.6453	              8.78237	                                             -3.64998e+06	  -10.6453	   0	         0	         506.39	                454.018	                               317.363	                  
 stratixiv_arch.timing.xml	  dart_stratixiv_arch_timing.blif	           common	         1842.53	                	       69	      6862	     0	        530	      0	          0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  3921088	      23	                  46	                   223304	               202401	                 1	                   131203	                7461	                    138	           102	            14076	              M9K	                        auto	         449.52	     1909826	                964.25	      8.16	               13.5042	         -1.47493e+06	          -12.5042	              12.2852	                                                        1.25455	                            0.848258	               133.398	                           90.9913	               2236036	            -1	                 -1	                        -1	                 -1	               0	                       0	                      2.60164e+08	         18482.8	                23	                                 14.3287	              13.6023	                                             -1.83714e+06	  -13.3287	   0	         0	         172.00	                183.933	                               132.232	                  
 stratixiv_arch.timing.xml	  denoise_stratixiv_arch_timing.blif	        common	         3821.62	                	       852	     14030	    24	       359	      0	          0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  5381256	      264	                 588	                  355537	               274786	                 1	                   218574	                15265	                   150	           111	            16650	              LAB	                        auto	         468.18	     2318669	                2714.10	     14.70	              859.468	         -885271	               -858.468	              859.468	                                                        0.889091	                           0.633537	               152.661	                           110.143	               2942888	            -1	                 -1	                        -1	                 -1	               0	                       0	                      3.08278e+08	         18515.2	                29	                                 853.69	               853.69	                                              -1.07884e+06	  -852.69	    0	         0	         238.06	                222.299	                               166.667	                  
 stratixiv_arch.timing.xml	  sparcT2_core_stratixiv_arch_timing.blif	   common	         3655.17	                	       451	     14725	    0	        260	      0	          0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  4958708	      239	                 212	                  302755	               300220	                 1	                   184812	                15436	                   153	           113	            17289	              LAB	                        auto	         840.13	     3750885	                2079.31	     10.51	              11.3691	         -713223	               -10.3691	              11.3691	                                                        0.934783	                           0.617812	               143.886	                           94.412	                4713688	            -1	                 -1	                        -1	                 -1	               0	                       0	                      3.20293e+08	         18525.8	                41	                                 11.8341	              11.8341	                                             -1.03258e+06	  -10.8341	   0	         0	         385.50	                226.581	                               159.542	                  
 stratixiv_arch.timing.xml	  cholesky_bdti_stratixiv_arch_timing.blif	  common	         2347.53	                	       162	     9680	     132	      600	      0	          0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  5072104	      94	                  68	                   331744	               255478	                 1	                   156536	                10574	                   169	           125	            21125	              DSP	                        auto	         356.48	     2085662	                1199.86	     7.12	               8.52487	         -533673	               -7.52487	              8.52487	                                                        0.787572	                           0.571906	               149.096	                           108.822	               2697682	            -1	                 -1	                        -1	                 -1	               0	                       0	                      3.91827e+08	         18548.0	                17	                                 9.29859	              9.29859	                                             -849363	       -8.29858	   0	         0	         352.27	                187.943	                               141.555	                  
 stratixiv_arch.timing.xml	  minres_stratixiv_arch_timing.blif	         common	         2544.14	                	       229	     7818	     78	       1459	     0	          1	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  6309604	      129	                 100	                  316623	               257480	                 3	                   183470	                9585	                    225	           167	            37575	              M9K	                        auto	         444.28	     2112396	                1140.25	     4.37	               7.00311	         -333848	               -6.00311	              4.34486	                                                        0.778509	                           0.559871	               124.883	                           90.9655	               2757007	            -1	                 -1	                        -1	                 -1	               0	                       0	                      6.95909e+08	         18520.5	                16	                                 10.128	               6.21582	                                             -549270	       -9.12798	   0	         0	         154.20	                160.648	                               121.527	                  
 stratixiv_arch.timing.xml	  stap_qrd_stratixiv_arch_timing.blif	       common	         2557.67	                	       150	     15899	    75	       553	      0	          0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  4520228	      68	                  82	                   284051	               234177	                 1	                   144423	                16677	                   158	           117	            18486	              LAB	                        auto	         330.18	     2275123	                1690.63	     8.60	               6.84786	         -370932	               -5.84786	              6.84786	                                                        0.612475	                           0.420525	               153.019	                           107.262	               2729666	            -1	                 -1	                        -1	                 -1	               0	                       0	                      3.42752e+08	         18541.2	                21	                                 7.67463	              7.67463	                                             -604864	       -6.67463	   0	         0	         167.62	                188.991	                               136.407	                  
 stratixiv_arch.timing.xml	  openCV_stratixiv_arch_timing.blif	         common	         2389.02	                	       208	     7145	     213	      785	      40	         0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  5662732	      106	                 102	                  279132	               212552	                 1	                   168784	                8391	                    209	           155	            32395	              DSP	                        auto	         400.67	     2722190	                1013.13	     4.10	               10.3797	         -602374	               -9.37968	              10.3797	                                                        0.68054	                            0.506264	               134.309	                           98.3145	               3401087	            -1	                 -1	                        -1	                 -1	               0	                       0	                      6.00287e+08	         18530.2	                59	                                 11.5488	              11.5488	                                             -892438	       -10.5488	   0	         0	         349.15	                226.516	                               172.655	                  
 stratixiv_arch.timing.xml	  bitonic_mesh_stratixiv_arch_timing.blif	   common	         3037.44	                	       119	     7239	     85	       1664	     0	          0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  6558512	      87	                  32	                   233978	               190746	                 1	                   146198	                9107	                    242	           179	            43318	              M9K	                        auto	         556.28	     3450369	                1378.18	     5.11	               12.5751	         -1.51923e+06	          -11.5751	              12.5751	                                                        0.951616	                           0.687029	               153.317	                           111.227	               4515447	            -1	                 -1	                        -1	                 -1	               0	                       0	                      8.01751e+08	         18508.5	                20	                                 14.6533	              13.4146	                                             -1.90883e+06	  -13.6533	   0	         0	         326.53	                211.813	                               160.613	                  
 stratixiv_arch.timing.xml	  segmentation_stratixiv_arch_timing.blif	   common	         1892.82	                	       441	     6937	     15	       481	      0	          0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  3444820	      72	                  369	                  178312	               137832	                 1	                   108345	                7874	                    136	           101	            13736	              M9K	                        auto	         227.37	     1286676	                1148.15	     6.61	               856.546	         -403471	               -855.546	              856.546	                                                        0.535002	                           0.355875	               89.6095	                           65.5052	               1671274	            -1	                 -1	                        -1	                 -1	               0	                       0	                      2.53781e+08	         18475.6	                25	                                 849.748	              849.748	                                             -528026	       -848.748	   0	         0	         226.53	                134.669	                               102.745	                  
 stratixiv_arch.timing.xml	  SLAM_spheric_stratixiv_arch_timing.blif	   common	         1144.08	                	       479	     5366	     37	       0	        0	          0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  2574876	      323	                 156	                  140638	               111354	                 1	                   78004	                 5882	                    95	            70	             6650	               LAB	                        auto	         218.02	     1284409	                565.13	      4.27	               80.2223	         -379177	               -79.2223	              80.2223	                                                        0.452244	                           0.30101	                64.8006	                           47.2985	               1660765	            -1	                 -1	                        -1	                 -1	               0	                       0	                      1.22432e+08	         18410.9	                19	                                 79.2185	              79.2185	                                             -427808	       -78.2185	   0	         0	         212.33	                88.9327	                               67.6794	                  
 stratixiv_arch.timing.xml	  des90_stratixiv_arch_timing.blif	          common	         1603.29	                	       117	     4233	     44	       860	      0	          0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  3861972	      85	                  32	                   138853	               110549	                 1	                   87969	                 5254	                    171	           127	            21717	              M9K	                        auto	         293.47	     1560402	                670.05	      3.87	               11.1852	         -800477	               -10.1852	              11.1852	                                                        0.859214	                           0.635886	               98.8188	                           72.2742	               2162679	            -1	                 -1	                        -1	                 -1	               0	                       0	                      4.02762e+08	         18545.9	                53	                                 11.9398	              11.9168	                                             -974732	       -10.9398	   0	         0	         273.01	                189.356	                               148.116	                  
