$date
	Sat Jun 06 17:14:12 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_uPowerDatapath $end
$var reg 1 ! clk $end
$scope module tb $end
$var wire 1 ! clock $end
$var wire 9 " xoxo [8:0] $end
$var wire 10 # xox [9:0] $end
$var wire 2 $ xods [1:0] $end
$var wire 64 % write_data [63:0] $end
$var wire 16 & si [15:0] $end
$var wire 64 ' rt_content [63:0] $end
$var wire 5 ( rt [4:0] $end
$var wire 64 ) rs_content [63:0] $end
$var wire 5 * rs [4:0] $end
$var wire 64 + rd_content [63:0] $end
$var wire 5 , rd [4:0] $end
$var wire 1 - rc $end
$var wire 6 . po [5:0] $end
$var wire 1 / oe $end
$var wire 64 0 memory_read_data [63:0] $end
$var wire 1 1 lk $end
$var wire 24 2 li [23:0] $end
$var wire 32 3 instruction [31:0] $end
$var wire 1 4 flag $end
$var wire 64 5 ds [63:0] $end
$var wire 5 6 bo [4:0] $end
$var wire 5 7 bi [4:0] $end
$var wire 14 8 bd [13:0] $end
$var wire 1 9 aa $end
$var wire 1 : RegWrite $end
$var wire 1 ; RegRead $end
$var wire 1 < PCSrc $end
$var wire 1 = MemWrite $end
$var wire 1 > MemToReg $end
$var wire 1 ? MemRead $end
$var wire 1 @ Branch $end
$var wire 2 A ALUop [1:0] $end
$var wire 1 B ALUSrc $end
$var wire 4 C ALUInput [3:0] $end
$var reg 32 D PC [31:0] $end
$scope module p1 $end
$var wire 32 E program_counter [31:0] $end
$var reg 32 F instruction [31:0] $end
$upscope $end
$scope module p2 $end
$var wire 32 G instruction [31:0] $end
$var wire 32 H p_count [31:0] $end
$var wire 6 I po [5:0] $end
$var reg 1 9 aa $end
$var reg 14 J bd [13:0] $end
$var reg 5 K bi [4:0] $end
$var reg 5 L bo [4:0] $end
$var reg 64 M ds [63:0] $end
$var reg 24 N li [23:0] $end
$var reg 1 1 lk $end
$var reg 1 / oe $end
$var reg 1 - rc $end
$var reg 5 O rd [4:0] $end
$var reg 5 P rs [4:0] $end
$var reg 5 Q rt [4:0] $end
$var reg 16 R si [15:0] $end
$var reg 2 S xods [1:0] $end
$var reg 10 T xox [9:0] $end
$var reg 9 U xoxo [8:0] $end
$upscope $end
$scope module p3 $end
$var wire 6 V po [5:0] $end
$var reg 1 B ALUSrc $end
$var reg 2 W ALUop [1:0] $end
$var reg 1 @ Branch $end
$var reg 1 ? MemRead $end
$var reg 1 > MemToReg $end
$var reg 1 = MemWrite $end
$var reg 1 < PCSrc $end
$var reg 1 ; RegRead $end
$var reg 1 : RegWrite $end
$upscope $end
$scope module p4 $end
$var wire 2 X ALUop [1:0] $end
$var wire 2 Y xods [1:0] $end
$var wire 10 Z xox [9:0] $end
$var wire 9 [ xoxo [8:0] $end
$var reg 4 \ ALUInput [3:0] $end
$upscope $end
$scope module p5 $end
$var wire 4 ] ALUInput [3:0] $end
$var wire 1 B ALUSrc $end
$var wire 64 ^ ds [63:0] $end
$var wire 64 _ rt_content [63:0] $end
$var wire 64 ` rs_content [63:0] $end
$var reg 64 a ALU_result [63:0] $end
$var reg 1 4 flag $end
$var reg 64 b signed_rs [63:0] $end
$var reg 64 c signed_rt [63:0] $end
$upscope $end
$scope module p6 $end
$var wire 1 ? MemRead $end
$var wire 1 = MemWrite $end
$var wire 64 d address [63:0] $end
$var wire 6 e po [5:0] $end
$var wire 5 f rd [4:0] $end
$var wire 64 g write_data [63:0] $end
$var reg 64 h read_data [63:0] $end
$upscope $end
$scope module p7 $end
$var wire 1 > MemToReg $end
$var wire 1 ; RegRead $end
$var wire 1 : RegWrite $end
$var wire 5 i bi [4:0] $end
$var wire 5 j bo [4:0] $end
$var wire 1 ! clk $end
$var wire 6 k po [5:0] $end
$var wire 5 l rd [4:0] $end
$var wire 64 m read_mem_data [63:0] $end
$var wire 5 n rs [4:0] $end
$var wire 5 o rt [4:0] $end
$var wire 64 p write_data [63:0] $end
$var reg 64 q read_data_1 [63:0] $end
$var reg 64 r read_data_2 [63:0] $end
$var reg 64 s read_data_3 [63:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 s
bx r
b0 q
b1 p
b0 o
b0 n
b111 m
b1 l
b111010 k
b0 j
b0 i
b111 h
b0 g
b1 f
b111010 e
b1 d
b1 c
b0 b
b1 a
b0 `
bx _
b1 ^
b10 ]
b10 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b111010 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b1 O
b0 N
b1 M
b0 L
b0 K
b0 J
b111010 I
b0 H
b11101000001000000000000000000100 G
b11101000001000000000000000000100 F
b0 E
b0 D
b10 C
1B
b0 A
0@
1?
1>
0=
0<
1;
1:
09
b0 8
b0 7
b0 6
b1 5
x4
b11101000001000000000000000000100 3
b0 2
01
b111 0
0/
b111010 .
0-
b1 ,
b0 +
b0 *
b0 )
b0 (
bx '
b0 &
b1 %
b0 $
b0 #
b0 "
0!
$end
#10
b10 C
b10 \
b10 ]
bx %
bx a
bx d
bx p
bx c
0>
0B
0;
0:
0?
bx $
bx S
bx Y
bx *
bx P
bx n
bx 5
bx M
bx ^
bx ,
bx O
bx f
bx l
bx .
bx I
bx V
bx e
bx k
bx 3
bx F
bx G
b1 D
b1 E
b1 H
1!
#20
0!
#30
b10 D
b10 E
b10 H
1!
#40
0!
#50
b11 D
b11 E
b11 H
1!
#60
0!
#70
b100 D
b100 E
b100 H
1!
#80
0!
#90
b101 D
b101 E
b101 H
1!
#100
0!
#110
b110 D
b110 E
b110 H
1!
#120
0!
#130
b111 D
b111 E
b111 H
1!
#140
0!
#150
b1000 D
b1000 E
b1000 H
1!
#160
0!
#170
b1001 D
b1001 E
b1001 H
1!
#180
0!
#190
b1010 D
b1010 E
b1010 H
1!
#200
0!
#210
b1011 D
b1011 E
b1011 H
1!
#220
0!
#230
b1100 D
b1100 E
b1100 H
1!
#240
0!
#250
b1101 D
b1101 E
b1101 H
1!
#260
0!
#270
b1110 D
b1110 E
b1110 H
1!
#280
0!
#290
b1111 D
b1111 E
b1111 H
1!
#300
0!
#310
b10000 D
b10000 E
b10000 H
1!
#320
0!
#330
b10001 D
b10001 E
b10001 H
1!
#340
0!
#350
b10010 D
b10010 E
b10010 H
1!
#360
0!
#370
b10011 D
b10011 E
b10011 H
1!
#380
0!
#390
b10100 D
b10100 E
b10100 H
1!
#400
0!
#410
b10101 D
b10101 E
b10101 H
1!
#420
0!
#430
b10110 D
b10110 E
b10110 H
1!
#440
0!
#450
b10111 D
b10111 E
b10111 H
1!
#460
0!
#470
b11000 D
b11000 E
b11000 H
1!
#480
0!
#490
b11001 D
b11001 E
b11001 H
1!
#500
0!
#510
b11010 D
b11010 E
b11010 H
1!
#520
0!
#530
b11011 D
b11011 E
b11011 H
1!
#540
0!
#550
b11100 D
b11100 E
b11100 H
1!
#560
0!
#570
b11101 D
b11101 E
b11101 H
1!
#580
0!
#590
b11110 D
b11110 E
b11110 H
1!
#600
0!
#610
b11111 D
b11111 E
b11111 H
1!
#620
0!
#630
b100000 D
b100000 E
b100000 H
1!
#640
0!
#650
b100001 D
b100001 E
b100001 H
1!
#660
0!
#670
b100010 D
b100010 E
b100010 H
1!
#680
0!
#690
b100011 D
b100011 E
b100011 H
1!
#700
0!
#710
b100100 D
b100100 E
b100100 H
1!
#720
0!
#730
b100101 D
b100101 E
b100101 H
1!
#740
0!
#750
b100110 D
b100110 E
b100110 H
1!
#760
0!
#770
b100111 D
b100111 E
b100111 H
1!
#780
0!
#790
b101000 D
b101000 E
b101000 H
1!
#800
0!
#810
b101001 D
b101001 E
b101001 H
1!
#820
0!
#829
