INFO: [HLS 200-10] Running '/home/swarnava/xillinx/Vitis_HLS/2021.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'swarnava' on host '01HW2125156' (Linux_x86_64 version 5.14.0-1051-oem) on Thu Nov 10 13:59:49 IST 2022
INFO: [HLS 200-10] On os Ubuntu 22.04.1 LTS
INFO: [HLS 200-10] In directory '/home/swarnava/Projects/Work/aiml/cvpr2023/code/IMGNET_RESNET/rimg_shiftadd_fp16'
Sourcing Tcl script '/home/swarnava/Projects/Work/aiml/cvpr2023/code/IMGNET_RESNET/rimg_shiftadd_fp16/imgnet_sad/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project imgnet_sad 
INFO: [HLS 200-10] Opening project '/home/swarnava/Projects/Work/aiml/cvpr2023/code/IMGNET_RESNET/rimg_shiftadd_fp16/imgnet_sad'.
INFO: [HLS 200-1510] Running: set_top cnn_forward 
INFO: [HLS 200-1510] Running: add_files conv.cpp 
INFO: [HLS 200-10] Adding design file 'conv.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb testbench.cpp 
INFO: [HLS 200-10] Adding test bench file 'testbench.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/swarnava/Projects/Work/aiml/cvpr2023/code/IMGNET_RESNET/rimg_shiftadd_fp16/imgnet_sad/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7vx485tffg1157-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] Analyzing design file 'conv.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 48.93 seconds. CPU system time: 1.98 seconds. Elapsed time: 49.8 seconds; current allocated memory: 128.461 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'ReLU1(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32][64])' into 'cnn_forward(float const (*) [64][3], float*, float*, float*, float*, float*, float*, float*)' (conv.cpp:762:0)
INFO: [HLS 214-178] Inlining function 'maxpool_1(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][64])' into 'cnn_forward(float const (*) [64][3], float*, float*, float*, float*, float*, float*, float*)' (conv.cpp:762:0)
INFO: [HLS 214-178] Inlining function 'ReLU_layer1(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][64])' into 'cnn_forward(float const (*) [64][3], float*, float*, float*, float*, float*, float*, float*)' (conv.cpp:762:0)
INFO: [HLS 214-178] Inlining function 'maxpool_layer1(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8][64])' into 'cnn_forward(float const (*) [64][3], float*, float*, float*, float*, float*, float*, float*)' (conv.cpp:762:0)
INFO: [HLS 214-178] Inlining function 'ReLU_layer2(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8][128])' into 'cnn_forward(float const (*) [64][3], float*, float*, float*, float*, float*, float*, float*)' (conv.cpp:762:0)
INFO: [HLS 214-178] Inlining function 'maxpool_layer2(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8][128], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4][128])' into 'cnn_forward(float const (*) [64][3], float*, float*, float*, float*, float*, float*, float*)' (conv.cpp:762:0)
INFO: [HLS 214-178] Inlining function 'ReLU_layer3(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4][256])' into 'cnn_forward(float const (*) [64][3], float*, float*, float*, float*, float*, float*, float*)' (conv.cpp:762:0)
INFO: [HLS 214-178] Inlining function 'maxpool_layer3(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4][256], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2][256])' into 'cnn_forward(float const (*) [64][3], float*, float*, float*, float*, float*, float*, float*)' (conv.cpp:762:0)
INFO: [HLS 214-178] Inlining function 'ReLU_layer4(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2][512])' into 'cnn_forward(float const (*) [64][3], float*, float*, float*, float*, float*, float*, float*)' (conv.cpp:762:0)
INFO: [HLS 214-178] Inlining function 'fc1(float*, float*)' into 'cnn_forward(float const (*) [64][3], float*, float*, float*, float*, float*, float*, float*)' (conv.cpp:762:0)
WARNING: [HLS 214-167] The program may have out of bound array access (conv.cpp:494:81)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.39 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.77 seconds; current allocated memory: 128.461 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 128.461 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 8.49 seconds. CPU system time: 0.11 seconds. Elapsed time: 8.61 seconds; current allocated memory: 536.738 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /home/swarnava/xillinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1000: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 8.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 8.76 seconds; current allocated memory: 611.012 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_650_3' (conv.cpp:650) in function 'conv2D_layer4_break' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_668_9' (conv.cpp:656) in function 'conv2D_layer4_break' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_373_4' (conv.cpp:373) in function 'conv2D_layer3_first' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_392_10' (conv.cpp:380) in function 'conv2D_layer3_first' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_473_3' (conv.cpp:473) in function 'conv2D_layer3_break' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_491_9' (conv.cpp:479) in function 'conv2D_layer3_break' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_418_3' (conv.cpp:418) in function 'conv2D_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_428_7' (conv.cpp:428) in function 'conv2D_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_448_13' (conv.cpp:436) in function 'conv2D_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_229_4' (conv.cpp:229) in function 'conv2D_layer2_first' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_248_10' (conv.cpp:236) in function 'conv2D_layer2_first' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_276_3' (conv.cpp:276) in function 'conv2D_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_287_7' (conv.cpp:287) in function 'conv2D_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_306_13' (conv.cpp:294) in function 'conv2D_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_134_3' (conv.cpp:134) in function 'conv2D_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_7' (conv.cpp:144) in function 'conv2D_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_163_13' (conv.cpp:151) in function 'conv2D_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_4' (conv.cpp:49) in function 'conv2D_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_10' (conv.cpp:56) in function 'conv2D_c1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_773_3' (conv.cpp:773) in function 'cnn_forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_88_3' (conv.cpp:88) in function 'cnn_forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_105_3' (conv.cpp:99) in function 'cnn_forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_184_3' (conv.cpp:184) in function 'cnn_forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_184_3' (conv.cpp:184) in function 'cnn_forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_184_3' (conv.cpp:184) in function 'cnn_forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_201_3' (conv.cpp:195) in function 'cnn_forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_328_3' (conv.cpp:328) in function 'cnn_forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_328_3' (conv.cpp:328) in function 'cnn_forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_328_3' (conv.cpp:328) in function 'cnn_forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_345_3' (conv.cpp:339) in function 'cnn_forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_515_3' (conv.cpp:515) in function 'cnn_forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_515_3' (conv.cpp:515) in function 'cnn_forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_515_3' (conv.cpp:515) in function 'cnn_forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_691_3' (conv.cpp:691) in function 'cnn_forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_691_3' (conv.cpp:691) in function 'cnn_forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_913_4' (conv.cpp:913) in function 'cnn_forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_742_2' (conv.cpp:737) in function 'cnn_forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_924_5' (conv.cpp:924) in function 'cnn_forward' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_105_3' (conv.cpp:99) in function 'cnn_forward' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_201_3' (conv.cpp:195) in function 'cnn_forward' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_345_3' (conv.cpp:339) in function 'cnn_forward' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_107_4' (conv.cpp:99) in function 'cnn_forward' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_203_4' (conv.cpp:195) in function 'cnn_forward' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_347_4' (conv.cpp:339) in function 'cnn_forward' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_layer4_pool.V' (conv.cpp:907) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_layer4_pool.V.0' (conv.cpp:907) in dimension 1 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:656:8) in function 'conv2D_layer4_break'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:373:31) in function 'conv2D_layer3_first'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:380:8) in function 'conv2D_layer3_first'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:479:8) in function 'conv2D_layer3_break'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:428:31) in function 'conv2D_layer3'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:436:8) in function 'conv2D_layer3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:229:31) in function 'conv2D_layer2_first'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:236:8) in function 'conv2D_layer2_first'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:287:31) in function 'conv2D_layer2'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:294:8) in function 'conv2D_layer2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:144:31) in function 'conv2D_layer1'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:151:8) in function 'conv2D_layer1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:773:30) in function 'cnn_forward'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:913:32) in function 'cnn_forward'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2D_layer4_break' (conv.cpp:645:67)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2D_layer3_break' (conv.cpp:468:67)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8.25 seconds. CPU system time: 0.06 seconds. Elapsed time: 8.31 seconds; current allocated memory: 715.266 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_648_2' (conv.cpp:648:37) in function 'conv2D_layer4_break'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_646_1' (conv.cpp:646:29) in function 'conv2D_layer4_break'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_666_8' (conv.cpp:656:8) in function 'conv2D_layer4_break'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_664_7' (conv.cpp:656:8) in function 'conv2D_layer4_break'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_658_4' (conv.cpp:656:8) in function 'conv2D_layer4_break' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_372_3' (conv.cpp:372:30) in function 'conv2D_layer3_first'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_371_2' (conv.cpp:371:29) in function 'conv2D_layer3_first'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_370_1' (conv.cpp:370:28) in function 'conv2D_layer3_first'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_390_9' (conv.cpp:380:8) in function 'conv2D_layer3_first'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_388_8' (conv.cpp:380:8) in function 'conv2D_layer3_first'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_382_5' (conv.cpp:380:8) in function 'conv2D_layer3_first' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_471_2' (conv.cpp:471:37) in function 'conv2D_layer3_break'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_469_1' (conv.cpp:469:29) in function 'conv2D_layer3_break'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_489_8' (conv.cpp:479:8) in function 'conv2D_layer3_break'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_487_7' (conv.cpp:479:8) in function 'conv2D_layer3_break'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_485_6' (conv.cpp:479:8) in function 'conv2D_layer3_break' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_483_5' (conv.cpp:479:8) in function 'conv2D_layer3_break'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_481_4' (conv.cpp:479:8) in function 'conv2D_layer3_break'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_416_2' (conv.cpp:416:37) in function 'conv2D_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_414_1' (conv.cpp:414:29) in function 'conv2D_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_427_6' (conv.cpp:427:30) in function 'conv2D_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_426_5' (conv.cpp:426:29) in function 'conv2D_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_425_4' (conv.cpp:425:28) in function 'conv2D_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_446_12' (conv.cpp:436:8) in function 'conv2D_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_444_11' (conv.cpp:436:8) in function 'conv2D_layer3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_442_10' (conv.cpp:436:8) in function 'conv2D_layer3' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_440_9' (conv.cpp:436:8) in function 'conv2D_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_438_8' (conv.cpp:436:8) in function 'conv2D_layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_228_3' (conv.cpp:228:30) in function 'conv2D_layer2_first'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_227_2' (conv.cpp:227:29) in function 'conv2D_layer2_first'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_226_1' (conv.cpp:226:28) in function 'conv2D_layer2_first'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_246_9' (conv.cpp:236:8) in function 'conv2D_layer2_first'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_244_8' (conv.cpp:236:8) in function 'conv2D_layer2_first'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_242_7' (conv.cpp:236:8) in function 'conv2D_layer2_first' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_6' (conv.cpp:236:8) in function 'conv2D_layer2_first'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_238_5' (conv.cpp:236:8) in function 'conv2D_layer2_first'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_274_2' (conv.cpp:274:37) in function 'conv2D_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_272_1' (conv.cpp:272:29) in function 'conv2D_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_286_6' (conv.cpp:286:30) in function 'conv2D_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_285_5' (conv.cpp:285:29) in function 'conv2D_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_284_4' (conv.cpp:284:28) in function 'conv2D_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_304_12' (conv.cpp:294:8) in function 'conv2D_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_302_11' (conv.cpp:294:8) in function 'conv2D_layer2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_300_10' (conv.cpp:294:8) in function 'conv2D_layer2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_298_9' (conv.cpp:294:8) in function 'conv2D_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_296_8' (conv.cpp:294:8) in function 'conv2D_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_132_2' (conv.cpp:132:37) in function 'conv2D_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_130_1' (conv.cpp:130:29) in function 'conv2D_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_6' (conv.cpp:143:30) in function 'conv2D_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_142_5' (conv.cpp:142:29) in function 'conv2D_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_4' (conv.cpp:141:28) in function 'conv2D_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_161_12' (conv.cpp:151:8) in function 'conv2D_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_159_11' (conv.cpp:151:8) in function 'conv2D_layer1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_10' (conv.cpp:151:8) in function 'conv2D_layer1' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_155_9' (conv.cpp:151:8) in function 'conv2D_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_153_8' (conv.cpp:151:8) in function 'conv2D_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_66_9' (conv.cpp:56:7) in function 'conv2D_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_64_8' (conv.cpp:56:7) in function 'conv2D_c1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_62_7' (conv.cpp:56:7) in function 'conv2D_c1' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_6' (conv.cpp:56:7) in function 'conv2D_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_5' (conv.cpp:56:7) in function 'conv2D_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_772_2' (conv.cpp:772:29) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_771_1' (conv.cpp:771:28) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_2' (conv.cpp:86:29) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_84_1' (conv.cpp:84:28) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_2' (conv.cpp:99:8) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_101_1' (conv.cpp:99:8) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_2' (conv.cpp:182:30) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_180_1' (conv.cpp:180:29) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_2' (conv.cpp:182:30) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_180_1' (conv.cpp:180:29) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_2' (conv.cpp:182:30) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_180_1' (conv.cpp:180:29) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_199_2' (conv.cpp:195:8) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_197_1' (conv.cpp:195:8) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_326_2' (conv.cpp:326:30) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_324_1' (conv.cpp:324:29) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_326_2' (conv.cpp:326:30) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_324_1' (conv.cpp:324:29) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_326_2' (conv.cpp:326:30) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_324_1' (conv.cpp:324:29) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_343_2' (conv.cpp:339:8) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_341_1' (conv.cpp:339:8) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_513_2' (conv.cpp:513:30) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_511_1' (conv.cpp:511:29) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_513_2' (conv.cpp:513:30) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_511_1' (conv.cpp:511:29) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_513_2' (conv.cpp:513:30) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_511_1' (conv.cpp:511:29) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_689_2' (conv.cpp:689:30) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_687_1' (conv.cpp:687:29) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_689_2' (conv.cpp:689:30) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_687_1' (conv.cpp:687:29) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_739_1' (conv.cpp:737:10) in function 'cnn_forward'.
INFO: [HLS 200-472] Inferring partial write operation for 'P' (conv.cpp:677:36)
INFO: [HLS 200-472] Inferring partial write operation for 'P' (conv.cpp:400:36)
INFO: [HLS 200-472] Inferring partial write operation for 'P' (conv.cpp:499:36)
INFO: [HLS 200-472] Inferring partial write operation for 'P' (conv.cpp:456:36)
INFO: [HLS 200-472] Inferring partial write operation for 'P' (conv.cpp:256:36)
INFO: [HLS 200-472] Inferring partial write operation for 'P' (conv.cpp:315:36)
INFO: [HLS 200-472] Inferring partial write operation for 'P' (conv.cpp:171:36)
INFO: [HLS 200-472] Inferring partial write operation for 'P' (conv.cpp:76:36)
INFO: [HLS 200-472] Inferring partial write operation for 'local_padded.V' (conv.cpp:651:37)
INFO: [HLS 200-472] Inferring partial write operation for 'M.V' (conv.cpp:374:20)
INFO: [HLS 200-472] Inferring partial write operation for 'local_padded.V' (conv.cpp:474:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_padded.V' (conv.cpp:419:37)
INFO: [HLS 200-472] Inferring partial write operation for 'M.V' (conv.cpp:429:20)
INFO: [HLS 200-472] Inferring partial write operation for 'M.V' (conv.cpp:230:20)
INFO: [HLS 200-472] Inferring partial write operation for 'local_padded.V' (conv.cpp:277:37)
INFO: [HLS 200-472] Inferring partial write operation for 'M.V' (conv.cpp:288:20)
INFO: [HLS 200-472] Inferring partial write operation for 'local_padded.V' (conv.cpp:135:37)
INFO: [HLS 200-472] Inferring partial write operation for 'M.V' (conv.cpp:145:20)
INFO: [HLS 200-472] Inferring partial write operation for 'INP.V' (conv.cpp:774:18)
INFO: [HLS 200-472] Inferring partial write operation for 'local_relu_1.V' (conv.cpp:90:16)
INFO: [HLS 200-472] Inferring partial write operation for 'local_p2.V' (conv.cpp:115:36)
INFO: [HLS 200-472] Inferring partial write operation for 'local_l10c1.V' (conv.cpp:186:16)
INFO: [HLS 200-472] Inferring partial write operation for 'local_layer1_pool.V' (conv.cpp:211:36)
INFO: [HLS 200-472] Inferring partial write operation for 'local_l20c1.V' (conv.cpp:330:16)
INFO: [HLS 200-472] Inferring partial write operation for 'local_layer2_pool.V' (conv.cpp:355:36)
INFO: [HLS 200-472] Inferring partial write operation for 'local_l30c1.V' (conv.cpp:517:16)
INFO: [HLS 200-472] Inferring partial write operation for 'local_l41c1.V' (conv.cpp:693:16)
INFO: [HLS 200-472] Inferring partial write operation for 'local_fc' (conv.cpp:915:18)
INFO: [HLS 200-472] Inferring partial write operation for 'local_fc_out' (conv.cpp:746:8)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 8.82 seconds. CPU system time: 0.09 seconds. Elapsed time: 8.93 seconds; current allocated memory: 1.154 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn_forward' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward_Pipeline_VITIS_LOOP_771_1_VITIS_LOOP_772_2_VITIS_LOOP_773_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_771_1_VITIS_LOOP_772_2_VITIS_LOOP_773_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_771_1_VITIS_LOOP_772_2_VITIS_LOOP_773_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.155 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_c1_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_66_9_VITIS_LOOP_68_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_8_VITIS_LOOP_66_9_VITIS_LOOP_68_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_64_8_VITIS_LOOP_66_9_VITIS_LOOP_68_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.155 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.155 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VITIS_LOOP_88_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1_VITIS_LOOP_86_2_VITIS_LOOP_88_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_84_1_VITIS_LOOP_86_2_VITIS_LOOP_88_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.155 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.156 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_layer1_Pipeline_VITIS_LOOP_130_1_VITIS_LOOP_132_2_VITIS_LOOP_134_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_130_1_VITIS_LOOP_132_2_VITIS_LOOP_134_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_130_1_VITIS_LOOP_132_2_VITIS_LOOP_134_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.156 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_layer1_Pipeline_VITIS_LOOP_141_4_VITIS_LOOP_143_6_VITIS_LOOP_144_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_4_VITIS_LOOP_143_6_VITIS_LOOP_144_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_141_4_VITIS_LOOP_143_6_VITIS_LOOP_144_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.157 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_layer1_Pipeline_VITIS_LOOP_159_11_VITIS_LOOP_161_12_VITIS_LOOP_163_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_11_VITIS_LOOP_161_12_VITIS_LOOP_163_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_159_11_VITIS_LOOP_161_12_VITIS_LOOP_163_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.157 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.157 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward_Pipeline_VITIS_LOOP_180_1_VITIS_LOOP_182_2_VITIS_LOOP_184_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_1_VITIS_LOOP_182_2_VITIS_LOOP_184_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_180_1_VITIS_LOOP_182_2_VITIS_LOOP_184_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.157 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward_Pipeline_VITIS_LOOP_180_1_VITIS_LOOP_182_2_VITIS_LOOP_184_312' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_1_VITIS_LOOP_182_2_VITIS_LOOP_184_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_180_1_VITIS_LOOP_182_2_VITIS_LOOP_184_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.157 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward_Pipeline_VITIS_LOOP_180_1_VITIS_LOOP_182_2_VITIS_LOOP_184_313' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_1_VITIS_LOOP_182_2_VITIS_LOOP_184_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_180_1_VITIS_LOOP_182_2_VITIS_LOOP_184_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.157 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward_Pipeline_VITIS_LOOP_197_1_VITIS_LOOP_199_2_VITIS_LOOP_201_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_197_1_VITIS_LOOP_199_2_VITIS_LOOP_201_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_197_1_VITIS_LOOP_199_2_VITIS_LOOP_201_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.158 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_layer2_first_Pipeline_VITIS_LOOP_226_1_VITIS_LOOP_228_3_VITIS_LOOP_229_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_226_1_VITIS_LOOP_228_3_VITIS_LOOP_229_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_226_1_VITIS_LOOP_228_3_VITIS_LOOP_229_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.158 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_layer2_first_Pipeline_VITIS_LOOP_244_8_VITIS_LOOP_246_9_VITIS_LOOP_248_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_244_8_VITIS_LOOP_246_9_VITIS_LOOP_248_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_244_8_VITIS_LOOP_246_9_VITIS_LOOP_248_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.158 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_layer2_first' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.158 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward_Pipeline_VITIS_LOOP_324_1_VITIS_LOOP_326_2_VITIS_LOOP_328_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_324_1_VITIS_LOOP_326_2_VITIS_LOOP_328_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_324_1_VITIS_LOOP_326_2_VITIS_LOOP_328_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_layer2_Pipeline_VITIS_LOOP_272_1_VITIS_LOOP_274_2_VITIS_LOOP_276_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_272_1_VITIS_LOOP_274_2_VITIS_LOOP_276_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_272_1_VITIS_LOOP_274_2_VITIS_LOOP_276_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_layer2_Pipeline_VITIS_LOOP_284_4_VITIS_LOOP_286_6_VITIS_LOOP_287_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_284_4_VITIS_LOOP_286_6_VITIS_LOOP_287_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_284_4_VITIS_LOOP_286_6_VITIS_LOOP_287_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.160 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_layer2_Pipeline_VITIS_LOOP_302_11_VITIS_LOOP_304_12_VITIS_LOOP_306_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_302_11_VITIS_LOOP_304_12_VITIS_LOOP_306_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_302_11_VITIS_LOOP_304_12_VITIS_LOOP_306_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.160 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.160 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward_Pipeline_VITIS_LOOP_324_1_VITIS_LOOP_326_2_VITIS_LOOP_328_314' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_324_1_VITIS_LOOP_326_2_VITIS_LOOP_328_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_324_1_VITIS_LOOP_326_2_VITIS_LOOP_328_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.160 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward_Pipeline_VITIS_LOOP_324_1_VITIS_LOOP_326_2_VITIS_LOOP_328_315' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_324_1_VITIS_LOOP_326_2_VITIS_LOOP_328_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_324_1_VITIS_LOOP_326_2_VITIS_LOOP_328_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.160 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward_Pipeline_VITIS_LOOP_341_1_VITIS_LOOP_343_2_VITIS_LOOP_345_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_341_1_VITIS_LOOP_343_2_VITIS_LOOP_345_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_341_1_VITIS_LOOP_343_2_VITIS_LOOP_345_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.160 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_layer3_first_Pipeline_VITIS_LOOP_370_1_VITIS_LOOP_372_3_VITIS_LOOP_373_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_370_1_VITIS_LOOP_372_3_VITIS_LOOP_373_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_370_1_VITIS_LOOP_372_3_VITIS_LOOP_373_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.161 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.161 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_layer3_first_Pipeline_VITIS_LOOP_388_8_VITIS_LOOP_390_9_VITIS_LOOP_392_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_388_8_VITIS_LOOP_390_9_VITIS_LOOP_392_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_388_8_VITIS_LOOP_390_9_VITIS_LOOP_392_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.161 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.161 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_layer3_first' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.161 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.161 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_513_2_VITIS_LOOP_515_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_511_1_VITIS_LOOP_513_2_VITIS_LOOP_515_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_511_1_VITIS_LOOP_513_2_VITIS_LOOP_515_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.161 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.161 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_layer3_Pipeline_VITIS_LOOP_414_1_VITIS_LOOP_416_2_VITIS_LOOP_418_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_414_1_VITIS_LOOP_416_2_VITIS_LOOP_418_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_414_1_VITIS_LOOP_416_2_VITIS_LOOP_418_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.162 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_layer3_Pipeline_VITIS_LOOP_425_4_VITIS_LOOP_427_6_VITIS_LOOP_428_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_425_4_VITIS_LOOP_427_6_VITIS_LOOP_428_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_425_4_VITIS_LOOP_427_6_VITIS_LOOP_428_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.162 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_layer3_Pipeline_VITIS_LOOP_444_11_VITIS_LOOP_446_12_VITIS_LOOP_448_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_444_11_VITIS_LOOP_446_12_VITIS_LOOP_448_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_444_11_VITIS_LOOP_446_12_VITIS_LOOP_448_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.162 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.162 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_layer3_break_Pipeline_VITIS_LOOP_469_1_VITIS_LOOP_471_2_VITIS_LOOP_473_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_469_1_VITIS_LOOP_471_2_VITIS_LOOP_473_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_469_1_VITIS_LOOP_471_2_VITIS_LOOP_473_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.163 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_layer3_break_Pipeline_VITIS_LOOP_487_7_VITIS_LOOP_489_8_VITIS_LOOP_491_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_487_7_VITIS_LOOP_489_8_VITIS_LOOP_491_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_487_7_VITIS_LOOP_489_8_VITIS_LOOP_491_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.164 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_layer3_break' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.164 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_513_2_VITIS_LOOP_515_316' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_511_1_VITIS_LOOP_513_2_VITIS_LOOP_515_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_511_1_VITIS_LOOP_513_2_VITIS_LOOP_515_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.164 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_513_2_VITIS_LOOP_515_317' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_511_1_VITIS_LOOP_513_2_VITIS_LOOP_515_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_511_1_VITIS_LOOP_513_2_VITIS_LOOP_515_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.164 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_layer4_break_Pipeline_VITIS_LOOP_646_1_VITIS_LOOP_648_2_VITIS_LOOP_650_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_646_1_VITIS_LOOP_648_2_VITIS_LOOP_650_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_646_1_VITIS_LOOP_648_2_VITIS_LOOP_650_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.164 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_layer4_break_Pipeline_VITIS_LOOP_664_7_VITIS_LOOP_666_8_VITIS_LOOP_668_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_664_7_VITIS_LOOP_666_8_VITIS_LOOP_668_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_664_7_VITIS_LOOP_666_8_VITIS_LOOP_668_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.165 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_layer4_break' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.165 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward_Pipeline_VITIS_LOOP_687_1_VITIS_LOOP_689_2_VITIS_LOOP_691_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_687_1_VITIS_LOOP_689_2_VITIS_LOOP_691_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_687_1_VITIS_LOOP_689_2_VITIS_LOOP_691_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.165 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward_Pipeline_VITIS_LOOP_687_1_VITIS_LOOP_689_2_VITIS_LOOP_691_318' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_687_1_VITIS_LOOP_689_2_VITIS_LOOP_691_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_687_1_VITIS_LOOP_689_2_VITIS_LOOP_691_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.165 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward_Pipeline_VITIS_LOOP_913_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_913_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_913_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.165 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward_Pipeline_VITIS_LOOP_739_1_VITIS_LOOP_742_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_739_1_VITIS_LOOP_742_2'.
WARNING: [HLS 200-880] The II Violation in module 'cnn_forward_Pipeline_VITIS_LOOP_739_1_VITIS_LOOP_742_2' (loop 'VITIS_LOOP_739_1_VITIS_LOOP_742_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln744', conv.cpp:744) of variable 'tmp', conv.cpp:744 on local variable 'tmp' and 'load' operation ('tmp_load', conv.cpp:739) on local variable 'tmp'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cnn_forward_Pipeline_VITIS_LOOP_739_1_VITIS_LOOP_742_2' (loop 'VITIS_LOOP_739_1_VITIS_LOOP_742_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln744', conv.cpp:744) of variable 'tmp', conv.cpp:744 on local variable 'tmp' and 'load' operation ('tmp_load', conv.cpp:739) on local variable 'tmp'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cnn_forward_Pipeline_VITIS_LOOP_739_1_VITIS_LOOP_742_2' (loop 'VITIS_LOOP_739_1_VITIS_LOOP_742_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln744', conv.cpp:744) of variable 'tmp', conv.cpp:744 on local variable 'tmp' and 'load' operation ('tmp_load', conv.cpp:739) on local variable 'tmp'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cnn_forward_Pipeline_VITIS_LOOP_739_1_VITIS_LOOP_742_2' (loop 'VITIS_LOOP_739_1_VITIS_LOOP_742_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln744', conv.cpp:744) of variable 'tmp', conv.cpp:744 on local variable 'tmp' and 'load' operation ('tmp_load', conv.cpp:739) on local variable 'tmp'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 12, loop 'VITIS_LOOP_739_1_VITIS_LOOP_742_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.165 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward_Pipeline_VITIS_LOOP_924_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_924_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_924_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.165 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward_Pipeline_VITIS_LOOP_771_1_VITIS_LOOP_772_2_VITIS_LOOP_773_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_forward_Pipeline_VITIS_LOOP_771_1_VITIS_LOOP_772_2_VITIS_LOOP_773_3' pipeline 'VITIS_LOOP_771_1_VITIS_LOOP_772_2_VITIS_LOOP_773_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward_Pipeline_VITIS_LOOP_771_1_VITIS_LOOP_772_2_VITIS_LOOP_773_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.83 seconds. CPU system time: 0 seconds. Elapsed time: 1.84 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_c1_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_66_9_VITIS_LOOP_68_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv2D_c1_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_66_9_VITIS_LOOP_68_10_M_ROM_AUTO_1R' to 'conv2D_c1_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_66_9_VITIS_LOOP_68_10_M_ROM_AUTbkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D_c1_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_66_9_VITIS_LOOP_68_10' pipeline 'VITIS_LOOP_64_8_VITIS_LOOP_66_9_VITIS_LOOP_68_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_c1_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_66_9_VITIS_LOOP_68_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_c1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VITIS_LOOP_88_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_forward_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VITIS_LOOP_88_3' pipeline 'VITIS_LOOP_84_1_VITIS_LOOP_86_2_VITIS_LOOP_88_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VITIS_LOOP_88_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_forward_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3' pipeline 'VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_layer1_Pipeline_VITIS_LOOP_130_1_VITIS_LOOP_132_2_VITIS_LOOP_134_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D_layer1_Pipeline_VITIS_LOOP_130_1_VITIS_LOOP_132_2_VITIS_LOOP_134_3' pipeline 'VITIS_LOOP_130_1_VITIS_LOOP_132_2_VITIS_LOOP_134_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_layer1_Pipeline_VITIS_LOOP_130_1_VITIS_LOOP_132_2_VITIS_LOOP_134_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_layer1_Pipeline_VITIS_LOOP_141_4_VITIS_LOOP_143_6_VITIS_LOOP_144_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D_layer1_Pipeline_VITIS_LOOP_141_4_VITIS_LOOP_143_6_VITIS_LOOP_144_7' pipeline 'VITIS_LOOP_141_4_VITIS_LOOP_143_6_VITIS_LOOP_144_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_layer1_Pipeline_VITIS_LOOP_141_4_VITIS_LOOP_143_6_VITIS_LOOP_144_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_layer1_Pipeline_VITIS_LOOP_159_11_VITIS_LOOP_161_12_VITIS_LOOP_163_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D_layer1_Pipeline_VITIS_LOOP_159_11_VITIS_LOOP_161_12_VITIS_LOOP_163_13' pipeline 'VITIS_LOOP_159_11_VITIS_LOOP_161_12_VITIS_LOOP_163_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_layer1_Pipeline_VITIS_LOOP_159_11_VITIS_LOOP_161_12_VITIS_LOOP_163_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_layer1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward_Pipeline_VITIS_LOOP_180_1_VITIS_LOOP_182_2_VITIS_LOOP_184_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_forward_Pipeline_VITIS_LOOP_180_1_VITIS_LOOP_182_2_VITIS_LOOP_184_3' pipeline 'VITIS_LOOP_180_1_VITIS_LOOP_182_2_VITIS_LOOP_184_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward_Pipeline_VITIS_LOOP_180_1_VITIS_LOOP_182_2_VITIS_LOOP_184_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward_Pipeline_VITIS_LOOP_180_1_VITIS_LOOP_182_2_VITIS_LOOP_184_312' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_forward_Pipeline_VITIS_LOOP_180_1_VITIS_LOOP_182_2_VITIS_LOOP_184_312' pipeline 'VITIS_LOOP_180_1_VITIS_LOOP_182_2_VITIS_LOOP_184_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward_Pipeline_VITIS_LOOP_180_1_VITIS_LOOP_182_2_VITIS_LOOP_184_312'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward_Pipeline_VITIS_LOOP_180_1_VITIS_LOOP_182_2_VITIS_LOOP_184_313' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_forward_Pipeline_VITIS_LOOP_180_1_VITIS_LOOP_182_2_VITIS_LOOP_184_313' pipeline 'VITIS_LOOP_180_1_VITIS_LOOP_182_2_VITIS_LOOP_184_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward_Pipeline_VITIS_LOOP_180_1_VITIS_LOOP_182_2_VITIS_LOOP_184_313'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward_Pipeline_VITIS_LOOP_197_1_VITIS_LOOP_199_2_VITIS_LOOP_201_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_forward_Pipeline_VITIS_LOOP_197_1_VITIS_LOOP_199_2_VITIS_LOOP_201_3' pipeline 'VITIS_LOOP_197_1_VITIS_LOOP_199_2_VITIS_LOOP_201_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward_Pipeline_VITIS_LOOP_197_1_VITIS_LOOP_199_2_VITIS_LOOP_201_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_layer2_first_Pipeline_VITIS_LOOP_226_1_VITIS_LOOP_228_3_VITIS_LOOP_229_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv2D_layer2_first_Pipeline_VITIS_LOOP_226_1_VITIS_LOOP_228_3_VITIS_LOOP_229_4_ML20C1_ROM_AUTO_1R' to 'conv2D_layer2_first_Pipeline_VITIS_LOOP_226_1_VITIS_LOOP_228_3_VITIS_LOOP_229cud' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D_layer2_first_Pipeline_VITIS_LOOP_226_1_VITIS_LOOP_228_3_VITIS_LOOP_229_4' pipeline 'VITIS_LOOP_226_1_VITIS_LOOP_228_3_VITIS_LOOP_229_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_layer2_first_Pipeline_VITIS_LOOP_226_1_VITIS_LOOP_228_3_VITIS_LOOP_229_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_layer2_first_Pipeline_VITIS_LOOP_244_8_VITIS_LOOP_246_9_VITIS_LOOP_248_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D_layer2_first_Pipeline_VITIS_LOOP_244_8_VITIS_LOOP_246_9_VITIS_LOOP_248_10' pipeline 'VITIS_LOOP_244_8_VITIS_LOOP_246_9_VITIS_LOOP_248_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_layer2_first_Pipeline_VITIS_LOOP_244_8_VITIS_LOOP_246_9_VITIS_LOOP_248_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_layer2_first' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_layer2_first'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward_Pipeline_VITIS_LOOP_324_1_VITIS_LOOP_326_2_VITIS_LOOP_328_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_forward_Pipeline_VITIS_LOOP_324_1_VITIS_LOOP_326_2_VITIS_LOOP_328_3' pipeline 'VITIS_LOOP_324_1_VITIS_LOOP_326_2_VITIS_LOOP_328_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward_Pipeline_VITIS_LOOP_324_1_VITIS_LOOP_326_2_VITIS_LOOP_328_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_layer2_Pipeline_VITIS_LOOP_272_1_VITIS_LOOP_274_2_VITIS_LOOP_276_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D_layer2_Pipeline_VITIS_LOOP_272_1_VITIS_LOOP_274_2_VITIS_LOOP_276_3' pipeline 'VITIS_LOOP_272_1_VITIS_LOOP_274_2_VITIS_LOOP_276_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_layer2_Pipeline_VITIS_LOOP_272_1_VITIS_LOOP_274_2_VITIS_LOOP_276_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_layer2_Pipeline_VITIS_LOOP_284_4_VITIS_LOOP_286_6_VITIS_LOOP_287_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D_layer2_Pipeline_VITIS_LOOP_284_4_VITIS_LOOP_286_6_VITIS_LOOP_287_7' pipeline 'VITIS_LOOP_284_4_VITIS_LOOP_286_6_VITIS_LOOP_287_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_layer2_Pipeline_VITIS_LOOP_284_4_VITIS_LOOP_286_6_VITIS_LOOP_287_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_layer2_Pipeline_VITIS_LOOP_302_11_VITIS_LOOP_304_12_VITIS_LOOP_306_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D_layer2_Pipeline_VITIS_LOOP_302_11_VITIS_LOOP_304_12_VITIS_LOOP_306_13' pipeline 'VITIS_LOOP_302_11_VITIS_LOOP_304_12_VITIS_LOOP_306_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_layer2_Pipeline_VITIS_LOOP_302_11_VITIS_LOOP_304_12_VITIS_LOOP_306_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_layer2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward_Pipeline_VITIS_LOOP_324_1_VITIS_LOOP_326_2_VITIS_LOOP_328_314' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_forward_Pipeline_VITIS_LOOP_324_1_VITIS_LOOP_326_2_VITIS_LOOP_328_314' pipeline 'VITIS_LOOP_324_1_VITIS_LOOP_326_2_VITIS_LOOP_328_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward_Pipeline_VITIS_LOOP_324_1_VITIS_LOOP_326_2_VITIS_LOOP_328_314'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward_Pipeline_VITIS_LOOP_324_1_VITIS_LOOP_326_2_VITIS_LOOP_328_315' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_forward_Pipeline_VITIS_LOOP_324_1_VITIS_LOOP_326_2_VITIS_LOOP_328_315' pipeline 'VITIS_LOOP_324_1_VITIS_LOOP_326_2_VITIS_LOOP_328_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward_Pipeline_VITIS_LOOP_324_1_VITIS_LOOP_326_2_VITIS_LOOP_328_315'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward_Pipeline_VITIS_LOOP_341_1_VITIS_LOOP_343_2_VITIS_LOOP_345_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_forward_Pipeline_VITIS_LOOP_341_1_VITIS_LOOP_343_2_VITIS_LOOP_345_3' pipeline 'VITIS_LOOP_341_1_VITIS_LOOP_343_2_VITIS_LOOP_345_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward_Pipeline_VITIS_LOOP_341_1_VITIS_LOOP_343_2_VITIS_LOOP_345_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_layer3_first_Pipeline_VITIS_LOOP_370_1_VITIS_LOOP_372_3_VITIS_LOOP_373_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv2D_layer3_first_Pipeline_VITIS_LOOP_370_1_VITIS_LOOP_372_3_VITIS_LOOP_373_4_ML30C1_ROM_AUTO_1R' to 'conv2D_layer3_first_Pipeline_VITIS_LOOP_370_1_VITIS_LOOP_372_3_VITIS_LOOP_373dEe' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D_layer3_first_Pipeline_VITIS_LOOP_370_1_VITIS_LOOP_372_3_VITIS_LOOP_373_4' pipeline 'VITIS_LOOP_370_1_VITIS_LOOP_372_3_VITIS_LOOP_373_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_layer3_first_Pipeline_VITIS_LOOP_370_1_VITIS_LOOP_372_3_VITIS_LOOP_373_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_layer3_first_Pipeline_VITIS_LOOP_388_8_VITIS_LOOP_390_9_VITIS_LOOP_392_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D_layer3_first_Pipeline_VITIS_LOOP_388_8_VITIS_LOOP_390_9_VITIS_LOOP_392_10' pipeline 'VITIS_LOOP_388_8_VITIS_LOOP_390_9_VITIS_LOOP_392_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_layer3_first_Pipeline_VITIS_LOOP_388_8_VITIS_LOOP_390_9_VITIS_LOOP_392_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_layer3_first' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_layer3_first'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_513_2_VITIS_LOOP_515_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_forward_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_513_2_VITIS_LOOP_515_3' pipeline 'VITIS_LOOP_511_1_VITIS_LOOP_513_2_VITIS_LOOP_515_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_513_2_VITIS_LOOP_515_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_layer3_Pipeline_VITIS_LOOP_414_1_VITIS_LOOP_416_2_VITIS_LOOP_418_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D_layer3_Pipeline_VITIS_LOOP_414_1_VITIS_LOOP_416_2_VITIS_LOOP_418_3' pipeline 'VITIS_LOOP_414_1_VITIS_LOOP_416_2_VITIS_LOOP_418_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_layer3_Pipeline_VITIS_LOOP_414_1_VITIS_LOOP_416_2_VITIS_LOOP_418_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_layer3_Pipeline_VITIS_LOOP_425_4_VITIS_LOOP_427_6_VITIS_LOOP_428_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv2D_layer3_Pipeline_VITIS_LOOP_425_4_VITIS_LOOP_427_6_VITIS_LOOP_428_7_ML30C2_ROM_AUTO_1R' to 'conv2D_layer3_Pipeline_VITIS_LOOP_425_4_VITIS_LOOP_427_6_VITIS_LOOP_428_7_ML3eOg' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D_layer3_Pipeline_VITIS_LOOP_425_4_VITIS_LOOP_427_6_VITIS_LOOP_428_7' pipeline 'VITIS_LOOP_425_4_VITIS_LOOP_427_6_VITIS_LOOP_428_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_layer3_Pipeline_VITIS_LOOP_425_4_VITIS_LOOP_427_6_VITIS_LOOP_428_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_layer3_Pipeline_VITIS_LOOP_444_11_VITIS_LOOP_446_12_VITIS_LOOP_448_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D_layer3_Pipeline_VITIS_LOOP_444_11_VITIS_LOOP_446_12_VITIS_LOOP_448_13' pipeline 'VITIS_LOOP_444_11_VITIS_LOOP_446_12_VITIS_LOOP_448_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_layer3_Pipeline_VITIS_LOOP_444_11_VITIS_LOOP_446_12_VITIS_LOOP_448_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_layer3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_layer3_break_Pipeline_VITIS_LOOP_469_1_VITIS_LOOP_471_2_VITIS_LOOP_473_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D_layer3_break_Pipeline_VITIS_LOOP_469_1_VITIS_LOOP_471_2_VITIS_LOOP_473_3' pipeline 'VITIS_LOOP_469_1_VITIS_LOOP_471_2_VITIS_LOOP_473_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_layer3_break_Pipeline_VITIS_LOOP_469_1_VITIS_LOOP_471_2_VITIS_LOOP_473_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_layer3_break_Pipeline_VITIS_LOOP_487_7_VITIS_LOOP_489_8_VITIS_LOOP_491_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D_layer3_break_Pipeline_VITIS_LOOP_487_7_VITIS_LOOP_489_8_VITIS_LOOP_491_9' pipeline 'VITIS_LOOP_487_7_VITIS_LOOP_489_8_VITIS_LOOP_491_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_layer3_break_Pipeline_VITIS_LOOP_487_7_VITIS_LOOP_489_8_VITIS_LOOP_491_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_layer3_break' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_layer3_break'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_513_2_VITIS_LOOP_515_316' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_forward_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_513_2_VITIS_LOOP_515_316' pipeline 'VITIS_LOOP_511_1_VITIS_LOOP_513_2_VITIS_LOOP_515_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_513_2_VITIS_LOOP_515_316'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_513_2_VITIS_LOOP_515_317' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_forward_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_513_2_VITIS_LOOP_515_317' pipeline 'VITIS_LOOP_511_1_VITIS_LOOP_513_2_VITIS_LOOP_515_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_513_2_VITIS_LOOP_515_317'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_layer4_break_Pipeline_VITIS_LOOP_646_1_VITIS_LOOP_648_2_VITIS_LOOP_650_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D_layer4_break_Pipeline_VITIS_LOOP_646_1_VITIS_LOOP_648_2_VITIS_LOOP_650_3' pipeline 'VITIS_LOOP_646_1_VITIS_LOOP_648_2_VITIS_LOOP_650_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_layer4_break_Pipeline_VITIS_LOOP_646_1_VITIS_LOOP_648_2_VITIS_LOOP_650_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_layer4_break_Pipeline_VITIS_LOOP_664_7_VITIS_LOOP_666_8_VITIS_LOOP_668_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D_layer4_break_Pipeline_VITIS_LOOP_664_7_VITIS_LOOP_666_8_VITIS_LOOP_668_9' pipeline 'VITIS_LOOP_664_7_VITIS_LOOP_666_8_VITIS_LOOP_668_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_layer4_break_Pipeline_VITIS_LOOP_664_7_VITIS_LOOP_666_8_VITIS_LOOP_668_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_layer4_break' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_layer4_break'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward_Pipeline_VITIS_LOOP_687_1_VITIS_LOOP_689_2_VITIS_LOOP_691_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_forward_Pipeline_VITIS_LOOP_687_1_VITIS_LOOP_689_2_VITIS_LOOP_691_3' pipeline 'VITIS_LOOP_687_1_VITIS_LOOP_689_2_VITIS_LOOP_691_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward_Pipeline_VITIS_LOOP_687_1_VITIS_LOOP_689_2_VITIS_LOOP_691_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward_Pipeline_VITIS_LOOP_687_1_VITIS_LOOP_689_2_VITIS_LOOP_691_318' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_forward_Pipeline_VITIS_LOOP_687_1_VITIS_LOOP_689_2_VITIS_LOOP_691_318' pipeline 'VITIS_LOOP_687_1_VITIS_LOOP_689_2_VITIS_LOOP_691_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward_Pipeline_VITIS_LOOP_687_1_VITIS_LOOP_689_2_VITIS_LOOP_691_318'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward_Pipeline_VITIS_LOOP_913_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_forward_Pipeline_VITIS_LOOP_913_4' pipeline 'VITIS_LOOP_913_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward_Pipeline_VITIS_LOOP_913_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward_Pipeline_VITIS_LOOP_739_1_VITIS_LOOP_742_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_forward_Pipeline_VITIS_LOOP_739_1_VITIS_LOOP_742_2' pipeline 'VITIS_LOOP_739_1_VITIS_LOOP_742_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward_Pipeline_VITIS_LOOP_739_1_VITIS_LOOP_742_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward_Pipeline_VITIS_LOOP_924_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_forward_Pipeline_VITIS_LOOP_924_5' pipeline 'VITIS_LOOP_924_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward_Pipeline_VITIS_LOOP_924_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_forward/N_c1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_forward/Ps' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_forward/ML31C1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_forward/ML31C2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_forward/ML40C1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_forward/ML40C2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_forward/ML41C1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_forward/ML41C2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn_forward' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'cnn_forward/ML40C1_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_forward/ML40C1_address0' to 0.
WARNING: [RTGEN 206-101] Port 'cnn_forward/ML40C1_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_forward/ML40C1_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'cnn_forward/ML40C1_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_forward/ML40C1_we0' to 0.
WARNING: [RTGEN 206-101] Port 'cnn_forward/ML40C1_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_forward/ML40C1_d0' to 0.
WARNING: [RTGEN 206-101] Port 'cnn_forward/ML40C1_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'cnn_forward/ML40C1_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_forward/ML40C1_address1' to 0.
WARNING: [RTGEN 206-101] Port 'cnn_forward/ML40C1_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_forward/ML40C1_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'cnn_forward/ML40C1_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_forward/ML40C1_we1' to 0.
WARNING: [RTGEN 206-101] Port 'cnn_forward/ML40C1_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_forward/ML40C1_d1' to 0.
WARNING: [RTGEN 206-101] Port 'cnn_forward/ML40C1_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.295 GB.
INFO: [RTMG 210-279] Implementing memory 'cnn_forward_conv2D_c1_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_66_9_VITIS_LOOP_68_10_M_ROM_AUTbkb' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_conv2D_layer1_local_padded_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_conv2D_layer1_M_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_forward_conv2D_layer2_first_Pipeline_VITIS_LOOP_226_1_VITIS_LOOP_228_3_VITIS_LOOP_229cud' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_conv2D_layer2_first_M_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_conv2D_layer2_local_padded_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_conv2D_layer2_M_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_forward_conv2D_layer3_first_Pipeline_VITIS_LOOP_370_1_VITIS_LOOP_372_3_VITIS_LOOP_373dEe' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_conv2D_layer3_first_M_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_forward_conv2D_layer3_Pipeline_VITIS_LOOP_425_4_VITIS_LOOP_427_6_VITIS_LOOP_428_7_ML3eOg' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_conv2D_layer3_local_padded_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_conv2D_layer3_M_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_conv2D_layer3_break_local_padded_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_conv2D_layer4_break_local_padded_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
WARNING: [RTMG 210-274] Memory 'cnn_forward_cnn_forward_Pipeline_VITIS_LOOP_913_4_local_layer4_pool_V_0_0_RAM_AUTO_3R2W' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'cnn_forward_cnn_forward_Pipeline_VITIS_LOOP_913_4_local_layer4_pool_V_0_0_RAM_AUTO_3R2W' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_forward_cnn_forward_Pipeline_VITIS_LOOP_739_1_VITIS_LOOP_742_2_M_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_forward_ML10C1Q_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_forward_ML10C2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_forward_ML11C1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_forward_ML11C2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_forward_ML20C2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_forward_ML21C1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_forward_ML21C2_ROM_AUTO_1R' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'cnn_forward_local_l40c1_RAM_AUTO_3R2W' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'cnn_forward_local_l40c1_RAM_AUTO_3R2W' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_INP_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_local_relu_1_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_local_p2_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_local_l10c1_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_local_layer1_pool_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_local_l20c1_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_local_l20c2_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_local_layer2_pool_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_local_l30c1_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_local_l31c2_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_local_l41c1_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_local_l41c2_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_local_fc_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_local_fc_out_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 73.76 seconds. CPU system time: 0.59 seconds. Elapsed time: 74.38 seconds; current allocated memory: 1.425 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.69 seconds; current allocated memory: 1.425 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn_forward.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn_forward.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.21 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 187.81 seconds. CPU system time: 3.91 seconds. Elapsed time: 190.68 seconds; current allocated memory: 394.516 MB.
INFO: [HLS 200-112] Total CPU user time: 188.92 seconds. Total CPU system time: 4.17 seconds. Total elapsed time: 191.65 seconds; peak allocated memory: 1.425 GB.
