
*** Running vivado
    with args -log Top_Student.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Student.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: synth_design -top Top_Student -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15804 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 357.172 ; gain = 99.867
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Student' [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/main_control_module.v:18]
INFO: [Synth 8-6157] synthesizing module 'm_clock' [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/m_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'm_clock' (1#1) [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/m_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'Audio_Capture' [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/Audio_Capture.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Audio_Capture' (2#1) [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/Audio_Capture.v:25]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/Oled_Display.v:124]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/Oled_Display.v:201]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/Oled_Display.v:349]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (3#1) [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/Oled_Display.v:36]
INFO: [Synth 8-6157] synthesizing module 'noise_sampling' [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/noise_sampling.v:23]
INFO: [Synth 8-6155] done synthesizing module 'noise_sampling' (4#1) [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/noise_sampling.v:23]
INFO: [Synth 8-6157] synthesizing module 'mapping_noise_lv' [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/mapping_noise.v:23]
	Parameter base bound to: 12'b100100000000 
	Parameter interval bound to: 12'b000101100110 
INFO: [Synth 8-6155] done synthesizing module 'mapping_noise_lv' (5#1) [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/mapping_noise.v:23]
INFO: [Synth 8-6157] synthesizing module 'sc_sensor_lv' [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/sc_sensor_lv.v:23]
	Parameter base bound to: 12'b100100000000 
	Parameter interval bound to: 12'b000100000000 
INFO: [Synth 8-6155] done synthesizing module 'sc_sensor_lv' (6#1) [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/sc_sensor_lv.v:23]
INFO: [Synth 8-6157] synthesizing module 'single_pulse' [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/single_pulse.v:23]
INFO: [Synth 8-6155] done synthesizing module 'single_pulse' (7#1) [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/single_pulse.v:23]
INFO: [Synth 8-6157] synthesizing module 'map_login_noise' [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/map_login_noise.v:23]
	Parameter lb bound to: 3192 - type: integer 
	Parameter ub bound to: 4095 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'map_login_noise' (8#1) [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/map_login_noise.v:23]
INFO: [Synth 8-6157] synthesizing module 'login' [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/login.v:23]
INFO: [Synth 8-6155] done synthesizing module 'login' (9#1) [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/login.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg_digits' [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/seg_digits.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/seg_digits.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/seg_digits.v:82]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/seg_digits.v:105]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/seg_digits.v:127]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/seg_digits.v:149]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/seg_digits.v:171]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/seg_digits.v:192]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/seg_digits.v:214]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/seg_digits.v:236]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/seg_digits.v:258]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/seg_digits.v:281]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/seg_digits.v:303]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/seg_digits.v:325]
WARNING: [Synth 8-6090] variable 'counter' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/seg_digits.v:350]
INFO: [Synth 8-6155] done synthesizing module 'seg_digits' (10#1) [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/seg_digits.v:23]
INFO: [Synth 8-6157] synthesizing module 'page_display' [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/page_display.v:23]
INFO: [Synth 8-3876] $readmem data file 'image.mem' is read successfully [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/page_display.v:37]
INFO: [Synth 8-6155] done synthesizing module 'page_display' (11#1) [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/page_display.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'curr_pixel_index' does not match port width (13) of module 'page_display' [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/main_control_module.v:161]
WARNING: [Synth 8-350] instance 'maindis' of module 'page_display' requires 24 connections, but only 23 given [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/main_control_module.v:161]
INFO: [Synth 8-6157] synthesizing module 'led_display' [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/led_display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'led_display' (12#1) [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/led_display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top_Student' (13#1) [C:/Xilinx/EE2026/project_EE/project_EE.srcs/sources_1/new/main_control_module.v:18]
WARNING: [Synth 8-3331] design page_display has unconnected port SW11
WARNING: [Synth 8-3331] design page_display has unconnected port SW12
WARNING: [Synth 8-3331] design page_display has unconnected port btnU
WARNING: [Synth 8-3331] design page_display has unconnected port btnD
WARNING: [Synth 8-3331] design page_display has unconnected port btnC
WARNING: [Synth 8-3331] design Top_Student has unconnected port JC[2]
WARNING: [Synth 8-3331] design Top_Student has unconnected port JA[2]
WARNING: [Synth 8-3331] design Top_Student has unconnected port seg[7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 467.504 ; gain = 210.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 467.504 ; gain = 210.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 467.504 ; gain = 210.199
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx/EE2026/project_EE/project_EE.srcs/constrs_1/imports/Lab/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Xilinx/EE2026/project_EE/project_EE.srcs/constrs_1/imports/Lab/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/EE2026/project_EE/project_EE.srcs/constrs_1/imports/Lab/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Student_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Student_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 821.465 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 821.734 ; gain = 564.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 821.734 ; gain = 564.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 821.734 ; gain = 564.430
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "adj_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_peak" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "detect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "detect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrong_x" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "unlock" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_dis" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_dis" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "an_dis" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "an_dis" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "an_dis" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "an_dis" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_wrong_x" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "L1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "ld_blink" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ld_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "p_wrong_x" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "L1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "ld_blink" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ld_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "main_page_selection" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_page_selection" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 821.734 ; gain = 564.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |m_clock          |           7|      3864|
|2     |Top_Student__GC0 |           1|     23730|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 2     
	               32 Bit    Registers := 7     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 10    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 6     
	  32 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	  32 Input     20 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 138   
	   6 Input     16 Bit        Muxes := 2     
	   9 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 3     
	  10 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 3     
	   7 Input     16 Bit        Muxes := 1     
	  14 Input     16 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 4     
	   8 Input     11 Bit        Muxes := 1     
	   9 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 8     
	   7 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   6 Input      7 Bit        Muxes := 9     
	  16 Input      7 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 6     
	  32 Input      5 Bit        Muxes := 4     
	   6 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 110   
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  98 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_Student 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 31    
	   6 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	  14 Input     16 Bit        Muxes := 3     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   7 Input     11 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	  98 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module m_clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Audio_Capture__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module Audio_Capture 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module Oled_Display__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module noise_sampling__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module noise_sampling 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mapping_noise_lv 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
Module sc_sensor_lv__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
Module sc_sensor_lv 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
Module single_pulse 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module login 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module seg_digits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   6 Input      7 Bit        Muxes := 9     
	  16 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
Module page_display 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 107   
	   6 Input     16 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 3     
	  10 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   8 Input     11 Bit        Muxes := 1     
	   9 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 63    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module led_display 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "adj_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_peak" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_peak" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "detect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "login/wrong_x" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "ld_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design Top_Student has unconnected port JC[2]
WARNING: [Synth 8-3331] design Top_Student has unconnected port JA[2]
WARNING: [Synth 8-3331] design Top_Student has unconnected port seg[7]
INFO: [Synth 8-3886] merging instance 'i_0/oled_data2_reg[0]' (FDSE) to 'i_0/oled_data2_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/oled_data2_reg[1]' (FDSE) to 'i_0/oled_data2_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/oled_data2_reg[2]' (FDSE) to 'i_0/oled_data2_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/oled_data2_reg[3]' (FDSE) to 'i_0/oled_data2_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/oled_data2_reg[5]' (FDSE) to 'i_0/oled_data2_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/oled_data2_reg[7]' (FDSE) to 'i_0/oled_data2_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/oled_data2_reg[11]' (FDSE) to 'i_0/oled_data2_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/oled_data2_reg[12]' (FDSE) to 'i_0/oled_data2_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\main_page_selection_reg[1] )
WARNING: [Synth 8-3332] Sequential element (noise_reg[2]) is unused and will be removed from module noise_sampling__1.
WARNING: [Synth 8-3332] Sequential element (noise_reg[1]) is unused and will be removed from module noise_sampling__1.
WARNING: [Synth 8-3332] Sequential element (noise_reg[0]) is unused and will be removed from module noise_sampling__1.
WARNING: [Synth 8-3332] Sequential element (noise_reg[0]) is unused and will be removed from module noise_sampling.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 991.926 ; gain = 734.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+------------+---------------+----------------+
|Module Name  | RTL Object | Depth x Width | Implemented As | 
+-------------+------------+---------------+----------------+
|page_display | p_0_out    | 8192x16       | LUT            | 
|page_display | p_0_out    | 8192x16       | LUT            | 
+-------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |m_clock          |           1|       102|
|2     |Top_Student__GC0 |           1|      9775|
|3     |m_clock__1       |           1|       101|
|4     |m_clock__2       |           1|       104|
|5     |m_clock__3       |           1|       102|
|6     |m_clock__4       |           1|        98|
|7     |m_clock__5       |           1|       101|
|8     |m_clock__6       |           1|       101|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 991.926 ; gain = 734.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 991.926 ; gain = 734.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |m_clock          |           1|       102|
|2     |Top_Student__GC0 |           1|      9775|
|3     |m_clock__1       |           1|       101|
|4     |m_clock__2       |           1|       104|
|5     |m_clock__3       |           1|       102|
|6     |m_clock__4       |           1|        98|
|7     |m_clock__5       |           1|       101|
|8     |m_clock__6       |           1|       101|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 991.926 ; gain = 734.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 991.926 ; gain = 734.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 991.926 ; gain = 734.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 991.926 ; gain = 734.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 991.926 ; gain = 734.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 991.926 ; gain = 734.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 991.926 ; gain = 734.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     5|
|2     |CARRY4 |   174|
|3     |LUT1   |    36|
|4     |LUT2   |   227|
|5     |LUT3   |   268|
|6     |LUT4   |   254|
|7     |LUT5   |   372|
|8     |LUT6   |  2639|
|9     |MUXF7  |   762|
|10    |MUXF8  |   351|
|11    |FDE_1  |    64|
|12    |FDRE   |   906|
|13    |FDSE   |    11|
|14    |IBUF   |    24|
|15    |OBUF   |    34|
|16    |OBUFT  |     3|
+------+-------+------+

Report Instance Areas: 
+------+------------------+-----------------+------+
|      |Instance          |Module           |Cells |
+------+------------------+-----------------+------+
|1     |top               |                 |  6130|
|2     |  nolabel_line166 |led_display      |     5|
|3     |  audioL          |Audio_Capture    |    65|
|4     |  audioR          |Audio_Capture_0  |    65|
|5     |  center          |single_pulse     |    38|
|6     |  clk100Hz        |m_clock          |    63|
|7     |  clk1kHz         |m_clock_1        |    63|
|8     |  clk25MHz        |m_clock_2        |    63|
|9     |  clk_20kHz       |m_clock_3        |    63|
|10    |  clk_6p25MHz     |m_clock_4        |    65|
|11    |  data_noiseL     |noise_sampling   |    59|
|12    |  data_noiseR     |noise_sampling_5 |    71|
|13    |  displayL        |Oled_Display     |   325|
|14    |  displayR        |Oled_Display_6   |   551|
|15    |  fasterclock     |m_clock_7        |    63|
|16    |  login           |login            |    31|
|17    |  maindis         |page_display     |  3643|
|18    |  my_clock_1      |m_clock_8        |    63|
|19    |  mysegdigit      |seg_digits       |   131|
|20    |  sensor_L        |sc_sensor_lv     |    17|
|21    |  sensor_R        |sc_sensor_lv_9   |    19|
|22    |  update_noise_lv |mapping_noise_lv |    43|
+------+------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 991.926 ; gain = 734.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 991.926 ; gain = 380.391
Synthesis Optimization Complete : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 991.926 ; gain = 734.621
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1375 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  FDE_1 => FDRE (inverted pins: C): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
187 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 991.926 ; gain = 747.559
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/EE2026/project_EE/project_EE.runs/synth_1/Top_Student.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_synth.rpt -pb Top_Student_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 991.926 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr  5 18:52:17 2022...
