
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /openLANE_flow/designs/fsm/src/fsm.v
Parsing SystemVerilog input from `/openLANE_flow/designs/fsm/src/fsm.v' to AST representation.
Generating RTLIL representation for module `\fsm'.
Successfully finished Verilog frontend.

2. Generating Graphviz representation of design.
Writing dot description to `/openLANE_flow/designs/fsm/runs/29-04_22-18/tmp/synthesis/hierarchy.dot'.
Dumping module fsm to page 1.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \fsm

3.2. Analyzing design hierarchy..
Top module:  \fsm
Removed 0 unused modules.

4. Executing TRIBUF pass.

5. Executing SYNTH pass.

5.1. Executing HIERARCHY pass (managing design hierarchy).

5.1.1. Analyzing design hierarchy..
Top module:  \fsm

5.1.2. Analyzing design hierarchy..
Top module:  \fsm
Removed 0 unused modules.

5.2. Executing PROC pass (convert processes to netlists).

5.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 7 switch rules as full_case in process $proc$/openLANE_flow/designs/fsm/src/fsm.v:29$1 in module fsm.
Removed a total of 0 dead cases.

5.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 7 assignments to connections.

5.2.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\fsm.$proc$/openLANE_flow/designs/fsm/src/fsm.v:0$21'.
  Set init value: \water_toggle = 1'0
  Set init value: \state = 2'00

5.2.5. Executing PROC_ARST pass (detect async resets in processes).

5.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\fsm.$proc$/openLANE_flow/designs/fsm/src/fsm.v:0$21'.
Creating decoders for process `\fsm.$proc$/openLANE_flow/designs/fsm/src/fsm.v:29$1'.
     1/16: $7\state[1:0]
     2/16: $6\state[1:0]
     3/16: $5\state[1:0]
     4/16: $4\state[1:0]
     5/16: $4\water_toggle[0:0]
     6/16: $3\state[1:0]
     7/16: $3\water_toggle[0:0]
     8/16: $2\water_time[7:0]
     9/16: $2\count[7:0]
    10/16: $2\state[1:0]
    11/16: $2\water_toggle[0:0]
    12/16: $1\water_time[7:0]
    13/16: $1\count[7:0]
    14/16: $1\state[1:0]
    15/16: $1\water_toggle[0:0]
    16/16: $1\dawn_count[7:0]

5.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).

5.2.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\fsm.\water_toggle' using process `\fsm.$proc$/openLANE_flow/designs/fsm/src/fsm.v:29$1'.
  created $dff cell `$procdff$76' with positive edge clock.
Creating register for signal `\fsm.\state' using process `\fsm.$proc$/openLANE_flow/designs/fsm/src/fsm.v:29$1'.
  created $dff cell `$procdff$77' with positive edge clock.
Creating register for signal `\fsm.\water_time' using process `\fsm.$proc$/openLANE_flow/designs/fsm/src/fsm.v:29$1'.
  created $dff cell `$procdff$78' with positive edge clock.
Creating register for signal `\fsm.\count' using process `\fsm.$proc$/openLANE_flow/designs/fsm/src/fsm.v:29$1'.
  created $dff cell `$procdff$79' with positive edge clock.
Creating register for signal `\fsm.\dawn_count' using process `\fsm.$proc$/openLANE_flow/designs/fsm/src/fsm.v:29$1'.
  created $dff cell `$procdff$80' with positive edge clock.

5.2.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `fsm.$proc$/openLANE_flow/designs/fsm/src/fsm.v:0$21'.
Found and cleaned up 7 empty switches in `\fsm.$proc$/openLANE_flow/designs/fsm/src/fsm.v:29$1'.
Removing empty process `fsm.$proc$/openLANE_flow/designs/fsm/src/fsm.v:29$1'.
Cleaned up 7 empty switches.

5.3. Executing FLATTEN pass (flatten design).

5.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.
<suppressed ~2 debug messages>

5.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..
Removed 0 unused cells and 41 unused wires.
<suppressed ~1 debug messages>

5.6. Executing CHECK pass (checking for obvious problems).
checking module fsm..
Warning: Wire fsm.\dawn_timebox [7] is used but has no driver.
Warning: Wire fsm.\dawn_timebox [6] is used but has no driver.
Warning: Wire fsm.\dawn_timebox [5] is used but has no driver.
Warning: Wire fsm.\dawn_timebox [4] is used but has no driver.
Warning: Wire fsm.\dawn_timebox [3] is used but has no driver.
Warning: Wire fsm.\dawn_timebox [2] is used but has no driver.
Warning: Wire fsm.\dawn_timebox [1] is used but has no driver.
Warning: Wire fsm.\dawn_timebox [0] is used but has no driver.
found and reported 8 problems.

5.7. Executing OPT pass (performing simple optimizations).

5.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.

5.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fsm'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

5.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$26.
    dead port 2/2 on $mux $procmux$32.
Removed 2 multiplexer ports.
<suppressed ~9 debug messages>

5.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fsm.
Performed a total of 0 changes.

5.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fsm'.
Removed a total of 0 cells.

5.7.6. Executing OPT_DFF pass (perform DFF optimizations).

5.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

5.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.

5.7.9. Rerunning OPT passes. (Maybe there is more to do..)

5.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

5.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fsm.
Performed a total of 0 changes.

5.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fsm'.
Removed a total of 0 cells.

5.7.13. Executing OPT_DFF pass (perform DFF optimizations).

5.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..

5.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.

5.7.16. Finished OPT passes. (There is nothing left to do.)

5.8. Executing FSM pass (extract and optimize FSM).

5.8.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking fsm.state as FSM state register:
    Register has an initialization value.

5.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..

5.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

5.9. Executing OPT pass (performing simple optimizations).

5.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.

5.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fsm'.
Removed a total of 0 cells.

5.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

5.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fsm.
Performed a total of 0 changes.

5.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fsm'.
Removed a total of 0 cells.

5.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$76 ($dff) from module fsm (D = $3\water_toggle[0:0], Q = \water_toggle, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$81 ($sdff) from module fsm (D = $3\water_toggle[0:0], Q = \water_toggle).

5.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

5.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.
<suppressed ~1 debug messages>

5.9.9. Rerunning OPT passes. (Maybe there is more to do..)

5.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

5.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fsm.
Performed a total of 0 changes.

5.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fsm'.
Removed a total of 0 cells.

5.9.13. Executing OPT_DFF pass (perform DFF optimizations).

5.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..

5.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.

5.9.16. Finished OPT passes. (There is nothing left to do.)

5.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell fsm.$add$/openLANE_flow/designs/fsm/src/fsm.v:30$2 ($add).
Removed top 24 bits (of 32) from port Y of cell fsm.$add$/openLANE_flow/designs/fsm/src/fsm.v:30$2 ($add).
Removed top 31 bits (of 32) from port B of cell fsm.$add$/openLANE_flow/designs/fsm/src/fsm.v:31$3 ($add).
Removed top 24 bits (of 32) from port Y of cell fsm.$add$/openLANE_flow/designs/fsm/src/fsm.v:31$3 ($add).
Removed top 1 bits (of 2) from port B of cell fsm.$eq$/openLANE_flow/designs/fsm/src/fsm.v:32$5 ($eq).
Removed top 1 bits (of 2) from port B of cell fsm.$eq$/openLANE_flow/designs/fsm/src/fsm.v:43$10 ($eq).
Removed top 1 bits (of 2) from port B of cell fsm.$eq$/openLANE_flow/designs/fsm/src/fsm.v:49$13 ($eq).
Removed cell fsm.$procmux$71 ($mux).
Removed top 24 bits (of 32) from wire fsm.$add$/openLANE_flow/designs/fsm/src/fsm.v:30$2_Y.

5.11. Executing PEEPOPT pass (run peephole optimizers).

5.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

5.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module fsm:
  creating $macc model for $add$/openLANE_flow/designs/fsm/src/fsm.v:30$2 ($add).
  creating $macc model for $add$/openLANE_flow/designs/fsm/src/fsm.v:31$3 ($add).
  creating $alu model for $macc $add$/openLANE_flow/designs/fsm/src/fsm.v:31$3.
  creating $alu model for $macc $add$/openLANE_flow/designs/fsm/src/fsm.v:30$2.
  creating $alu model for $ge$/openLANE_flow/designs/fsm/src/fsm.v:49$14 ($ge): new $alu
  creating $alu model for $ge$/openLANE_flow/designs/fsm/src/fsm.v:53$17 ($ge): new $alu
  creating $alu model for $le$/openLANE_flow/designs/fsm/src/fsm.v:37$8 ($le): new $alu
  creating $alu model for $le$/openLANE_flow/designs/fsm/src/fsm.v:43$11 ($le): new $alu
  creating $alu model for $lt$/openLANE_flow/designs/fsm/src/fsm.v:57$20 ($lt): merged with $ge$/openLANE_flow/designs/fsm/src/fsm.v:49$14.
  creating $alu cell for $le$/openLANE_flow/designs/fsm/src/fsm.v:43$11: $auto$alumacc.cc:485:replace_alu$90
  creating $alu cell for $le$/openLANE_flow/designs/fsm/src/fsm.v:37$8: $auto$alumacc.cc:485:replace_alu$99
  creating $alu cell for $ge$/openLANE_flow/designs/fsm/src/fsm.v:53$17: $auto$alumacc.cc:485:replace_alu$108
  creating $alu cell for $ge$/openLANE_flow/designs/fsm/src/fsm.v:49$14, $lt$/openLANE_flow/designs/fsm/src/fsm.v:57$20: $auto$alumacc.cc:485:replace_alu$121
  creating $alu cell for $add$/openLANE_flow/designs/fsm/src/fsm.v:30$2: $auto$alumacc.cc:485:replace_alu$134
  creating $alu cell for $add$/openLANE_flow/designs/fsm/src/fsm.v:31$3: $auto$alumacc.cc:485:replace_alu$137
  created 6 $alu and 0 $macc cells.

5.14. Executing SHARE pass (SAT-based resource sharing).

5.15. Executing OPT pass (performing simple optimizations).

5.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.
<suppressed ~3 debug messages>

5.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fsm'.
Removed a total of 0 cells.

5.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

5.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fsm.
Performed a total of 0 changes.

5.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fsm'.
Removed a total of 0 cells.

5.15.6. Executing OPT_DFF pass (perform DFF optimizations).

5.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..
Removed 1 unused cells and 8 unused wires.
<suppressed ~2 debug messages>

5.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.

5.15.9. Rerunning OPT passes. (Maybe there is more to do..)

5.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

5.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fsm.
Performed a total of 0 changes.

5.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fsm'.
Removed a total of 0 cells.

5.15.13. Executing OPT_DFF pass (perform DFF optimizations).

5.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..

5.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.

5.15.16. Finished OPT passes. (There is nothing left to do.)

5.16. Executing MEMORY pass.

5.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

5.16.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

5.16.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..

5.16.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

5.16.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..

5.16.6. Executing MEMORY_COLLECT pass (generating $mem cells).

5.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..

5.18. Executing OPT pass (performing simple optimizations).

5.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.
<suppressed ~5 debug messages>

5.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fsm'.
Removed a total of 0 cells.

5.18.3. Executing OPT_DFF pass (perform DFF optimizations).

5.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

5.18.5. Finished fast OPT passes.

5.19. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

5.20. Executing OPT pass (performing simple optimizations).

5.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.

5.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fsm'.
Removed a total of 0 cells.

5.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

5.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fsm.
Performed a total of 0 changes.

5.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fsm'.
Removed a total of 0 cells.

5.20.6. Executing OPT_SHARE pass.

5.20.7. Executing OPT_DFF pass (perform DFF optimizations).

5.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..

5.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.

5.20.10. Finished OPT passes. (There is nothing left to do.)

5.21. Executing TECHMAP pass (map to technology primitives).

5.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.21.2. Continuing TECHMAP pass.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=1\Y_WIDTH=1 for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_lcu\WIDTH=8 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=1 for cells of type $lcu.
No more expansions possible.
<suppressed ~528 debug messages>

5.22. Executing OPT pass (performing simple optimizations).

5.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.
<suppressed ~196 debug messages>

5.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fsm'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

5.22.3. Executing OPT_DFF pass (perform DFF optimizations).

5.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..
Removed 79 unused cells and 252 unused wires.
<suppressed ~81 debug messages>

5.22.5. Finished fast OPT passes.

5.23. Executing ABC pass (technology mapping using ABC).

5.23.1. Extracting gate netlist of module `\fsm' to `<abc-temp-dir>/input.blif'..
Extracted 142 gates and 169 wires to a netlist network with 25 inputs and 21 outputs.

5.23.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

5.23.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        6
ABC RESULTS:            ANDNOT cells:       30
ABC RESULTS:               MUX cells:        2
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               NOR cells:       15
ABC RESULTS:               NOT cells:       10
ABC RESULTS:                OR cells:       25
ABC RESULTS:             ORNOT cells:       12
ABC RESULTS:              XNOR cells:        6
ABC RESULTS:               XOR cells:        9
ABC RESULTS:        internal signals:      123
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       21
Removing temp directory.

5.24. Executing OPT pass (performing simple optimizations).

5.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.

5.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fsm'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

5.24.3. Executing OPT_DFF pass (perform DFF optimizations).

5.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..
Removed 0 unused cells and 111 unused wires.
<suppressed ~1 debug messages>

5.24.5. Finished fast OPT passes.

5.25. Executing HIERARCHY pass (managing design hierarchy).

5.25.1. Analyzing design hierarchy..
Top module:  \fsm

5.25.2. Analyzing design hierarchy..
Top module:  \fsm
Removed 0 unused modules.

5.26. Printing statistics.

=== fsm ===

   Number of wires:                116
   Number of wire bits:            154
   Number of public wires:          13
   Number of public wire bits:      36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                137
     $_ANDNOT_                      30
     $_AND_                          6
     $_DFF_P_                       18
     $_MUX_                          2
     $_NAND_                         4
     $_NOR_                         15
     $_NOT_                         10
     $_ORNOT_                       12
     $_OR_                          24
     $_SDFFE_PN0P_                   1
     $_XNOR_                         6
     $_XOR_                          9

5.27. Executing CHECK pass (checking for obvious problems).
checking module fsm..
found and reported 0 problems.

6. Executing SHARE pass (SAT-based resource sharing).

7. Executing OPT pass (performing simple optimizations).

7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.

7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fsm'.
Removed a total of 0 cells.

7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fsm..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fsm.
Performed a total of 0 changes.

7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fsm'.
Removed a total of 0 cells.

7.6. Executing OPT_DFF pass (perform DFF optimizations).

7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..

7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fsm.

7.9. Finished OPT passes. (There is nothing left to do.)

8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

9. Printing statistics.

=== fsm ===

   Number of wires:                115
   Number of wire bits:            146
   Number of public wires:          12
   Number of public wire bits:      28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                137
     $_ANDNOT_                      30
     $_AND_                          6
     $_DFF_P_                       18
     $_MUX_                          2
     $_NAND_                         4
     $_NOR_                         15
     $_NOT_                         10
     $_ORNOT_                       12
     $_OR_                          24
     $_SDFFE_PN0P_                   1
     $_XNOR_                         6
     $_XOR_                          9

mapping tbuf

10. Executing TECHMAP pass (map to technology primitives).

10.1. Executing Verilog-2005 frontend: /home/vscheyer/pdks/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/vscheyer/pdks/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

10.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

11. Executing SIMPLEMAP pass (map simple cells to gate primitives).

12. Executing MUXCOVER pass (mapping to wider MUXes).
Covering MUX trees in module fsm..
  Treeifying 2 MUXes:
    Found tree with 2 MUXes at root $abc$764$new_n127_.
    Finished treeification: Found 1 trees.
  Covering trees:
    Replaced tree at $abc$764$new_n127_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
  Added a total of 0 decoder MUXes.
<suppressed ~36 debug messages>

13. Executing TECHMAP pass (map to technology primitives).

13.1. Executing Verilog-2005 frontend: /home/vscheyer/pdks/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/mux4_map.v
Parsing Verilog input from `/home/vscheyer/pdks/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/mux4_map.v' to AST representation.
Generating RTLIL representation for module `\$_MUX4_'.
Successfully finished Verilog frontend.

13.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

14. Executing SIMPLEMAP pass (map simple cells to gate primitives).

15. Executing TECHMAP pass (map to technology primitives).

15.1. Executing Verilog-2005 frontend: /home/vscheyer/pdks/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/mux2_map.v
Parsing Verilog input from `/home/vscheyer/pdks/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/mux2_map.v' to AST representation.
Generating RTLIL representation for module `\$_MUX_'.
Successfully finished Verilog frontend.

15.2. Continuing TECHMAP pass.
Using template \$_MUX_ for cells of type $_MUX_.
No more expansions possible.
<suppressed ~5 debug messages>

16. Executing SIMPLEMAP pass (map simple cells to gate primitives).

17. Executing TECHMAP pass (map to technology primitives).

17.1. Executing Verilog-2005 frontend: /home/vscheyer/pdks/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/vscheyer/pdks/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

18. Executing SIMPLEMAP pass (map simple cells to gate primitives).

19. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

19.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\fsm':
  mapped 19 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

20. Printing statistics.

=== fsm ===

   Number of wires:                126
   Number of wire bits:            157
   Number of public wires:          12
   Number of public wire bits:      28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                139
     $_ANDNOT_                      30
     $_AND_                          6
     $_MUX_                          2
     $_NAND_                         4
     $_NOR_                         15
     $_NOT_                         10
     $_ORNOT_                       12
     $_OR_                          24
     $_XNOR_                         6
     $_XOR_                          9
     sky130_fd_sc_hd__dfxtp_2       19
     sky130_fd_sc_hd__mux2_1         2

[INFO]: ABC: WireLoad : S_4

21. Executing ABC pass (technology mapping using ABC).

21.1. Extracting gate netlist of module `\fsm' to `/tmp/yosys-abc-YJL1YJ/input.blif'..
Extracted 118 gates and 146 wires to a netlist network with 27 inputs and 24 outputs.

21.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-YJL1YJ/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-YJL1YJ/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-YJL1YJ/input.blif 
ABC: + read_lib -w /openLANE_flow/designs/fsm/runs/29-04_22-18/tmp/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.08 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/openLANE_flow/designs/fsm/runs/29-04_22-18/tmp/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.12 sec
ABC: Memory =    7.77 MB. Time =     0.12 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openLANE_flow/designs/fsm/runs/29-04_22-18/tmp/synthesis/yosys.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_8".
ABC: Setting output load to be 17.650000.
ABC: + read_constr /openLANE_flow/designs/fsm/runs/29-04_22-18/tmp/synthesis/yosys.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 10000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 10000 
ABC: + buffer -N 5 -S 1000.0 
ABC: Node 73 has dup fanin 16.
ABC: Node 73 has dup fanin 72.
ABC: Node 73 has dup fanin 16.
ABC: Node 73 has dup fanin 72.
ABC: Node 92 has dup fanin 14.
ABC: Node 92 has dup fanin 15.
ABC: Node 92 has dup fanin 14.
ABC: Node 92 has dup fanin 15.
ABC: + upsize -D 10000 
ABC: Current delay (2713.85 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     80 ( 32.5 %)   Cap =  8.7 ff (  5.0 %)   Area =      540.52 ( 67.5 %)   Delay =  2594.82 ps  ( 27.5 %)               
ABC: Path  0 --       4 : 0    1 pi                       A =   0.00  Df =   6.1   -4.2 ps  S =  17.8 ps  Cin =  0.0 ff  Cout =   4.6 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      54 : 1    1 sky130_fd_sc_hd__inv_2   A =   3.75  Df =  24.8   -0.9 ps  S =  18.9 ps  Cin =  4.5 ff  Cout =   2.4 ff  Cmax = 331.4 ff  G =   52  
ABC: Path  2 --      55 : 4    2 sky130_fd_sc_hd__a31o_2  A =   8.76  Df = 247.3  -31.4 ps  S =  60.6 ps  Cin =  2.4 ff  Cout =   7.1 ff  Cmax = 271.9 ff  G =  290  
ABC: Path  3 --      57 : 1    3 sky130_fd_sc_hd__inv_2   A =   3.75  Df = 311.2  -52.8 ps  S =  52.1 ps  Cin =  4.5 ff  Cout =   9.7 ff  Cmax = 331.4 ff  G =  206  
ABC: Path  4 --      58 : 4    2 sky130_fd_sc_hd__o211a_2 A =  10.01  Df = 538.8 -135.0 ps  S = 128.3 ps  Cin =  2.4 ff  Cout =  19.1 ff  Cmax = 268.3 ff  G =  806  
ABC: Path  5 --      59 : 2    4 sky130_fd_sc_hd__or2_2   A =   6.26  Df = 730.9  -40.2 ps  S =  74.5 ps  Cin =  1.5 ff  Cout =  10.0 ff  Cmax = 299.4 ff  G =  658  
ABC: Path  6 --      80 : 1    5 sky130_fd_sc_hd__buf_1   A =   3.75  Df = 877.7   -5.9 ps  S = 181.5 ps  Cin =  2.1 ff  Cout =  14.7 ff  Cmax = 130.0 ff  G =  662  
ABC: Path  7 --      81 : 1    5 sky130_fd_sc_hd__buf_1   A =   3.75  Df =1080.9  -52.1 ps  S = 187.3 ps  Cin =  2.1 ff  Cout =  15.2 ff  Cmax = 130.0 ff  G =  677  
ABC: Path  8 --      82 : 2    2 sky130_fd_sc_hd__nor2_2  A =   6.26  Df =1239.4  -59.0 ps  S = 233.0 ps  Cin =  4.4 ff  Cout =  19.6 ff  Cmax = 141.9 ff  G =  441  
ABC: Path  9 --     110 : 3    1 sky130_fd_sc_hd__mux2_2  A =  11.26  Df =1437.3  -12.8 ps  S =  43.5 ps  Cin =  2.3 ff  Cout =   1.6 ff  Cmax = 297.6 ff  G =   68  
ABC: Path 10 --     111 : 3    1 sky130_fd_sc_hd__or3b_2  A =   8.76  Df =1857.4 -280.5 ps  S =  69.9 ps  Cin =  1.5 ff  Cout =   1.7 ff  Cmax = 269.2 ff  G =  107  
ABC: Path 11 --     125 : 3    1 sky130_fd_sc_hd__or3_2   A =   7.51  Df =2299.7 -495.0 ps  S =  73.4 ps  Cin =  1.5 ff  Cout =   2.5 ff  Cmax = 310.4 ff  G =  156  
ABC: Path 12 --     126 : 4    1 sky130_fd_sc_hd__a31o_2  A =   8.76  Df =2594.8 -587.5 ps  S = 115.7 ps  Cin =  2.4 ff  Cout =  17.6 ff  Cmax = 271.9 ff  G =  749  
ABC: Start-point = pi3 (\l_thresh [1]).  End-point = po17 ($0\state[1:0] [1]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   27/   24  lat =    0  nd =    80  edge =    180  area =540.54  delay =13.00  lev = 13
ABC: + write_blif /tmp/yosys-abc-YJL1YJ/output.blif 

21.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        1
ABC RESULTS:        internal signals:       95
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       24
Removing temp directory.

22. Executing SETUNDEF pass (replace undef values with defined constants).

23. Executing HILOMAP pass (mapping to constant drivers).

24. Executing SPLITNETS pass (splitting up multi-bit signals).

25. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fsm..
Removed 0 unused cells and 154 unused wires.
<suppressed ~1 debug messages>

26. Executing INSBUF pass (insert buffer cells for connected wires).

27. Executing CHECK pass (checking for obvious problems).
checking module fsm..
Warning: Wire fsm.\water_toggle is used but has no driver.
found and reported 1 problems.

28. Printing statistics.

=== fsm ===

   Number of wires:                109
   Number of wire bits:            110
   Number of public wires:          27
   Number of public wire bits:      28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                101
     sky130_fd_sc_hd__a2111o_2       1
     sky130_fd_sc_hd__a211o_2        1
     sky130_fd_sc_hd__a21oi_2        1
     sky130_fd_sc_hd__a221o_2        1
     sky130_fd_sc_hd__a31o_2         3
     sky130_fd_sc_hd__a31oi_2        1
     sky130_fd_sc_hd__and2_2         5
     sky130_fd_sc_hd__and3_2         3
     sky130_fd_sc_hd__and4_2         1
     sky130_fd_sc_hd__buf_1          6
     sky130_fd_sc_hd__dfxtp_2       19
     sky130_fd_sc_hd__inv_2         20
     sky130_fd_sc_hd__mux2_1         2
     sky130_fd_sc_hd__mux2_2         1
     sky130_fd_sc_hd__nand2_2        4
     sky130_fd_sc_hd__nand3_2        1
     sky130_fd_sc_hd__nor2_2         6
     sky130_fd_sc_hd__o211a_2        3
     sky130_fd_sc_hd__o21a_2         1
     sky130_fd_sc_hd__o21ai_2        2
     sky130_fd_sc_hd__o21bai_2       1
     sky130_fd_sc_hd__o221a_2        2
     sky130_fd_sc_hd__o2bb2a_2       1
     sky130_fd_sc_hd__o2bb2ai_2      1
     sky130_fd_sc_hd__or2_2         12
     sky130_fd_sc_hd__or3_2          1
     sky130_fd_sc_hd__or3b_2         1

   Chip area for module '\fsm': 967.177600

29. Executing Verilog backend.
Dumping module `\fsm'.

Warnings: 9 unique messages, 9 total
End of script. Logfile hash: deab3ff0c4, CPU: user 0.99s system 0.01s, MEM: 44.22 MB peak
Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)
Time spent: 32% 4x stat (0 sec), 30% 2x abc (0 sec), ...
