<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p487" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_487{left:771px;bottom:69px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_487{left:809px;bottom:69px;letter-spacing:0.11px;}
#t3_487{left:802px;bottom:1141px;letter-spacing:-0.18px;}
#t4_487{left:87px;bottom:1088px;letter-spacing:-0.13px;}
#t5_487{left:184px;bottom:1088px;}
#t6_487{left:192px;bottom:1088px;letter-spacing:0.12px;}
#t7_487{left:87px;bottom:1072px;letter-spacing:-0.12px;}
#t8_487{left:192px;bottom:1072px;}
#t9_487{left:199px;bottom:1073px;letter-spacing:0.09px;}
#ta_487{left:87px;bottom:1057px;letter-spacing:-0.14px;}
#tb_487{left:138px;bottom:1057px;}
#tc_487{left:145px;bottom:1058px;letter-spacing:0.08px;}
#td_487{left:87px;bottom:1042px;letter-spacing:-0.12px;}
#te_487{left:69px;bottom:1027px;letter-spacing:-0.12px;}
#tf_487{left:204px;bottom:1027px;}
#tg_487{left:211px;bottom:1027px;letter-spacing:0.13px;}
#th_487{left:69px;bottom:1011px;letter-spacing:-0.12px;}
#ti_487{left:87px;bottom:996px;letter-spacing:-0.12px;}
#tj_487{left:162px;bottom:996px;}
#tk_487{left:170px;bottom:997px;letter-spacing:0.08px;}
#tl_487{left:87px;bottom:981px;letter-spacing:-0.12px;}
#tm_487{left:210px;bottom:981px;}
#tn_487{left:217px;bottom:981px;letter-spacing:0.08px;}
#to_487{left:87px;bottom:965px;letter-spacing:-0.11px;}
#tp_487{left:167px;bottom:965px;}
#tq_487{left:175px;bottom:966px;letter-spacing:0.08px;}
#tr_487{left:87px;bottom:950px;letter-spacing:-0.11px;}
#ts_487{left:184px;bottom:950px;}
#tt_487{left:192px;bottom:951px;letter-spacing:0.13px;}
#tu_487{left:87px;bottom:935px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tv_487{left:124px;bottom:935px;}
#tw_487{left:131px;bottom:936px;letter-spacing:0.12px;}
#tx_487{left:69px;bottom:920px;letter-spacing:-0.12px;}
#ty_487{left:325px;bottom:920px;}
#tz_487{left:333px;bottom:920px;letter-spacing:0.08px;}
#t10_487{left:69px;bottom:904px;letter-spacing:-0.11px;}
#t11_487{left:216px;bottom:904px;}
#t12_487{left:224px;bottom:905px;letter-spacing:0.12px;}
#t13_487{left:69px;bottom:889px;letter-spacing:-0.11px;}
#t14_487{left:87px;bottom:874px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t15_487{left:158px;bottom:874px;}
#t16_487{left:166px;bottom:875px;letter-spacing:0.13px;}
#t17_487{left:87px;bottom:859px;letter-spacing:-0.13px;}
#t18_487{left:157px;bottom:859px;}
#t19_487{left:165px;bottom:859px;letter-spacing:0.13px;}
#t1a_487{left:69px;bottom:843px;letter-spacing:-0.12px;}
#t1b_487{left:202px;bottom:843px;}
#t1c_487{left:209px;bottom:844px;letter-spacing:0.09px;}
#t1d_487{left:234px;bottom:843px;}
#t1e_487{left:241px;bottom:844px;letter-spacing:0.09px;}
#t1f_487{left:266px;bottom:843px;}
#t1g_487{left:273px;bottom:844px;letter-spacing:0.09px;}
#t1h_487{left:69px;bottom:828px;letter-spacing:-0.12px;}
#t1i_487{left:200px;bottom:828px;}
#t1j_487{left:208px;bottom:829px;letter-spacing:0.12px;}
#t1k_487{left:232px;bottom:828px;}
#t1l_487{left:240px;bottom:829px;letter-spacing:0.12px;}
#t1m_487{left:69px;bottom:813px;letter-spacing:-0.12px;}
#t1n_487{left:205px;bottom:813px;}
#t1o_487{left:212px;bottom:813px;letter-spacing:0.13px;}
#t1p_487{left:69px;bottom:797px;letter-spacing:-0.12px;}
#t1q_487{left:223px;bottom:797px;}
#t1r_487{left:231px;bottom:798px;letter-spacing:0.12px;}
#t1s_487{left:69px;bottom:782px;letter-spacing:-0.11px;}
#t1t_487{left:87px;bottom:767px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1u_487{left:166px;bottom:767px;}
#t1v_487{left:173px;bottom:768px;letter-spacing:0.12px;}
#t1w_487{left:87px;bottom:752px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1x_487{left:206px;bottom:752px;}
#t1y_487{left:214px;bottom:752px;letter-spacing:0.13px;}
#t1z_487{left:87px;bottom:736px;letter-spacing:-0.12px;}
#t20_487{left:216px;bottom:736px;}
#t21_487{left:224px;bottom:737px;letter-spacing:0.09px;}
#t22_487{left:87px;bottom:721px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t23_487{left:191px;bottom:721px;}
#t24_487{left:198px;bottom:722px;letter-spacing:0.12px;}
#t25_487{left:87px;bottom:706px;letter-spacing:-0.13px;}
#t26_487{left:221px;bottom:706px;}
#t27_487{left:229px;bottom:706px;letter-spacing:0.1px;}
#t28_487{left:87px;bottom:690px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t29_487{left:188px;bottom:690px;}
#t2a_487{left:196px;bottom:691px;letter-spacing:0.13px;}
#t2b_487{left:87px;bottom:675px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2c_487{left:224px;bottom:675px;}
#t2d_487{left:231px;bottom:676px;letter-spacing:0.12px;}
#t2e_487{left:87px;bottom:660px;letter-spacing:-0.1px;}
#t2f_487{left:169px;bottom:660px;}
#t2g_487{left:177px;bottom:661px;letter-spacing:0.12px;}
#t2h_487{left:87px;bottom:645px;letter-spacing:-0.12px;}
#t2i_487{left:181px;bottom:645px;}
#t2j_487{left:189px;bottom:645px;letter-spacing:0.09px;}
#t2k_487{left:214px;bottom:645px;}
#t2l_487{left:221px;bottom:645px;letter-spacing:0.09px;}
#t2m_487{left:87px;bottom:629px;letter-spacing:-0.12px;}
#t2n_487{left:190px;bottom:629px;}
#t2o_487{left:197px;bottom:630px;letter-spacing:0.12px;}
#t2p_487{left:222px;bottom:629px;}
#t2q_487{left:229px;bottom:630px;letter-spacing:0.12px;}
#t2r_487{left:87px;bottom:614px;letter-spacing:-0.12px;}
#t2s_487{left:190px;bottom:614px;}
#t2t_487{left:197px;bottom:615px;letter-spacing:0.12px;}
#t2u_487{left:87px;bottom:599px;letter-spacing:-0.12px;}
#t2v_487{left:197px;bottom:599px;}
#t2w_487{left:205px;bottom:600px;letter-spacing:0.09px;}
#t2x_487{left:229px;bottom:599px;}
#t2y_487{left:237px;bottom:600px;letter-spacing:0.1px;}
#t2z_487{left:268px;bottom:599px;}
#t30_487{left:275px;bottom:600px;letter-spacing:0.12px;}
#t31_487{left:87px;bottom:584px;letter-spacing:-0.13px;}
#t32_487{left:157px;bottom:584px;}
#t33_487{left:164px;bottom:584px;letter-spacing:0.09px;}
#t34_487{left:69px;bottom:568px;letter-spacing:-0.11px;}
#t35_487{left:133px;bottom:568px;}
#t36_487{left:140px;bottom:569px;letter-spacing:0.12px;}
#t37_487{left:165px;bottom:568px;}
#t38_487{left:172px;bottom:569px;letter-spacing:0.12px;}
#t39_487{left:69px;bottom:553px;letter-spacing:-0.11px;}
#t3a_487{left:153px;bottom:553px;}
#t3b_487{left:161px;bottom:554px;letter-spacing:0.09px;}
#t3c_487{left:69px;bottom:538px;letter-spacing:-0.11px;}
#t3d_487{left:69px;bottom:522px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3e_487{left:147px;bottom:522px;}
#t3f_487{left:155px;bottom:523px;letter-spacing:0.13px;}
#t3g_487{left:172px;bottom:522px;}
#t3h_487{left:180px;bottom:523px;letter-spacing:0.08px;}
#t3i_487{left:69px;bottom:507px;letter-spacing:-0.13px;}
#t3j_487{left:200px;bottom:507px;}
#t3k_487{left:208px;bottom:508px;letter-spacing:0.12px;}
#t3l_487{left:69px;bottom:492px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3m_487{left:199px;bottom:492px;}
#t3n_487{left:207px;bottom:493px;letter-spacing:0.1px;}
#t3o_487{left:69px;bottom:477px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3p_487{left:200px;bottom:477px;}
#t3q_487{left:208px;bottom:477px;letter-spacing:0.12px;}
#t3r_487{left:69px;bottom:461px;letter-spacing:-0.12px;}
#t3s_487{left:194px;bottom:461px;}
#t3t_487{left:201px;bottom:462px;letter-spacing:0.1px;}
#t3u_487{left:69px;bottom:446px;letter-spacing:-0.12px;}
#t3v_487{left:198px;bottom:446px;}
#t3w_487{left:206px;bottom:447px;letter-spacing:0.12px;}
#t3x_487{left:69px;bottom:431px;letter-spacing:-0.12px;}
#t3y_487{left:194px;bottom:431px;}
#t3z_487{left:201px;bottom:431px;letter-spacing:0.1px;}
#t40_487{left:69px;bottom:415px;letter-spacing:-0.12px;}
#t41_487{left:193px;bottom:415px;}
#t42_487{left:200px;bottom:416px;letter-spacing:0.12px;}
#t43_487{left:69px;bottom:400px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t44_487{left:199px;bottom:400px;}
#t45_487{left:207px;bottom:401px;letter-spacing:0.1px;}
#t46_487{left:69px;bottom:385px;letter-spacing:-0.12px;}
#t47_487{left:198px;bottom:385px;}
#t48_487{left:206px;bottom:386px;letter-spacing:0.12px;}
#t49_487{left:69px;bottom:370px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4a_487{left:193px;bottom:370px;}
#t4b_487{left:200px;bottom:370px;letter-spacing:0.12px;}
#t4c_487{left:69px;bottom:354px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4d_487{left:193px;bottom:354px;}
#t4e_487{left:200px;bottom:355px;letter-spacing:0.12px;}
#t4f_487{left:69px;bottom:339px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4g_487{left:197px;bottom:339px;}
#t4h_487{left:205px;bottom:340px;letter-spacing:0.09px;}
#t4i_487{left:69px;bottom:324px;letter-spacing:-0.12px;}
#t4j_487{left:193px;bottom:324px;}
#t4k_487{left:200px;bottom:325px;letter-spacing:0.12px;}
#t4l_487{left:69px;bottom:309px;letter-spacing:-0.12px;}
#t4m_487{left:192px;bottom:309px;}
#t4n_487{left:199px;bottom:309px;letter-spacing:0.1px;}
#t4o_487{left:69px;bottom:293px;letter-spacing:-0.13px;}
#t4p_487{left:197px;bottom:293px;}
#t4q_487{left:205px;bottom:294px;letter-spacing:0.09px;}
#t4r_487{left:69px;bottom:278px;letter-spacing:-0.12px;}
#t4s_487{left:192px;bottom:278px;}
#t4t_487{left:199px;bottom:279px;letter-spacing:0.1px;}
#t4u_487{left:69px;bottom:263px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4v_487{left:208px;bottom:263px;}
#t4w_487{left:216px;bottom:263px;letter-spacing:0.1px;}
#t4x_487{left:69px;bottom:247px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4y_487{left:202px;bottom:247px;}
#t4z_487{left:209px;bottom:248px;letter-spacing:0.12px;}
#t50_487{left:69px;bottom:232px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t51_487{left:207px;bottom:232px;}
#t52_487{left:215px;bottom:233px;letter-spacing:0.12px;}
#t53_487{left:69px;bottom:217px;letter-spacing:-0.12px;}
#t54_487{left:201px;bottom:217px;}
#t55_487{left:208px;bottom:218px;letter-spacing:0.12px;}
#t56_487{left:69px;bottom:202px;letter-spacing:-0.12px;}
#t57_487{left:201px;bottom:202px;}
#t58_487{left:208px;bottom:202px;letter-spacing:0.12px;}
#t59_487{left:69px;bottom:186px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5a_487{left:200px;bottom:186px;}
#t5b_487{left:207px;bottom:187px;letter-spacing:0.12px;}
#t5c_487{left:69px;bottom:171px;letter-spacing:-0.11px;}
#t5d_487{left:162px;bottom:171px;}
#t5e_487{left:169px;bottom:172px;letter-spacing:0.13px;}
#t5f_487{left:69px;bottom:156px;letter-spacing:-0.12px;}
#t5g_487{left:169px;bottom:156px;}
#t5h_487{left:176px;bottom:156px;letter-spacing:0.13px;}
#t5i_487{left:69px;bottom:140px;letter-spacing:-0.12px;}
#t5j_487{left:134px;bottom:140px;}
#t5k_487{left:142px;bottom:141px;letter-spacing:0.09px;}
#t5l_487{left:472px;bottom:1084px;}
#t5m_487{left:472px;bottom:1068px;letter-spacing:-0.11px;}
#t5n_487{left:703px;bottom:1068px;}
#t5o_487{left:711px;bottom:1069px;letter-spacing:0.08px;}
#t5p_487{left:729px;bottom:1068px;}
#t5q_487{left:736px;bottom:1069px;letter-spacing:0.08px;}
#t5r_487{left:472px;bottom:1053px;letter-spacing:-0.11px;}
#t5s_487{left:563px;bottom:1053px;}
#t5t_487{left:571px;bottom:1053px;letter-spacing:0.13px;}
#t5u_487{left:472px;bottom:1037px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5v_487{left:562px;bottom:1037px;}
#t5w_487{left:569px;bottom:1038px;letter-spacing:0.08px;}
#t5x_487{left:472px;bottom:1022px;letter-spacing:-0.12px;}
#t5y_487{left:637px;bottom:1022px;}
#t5z_487{left:644px;bottom:1023px;letter-spacing:0.08px;}
#t60_487{left:472px;bottom:1007px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t61_487{left:601px;bottom:1007px;}
#t62_487{left:608px;bottom:1007px;letter-spacing:0.13px;}
#t63_487{left:472px;bottom:991px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t64_487{left:611px;bottom:991px;}
#t65_487{left:618px;bottom:992px;letter-spacing:0.08px;}
#t66_487{left:472px;bottom:976px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t67_487{left:553px;bottom:976px;}
#t68_487{left:561px;bottom:977px;letter-spacing:0.09px;}
#t69_487{left:472px;bottom:961px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6a_487{left:490px;bottom:946px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6b_487{left:610px;bottom:946px;}
#t6c_487{left:618px;bottom:946px;letter-spacing:0.08px;}
#t6d_487{left:490px;bottom:930px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6e_487{left:561px;bottom:930px;}
#t6f_487{left:569px;bottom:931px;letter-spacing:0.08px;}
#t6g_487{left:490px;bottom:915px;letter-spacing:-0.12px;}
#t6h_487{left:602px;bottom:915px;}
#t6i_487{left:610px;bottom:916px;letter-spacing:0.13px;}
#t6j_487{left:490px;bottom:900px;letter-spacing:-0.13px;}
#t6k_487{left:547px;bottom:900px;}
#t6l_487{left:555px;bottom:900px;letter-spacing:0.08px;}
#t6m_487{left:490px;bottom:884px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6n_487{left:565px;bottom:884px;}
#t6o_487{left:573px;bottom:885px;letter-spacing:0.13px;}
#t6p_487{left:591px;bottom:884px;}
#t6q_487{left:598px;bottom:885px;letter-spacing:0.08px;}
#t6r_487{left:490px;bottom:869px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t6s_487{left:534px;bottom:869px;}
#t6t_487{left:542px;bottom:870px;letter-spacing:0.13px;}
#t6u_487{left:490px;bottom:854px;letter-spacing:-0.15px;}
#t6v_487{left:517px;bottom:854px;}
#t6w_487{left:524px;bottom:855px;letter-spacing:0.13px;}
#t6x_487{left:490px;bottom:839px;letter-spacing:-0.14px;}
#t6y_487{left:559px;bottom:839px;}
#t6z_487{left:566px;bottom:839px;letter-spacing:0.13px;}
#t70_487{left:490px;bottom:823px;letter-spacing:-0.11px;}
#t71_487{left:569px;bottom:823px;}
#t72_487{left:576px;bottom:824px;letter-spacing:0.13px;}
#t73_487{left:490px;bottom:808px;letter-spacing:-0.13px;}
#t74_487{left:564px;bottom:808px;}
#t75_487{left:571px;bottom:809px;letter-spacing:0.08px;}
#t76_487{left:490px;bottom:793px;letter-spacing:-0.12px;}
#t77_487{left:538px;bottom:793px;}
#t78_487{left:546px;bottom:793px;letter-spacing:0.08px;}
#t79_487{left:490px;bottom:778px;letter-spacing:-0.13px;}
#t7a_487{left:536px;bottom:778px;}
#t7b_487{left:544px;bottom:778px;letter-spacing:0.08px;}
#t7c_487{left:490px;bottom:762px;letter-spacing:-0.11px;}
#t7d_487{left:670px;bottom:762px;}
#t7e_487{left:677px;bottom:763px;letter-spacing:0.08px;}
#t7f_487{left:695px;bottom:762px;}
#t7g_487{left:702px;bottom:763px;letter-spacing:0.08px;}
#t7h_487{left:490px;bottom:747px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t7i_487{left:678px;bottom:747px;}
#t7j_487{left:686px;bottom:748px;letter-spacing:0.13px;}
#t7k_487{left:490px;bottom:732px;letter-spacing:-0.12px;}
#t7l_487{left:671px;bottom:732px;}
#t7m_487{left:678px;bottom:732px;letter-spacing:0.09px;}
#t7n_487{left:490px;bottom:716px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t7o_487{left:679px;bottom:716px;}
#t7p_487{left:686px;bottom:717px;letter-spacing:0.12px;}
#t7q_487{left:490px;bottom:701px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t7r_487{left:632px;bottom:701px;}
#t7s_487{left:640px;bottom:702px;letter-spacing:0.09px;}
#t7t_487{left:490px;bottom:686px;letter-spacing:-0.12px;}
#t7u_487{left:649px;bottom:686px;}
#t7v_487{left:657px;bottom:687px;letter-spacing:0.08px;}
#t7w_487{left:490px;bottom:671px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t7x_487{left:567px;bottom:671px;}
#t7y_487{left:574px;bottom:671px;letter-spacing:0.13px;}
#t7z_487{left:490px;bottom:655px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t80_487{left:609px;bottom:655px;}
#t81_487{left:617px;bottom:656px;letter-spacing:0.13px;}
#t82_487{left:490px;bottom:640px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t83_487{left:563px;bottom:640px;}
#t84_487{left:571px;bottom:641px;letter-spacing:0.13px;}
#t85_487{left:490px;bottom:625px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t86_487{left:570px;bottom:625px;}
#t87_487{left:578px;bottom:625px;letter-spacing:0.13px;}
#t88_487{left:490px;bottom:609px;letter-spacing:-0.12px;}
#t89_487{left:538px;bottom:609px;}
#t8a_487{left:546px;bottom:610px;letter-spacing:0.08px;}
#t8b_487{left:490px;bottom:594px;letter-spacing:-0.15px;}
#t8c_487{left:548px;bottom:594px;}
#t8d_487{left:556px;bottom:595px;letter-spacing:0.13px;}
#t8e_487{left:574px;bottom:594px;}
#t8f_487{left:581px;bottom:595px;letter-spacing:0.13px;}
#t8g_487{left:490px;bottom:579px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8h_487{left:579px;bottom:579px;}
#t8i_487{left:587px;bottom:580px;letter-spacing:0.13px;}
#t8j_487{left:490px;bottom:564px;letter-spacing:-0.11px;}
#t8k_487{left:530px;bottom:564px;}
#t8l_487{left:537px;bottom:564px;letter-spacing:0.08px;}
#t8m_487{left:490px;bottom:548px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8n_487{left:594px;bottom:548px;}
#t8o_487{left:602px;bottom:549px;letter-spacing:0.13px;}
#t8p_487{left:490px;bottom:533px;letter-spacing:-0.17px;}
#t8q_487{left:520px;bottom:533px;}
#t8r_487{left:528px;bottom:534px;letter-spacing:0.13px;}
#t8s_487{left:472px;bottom:518px;letter-spacing:-0.12px;}
#t8t_487{left:490px;bottom:503px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t8u_487{left:581px;bottom:503px;}
#t8v_487{left:588px;bottom:503px;letter-spacing:0.12px;}
#t8w_487{left:472px;bottom:487px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8x_487{left:490px;bottom:472px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t8y_487{left:581px;bottom:472px;}
#t8z_487{left:588px;bottom:473px;letter-spacing:0.12px;}
#t90_487{left:490px;bottom:457px;letter-spacing:-0.13px;}
#t91_487{left:614px;bottom:457px;}
#t92_487{left:622px;bottom:457px;letter-spacing:0.08px;}
#t93_487{left:639px;bottom:457px;}
#t94_487{left:647px;bottom:457px;letter-spacing:0.12px;}
#t95_487{left:472px;bottom:441px;letter-spacing:-0.12px;}
#t96_487{left:490px;bottom:426px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t97_487{left:561px;bottom:426px;}
#t98_487{left:569px;bottom:427px;letter-spacing:0.08px;}
#t99_487{left:490px;bottom:411px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t9a_487{left:569px;bottom:411px;}
#t9b_487{left:576px;bottom:412px;letter-spacing:0.08px;}
#t9c_487{left:472px;bottom:396px;letter-spacing:-0.12px;}
#t9d_487{left:560px;bottom:396px;}
#t9e_487{left:568px;bottom:396px;letter-spacing:0.13px;}
#t9f_487{left:472px;bottom:380px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t9g_487{left:625px;bottom:380px;}
#t9h_487{left:632px;bottom:381px;letter-spacing:0.12px;}
#t9i_487{left:472px;bottom:365px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t9j_487{left:548px;bottom:365px;}
#t9k_487{left:555px;bottom:366px;letter-spacing:0.08px;}
#t9l_487{left:472px;bottom:350px;letter-spacing:-0.12px;}
#t9m_487{left:472px;bottom:334px;letter-spacing:-0.12px;}
#t9n_487{left:490px;bottom:319px;letter-spacing:-0.13px;}
#t9o_487{left:560px;bottom:319px;}
#t9p_487{left:568px;bottom:320px;letter-spacing:0.09px;}
#t9q_487{left:490px;bottom:304px;letter-spacing:-0.13px;}
#t9r_487{left:637px;bottom:304px;}
#t9s_487{left:645px;bottom:305px;letter-spacing:0.12px;}
#t9t_487{left:490px;bottom:289px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t9u_487{left:540px;bottom:289px;}
#t9v_487{left:548px;bottom:289px;letter-spacing:0.12px;}
#t9w_487{left:472px;bottom:273px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9x_487{left:614px;bottom:273px;}
#t9y_487{left:622px;bottom:274px;letter-spacing:0.12px;}
#t9z_487{left:472px;bottom:258px;letter-spacing:-0.12px;}
#ta0_487{left:633px;bottom:258px;}
#ta1_487{left:640px;bottom:259px;letter-spacing:0.13px;}
#ta2_487{left:658px;bottom:258px;}
#ta3_487{left:666px;bottom:259px;letter-spacing:0.12px;}
#ta4_487{left:472px;bottom:243px;letter-spacing:-0.12px;}
#ta5_487{left:490px;bottom:228px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ta6_487{left:637px;bottom:228px;}
#ta7_487{left:645px;bottom:228px;letter-spacing:0.09px;}
#ta8_487{left:669px;bottom:228px;}
#ta9_487{left:677px;bottom:228px;letter-spacing:0.09px;}
#taa_487{left:701px;bottom:228px;}
#tab_487{left:709px;bottom:228px;letter-spacing:0.09px;}
#tac_487{left:733px;bottom:228px;}
#tad_487{left:741px;bottom:228px;letter-spacing:0.1px;}
#tae_487{left:490px;bottom:212px;letter-spacing:-0.18px;}
#taf_487{left:522px;bottom:212px;}
#tag_487{left:530px;bottom:213px;letter-spacing:0.12px;}
#tah_487{left:554px;bottom:212px;}
#tai_487{left:562px;bottom:213px;letter-spacing:0.12px;}
#taj_487{left:472px;bottom:197px;letter-spacing:-0.11px;}
#tak_487{left:675px;bottom:197px;}
#tal_487{left:683px;bottom:198px;letter-spacing:0.09px;}
#tam_487{left:707px;bottom:197px;}
#tan_487{left:715px;bottom:198px;letter-spacing:0.1px;}
#tao_487{left:472px;bottom:182px;letter-spacing:-0.11px;}
#tap_487{left:538px;bottom:182px;}
#taq_487{left:546px;bottom:182px;letter-spacing:0.12px;}
#tar_487{left:472px;bottom:166px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tas_487{left:532px;bottom:166px;}
#tat_487{left:540px;bottom:167px;letter-spacing:0.09px;}
#tau_487{left:472px;bottom:151px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tav_487{left:582px;bottom:151px;}
#taw_487{left:590px;bottom:152px;letter-spacing:0.08px;}
#tax_487{left:472px;bottom:136px;letter-spacing:-0.12px;}
#tay_487{left:675px;bottom:136px;}
#taz_487{left:682px;bottom:137px;letter-spacing:0.09px;}
#tb0_487{left:707px;bottom:136px;}
#tb1_487{left:714px;bottom:137px;letter-spacing:0.12px;}
#tb2_487{left:739px;bottom:136px;}
#tb3_487{left:747px;bottom:137px;letter-spacing:0.12px;}
#tb4_487{left:472px;bottom:121px;letter-spacing:-0.11px;}
#tb5_487{left:558px;bottom:121px;}
#tb6_487{left:565px;bottom:121px;letter-spacing:0.13px;}

.s1_487{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_487{font-size:14px;font-family:Verdana-Bold_pgt;color:#0860A8;}
.s3_487{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
.s4_487{font-size:14px;font-family:Arial_141;color:#000;}
.s5_487{font-size:12px;font-family:Arial_141;color:#000;}
.s6_487{font-size:17px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts487" type="text/css" >

@font-face {
	font-family: Arial_141;
	src: url("fonts/Arial_141.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_pgt;
	src: url("fonts/Verdana-Bold_pgt.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg487Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg487" style="-webkit-user-select: none;"><object width="935" height="1210" data="487/487.svg" type="image/svg+xml" id="pdf487" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_487" class="t s1_487">Vol. 1 </span><span id="t2_487" class="t s1_487">INDEX-3 </span>
<span id="t3_487" class="t s2_487">INDEX </span>
<span id="t4_487" class="t s3_487">SSE3 extensions</span><span id="t5_487" class="t s4_487">, </span><span id="t6_487" class="t s5_487">12-1 </span>
<span id="t7_487" class="t s3_487">SSSE3 extensions</span><span id="t8_487" class="t s4_487">, </span><span id="t9_487" class="t s5_487">12-1 </span>
<span id="ta_487" class="t s3_487">x87 FPU</span><span id="tb_487" class="t s4_487">, </span><span id="tc_487" class="t s5_487">8-1 </span>
<span id="td_487" class="t s3_487">See also: IA-32e mode, 64-bit mode </span>
<span id="te_487" class="t s3_487">Compatibility, software</span><span id="tf_487" class="t s4_487">, </span><span id="tg_487" class="t s5_487">1-6 </span>
<span id="th_487" class="t s3_487">Condition code flags, x87 FPU status word </span>
<span id="ti_487" class="t s3_487">branching on</span><span id="tj_487" class="t s4_487">, </span><span id="tk_487" class="t s5_487">8-6 </span>
<span id="tl_487" class="t s3_487">conditional moves on</span><span id="tm_487" class="t s4_487">, </span><span id="tn_487" class="t s5_487">8-6 </span>
<span id="to_487" class="t s3_487">description of</span><span id="tp_487" class="t s4_487">, </span><span id="tq_487" class="t s5_487">8-4 </span>
<span id="tr_487" class="t s3_487">interpretation of</span><span id="ts_487" class="t s4_487">, </span><span id="tt_487" class="t s5_487">8-5 </span>
<span id="tu_487" class="t s3_487">use of</span><span id="tv_487" class="t s4_487">, </span><span id="tw_487" class="t s5_487">8-19 </span>
<span id="tx_487" class="t s3_487">Conditional moves, x87 FPU condition codes</span><span id="ty_487" class="t s4_487">, </span><span id="tz_487" class="t s5_487">8-6 </span>
<span id="t10_487" class="t s3_487">Constants (floating point)</span><span id="t11_487" class="t s4_487">, </span><span id="t12_487" class="t s5_487">8-17 </span>
<span id="t13_487" class="t s3_487">Control registers </span>
<span id="t14_487" class="t s3_487">64-bit mode</span><span id="t15_487" class="t s4_487">, </span><span id="t16_487" class="t s5_487">3-5 </span>
<span id="t17_487" class="t s3_487">overview of</span><span id="t18_487" class="t s4_487">, </span><span id="t19_487" class="t s5_487">3-4 </span>
<span id="t1a_487" class="t s3_487">Core microarchitecture</span><span id="t1b_487" class="t s4_487">, </span><span id="t1c_487" class="t s5_487">2-10</span><span id="t1d_487" class="t s4_487">, </span><span id="t1e_487" class="t s5_487">2-12</span><span id="t1f_487" class="t s4_487">, </span><span id="t1g_487" class="t s5_487">2-13 </span>
<span id="t1h_487" class="t s3_487">core microarchitecture</span><span id="t1i_487" class="t s4_487">, </span><span id="t1j_487" class="t s5_487">2-10</span><span id="t1k_487" class="t s4_487">, </span><span id="t1l_487" class="t s5_487">2-12 </span>
<span id="t1m_487" class="t s3_487">Core Solo and Core Duo</span><span id="t1n_487" class="t s4_487">, </span><span id="t1o_487" class="t s5_487">2-4 </span>
<span id="t1p_487" class="t s3_487">Cosine, x87 FPU operation</span><span id="t1q_487" class="t s4_487">, </span><span id="t1r_487" class="t s5_487">8-20 </span>
<span id="t1s_487" class="t s3_487">CPUID instruction </span>
<span id="t1t_487" class="t s3_487">CLFLUSH flag</span><span id="t1u_487" class="t s4_487">, </span><span id="t1v_487" class="t s5_487">11-12 </span>
<span id="t1w_487" class="t s3_487">CMOVcc feature flag</span><span id="t1x_487" class="t s4_487">, </span><span id="t1y_487" class="t s5_487">7-3 </span>
<span id="t1z_487" class="t s3_487">determine support for</span><span id="t20_487" class="t s4_487">, </span><span id="t21_487" class="t s5_487">3-17 </span>
<span id="t22_487" class="t s3_487">earlier processors</span><span id="t23_487" class="t s4_487">, </span><span id="t24_487" class="t s5_487">20-1 </span>
<span id="t25_487" class="t s3_487">FXSAVE-FXRSTOR flag</span><span id="t26_487" class="t s4_487">, </span><span id="t27_487" class="t s5_487">10-14 </span>
<span id="t28_487" class="t s3_487">MMX feature flag</span><span id="t29_487" class="t s4_487">, </span><span id="t2a_487" class="t s5_487">9-8 </span>
<span id="t2b_487" class="t s3_487">processor identification</span><span id="t2c_487" class="t s4_487">, </span><span id="t2d_487" class="t s5_487">20-1 </span>
<span id="t2e_487" class="t s3_487">serializing use</span><span id="t2f_487" class="t s4_487">, </span><span id="t2g_487" class="t s5_487">19-5 </span>
<span id="t2h_487" class="t s3_487">SSE feature flag</span><span id="t2i_487" class="t s4_487">, </span><span id="t2j_487" class="t s5_487">10-1</span><span id="t2k_487" class="t s4_487">, </span><span id="t2l_487" class="t s5_487">10-6 </span>
<span id="t2m_487" class="t s3_487">SSE2 feature flag</span><span id="t2n_487" class="t s4_487">, </span><span id="t2o_487" class="t s5_487">11-1</span><span id="t2p_487" class="t s4_487">, </span><span id="t2q_487" class="t s5_487">12-5 </span>
<span id="t2r_487" class="t s3_487">SSE3 feature flag</span><span id="t2s_487" class="t s4_487">, </span><span id="t2t_487" class="t s5_487">12-5 </span>
<span id="t2u_487" class="t s3_487">SSSE2 feature flag</span><span id="t2v_487" class="t s4_487">, </span><span id="t2w_487" class="t s5_487">12-9</span><span id="t2x_487" class="t s4_487">, </span><span id="t2y_487" class="t s5_487">12-19</span><span id="t2z_487" class="t s4_487">, </span><span id="t30_487" class="t s5_487">12-24 </span>
<span id="t31_487" class="t s3_487">summary of</span><span id="t32_487" class="t s4_487">, </span><span id="t33_487" class="t s5_487">7-23 </span>
<span id="t34_487" class="t s3_487">CS register</span><span id="t35_487" class="t s4_487">, </span><span id="t36_487" class="t s5_487">3-13</span><span id="t37_487" class="t s4_487">, </span><span id="t38_487" class="t s5_487">3-14 </span>
<span id="t39_487" class="t s3_487">CTI instruction</span><span id="t3a_487" class="t s4_487">, </span><span id="t3b_487" class="t s5_487">7-22 </span>
<span id="t3c_487" class="t s3_487">Current privilege level (see CPL) </span>
<span id="t3d_487" class="t s3_487">Current stack</span><span id="t3e_487" class="t s4_487">, </span><span id="t3f_487" class="t s5_487">6-1</span><span id="t3g_487" class="t s4_487">, </span><span id="t3h_487" class="t s5_487">6-3 </span>
<span id="t3i_487" class="t s3_487">CVTDQ2PD instruction</span><span id="t3j_487" class="t s4_487">, </span><span id="t3k_487" class="t s5_487">11-10 </span>
<span id="t3l_487" class="t s3_487">CVTDQ2PS instruction</span><span id="t3m_487" class="t s4_487">, </span><span id="t3n_487" class="t s5_487">11-10 </span>
<span id="t3o_487" class="t s3_487">CVTPD2DQ instruction</span><span id="t3p_487" class="t s4_487">, </span><span id="t3q_487" class="t s5_487">11-10 </span>
<span id="t3r_487" class="t s3_487">CVTPD2PI instruction</span><span id="t3s_487" class="t s4_487">, </span><span id="t3t_487" class="t s5_487">11-10 </span>
<span id="t3u_487" class="t s3_487">CVTPD2PS instruction</span><span id="t3v_487" class="t s4_487">, </span><span id="t3w_487" class="t s5_487">11-9 </span>
<span id="t3x_487" class="t s3_487">CVTPI2PD instruction</span><span id="t3y_487" class="t s4_487">, </span><span id="t3z_487" class="t s5_487">11-10 </span>
<span id="t40_487" class="t s3_487">CVTPI2PS instruction</span><span id="t41_487" class="t s4_487">, </span><span id="t42_487" class="t s5_487">10-11 </span>
<span id="t43_487" class="t s3_487">CVTPS2DQ instruction</span><span id="t44_487" class="t s4_487">, </span><span id="t45_487" class="t s5_487">11-10 </span>
<span id="t46_487" class="t s3_487">CVTPS2PD instruction</span><span id="t47_487" class="t s4_487">, </span><span id="t48_487" class="t s5_487">11-9 </span>
<span id="t49_487" class="t s3_487">CVTPS2PI instruction</span><span id="t4a_487" class="t s4_487">, </span><span id="t4b_487" class="t s5_487">10-11 </span>
<span id="t4c_487" class="t s3_487">CVTSD2SI instruction</span><span id="t4d_487" class="t s4_487">, </span><span id="t4e_487" class="t s5_487">11-10 </span>
<span id="t4f_487" class="t s3_487">CVTSD2SS instruction</span><span id="t4g_487" class="t s4_487">, </span><span id="t4h_487" class="t s5_487">11-9 </span>
<span id="t4i_487" class="t s3_487">CVTSI2SD instruction</span><span id="t4j_487" class="t s4_487">, </span><span id="t4k_487" class="t s5_487">11-10 </span>
<span id="t4l_487" class="t s3_487">CVTSI2SS instruction</span><span id="t4m_487" class="t s4_487">, </span><span id="t4n_487" class="t s5_487">10-11 </span>
<span id="t4o_487" class="t s3_487">CVTSS2SD instruction</span><span id="t4p_487" class="t s4_487">, </span><span id="t4q_487" class="t s5_487">11-9 </span>
<span id="t4r_487" class="t s3_487">CVTSS2SI instruction</span><span id="t4s_487" class="t s4_487">, </span><span id="t4t_487" class="t s5_487">10-11 </span>
<span id="t4u_487" class="t s3_487">CVTTPD2DQ instruction</span><span id="t4v_487" class="t s4_487">, </span><span id="t4w_487" class="t s5_487">11-10 </span>
<span id="t4x_487" class="t s3_487">CVTTPD2PI instruction</span><span id="t4y_487" class="t s4_487">, </span><span id="t4z_487" class="t s5_487">11-10 </span>
<span id="t50_487" class="t s3_487">CVTTPS2DQ instruction</span><span id="t51_487" class="t s4_487">, </span><span id="t52_487" class="t s5_487">11-10 </span>
<span id="t53_487" class="t s3_487">CVTTPS2PI instruction</span><span id="t54_487" class="t s4_487">, </span><span id="t55_487" class="t s5_487">10-11 </span>
<span id="t56_487" class="t s3_487">CVTTSD2SI instruction</span><span id="t57_487" class="t s4_487">, </span><span id="t58_487" class="t s5_487">11-10 </span>
<span id="t59_487" class="t s3_487">CVTTSS2SI instruction</span><span id="t5a_487" class="t s4_487">, </span><span id="t5b_487" class="t s5_487">10-11 </span>
<span id="t5c_487" class="t s3_487">CWD instruction</span><span id="t5d_487" class="t s4_487">, </span><span id="t5e_487" class="t s5_487">7-7 </span>
<span id="t5f_487" class="t s3_487">CWDE instruction</span><span id="t5g_487" class="t s4_487">, </span><span id="t5h_487" class="t s5_487">7-7 </span>
<span id="t5i_487" class="t s3_487">CX register</span><span id="t5j_487" class="t s4_487">, </span><span id="t5k_487" class="t s5_487">3-12 </span>
<span id="t5l_487" class="t s6_487">D </span>
<span id="t5m_487" class="t s3_487">D (default size) flag, segment descriptor</span><span id="t5n_487" class="t s4_487">, </span><span id="t5o_487" class="t s5_487">6-2</span><span id="t5p_487" class="t s4_487">, </span><span id="t5q_487" class="t s5_487">6-3 </span>
<span id="t5r_487" class="t s3_487">DAA instruction</span><span id="t5s_487" class="t s4_487">, </span><span id="t5t_487" class="t s5_487">7-9 </span>
<span id="t5u_487" class="t s3_487">DAS instruction</span><span id="t5v_487" class="t s4_487">, </span><span id="t5w_487" class="t s5_487">7-9 </span>
<span id="t5x_487" class="t s3_487">Data movement instructions</span><span id="t5y_487" class="t s4_487">, </span><span id="t5z_487" class="t s5_487">7-2 </span>
<span id="t60_487" class="t s3_487">Data pointer, x87 FPU</span><span id="t61_487" class="t s4_487">, </span><span id="t62_487" class="t s5_487">8-9 </span>
<span id="t63_487" class="t s3_487">Data registers, x87 FPU</span><span id="t64_487" class="t s4_487">, </span><span id="t65_487" class="t s5_487">8-1 </span>
<span id="t66_487" class="t s3_487">Data segment</span><span id="t67_487" class="t s4_487">, </span><span id="t68_487" class="t s5_487">3-14 </span>
<span id="t69_487" class="t s3_487">Data types </span>
<span id="t6a_487" class="t s3_487">128-bit packed SIMD</span><span id="t6b_487" class="t s4_487">, </span><span id="t6c_487" class="t s5_487">4-8 </span>
<span id="t6d_487" class="t s3_487">64-bit mode</span><span id="t6e_487" class="t s4_487">, </span><span id="t6f_487" class="t s5_487">7-2 </span>
<span id="t6g_487" class="t s3_487">64-bit packed SIMD</span><span id="t6h_487" class="t s4_487">, </span><span id="t6i_487" class="t s5_487">4-8 </span>
<span id="t6j_487" class="t s3_487">alignment</span><span id="t6k_487" class="t s4_487">, </span><span id="t6l_487" class="t s5_487">4-2 </span>
<span id="t6m_487" class="t s3_487">BCD integers</span><span id="t6n_487" class="t s4_487">, </span><span id="t6o_487" class="t s5_487">4-9</span><span id="t6p_487" class="t s4_487">, </span><span id="t6q_487" class="t s5_487">7-9 </span>
<span id="t6r_487" class="t s3_487">bit field</span><span id="t6s_487" class="t s4_487">, </span><span id="t6t_487" class="t s5_487">4-7 </span>
<span id="t6u_487" class="t s3_487">byte</span><span id="t6v_487" class="t s4_487">, </span><span id="t6w_487" class="t s5_487">4-1 </span>
<span id="t6x_487" class="t s3_487">doubleword</span><span id="t6y_487" class="t s4_487">, </span><span id="t6z_487" class="t s5_487">4-1 </span>
<span id="t70_487" class="t s3_487">floating-point</span><span id="t71_487" class="t s4_487">, </span><span id="t72_487" class="t s5_487">4-4 </span>
<span id="t73_487" class="t s3_487">fundamental</span><span id="t74_487" class="t s4_487">, </span><span id="t75_487" class="t s5_487">4-1 </span>
<span id="t76_487" class="t s3_487">integers</span><span id="t77_487" class="t s4_487">, </span><span id="t78_487" class="t s5_487">4-3 </span>
<span id="t79_487" class="t s3_487">numeric</span><span id="t7a_487" class="t s4_487">, </span><span id="t7b_487" class="t s5_487">4-2 </span>
<span id="t7c_487" class="t s3_487">operated on by GP instructions</span><span id="t7d_487" class="t s4_487">, </span><span id="t7e_487" class="t s5_487">7-1</span><span id="t7f_487" class="t s4_487">, </span><span id="t7g_487" class="t s5_487">7-2 </span>
<span id="t7h_487" class="t s3_487">operated on by MMX technology</span><span id="t7i_487" class="t s4_487">, </span><span id="t7j_487" class="t s5_487">9-3 </span>
<span id="t7k_487" class="t s3_487">operated on by SSE extensions</span><span id="t7l_487" class="t s4_487">, </span><span id="t7m_487" class="t s5_487">10-5 </span>
<span id="t7n_487" class="t s3_487">operated on by SSE2 extensions</span><span id="t7o_487" class="t s4_487">, </span><span id="t7p_487" class="t s5_487">11-3 </span>
<span id="t7q_487" class="t s3_487">operated on by x87 FPU</span><span id="t7r_487" class="t s4_487">, </span><span id="t7s_487" class="t s5_487">8-13 </span>
<span id="t7t_487" class="t s3_487">operated on in 64-bit mode</span><span id="t7u_487" class="t s4_487">, </span><span id="t7v_487" class="t s5_487">4-7 </span>
<span id="t7w_487" class="t s3_487">packed bytes</span><span id="t7x_487" class="t s4_487">, </span><span id="t7y_487" class="t s5_487">9-3 </span>
<span id="t7z_487" class="t s3_487">packed doublewords</span><span id="t80_487" class="t s4_487">, </span><span id="t81_487" class="t s5_487">9-3 </span>
<span id="t82_487" class="t s3_487">packed SIMD</span><span id="t83_487" class="t s4_487">, </span><span id="t84_487" class="t s5_487">4-8 </span>
<span id="t85_487" class="t s3_487">packed words</span><span id="t86_487" class="t s4_487">, </span><span id="t87_487" class="t s5_487">9-3 </span>
<span id="t88_487" class="t s3_487">pointers</span><span id="t89_487" class="t s4_487">, </span><span id="t8a_487" class="t s5_487">4-6 </span>
<span id="t8b_487" class="t s3_487">quadword</span><span id="t8c_487" class="t s4_487">, </span><span id="t8d_487" class="t s5_487">4-1</span><span id="t8e_487" class="t s4_487">, </span><span id="t8f_487" class="t s5_487">9-3 </span>
<span id="t8g_487" class="t s3_487">signed integers</span><span id="t8h_487" class="t s4_487">, </span><span id="t8i_487" class="t s5_487">4-4 </span>
<span id="t8j_487" class="t s3_487">strings</span><span id="t8k_487" class="t s4_487">, </span><span id="t8l_487" class="t s5_487">4-8 </span>
<span id="t8m_487" class="t s3_487">unsigned integers</span><span id="t8n_487" class="t s4_487">, </span><span id="t8o_487" class="t s5_487">4-3 </span>
<span id="t8p_487" class="t s3_487">word</span><span id="t8q_487" class="t s4_487">, </span><span id="t8r_487" class="t s5_487">4-1 </span>
<span id="t8s_487" class="t s3_487">DAZ (denormals-are-zeros) flag </span>
<span id="t8t_487" class="t s3_487">MXCSR register</span><span id="t8u_487" class="t s4_487">, </span><span id="t8v_487" class="t s5_487">10-5 </span>
<span id="t8w_487" class="t s3_487">DE (denormal operand exception) flag </span>
<span id="t8x_487" class="t s3_487">MXCSR register</span><span id="t8y_487" class="t s4_487">, </span><span id="t8z_487" class="t s5_487">11-15 </span>
<span id="t90_487" class="t s3_487">x87 FPU status word</span><span id="t91_487" class="t s4_487">, </span><span id="t92_487" class="t s5_487">8-5</span><span id="t93_487" class="t s4_487">, </span><span id="t94_487" class="t s5_487">8-28 </span>
<span id="t95_487" class="t s3_487">Debug registers </span>
<span id="t96_487" class="t s3_487">64-bit mode</span><span id="t97_487" class="t s4_487">, </span><span id="t98_487" class="t s5_487">3-5 </span>
<span id="t99_487" class="t s3_487">legacy modes</span><span id="t9a_487" class="t s4_487">, </span><span id="t9b_487" class="t s5_487">3-4 </span>
<span id="t9c_487" class="t s3_487">DEC instruction</span><span id="t9d_487" class="t s4_487">, </span><span id="t9e_487" class="t s5_487">7-8 </span>
<span id="t9f_487" class="t s3_487">Decimal integers, x87 FPU</span><span id="t9g_487" class="t s4_487">, </span><span id="t9h_487" class="t s5_487">4-10 </span>
<span id="t9i_487" class="t s3_487">Deeper sleep</span><span id="t9j_487" class="t s4_487">, </span><span id="t9k_487" class="t s5_487">2-4 </span>
<span id="t9l_487" class="t s3_487">Denormal number (see Denormalized finite number) </span>
<span id="t9m_487" class="t s3_487">Denormal operand exception (#D) </span>
<span id="t9n_487" class="t s3_487">overview of</span><span id="t9o_487" class="t s4_487">, </span><span id="t9p_487" class="t s5_487">4-20 </span>
<span id="t9q_487" class="t s3_487">SSE and SSE2 extensions</span><span id="t9r_487" class="t s4_487">, </span><span id="t9s_487" class="t s5_487">11-15 </span>
<span id="t9t_487" class="t s3_487">x87 FPU</span><span id="t9u_487" class="t s4_487">, </span><span id="t9v_487" class="t s5_487">8-27 </span>
<span id="t9w_487" class="t s3_487">Denormalization process</span><span id="t9x_487" class="t s4_487">, </span><span id="t9y_487" class="t s5_487">4-15 </span>
<span id="t9z_487" class="t s3_487">Denormalized finite number</span><span id="ta0_487" class="t s4_487">, </span><span id="ta1_487" class="t s5_487">4-5</span><span id="ta2_487" class="t s4_487">, </span><span id="ta3_487" class="t s5_487">4-14 </span>
<span id="ta4_487" class="t s3_487">Denormals-are-zero </span>
<span id="ta5_487" class="t s3_487">DAZ flag, MXCSR register</span><span id="ta6_487" class="t s4_487">, </span><span id="ta7_487" class="t s5_487">10-5</span><span id="ta8_487" class="t s4_487">, </span><span id="ta9_487" class="t s5_487">11-2</span><span id="taa_487" class="t s4_487">, </span><span id="tab_487" class="t s5_487">11-3</span><span id="tac_487" class="t s4_487">, </span><span id="tad_487" class="t s5_487">11-20 </span>
<span id="tae_487" class="t s3_487">mode</span><span id="taf_487" class="t s4_487">, </span><span id="tag_487" class="t s5_487">10-5</span><span id="tah_487" class="t s4_487">, </span><span id="tai_487" class="t s5_487">11-20 </span>
<span id="taj_487" class="t s3_487">DF (direction) flag, EFLAGS register</span><span id="tak_487" class="t s4_487">, </span><span id="tal_487" class="t s5_487">3-17</span><span id="tam_487" class="t s4_487">, </span><span id="tan_487" class="t s5_487">A-1 </span>
<span id="tao_487" class="t s3_487">DH register</span><span id="tap_487" class="t s4_487">, </span><span id="taq_487" class="t s5_487">3-12 </span>
<span id="tar_487" class="t s3_487">DI register</span><span id="tas_487" class="t s4_487">, </span><span id="tat_487" class="t s5_487">3-12 </span>
<span id="tau_487" class="t s3_487">Digital media boost</span><span id="tav_487" class="t s4_487">, </span><span id="taw_487" class="t s5_487">2-4 </span>
<span id="tax_487" class="t s3_487">Displacement (operand addressing)</span><span id="tay_487" class="t s4_487">, </span><span id="taz_487" class="t s5_487">3-22</span><span id="tb0_487" class="t s4_487">, </span><span id="tb1_487" class="t s5_487">3-23</span><span id="tb2_487" class="t s4_487">, </span><span id="tb3_487" class="t s5_487">3-24 </span>
<span id="tb4_487" class="t s3_487">DIV instruction</span><span id="tb5_487" class="t s4_487">, </span><span id="tb6_487" class="t s5_487">7-9 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
