// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mac_ip_encode_ip_checksum_insert (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        dataStreamBuffer0_V_dout,
        dataStreamBuffer0_V_empty_n,
        dataStreamBuffer0_V_read,
        checksumFifo_V_V_dout,
        checksumFifo_V_V_empty_n,
        checksumFifo_V_V_read,
        dataStreamBuffer1_V_din,
        dataStreamBuffer1_V_full_n,
        dataStreamBuffer1_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv32_48 = 32'b1001000;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [72:0] dataStreamBuffer0_V_dout;
input   dataStreamBuffer0_V_empty_n;
output   dataStreamBuffer0_V_read;
input  [15:0] checksumFifo_V_V_dout;
input   checksumFifo_V_V_empty_n;
output   checksumFifo_V_V_read;
output  [72:0] dataStreamBuffer1_V_din;
input   dataStreamBuffer1_V_full_n;
output   dataStreamBuffer1_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg dataStreamBuffer0_V_read;
reg checksumFifo_V_V_read;
reg[72:0] dataStreamBuffer1_V_din;
reg dataStreamBuffer1_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_20;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
wire   [0:0] grp_nbreadreq_fu_92_p3;
wire   [0:0] tmp_3_nbreadreq_fu_100_p3;
reg    ap_sig_bdd_75;
reg   [3:0] ici_wordCount_V_load_reg_303;
reg   [0:0] tmp_2_reg_307;
reg   [0:0] tmp_3_reg_311;
reg   [0:0] tmp_1_reg_325;
reg   [0:0] tmp_reg_329;
reg    ap_sig_bdd_109;
reg   [3:0] ici_wordCount_V = 4'b0000;
reg   [72:0] reg_217;
wire   [63:0] p_Result_s_23_fu_252_p5;
reg   [63:0] p_Result_s_23_reg_315;
reg   [8:0] tmp_22_reg_320;
wire   [0:0] ap_reg_phiprechg_ici_wordCount_V_flag_reg_127pp0_it0;
reg   [0:0] ici_wordCount_V_flag_phi_fu_130_p6;
wire   [3:0] ap_reg_phiprechg_ici_wordCount_V_new_reg_141pp0_it0;
reg   [3:0] ici_wordCount_V_new_phi_fu_144_p6;
wire   [0:0] ap_reg_phiprechg_tmp_s_reg_155pp0_it0;
reg   [0:0] tmp_s_phi_fu_158_p6;
wire   [0:0] ap_reg_phiprechg_ici_wordCount_V_flag_1_reg_166pp0_it0;
reg   [0:0] ici_wordCount_V_flag_1_phi_fu_169_p10;
wire   [0:0] p_ici_wordCount_V_flag_fu_274_p2;
wire   [3:0] p_ici_wordCount_V_new_fu_281_p3;
wire   [3:0] ap_reg_phiprechg_ici_wordCount_V_new_1_reg_186pp0_it0;
reg   [3:0] ici_wordCount_V_new_1_phi_fu_189_p10;
wire   [72:0] tmp_390_fu_296_p3;
wire   [7:0] tmp_107_fu_240_p1;
wire   [7:0] p_Result_s_fu_230_p4;
wire   [63:0] p_Val2_2_fu_226_p1;
wire   [15:0] tmp_21_fu_244_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_bdd_273;
reg    ap_sig_bdd_272;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_109 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_109 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_109 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(ap_const_lv1_0 == ici_wordCount_V_flag_1_phi_fu_169_p10))) begin
        ici_wordCount_V <= ici_wordCount_V_new_1_phi_fu_189_p10;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_109 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        ici_wordCount_V_load_reg_303 <= ici_wordCount_V;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ici_wordCount_V == ap_const_lv4_1) & ~(grp_nbreadreq_fu_92_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_3_nbreadreq_fu_100_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_109 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        p_Result_s_23_reg_315 <= p_Result_s_23_fu_252_p5;
        tmp_22_reg_320 <= {{dataStreamBuffer0_V_dout[ap_const_lv32_48 : ap_const_lv32_40]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(grp_nbreadreq_fu_92_p3 == ap_const_lv1_0) & (ici_wordCount_V == ap_const_lv4_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_109 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(grp_nbreadreq_fu_92_p3 == ap_const_lv1_0) & ~(ici_wordCount_V == ap_const_lv4_1) & ~(ici_wordCount_V == ap_const_lv4_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_109 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        reg_217 <= dataStreamBuffer0_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ici_wordCount_V == ap_const_lv4_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_109 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_1_reg_325 <= grp_nbreadreq_fu_92_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ici_wordCount_V == ap_const_lv4_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_109 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_2_reg_307 <= grp_nbreadreq_fu_92_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ici_wordCount_V == ap_const_lv4_1) & ~(grp_nbreadreq_fu_92_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_109 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_3_reg_311 <= tmp_3_nbreadreq_fu_100_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ici_wordCount_V == ap_const_lv4_1) & ~(ici_wordCount_V == ap_const_lv4_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_109 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_reg_329 <= grp_nbreadreq_fu_92_p3;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_75 or ap_sig_bdd_109)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_109 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_75 or ap_sig_bdd_109)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_109 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// checksumFifo_V_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or grp_nbreadreq_fu_92_p3 or tmp_3_nbreadreq_fu_100_p3 or ap_sig_bdd_75 or ap_sig_bdd_109 or ici_wordCount_V)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ici_wordCount_V == ap_const_lv4_1) & ~(grp_nbreadreq_fu_92_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_3_nbreadreq_fu_100_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_109 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        checksumFifo_V_V_read = ap_const_logic_1;
    end else begin
        checksumFifo_V_V_read = ap_const_logic_0;
    end
end

/// dataStreamBuffer0_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or grp_nbreadreq_fu_92_p3 or tmp_3_nbreadreq_fu_100_p3 or ap_sig_bdd_75 or ap_sig_bdd_109 or ici_wordCount_V)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(grp_nbreadreq_fu_92_p3 == ap_const_lv1_0) & ~(ici_wordCount_V == ap_const_lv4_1) & ~(ici_wordCount_V == ap_const_lv4_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_109 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ici_wordCount_V == ap_const_lv4_1) & ~(grp_nbreadreq_fu_92_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_3_nbreadreq_fu_100_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_109 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(grp_nbreadreq_fu_92_p3 == ap_const_lv1_0) & (ici_wordCount_V == ap_const_lv4_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_109 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        dataStreamBuffer0_V_read = ap_const_logic_1;
    end else begin
        dataStreamBuffer0_V_read = ap_const_logic_0;
    end
end

/// dataStreamBuffer1_V_din assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_75 or ici_wordCount_V_load_reg_303 or tmp_2_reg_307 or tmp_3_reg_311 or tmp_1_reg_325 or tmp_reg_329 or ap_sig_bdd_109 or reg_217 or tmp_390_fu_296_p3)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv4_0 == ici_wordCount_V_load_reg_303) & ~(ap_const_lv1_0 == tmp_1_reg_325) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_109 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv4_1 == ici_wordCount_V_load_reg_303) & ~(ap_const_lv4_0 == ici_wordCount_V_load_reg_303) & ~(ap_const_lv1_0 == tmp_reg_329) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_109 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        dataStreamBuffer1_V_din = reg_217;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv4_1 == ici_wordCount_V_load_reg_303) & ~(ap_const_lv1_0 == tmp_2_reg_307) & ~(ap_const_lv1_0 == tmp_3_reg_311) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_109 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        dataStreamBuffer1_V_din = tmp_390_fu_296_p3;
    end else begin
        dataStreamBuffer1_V_din = 'bx;
    end
end

/// dataStreamBuffer1_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_75 or ici_wordCount_V_load_reg_303 or tmp_2_reg_307 or tmp_3_reg_311 or tmp_1_reg_325 or tmp_reg_329 or ap_sig_bdd_109)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv4_1 == ici_wordCount_V_load_reg_303) & ~(ap_const_lv1_0 == tmp_2_reg_307) & ~(ap_const_lv1_0 == tmp_3_reg_311) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_109 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv4_0 == ici_wordCount_V_load_reg_303) & ~(ap_const_lv1_0 == tmp_1_reg_325) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_109 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv4_1 == ici_wordCount_V_load_reg_303) & ~(ap_const_lv4_0 == ici_wordCount_V_load_reg_303) & ~(ap_const_lv1_0 == tmp_reg_329) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_109 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        dataStreamBuffer1_V_write = ap_const_logic_1;
    end else begin
        dataStreamBuffer1_V_write = ap_const_logic_0;
    end
end

/// ici_wordCount_V_flag_1_phi_fu_169_p10 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_92_p3 or tmp_3_nbreadreq_fu_100_p3 or ici_wordCount_V or ap_reg_phiprechg_ici_wordCount_V_flag_1_reg_166pp0_it0 or p_ici_wordCount_V_flag_fu_274_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (((ici_wordCount_V == ap_const_lv4_1) & ~(grp_nbreadreq_fu_92_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_3_nbreadreq_fu_100_p3)) | (~(grp_nbreadreq_fu_92_p3 == ap_const_lv1_0) & (ici_wordCount_V == ap_const_lv4_0)) | (~(grp_nbreadreq_fu_92_p3 == ap_const_lv1_0) & ~(ici_wordCount_V == ap_const_lv4_1) & ~(ici_wordCount_V == ap_const_lv4_0))))) begin
        ici_wordCount_V_flag_1_phi_fu_169_p10 = p_ici_wordCount_V_flag_fu_274_p2;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (grp_nbreadreq_fu_92_p3 == ap_const_lv1_0) & ~(ici_wordCount_V == ap_const_lv4_1) & ~(ici_wordCount_V == ap_const_lv4_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ici_wordCount_V == ap_const_lv4_1) & ~(grp_nbreadreq_fu_92_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_3_nbreadreq_fu_100_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ici_wordCount_V == ap_const_lv4_1) & (grp_nbreadreq_fu_92_p3 == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (grp_nbreadreq_fu_92_p3 == ap_const_lv1_0) & (ici_wordCount_V == ap_const_lv4_0)))) begin
        ici_wordCount_V_flag_1_phi_fu_169_p10 = ap_const_lv1_0;
    end else begin
        ici_wordCount_V_flag_1_phi_fu_169_p10 = ap_reg_phiprechg_ici_wordCount_V_flag_1_reg_166pp0_it0;
    end
end

/// ici_wordCount_V_flag_phi_fu_130_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_92_p3 or tmp_3_nbreadreq_fu_100_p3 or ici_wordCount_V or ap_reg_phiprechg_ici_wordCount_V_flag_reg_127pp0_it0)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ici_wordCount_V == ap_const_lv4_1) & ~(grp_nbreadreq_fu_92_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_3_nbreadreq_fu_100_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(grp_nbreadreq_fu_92_p3 == ap_const_lv1_0) & (ici_wordCount_V == ap_const_lv4_0)))) begin
        ici_wordCount_V_flag_phi_fu_130_p6 = ap_const_lv1_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(grp_nbreadreq_fu_92_p3 == ap_const_lv1_0) & ~(ici_wordCount_V == ap_const_lv4_1) & ~(ici_wordCount_V == ap_const_lv4_0))) begin
        ici_wordCount_V_flag_phi_fu_130_p6 = ap_const_lv1_0;
    end else begin
        ici_wordCount_V_flag_phi_fu_130_p6 = ap_reg_phiprechg_ici_wordCount_V_flag_reg_127pp0_it0;
    end
end

/// ici_wordCount_V_new_1_phi_fu_189_p10 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_92_p3 or tmp_3_nbreadreq_fu_100_p3 or ici_wordCount_V or p_ici_wordCount_V_new_fu_281_p3 or ap_reg_phiprechg_ici_wordCount_V_new_1_reg_186pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (((ici_wordCount_V == ap_const_lv4_1) & ~(grp_nbreadreq_fu_92_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_3_nbreadreq_fu_100_p3)) | (~(grp_nbreadreq_fu_92_p3 == ap_const_lv1_0) & (ici_wordCount_V == ap_const_lv4_0)) | (~(grp_nbreadreq_fu_92_p3 == ap_const_lv1_0) & ~(ici_wordCount_V == ap_const_lv4_1) & ~(ici_wordCount_V == ap_const_lv4_0))))) begin
        ici_wordCount_V_new_1_phi_fu_189_p10 = p_ici_wordCount_V_new_fu_281_p3;
    end else begin
        ici_wordCount_V_new_1_phi_fu_189_p10 = ap_reg_phiprechg_ici_wordCount_V_new_1_reg_186pp0_it0;
    end
end

/// ici_wordCount_V_new_phi_fu_144_p6 assign process. ///
always @ (ici_wordCount_V or ap_reg_phiprechg_ici_wordCount_V_new_reg_141pp0_it0 or ap_sig_bdd_273 or ap_sig_bdd_272)
begin
    if (ap_sig_bdd_272) begin
        if ((ici_wordCount_V == ap_const_lv4_0)) begin
            ici_wordCount_V_new_phi_fu_144_p6 = ap_const_lv4_1;
        end else if (ap_sig_bdd_273) begin
            ici_wordCount_V_new_phi_fu_144_p6 = ap_const_lv4_2;
        end else begin
            ici_wordCount_V_new_phi_fu_144_p6 = ap_reg_phiprechg_ici_wordCount_V_new_reg_141pp0_it0;
        end
    end else begin
        ici_wordCount_V_new_phi_fu_144_p6 = ap_reg_phiprechg_ici_wordCount_V_new_reg_141pp0_it0;
    end
end

/// tmp_s_phi_fu_158_p6 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or dataStreamBuffer0_V_dout or grp_nbreadreq_fu_92_p3 or tmp_3_nbreadreq_fu_100_p3 or ici_wordCount_V or ap_reg_phiprechg_tmp_s_reg_155pp0_it0)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(grp_nbreadreq_fu_92_p3 == ap_const_lv1_0) & ~(ici_wordCount_V == ap_const_lv4_1) & ~(ici_wordCount_V == ap_const_lv4_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ici_wordCount_V == ap_const_lv4_1) & ~(grp_nbreadreq_fu_92_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_3_nbreadreq_fu_100_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(grp_nbreadreq_fu_92_p3 == ap_const_lv1_0) & (ici_wordCount_V == ap_const_lv4_0)))) begin
        tmp_s_phi_fu_158_p6 = dataStreamBuffer0_V_dout[ap_const_lv32_48];
    end else begin
        tmp_s_phi_fu_158_p6 = ap_reg_phiprechg_tmp_s_reg_155pp0_it0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_75 or ap_sig_bdd_109 or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_ici_wordCount_V_flag_1_reg_166pp0_it0 = 'bx;
assign ap_reg_phiprechg_ici_wordCount_V_flag_reg_127pp0_it0 = 'bx;
assign ap_reg_phiprechg_ici_wordCount_V_new_1_reg_186pp0_it0 = 'bx;
assign ap_reg_phiprechg_ici_wordCount_V_new_reg_141pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_s_reg_155pp0_it0 = 'bx;
assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_109 assign process. ///
always @ (dataStreamBuffer1_V_full_n or ici_wordCount_V_load_reg_303 or tmp_2_reg_307 or tmp_3_reg_311 or tmp_1_reg_325 or tmp_reg_329)
begin
    ap_sig_bdd_109 = (((dataStreamBuffer1_V_full_n == ap_const_logic_0) & (ap_const_lv4_1 == ici_wordCount_V_load_reg_303) & ~(ap_const_lv1_0 == tmp_2_reg_307) & ~(ap_const_lv1_0 == tmp_3_reg_311)) | ((dataStreamBuffer1_V_full_n == ap_const_logic_0) & (ap_const_lv4_0 == ici_wordCount_V_load_reg_303) & ~(ap_const_lv1_0 == tmp_1_reg_325)) | ((dataStreamBuffer1_V_full_n == ap_const_logic_0) & ~(ap_const_lv4_1 == ici_wordCount_V_load_reg_303) & ~(ap_const_lv4_0 == ici_wordCount_V_load_reg_303) & ~(ap_const_lv1_0 == tmp_reg_329)));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_272 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_92_p3)
begin
    ap_sig_bdd_272 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(grp_nbreadreq_fu_92_p3 == ap_const_lv1_0));
end

/// ap_sig_bdd_273 assign process. ///
always @ (tmp_3_nbreadreq_fu_100_p3 or ici_wordCount_V)
begin
    ap_sig_bdd_273 = ((ici_wordCount_V == ap_const_lv4_1) & ~(ap_const_lv1_0 == tmp_3_nbreadreq_fu_100_p3));
end

/// ap_sig_bdd_75 assign process. ///
always @ (ap_start or ap_done_reg or dataStreamBuffer0_V_empty_n or grp_nbreadreq_fu_92_p3 or tmp_3_nbreadreq_fu_100_p3 or checksumFifo_V_V_empty_n or ici_wordCount_V)
begin
    ap_sig_bdd_75 = (((dataStreamBuffer0_V_empty_n == ap_const_logic_0) & (ici_wordCount_V == ap_const_lv4_1) & ~(grp_nbreadreq_fu_92_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_3_nbreadreq_fu_100_p3)) | ((ici_wordCount_V == ap_const_lv4_1) & ~(grp_nbreadreq_fu_92_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_3_nbreadreq_fu_100_p3) & (checksumFifo_V_V_empty_n == ap_const_logic_0)) | ((dataStreamBuffer0_V_empty_n == ap_const_logic_0) & ~(grp_nbreadreq_fu_92_p3 == ap_const_lv1_0) & (ici_wordCount_V == ap_const_lv4_0)) | ((dataStreamBuffer0_V_empty_n == ap_const_logic_0) & ~(grp_nbreadreq_fu_92_p3 == ap_const_lv1_0) & ~(ici_wordCount_V == ap_const_lv4_1) & ~(ici_wordCount_V == ap_const_lv4_0)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end
assign grp_nbreadreq_fu_92_p3 = dataStreamBuffer0_V_empty_n;
assign p_Result_s_23_fu_252_p5 = {{p_Val2_2_fu_226_p1[32'd63 : 32'd32]}, {tmp_21_fu_244_p3}, {p_Val2_2_fu_226_p1[32'd15 : 32'd0]}};
assign p_Result_s_fu_230_p4 = {{checksumFifo_V_V_dout[ap_const_lv32_F : ap_const_lv32_8]}};
assign p_Val2_2_fu_226_p1 = dataStreamBuffer0_V_dout[63:0];
assign p_ici_wordCount_V_flag_fu_274_p2 = (tmp_s_phi_fu_158_p6 | ici_wordCount_V_flag_phi_fu_130_p6);
assign p_ici_wordCount_V_new_fu_281_p3 = ((tmp_s_phi_fu_158_p6[0:0]===1'b1)? ap_const_lv4_0: ici_wordCount_V_new_phi_fu_144_p6);
assign tmp_107_fu_240_p1 = checksumFifo_V_V_dout[7:0];
assign tmp_21_fu_244_p3 = {{tmp_107_fu_240_p1}, {p_Result_s_fu_230_p4}};
assign tmp_390_fu_296_p3 = {{tmp_22_reg_320}, {p_Result_s_23_reg_315}};
assign tmp_3_nbreadreq_fu_100_p3 = checksumFifo_V_V_empty_n;


endmodule //mac_ip_encode_ip_checksum_insert

