T_1 F_1 ( void )\r\n{\r\nT_1 V_1 ;\r\nF_2 ( V_2 ) ;\r\nV_1 = F_3 () ;\r\nif ( F_4 ( V_1 ) ) {\r\nF_5 ( ( V_3 , V_1 ,\r\nL_1 ) ) ;\r\nF_6 ( V_1 ) ;\r\n}\r\nV_1 = F_7 () ;\r\nif ( F_4 ( V_1 ) ) {\r\nF_5 ( ( V_3 , V_1 ,\r\nL_2 ) ) ;\r\nF_6 ( V_1 ) ;\r\n}\r\nF_6 ( V_1 ) ;\r\n}\r\nT_1 F_8 ( void )\r\n{\r\nT_1 V_1 ;\r\nF_2 ( V_4 ) ;\r\nV_1 = F_9 () ;\r\nif ( F_4 ( V_1 ) ) {\r\nF_5 ( ( V_3 , V_1 ,\r\nL_3 ) ) ;\r\nF_6 ( V_1 ) ;\r\n}\r\nV_1 = F_10 () ;\r\nif ( F_4 ( V_1 ) ) {\r\nF_5 ( ( V_3 , V_1 ,\r\nL_4 ) ) ;\r\nF_6 ( V_1 ) ;\r\n}\r\nV_5 = TRUE ;\r\nF_6 ( V_1 ) ;\r\n}\r\nstatic T_1 F_3 ( void )\r\n{\r\nT_2 V_6 ;\r\nT_1 V_1 ;\r\nfor ( V_6 = 0 ; V_6 < V_7 ; V_6 ++ ) {\r\nV_8 [ V_6 ] . V_9 = NULL ;\r\nV_8 [ V_6 ] . V_10 = NULL ;\r\nif ( V_11 [ V_6 ] . V_12 != 0xFF ) {\r\nV_1 =\r\nF_11 ( V_11\r\n[ V_6 ] . V_12 ,\r\nV_13 ) ;\r\nif ( F_4 ( V_1 ) ) {\r\nreturn ( V_1 ) ;\r\n}\r\n}\r\n}\r\nreturn ( V_14 ) ;\r\n}\r\nT_2 F_12 ( void )\r\n{\r\nT_2 V_15 = V_16 ;\r\nT_2 V_17 ;\r\nT_2 V_18 ;\r\nT_2 V_6 ;\r\nF_13 ( V_19 ) ;\r\n( void ) F_14 ( V_20 , & V_17 ) ;\r\n( void ) F_14 ( V_21 , & V_18 ) ;\r\nF_15 ( ( V_22 ,\r\nL_5 ,\r\nV_18 , V_17 ) ) ;\r\nfor ( V_6 = 0 ; V_6 < V_7 ; V_6 ++ ) {\r\nif ( ( V_17 & V_11 [ V_6 ] .\r\nV_23 )\r\n&& ( V_18 & V_11 [ V_6 ] .\r\nV_24 ) ) {\r\nV_25 [ V_6 ] ++ ;\r\nif ( V_26 ) {\r\nV_26\r\n( V_27 , NULL , V_6 ,\r\nV_28 ) ;\r\n}\r\nV_15 |= F_16 ( V_6 ) ;\r\n}\r\n}\r\nreturn ( V_15 ) ;\r\n}\r\nstatic T_2 F_16 ( T_2 V_29 )\r\n{\r\nF_17 () ;\r\n( void ) F_11 ( V_11 [ V_29 ] .\r\nV_30 , V_31 ) ;\r\nif ( NULL == V_8 [ V_29 ] . V_9 ) {\r\n( void ) F_11 ( V_11 [ V_29 ] .\r\nV_12 ,\r\nV_13 ) ;\r\nF_18 ( ( V_3 ,\r\nL_6 ,\r\nV_29 ) ) ;\r\nreturn ( V_16 ) ;\r\n}\r\nreturn ( ( V_8 [ V_29 ] .\r\nV_9 ) ( V_8 [ V_29 ] . V_10 ) ) ;\r\n}
