
# VLSI SoC Design and Planning

This repository contains documentation from a 2-week workshop (March 13-26, 2024) on VLSI SoC Design and Planning using OpenLANE with the `SKY130nm PDK`. The workshop covers the complete `RTL2GDSII` flow within the open-source `OpenLANE` framework

<details open="open">
	<summary>Workshop Content</summary>
	<ol>
		<li>
			Day 1: Inception of open-source EDA, OpenLane and Sky130 PDK
			<ul>
				<li><a href="Day 1/D1_L1_readme.md">How to talk to computers</a></li>
				<li><a href="Day 1/D1_L2_readme.md">SoC design and OpenLane</a></li>
                <li><a href="Day 1/D1_L3_readme.md">Get familiar to open-source EDA tools</a></li>
			</ul>
		</li>
		<li>
			Day 2:  Good floorplan vs bad floorplan and introduction to library cells
			<ul>
				<li><a href="Day 2/D2_L1_readme.md"> Chip Floor planning considerations</a></li>
				<li><a href="Day 2/D2_L2_readme.md">Library Binding and Placement</a></li>
                <li><a href="Day 2/D2_L3_readme.md">Cell design and characterization flows</a></li>
				<li><a href="Day 2/D2_L4_readme.md"> General timing characterization parameters</a></li>
			</ul>
		</li>
		<li>
			Day 3:  Design library cell using Magic Layout and ngspice characterization
			<ul>
				<li><a href="Day 3/D3_L1_readme.md"> CMOS inverter ngspice simulations</a></li>
				<li><a href="Day 3/D3_L2_readme.md">CMOS fabrication process</a></li>
				<li><a href="Day 3/D3_L3_readme.md"> LAB - ngspice simulations and Sky130 Tech File Labs</a></li>
			</ul>
		</li>
		<li>
			Day 4:  Pre-layout timing analysis and importance of good clock tree
			<ul>
				<li><a href="Day 4/D4_L1_readme.md">  Timing modelling using delay tables</a></li>
				<li><a href="Day 4/D4_L2_readme.md">Timing analysis with ideal clocks using openSTA</a></li>
				<li><a href="Day 4/D4_L3_readme.md">Clock tree synthesis TritonCTS and signal integrity</a></li>
				<li><a href="Day 4/D4_L4_readme.md">Timing analysis with real clocks</a></li>
			</ul>
		</li>
		<li>
			Day 5: Final steps for RTL2GDS using tritonRoute and openSTA
			<ul>
				<li><a href="Day 5/D5_L1_readme.md"> Routing and design rule check (DRC)</a></li>
				<li><a href="Day 5/D5_L2_readme.md">Power Distribution Network and routing</a></li>
				<li><a href="Day 5/D5_L3_readme.md">TritonRoute Features</a></li>
			</ul>
		</li>
	</ol>
</details>



## Acknowledgements
 - [Kunal Ghosh - Co-founder of VSD](https://in.linkedin.com/in/kunal-ghosh-vlsisystemdesign-com-28084836?utm_source=share&utm_medium=member_mweb&utm_campaign=share_via&utm_content=profile)
 - [Nickson Jose - Workshop Instructor](https://www.udemy.com/user/nickson-jose/)
