$date
	Sun Oct 23 04:24:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#525590
b1 &
b1 %
1$
b1 !
1"
#525591
0"
#525594
1#
#525598
b0 &
0#
b0 %
0$
#1543826
b1011 &
b1011 %
1$
b1011 !
1"
#1543827
0"
#1543830
b100010 &
b100010 %
#1543834
b10001 &
b10001 %
#1543838
b110100 &
b110100 %
#1543842
b11010 &
b11010 %
#1543846
b1101 &
b1101 %
#1543850
b101000 &
b101000 %
#1543854
b10100 &
b10100 %
#1543858
b1010 &
b1010 %
#1543862
b101 &
b101 %
#1543866
b10000 &
b10000 %
#1543870
b1000 &
b1000 %
#1543874
b100 &
b100 %
#1543878
b10 &
b10 %
#1543882
b1 &
b1 %
1#
#1543886
b0 &
0#
b0 %
0$
#2608150
b10100 &
b10100 %
1$
b10100 !
1"
#2608151
0"
#2608154
b1010 &
b1010 %
#2608158
b101 &
b101 %
#2608162
b10000 &
b10000 %
#2608166
b1000 &
b1000 %
#2608170
b100 &
b100 %
#2608174
b10 &
b10 %
#2608178
b1 &
b1 %
1#
#2608182
b0 &
0#
b0 %
0$
#4500012
