<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file spi_lcd_impl1.ncd.
Design name: spi_lcd
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 5
Loading device for application trce from file 'xo2c4000.nph' in environment: D:/Program/Diamond/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Thu Jan 16 21:04:22 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o spi_lcd_impl1.twr -gui -msgset D:/CodeField/Verilog/Diamond_design/spi_lcd/promote.xml spi_lcd_impl1.ncd spi_lcd_impl1.prf 
Design file:     spi_lcd_impl1.ncd
Preference file: spi_lcd_impl1.prf
Device,speed:    LCMXO2-4000HC,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   64.813MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "sys_clk_c" 12.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 5.404ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i2  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i3  (to sys_clk_50MHz +)

   Delay:              15.279ns  (30.5% logic, 69.5% route), 10 logic levels.

 Constraint Details:

     15.279ns physical path delay lcd_show_char_inst/SLICE_82 to lcd_show_char_inst/SLICE_87 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 5.404ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_82 to lcd_show_char_inst/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C15A.CLK to     R16C15A.Q0 lcd_show_char_inst/SLICE_82 (from sys_clk_50MHz)
ROUTE       393     2.705     R16C15A.Q0 to     R19C26C.B1 lcd_show_char_inst/rom_addr_2
CTOF_DEL    ---     0.452     R19C26C.B1 to     R19C26C.F1 lcd_show_char_inst/char_ram_inst/SLICE_449
ROUTE        13     2.301     R19C26C.F1 to     R10C23C.C1 lcd_show_char_inst/n14004
CTOF_DEL    ---     0.452     R10C23C.C1 to     R10C23C.F1 lcd_show_char_inst/char_ram_inst/SLICE_674
ROUTE         2     1.022     R10C23C.F1 to     R10C28C.D1 lcd_show_char_inst/char_ram_inst/n475_adj_681
CTOF_DEL    ---     0.452     R10C28C.D1 to     R10C28C.F1 lcd_show_char_inst/char_ram_inst/SLICE_563
ROUTE         1     1.028     R10C28C.F1 to     R13C27A.D1 lcd_show_char_inst/char_ram_inst/n476_adj_743
CTOOFX_DEL  ---     0.661     R13C27A.D1 to   R13C27A.OFX0 lcd_show_char_inst/char_ram_inst/i11576/SLICE_292
ROUTE         1     1.057   R13C27A.OFX0 to     R13C23D.C1 lcd_show_char_inst/char_ram_inst/n12194
CTOF_DEL    ---     0.452     R13C23D.C1 to     R13C23D.F1 lcd_show_char_inst/char_ram_inst/SLICE_753
ROUTE         1     0.656     R13C23D.F1 to     R14C23B.C0 lcd_show_char_inst/char_ram_inst/n12208
CTOOFX_DEL  ---     0.661     R14C23B.C0 to   R14C23B.OFX0 lcd_show_char_inst/char_ram_inst/i11601/SLICE_233
ROUTE         1     0.000   R14C23B.OFX0 to    R14C23A.FXA lcd_show_char_inst/char_ram_inst/n12219
FXTOOFX_DE  ---     0.223    R14C23A.FXA to   R14C23A.OFX1 lcd_show_char_inst/char_ram_inst/i11602/SLICE_225
ROUTE         1     1.281   R14C23A.OFX1 to     R15C16C.D0 lcd_show_char_inst/char_ram_inst/n12221
CTOF_DEL    ---     0.452     R15C16C.D0 to     R15C16C.F0 lcd_show_char_inst/char_ram_inst/SLICE_722
ROUTE         1     0.563     R15C16C.F0 to     R16C16B.D1 lcd_show_char_inst/rom_q_3
CTOF_DEL    ---     0.452     R16C16B.D1 to     R16C16B.F1 lcd_show_char_inst/SLICE_87
ROUTE         1     0.000     R16C16B.F1 to    R16C16B.DI1 lcd_show_char_inst/temp_7_N_345_3 (to sys_clk_50MHz)
                  --------
                   15.279   (30.5% logic, 69.5% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R16C15A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R16C16B.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.602ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i0  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i3  (to sys_clk_50MHz +)

   Delay:              15.081ns  (30.9% logic, 69.1% route), 10 logic levels.

 Constraint Details:

     15.081ns physical path delay lcd_show_char_inst/SLICE_22 to lcd_show_char_inst/SLICE_87 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 5.602ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_22 to lcd_show_char_inst/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C16A.CLK to     R15C16A.Q1 lcd_show_char_inst/SLICE_22 (from sys_clk_50MHz)
ROUTE       493     2.507     R15C16A.Q1 to     R19C26C.C1 lcd_show_char_inst/rom_addr_0
CTOF_DEL    ---     0.452     R19C26C.C1 to     R19C26C.F1 lcd_show_char_inst/char_ram_inst/SLICE_449
ROUTE        13     2.301     R19C26C.F1 to     R10C23C.C1 lcd_show_char_inst/n14004
CTOF_DEL    ---     0.452     R10C23C.C1 to     R10C23C.F1 lcd_show_char_inst/char_ram_inst/SLICE_674
ROUTE         2     1.022     R10C23C.F1 to     R10C28C.D1 lcd_show_char_inst/char_ram_inst/n475_adj_681
CTOF_DEL    ---     0.452     R10C28C.D1 to     R10C28C.F1 lcd_show_char_inst/char_ram_inst/SLICE_563
ROUTE         1     1.028     R10C28C.F1 to     R13C27A.D1 lcd_show_char_inst/char_ram_inst/n476_adj_743
CTOOFX_DEL  ---     0.661     R13C27A.D1 to   R13C27A.OFX0 lcd_show_char_inst/char_ram_inst/i11576/SLICE_292
ROUTE         1     1.057   R13C27A.OFX0 to     R13C23D.C1 lcd_show_char_inst/char_ram_inst/n12194
CTOF_DEL    ---     0.452     R13C23D.C1 to     R13C23D.F1 lcd_show_char_inst/char_ram_inst/SLICE_753
ROUTE         1     0.656     R13C23D.F1 to     R14C23B.C0 lcd_show_char_inst/char_ram_inst/n12208
CTOOFX_DEL  ---     0.661     R14C23B.C0 to   R14C23B.OFX0 lcd_show_char_inst/char_ram_inst/i11601/SLICE_233
ROUTE         1     0.000   R14C23B.OFX0 to    R14C23A.FXA lcd_show_char_inst/char_ram_inst/n12219
FXTOOFX_DE  ---     0.223    R14C23A.FXA to   R14C23A.OFX1 lcd_show_char_inst/char_ram_inst/i11602/SLICE_225
ROUTE         1     1.281   R14C23A.OFX1 to     R15C16C.D0 lcd_show_char_inst/char_ram_inst/n12221
CTOF_DEL    ---     0.452     R15C16C.D0 to     R15C16C.F0 lcd_show_char_inst/char_ram_inst/SLICE_722
ROUTE         1     0.563     R15C16C.F0 to     R16C16B.D1 lcd_show_char_inst/rom_q_3
CTOF_DEL    ---     0.452     R16C16B.D1 to     R16C16B.F1 lcd_show_char_inst/SLICE_87
ROUTE         1     0.000     R16C16B.F1 to    R16C16B.DI1 lcd_show_char_inst/temp_7_N_345_3 (to sys_clk_50MHz)
                  --------
                   15.081   (30.9% logic, 69.1% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R15C16A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R16C16B.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.682ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i0  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i1  (to sys_clk_50MHz +)

   Delay:              15.001ns  (29.5% logic, 70.5% route), 9 logic levels.

 Constraint Details:

     15.001ns physical path delay lcd_show_char_inst/SLICE_22 to lcd_show_char_inst/SLICE_86 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 5.682ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_22 to lcd_show_char_inst/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C16A.CLK to     R15C16A.Q1 lcd_show_char_inst/SLICE_22 (from sys_clk_50MHz)
ROUTE       493     3.084     R15C16A.Q1 to     R10C27B.C1 lcd_show_char_inst/rom_addr_0
CTOF_DEL    ---     0.452     R10C27B.C1 to     R10C27B.F1 lcd_show_char_inst/char_ram_inst/SLICE_577
ROUTE        10     1.681     R10C27B.F1 to     R12C20D.C0 lcd_show_char_inst/char_ram_inst/n14070
CTOF_DEL    ---     0.452     R12C20D.C0 to     R12C20D.F0 lcd_show_char_inst/char_ram_inst/SLICE_478
ROUTE         1     1.180     R12C20D.F0 to     R13C19C.B1 lcd_show_char_inst/char_ram_inst/n1243_adj_654
CTOF_DEL    ---     0.452     R13C19C.B1 to     R13C19C.F1 lcd_show_char_inst/char_ram_inst/SLICE_761
ROUTE         1     0.839     R13C19C.F1 to     R15C20D.D1 lcd_show_char_inst/char_ram_inst/n1244_adj_753
CTOOFX_DEL  ---     0.661     R15C20D.D1 to   R15C20D.OFX0 lcd_show_char_inst/char_ram_inst/i11430/SLICE_324
ROUTE         1     1.180   R15C20D.OFX0 to     R15C23D.B0 lcd_show_char_inst/char_ram_inst/n12048
CTOOFX_DEL  ---     0.661     R15C23D.B0 to   R15C23D.OFX0 lcd_show_char_inst/char_ram_inst/i11660/SLICE_239
ROUTE         1     0.000   R15C23D.OFX0 to    R15C23C.FXA lcd_show_char_inst/char_ram_inst/n12278
FXTOOFX_DE  ---     0.223    R15C23C.FXA to   R15C23C.OFX1 lcd_show_char_inst/char_ram_inst/i11661/SLICE_260
ROUTE         1     1.396   R15C23C.OFX1 to     R15C17D.C0 lcd_show_char_inst/char_ram_inst/n12281
CTOOFX_DEL  ---     0.661     R15C17D.C0 to   R15C17D.OFX0 lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_1_i4095/SLICE_220
ROUTE         1     1.218   R15C17D.OFX0 to     R16C15C.D1 lcd_show_char_inst/rom_q_1
CTOF_DEL    ---     0.452     R16C15C.D1 to     R16C15C.F1 lcd_show_char_inst/SLICE_86
ROUTE         1     0.000     R16C15C.F1 to    R16C15C.DI1 lcd_show_char_inst/temp_7_N_345_1 (to sys_clk_50MHz)
                  --------
                   15.001   (29.5% logic, 70.5% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R15C16A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R16C15C.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.880ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i1  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i3  (to sys_clk_50MHz +)

   Delay:              14.803ns  (31.5% logic, 68.5% route), 10 logic levels.

 Constraint Details:

     14.803ns physical path delay lcd_show_char_inst/SLICE_26 to lcd_show_char_inst/SLICE_87 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 5.880ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_26 to lcd_show_char_inst/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C15A.CLK to     R15C15A.Q0 lcd_show_char_inst/SLICE_26 (from sys_clk_50MHz)
ROUTE       388     2.229     R15C15A.Q0 to     R19C26C.D1 lcd_show_char_inst/rom_addr_1
CTOF_DEL    ---     0.452     R19C26C.D1 to     R19C26C.F1 lcd_show_char_inst/char_ram_inst/SLICE_449
ROUTE        13     2.301     R19C26C.F1 to     R10C23C.C1 lcd_show_char_inst/n14004
CTOF_DEL    ---     0.452     R10C23C.C1 to     R10C23C.F1 lcd_show_char_inst/char_ram_inst/SLICE_674
ROUTE         2     1.022     R10C23C.F1 to     R10C28C.D1 lcd_show_char_inst/char_ram_inst/n475_adj_681
CTOF_DEL    ---     0.452     R10C28C.D1 to     R10C28C.F1 lcd_show_char_inst/char_ram_inst/SLICE_563
ROUTE         1     1.028     R10C28C.F1 to     R13C27A.D1 lcd_show_char_inst/char_ram_inst/n476_adj_743
CTOOFX_DEL  ---     0.661     R13C27A.D1 to   R13C27A.OFX0 lcd_show_char_inst/char_ram_inst/i11576/SLICE_292
ROUTE         1     1.057   R13C27A.OFX0 to     R13C23D.C1 lcd_show_char_inst/char_ram_inst/n12194
CTOF_DEL    ---     0.452     R13C23D.C1 to     R13C23D.F1 lcd_show_char_inst/char_ram_inst/SLICE_753
ROUTE         1     0.656     R13C23D.F1 to     R14C23B.C0 lcd_show_char_inst/char_ram_inst/n12208
CTOOFX_DEL  ---     0.661     R14C23B.C0 to   R14C23B.OFX0 lcd_show_char_inst/char_ram_inst/i11601/SLICE_233
ROUTE         1     0.000   R14C23B.OFX0 to    R14C23A.FXA lcd_show_char_inst/char_ram_inst/n12219
FXTOOFX_DE  ---     0.223    R14C23A.FXA to   R14C23A.OFX1 lcd_show_char_inst/char_ram_inst/i11602/SLICE_225
ROUTE         1     1.281   R14C23A.OFX1 to     R15C16C.D0 lcd_show_char_inst/char_ram_inst/n12221
CTOF_DEL    ---     0.452     R15C16C.D0 to     R15C16C.F0 lcd_show_char_inst/char_ram_inst/SLICE_722
ROUTE         1     0.563     R15C16C.F0 to     R16C16B.D1 lcd_show_char_inst/rom_q_3
CTOF_DEL    ---     0.452     R16C16B.D1 to     R16C16B.F1 lcd_show_char_inst/SLICE_87
ROUTE         1     0.000     R16C16B.F1 to    R16C16B.DI1 lcd_show_char_inst/temp_7_N_345_3 (to sys_clk_50MHz)
                  --------
                   14.803   (31.5% logic, 68.5% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R15C15A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R16C16B.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.296ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i1  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i1  (to sys_clk_50MHz +)

   Delay:              14.387ns  (30.7% logic, 69.3% route), 9 logic levels.

 Constraint Details:

     14.387ns physical path delay lcd_show_char_inst/SLICE_26 to lcd_show_char_inst/SLICE_86 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 6.296ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_26 to lcd_show_char_inst/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C15A.CLK to     R15C15A.Q0 lcd_show_char_inst/SLICE_26 (from sys_clk_50MHz)
ROUTE       388     2.470     R15C15A.Q0 to     R10C27B.B1 lcd_show_char_inst/rom_addr_1
CTOF_DEL    ---     0.452     R10C27B.B1 to     R10C27B.F1 lcd_show_char_inst/char_ram_inst/SLICE_577
ROUTE        10     1.681     R10C27B.F1 to     R12C20D.C0 lcd_show_char_inst/char_ram_inst/n14070
CTOF_DEL    ---     0.452     R12C20D.C0 to     R12C20D.F0 lcd_show_char_inst/char_ram_inst/SLICE_478
ROUTE         1     1.180     R12C20D.F0 to     R13C19C.B1 lcd_show_char_inst/char_ram_inst/n1243_adj_654
CTOF_DEL    ---     0.452     R13C19C.B1 to     R13C19C.F1 lcd_show_char_inst/char_ram_inst/SLICE_761
ROUTE         1     0.839     R13C19C.F1 to     R15C20D.D1 lcd_show_char_inst/char_ram_inst/n1244_adj_753
CTOOFX_DEL  ---     0.661     R15C20D.D1 to   R15C20D.OFX0 lcd_show_char_inst/char_ram_inst/i11430/SLICE_324
ROUTE         1     1.180   R15C20D.OFX0 to     R15C23D.B0 lcd_show_char_inst/char_ram_inst/n12048
CTOOFX_DEL  ---     0.661     R15C23D.B0 to   R15C23D.OFX0 lcd_show_char_inst/char_ram_inst/i11660/SLICE_239
ROUTE         1     0.000   R15C23D.OFX0 to    R15C23C.FXA lcd_show_char_inst/char_ram_inst/n12278
FXTOOFX_DE  ---     0.223    R15C23C.FXA to   R15C23C.OFX1 lcd_show_char_inst/char_ram_inst/i11661/SLICE_260
ROUTE         1     1.396   R15C23C.OFX1 to     R15C17D.C0 lcd_show_char_inst/char_ram_inst/n12281
CTOOFX_DEL  ---     0.661     R15C17D.C0 to   R15C17D.OFX0 lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_1_i4095/SLICE_220
ROUTE         1     1.218   R15C17D.OFX0 to     R16C15C.D1 lcd_show_char_inst/rom_q_1
CTOF_DEL    ---     0.452     R16C15C.D1 to     R16C15C.F1 lcd_show_char_inst/SLICE_86
ROUTE         1     0.000     R16C15C.F1 to    R16C15C.DI1 lcd_show_char_inst/temp_7_N_345_1 (to sys_clk_50MHz)
                  --------
                   14.387   (30.7% logic, 69.3% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R15C15A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R16C15C.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i2  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i5  (to sys_clk_50MHz +)

   Delay:              14.376ns  (30.9% logic, 69.1% route), 9 logic levels.

 Constraint Details:

     14.376ns physical path delay lcd_show_char_inst/SLICE_82 to lcd_show_char_inst/SLICE_88 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 6.307ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_82 to lcd_show_char_inst/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C15A.CLK to     R16C15A.Q0 lcd_show_char_inst/SLICE_82 (from sys_clk_50MHz)
ROUTE       393     2.460     R16C15A.Q0 to     R15C26D.D1 lcd_show_char_inst/rom_addr_2
CTOF_DEL    ---     0.452     R15C26D.D1 to     R15C26D.F1 lcd_show_char_inst/char_ram_inst/SLICE_448
ROUTE        13     1.640     R15C26D.F1 to     R17C21B.D1 lcd_show_char_inst/char_ram_inst/n14021
CTOF_DEL    ---     0.452     R17C21B.D1 to     R17C21B.F1 lcd_show_char_inst/char_ram_inst/SLICE_688
ROUTE         1     0.904     R17C21B.F1 to     R17C19D.B1 lcd_show_char_inst/char_ram_inst/n13810
CTOF_DEL    ---     0.452     R17C19D.B1 to     R17C19D.F1 lcd_show_char_inst/char_ram_inst/SLICE_556
ROUTE         1     1.478     R17C19D.F1 to     R14C17B.D0 lcd_show_char_inst/char_ram_inst/n13811
CTOOFX_DEL  ---     0.661     R14C17B.D0 to   R14C17B.OFX0 lcd_show_char_inst/char_ram_inst/i11693/SLICE_304
ROUTE         1     0.904   R14C17B.OFX0 to     R12C17C.B1 lcd_show_char_inst/char_ram_inst/n12311
CTOOFX_DEL  ---     0.661     R12C17C.B1 to   R12C17C.OFX0 lcd_show_char_inst/char_ram_inst/i11697/SLICE_266
ROUTE         1     1.393   R12C17C.OFX0 to     R16C16A.D1 lcd_show_char_inst/char_ram_inst/n12315
CTOF_DEL    ---     0.452     R16C16A.D1 to     R16C16A.F1 lcd_show_char_inst/char_ram_inst/SLICE_606
ROUTE         1     0.610     R16C16A.F1 to     R16C16A.B0 lcd_show_char_inst/char_ram_inst/n3070_adj_734
CTOF_DEL    ---     0.452     R16C16A.B0 to     R16C16A.F0 lcd_show_char_inst/char_ram_inst/SLICE_606
ROUTE         1     0.544     R16C16A.F0 to     R16C16C.D1 lcd_show_char_inst/rom_q_5
CTOF_DEL    ---     0.452     R16C16C.D1 to     R16C16C.F1 lcd_show_char_inst/SLICE_88
ROUTE         1     0.000     R16C16C.F1 to    R16C16C.DI1 lcd_show_char_inst/temp_7_N_345_5 (to sys_clk_50MHz)
                  --------
                   14.376   (30.9% logic, 69.1% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R16C15A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R16C16C.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i1  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i2  (to sys_clk_50MHz +)

   Delay:              14.376ns  (30.8% logic, 69.2% route), 9 logic levels.

 Constraint Details:

     14.376ns physical path delay lcd_show_char_inst/SLICE_26 to lcd_show_char_inst/SLICE_87 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 6.307ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_26 to lcd_show_char_inst/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C15A.CLK to     R15C15A.Q0 lcd_show_char_inst/SLICE_26 (from sys_clk_50MHz)
ROUTE       388     2.426     R15C15A.Q0 to     R18C26C.B1 lcd_show_char_inst/rom_addr_1
CTOF_DEL    ---     0.452     R18C26C.B1 to     R18C26C.F1 lcd_show_char_inst/char_ram_inst/SLICE_474
ROUTE        10     1.540     R18C26C.F1 to     R12C22C.C1 lcd_show_char_inst/char_ram_inst/n13983
CTOF_DEL    ---     0.452     R12C22C.C1 to     R12C22C.F1 lcd_show_char_inst/char_ram_inst/SLICE_728
ROUTE         1     1.788     R12C22C.F1 to      R9C26B.A0 lcd_show_char_inst/char_ram_inst/n285
CTOOFX_DEL  ---     0.661      R9C26B.A0 to    R9C26B.OFX0 lcd_show_char_inst/char_ram_inst/i11445/SLICE_207
ROUTE         1     0.885    R9C26B.OFX0 to      R9C26D.B0 lcd_show_char_inst/char_ram_inst/n12063
CTOOFX_DEL  ---     0.661      R9C26D.B0 to    R9C26D.OFX0 lcd_show_char_inst/char_ram_inst/i11630/SLICE_279
ROUTE         1     1.470    R9C26D.OFX0 to     R13C23B.D0 lcd_show_char_inst/char_ram_inst/n12248
CTOOFX_DEL  ---     0.661     R13C23B.D0 to   R13C23B.OFX0 lcd_show_char_inst/char_ram_inst/i11641/SLICE_236
ROUTE         1     0.000   R13C23B.OFX0 to    R13C23A.FXA lcd_show_char_inst/char_ram_inst/n12259
FXTOOFX_DE  ---     0.223    R13C23A.FXA to   R13C23A.OFX1 lcd_show_char_inst/char_ram_inst/i11642/SLICE_227
ROUTE         1     1.281   R13C23A.OFX1 to     R15C16C.D1 lcd_show_char_inst/char_ram_inst/n12261
CTOF_DEL    ---     0.452     R15C16C.D1 to     R15C16C.F1 lcd_show_char_inst/char_ram_inst/SLICE_722
ROUTE         1     0.563     R15C16C.F1 to     R16C16B.D0 lcd_show_char_inst/rom_q_2
CTOF_DEL    ---     0.452     R16C16B.D0 to     R16C16B.F0 lcd_show_char_inst/SLICE_87
ROUTE         1     0.000     R16C16B.F0 to    R16C16B.DI0 lcd_show_char_inst/temp_7_N_345_2 (to sys_clk_50MHz)
                  --------
                   14.376   (30.8% logic, 69.2% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R15C15A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R16C16B.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.366ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i2  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i0  (to sys_clk_50MHz +)

   Delay:              14.317ns  (30.9% logic, 69.1% route), 9 logic levels.

 Constraint Details:

     14.317ns physical path delay lcd_show_char_inst/SLICE_82 to lcd_show_char_inst/SLICE_86 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 6.366ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_82 to lcd_show_char_inst/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C15A.CLK to     R16C15A.Q0 lcd_show_char_inst/SLICE_82 (from sys_clk_50MHz)
ROUTE       393     2.460     R16C15A.Q0 to     R15C26D.D1 lcd_show_char_inst/rom_addr_2
CTOF_DEL    ---     0.452     R15C26D.D1 to     R15C26D.F1 lcd_show_char_inst/char_ram_inst/SLICE_448
ROUTE        13     1.641     R15C26D.F1 to     R12C24B.A0 lcd_show_char_inst/char_ram_inst/n14021
CTOF_DEL    ---     0.452     R12C24B.A0 to     R12C24B.F0 lcd_show_char_inst/char_ram_inst/SLICE_581
ROUTE         1     0.882     R12C24B.F0 to     R13C24B.B0 lcd_show_char_inst/n270
CTOOFX_DEL  ---     0.661     R13C24B.B0 to   R13C24B.OFX0 lcd_show_char_inst/char_ram_inst/i11535/SLICE_275
ROUTE         1     1.393   R13C24B.OFX0 to     R19C21A.D1 lcd_show_char_inst/char_ram_inst/n12153
CTOF_DEL    ---     0.452     R19C21A.D1 to     R19C21A.F1 lcd_show_char_inst/char_ram_inst/SLICE_731
ROUTE         1     1.149     R19C21A.F1 to     R19C24B.A1 lcd_show_char_inst/char_ram_inst/n12455
CTOOFX_DEL  ---     0.661     R19C24B.A1 to   R19C24B.OFX0 lcd_show_char_inst/char_ram_inst/i11665/SLICE_270
ROUTE         1     0.000   R19C24B.OFX0 to    R19C24A.FXA lcd_show_char_inst/char_ram_inst/n12283
FXTOOFX_DE  ---     0.223    R19C24A.FXA to   R19C24A.OFX1 lcd_show_char_inst/char_ram_inst/i11666/SLICE_261
ROUTE         1     1.355   R19C24A.OFX1 to     R19C17D.B0 lcd_show_char_inst/char_ram_inst/n12287
CTOOFX_DEL  ---     0.661     R19C17D.B0 to   R19C17D.OFX0 lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_0_i4095/SLICE_222
ROUTE         1     1.014   R19C17D.OFX0 to     R16C15C.D0 lcd_show_char_inst/rom_q_0
CTOF_DEL    ---     0.452     R16C15C.D0 to     R16C15C.F0 lcd_show_char_inst/SLICE_86
ROUTE         1     0.000     R16C15C.F0 to    R16C15C.DI0 lcd_show_char_inst/temp_7_N_345_0 (to sys_clk_50MHz)
                  --------
                   14.317   (30.9% logic, 69.1% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R16C15A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R16C15C.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.501ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i2  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i2  (to sys_clk_50MHz +)

   Delay:              14.182ns  (31.2% logic, 68.8% route), 9 logic levels.

 Constraint Details:

     14.182ns physical path delay lcd_show_char_inst/SLICE_82 to lcd_show_char_inst/SLICE_87 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 6.501ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_82 to lcd_show_char_inst/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C15A.CLK to     R16C15A.Q0 lcd_show_char_inst/SLICE_82 (from sys_clk_50MHz)
ROUTE       393     2.232     R16C15A.Q0 to     R18C26C.D1 lcd_show_char_inst/rom_addr_2
CTOF_DEL    ---     0.452     R18C26C.D1 to     R18C26C.F1 lcd_show_char_inst/char_ram_inst/SLICE_474
ROUTE        10     1.540     R18C26C.F1 to     R12C22C.C1 lcd_show_char_inst/char_ram_inst/n13983
CTOF_DEL    ---     0.452     R12C22C.C1 to     R12C22C.F1 lcd_show_char_inst/char_ram_inst/SLICE_728
ROUTE         1     1.788     R12C22C.F1 to      R9C26B.A0 lcd_show_char_inst/char_ram_inst/n285
CTOOFX_DEL  ---     0.661      R9C26B.A0 to    R9C26B.OFX0 lcd_show_char_inst/char_ram_inst/i11445/SLICE_207
ROUTE         1     0.885    R9C26B.OFX0 to      R9C26D.B0 lcd_show_char_inst/char_ram_inst/n12063
CTOOFX_DEL  ---     0.661      R9C26D.B0 to    R9C26D.OFX0 lcd_show_char_inst/char_ram_inst/i11630/SLICE_279
ROUTE         1     1.470    R9C26D.OFX0 to     R13C23B.D0 lcd_show_char_inst/char_ram_inst/n12248
CTOOFX_DEL  ---     0.661     R13C23B.D0 to   R13C23B.OFX0 lcd_show_char_inst/char_ram_inst/i11641/SLICE_236
ROUTE         1     0.000   R13C23B.OFX0 to    R13C23A.FXA lcd_show_char_inst/char_ram_inst/n12259
FXTOOFX_DE  ---     0.223    R13C23A.FXA to   R13C23A.OFX1 lcd_show_char_inst/char_ram_inst/i11642/SLICE_227
ROUTE         1     1.281   R13C23A.OFX1 to     R15C16C.D1 lcd_show_char_inst/char_ram_inst/n12261
CTOF_DEL    ---     0.452     R15C16C.D1 to     R15C16C.F1 lcd_show_char_inst/char_ram_inst/SLICE_722
ROUTE         1     0.563     R15C16C.F1 to     R16C16B.D0 lcd_show_char_inst/rom_q_2
CTOF_DEL    ---     0.452     R16C16B.D0 to     R16C16B.F0 lcd_show_char_inst/SLICE_87
ROUTE         1     0.000     R16C16B.F0 to    R16C16B.DI0 lcd_show_char_inst/temp_7_N_345_2 (to sys_clk_50MHz)
                  --------
                   14.182   (31.2% logic, 68.8% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R16C15A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R16C16B.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.520ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i3  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i2  (to sys_clk_50MHz +)

   Delay:              14.163ns  (29.8% logic, 70.2% route), 9 logic levels.

 Constraint Details:

     14.163ns physical path delay lcd_show_char_inst/SLICE_82 to lcd_show_char_inst/SLICE_87 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 6.520ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_82 to lcd_show_char_inst/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C15A.CLK to     R16C15A.Q1 lcd_show_char_inst/SLICE_82 (from sys_clk_50MHz)
ROUTE       505     2.292     R16C15A.Q1 to     R14C27B.D1 lcd_show_char_inst/rom_addr_3
CTOF_DEL    ---     0.452     R14C27B.D1 to     R14C27B.F1 lcd_show_char_inst/char_ram_inst/SLICE_491
ROUTE        15     1.568     R14C27B.F1 to     R16C23D.C0 lcd_show_char_inst/char_ram_inst/n14034
CTOF_DEL    ---     0.452     R16C23D.C0 to     R16C23D.F0 lcd_show_char_inst/char_ram_inst/SLICE_682
ROUTE         2     2.008     R16C23D.F0 to     R14C27C.B1 lcd_show_char_inst/char_ram_inst/n1786_adj_605
CTOOFX_DEL  ---     0.661     R14C27C.B1 to   R14C27C.OFX0 lcd_show_char_inst/char_ram_inst/i11627/SLICE_298
ROUTE         1     0.882   R14C27C.OFX0 to     R13C27B.B0 lcd_show_char_inst/char_ram_inst/n12245
CTOF_DEL    ---     0.452     R13C27B.B0 to     R13C27B.F0 lcd_show_char_inst/char_ram_inst/SLICE_752
ROUTE         1     1.355     R13C27B.F0 to     R13C23A.B1 lcd_show_char_inst/char_ram_inst/n12254
CTOOFX_DEL  ---     0.661     R13C23A.B1 to   R13C23A.OFX0 lcd_show_char_inst/char_ram_inst/i11642/SLICE_227
ROUTE         1     0.000   R13C23A.OFX0 to    R13C23A.FXB lcd_show_char_inst/char_ram_inst/n12260
FXTOOFX_DE  ---     0.223    R13C23A.FXB to   R13C23A.OFX1 lcd_show_char_inst/char_ram_inst/i11642/SLICE_227
ROUTE         1     1.281   R13C23A.OFX1 to     R15C16C.D1 lcd_show_char_inst/char_ram_inst/n12261
CTOF_DEL    ---     0.452     R15C16C.D1 to     R15C16C.F1 lcd_show_char_inst/char_ram_inst/SLICE_722
ROUTE         1     0.563     R15C16C.F1 to     R16C16B.D0 lcd_show_char_inst/rom_q_2
CTOF_DEL    ---     0.452     R16C16B.D0 to     R16C16B.F0 lcd_show_char_inst/SLICE_87
ROUTE         1     0.000     R16C16B.F0 to    R16C16B.DI0 lcd_show_char_inst/temp_7_N_345_2 (to sys_clk_50MHz)
                  --------
                   14.163   (29.8% logic, 70.2% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R16C15A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R16C16B.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

Report:   64.813MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "sys_clk_c" 12.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sys_clk_50MHz" 48.000000 |             |             |
MHz ;                                   |   48.000 MHz|   64.813 MHz|  10  
                                        |             |             |
FREQUENCY NET "sys_clk_c" 12.000000 MHz |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: sys_clk_c   Source: sys_clk.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: sys_clk_50MHz   Source: pll_u1/PLLInst_0.CLKOP   Loads: 132
   Covered under: FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 7533 paths, 2 nets, and 6116 connections (99.89% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Thu Jan 16 21:04:22 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o spi_lcd_impl1.twr -gui -msgset D:/CodeField/Verilog/Diamond_design/spi_lcd/promote.xml spi_lcd_impl1.ncd spi_lcd_impl1.prf 
Design file:     spi_lcd_impl1.ncd
Preference file: spi_lcd_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "sys_clk_c" 12.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/cnt_set_windows_FSM_i0_i0  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/cnt_set_windows_FSM_i0_i1  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_show_char_inst/SLICE_716 to lcd_show_char_inst/SLICE_716 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_716 to lcd_show_char_inst/SLICE_716:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C16C.CLK to     R14C16C.Q0 lcd_show_char_inst/SLICE_716 (from sys_clk_50MHz)
ROUTE         1     0.152     R14C16C.Q0 to     R14C16C.M1 lcd_show_char_inst/n445 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_716:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to    R14C16C.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_716:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to    R14C16C.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i10  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i11  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_write_inst/SLICE_498 to lcd_write_inst/SLICE_496 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_write_inst/SLICE_498 to lcd_write_inst/SLICE_496:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R14C7D.CLK to      R14C7D.Q1 lcd_write_inst/SLICE_498 (from sys_clk_50MHz)
ROUTE         1     0.152      R14C7D.Q1 to      R14C7C.M0 lcd_write_inst/n126 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_498:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to     R14C7D.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_496:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to     R14C7C.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i8  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i9  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_write_inst/SLICE_495 to lcd_write_inst/SLICE_747 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_write_inst/SLICE_495 to lcd_write_inst/SLICE_747:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R14C8D.CLK to      R14C8D.Q1 lcd_write_inst/SLICE_495 (from sys_clk_50MHz)
ROUTE         1     0.152      R14C8D.Q1 to      R14C8A.M0 lcd_write_inst/n128 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_495:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to     R14C8D.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_747:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to     R14C8A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/wr_done_101  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/the1_wr_done_178  (to sys_clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_133 to SLICE_133 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_133 to SLICE_133:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C12D.CLK to     R14C12D.Q0 SLICE_133 (from sys_clk_50MHz)
ROUTE         6     0.154     R14C12D.Q0 to     R14C12D.M1 wr_done (to sys_clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to SLICE_133:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to    R14C12D.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to SLICE_133:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to    R14C12D.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i3  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i4  (to sys_clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_497 to SLICE_497 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_497 to SLICE_497:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R15C7B.CLK to      R15C7B.Q0 SLICE_497 (from sys_clk_50MHz)
ROUTE         4     0.154      R15C7B.Q0 to      R15C7B.M1 lcd_write_inst/mosi_N_59 (to sys_clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to SLICE_497:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to     R15C7B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to SLICE_497:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to     R15C7B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/cnt_set_windows_FSM_i0_i14  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/cnt_set_windows_FSM_i0_i15  (to sys_clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay lcd_show_char_inst/SLICE_536 to lcd_show_char_inst/SLICE_536 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_536 to lcd_show_char_inst/SLICE_536:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C15D.CLK to     R14C15D.Q0 lcd_show_char_inst/SLICE_536 (from sys_clk_50MHz)
ROUTE         2     0.154     R14C15D.Q0 to     R14C15D.M1 lcd_show_char_inst/n431 (to sys_clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to    R14C15D.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to    R14C15D.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/cnt_set_windows_FSM_i0_i6  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/cnt_set_windows_FSM_i0_i7  (to sys_clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay lcd_show_char_inst/SLICE_676 to lcd_show_char_inst/SLICE_676 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_676 to lcd_show_char_inst/SLICE_676:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C14D.CLK to     R15C14D.Q0 lcd_show_char_inst/SLICE_676 (from sys_clk_50MHz)
ROUTE         4     0.154     R15C14D.Q0 to     R15C14D.M1 lcd_show_char_inst/n439 (to sys_clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_676:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to    R15C14D.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_676:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to    R15C14D.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/cnt_set_windows_FSM_i0_i12  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/cnt_set_windows_FSM_i0_i13  (to sys_clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay lcd_show_char_inst/SLICE_538 to lcd_show_char_inst/SLICE_538 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_538 to lcd_show_char_inst/SLICE_538:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C14B.CLK to     R14C14B.Q0 lcd_show_char_inst/SLICE_538 (from sys_clk_50MHz)
ROUTE         2     0.154     R14C14B.Q0 to     R14C14B.M1 lcd_show_char_inst/n433 (to sys_clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_538:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to    R14C14B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_538:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to    R14C14B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/cnt_set_windows_FSM_i0_i8  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/cnt_set_windows_FSM_i0_i9  (to sys_clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay lcd_show_char_inst/SLICE_717 to lcd_show_char_inst/SLICE_717 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_717 to lcd_show_char_inst/SLICE_717:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C19B.CLK to     R14C19B.Q0 lcd_show_char_inst/SLICE_717 (from sys_clk_50MHz)
ROUTE         4     0.154     R14C19B.Q0 to     R14C19B.M1 lcd_show_char_inst/n437 (to sys_clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_717:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to    R14C19B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_717:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to    R14C19B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              show_string_number_ctrl_inst/cnt_ascii_num_FSM_i6  (from sys_clk_50MHz +)
   Destination:    FF         Data in        show_string_number_ctrl_inst/cnt_ascii_num_FSM_i7  (to sys_clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay show_string_number_ctrl_inst/SLICE_615 to show_string_number_ctrl_inst/SLICE_616 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path show_string_number_ctrl_inst/SLICE_615 to show_string_number_ctrl_inst/SLICE_616:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C13A.CLK to     R13C13A.Q1 show_string_number_ctrl_inst/SLICE_615 (from sys_clk_50MHz)
ROUTE         4     0.154     R13C13A.Q1 to     R13C13D.M0 show_string_number_ctrl_inst/n251 (to sys_clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to show_string_number_ctrl_inst/SLICE_615:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to    R13C13A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to show_string_number_ctrl_inst/SLICE_616:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to    R13C13D.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "sys_clk_c" 12.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sys_clk_50MHz" 48.000000 |             |             |
MHz ;                                   |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
FREQUENCY NET "sys_clk_c" 12.000000 MHz |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: sys_clk_c   Source: sys_clk.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: sys_clk_50MHz   Source: pll_u1/PLLInst_0.CLKOP   Loads: 132
   Covered under: FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 7533 paths, 2 nets, and 6116 connections (99.89% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
