######## IP Build Summary Report #######
########################################
#Info only 
########################################
ip_top_module_name = mpp
KitVendor          = Intel
KitLibrary         = Intel
ip_version         = 1.0

########################################
# RTL Parameters (info only)
########################################
#RTL Parameter	Value

########################################
# Ports with PortWidth and PortDirection (info only)
########################################
#Port_name	PortWidth	Port_Direction
ahb0_rx_ppe_if_ahb_addr	[(@work.shared_pkg.W_MGMT_ADDR-1):0]		in
ahb0_rx_ppe_if_ahb_rd_ack	1		out
ahb0_rx_ppe_if_ahb_rd_data	[(@work.shared_pkg.W_MGMT_DATA64-1):0]		out
ahb0_rx_ppe_if_ahb_sel	1		in
ahb0_rx_ppe_if_ahb_wr	1		in
ahb0_rx_ppe_if_ahb_wr_data	[(@work.shared_pkg.W_MGMT_DATA64-1):0]		in
ahb0_txppe0_if_ahb_addr	[(@work.shared_pkg.W_MGMT_ADDR-1):0]		in
ahb0_txppe0_if_ahb_rd_ack	1		out
ahb0_txppe0_if_ahb_rd_data	[(@work.shared_pkg.W_MGMT_DATA64-1):0]		out
ahb0_txppe0_if_ahb_sel	1		in
ahb0_txppe0_if_ahb_wr	1		in
ahb0_txppe0_if_ahb_wr_data	[(@work.shared_pkg.W_MGMT_DATA64-1):0]		in
ahb0_txppe1_if_ahb_addr	[(@work.shared_pkg.W_MGMT_ADDR-1):0]		in
ahb0_txppe1_if_ahb_rd_ack	1		out
ahb0_txppe1_if_ahb_rd_data	[(@work.shared_pkg.W_MGMT_DATA64-1):0]		out
ahb0_txppe1_if_ahb_sel	1		in
ahb0_txppe1_if_ahb_wr	1		in
ahb0_txppe1_if_ahb_wr_data	[(@work.shared_pkg.W_MGMT_DATA64-1):0]		in
ahb1_rx_ppe_if_ahb_addr	[(@work.shared_pkg.W_MGMT_ADDR-1):0]		in
ahb1_rx_ppe_if_ahb_rd_ack	1		out
ahb1_rx_ppe_if_ahb_rd_data	[(@work.shared_pkg.W_MGMT_DATA64-1):0]		out
ahb1_rx_ppe_if_ahb_sel	1		in
ahb1_rx_ppe_if_ahb_wr	1		in
ahb1_rx_ppe_if_ahb_wr_data	[(@work.shared_pkg.W_MGMT_DATA64-1):0]		in
ahb1_txppe0_if_ahb_addr	[(@work.shared_pkg.W_MGMT_ADDR-1):0]		in
ahb1_txppe0_if_ahb_rd_ack	1		out
ahb1_txppe0_if_ahb_rd_data	[(@work.shared_pkg.W_MGMT_DATA64-1):0]		out
ahb1_txppe0_if_ahb_sel	1		in
ahb1_txppe0_if_ahb_wr	1		in
ahb1_txppe0_if_ahb_wr_data	[(@work.shared_pkg.W_MGMT_DATA64-1):0]		in
ahb1_txppe1_if_ahb_addr	[(@work.shared_pkg.W_MGMT_ADDR-1):0]		in
ahb1_txppe1_if_ahb_rd_ack	1		out
ahb1_txppe1_if_ahb_rd_data	[(@work.shared_pkg.W_MGMT_DATA64-1):0]		out
ahb1_txppe1_if_ahb_sel	1		in
ahb1_txppe1_if_ahb_wr	1		in
ahb1_txppe1_if_ahb_wr_data	[(@work.shared_pkg.W_MGMT_DATA64-1):0]		in
arst_n	1		in
cclk	1		in
clk	1		in
egr0_ahb_if_ahb_ack_p	1		out
egr0_ahb_if_ahb_addr	1		in
egr0_ahb_if_ahb_rd_data	1		out
egr0_ahb_if_ahb_req_p	1		in
egr0_ahb_if_ahb_wr	1		in
egr0_ahb_if_ahb_wr_data	1		in
egr0_ahb_if_dfxsignal_in	1		in
egr0_ahb_if_dfxsignal_out	1		out
egr0_epl0_if_epl_tx_data_valid	1		out
egr0_epl0_if_epl_tx_data_w_ecc	[1:0]		out
egr0_epl0_if_epl_tx_ecc	1		out
egr0_epl0_if_epl_tx_en_port_num	1		in
egr0_epl0_if_epl_tx_enable	1		in
egr0_epl0_if_epl_tx_flow_control_tc	1		in
egr0_epl0_if_epl_tx_metadata	[9:0]		out
egr0_epl0_if_epl_tx_pfc_xoff	1		out
egr0_epl0_if_epl_tx_port_num	1		out
egr0_epl1_if_epl_tx_data_valid	1		out
egr0_epl1_if_epl_tx_data_w_ecc	[1:0]		out
egr0_epl1_if_epl_tx_ecc	1		out
egr0_epl1_if_epl_tx_en_port_num	1		in
egr0_epl1_if_epl_tx_enable	1		in
egr0_epl1_if_epl_tx_flow_control_tc	1		in
egr0_epl1_if_epl_tx_metadata	[9:0]		out
egr0_epl1_if_epl_tx_pfc_xoff	1		out
egr0_epl1_if_epl_tx_port_num	1		out
egr0_epl2_if_epl_tx_data_valid	1		out
egr0_epl2_if_epl_tx_data_w_ecc	[1:0]		out
egr0_epl2_if_epl_tx_ecc	1		out
egr0_epl2_if_epl_tx_en_port_num	1		in
egr0_epl2_if_epl_tx_enable	1		in
egr0_epl2_if_epl_tx_flow_control_tc	1		in
egr0_epl2_if_epl_tx_metadata	[9:0]		out
egr0_epl2_if_epl_tx_pfc_xoff	1		out
egr0_epl2_if_epl_tx_port_num	1		out
egr0_epl3_if_epl_tx_data_valid	1		out
egr0_epl3_if_epl_tx_data_w_ecc	[1:0]		out
egr0_epl3_if_epl_tx_ecc	1		out
egr0_epl3_if_epl_tx_en_port_num	1		in
egr0_epl3_if_epl_tx_enable	1		in
egr0_epl3_if_epl_tx_flow_control_tc	1		in
egr0_epl3_if_epl_tx_metadata	[9:0]		out
egr0_epl3_if_epl_tx_pfc_xoff	1		out
egr0_epl3_if_epl_tx_port_num	1		out
egr0_mc_table_if0_mcsharedtablememory_table_ack	1		in
egr0_mc_table_if0_mcsharedtablememory_table_req	1		out
egr0_mc_table_if0_mcsharedtablememory_table_rsp	1		in
egr0_mc_table_if1_mcsharedtablememory_table_ack	1		in
egr0_mc_table_if1_mcsharedtablememory_table_req	1		out
egr0_mc_table_if1_mcsharedtablememory_table_rsp	1		in
egr0_pod_if_egr_in_tagring_out	[7:0]		in
egr0_pod_if_egr_out_tagring_in	[7:0]		out
egr0_ppestm_if0_wdata	[575:0]		out
egr0_ppestm_if0_wen	[7:0]		out
egr0_ppestm_if1_wdata	[575:0]		out
egr0_ppestm_if1_wen	[7:0]		out
egr0_ppestm_if_wdata	[575:0]		in
egr0_ppestm_if_wen	[7:0]		in
egr0_smm_writearb_if_wreq	[4:0]		out
egr0_smm_writearb_if_wreq_credits	1		in
egr0_smm_writearb_if_wreq_valid	1		out
egr0_statsmgmt_if_localstats	1		out
egr0_statsmgmt_if_localstatsstall	1		in
egr0_statsmgmt_if_updatedstats	1		in
egr0_vp_if0_epl_vp_cpp_tx_metadata	[1:0]		out
egr0_vp_if0_epl_vp_tx_data_valid	1		out
egr0_vp_if0_epl_vp_tx_data_w_ecc	[1:0]		out
egr0_vp_if0_epl_vp_tx_ecc	1		out
egr0_vp_if0_epl_vp_tx_en_port_num	1		in
egr0_vp_if0_epl_vp_tx_enable	1		in
egr0_vp_if0_epl_vp_tx_flow_control_tc	1		in
egr0_vp_if0_epl_vp_tx_metadata	[9:0]		out
egr0_vp_if0_epl_vp_tx_pfc_xoff	1		out
egr0_vp_if0_epl_vp_tx_port_num	1		out
egr0_vp_if1_epl_vp_cpp_tx_metadata	[1:0]		out
egr0_vp_if1_epl_vp_tx_data_valid	1		out
egr0_vp_if1_epl_vp_tx_data_w_ecc	[1:0]		out
egr0_vp_if1_epl_vp_tx_ecc	1		out
egr0_vp_if1_epl_vp_tx_en_port_num	1		in
egr0_vp_if1_epl_vp_tx_enable	1		in
egr0_vp_if1_epl_vp_tx_flow_control_tc	1		in
egr0_vp_if1_epl_vp_tx_metadata	[9:0]		out
egr0_vp_if1_epl_vp_tx_pfc_xoff	1		out
egr0_vp_if1_epl_vp_tx_port_num	1		out
egr1_ahb_if_ahb_ack_p	1		out
egr1_ahb_if_ahb_addr	1		in
egr1_ahb_if_ahb_rd_data	1		out
egr1_ahb_if_ahb_req_p	1		in
egr1_ahb_if_ahb_wr	1		in
egr1_ahb_if_ahb_wr_data	1		in
egr1_ahb_if_dfxsignal_in	1		in
egr1_ahb_if_dfxsignal_out	1		out
egr1_epl0_if_epl_tx_data_valid	1		out
egr1_epl0_if_epl_tx_data_w_ecc	[1:0]		out
egr1_epl0_if_epl_tx_ecc	1		out
egr1_epl0_if_epl_tx_en_port_num	1		in
egr1_epl0_if_epl_tx_enable	1		in
egr1_epl0_if_epl_tx_flow_control_tc	1		in
egr1_epl0_if_epl_tx_metadata	[9:0]		out
egr1_epl0_if_epl_tx_pfc_xoff	1		out
egr1_epl0_if_epl_tx_port_num	1		out
egr1_epl1_if_epl_tx_data_valid	1		out
egr1_epl1_if_epl_tx_data_w_ecc	[1:0]		out
egr1_epl1_if_epl_tx_ecc	1		out
egr1_epl1_if_epl_tx_en_port_num	1		in
egr1_epl1_if_epl_tx_enable	1		in
egr1_epl1_if_epl_tx_flow_control_tc	1		in
egr1_epl1_if_epl_tx_metadata	[9:0]		out
egr1_epl1_if_epl_tx_pfc_xoff	1		out
egr1_epl1_if_epl_tx_port_num	1		out
egr1_epl2_if_epl_tx_data_valid	1		out
egr1_epl2_if_epl_tx_data_w_ecc	[1:0]		out
egr1_epl2_if_epl_tx_ecc	1		out
egr1_epl2_if_epl_tx_en_port_num	1		in
egr1_epl2_if_epl_tx_enable	1		in
egr1_epl2_if_epl_tx_flow_control_tc	1		in
egr1_epl2_if_epl_tx_metadata	[9:0]		out
egr1_epl2_if_epl_tx_pfc_xoff	1		out
egr1_epl2_if_epl_tx_port_num	1		out
egr1_epl3_if_epl_tx_data_valid	1		out
egr1_epl3_if_epl_tx_data_w_ecc	[1:0]		out
egr1_epl3_if_epl_tx_ecc	1		out
egr1_epl3_if_epl_tx_en_port_num	1		in
egr1_epl3_if_epl_tx_enable	1		in
egr1_epl3_if_epl_tx_flow_control_tc	1		in
egr1_epl3_if_epl_tx_metadata	[9:0]		out
egr1_epl3_if_epl_tx_pfc_xoff	1		out
egr1_epl3_if_epl_tx_port_num	1		out
egr1_mc_table_if0_mcsharedtablememory_table_ack	1		in
egr1_mc_table_if0_mcsharedtablememory_table_req	1		out
egr1_mc_table_if0_mcsharedtablememory_table_rsp	1		in
egr1_mc_table_if1_mcsharedtablememory_table_ack	1		in
egr1_mc_table_if1_mcsharedtablememory_table_req	1		out
egr1_mc_table_if1_mcsharedtablememory_table_rsp	1		in
egr1_pod_if_egr_in_tagring_out	[7:0]		in
egr1_pod_if_egr_out_tagring_in	[7:0]		out
egr1_ppestm_if0_wdata	[575:0]		out
egr1_ppestm_if0_wen	[7:0]		out
egr1_ppestm_if1_wdata	[575:0]		out
egr1_ppestm_if1_wen	[7:0]		out
egr1_ppestm_if_wdata	[575:0]		in
egr1_ppestm_if_wen	[7:0]		in
egr1_smm_writearb_if_wreq	[4:0]		out
egr1_smm_writearb_if_wreq_credits	1		in
egr1_smm_writearb_if_wreq_valid	1		out
egr1_statsmgmt_if_localstats	1		out
egr1_statsmgmt_if_localstatsstall	1		in
egr1_statsmgmt_if_updatedstats	1		in
egr1_vp_if0_epl_vp_cpp_tx_metadata	[1:0]		out
egr1_vp_if0_epl_vp_tx_data_valid	1		out
egr1_vp_if0_epl_vp_tx_data_w_ecc	[1:0]		out
egr1_vp_if0_epl_vp_tx_ecc	1		out
egr1_vp_if0_epl_vp_tx_en_port_num	1		in
egr1_vp_if0_epl_vp_tx_enable	1		in
egr1_vp_if0_epl_vp_tx_flow_control_tc	1		in
egr1_vp_if0_epl_vp_tx_metadata	[9:0]		out
egr1_vp_if0_epl_vp_tx_pfc_xoff	1		out
egr1_vp_if0_epl_vp_tx_port_num	1		out
egr1_vp_if1_epl_vp_cpp_tx_metadata	[1:0]		out
egr1_vp_if1_epl_vp_tx_data_valid	1		out
egr1_vp_if1_epl_vp_tx_data_w_ecc	[1:0]		out
egr1_vp_if1_epl_vp_tx_ecc	1		out
egr1_vp_if1_epl_vp_tx_en_port_num	1		in
egr1_vp_if1_epl_vp_tx_enable	1		in
egr1_vp_if1_epl_vp_tx_flow_control_tc	1		in
egr1_vp_if1_epl_vp_tx_metadata	[9:0]		out
egr1_vp_if1_epl_vp_tx_pfc_xoff	1		out
egr1_vp_if1_epl_vp_tx_port_num	1		out
epl0_igr0_rx_data_valid	[7:0]		in
epl0_igr0_rx_data_w_ecc	[0:7][71:0]		in
epl0_igr0_rx_ecc	[7:0]		in
epl0_igr0_rx_flow_control_tc	[2:0]		in
epl0_igr0_rx_metadata	[23:0]		in
epl0_igr0_rx_pfc_xoff	1		in
epl0_igr0_rx_port_num	[1:0]		in
epl0_igr0_rx_time_stamp	[35:0]		in
epl0_igr1_rx_data_valid	[7:0]		in
epl0_igr1_rx_data_w_ecc	[0:7][71:0]		in
epl0_igr1_rx_ecc	[7:0]		in
epl0_igr1_rx_flow_control_tc	[2:0]		in
epl0_igr1_rx_metadata	[23:0]		in
epl0_igr1_rx_pfc_xoff	1		in
epl0_igr1_rx_port_num	[1:0]		in
epl0_igr1_rx_time_stamp	[35:0]		in
epl1_igr0_rx_data_valid	[7:0]		in
epl1_igr0_rx_data_w_ecc	[0:7][71:0]		in
epl1_igr0_rx_ecc	[7:0]		in
epl1_igr0_rx_flow_control_tc	[2:0]		in
epl1_igr0_rx_metadata	[23:0]		in
epl1_igr0_rx_pfc_xoff	1		in
epl1_igr0_rx_port_num	[1:0]		in
epl1_igr0_rx_time_stamp	[35:0]		in
epl1_igr1_rx_data_valid	[7:0]		in
epl1_igr1_rx_data_w_ecc	[0:7][71:0]		in
epl1_igr1_rx_ecc	[7:0]		in
epl1_igr1_rx_flow_control_tc	[2:0]		in
epl1_igr1_rx_metadata	[23:0]		in
epl1_igr1_rx_pfc_xoff	1		in
epl1_igr1_rx_port_num	[1:0]		in
epl1_igr1_rx_time_stamp	[35:0]		in
epl2_igr0_rx_data_valid	[7:0]		in
epl2_igr0_rx_data_w_ecc	[0:7][71:0]		in
epl2_igr0_rx_ecc	[7:0]		in
epl2_igr0_rx_flow_control_tc	[2:0]		in
epl2_igr0_rx_metadata	[23:0]		in
epl2_igr0_rx_pfc_xoff	1		in
epl2_igr0_rx_port_num	[1:0]		in
epl2_igr0_rx_time_stamp	[35:0]		in
epl2_igr1_rx_data_valid	[7:0]		in
epl2_igr1_rx_data_w_ecc	[0:7][71:0]		in
epl2_igr1_rx_ecc	[7:0]		in
epl2_igr1_rx_flow_control_tc	[2:0]		in
epl2_igr1_rx_metadata	[23:0]		in
epl2_igr1_rx_pfc_xoff	1		in
epl2_igr1_rx_port_num	[1:0]		in
epl2_igr1_rx_time_stamp	[35:0]		in
epl3_igr0_rx_data_valid	[7:0]		in
epl3_igr0_rx_data_w_ecc	[0:7][71:0]		in
epl3_igr0_rx_ecc	[7:0]		in
epl3_igr0_rx_flow_control_tc	[2:0]		in
epl3_igr0_rx_metadata	[23:0]		in
epl3_igr0_rx_pfc_xoff	1		in
epl3_igr0_rx_port_num	[1:0]		in
epl3_igr0_rx_time_stamp	[35:0]		in
epl3_igr1_rx_data_valid	[7:0]		in
epl3_igr1_rx_data_w_ecc	[0:7][71:0]		in
epl3_igr1_rx_ecc	[7:0]		in
epl3_igr1_rx_flow_control_tc	[2:0]		in
epl3_igr1_rx_metadata	[23:0]		in
epl3_igr1_rx_pfc_xoff	1		in
epl3_igr1_rx_port_num	[1:0]		in
epl3_igr1_rx_time_stamp	[35:0]		in
glb0_rx_ppe_if_glb_ack	1		out
glb0_rx_ppe_if_glb_sync	1		in
glb0_txppe0_if_glb_ack	1		out
glb0_txppe0_if_glb_sync	1		in
glb0_txppe1_if_glb_ack	1		out
glb0_txppe1_if_glb_sync	1		in
glb1_rx_ppe_if_glb_ack	1		out
glb1_rx_ppe_if_glb_sync	1		in
glb1_txppe0_if_glb_ack	1		out
glb1_txppe0_if_glb_sync	1		in
glb1_txppe1_if_glb_ack	1		out
glb1_txppe1_if_glb_sync	1		in
igr0_vp_cpp_rx_metadata	[19:0]		in
igr0_vp_rx_data_valid	[7:0]		in
igr0_vp_rx_data_w_ecc	[0:7][71:0]		in
igr0_vp_rx_ecc	[7:0]		in
igr0_vp_rx_flow_control_tc	[2:0]		in
igr0_vp_rx_metadata	[23:0]		in
igr0_vp_rx_port_num	[1:0]		in
igr0_vp_rx_time_stamp	[35:0]		in
igr0_vp_tx_pfc_xoff	1		out
igr1_vp_cpp_rx_metadata	[19:0]		in
igr1_vp_rx_data_valid	[7:0]		in
igr1_vp_rx_data_w_ecc	[0:7][71:0]		in
igr1_vp_rx_ecc	[7:0]		in
igr1_vp_rx_flow_control_tc	[2:0]		in
igr1_vp_rx_metadata	[23:0]		in
igr1_vp_rx_port_num	[1:0]		in
igr1_vp_rx_time_stamp	[35:0]		in
igr1_vp_tx_pfc_xoff	1		out
reset	1		in
rst_n	1		in

########################################
# Non-standard Interfaces Ports (info only)
########################################
ahb0_rx_ppe_if_ahb_addr
ahb0_rx_ppe_if_ahb_rd_ack
ahb0_rx_ppe_if_ahb_rd_data
ahb0_rx_ppe_if_ahb_sel
ahb0_rx_ppe_if_ahb_wr
ahb0_rx_ppe_if_ahb_wr_data
ahb0_txppe0_if_ahb_addr
ahb0_txppe0_if_ahb_rd_ack
ahb0_txppe0_if_ahb_rd_data
ahb0_txppe0_if_ahb_sel
ahb0_txppe0_if_ahb_wr
ahb0_txppe0_if_ahb_wr_data
ahb0_txppe1_if_ahb_addr
ahb0_txppe1_if_ahb_rd_ack
ahb0_txppe1_if_ahb_rd_data
ahb0_txppe1_if_ahb_sel
ahb0_txppe1_if_ahb_wr
ahb0_txppe1_if_ahb_wr_data
ahb1_rx_ppe_if_ahb_addr
ahb1_rx_ppe_if_ahb_rd_ack
ahb1_rx_ppe_if_ahb_rd_data
ahb1_rx_ppe_if_ahb_sel
ahb1_rx_ppe_if_ahb_wr
ahb1_rx_ppe_if_ahb_wr_data
ahb1_txppe0_if_ahb_addr
ahb1_txppe0_if_ahb_rd_ack
ahb1_txppe0_if_ahb_rd_data
ahb1_txppe0_if_ahb_sel
ahb1_txppe0_if_ahb_wr
ahb1_txppe0_if_ahb_wr_data
ahb1_txppe1_if_ahb_addr
ahb1_txppe1_if_ahb_rd_ack
ahb1_txppe1_if_ahb_rd_data
ahb1_txppe1_if_ahb_sel
ahb1_txppe1_if_ahb_wr
ahb1_txppe1_if_ahb_wr_data
arst_n
cclk
clk
egr0_ahb_if_ahb_ack_p
egr0_ahb_if_ahb_addr
egr0_ahb_if_ahb_rd_data
egr0_ahb_if_ahb_req_p
egr0_ahb_if_ahb_wr
egr0_ahb_if_ahb_wr_data
egr0_ahb_if_dfxsignal_in
egr0_ahb_if_dfxsignal_out
egr0_epl0_if_epl_tx_data_valid
egr0_epl0_if_epl_tx_data_w_ecc
egr0_epl0_if_epl_tx_ecc
egr0_epl0_if_epl_tx_en_port_num
egr0_epl0_if_epl_tx_enable
egr0_epl0_if_epl_tx_flow_control_tc
egr0_epl0_if_epl_tx_metadata
egr0_epl0_if_epl_tx_pfc_xoff
egr0_epl0_if_epl_tx_port_num
egr0_epl1_if_epl_tx_data_valid
egr0_epl1_if_epl_tx_data_w_ecc
egr0_epl1_if_epl_tx_ecc
egr0_epl1_if_epl_tx_en_port_num
egr0_epl1_if_epl_tx_enable
egr0_epl1_if_epl_tx_flow_control_tc
egr0_epl1_if_epl_tx_metadata
egr0_epl1_if_epl_tx_pfc_xoff
egr0_epl1_if_epl_tx_port_num
egr0_epl2_if_epl_tx_data_valid
egr0_epl2_if_epl_tx_data_w_ecc
egr0_epl2_if_epl_tx_ecc
egr0_epl2_if_epl_tx_en_port_num
egr0_epl2_if_epl_tx_enable
egr0_epl2_if_epl_tx_flow_control_tc
egr0_epl2_if_epl_tx_metadata
egr0_epl2_if_epl_tx_pfc_xoff
egr0_epl2_if_epl_tx_port_num
egr0_epl3_if_epl_tx_data_valid
egr0_epl3_if_epl_tx_data_w_ecc
egr0_epl3_if_epl_tx_ecc
egr0_epl3_if_epl_tx_en_port_num
egr0_epl3_if_epl_tx_enable
egr0_epl3_if_epl_tx_flow_control_tc
egr0_epl3_if_epl_tx_metadata
egr0_epl3_if_epl_tx_pfc_xoff
egr0_epl3_if_epl_tx_port_num
egr0_mc_table_if0_mcsharedtablememory_table_ack
egr0_mc_table_if0_mcsharedtablememory_table_req
egr0_mc_table_if0_mcsharedtablememory_table_rsp
egr0_mc_table_if1_mcsharedtablememory_table_ack
egr0_mc_table_if1_mcsharedtablememory_table_req
egr0_mc_table_if1_mcsharedtablememory_table_rsp
egr0_pod_if_egr_in_tagring_out
egr0_pod_if_egr_out_tagring_in
egr0_ppestm_if0_wdata
egr0_ppestm_if0_wen
egr0_ppestm_if1_wdata
egr0_ppestm_if1_wen
egr0_ppestm_if_wdata
egr0_ppestm_if_wen
egr0_smm_writearb_if_wreq
egr0_smm_writearb_if_wreq_credits
egr0_smm_writearb_if_wreq_valid
egr0_statsmgmt_if_localstats
egr0_statsmgmt_if_localstatsstall
egr0_statsmgmt_if_updatedstats
egr0_vp_if0_epl_vp_cpp_tx_metadata
egr0_vp_if0_epl_vp_tx_data_valid
egr0_vp_if0_epl_vp_tx_data_w_ecc
egr0_vp_if0_epl_vp_tx_ecc
egr0_vp_if0_epl_vp_tx_en_port_num
egr0_vp_if0_epl_vp_tx_enable
egr0_vp_if0_epl_vp_tx_flow_control_tc
egr0_vp_if0_epl_vp_tx_metadata
egr0_vp_if0_epl_vp_tx_pfc_xoff
egr0_vp_if0_epl_vp_tx_port_num
egr0_vp_if1_epl_vp_cpp_tx_metadata
egr0_vp_if1_epl_vp_tx_data_valid
egr0_vp_if1_epl_vp_tx_data_w_ecc
egr0_vp_if1_epl_vp_tx_ecc
egr0_vp_if1_epl_vp_tx_en_port_num
egr0_vp_if1_epl_vp_tx_enable
egr0_vp_if1_epl_vp_tx_flow_control_tc
egr0_vp_if1_epl_vp_tx_metadata
egr0_vp_if1_epl_vp_tx_pfc_xoff
egr0_vp_if1_epl_vp_tx_port_num
egr1_ahb_if_ahb_ack_p
egr1_ahb_if_ahb_addr
egr1_ahb_if_ahb_rd_data
egr1_ahb_if_ahb_req_p
egr1_ahb_if_ahb_wr
egr1_ahb_if_ahb_wr_data
egr1_ahb_if_dfxsignal_in
egr1_ahb_if_dfxsignal_out
egr1_epl0_if_epl_tx_data_valid
egr1_epl0_if_epl_tx_data_w_ecc
egr1_epl0_if_epl_tx_ecc
egr1_epl0_if_epl_tx_en_port_num
egr1_epl0_if_epl_tx_enable
egr1_epl0_if_epl_tx_flow_control_tc
egr1_epl0_if_epl_tx_metadata
egr1_epl0_if_epl_tx_pfc_xoff
egr1_epl0_if_epl_tx_port_num
egr1_epl1_if_epl_tx_data_valid
egr1_epl1_if_epl_tx_data_w_ecc
egr1_epl1_if_epl_tx_ecc
egr1_epl1_if_epl_tx_en_port_num
egr1_epl1_if_epl_tx_enable
egr1_epl1_if_epl_tx_flow_control_tc
egr1_epl1_if_epl_tx_metadata
egr1_epl1_if_epl_tx_pfc_xoff
egr1_epl1_if_epl_tx_port_num
egr1_epl2_if_epl_tx_data_valid
egr1_epl2_if_epl_tx_data_w_ecc
egr1_epl2_if_epl_tx_ecc
egr1_epl2_if_epl_tx_en_port_num
egr1_epl2_if_epl_tx_enable
egr1_epl2_if_epl_tx_flow_control_tc
egr1_epl2_if_epl_tx_metadata
egr1_epl2_if_epl_tx_pfc_xoff
egr1_epl2_if_epl_tx_port_num
egr1_epl3_if_epl_tx_data_valid
egr1_epl3_if_epl_tx_data_w_ecc
egr1_epl3_if_epl_tx_ecc
egr1_epl3_if_epl_tx_en_port_num
egr1_epl3_if_epl_tx_enable
egr1_epl3_if_epl_tx_flow_control_tc
egr1_epl3_if_epl_tx_metadata
egr1_epl3_if_epl_tx_pfc_xoff
egr1_epl3_if_epl_tx_port_num
egr1_mc_table_if0_mcsharedtablememory_table_ack
egr1_mc_table_if0_mcsharedtablememory_table_req
egr1_mc_table_if0_mcsharedtablememory_table_rsp
egr1_mc_table_if1_mcsharedtablememory_table_ack
egr1_mc_table_if1_mcsharedtablememory_table_req
egr1_mc_table_if1_mcsharedtablememory_table_rsp
egr1_pod_if_egr_in_tagring_out
egr1_pod_if_egr_out_tagring_in
egr1_ppestm_if0_wdata
egr1_ppestm_if0_wen
egr1_ppestm_if1_wdata
egr1_ppestm_if1_wen
egr1_ppestm_if_wdata
egr1_ppestm_if_wen
egr1_smm_writearb_if_wreq
egr1_smm_writearb_if_wreq_credits
egr1_smm_writearb_if_wreq_valid
egr1_statsmgmt_if_localstats
egr1_statsmgmt_if_localstatsstall
egr1_statsmgmt_if_updatedstats
egr1_vp_if0_epl_vp_cpp_tx_metadata
egr1_vp_if0_epl_vp_tx_data_valid
egr1_vp_if0_epl_vp_tx_data_w_ecc
egr1_vp_if0_epl_vp_tx_ecc
egr1_vp_if0_epl_vp_tx_en_port_num
egr1_vp_if0_epl_vp_tx_enable
egr1_vp_if0_epl_vp_tx_flow_control_tc
egr1_vp_if0_epl_vp_tx_metadata
egr1_vp_if0_epl_vp_tx_pfc_xoff
egr1_vp_if0_epl_vp_tx_port_num
egr1_vp_if1_epl_vp_cpp_tx_metadata
egr1_vp_if1_epl_vp_tx_data_valid
egr1_vp_if1_epl_vp_tx_data_w_ecc
egr1_vp_if1_epl_vp_tx_ecc
egr1_vp_if1_epl_vp_tx_en_port_num
egr1_vp_if1_epl_vp_tx_enable
egr1_vp_if1_epl_vp_tx_flow_control_tc
egr1_vp_if1_epl_vp_tx_metadata
egr1_vp_if1_epl_vp_tx_pfc_xoff
egr1_vp_if1_epl_vp_tx_port_num
epl0_igr0_rx_data_valid
epl0_igr0_rx_data_w_ecc
epl0_igr0_rx_ecc
epl0_igr0_rx_flow_control_tc
epl0_igr0_rx_metadata
epl0_igr0_rx_pfc_xoff
epl0_igr0_rx_port_num
epl0_igr0_rx_time_stamp
epl0_igr1_rx_data_valid
epl0_igr1_rx_data_w_ecc
epl0_igr1_rx_ecc
epl0_igr1_rx_flow_control_tc
epl0_igr1_rx_metadata
epl0_igr1_rx_pfc_xoff
epl0_igr1_rx_port_num
epl0_igr1_rx_time_stamp
epl1_igr0_rx_data_valid
epl1_igr0_rx_data_w_ecc
epl1_igr0_rx_ecc
epl1_igr0_rx_flow_control_tc
epl1_igr0_rx_metadata
epl1_igr0_rx_pfc_xoff
epl1_igr0_rx_port_num
epl1_igr0_rx_time_stamp
epl1_igr1_rx_data_valid
epl1_igr1_rx_data_w_ecc
epl1_igr1_rx_ecc
epl1_igr1_rx_flow_control_tc
epl1_igr1_rx_metadata
epl1_igr1_rx_pfc_xoff
epl1_igr1_rx_port_num
epl1_igr1_rx_time_stamp
epl2_igr0_rx_data_valid
epl2_igr0_rx_data_w_ecc
epl2_igr0_rx_ecc
epl2_igr0_rx_flow_control_tc
epl2_igr0_rx_metadata
epl2_igr0_rx_pfc_xoff
epl2_igr0_rx_port_num
epl2_igr0_rx_time_stamp
epl2_igr1_rx_data_valid
epl2_igr1_rx_data_w_ecc
epl2_igr1_rx_ecc
epl2_igr1_rx_flow_control_tc
epl2_igr1_rx_metadata
epl2_igr1_rx_pfc_xoff
epl2_igr1_rx_port_num
epl2_igr1_rx_time_stamp
epl3_igr0_rx_data_valid
epl3_igr0_rx_data_w_ecc
epl3_igr0_rx_ecc
epl3_igr0_rx_flow_control_tc
epl3_igr0_rx_metadata
epl3_igr0_rx_pfc_xoff
epl3_igr0_rx_port_num
epl3_igr0_rx_time_stamp
epl3_igr1_rx_data_valid
epl3_igr1_rx_data_w_ecc
epl3_igr1_rx_ecc
epl3_igr1_rx_flow_control_tc
epl3_igr1_rx_metadata
epl3_igr1_rx_pfc_xoff
epl3_igr1_rx_port_num
epl3_igr1_rx_time_stamp
glb0_rx_ppe_if_glb_ack
glb0_rx_ppe_if_glb_sync
glb0_txppe0_if_glb_ack
glb0_txppe0_if_glb_sync
glb0_txppe1_if_glb_ack
glb0_txppe1_if_glb_sync
glb1_rx_ppe_if_glb_ack
glb1_rx_ppe_if_glb_sync
glb1_txppe0_if_glb_ack
glb1_txppe0_if_glb_sync
glb1_txppe1_if_glb_ack
glb1_txppe1_if_glb_sync
igr0_vp_cpp_rx_metadata
igr0_vp_rx_data_valid
igr0_vp_rx_data_w_ecc
igr0_vp_rx_ecc
igr0_vp_rx_flow_control_tc
igr0_vp_rx_metadata
igr0_vp_rx_port_num
igr0_vp_rx_time_stamp
igr0_vp_tx_pfc_xoff
igr1_vp_cpp_rx_metadata
igr1_vp_rx_data_valid
igr1_vp_rx_data_w_ecc
igr1_vp_rx_ecc
igr1_vp_rx_flow_control_tc
igr1_vp_rx_metadata
igr1_vp_rx_port_num
igr1_vp_rx_time_stamp
igr1_vp_tx_pfc_xoff
reset
rst_n

#########################################################################
# Non-standard Interfaces Ports with IfUnconnected attribute 
#########################################################################

#########################################################################
# Non-standard Interfaces Ports with user defined tags 
#########################################################################

#########################################################################
# Statistics                                                            
# Num Standard               : 0                                 
# Num AdHoc                  : 303                               
# Num AdHoc (attribute)      : 0                          
# Num AdHoc (user tagged)    : 0                          
#########################################################################
