Release 14.7 ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc tests/vfat2.ucf -uc
tests/clocking.ucf -p xc6vlx130t-ff1156-1 test_top.ngc test_top.ngd

Reading NGO file "Z:/Documents/PhD/Code/OptoHybrid_v1.5/test_prj/test_top.ngc"
...
Loading design module "ipcore_dir/test_ila.ngc"...
Loading design module "ipcore_dir/test_icon.ngc"...
INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/test_top/test_top
	/test_top/test_ila_inst

-----------------------------------------------
INFO:Security:71 - If a license for part 'xc6vlx130t' is available, it will be
possible to use 'ChipScopePro_TDP' instead of 'ChipScopePro'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

-----------------------------------------------

-----------------------------------------------
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "tests/vfat2.ucf" ...
Annotating constraints to design from ucf file "tests/clocking.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 200284 kilobytes

Writing NGD file "test_top.ngd" ...
Total REAL time to NGDBUILD completion:  7 sec
Total CPU time to NGDBUILD completion:   7 sec

Writing NGDBUILD log file "test_top.bld"...
