###############################################################
#  Generated by:      Cadence Encounter 11.12-s136_1
#  OS:                Linux x86_64(Host ID thor.doe.carleton.ca)
#  Generated on:      Tue Mar 10 01:12:23 2020
#  Design:            routingCache
#  Command:           optDesign -postRoute
###############################################################
Path 1: MET Setup Check with Pin cfg_reg[3]/CP 
Endpoint:   cfg_reg[3]/E       (v) checked with  leading edge of 'clk'
Beginpoint: entry_reg[2][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.100
- Setup                         0.157
+ Phase Shift                  10.000
= Required Time                 9.943
- Arrival Time                  1.621
= Slack Time                    8.322
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.322 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.366 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.055 |   0.099 |    8.421 | 
     | entry_reg[2][30] | CP ^ -> Q v  | EDFQD1   | 0.140 |   0.239 |    8.561 | 
     | U741             | C1 v -> ZN ^ | AOI222D0 | 0.205 |   0.444 |    8.766 | 
     | U737             | A1 ^ -> Z ^  | AN4D0    | 0.177 |   0.621 |    8.943 | 
     | U736             | A2 ^ -> ZN v | CKND2D0  | 0.139 |   0.761 |    9.082 | 
     | U705             | A2 v -> Z v  | CKAN2D1  | 0.297 |   1.057 |    9.379 | 
     | U701             | A2 v -> ZN ^ | NR4D0    | 0.164 |   1.222 |    9.543 | 
     | U553             | A4 ^ -> ZN v | ND4D2    | 0.398 |   1.620 |    9.942 | 
     | cfg_reg[3]       | E v          | EDFQD2   | 0.001 |   1.621 |    9.943 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.322 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.278 | 
     | clk__L2_I4 | I ^ -> Z ^ | CKBD24 | 0.056 |   0.100 |   -8.222 | 
     | cfg_reg[3] | CP ^       | EDFQD2 | 0.000 |   0.100 |   -8.222 | 
     +---------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin cfg_reg[16]/CP 
Endpoint:   cfg_reg[16]/E      (v) checked with  leading edge of 'clk'
Beginpoint: entry_reg[2][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.101
- Setup                         0.157
+ Phase Shift                  10.000
= Required Time                 9.944
- Arrival Time                  1.622
= Slack Time                    8.322
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.322 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.366 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.055 |   0.099 |    8.421 | 
     | entry_reg[2][30] | CP ^ -> Q v  | EDFQD1   | 0.140 |   0.239 |    8.561 | 
     | U741             | C1 v -> ZN ^ | AOI222D0 | 0.205 |   0.444 |    8.766 | 
     | U737             | A1 ^ -> Z ^  | AN4D0    | 0.177 |   0.621 |    8.943 | 
     | U736             | A2 ^ -> ZN v | CKND2D0  | 0.139 |   0.761 |    9.082 | 
     | U705             | A2 v -> Z v  | CKAN2D1  | 0.297 |   1.057 |    9.379 | 
     | U701             | A2 v -> ZN ^ | NR4D0    | 0.164 |   1.222 |    9.543 | 
     | U553             | A4 ^ -> ZN v | ND4D2    | 0.398 |   1.620 |    9.942 | 
     | cfg_reg[16]      | E v          | EDFQD2   | 0.002 |   1.622 |    9.944 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.322 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.278 | 
     | clk__L2_I4  | I ^ -> Z ^ | CKBD24 | 0.056 |   0.100 |   -8.222 | 
     | cfg_reg[16] | CP ^       | EDFQD2 | 0.001 |   0.101 |   -8.221 | 
     +----------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin cfg_reg[10]/CP 
Endpoint:   cfg_reg[10]/E      (v) checked with  leading edge of 'clk'
Beginpoint: entry_reg[2][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.099
- Setup                         0.157
+ Phase Shift                  10.000
= Required Time                 9.942
- Arrival Time                  1.621
= Slack Time                    8.322
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.322 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.366 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.055 |   0.099 |    8.421 | 
     | entry_reg[2][30] | CP ^ -> Q v  | EDFQD1   | 0.140 |   0.239 |    8.561 | 
     | U741             | C1 v -> ZN ^ | AOI222D0 | 0.205 |   0.444 |    8.766 | 
     | U737             | A1 ^ -> Z ^  | AN4D0    | 0.177 |   0.621 |    8.943 | 
     | U736             | A2 ^ -> ZN v | CKND2D0  | 0.139 |   0.761 |    9.082 | 
     | U705             | A2 v -> Z v  | CKAN2D1  | 0.297 |   1.057 |    9.379 | 
     | U701             | A2 v -> ZN ^ | NR4D0    | 0.164 |   1.222 |    9.544 | 
     | U553             | A4 ^ -> ZN v | ND4D2    | 0.398 |   1.620 |    9.942 | 
     | cfg_reg[10]      | E v          | EDFQD2   | 0.000 |   1.621 |    9.942 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.322 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.278 | 
     | clk__L2_I0  | I ^ -> Z ^ | CKBD20 | 0.055 |   0.099 |   -8.223 | 
     | cfg_reg[10] | CP ^       | EDFQD2 | 0.000 |   0.099 |   -8.222 | 
     +----------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin cfg_reg[0]/CP 
Endpoint:   cfg_reg[0]/E       (v) checked with  leading edge of 'clk'
Beginpoint: entry_reg[2][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.101
- Setup                         0.157
+ Phase Shift                  10.000
= Required Time                 9.944
- Arrival Time                  1.622
= Slack Time                    8.322
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.322 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.366 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.055 |   0.099 |    8.421 | 
     | entry_reg[2][30] | CP ^ -> Q v  | EDFQD1   | 0.140 |   0.239 |    8.561 | 
     | U741             | C1 v -> ZN ^ | AOI222D0 | 0.205 |   0.444 |    8.766 | 
     | U737             | A1 ^ -> Z ^  | AN4D0    | 0.177 |   0.621 |    8.943 | 
     | U736             | A2 ^ -> ZN v | CKND2D0  | 0.139 |   0.761 |    9.083 | 
     | U705             | A2 v -> Z v  | CKAN2D1  | 0.297 |   1.057 |    9.380 | 
     | U701             | A2 v -> ZN ^ | NR4D0    | 0.164 |   1.222 |    9.544 | 
     | U553             | A4 ^ -> ZN v | ND4D2    | 0.398 |   1.620 |    9.942 | 
     | cfg_reg[0]       | E v          | EDFQD2   | 0.002 |   1.622 |    9.944 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.322 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.278 | 
     | clk__L2_I4 | I ^ -> Z ^ | CKBD24 | 0.056 |   0.100 |   -8.222 | 
     | cfg_reg[0] | CP ^       | EDFQD2 | 0.001 |   0.101 |   -8.221 | 
     +---------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin cfg_reg[11]/CP 
Endpoint:   cfg_reg[11]/E      (v) checked with  leading edge of 'clk'
Beginpoint: entry_reg[2][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.100
- Setup                         0.157
+ Phase Shift                  10.000
= Required Time                 9.943
- Arrival Time                  1.620
= Slack Time                    8.322
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.322 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.367 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.055 |   0.099 |    8.421 | 
     | entry_reg[2][30] | CP ^ -> Q v  | EDFQD1   | 0.140 |   0.239 |    8.562 | 
     | U741             | C1 v -> ZN ^ | AOI222D0 | 0.205 |   0.444 |    8.766 | 
     | U737             | A1 ^ -> Z ^  | AN4D0    | 0.177 |   0.621 |    8.944 | 
     | U736             | A2 ^ -> ZN v | CKND2D0  | 0.139 |   0.761 |    9.083 | 
     | U705             | A2 v -> Z v  | CKAN2D1  | 0.297 |   1.057 |    9.380 | 
     | U701             | A2 v -> ZN ^ | NR4D0    | 0.164 |   1.222 |    9.544 | 
     | U553             | A4 ^ -> ZN v | ND4D2    | 0.398 |   1.620 |    9.943 | 
     | cfg_reg[11]      | E v          | EDFQD2   | 0.000 |   1.620 |    9.943 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.322 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.278 | 
     | clk__L2_I0  | I ^ -> Z ^ | CKBD20 | 0.055 |   0.099 |   -8.223 | 
     | cfg_reg[11] | CP ^       | EDFQD2 | 0.001 |   0.100 |   -8.223 | 
     +----------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin cfg_reg[12]/CP 
Endpoint:   cfg_reg[12]/E      (v) checked with  leading edge of 'clk'
Beginpoint: entry_reg[2][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.101
- Setup                         0.157
+ Phase Shift                  10.000
= Required Time                 9.944
- Arrival Time                  1.621
= Slack Time                    8.323
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.322 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.367 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.055 |   0.099 |    8.421 | 
     | entry_reg[2][30] | CP ^ -> Q v  | EDFQD1   | 0.140 |   0.239 |    8.562 | 
     | U741             | C1 v -> ZN ^ | AOI222D0 | 0.205 |   0.444 |    8.766 | 
     | U737             | A1 ^ -> Z ^  | AN4D0    | 0.177 |   0.621 |    8.944 | 
     | U736             | A2 ^ -> ZN v | CKND2D0  | 0.139 |   0.761 |    9.083 | 
     | U705             | A2 v -> Z v  | CKAN2D1  | 0.297 |   1.057 |    9.380 | 
     | U701             | A2 v -> ZN ^ | NR4D0    | 0.164 |   1.222 |    9.544 | 
     | U553             | A4 ^ -> ZN v | ND4D2    | 0.398 |   1.620 |    9.943 | 
     | cfg_reg[12]      | E v          | EDFQD2   | 0.001 |   1.621 |    9.944 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.323 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.278 | 
     | clk__L2_I4  | I ^ -> Z ^ | CKBD24 | 0.056 |   0.100 |   -8.223 | 
     | cfg_reg[12] | CP ^       | EDFQD2 | 0.001 |   0.101 |   -8.222 | 
     +----------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin cfg_reg[19]/CP 
Endpoint:   cfg_reg[19]/E      (v) checked with  leading edge of 'clk'
Beginpoint: entry_reg[2][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.101
- Setup                         0.157
+ Phase Shift                  10.000
= Required Time                 9.944
- Arrival Time                  1.621
= Slack Time                    8.323
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.322 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.367 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.055 |   0.099 |    8.421 | 
     | entry_reg[2][30] | CP ^ -> Q v  | EDFQD1   | 0.140 |   0.239 |    8.562 | 
     | U741             | C1 v -> ZN ^ | AOI222D0 | 0.205 |   0.444 |    8.766 | 
     | U737             | A1 ^ -> Z ^  | AN4D0    | 0.177 |   0.621 |    8.944 | 
     | U736             | A2 ^ -> ZN v | CKND2D0  | 0.139 |   0.761 |    9.083 | 
     | U705             | A2 v -> Z v  | CKAN2D1  | 0.297 |   1.057 |    9.380 | 
     | U701             | A2 v -> ZN ^ | NR4D0    | 0.164 |   1.222 |    9.544 | 
     | U553             | A4 ^ -> ZN v | ND4D2    | 0.398 |   1.620 |    9.943 | 
     | cfg_reg[19]      | E v          | EDFQD2   | 0.001 |   1.621 |    9.944 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.323 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.278 | 
     | clk__L2_I4  | I ^ -> Z ^ | CKBD24 | 0.056 |   0.100 |   -8.223 | 
     | cfg_reg[19] | CP ^       | EDFQD2 | 0.001 |   0.101 |   -8.222 | 
     +----------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin cfg_reg[13]/CP 
Endpoint:   cfg_reg[13]/E      (v) checked with  leading edge of 'clk'
Beginpoint: entry_reg[2][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.101
- Setup                         0.157
+ Phase Shift                  10.000
= Required Time                 9.944
- Arrival Time                  1.621
= Slack Time                    8.323
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.323 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.367 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.055 |   0.099 |    8.422 | 
     | entry_reg[2][30] | CP ^ -> Q v  | EDFQD1   | 0.140 |   0.239 |    8.562 | 
     | U741             | C1 v -> ZN ^ | AOI222D0 | 0.205 |   0.444 |    8.767 | 
     | U737             | A1 ^ -> Z ^  | AN4D0    | 0.177 |   0.621 |    8.944 | 
     | U736             | A2 ^ -> ZN v | CKND2D0  | 0.139 |   0.761 |    9.083 | 
     | U705             | A2 v -> Z v  | CKAN2D1  | 0.297 |   1.057 |    9.380 | 
     | U701             | A2 v -> ZN ^ | NR4D0    | 0.164 |   1.222 |    9.544 | 
     | U553             | A4 ^ -> ZN v | ND4D2    | 0.398 |   1.620 |    9.943 | 
     | cfg_reg[13]      | E v          | EDFQD2   | 0.001 |   1.621 |    9.944 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.323 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.279 | 
     | clk__L2_I4  | I ^ -> Z ^ | CKBD24 | 0.056 |   0.100 |   -8.223 | 
     | cfg_reg[13] | CP ^       | EDFQD2 | 0.001 |   0.101 |   -8.222 | 
     +----------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin cfg_reg[9]/CP 
Endpoint:   cfg_reg[9]/E       (v) checked with  leading edge of 'clk'
Beginpoint: entry_reg[2][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.103
- Setup                         0.157
+ Phase Shift                  10.000
= Required Time                 9.946
- Arrival Time                  1.622
= Slack Time                    8.324
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.324 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.368 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.055 |   0.099 |    8.422 | 
     | entry_reg[2][30] | CP ^ -> Q v  | EDFQD1   | 0.140 |   0.239 |    8.563 | 
     | U741             | C1 v -> ZN ^ | AOI222D0 | 0.205 |   0.444 |    8.768 | 
     | U737             | A1 ^ -> Z ^  | AN4D0    | 0.177 |   0.621 |    8.945 | 
     | U736             | A2 ^ -> ZN v | CKND2D0  | 0.139 |   0.761 |    9.084 | 
     | U705             | A2 v -> Z v  | CKAN2D1  | 0.297 |   1.057 |    9.381 | 
     | U701             | A2 v -> ZN ^ | NR4D0    | 0.164 |   1.222 |    9.545 | 
     | U553             | A4 ^ -> ZN v | ND4D2    | 0.398 |   1.620 |    9.944 | 
     | cfg_reg[9]       | E v          | EDFQD2   | 0.002 |   1.622 |    9.946 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.324 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.280 | 
     | clk__L2_I3 | I ^ -> Z ^ | CKBD20 | 0.057 |   0.101 |   -8.222 | 
     | cfg_reg[9] | CP ^       | EDFQD2 | 0.001 |   0.102 |   -8.221 | 
     +---------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin cfg_reg[14]/CP 
Endpoint:   cfg_reg[14]/E      (v) checked with  leading edge of 'clk'
Beginpoint: entry_reg[2][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.103
- Setup                         0.157
+ Phase Shift                  10.000
= Required Time                 9.946
- Arrival Time                  1.622
= Slack Time                    8.324
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.324 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.368 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.055 |   0.099 |    8.422 | 
     | entry_reg[2][30] | CP ^ -> Q v  | EDFQD1   | 0.140 |   0.239 |    8.563 | 
     | U741             | C1 v -> ZN ^ | AOI222D0 | 0.205 |   0.444 |    8.768 | 
     | U737             | A1 ^ -> Z ^  | AN4D0    | 0.177 |   0.621 |    8.945 | 
     | U736             | A2 ^ -> ZN v | CKND2D0  | 0.139 |   0.761 |    9.084 | 
     | U705             | A2 v -> Z v  | CKAN2D1  | 0.297 |   1.057 |    9.381 | 
     | U701             | A2 v -> ZN ^ | NR4D0    | 0.164 |   1.222 |    9.545 | 
     | U553             | A4 ^ -> ZN v | ND4D2    | 0.398 |   1.620 |    9.944 | 
     | cfg_reg[14]      | E v          | EDFQD2   | 0.002 |   1.622 |    9.946 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.324 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.280 | 
     | clk__L2_I3  | I ^ -> Z ^ | CKBD20 | 0.057 |   0.102 |   -8.222 | 
     | cfg_reg[14] | CP ^       | EDFQD2 | 0.001 |   0.103 |   -8.221 | 
     +----------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin cfg_reg[1]/CP 
Endpoint:   cfg_reg[1]/E       (v) checked with  leading edge of 'clk'
Beginpoint: entry_reg[2][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.103
- Setup                         0.157
+ Phase Shift                  10.000
= Required Time                 9.946
- Arrival Time                  1.623
= Slack Time                    8.324
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.324 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.368 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.055 |   0.099 |    8.423 | 
     | entry_reg[2][30] | CP ^ -> Q v  | EDFQD1   | 0.140 |   0.239 |    8.563 | 
     | U741             | C1 v -> ZN ^ | AOI222D0 | 0.205 |   0.444 |    8.768 | 
     | U737             | A1 ^ -> Z ^  | AN4D0    | 0.177 |   0.621 |    8.945 | 
     | U736             | A2 ^ -> ZN v | CKND2D0  | 0.139 |   0.761 |    9.084 | 
     | U705             | A2 v -> Z v  | CKAN2D1  | 0.297 |   1.057 |    9.381 | 
     | U701             | A2 v -> ZN ^ | NR4D0    | 0.164 |   1.222 |    9.545 | 
     | U553             | A4 ^ -> ZN v | ND4D2    | 0.398 |   1.620 |    9.944 | 
     | cfg_reg[1]       | E v          | EDFQD2   | 0.003 |   1.623 |    9.946 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.324 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.280 | 
     | clk__L2_I3 | I ^ -> Z ^ | CKBD20 | 0.057 |   0.101 |   -8.222 | 
     | cfg_reg[1] | CP ^       | EDFQD2 | 0.002 |   0.103 |   -8.221 | 
     +---------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin cfg_reg[7]/CP 
Endpoint:   cfg_reg[7]/E       (v) checked with  leading edge of 'clk'
Beginpoint: entry_reg[2][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.103
- Setup                         0.157
+ Phase Shift                  10.000
= Required Time                 9.946
- Arrival Time                  1.622
= Slack Time                    8.324
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.324 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.368 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.055 |   0.099 |    8.423 | 
     | entry_reg[2][30] | CP ^ -> Q v  | EDFQD1   | 0.140 |   0.239 |    8.563 | 
     | U741             | C1 v -> ZN ^ | AOI222D0 | 0.205 |   0.444 |    8.768 | 
     | U737             | A1 ^ -> Z ^  | AN4D0    | 0.177 |   0.621 |    8.945 | 
     | U736             | A2 ^ -> ZN v | CKND2D0  | 0.139 |   0.761 |    9.084 | 
     | U705             | A2 v -> Z v  | CKAN2D1  | 0.297 |   1.057 |    9.381 | 
     | U701             | A2 v -> ZN ^ | NR4D0    | 0.164 |   1.222 |    9.546 | 
     | U553             | A4 ^ -> ZN v | ND4D2    | 0.398 |   1.620 |    9.944 | 
     | cfg_reg[7]       | E v          | EDFQD2   | 0.002 |   1.622 |    9.946 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.324 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.280 | 
     | clk__L2_I3 | I ^ -> Z ^ | CKBD20 | 0.057 |   0.101 |   -8.222 | 
     | cfg_reg[7] | CP ^       | EDFQD2 | 0.002 |   0.103 |   -8.221 | 
     +---------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin cfg_reg[15]/CP 
Endpoint:   cfg_reg[15]/E      (v) checked with  leading edge of 'clk'
Beginpoint: entry_reg[2][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.103
- Setup                         0.157
+ Phase Shift                  10.000
= Required Time                 9.947
- Arrival Time                  1.623
= Slack Time                    8.324
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.324 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.368 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.055 |   0.099 |    8.423 | 
     | entry_reg[2][30] | CP ^ -> Q v  | EDFQD1   | 0.140 |   0.239 |    8.563 | 
     | U741             | C1 v -> ZN ^ | AOI222D0 | 0.205 |   0.444 |    8.768 | 
     | U737             | A1 ^ -> Z ^  | AN4D0    | 0.177 |   0.621 |    8.945 | 
     | U736             | A2 ^ -> ZN v | CKND2D0  | 0.139 |   0.761 |    9.084 | 
     | U705             | A2 v -> Z v  | CKAN2D1  | 0.297 |   1.057 |    9.381 | 
     | U701             | A2 v -> ZN ^ | NR4D0    | 0.164 |   1.222 |    9.546 | 
     | U553             | A4 ^ -> ZN v | ND4D2    | 0.398 |   1.620 |    9.944 | 
     | cfg_reg[15]      | E v          | EDFQD2   | 0.003 |   1.623 |    9.947 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.324 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.280 | 
     | clk__L2_I3  | I ^ -> Z ^ | CKBD20 | 0.057 |   0.101 |   -8.222 | 
     | cfg_reg[15] | CP ^       | EDFQD2 | 0.002 |   0.103 |   -8.221 | 
     +----------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin cfg_reg[18]/CP 
Endpoint:   cfg_reg[18]/E      (v) checked with  leading edge of 'clk'
Beginpoint: entry_reg[2][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.103
- Setup                         0.157
+ Phase Shift                  10.000
= Required Time                 9.947
- Arrival Time                  1.623
= Slack Time                    8.324
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.324 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.368 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.055 |   0.099 |    8.423 | 
     | entry_reg[2][30] | CP ^ -> Q v  | EDFQD1   | 0.140 |   0.239 |    8.563 | 
     | U741             | C1 v -> ZN ^ | AOI222D0 | 0.205 |   0.444 |    8.768 | 
     | U737             | A1 ^ -> Z ^  | AN4D0    | 0.177 |   0.621 |    8.945 | 
     | U736             | A2 ^ -> ZN v | CKND2D0  | 0.139 |   0.761 |    9.084 | 
     | U705             | A2 v -> Z v  | CKAN2D1  | 0.297 |   1.057 |    9.381 | 
     | U701             | A2 v -> ZN ^ | NR4D0    | 0.164 |   1.222 |    9.546 | 
     | U553             | A4 ^ -> ZN v | ND4D2    | 0.398 |   1.620 |    9.944 | 
     | cfg_reg[18]      | E v          | EDFQD2   | 0.003 |   1.623 |    9.947 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.324 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.280 | 
     | clk__L2_I3  | I ^ -> Z ^ | CKBD20 | 0.057 |   0.101 |   -8.222 | 
     | cfg_reg[18] | CP ^       | EDFQD2 | 0.002 |   0.103 |   -8.221 | 
     +----------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin cfg_reg[6]/CP 
Endpoint:   cfg_reg[6]/E       (v) checked with  leading edge of 'clk'
Beginpoint: entry_reg[2][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.103
- Setup                         0.156
+ Phase Shift                  10.000
= Required Time                 9.946
- Arrival Time                  1.622
= Slack Time                    8.324
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.324 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.368 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.055 |   0.099 |    8.423 | 
     | entry_reg[2][30] | CP ^ -> Q v  | EDFQD1   | 0.140 |   0.239 |    8.563 | 
     | U741             | C1 v -> ZN ^ | AOI222D0 | 0.205 |   0.444 |    8.768 | 
     | U737             | A1 ^ -> Z ^  | AN4D0    | 0.177 |   0.621 |    8.945 | 
     | U736             | A2 ^ -> ZN v | CKND2D0  | 0.139 |   0.761 |    9.085 | 
     | U705             | A2 v -> Z v  | CKAN2D1  | 0.297 |   1.057 |    9.382 | 
     | U701             | A2 v -> ZN ^ | NR4D0    | 0.164 |   1.222 |    9.546 | 
     | U553             | A4 ^ -> ZN v | ND4D2    | 0.398 |   1.620 |    9.944 | 
     | cfg_reg[6]       | E v          | EDFQD2   | 0.002 |   1.622 |    9.946 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.324 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.280 | 
     | clk__L2_I5 | I ^ -> Z ^ | CKBD20 | 0.055 |   0.099 |   -8.225 | 
     | cfg_reg[6] | CP ^       | EDFQD2 | 0.003 |   0.103 |   -8.221 | 
     +---------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin cfg_reg[4]/CP 
Endpoint:   cfg_reg[4]/E       (v) checked with  leading edge of 'clk'
Beginpoint: entry_reg[2][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.103
- Setup                         0.156
+ Phase Shift                  10.000
= Required Time                 9.946
- Arrival Time                  1.622
= Slack Time                    8.324
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.324 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.368 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.055 |   0.099 |    8.423 | 
     | entry_reg[2][30] | CP ^ -> Q v  | EDFQD1   | 0.140 |   0.239 |    8.563 | 
     | U741             | C1 v -> ZN ^ | AOI222D0 | 0.205 |   0.444 |    8.768 | 
     | U737             | A1 ^ -> Z ^  | AN4D0    | 0.177 |   0.621 |    8.946 | 
     | U736             | A2 ^ -> ZN v | CKND2D0  | 0.139 |   0.761 |    9.085 | 
     | U705             | A2 v -> Z v  | CKAN2D1  | 0.297 |   1.057 |    9.382 | 
     | U701             | A2 v -> ZN ^ | NR4D0    | 0.164 |   1.222 |    9.546 | 
     | U553             | A4 ^ -> ZN v | ND4D2    | 0.398 |   1.620 |    9.944 | 
     | cfg_reg[4]       | E v          | EDFQD2   | 0.002 |   1.622 |    9.946 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.324 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.280 | 
     | clk__L2_I5 | I ^ -> Z ^ | CKBD20 | 0.055 |   0.099 |   -8.225 | 
     | cfg_reg[4] | CP ^       | EDFQD2 | 0.004 |   0.103 |   -8.221 | 
     +---------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin cfg_reg[5]/CP 
Endpoint:   cfg_reg[5]/E       (v) checked with  leading edge of 'clk'
Beginpoint: entry_reg[2][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.102
- Setup                         0.157
+ Phase Shift                  10.000
= Required Time                 9.945
- Arrival Time                  1.621
= Slack Time                    8.324
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.324 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.368 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.055 |   0.099 |    8.423 | 
     | entry_reg[2][30] | CP ^ -> Q v  | EDFQD1   | 0.140 |   0.239 |    8.563 | 
     | U741             | C1 v -> ZN ^ | AOI222D0 | 0.205 |   0.444 |    8.768 | 
     | U737             | A1 ^ -> Z ^  | AN4D0    | 0.177 |   0.621 |    8.946 | 
     | U736             | A2 ^ -> ZN v | CKND2D0  | 0.139 |   0.761 |    9.085 | 
     | U705             | A2 v -> Z v  | CKAN2D1  | 0.297 |   1.057 |    9.382 | 
     | U701             | A2 v -> ZN ^ | NR4D0    | 0.164 |   1.222 |    9.546 | 
     | U553             | A4 ^ -> ZN v | ND4D2    | 0.398 |   1.620 |    9.944 | 
     | cfg_reg[5]       | E v          | EDFQD2   | 0.001 |   1.621 |    9.945 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.324 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.280 | 
     | clk__L2_I1 | I ^ -> Z ^ | CKBD20 | 0.056 |   0.100 |   -8.224 | 
     | cfg_reg[5] | CP ^       | EDFQD2 | 0.001 |   0.102 |   -8.223 | 
     +---------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin cfg_reg[2]/CP 
Endpoint:   cfg_reg[2]/E       (v) checked with  leading edge of 'clk'
Beginpoint: entry_reg[2][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.102
- Setup                         0.157
+ Phase Shift                  10.000
= Required Time                 9.945
- Arrival Time                  1.620
= Slack Time                    8.325
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.325 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.369 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.055 |   0.099 |    8.424 | 
     | entry_reg[2][30] | CP ^ -> Q v  | EDFQD1   | 0.140 |   0.239 |    8.564 | 
     | U741             | C1 v -> ZN ^ | AOI222D0 | 0.205 |   0.444 |    8.769 | 
     | U737             | A1 ^ -> Z ^  | AN4D0    | 0.177 |   0.621 |    8.946 | 
     | U736             | A2 ^ -> ZN v | CKND2D0  | 0.139 |   0.761 |    9.085 | 
     | U705             | A2 v -> Z v  | CKAN2D1  | 0.297 |   1.057 |    9.382 | 
     | U701             | A2 v -> ZN ^ | NR4D0    | 0.164 |   1.222 |    9.546 | 
     | U553             | A4 ^ -> ZN v | ND4D2    | 0.398 |   1.620 |    9.945 | 
     | cfg_reg[2]       | E v          | EDFQD2   | 0.000 |   1.620 |    9.945 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.325 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.281 | 
     | clk__L2_I1 | I ^ -> Z ^ | CKBD20 | 0.056 |   0.100 |   -8.224 | 
     | cfg_reg[2] | CP ^       | EDFQD2 | 0.001 |   0.102 |   -8.223 | 
     +---------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin cfg_reg[8]/CP 
Endpoint:   cfg_reg[8]/E       (v) checked with  leading edge of 'clk'
Beginpoint: entry_reg[2][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.102
- Setup                         0.157
+ Phase Shift                  10.000
= Required Time                 9.946
- Arrival Time                  1.621
= Slack Time                    8.325
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.325 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.369 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.055 |   0.099 |    8.424 | 
     | entry_reg[2][30] | CP ^ -> Q v  | EDFQD1   | 0.140 |   0.239 |    8.564 | 
     | U741             | C1 v -> ZN ^ | AOI222D0 | 0.205 |   0.444 |    8.769 | 
     | U737             | A1 ^ -> Z ^  | AN4D0    | 0.177 |   0.621 |    8.946 | 
     | U736             | A2 ^ -> ZN v | CKND2D0  | 0.139 |   0.761 |    9.085 | 
     | U705             | A2 v -> Z v  | CKAN2D1  | 0.297 |   1.057 |    9.382 | 
     | U701             | A2 v -> ZN ^ | NR4D0    | 0.164 |   1.222 |    9.546 | 
     | U553             | A4 ^ -> ZN v | ND4D2    | 0.398 |   1.620 |    9.945 | 
     | cfg_reg[8]       | E v          | EDFQD2   | 0.001 |   1.621 |    9.946 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.325 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.281 | 
     | clk__L2_I1 | I ^ -> Z ^ | CKBD20 | 0.056 |   0.100 |   -8.224 | 
     | cfg_reg[8] | CP ^       | EDFQD2 | 0.002 |   0.102 |   -8.222 | 
     +---------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin cfg_reg[17]/CP 
Endpoint:   cfg_reg[17]/E      (v) checked with  leading edge of 'clk'
Beginpoint: entry_reg[2][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.102
- Setup                         0.157
+ Phase Shift                  10.000
= Required Time                 9.946
- Arrival Time                  1.621
= Slack Time                    8.325
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.325 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.369 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.055 |   0.099 |    8.424 | 
     | entry_reg[2][30] | CP ^ -> Q v  | EDFQD1   | 0.140 |   0.239 |    8.564 | 
     | U741             | C1 v -> ZN ^ | AOI222D0 | 0.205 |   0.444 |    8.769 | 
     | U737             | A1 ^ -> Z ^  | AN4D0    | 0.177 |   0.621 |    8.946 | 
     | U736             | A2 ^ -> ZN v | CKND2D0  | 0.139 |   0.761 |    9.085 | 
     | U705             | A2 v -> Z v  | CKAN2D1  | 0.297 |   1.057 |    9.382 | 
     | U701             | A2 v -> ZN ^ | NR4D0    | 0.164 |   1.222 |    9.546 | 
     | U553             | A4 ^ -> ZN v | ND4D2    | 0.398 |   1.620 |    9.945 | 
     | cfg_reg[17]      | E v          | EDFQD2   | 0.001 |   1.621 |    9.946 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.325 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.281 | 
     | clk__L2_I1  | I ^ -> Z ^ | CKBD20 | 0.056 |   0.100 |   -8.224 | 
     | cfg_reg[17] | CP ^       | EDFQD2 | 0.002 |   0.102 |   -8.222 | 
     +----------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin cfg_reg[14]/CP 
Endpoint:   cfg_reg[14]/D      (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][27]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.103
- Setup                         0.094
+ Phase Shift                  10.000
= Required Time                10.008
- Arrival Time                  1.609
= Slack Time                    8.400
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.400 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.444 | 
     | clk__L2_I6       | I ^ -> Z ^   | CKBD16   | 0.056 |   0.100 |    8.500 | 
     | entry_reg[0][27] | CP ^ -> Q v  | EDFQD1   | 0.141 |   0.241 |    8.641 | 
     | U797             | C1 v -> ZN ^ | AOI222D0 | 0.174 |   0.415 |    8.814 | 
     | U794             | A2 ^ -> Z ^  | AN4D0    | 0.184 |   0.599 |    8.998 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.088 |   0.686 |    9.086 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.120 |   0.807 |    9.206 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.185 |   0.991 |    9.391 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.165 |   1.156 |    9.556 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.264 |   1.421 |    9.820 | 
     | U627             | B2 ^ -> ZN v | AOI22D0  | 0.125 |   1.545 |    9.945 | 
     | U624             | A2 v -> ZN ^ | ND4D0    | 0.064 |   1.609 |   10.008 | 
     | cfg_reg[14]      | D ^          | EDFQD2   | 0.000 |   1.609 |   10.008 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.399 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.355 | 
     | clk__L2_I3  | I ^ -> Z ^ | CKBD20 | 0.057 |   0.102 |   -8.298 | 
     | cfg_reg[14] | CP ^       | EDFQD2 | 0.001 |   0.103 |   -8.297 | 
     +----------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin cfg_reg[11]/CP 
Endpoint:   cfg_reg[11]/D      (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][27]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.100
- Setup                         0.097
+ Phase Shift                  10.000
= Required Time                10.003
- Arrival Time                  1.597
= Slack Time                    8.406
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.406 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.450 | 
     | clk__L2_I6       | I ^ -> Z ^   | CKBD16   | 0.056 |   0.100 |    8.506 | 
     | entry_reg[0][27] | CP ^ -> Q v  | EDFQD1   | 0.141 |   0.241 |    8.647 | 
     | U797             | C1 v -> ZN ^ | AOI222D0 | 0.174 |   0.415 |    8.821 | 
     | U794             | A2 ^ -> Z ^  | AN4D0    | 0.184 |   0.599 |    9.004 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.088 |   0.686 |    9.092 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.120 |   0.806 |    9.212 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.185 |   0.991 |    9.397 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.165 |   1.156 |    9.562 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.264 |   1.420 |    9.826 | 
     | U642             | B2 ^ -> ZN v | AOI22D0  | 0.113 |   1.533 |    9.939 | 
     | U639             | A2 v -> ZN ^ | ND4D0    | 0.064 |   1.597 |   10.003 | 
     | cfg_reg[11]      | D ^          | EDFQD2   | 0.000 |   1.597 |   10.003 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.406 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.362 | 
     | clk__L2_I0  | I ^ -> Z ^ | CKBD20 | 0.055 |   0.099 |   -8.307 | 
     | cfg_reg[11] | CP ^       | EDFQD2 | 0.001 |   0.100 |   -8.306 | 
     +----------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin cfg_reg[19]/CP 
Endpoint:   cfg_reg[19]/D      (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][27]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.101
- Setup                         0.096
+ Phase Shift                  10.000
= Required Time                10.004
- Arrival Time                  1.598
= Slack Time                    8.406
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.406 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.450 | 
     | clk__L2_I6       | I ^ -> Z ^   | CKBD16   | 0.056 |   0.100 |    8.507 | 
     | entry_reg[0][27] | CP ^ -> Q v  | EDFQD1   | 0.141 |   0.241 |    8.647 | 
     | U797             | C1 v -> ZN ^ | AOI222D0 | 0.174 |   0.415 |    8.821 | 
     | U794             | A2 ^ -> Z ^  | AN4D0    | 0.184 |   0.599 |    9.005 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.088 |   0.686 |    9.093 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.120 |   0.806 |    9.213 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.185 |   0.991 |    9.398 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.165 |   1.156 |    9.563 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.264 |   1.420 |    9.827 | 
     | U602             | B2 ^ -> ZN v | AOI22D0  | 0.113 |   1.534 |    9.940 | 
     | U599             | A2 v -> ZN ^ | ND4D0    | 0.064 |   1.598 |   10.004 | 
     | cfg_reg[19]      | D ^          | EDFQD2   | 0.000 |   1.598 |   10.004 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.406 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.362 | 
     | clk__L2_I4  | I ^ -> Z ^ | CKBD24 | 0.056 |   0.100 |   -8.307 | 
     | cfg_reg[19] | CP ^       | EDFQD2 | 0.001 |   0.101 |   -8.306 | 
     +----------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin cfg_reg[8]/CP 
Endpoint:   cfg_reg[8]/D       (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][27]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.102
- Setup                         0.094
+ Phase Shift                  10.000
= Required Time                10.009
- Arrival Time                  1.602
= Slack Time                    8.406
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.406 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.451 | 
     | clk__L2_I6       | I ^ -> Z ^   | CKBD16   | 0.056 |   0.100 |    8.507 | 
     | entry_reg[0][27] | CP ^ -> Q v  | EDFQD1   | 0.141 |   0.241 |    8.647 | 
     | U797             | C1 v -> ZN ^ | AOI222D0 | 0.174 |   0.415 |    8.821 | 
     | U794             | A2 ^ -> Z ^  | AN4D0    | 0.184 |   0.599 |    9.005 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.088 |   0.686 |    9.093 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.120 |   0.806 |    9.213 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.185 |   0.991 |    9.398 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.165 |   1.156 |    9.563 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.264 |   1.420 |    9.827 | 
     | U657             | B2 ^ -> ZN v | AOI22D0  | 0.123 |   1.543 |    9.950 | 
     | U654             | A2 v -> ZN ^ | ND4D0    | 0.059 |   1.602 |   10.009 | 
     | cfg_reg[8]       | D ^          | EDFQD2   | 0.000 |   1.602 |   10.009 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.406 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.362 | 
     | clk__L2_I1 | I ^ -> Z ^ | CKBD20 | 0.056 |   0.100 |   -8.306 | 
     | cfg_reg[8] | CP ^       | EDFQD2 | 0.002 |   0.102 |   -8.304 | 
     +---------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin cfg_reg[6]/CP 
Endpoint:   cfg_reg[6]/D       (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][27]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.103
- Setup                         0.095
+ Phase Shift                  10.000
= Required Time                10.007
- Arrival Time                  1.600
= Slack Time                    8.407
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.407 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.451 | 
     | clk__L2_I6       | I ^ -> Z ^   | CKBD16   | 0.056 |   0.100 |    8.507 | 
     | entry_reg[0][27] | CP ^ -> Q v  | EDFQD1   | 0.141 |   0.241 |    8.648 | 
     | U797             | C1 v -> ZN ^ | AOI222D0 | 0.174 |   0.415 |    8.822 | 
     | U794             | A2 ^ -> Z ^  | AN4D0    | 0.184 |   0.599 |    9.006 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.088 |   0.686 |    9.093 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.120 |   0.806 |    9.214 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.185 |   0.991 |    9.398 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.165 |   1.156 |    9.563 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.264 |   1.420 |    9.828 | 
     | U667             | B2 ^ -> ZN v | AOI22D0  | 0.117 |   1.538 |    9.945 | 
     | U664             | A2 v -> ZN ^ | ND4D0    | 0.063 |   1.600 |   10.007 | 
     | cfg_reg[6]       | D ^          | EDFQD2   | 0.000 |   1.600 |   10.007 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.407 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.363 | 
     | clk__L2_I5 | I ^ -> Z ^ | CKBD20 | 0.055 |   0.099 |   -8.308 | 
     | cfg_reg[6] | CP ^       | EDFQD2 | 0.003 |   0.103 |   -8.304 | 
     +---------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin cfg_reg[16]/CP 
Endpoint:   cfg_reg[16]/D      (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][27]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.101
- Setup                         0.096
+ Phase Shift                  10.000
= Required Time                10.005
- Arrival Time                  1.595
= Slack Time                    8.410
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.410 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.454 | 
     | clk__L2_I6       | I ^ -> Z ^   | CKBD16   | 0.056 |   0.100 |    8.510 | 
     | entry_reg[0][27] | CP ^ -> Q v  | EDFQD1   | 0.141 |   0.241 |    8.651 | 
     | U797             | C1 v -> ZN ^ | AOI222D0 | 0.174 |   0.415 |    8.824 | 
     | U794             | A2 ^ -> Z ^  | AN4D0    | 0.184 |   0.599 |    9.008 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.088 |   0.686 |    9.096 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.120 |   0.806 |    9.216 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.185 |   0.991 |    9.401 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.165 |   1.156 |    9.566 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.264 |   1.420 |    9.830 | 
     | U617             | B2 ^ -> ZN v | AOI22D0  | 0.113 |   1.533 |    9.943 | 
     | U614             | A2 v -> ZN ^ | ND4D0    | 0.062 |   1.595 |   10.005 | 
     | cfg_reg[16]      | D ^          | EDFQD2   | 0.000 |   1.595 |   10.005 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.410 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.365 | 
     | clk__L2_I4  | I ^ -> Z ^ | CKBD24 | 0.056 |   0.100 |   -8.310 | 
     | cfg_reg[16] | CP ^       | EDFQD2 | 0.001 |   0.101 |   -8.309 | 
     +----------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin cfg_reg[12]/CP 
Endpoint:   cfg_reg[12]/D      (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][27]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.101
- Setup                         0.096
+ Phase Shift                  10.000
= Required Time                10.004
- Arrival Time                  1.593
= Slack Time                    8.411
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.411 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.455 | 
     | clk__L2_I6       | I ^ -> Z ^   | CKBD16   | 0.056 |   0.100 |    8.511 | 
     | entry_reg[0][27] | CP ^ -> Q v  | EDFQD1   | 0.141 |   0.241 |    8.652 | 
     | U797             | C1 v -> ZN ^ | AOI222D0 | 0.174 |   0.415 |    8.826 | 
     | U794             | A2 ^ -> Z ^  | AN4D0    | 0.184 |   0.599 |    9.010 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.088 |   0.686 |    9.097 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.120 |   0.806 |    9.218 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.185 |   0.991 |    9.402 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.165 |   1.156 |    9.568 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.264 |   1.420 |    9.832 | 
     | U637             | B2 ^ -> ZN v | AOI22D0  | 0.110 |   1.531 |    9.942 | 
     | U634             | A2 v -> ZN ^ | ND4D0    | 0.062 |   1.593 |   10.004 | 
     | cfg_reg[12]      | D ^          | EDFQD2   | 0.000 |   1.593 |   10.004 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.411 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.367 | 
     | clk__L2_I4  | I ^ -> Z ^ | CKBD24 | 0.056 |   0.100 |   -8.311 | 
     | cfg_reg[12] | CP ^       | EDFQD2 | 0.001 |   0.101 |   -8.310 | 
     +----------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin cfg_reg[5]/CP 
Endpoint:   cfg_reg[5]/D       (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][27]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.102
- Setup                         0.095
+ Phase Shift                  10.000
= Required Time                10.006
- Arrival Time                  1.595
= Slack Time                    8.412
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.412 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.456 | 
     | clk__L2_I6       | I ^ -> Z ^   | CKBD16   | 0.056 |   0.100 |    8.512 | 
     | entry_reg[0][27] | CP ^ -> Q v  | EDFQD1   | 0.141 |   0.241 |    8.653 | 
     | U797             | C1 v -> ZN ^ | AOI222D0 | 0.174 |   0.415 |    8.827 | 
     | U794             | A2 ^ -> Z ^  | AN4D0    | 0.184 |   0.599 |    9.010 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.088 |   0.686 |    9.098 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.120 |   0.806 |    9.218 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.185 |   0.991 |    9.403 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.165 |   1.156 |    9.568 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.264 |   1.420 |    9.832 | 
     | U672             | B2 ^ -> ZN v | AOI22D0  | 0.114 |   1.534 |    9.946 | 
     | U669             | A2 v -> ZN ^ | ND4D0    | 0.060 |   1.595 |   10.006 | 
     | cfg_reg[5]       | D ^          | EDFQD2   | 0.000 |   1.595 |   10.006 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.412 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.368 | 
     | clk__L2_I1 | I ^ -> Z ^ | CKBD20 | 0.056 |   0.100 |   -8.311 | 
     | cfg_reg[5] | CP ^       | EDFQD2 | 0.001 |   0.102 |   -8.310 | 
     +---------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin cfg_reg[10]/CP 
Endpoint:   cfg_reg[10]/D      (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][27]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.099
- Setup                         0.094
+ Phase Shift                  10.000
= Required Time                10.005
- Arrival Time                  1.591
= Slack Time                    8.414
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.414 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.458 | 
     | clk__L2_I6       | I ^ -> Z ^   | CKBD16   | 0.056 |   0.100 |    8.515 | 
     | entry_reg[0][27] | CP ^ -> Q v  | EDFQD1   | 0.141 |   0.241 |    8.655 | 
     | U797             | C1 v -> ZN ^ | AOI222D0 | 0.174 |   0.415 |    8.829 | 
     | U794             | A2 ^ -> Z ^  | AN4D0    | 0.184 |   0.599 |    9.013 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.088 |   0.686 |    9.101 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.120 |   0.807 |    9.221 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.185 |   0.991 |    9.406 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.165 |   1.156 |    9.571 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.264 |   1.421 |    9.835 | 
     | U647             | B2 ^ -> ZN v | AOI22D0  | 0.111 |   1.532 |    9.946 | 
     | U644             | A2 v -> ZN ^ | ND4D0    | 0.059 |   1.591 |   10.005 | 
     | cfg_reg[10]      | D ^          | EDFQD2   | 0.000 |   1.591 |   10.005 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.414 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.370 | 
     | clk__L2_I0  | I ^ -> Z ^ | CKBD20 | 0.055 |   0.099 |   -8.315 | 
     | cfg_reg[10] | CP ^       | EDFQD2 | 0.000 |   0.099 |   -8.315 | 
     +----------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin cfg_reg[3]/CP 
Endpoint:   cfg_reg[3]/D       (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][27]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.100
- Setup                         0.094
+ Phase Shift                  10.000
= Required Time                10.006
- Arrival Time                  1.590
= Slack Time                    8.416
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.416 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.460 | 
     | clk__L2_I6       | I ^ -> Z ^   | CKBD16   | 0.056 |   0.100 |    8.516 | 
     | entry_reg[0][27] | CP ^ -> Q v  | EDFQD1   | 0.141 |   0.241 |    8.657 | 
     | U797             | C1 v -> ZN ^ | AOI222D0 | 0.174 |   0.415 |    8.830 | 
     | U794             | A2 ^ -> Z ^  | AN4D0    | 0.184 |   0.599 |    9.014 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.088 |   0.686 |    9.102 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.120 |   0.806 |    9.222 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.185 |   0.991 |    9.407 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.165 |   1.156 |    9.572 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.264 |   1.420 |    9.836 | 
     | U682             | B2 ^ -> ZN v | AOI22D0  | 0.112 |   1.532 |    9.948 | 
     | U679             | A2 v -> ZN ^ | ND4D0    | 0.058 |   1.590 |   10.006 | 
     | cfg_reg[3]       | D ^          | EDFQD2   | 0.000 |   1.590 |   10.006 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.416 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.372 | 
     | clk__L2_I4 | I ^ -> Z ^ | CKBD24 | 0.056 |   0.100 |   -8.316 | 
     | cfg_reg[3] | CP ^       | EDFQD2 | 0.000 |   0.100 |   -8.316 | 
     +---------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin cfg_reg[13]/CP 
Endpoint:   cfg_reg[13]/D      (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][27]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.101
- Setup                         0.095
+ Phase Shift                  10.000
= Required Time                10.006
- Arrival Time                  1.590
= Slack Time                    8.416
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.416 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.460 | 
     | clk__L2_I6       | I ^ -> Z ^   | CKBD16   | 0.056 |   0.100 |    8.516 | 
     | entry_reg[0][27] | CP ^ -> Q v  | EDFQD1   | 0.141 |   0.241 |    8.657 | 
     | U797             | C1 v -> ZN ^ | AOI222D0 | 0.174 |   0.415 |    8.831 | 
     | U794             | A2 ^ -> Z ^  | AN4D0    | 0.184 |   0.599 |    9.014 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.088 |   0.686 |    9.102 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.120 |   0.806 |    9.222 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.185 |   0.991 |    9.407 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.165 |   1.156 |    9.572 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.264 |   1.420 |    9.836 | 
     | U632             | B2 ^ -> ZN v | AOI22D0  | 0.111 |   1.532 |    9.947 | 
     | U629             | A2 v -> ZN ^ | ND4D0    | 0.058 |   1.590 |   10.006 | 
     | cfg_reg[13]      | D ^          | EDFQD2   | 0.000 |   1.590 |   10.006 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.416 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.372 | 
     | clk__L2_I4  | I ^ -> Z ^ | CKBD24 | 0.056 |   0.100 |   -8.316 | 
     | cfg_reg[13] | CP ^       | EDFQD2 | 0.001 |   0.101 |   -8.315 | 
     +----------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin cfg_reg[7]/CP 
Endpoint:   cfg_reg[7]/D       (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][27]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.103
- Setup                         0.095
+ Phase Shift                  10.000
= Required Time                10.008
- Arrival Time                  1.591
= Slack Time                    8.417
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.417 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.461 | 
     | clk__L2_I6       | I ^ -> Z ^   | CKBD16   | 0.056 |   0.100 |    8.517 | 
     | entry_reg[0][27] | CP ^ -> Q v  | EDFQD1   | 0.141 |   0.241 |    8.658 | 
     | U797             | C1 v -> ZN ^ | AOI222D0 | 0.174 |   0.415 |    8.831 | 
     | U794             | A2 ^ -> Z ^  | AN4D0    | 0.184 |   0.599 |    9.015 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.088 |   0.686 |    9.103 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.120 |   0.806 |    9.223 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.185 |   0.991 |    9.408 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.165 |   1.156 |    9.573 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.264 |   1.420 |    9.837 | 
     | U662             | B2 ^ -> ZN v | AOI22D0  | 0.109 |   1.529 |    9.946 | 
     | U659             | A2 v -> ZN ^ | ND4D0    | 0.062 |   1.591 |   10.008 | 
     | cfg_reg[7]       | D ^          | EDFQD2   | 0.000 |   1.591 |   10.008 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.417 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.373 | 
     | clk__L2_I3 | I ^ -> Z ^ | CKBD20 | 0.057 |   0.101 |   -8.315 | 
     | cfg_reg[7] | CP ^       | EDFQD2 | 0.002 |   0.103 |   -8.314 | 
     +---------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin cfg_reg[15]/CP 
Endpoint:   cfg_reg[15]/D      (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][27]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.103
- Setup                         0.093
+ Phase Shift                  10.000
= Required Time                10.010
- Arrival Time                  1.593
= Slack Time                    8.417
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.417 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.461 | 
     | clk__L2_I6       | I ^ -> Z ^   | CKBD16   | 0.056 |   0.100 |    8.517 | 
     | entry_reg[0][27] | CP ^ -> Q v  | EDFQD1   | 0.141 |   0.241 |    8.658 | 
     | U797             | C1 v -> ZN ^ | AOI222D0 | 0.174 |   0.415 |    8.832 | 
     | U794             | A2 ^ -> Z ^  | AN4D0    | 0.184 |   0.599 |    9.015 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.088 |   0.686 |    9.103 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.120 |   0.807 |    9.223 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.185 |   0.991 |    9.408 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.165 |   1.156 |    9.573 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.264 |   1.421 |    9.837 | 
     | U622             | B2 ^ -> ZN v | AOI22D0  | 0.115 |   1.535 |    9.952 | 
     | U619             | A2 v -> ZN ^ | ND4D0    | 0.058 |   1.593 |   10.010 | 
     | cfg_reg[15]      | D ^          | EDFQD2   | 0.000 |   1.593 |   10.010 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.417 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.373 | 
     | clk__L2_I3  | I ^ -> Z ^ | CKBD20 | 0.057 |   0.101 |   -8.315 | 
     | cfg_reg[15] | CP ^       | EDFQD2 | 0.002 |   0.103 |   -8.314 | 
     +----------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin cfg_reg[0]/CP 
Endpoint:   cfg_reg[0]/D       (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][27]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.101
- Setup                         0.096
+ Phase Shift                  10.000
= Required Time                10.005
- Arrival Time                  1.588
= Slack Time                    8.417
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.417 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.461 | 
     | clk__L2_I6       | I ^ -> Z ^   | CKBD16   | 0.056 |   0.100 |    8.518 | 
     | entry_reg[0][27] | CP ^ -> Q v  | EDFQD1   | 0.141 |   0.241 |    8.658 | 
     | U797             | C1 v -> ZN ^ | AOI222D0 | 0.174 |   0.415 |    8.832 | 
     | U794             | A2 ^ -> Z ^  | AN4D0    | 0.184 |   0.599 |    9.016 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.088 |   0.686 |    9.104 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.120 |   0.806 |    9.224 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.185 |   0.991 |    9.409 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.165 |   1.156 |    9.574 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.264 |   1.420 |    9.838 | 
     | U697             | B2 ^ -> ZN v | AOI22D0  | 0.108 |   1.528 |    9.946 | 
     | U694             | A2 v -> ZN ^ | ND4D0    | 0.059 |   1.588 |   10.005 | 
     | cfg_reg[0]       | D ^          | EDFQD2   | 0.000 |   1.588 |   10.005 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.417 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.373 | 
     | clk__L2_I4 | I ^ -> Z ^ | CKBD24 | 0.056 |   0.100 |   -8.318 | 
     | cfg_reg[0] | CP ^       | EDFQD2 | 0.001 |   0.101 |   -8.316 | 
     +---------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin cfg_reg[17]/CP 
Endpoint:   cfg_reg[17]/D      (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][27]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.102
- Setup                         0.094
+ Phase Shift                  10.000
= Required Time                10.009
- Arrival Time                  1.591
= Slack Time                    8.418
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.418 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.462 | 
     | clk__L2_I6       | I ^ -> Z ^   | CKBD16   | 0.056 |   0.100 |    8.518 | 
     | entry_reg[0][27] | CP ^ -> Q v  | EDFQD1   | 0.141 |   0.241 |    8.659 | 
     | U797             | C1 v -> ZN ^ | AOI222D0 | 0.174 |   0.415 |    8.833 | 
     | U794             | A2 ^ -> Z ^  | AN4D0    | 0.184 |   0.599 |    9.016 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.088 |   0.686 |    9.104 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.120 |   0.806 |    9.224 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.185 |   0.991 |    9.409 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.165 |   1.156 |    9.574 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.264 |   1.420 |    9.838 | 
     | U612             | B2 ^ -> ZN v | AOI22D0  | 0.113 |   1.533 |    9.951 | 
     | U609             | A2 v -> ZN ^ | ND4D0    | 0.058 |   1.591 |   10.009 | 
     | cfg_reg[17]      | D ^          | EDFQD2   | 0.000 |   1.591 |   10.009 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.418 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.374 | 
     | clk__L2_I1  | I ^ -> Z ^ | CKBD20 | 0.056 |   0.100 |   -8.317 | 
     | cfg_reg[17] | CP ^       | EDFQD2 | 0.002 |   0.102 |   -8.315 | 
     +----------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin cfg_reg[4]/CP 
Endpoint:   cfg_reg[4]/D       (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][27]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.103
- Setup                         0.094
+ Phase Shift                  10.000
= Required Time                10.009
- Arrival Time                  1.591
= Slack Time                    8.418
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.418 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.462 | 
     | clk__L2_I6       | I ^ -> Z ^   | CKBD16   | 0.056 |   0.100 |    8.518 | 
     | entry_reg[0][27] | CP ^ -> Q v  | EDFQD1   | 0.141 |   0.241 |    8.659 | 
     | U797             | C1 v -> ZN ^ | AOI222D0 | 0.174 |   0.415 |    8.833 | 
     | U794             | A2 ^ -> Z ^  | AN4D0    | 0.184 |   0.599 |    9.017 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.088 |   0.686 |    9.104 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.120 |   0.806 |    9.224 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.185 |   0.991 |    9.409 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.165 |   1.156 |    9.574 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.264 |   1.420 |    9.839 | 
     | U677             | B2 ^ -> ZN v | AOI22D0  | 0.110 |   1.531 |    9.949 | 
     | U674             | A2 v -> ZN ^ | ND4D0    | 0.060 |   1.591 |   10.009 | 
     | cfg_reg[4]       | D ^          | EDFQD2   | 0.000 |   1.591 |   10.009 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.418 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.374 | 
     | clk__L2_I5 | I ^ -> Z ^ | CKBD20 | 0.055 |   0.099 |   -8.319 | 
     | cfg_reg[4] | CP ^       | EDFQD2 | 0.004 |   0.103 |   -8.315 | 
     +---------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin cfg_reg[18]/CP 
Endpoint:   cfg_reg[18]/D      (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][27]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.103
- Setup                         0.094
+ Phase Shift                  10.000
= Required Time                10.009
- Arrival Time                  1.591
= Slack Time                    8.418
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.419 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.463 | 
     | clk__L2_I6       | I ^ -> Z ^   | CKBD16   | 0.056 |   0.100 |    8.519 | 
     | entry_reg[0][27] | CP ^ -> Q v  | EDFQD1   | 0.141 |   0.241 |    8.660 | 
     | U797             | C1 v -> ZN ^ | AOI222D0 | 0.174 |   0.415 |    8.833 | 
     | U794             | A2 ^ -> Z ^  | AN4D0    | 0.184 |   0.599 |    9.017 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.088 |   0.686 |    9.105 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.120 |   0.807 |    9.225 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.185 |   0.991 |    9.410 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.165 |   1.156 |    9.575 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.264 |   1.421 |    9.839 | 
     | U607             | B2 ^ -> ZN v | AOI22D0  | 0.111 |   1.531 |    9.950 | 
     | U604             | A2 v -> ZN ^ | ND4D0    | 0.060 |   1.591 |   10.009 | 
     | cfg_reg[18]      | D ^          | EDFQD2   | 0.000 |   1.591 |   10.009 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.418 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.374 | 
     | clk__L2_I3  | I ^ -> Z ^ | CKBD20 | 0.057 |   0.101 |   -8.317 | 
     | cfg_reg[18] | CP ^       | EDFQD2 | 0.002 |   0.103 |   -8.315 | 
     +----------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin cfg_reg[2]/CP 
Endpoint:   cfg_reg[2]/D       (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][27]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.102
- Setup                         0.093
+ Phase Shift                  10.000
= Required Time                10.009
- Arrival Time                  1.589
= Slack Time                    8.420
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.420 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.464 | 
     | clk__L2_I6       | I ^ -> Z ^   | CKBD16   | 0.056 |   0.100 |    8.520 | 
     | entry_reg[0][27] | CP ^ -> Q v  | EDFQD1   | 0.141 |   0.241 |    8.661 | 
     | U797             | C1 v -> ZN ^ | AOI222D0 | 0.174 |   0.415 |    8.835 | 
     | U794             | A2 ^ -> Z ^  | AN4D0    | 0.184 |   0.599 |    9.018 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.088 |   0.686 |    9.106 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.120 |   0.807 |    9.226 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.185 |   0.991 |    9.411 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.165 |   1.156 |    9.576 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.264 |   1.421 |    9.840 | 
     | U687             | B2 ^ -> ZN v | AOI22D0  | 0.111 |   1.531 |    9.951 | 
     | U684             | A2 v -> ZN ^ | ND4D0    | 0.058 |   1.589 |   10.009 | 
     | cfg_reg[2]       | D ^          | EDFQD2   | 0.000 |   1.589 |   10.009 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.420 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.376 | 
     | clk__L2_I1 | I ^ -> Z ^ | CKBD20 | 0.056 |   0.100 |   -8.319 | 
     | cfg_reg[2] | CP ^       | EDFQD2 | 0.001 |   0.102 |   -8.318 | 
     +---------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin cfg_reg[1]/CP 
Endpoint:   cfg_reg[1]/D       (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][27]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.103
- Setup                         0.093
+ Phase Shift                  10.000
= Required Time                10.010
- Arrival Time                  1.588
= Slack Time                    8.422
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.422 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.466 | 
     | clk__L2_I6       | I ^ -> Z ^   | CKBD16   | 0.056 |   0.100 |    8.522 | 
     | entry_reg[0][27] | CP ^ -> Q v  | EDFQD1   | 0.141 |   0.241 |    8.663 | 
     | U797             | C1 v -> ZN ^ | AOI222D0 | 0.174 |   0.415 |    8.837 | 
     | U794             | A2 ^ -> Z ^  | AN4D0    | 0.184 |   0.599 |    9.021 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.088 |   0.686 |    9.108 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.120 |   0.807 |    9.229 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.185 |   0.991 |    9.413 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.165 |   1.156 |    9.579 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.264 |   1.421 |    9.843 | 
     | U692             | B2 ^ -> ZN v | AOI22D0  | 0.109 |   1.530 |    9.952 | 
     | U689             | A2 v -> ZN ^ | ND4D0    | 0.058 |   1.588 |   10.010 | 
     | cfg_reg[1]       | D ^          | EDFQD2   | 0.000 |   1.588 |   10.010 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.422 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.378 | 
     | clk__L2_I3 | I ^ -> Z ^ | CKBD20 | 0.057 |   0.101 |   -8.321 | 
     | cfg_reg[1] | CP ^       | EDFQD2 | 0.002 |   0.103 |   -8.319 | 
     +---------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin cfg_reg[9]/CP 
Endpoint:   cfg_reg[9]/D       (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][27]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.103
- Setup                         0.093
+ Phase Shift                  10.000
= Required Time                10.010
- Arrival Time                  1.587
= Slack Time                    8.423
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.423 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.044 |   0.044 |    8.467 | 
     | clk__L2_I6       | I ^ -> Z ^   | CKBD16   | 0.056 |   0.100 |    8.523 | 
     | entry_reg[0][27] | CP ^ -> Q v  | EDFQD1   | 0.141 |   0.241 |    8.664 | 
     | U797             | C1 v -> ZN ^ | AOI222D0 | 0.174 |   0.415 |    8.838 | 
     | U794             | A2 ^ -> Z ^  | AN4D0    | 0.184 |   0.599 |    9.021 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.088 |   0.686 |    9.109 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.120 |   0.806 |    9.229 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.185 |   0.991 |    9.414 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.165 |   1.156 |    9.579 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.264 |   1.420 |    9.843 | 
     | U652             | B2 ^ -> ZN v | AOI22D0  | 0.109 |   1.530 |    9.952 | 
     | U649             | A2 v -> ZN ^ | ND4D0    | 0.057 |   1.587 |   10.010 | 
     | cfg_reg[9]       | D ^          | EDFQD2   | 0.000 |   1.587 |   10.010 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.423 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.379 | 
     | clk__L2_I3 | I ^ -> Z ^ | CKBD20 | 0.057 |   0.101 |   -8.321 | 
     | cfg_reg[9] | CP ^       | EDFQD2 | 0.001 |   0.102 |   -8.320 | 
     +---------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin entry_reg[6][39]/CP 
Endpoint:   entry_reg[6][39]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.100
- Setup                         0.111
+ Phase Shift                  10.000
= Required Time                 9.989
- Arrival Time                  1.096
= Slack Time                    8.893
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | wr ^         |         |       |   0.000 |    8.894 | 
     | U815             | A1 ^ -> ZN v | CKND2D0 | 0.296 |   0.296 |    9.190 | 
     | U811             | A1 v -> ZN ^ | NR2D0   | 0.195 |   0.492 |    9.385 | 
     | U805             | A2 ^ -> ZN v | CKND2D0 | 0.129 |   0.620 |    9.514 | 
     | U549             | A1 v -> ZN ^ | OAI21D2 | 0.261 |   0.881 |    9.774 | 
     | FE_OFCC8_N99     | I ^ -> Z ^   | BUFFD3  | 0.205 |   1.086 |    9.979 | 
     | entry_reg[6][39] | E ^          | EDFQD1  | 0.010 |   1.096 |    9.989 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.893 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.849 | 
     | clk__L2_I2       | I ^ -> Z ^ | CKBD20 | 0.055 |   0.099 |   -8.794 | 
     | entry_reg[6][39] | CP ^       | EDFQD1 | 0.001 |   0.101 |   -8.793 | 
     +---------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin entry_reg[6][38]/CP 
Endpoint:   entry_reg[6][38]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.101
- Setup                         0.111
+ Phase Shift                  10.000
= Required Time                 9.990
- Arrival Time                  1.096
= Slack Time                    8.894
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | wr ^         |         |       |   0.000 |    8.894 | 
     | U815             | A1 ^ -> ZN v | CKND2D0 | 0.296 |   0.296 |    9.190 | 
     | U811             | A1 v -> ZN ^ | NR2D0   | 0.195 |   0.492 |    9.385 | 
     | U805             | A2 ^ -> ZN v | CKND2D0 | 0.129 |   0.620 |    9.514 | 
     | U549             | A1 v -> ZN ^ | OAI21D2 | 0.261 |   0.881 |    9.775 | 
     | FE_OFCC8_N99     | I ^ -> Z ^   | BUFFD3  | 0.205 |   1.085 |    9.979 | 
     | entry_reg[6][38] | E ^          | EDFQD1  | 0.010 |   1.096 |    9.990 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.894 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.850 | 
     | clk__L2_I2       | I ^ -> Z ^ | CKBD20 | 0.055 |   0.099 |   -8.794 | 
     | entry_reg[6][38] | CP ^       | EDFQD1 | 0.002 |   0.101 |   -8.793 | 
     +---------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin entry_reg[6][32]/CP 
Endpoint:   entry_reg[6][32]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.101
- Setup                         0.111
+ Phase Shift                  10.000
= Required Time                 9.990
- Arrival Time                  1.096
= Slack Time                    8.894
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | wr ^         |         |       |   0.000 |    8.894 | 
     | U815             | A1 ^ -> ZN v | CKND2D0 | 0.296 |   0.296 |    9.190 | 
     | U811             | A1 v -> ZN ^ | NR2D0   | 0.195 |   0.492 |    9.385 | 
     | U805             | A2 ^ -> ZN v | CKND2D0 | 0.129 |   0.620 |    9.514 | 
     | U549             | A1 v -> ZN ^ | OAI21D2 | 0.261 |   0.881 |    9.775 | 
     | FE_OFCC8_N99     | I ^ -> Z ^   | BUFFD3  | 0.205 |   1.085 |    9.979 | 
     | entry_reg[6][32] | E ^          | EDFQD1  | 0.011 |   1.096 |    9.990 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.894 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.850 | 
     | clk__L2_I2       | I ^ -> Z ^ | CKBD20 | 0.055 |   0.099 |   -8.795 | 
     | entry_reg[6][32] | CP ^       | EDFQD1 | 0.002 |   0.101 |   -8.793 | 
     +---------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin entry_reg[6][33]/CP 
Endpoint:   entry_reg[6][33]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.101
- Setup                         0.111
+ Phase Shift                  10.000
= Required Time                 9.990
- Arrival Time                  1.096
= Slack Time                    8.894
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | wr ^         |         |       |   0.000 |    8.894 | 
     | U815             | A1 ^ -> ZN v | CKND2D0 | 0.296 |   0.296 |    9.190 | 
     | U811             | A1 v -> ZN ^ | NR2D0   | 0.195 |   0.492 |    9.385 | 
     | U805             | A2 ^ -> ZN v | CKND2D0 | 0.129 |   0.620 |    9.514 | 
     | U549             | A1 v -> ZN ^ | OAI21D2 | 0.261 |   0.881 |    9.775 | 
     | FE_OFCC8_N99     | I ^ -> Z ^   | BUFFD3  | 0.205 |   1.085 |    9.979 | 
     | entry_reg[6][33] | E ^          | EDFQD1  | 0.011 |   1.096 |    9.990 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.894 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.850 | 
     | clk__L2_I2       | I ^ -> Z ^ | CKBD20 | 0.055 |   0.099 |   -8.795 | 
     | entry_reg[6][33] | CP ^       | EDFQD1 | 0.002 |   0.101 |   -8.793 | 
     +---------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin entry_reg[6][34]/CP 
Endpoint:   entry_reg[6][34]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.101
- Setup                         0.111
+ Phase Shift                  10.000
= Required Time                 9.990
- Arrival Time                  1.096
= Slack Time                    8.894
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | wr ^         |         |       |   0.000 |    8.894 | 
     | U815             | A1 ^ -> ZN v | CKND2D0 | 0.296 |   0.296 |    9.190 | 
     | U811             | A1 v -> ZN ^ | NR2D0   | 0.195 |   0.492 |    9.385 | 
     | U805             | A2 ^ -> ZN v | CKND2D0 | 0.129 |   0.620 |    9.514 | 
     | U549             | A1 v -> ZN ^ | OAI21D2 | 0.261 |   0.881 |    9.775 | 
     | FE_OFCC8_N99     | I ^ -> Z ^   | BUFFD3  | 0.205 |   1.085 |    9.979 | 
     | entry_reg[6][34] | E ^          | EDFQD1  | 0.011 |   1.096 |    9.990 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.894 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.850 | 
     | clk__L2_I2       | I ^ -> Z ^ | CKBD20 | 0.055 |   0.099 |   -8.795 | 
     | entry_reg[6][34] | CP ^       | EDFQD1 | 0.002 |   0.101 |   -8.793 | 
     +---------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin entry_reg[6][37]/CP 
Endpoint:   entry_reg[6][37]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.100
- Setup                         0.111
+ Phase Shift                  10.000
= Required Time                 9.989
- Arrival Time                  1.096
= Slack Time                    8.894
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | wr ^         |         |       |   0.000 |    8.894 | 
     | U815             | A1 ^ -> ZN v | CKND2D0 | 0.296 |   0.296 |    9.190 | 
     | U811             | A1 v -> ZN ^ | NR2D0   | 0.195 |   0.492 |    9.385 | 
     | U805             | A2 ^ -> ZN v | CKND2D0 | 0.129 |   0.620 |    9.514 | 
     | U549             | A1 v -> ZN ^ | OAI21D2 | 0.261 |   0.881 |    9.775 | 
     | FE_OFCC8_N99     | I ^ -> Z ^   | BUFFD3  | 0.205 |   1.086 |    9.979 | 
     | entry_reg[6][37] | E ^          | EDFQD1  | 0.010 |   1.096 |    9.989 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.894 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.850 | 
     | clk__L2_I2       | I ^ -> Z ^ | CKBD20 | 0.055 |   0.099 |   -8.794 | 
     | entry_reg[6][37] | CP ^       | EDFQD1 | 0.001 |   0.101 |   -8.793 | 
     +---------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin entry_reg[6][40]/CP 
Endpoint:   entry_reg[6][40]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.101
- Setup                         0.111
+ Phase Shift                  10.000
= Required Time                 9.990
- Arrival Time                  1.096
= Slack Time                    8.894
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | wr ^         |         |       |   0.000 |    8.894 | 
     | U815             | A1 ^ -> ZN v | CKND2D0 | 0.296 |   0.296 |    9.190 | 
     | U811             | A1 v -> ZN ^ | NR2D0   | 0.195 |   0.492 |    9.385 | 
     | U805             | A2 ^ -> ZN v | CKND2D0 | 0.129 |   0.620 |    9.514 | 
     | U549             | A1 v -> ZN ^ | OAI21D2 | 0.261 |   0.881 |    9.775 | 
     | FE_OFCC8_N99     | I ^ -> Z ^   | BUFFD3  | 0.205 |   1.085 |    9.979 | 
     | entry_reg[6][40] | E ^          | EDFQD1  | 0.010 |   1.096 |    9.990 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.894 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.850 | 
     | clk__L2_I2       | I ^ -> Z ^ | CKBD20 | 0.055 |   0.099 |   -8.795 | 
     | entry_reg[6][40] | CP ^       | EDFQD1 | 0.002 |   0.101 |   -8.793 | 
     +---------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin entry_reg[6][43]/CP 
Endpoint:   entry_reg[6][43]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.101
- Setup                         0.110
+ Phase Shift                  10.000
= Required Time                 9.991
- Arrival Time                  1.096
= Slack Time                    8.895
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | wr ^         |         |       |   0.000 |    8.895 | 
     | U815             | A1 ^ -> ZN v | CKND2D0 | 0.296 |   0.296 |    9.192 | 
     | U811             | A1 v -> ZN ^ | NR2D0   | 0.195 |   0.492 |    9.387 | 
     | U805             | A2 ^ -> ZN v | CKND2D0 | 0.129 |   0.620 |    9.516 | 
     | U549             | A1 v -> ZN ^ | OAI21D2 | 0.261 |   0.881 |    9.776 | 
     | FE_OFCC8_N99     | I ^ -> Z ^   | BUFFD3  | 0.205 |   1.085 |    9.981 | 
     | entry_reg[6][43] | E ^          | EDFQD1  | 0.010 |   1.096 |    9.991 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.895 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.851 | 
     | clk__L2_I6       | I ^ -> Z ^ | CKBD16 | 0.056 |   0.100 |   -8.795 | 
     | entry_reg[6][43] | CP ^       | EDFQD1 | 0.001 |   0.101 |   -8.795 | 
     +---------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin entry_reg[6][35]/CP 
Endpoint:   entry_reg[6][35]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.101
- Setup                         0.110
+ Phase Shift                  10.000
= Required Time                 9.992
- Arrival Time                  1.095
= Slack Time                    8.896
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | wr ^         |         |       |   0.000 |    8.896 | 
     | U815             | A1 ^ -> ZN v | CKND2D0 | 0.296 |   0.296 |    9.192 | 
     | U811             | A1 v -> ZN ^ | NR2D0   | 0.195 |   0.492 |    9.388 | 
     | U805             | A2 ^ -> ZN v | CKND2D0 | 0.129 |   0.620 |    9.517 | 
     | U549             | A1 v -> ZN ^ | OAI21D2 | 0.261 |   0.881 |    9.777 | 
     | FE_OFCC8_N99     | I ^ -> Z ^   | BUFFD3  | 0.205 |   1.085 |    9.982 | 
     | entry_reg[6][35] | E ^          | EDFQD1  | 0.010 |   1.095 |    9.992 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.896 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.852 | 
     | clk__L2_I6       | I ^ -> Z ^ | CKBD16 | 0.056 |   0.100 |   -8.796 | 
     | entry_reg[6][35] | CP ^       | EDFQD1 | 0.001 |   0.101 |   -8.795 | 
     +---------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin entry_reg[6][36]/CP 
Endpoint:   entry_reg[6][36]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.101
- Setup                         0.110
+ Phase Shift                  10.000
= Required Time                 9.992
- Arrival Time                  1.095
= Slack Time                    8.896
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | wr ^         |         |       |   0.000 |    8.896 | 
     | U815             | A1 ^ -> ZN v | CKND2D0 | 0.296 |   0.296 |    9.193 | 
     | U811             | A1 v -> ZN ^ | NR2D0   | 0.195 |   0.492 |    9.388 | 
     | U805             | A2 ^ -> ZN v | CKND2D0 | 0.129 |   0.620 |    9.517 | 
     | U549             | A1 v -> ZN ^ | OAI21D2 | 0.261 |   0.881 |    9.777 | 
     | FE_OFCC8_N99     | I ^ -> Z ^   | BUFFD3  | 0.205 |   1.085 |    9.982 | 
     | entry_reg[6][36] | E ^          | EDFQD1  | 0.010 |   1.095 |    9.992 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.896 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.852 | 
     | clk__L2_I6       | I ^ -> Z ^ | CKBD16 | 0.056 |   0.100 |   -8.796 | 
     | entry_reg[6][36] | CP ^       | EDFQD1 | 0.001 |   0.101 |   -8.795 | 
     +---------------------------------------------------------------------+ 

