-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                rbw14@EEWS104A-015                                  
-- Generated date:              Thu Apr 30 13:04:29 +0100 2015                      

Solution Settings: diff_detect.v2
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/../../diff_detect1/diff_detect.c
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/../../diff_detect1/diff_detect.h
      $PROJECT_HOME/../../diff_detect1/shift_class.h
    $PROJECT_HOME/../../diff_detect1/diff_detect.h
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process           Real Operation(s) count Latency Throughput Reset Length II Comments 
    ----------------- ----------------------- ------- ---------- ------------ -- --------
    /diff_detect/core                      68      10         10            0  1          
    Design Total:                          68      10         10            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                          Area Score Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------------- ---------- ---------- ----- ---------- -----------
    [Lib: mgc_Altera-Cyclone-III-6_beh_psr]                                                    
    mgc_add(11,0,2,1,11)                        12.000     12.000 1.389          2           2 
    mgc_add(2,0,1,1,2)                           3.000      3.000 0.658          1           1 
    mgc_add(3,0,2,0,3)                           4.306      4.306 0.764          0           1 
    mgc_add(3,0,2,1,3)                           4.000      4.000 0.764          2           2 
    mgc_add(4,0,3,0,4)                           5.297      5.297 0.856          1           0 
    mgc_add(8,0,4,1,9)                           9.000      9.000 1.009          3           3 
    mgc_and(1,2)                                 0.730      0.730 0.263          0           4 
    mgc_and(1,4)                                 1.379      1.379 0.525          0           1 
    mgc_and(3,2)                                 2.189      2.189 0.263          1           1 
    mgc_and(8,2)                                 5.839      5.839 0.263          2           2 
    mgc_mux(1,1,2)                               0.919      0.919 0.369          1           1 
    mgc_mux(10,3,8)                             48.388     48.388 1.504          2           2 
    mgc_mux(150,1,2)                           137.913    137.913 0.369          4           0 
    mgc_mux(150,2,4)                           333.882    333.882 0.936          1           0 
    mgc_mux(20,1,2)                             18.388     18.388 0.369          0           5 
    mgc_mux(20,2,4)                             44.518     44.518 0.936          0           1 
    mgc_mux(3,1,2)                               2.758      2.758 0.369          1           3 
    mgc_mux(30,1,2)                             27.583     27.583 0.369         11           1 
    mgc_mux(4,1,2)                               3.678      3.678 0.369          2           0 
    mgc_mux(8,1,2)                               7.355      7.355 0.369          0           5 
    mgc_mux(8,2,4)                              17.807     17.807 0.936          0           1 
    mgc_mux(8,3,8)                              38.710     38.710 1.504          1           1 
    mgc_mux1hot(30,3)                           65.689     65.689 0.773          0           1 
    mgc_nand(1,2)                                0.730      0.730 0.268          0           1 
    mgc_nand(1,3)                                1.054      1.054 0.425          0           1 
    mgc_nor(1,2)                                 0.730      0.730 0.263          0           1 
    mgc_nor(1,4)                                 1.379      1.379 0.525          0           1 
    mgc_not(1)                                   0.000      0.000 0.000          0           8 
    mgc_not(10)                                  0.000      0.000 0.000          0           2 
    mgc_not(8)                                   0.000      0.000 0.000          0           1 
    mgc_or(1,2)                                  0.730      0.730 0.268          0           3 
    mgc_or(1,3)                                  1.054      1.054 0.425          0           2 
    mgc_or(1,4)                                  1.379      1.379 0.536          0           1 
    mgc_reg_pos(1,1,0,0,0,1,1)                   0.000      0.000 0.000          0           2 
    mgc_reg_pos(20,1,0,0,0,1,1)                  0.000      0.000 0.000          0           5 
    mgc_reg_pos(3,1,0,0,0,1,1)                   0.000      0.000 0.000          0           2 
    mgc_reg_pos(30,1,0,0,0,1,1)                  0.000      0.000 0.000          0           2 
    mgc_reg_pos(8,1,0,0,0,1,1)                   0.000      0.000 0.000          0           5 
    [Lib: mgc_ioport]                                                                          
    mgc_in_wire(4,30)                            0.000      0.000 0.000          1           1 
    mgc_in_wire(5,30)                            0.000      0.000 0.000          1           1 
    mgc_in_wire(6,30)                            0.000      0.000 0.000          1           1 
    mgc_in_wire(7,30)                            0.000      0.000 0.000          1           1 
    mgc_in_wire(8,30)                            0.000      0.000 0.000          1           1 
    mgc_out_stdreg(2,30)                         0.000      0.000 0.000          1           1 
                                                                                               
    TOTAL AREA (After Assignment):             523.038    523.000                              
    
  Area Scores
                      Post-Scheduling  Post-DP & FSM Post-Assignment 
    ----------------- --------------- -------------- ---------------
    Total Area Score:   1416.6          614.0           523.0        
    Total Reg:             0.0            0.0             0.0        
                                                                     
    DataPath:           1416.6 (100%)   614.0 (100%)    523.0 (100%) 
      MUX:              1335.5  (94%)   513.7  (84%)    429.0  (82%) 
      FUNC:               67.3   (5%)    67.3  (11%)     66.3  (13%) 
      LOGIC:              13.9   (1%)    33.0   (5%)     27.7   (5%) 
      BUFFER:              0.0            0.0             0.0        
      MEM:                 0.0            0.0             0.0        
      ROM:                 0.0            0.0             0.0        
      REG:                 0.0            0.0             0.0        
                                                                     
    
    FSM:                   0.0            0.0             0.0        
      FSM-REG:             0.0            0.0             0.0        
      FSM-COMB:            0.0            0.0             0.0        
                                                                     
    
  Register-to-Variable Mappings
    Register                        Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    regs.operator<<:din#1.lpi#1.dfm         30         Y                  regs.operator<<:din#1.lpi#1.dfm                       
    vout:rsc:mgc_out_stdreg.d               30         Y                  vout:rsc:mgc_out_stdreg.d                             
    regs.regs(0)#1.sva#2                    20         Y                  regs.regs(0)#1.sva#2                                  
    regs.regs(1).sva#2                      20         Y                  regs.regs(1).sva#2                                    
    regs.regs(2).sva#2                      20         Y                  regs.regs(2).sva#2                                    
    regs.regs(3).sva#2                      20         Y                  regs.regs(3).sva#2                                    
    regs.regs(4).sva#2                      20         Y                  regs.regs(4).sva#2                                    
    regs.regs(0)#1.sva.sg2                   8         Y                  regs.regs(0)#1.sva.sg2                                
    regs.regs(1).sva.sg2                     8         Y                  regs.regs(1).sva.sg2                                  
    regs.regs(2).sva.sg2                     8         Y                  regs.regs(2).sva.sg2                                  
    regs.regs(3).sva.sg2                     8         Y                  regs.regs(3).sva.sg2                                  
    regs.regs(4).sva.sg2                     8         Y                  regs.regs(4).sva.sg2                                  
    SHIFT:i#1.lpi#3                          3         Y                  SHIFT:i#1.lpi#3                                       
    i#1.lpi#1                                3         Y                  i#1.lpi#1                                             
    exit:ACC1.sva                            1         Y                  exit:ACC1.sva                                         
    exit:SHIFT.lpi#1                         1         Y                  exit:SHIFT.lpi#1                                      
                                                                                                                                
    Total:                                 208            208           0 (Total Gating Ratio: 1.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  5.624648999999999
      Slack:      14.375351000000002
      
      Path                                               Startpoint                                 Endpoint                                        Delay  Slack   
      -------------------------------------------------- ------------------------------------------ ----------------------------------------------- ------ -------
      1                                                  diff_detect:core/reg(regs.regs(4).sva#2)   diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d) 5.6246 14.3754 
                                                                                                                                                                   
        Instance                                         Component                                                                                  Delta  Delay   
        --------                                         ---------                                                                                  -----  -----   
        diff_detect:core/reg(regs.regs(4).sva#2)         mgc_reg_pos_20_1_0_0_0_1_1                                                                 0.0000 0.0000  
        diff_detect:core/regs.regs(4).sva#2                                                                                                         0.0000 0.0000  
        diff_detect:core/slc(regs.regs(4).sva#2)#1                                                                                                  0.0000 0.0000  
        diff_detect:core/slc(regs.regs(4).sva#2)#1.itm                                                                                              0.0000 0.0000  
        diff_detect:core/regs.operator[]#1:mux           mgc_mux_10_3_8                                                                             1.5039 1.5039  
        diff_detect:core/abs:a#4.sva                                                                                                                0.0000 1.5039  
        diff_detect:core/abs#1:if:not#1                  mgc_not_10                                                                                 0.0000 1.5039  
        diff_detect:core/abs#1:if:not#1.itm                                                                                                         0.0000 1.5039  
        diff_detect:core/conc#18                                                                                                                    0.0000 1.5039  
        diff_detect:core/conc#18.itm                                                                                                                0.0000 1.5039  
        diff_detect:core/abs#1:acc                       mgc_add_11_0_2_1_11                                                                        1.3887 2.8926  
        diff_detect:core/abs#1:acc.itm                                                                                                              0.0000 2.8926  
        diff_detect:core/abs#1:slc                                                                                                                  0.0000 2.8926  
        diff_detect:core/abs#1:slc.itm                                                                                                              0.0000 2.8926  
        diff_detect:core/abs#1:exs                                                                                                                  0.0000 2.8926  
        diff_detect:core/abs#1:exs.itm                                                                                                              0.0000 2.8926  
        diff_detect:core/abs#1:and                       mgc_and_8_2                                                                                0.2625 3.1551  
        diff_detect:core/abs#1:and.itm                                                                                                              0.0000 3.1551  
        diff_detect:core/ACC1:if:acc#1                   mgc_add_8_0_4_1_9                                                                          1.0093 4.1644  
        diff_detect:core/ACC1:if:acc#1.itm                                                                                                          0.0000 4.1644  
        diff_detect:core/ACC1:aif:slc                                                                                                               0.0000 4.1644  
        diff_detect:core/ACC1:aif:slc.itm                                                                                                           0.0000 4.1644  
        diff_detect:core/nand#2                          mgc_nand_1_3                                                                               0.4246 4.5890  
        diff_detect:core/nand#2.itm                                                                                                                 0.0000 4.5890  
        diff_detect:core/and#12                          mgc_and_1_2                                                                                0.2625 4.8515  
        diff_detect:core/and#12.itm                                                                                                                 0.0000 4.8515  
        diff_detect:core/mux1h                           mgc_mux1hot_30_3                                                                           0.7732 5.6246  
        diff_detect:core/mux1h.itm                                                                                                                  0.0000 5.6246  
        diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d)  mgc_reg_pos_30_1_0_0_0_1_1                                                                 0.0000 5.6246  
                                                                                                                                                                   
      2                                                  diff_detect:core/reg(regs.regs(4).sva#2)   diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d) 5.6246 14.3754 
                                                                                                                                                                   
        Instance                                         Component                                                                                  Delta  Delay   
        --------                                         ---------                                                                                  -----  -----   
        diff_detect:core/reg(regs.regs(4).sva#2)         mgc_reg_pos_20_1_0_0_0_1_1                                                                 0.0000 0.0000  
        diff_detect:core/regs.regs(4).sva#2                                                                                                         0.0000 0.0000  
        diff_detect:core/slc(regs.regs(4).sva#2)                                                                                                    0.0000 0.0000  
        diff_detect:core/slc(regs.regs(4).sva#2).itm                                                                                                0.0000 0.0000  
        diff_detect:core/regs.operator[]#2:mux           mgc_mux_10_3_8                                                                             1.5039 1.5039  
        diff_detect:core/abs:a#5.sva                                                                                                                0.0000 1.5039  
        diff_detect:core/abs#2:if:not#1                  mgc_not_10                                                                                 0.0000 1.5039  
        diff_detect:core/abs#2:if:not#1.itm                                                                                                         0.0000 1.5039  
        diff_detect:core/conc                                                                                                                       0.0000 1.5039  
        diff_detect:core/conc.itm                                                                                                                   0.0000 1.5039  
        diff_detect:core/abs#2:acc                       mgc_add_11_0_2_1_11                                                                        1.3887 2.8926  
        diff_detect:core/abs#2:acc.itm                                                                                                              0.0000 2.8926  
        diff_detect:core/abs#2:slc                                                                                                                  0.0000 2.8926  
        diff_detect:core/abs#2:slc.itm                                                                                                              0.0000 2.8926  
        diff_detect:core/abs#2:exs                                                                                                                  0.0000 2.8926  
        diff_detect:core/abs#2:exs.itm                                                                                                              0.0000 2.8926  
        diff_detect:core/abs#2:and                       mgc_and_8_2                                                                                0.2625 3.1551  
        diff_detect:core/abs#2:and.itm                                                                                                              0.0000 3.1551  
        diff_detect:core/ACC1:if:acc#2                   mgc_add_8_0_4_1_9                                                                          1.0093 4.1644  
        diff_detect:core/ACC1:if:acc#2.itm                                                                                                          0.0000 4.1644  
        diff_detect:core/ACC1:aif#1:slc                                                                                                             0.0000 4.1644  
        diff_detect:core/ACC1:aif#1:slc.itm                                                                                                         0.0000 4.1644  
        diff_detect:core/nand#2                          mgc_nand_1_3                                                                               0.4246 4.5890  
        diff_detect:core/nand#2.itm                                                                                                                 0.0000 4.5890  
        diff_detect:core/and#12                          mgc_and_1_2                                                                                0.2625 4.8515  
        diff_detect:core/and#12.itm                                                                                                                 0.0000 4.8515  
        diff_detect:core/mux1h                           mgc_mux1hot_30_3                                                                           0.7732 5.6246  
        diff_detect:core/mux1h.itm                                                                                                                  0.0000 5.6246  
        diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d)  mgc_reg_pos_30_1_0_0_0_1_1                                                                 0.0000 5.6246  
                                                                                                                                                                   
      3                                                  diff_detect:core/reg(regs.regs(1).sva#2)   diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d) 5.6246 14.3754 
                                                                                                                                                                   
        Instance                                         Component                                                                                  Delta  Delay   
        --------                                         ---------                                                                                  -----  -----   
        diff_detect:core/reg(regs.regs(1).sva#2)         mgc_reg_pos_20_1_0_0_0_1_1                                                                 0.0000 0.0000  
        diff_detect:core/regs.regs(1).sva#2                                                                                                         0.0000 0.0000  
        diff_detect:core/slc(regs.regs(1).sva#2)                                                                                                    0.0000 0.0000  
        diff_detect:core/slc(regs.regs(1).sva#2).itm                                                                                                0.0000 0.0000  
        diff_detect:core/regs.operator[]#2:mux           mgc_mux_10_3_8                                                                             1.5039 1.5039  
        diff_detect:core/abs:a#5.sva                                                                                                                0.0000 1.5039  
        diff_detect:core/abs#2:if:not#1                  mgc_not_10                                                                                 0.0000 1.5039  
        diff_detect:core/abs#2:if:not#1.itm                                                                                                         0.0000 1.5039  
        diff_detect:core/conc                                                                                                                       0.0000 1.5039  
        diff_detect:core/conc.itm                                                                                                                   0.0000 1.5039  
        diff_detect:core/abs#2:acc                       mgc_add_11_0_2_1_11                                                                        1.3887 2.8926  
        diff_detect:core/abs#2:acc.itm                                                                                                              0.0000 2.8926  
        diff_detect:core/abs#2:slc                                                                                                                  0.0000 2.8926  
        diff_detect:core/abs#2:slc.itm                                                                                                              0.0000 2.8926  
        diff_detect:core/abs#2:exs                                                                                                                  0.0000 2.8926  
        diff_detect:core/abs#2:exs.itm                                                                                                              0.0000 2.8926  
        diff_detect:core/abs#2:and                       mgc_and_8_2                                                                                0.2625 3.1551  
        diff_detect:core/abs#2:and.itm                                                                                                              0.0000 3.1551  
        diff_detect:core/ACC1:if:acc#2                   mgc_add_8_0_4_1_9                                                                          1.0093 4.1644  
        diff_detect:core/ACC1:if:acc#2.itm                                                                                                          0.0000 4.1644  
        diff_detect:core/ACC1:aif#1:slc                                                                                                             0.0000 4.1644  
        diff_detect:core/ACC1:aif#1:slc.itm                                                                                                         0.0000 4.1644  
        diff_detect:core/nand#2                          mgc_nand_1_3                                                                               0.4246 4.5890  
        diff_detect:core/nand#2.itm                                                                                                                 0.0000 4.5890  
        diff_detect:core/and#12                          mgc_and_1_2                                                                                0.2625 4.8515  
        diff_detect:core/and#12.itm                                                                                                                 0.0000 4.8515  
        diff_detect:core/mux1h                           mgc_mux1hot_30_3                                                                           0.7732 5.6246  
        diff_detect:core/mux1h.itm                                                                                                                  0.0000 5.6246  
        diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d)  mgc_reg_pos_30_1_0_0_0_1_1                                                                 0.0000 5.6246  
                                                                                                                                                                   
      4                                                  diff_detect:core/reg(regs.regs(2).sva#2)   diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d) 5.6246 14.3754 
                                                                                                                                                                   
        Instance                                         Component                                                                                  Delta  Delay   
        --------                                         ---------                                                                                  -----  -----   
        diff_detect:core/reg(regs.regs(2).sva#2)         mgc_reg_pos_20_1_0_0_0_1_1                                                                 0.0000 0.0000  
        diff_detect:core/regs.regs(2).sva#2                                                                                                         0.0000 0.0000  
        diff_detect:core/slc(regs.regs(2).sva#2)                                                                                                    0.0000 0.0000  
        diff_detect:core/slc(regs.regs(2).sva#2).itm                                                                                                0.0000 0.0000  
        diff_detect:core/regs.operator[]#2:mux           mgc_mux_10_3_8                                                                             1.5039 1.5039  
        diff_detect:core/abs:a#5.sva                                                                                                                0.0000 1.5039  
        diff_detect:core/abs#2:if:not#1                  mgc_not_10                                                                                 0.0000 1.5039  
        diff_detect:core/abs#2:if:not#1.itm                                                                                                         0.0000 1.5039  
        diff_detect:core/conc                                                                                                                       0.0000 1.5039  
        diff_detect:core/conc.itm                                                                                                                   0.0000 1.5039  
        diff_detect:core/abs#2:acc                       mgc_add_11_0_2_1_11                                                                        1.3887 2.8926  
        diff_detect:core/abs#2:acc.itm                                                                                                              0.0000 2.8926  
        diff_detect:core/abs#2:slc                                                                                                                  0.0000 2.8926  
        diff_detect:core/abs#2:slc.itm                                                                                                              0.0000 2.8926  
        diff_detect:core/abs#2:exs                                                                                                                  0.0000 2.8926  
        diff_detect:core/abs#2:exs.itm                                                                                                              0.0000 2.8926  
        diff_detect:core/abs#2:and                       mgc_and_8_2                                                                                0.2625 3.1551  
        diff_detect:core/abs#2:and.itm                                                                                                              0.0000 3.1551  
        diff_detect:core/ACC1:if:acc#2                   mgc_add_8_0_4_1_9                                                                          1.0093 4.1644  
        diff_detect:core/ACC1:if:acc#2.itm                                                                                                          0.0000 4.1644  
        diff_detect:core/ACC1:aif#1:slc                                                                                                             0.0000 4.1644  
        diff_detect:core/ACC1:aif#1:slc.itm                                                                                                         0.0000 4.1644  
        diff_detect:core/nand#2                          mgc_nand_1_3                                                                               0.4246 4.5890  
        diff_detect:core/nand#2.itm                                                                                                                 0.0000 4.5890  
        diff_detect:core/and#12                          mgc_and_1_2                                                                                0.2625 4.8515  
        diff_detect:core/and#12.itm                                                                                                                 0.0000 4.8515  
        diff_detect:core/mux1h                           mgc_mux1hot_30_3                                                                           0.7732 5.6246  
        diff_detect:core/mux1h.itm                                                                                                                  0.0000 5.6246  
        diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d)  mgc_reg_pos_30_1_0_0_0_1_1                                                                 0.0000 5.6246  
                                                                                                                                                                   
      5                                                  diff_detect:core/reg(regs.regs(3).sva#2)   diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d) 5.6246 14.3754 
                                                                                                                                                                   
        Instance                                         Component                                                                                  Delta  Delay   
        --------                                         ---------                                                                                  -----  -----   
        diff_detect:core/reg(regs.regs(3).sva#2)         mgc_reg_pos_20_1_0_0_0_1_1                                                                 0.0000 0.0000  
        diff_detect:core/regs.regs(3).sva#2                                                                                                         0.0000 0.0000  
        diff_detect:core/slc(regs.regs(3).sva#2)#1                                                                                                  0.0000 0.0000  
        diff_detect:core/slc(regs.regs(3).sva#2)#1.itm                                                                                              0.0000 0.0000  
        diff_detect:core/regs.operator[]#1:mux           mgc_mux_10_3_8                                                                             1.5039 1.5039  
        diff_detect:core/abs:a#4.sva                                                                                                                0.0000 1.5039  
        diff_detect:core/abs#1:if:not#1                  mgc_not_10                                                                                 0.0000 1.5039  
        diff_detect:core/abs#1:if:not#1.itm                                                                                                         0.0000 1.5039  
        diff_detect:core/conc#18                                                                                                                    0.0000 1.5039  
        diff_detect:core/conc#18.itm                                                                                                                0.0000 1.5039  
        diff_detect:core/abs#1:acc                       mgc_add_11_0_2_1_11                                                                        1.3887 2.8926  
        diff_detect:core/abs#1:acc.itm                                                                                                              0.0000 2.8926  
        diff_detect:core/abs#1:slc                                                                                                                  0.0000 2.8926  
        diff_detect:core/abs#1:slc.itm                                                                                                              0.0000 2.8926  
        diff_detect:core/abs#1:exs                                                                                                                  0.0000 2.8926  
        diff_detect:core/abs#1:exs.itm                                                                                                              0.0000 2.8926  
        diff_detect:core/abs#1:and                       mgc_and_8_2                                                                                0.2625 3.1551  
        diff_detect:core/abs#1:and.itm                                                                                                              0.0000 3.1551  
        diff_detect:core/ACC1:if:acc#1                   mgc_add_8_0_4_1_9                                                                          1.0093 4.1644  
        diff_detect:core/ACC1:if:acc#1.itm                                                                                                          0.0000 4.1644  
        diff_detect:core/ACC1:aif:slc                                                                                                               0.0000 4.1644  
        diff_detect:core/ACC1:aif:slc.itm                                                                                                           0.0000 4.1644  
        diff_detect:core/nand#2                          mgc_nand_1_3                                                                               0.4246 4.5890  
        diff_detect:core/nand#2.itm                                                                                                                 0.0000 4.5890  
        diff_detect:core/and#12                          mgc_and_1_2                                                                                0.2625 4.8515  
        diff_detect:core/and#12.itm                                                                                                                 0.0000 4.8515  
        diff_detect:core/mux1h                           mgc_mux1hot_30_3                                                                           0.7732 5.6246  
        diff_detect:core/mux1h.itm                                                                                                                  0.0000 5.6246  
        diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d)  mgc_reg_pos_30_1_0_0_0_1_1                                                                 0.0000 5.6246  
                                                                                                                                                                   
      6                                                  diff_detect:core/reg(regs.regs(0)#1.sva#2) diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d) 5.6246 14.3754 
                                                                                                                                                                   
        Instance                                         Component                                                                                  Delta  Delay   
        --------                                         ---------                                                                                  -----  -----   
        diff_detect:core/reg(regs.regs(0)#1.sva#2)       mgc_reg_pos_20_1_0_0_0_1_1                                                                 0.0000 0.0000  
        diff_detect:core/regs.regs(0)#1.sva#2                                                                                                       0.0000 0.0000  
        diff_detect:core/slc(regs.regs(0)#1.sva#2)#1                                                                                                0.0000 0.0000  
        diff_detect:core/slc(regs.regs(0)#1.sva#2)#1.itm                                                                                            0.0000 0.0000  
        diff_detect:core/regs.operator[]#1:mux           mgc_mux_10_3_8                                                                             1.5039 1.5039  
        diff_detect:core/abs:a#4.sva                                                                                                                0.0000 1.5039  
        diff_detect:core/abs#1:if:not#1                  mgc_not_10                                                                                 0.0000 1.5039  
        diff_detect:core/abs#1:if:not#1.itm                                                                                                         0.0000 1.5039  
        diff_detect:core/conc#18                                                                                                                    0.0000 1.5039  
        diff_detect:core/conc#18.itm                                                                                                                0.0000 1.5039  
        diff_detect:core/abs#1:acc                       mgc_add_11_0_2_1_11                                                                        1.3887 2.8926  
        diff_detect:core/abs#1:acc.itm                                                                                                              0.0000 2.8926  
        diff_detect:core/abs#1:slc                                                                                                                  0.0000 2.8926  
        diff_detect:core/abs#1:slc.itm                                                                                                              0.0000 2.8926  
        diff_detect:core/abs#1:exs                                                                                                                  0.0000 2.8926  
        diff_detect:core/abs#1:exs.itm                                                                                                              0.0000 2.8926  
        diff_detect:core/abs#1:and                       mgc_and_8_2                                                                                0.2625 3.1551  
        diff_detect:core/abs#1:and.itm                                                                                                              0.0000 3.1551  
        diff_detect:core/ACC1:if:acc#1                   mgc_add_8_0_4_1_9                                                                          1.0093 4.1644  
        diff_detect:core/ACC1:if:acc#1.itm                                                                                                          0.0000 4.1644  
        diff_detect:core/ACC1:aif:slc                                                                                                               0.0000 4.1644  
        diff_detect:core/ACC1:aif:slc.itm                                                                                                           0.0000 4.1644  
        diff_detect:core/nand#2                          mgc_nand_1_3                                                                               0.4246 4.5890  
        diff_detect:core/nand#2.itm                                                                                                                 0.0000 4.5890  
        diff_detect:core/and#12                          mgc_and_1_2                                                                                0.2625 4.8515  
        diff_detect:core/and#12.itm                                                                                                                 0.0000 4.8515  
        diff_detect:core/mux1h                           mgc_mux1hot_30_3                                                                           0.7732 5.6246  
        diff_detect:core/mux1h.itm                                                                                                                  0.0000 5.6246  
        diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d)  mgc_reg_pos_30_1_0_0_0_1_1                                                                 0.0000 5.6246  
                                                                                                                                                                   
      7                                                  diff_detect:core/reg(regs.regs(3).sva#2)   diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d) 5.6246 14.3754 
                                                                                                                                                                   
        Instance                                         Component                                                                                  Delta  Delay   
        --------                                         ---------                                                                                  -----  -----   
        diff_detect:core/reg(regs.regs(3).sva#2)         mgc_reg_pos_20_1_0_0_0_1_1                                                                 0.0000 0.0000  
        diff_detect:core/regs.regs(3).sva#2                                                                                                         0.0000 0.0000  
        diff_detect:core/slc(regs.regs(3).sva#2)                                                                                                    0.0000 0.0000  
        diff_detect:core/slc(regs.regs(3).sva#2).itm                                                                                                0.0000 0.0000  
        diff_detect:core/regs.operator[]#2:mux           mgc_mux_10_3_8                                                                             1.5039 1.5039  
        diff_detect:core/abs:a#5.sva                                                                                                                0.0000 1.5039  
        diff_detect:core/abs#2:if:not#1                  mgc_not_10                                                                                 0.0000 1.5039  
        diff_detect:core/abs#2:if:not#1.itm                                                                                                         0.0000 1.5039  
        diff_detect:core/conc                                                                                                                       0.0000 1.5039  
        diff_detect:core/conc.itm                                                                                                                   0.0000 1.5039  
        diff_detect:core/abs#2:acc                       mgc_add_11_0_2_1_11                                                                        1.3887 2.8926  
        diff_detect:core/abs#2:acc.itm                                                                                                              0.0000 2.8926  
        diff_detect:core/abs#2:slc                                                                                                                  0.0000 2.8926  
        diff_detect:core/abs#2:slc.itm                                                                                                              0.0000 2.8926  
        diff_detect:core/abs#2:exs                                                                                                                  0.0000 2.8926  
        diff_detect:core/abs#2:exs.itm                                                                                                              0.0000 2.8926  
        diff_detect:core/abs#2:and                       mgc_and_8_2                                                                                0.2625 3.1551  
        diff_detect:core/abs#2:and.itm                                                                                                              0.0000 3.1551  
        diff_detect:core/ACC1:if:acc#2                   mgc_add_8_0_4_1_9                                                                          1.0093 4.1644  
        diff_detect:core/ACC1:if:acc#2.itm                                                                                                          0.0000 4.1644  
        diff_detect:core/ACC1:aif#1:slc                                                                                                             0.0000 4.1644  
        diff_detect:core/ACC1:aif#1:slc.itm                                                                                                         0.0000 4.1644  
        diff_detect:core/nand#2                          mgc_nand_1_3                                                                               0.4246 4.5890  
        diff_detect:core/nand#2.itm                                                                                                                 0.0000 4.5890  
        diff_detect:core/and#12                          mgc_and_1_2                                                                                0.2625 4.8515  
        diff_detect:core/and#12.itm                                                                                                                 0.0000 4.8515  
        diff_detect:core/mux1h                           mgc_mux1hot_30_3                                                                           0.7732 5.6246  
        diff_detect:core/mux1h.itm                                                                                                                  0.0000 5.6246  
        diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d)  mgc_reg_pos_30_1_0_0_0_1_1                                                                 0.0000 5.6246  
                                                                                                                                                                   
      8                                                  diff_detect:core/reg(regs.regs(1).sva#2)   diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d) 5.6246 14.3754 
                                                                                                                                                                   
        Instance                                         Component                                                                                  Delta  Delay   
        --------                                         ---------                                                                                  -----  -----   
        diff_detect:core/reg(regs.regs(1).sva#2)         mgc_reg_pos_20_1_0_0_0_1_1                                                                 0.0000 0.0000  
        diff_detect:core/regs.regs(1).sva#2                                                                                                         0.0000 0.0000  
        diff_detect:core/slc(regs.regs(1).sva#2)#1                                                                                                  0.0000 0.0000  
        diff_detect:core/slc(regs.regs(1).sva#2)#1.itm                                                                                              0.0000 0.0000  
        diff_detect:core/regs.operator[]#1:mux           mgc_mux_10_3_8                                                                             1.5039 1.5039  
        diff_detect:core/abs:a#4.sva                                                                                                                0.0000 1.5039  
        diff_detect:core/abs#1:if:not#1                  mgc_not_10                                                                                 0.0000 1.5039  
        diff_detect:core/abs#1:if:not#1.itm                                                                                                         0.0000 1.5039  
        diff_detect:core/conc#18                                                                                                                    0.0000 1.5039  
        diff_detect:core/conc#18.itm                                                                                                                0.0000 1.5039  
        diff_detect:core/abs#1:acc                       mgc_add_11_0_2_1_11                                                                        1.3887 2.8926  
        diff_detect:core/abs#1:acc.itm                                                                                                              0.0000 2.8926  
        diff_detect:core/abs#1:slc                                                                                                                  0.0000 2.8926  
        diff_detect:core/abs#1:slc.itm                                                                                                              0.0000 2.8926  
        diff_detect:core/abs#1:exs                                                                                                                  0.0000 2.8926  
        diff_detect:core/abs#1:exs.itm                                                                                                              0.0000 2.8926  
        diff_detect:core/abs#1:and                       mgc_and_8_2                                                                                0.2625 3.1551  
        diff_detect:core/abs#1:and.itm                                                                                                              0.0000 3.1551  
        diff_detect:core/ACC1:if:acc#1                   mgc_add_8_0_4_1_9                                                                          1.0093 4.1644  
        diff_detect:core/ACC1:if:acc#1.itm                                                                                                          0.0000 4.1644  
        diff_detect:core/ACC1:aif:slc                                                                                                               0.0000 4.1644  
        diff_detect:core/ACC1:aif:slc.itm                                                                                                           0.0000 4.1644  
        diff_detect:core/nand#2                          mgc_nand_1_3                                                                               0.4246 4.5890  
        diff_detect:core/nand#2.itm                                                                                                                 0.0000 4.5890  
        diff_detect:core/and#12                          mgc_and_1_2                                                                                0.2625 4.8515  
        diff_detect:core/and#12.itm                                                                                                                 0.0000 4.8515  
        diff_detect:core/mux1h                           mgc_mux1hot_30_3                                                                           0.7732 5.6246  
        diff_detect:core/mux1h.itm                                                                                                                  0.0000 5.6246  
        diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d)  mgc_reg_pos_30_1_0_0_0_1_1                                                                 0.0000 5.6246  
                                                                                                                                                                   
      9                                                  diff_detect:core/reg(regs.regs(2).sva#2)   diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d) 5.6246 14.3754 
                                                                                                                                                                   
        Instance                                         Component                                                                                  Delta  Delay   
        --------                                         ---------                                                                                  -----  -----   
        diff_detect:core/reg(regs.regs(2).sva#2)         mgc_reg_pos_20_1_0_0_0_1_1                                                                 0.0000 0.0000  
        diff_detect:core/regs.regs(2).sva#2                                                                                                         0.0000 0.0000  
        diff_detect:core/slc(regs.regs(2).sva#2)#1                                                                                                  0.0000 0.0000  
        diff_detect:core/slc(regs.regs(2).sva#2)#1.itm                                                                                              0.0000 0.0000  
        diff_detect:core/regs.operator[]#1:mux           mgc_mux_10_3_8                                                                             1.5039 1.5039  
        diff_detect:core/abs:a#4.sva                                                                                                                0.0000 1.5039  
        diff_detect:core/abs#1:if:not#1                  mgc_not_10                                                                                 0.0000 1.5039  
        diff_detect:core/abs#1:if:not#1.itm                                                                                                         0.0000 1.5039  
        diff_detect:core/conc#18                                                                                                                    0.0000 1.5039  
        diff_detect:core/conc#18.itm                                                                                                                0.0000 1.5039  
        diff_detect:core/abs#1:acc                       mgc_add_11_0_2_1_11                                                                        1.3887 2.8926  
        diff_detect:core/abs#1:acc.itm                                                                                                              0.0000 2.8926  
        diff_detect:core/abs#1:slc                                                                                                                  0.0000 2.8926  
        diff_detect:core/abs#1:slc.itm                                                                                                              0.0000 2.8926  
        diff_detect:core/abs#1:exs                                                                                                                  0.0000 2.8926  
        diff_detect:core/abs#1:exs.itm                                                                                                              0.0000 2.8926  
        diff_detect:core/abs#1:and                       mgc_and_8_2                                                                                0.2625 3.1551  
        diff_detect:core/abs#1:and.itm                                                                                                              0.0000 3.1551  
        diff_detect:core/ACC1:if:acc#1                   mgc_add_8_0_4_1_9                                                                          1.0093 4.1644  
        diff_detect:core/ACC1:if:acc#1.itm                                                                                                          0.0000 4.1644  
        diff_detect:core/ACC1:aif:slc                                                                                                               0.0000 4.1644  
        diff_detect:core/ACC1:aif:slc.itm                                                                                                           0.0000 4.1644  
        diff_detect:core/nand#2                          mgc_nand_1_3                                                                               0.4246 4.5890  
        diff_detect:core/nand#2.itm                                                                                                                 0.0000 4.5890  
        diff_detect:core/and#12                          mgc_and_1_2                                                                                0.2625 4.8515  
        diff_detect:core/and#12.itm                                                                                                                 0.0000 4.8515  
        diff_detect:core/mux1h                           mgc_mux1hot_30_3                                                                           0.7732 5.6246  
        diff_detect:core/mux1h.itm                                                                                                                  0.0000 5.6246  
        diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d)  mgc_reg_pos_30_1_0_0_0_1_1                                                                 0.0000 5.6246  
                                                                                                                                                                   
      10                                                 diff_detect:core/reg(regs.regs(0)#1.sva#2) diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d) 5.6246 14.3754 
                                                                                                                                                                   
        Instance                                         Component                                                                                  Delta  Delay   
        --------                                         ---------                                                                                  -----  -----   
        diff_detect:core/reg(regs.regs(0)#1.sva#2)       mgc_reg_pos_20_1_0_0_0_1_1                                                                 0.0000 0.0000  
        diff_detect:core/regs.regs(0)#1.sva#2                                                                                                       0.0000 0.0000  
        diff_detect:core/slc(regs.regs(0)#1.sva#2)                                                                                                  0.0000 0.0000  
        diff_detect:core/slc(regs.regs(0)#1.sva#2).itm                                                                                              0.0000 0.0000  
        diff_detect:core/regs.operator[]#2:mux           mgc_mux_10_3_8                                                                             1.5039 1.5039  
        diff_detect:core/abs:a#5.sva                                                                                                                0.0000 1.5039  
        diff_detect:core/abs#2:if:not#1                  mgc_not_10                                                                                 0.0000 1.5039  
        diff_detect:core/abs#2:if:not#1.itm                                                                                                         0.0000 1.5039  
        diff_detect:core/conc                                                                                                                       0.0000 1.5039  
        diff_detect:core/conc.itm                                                                                                                   0.0000 1.5039  
        diff_detect:core/abs#2:acc                       mgc_add_11_0_2_1_11                                                                        1.3887 2.8926  
        diff_detect:core/abs#2:acc.itm                                                                                                              0.0000 2.8926  
        diff_detect:core/abs#2:slc                                                                                                                  0.0000 2.8926  
        diff_detect:core/abs#2:slc.itm                                                                                                              0.0000 2.8926  
        diff_detect:core/abs#2:exs                                                                                                                  0.0000 2.8926  
        diff_detect:core/abs#2:exs.itm                                                                                                              0.0000 2.8926  
        diff_detect:core/abs#2:and                       mgc_and_8_2                                                                                0.2625 3.1551  
        diff_detect:core/abs#2:and.itm                                                                                                              0.0000 3.1551  
        diff_detect:core/ACC1:if:acc#2                   mgc_add_8_0_4_1_9                                                                          1.0093 4.1644  
        diff_detect:core/ACC1:if:acc#2.itm                                                                                                          0.0000 4.1644  
        diff_detect:core/ACC1:aif#1:slc                                                                                                             0.0000 4.1644  
        diff_detect:core/ACC1:aif#1:slc.itm                                                                                                         0.0000 4.1644  
        diff_detect:core/nand#2                          mgc_nand_1_3                                                                               0.4246 4.5890  
        diff_detect:core/nand#2.itm                                                                                                                 0.0000 4.5890  
        diff_detect:core/and#12                          mgc_and_1_2                                                                                0.2625 4.8515  
        diff_detect:core/and#12.itm                                                                                                                 0.0000 4.8515  
        diff_detect:core/mux1h                           mgc_mux1hot_30_3                                                                           0.7732 5.6246  
        diff_detect:core/mux1h.itm                                                                                                                  0.0000 5.6246  
        diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d)  mgc_reg_pos_30_1_0_0_0_1_1                                                                 0.0000 5.6246  
                                                                                                                                                                   
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                              Port            Slack (Delay) Messages 
      ----------------------------------------------------- ------------- ------- ------- --------
      diff_detect:core/reg(regs.operator<<:din#1.lpi#1.dfm) mux.itm       19.6310  0.3690          
      diff_detect:core/reg(SHIFT:i#1.lpi#3)                 mux#2.itm     18.4976  1.5024          
      diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d)       mux1h.itm     14.3754  5.6246          
      diff_detect:core/reg(regs.regs(4).sva#2)              mux#3.itm     17.6679  2.3321          
      diff_detect:core/reg(regs.regs(3).sva#2)              mux#4.itm     17.6679  2.3321          
      diff_detect:core/reg(regs.regs(2).sva#2)              mux#5.itm     17.6679  2.3321          
      diff_detect:core/reg(regs.regs(1).sva#2)              mux#6.itm     17.6679  2.3321          
      diff_detect:core/reg(regs.regs(0)#1.sva#2)            mux#7.itm     18.8274  1.1726          
      diff_detect:core/reg(i#1.lpi#1)                       mux#8.itm     18.2351  1.7649          
      diff_detect:core/reg(regs.regs(4).sva.sg2)            mux#9.itm     17.6679  2.3321          
      diff_detect:core/reg(regs.regs(3).sva.sg2)            mux#10.itm    17.6679  2.3321          
      diff_detect:core/reg(regs.regs(2).sva.sg2)            mux#11.itm    17.6679  2.3321          
      diff_detect:core/reg(regs.regs(1).sva.sg2)            mux#12.itm    17.6679  2.3321          
      diff_detect:core/reg(regs.regs(0)#1.sva.sg2)          mux#13.itm    18.8274  1.1726          
      diff_detect:core/reg(exit:SHIFT.lpi#1)                mux#14.itm    18.4976  1.5024          
      diff_detect:core/reg(exit:ACC1.sva)                   SHIFT:and.itm 18.2087  1.7913          
      diff_detect                                           vout:rsc.z    20.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   11     2 
    -                    9     3 
    -                    3     3 
    -                    2     1 
    and                          
    -                    4     1 
    -                    2     7 
    mux                          
    -                    3     3 
    -                    2     2 
    -                    1    15 
    mux1h                        
    -                    3     1 
    nand                         
    -                    3     1 
    -                    2     1 
    nor                          
    -                    4     1 
    -                    2     1 
    not                          
    -                   10     2 
    -                    8     1 
    -                    1     8 
    or                           
    -                    4     1 
    -                    3     2 
    -                    2     3 
    read_port                    
    -                   30     5 
    reg                          
    -                   30     2 
    -                   20     5 
    -                    8     5 
    -                    3     2 
    -                    1     2 
    write_port                   
    -                   30     1 
    
  End of Report
