TimeQuest Timing Analyzer report for Qua_BRD_EP1C6T144I7
Sun May 03 16:43:51 2020
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20]'
 12. Setup: 'inst|altpll_component|pll|clk[0]'
 13. Hold: 'inst|altpll_component|pll|clk[0]'
 14. Hold: 'lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20]'
 15. Minimum Pulse Width: 'lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20]'
 16. Minimum Pulse Width: '16'
 17. Minimum Pulse Width: 'inst|altpll_component|pll|clk[0]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Setup Transfers
 23. Hold Transfers
 24. Report TCCS
 25. Report RSKM
 26. Unconstrained Paths
 27. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name      ; Qua_BRD_EP1C6T144I7                               ;
; Device Family      ; Cyclone                                           ;
; Device Name        ; EP1C6T144I7                                       ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Slow Model                                        ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
;     3-6 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                             ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------+----------------------------------------------------------+
; 16                                                   ; Base      ; 9.090  ; 110.01 MHz ; 0.000 ; 4.545  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                    ; { 16 }                                                   ;
; inst|altpll_component|pll|clk[0]                     ; Generated ; 39.996 ; 25.0 MHz   ; 0.000 ; 19.998 ; 50.00      ; 22        ; 5           ;       ;        ;           ;            ; false    ; 16     ; inst|altpll_component|pll|inclk[0] ; { inst|altpll_component|pll|clk[0] }                     ;
; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                    ; { lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] } ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                                                ;
+------------+-----------------+------------------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                                  ;
+------------+-----------------+------------------------------------------------------+-------------------------------------------------------+
; 265.11 MHz ; 265.11 MHz      ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ;                                                       ;
; 362.45 MHz ; 320.1 MHz       ; inst|altpll_component|pll|clk[0]                     ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Setup Summary                                                                 ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; -1.386 ; -3.963        ;
; inst|altpll_component|pll|clk[0]                     ; -0.362 ; -0.362        ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Hold Summary                                                                 ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; inst|altpll_component|pll|clk[0]                     ; 0.320 ; 0.000         ;
; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 1.014 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                   ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; -1.062 ; -10.620       ;
; 16                                                   ; 4.545  ; 0.000         ;
; inst|altpll_component|pll|clk[0]                     ; 18.436 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20]'                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.386 ; inst7                                               ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[2] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 0.500        ; 0.000      ; 1.853      ;
; -1.315 ; inst7                                               ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[1] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 0.500        ; 0.000      ; 1.782      ;
; -1.069 ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[0] ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[2] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 1.000        ; 0.000      ; 2.036      ;
; -0.998 ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[0] ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[1] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 1.000        ; 0.000      ; 1.965      ;
; -0.981 ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[1] ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[2] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 1.000        ; 0.000      ; 1.948      ;
; -0.816 ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[2] ; inst7                                               ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 0.500        ; 0.000      ; 1.283      ;
; -0.708 ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[1] ; inst7                                               ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 0.500        ; 0.000      ; 1.175      ;
; -0.577 ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[0] ; inst7                                               ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 0.500        ; 0.000      ; 1.044      ;
; -0.544 ; inst7                                               ; inst7                                               ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 1.000        ; 0.000      ; 1.511      ;
; -0.446 ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[0] ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[0] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 1.000        ; 0.000      ; 1.413      ;
; -0.429 ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[1] ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[1] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 1.000        ; 0.000      ; 1.396      ;
; -0.060 ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[2] ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[2] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 1.000        ; 0.000      ; 1.027      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; -0.362 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; inst|altpll_component|pll|clk[0] ; 0.004        ; 0.406      ; 0.937      ;
; -0.362 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; inst|altpll_component|pll|clk[0] ; 0.004        ; 0.406      ; 0.937      ;
; 37.237 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.705      ;
; 37.303 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[2]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.639      ;
; 37.305 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[19] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.637      ;
; 37.305 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[18] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.637      ;
; 37.305 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[17] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.637      ;
; 37.305 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[16] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.637      ;
; 37.305 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[15] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.637      ;
; 37.316 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.626      ;
; 37.369 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[4]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.573      ;
; 37.371 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[2]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[19] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.571      ;
; 37.371 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[2]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[18] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.571      ;
; 37.371 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[2]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[17] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.571      ;
; 37.371 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[2]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[16] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.571      ;
; 37.371 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[2]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[15] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.571      ;
; 37.384 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[19] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.558      ;
; 37.384 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[18] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.558      ;
; 37.384 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[17] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.558      ;
; 37.384 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[16] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.558      ;
; 37.384 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[15] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.558      ;
; 37.436 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[6]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.506      ;
; 37.437 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[4]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[19] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.505      ;
; 37.437 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[4]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[18] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.505      ;
; 37.437 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[4]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[17] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.505      ;
; 37.437 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[4]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[16] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.505      ;
; 37.437 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[4]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[15] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.505      ;
; 37.501 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[7]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.441      ;
; 37.504 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[6]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[19] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.438      ;
; 37.504 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[6]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[18] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.438      ;
; 37.504 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[6]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[17] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.438      ;
; 37.504 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[6]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[16] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.438      ;
; 37.504 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[6]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[15] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.438      ;
; 37.509 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[5]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.433      ;
; 37.523 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[3]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.419      ;
; 37.536 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[11] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.406      ;
; 37.562 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[14] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; 0.000      ; 2.401      ;
; 37.562 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[13] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; 0.000      ; 2.401      ;
; 37.562 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[12] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; 0.000      ; 2.401      ;
; 37.562 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[11] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; 0.000      ; 2.401      ;
; 37.562 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[10] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; 0.000      ; 2.401      ;
; 37.569 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[7]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[19] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.373      ;
; 37.569 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[7]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[18] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.373      ;
; 37.569 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[7]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[17] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.373      ;
; 37.569 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[7]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[16] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.373      ;
; 37.569 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[7]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[15] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.373      ;
; 37.577 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[5]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[19] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.365      ;
; 37.577 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[5]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[18] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.365      ;
; 37.577 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[5]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[17] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.365      ;
; 37.577 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[5]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[16] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.365      ;
; 37.577 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[5]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[15] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.365      ;
; 37.591 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[3]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[19] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.351      ;
; 37.591 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[3]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[18] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.351      ;
; 37.591 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[3]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[17] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.351      ;
; 37.591 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[3]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[16] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.351      ;
; 37.591 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[3]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[15] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.351      ;
; 37.601 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[12] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.341      ;
; 37.604 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[11] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[19] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.338      ;
; 37.604 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[11] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[18] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.338      ;
; 37.604 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[11] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[17] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.338      ;
; 37.604 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[11] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[16] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.338      ;
; 37.604 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[11] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[15] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.338      ;
; 37.608 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[10] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.334      ;
; 37.628 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[2]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[14] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; 0.000      ; 2.335      ;
; 37.628 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[2]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[13] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; 0.000      ; 2.335      ;
; 37.628 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[2]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[12] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; 0.000      ; 2.335      ;
; 37.628 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[2]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[11] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; 0.000      ; 2.335      ;
; 37.628 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[2]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[10] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; 0.000      ; 2.335      ;
; 37.630 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[9]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; 0.000      ; 2.333      ;
; 37.630 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[8]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; 0.000      ; 2.333      ;
; 37.630 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[7]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; 0.000      ; 2.333      ;
; 37.630 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[6]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; 0.000      ; 2.333      ;
; 37.630 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[5]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; 0.000      ; 2.333      ;
; 37.641 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[14] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; 0.000      ; 2.322      ;
; 37.641 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[13] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; 0.000      ; 2.322      ;
; 37.641 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[12] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; 0.000      ; 2.322      ;
; 37.641 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[11] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; 0.000      ; 2.322      ;
; 37.641 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[10] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; 0.000      ; 2.322      ;
; 37.668 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[14] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.274      ;
; 37.669 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[12] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[19] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.273      ;
; 37.669 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[12] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[18] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.273      ;
; 37.669 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[12] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[17] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.273      ;
; 37.669 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[12] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[16] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.273      ;
; 37.669 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[12] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[15] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.273      ;
; 37.676 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[10] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[19] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.266      ;
; 37.676 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[10] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[18] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.266      ;
; 37.676 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[10] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[17] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.266      ;
; 37.676 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[10] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[16] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.266      ;
; 37.676 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[10] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[15] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; -0.021     ; 2.266      ;
; 37.694 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[4]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[14] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; 0.000      ; 2.269      ;
; 37.694 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[4]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[13] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; 0.000      ; 2.269      ;
; 37.694 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[4]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[12] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; 0.000      ; 2.269      ;
; 37.694 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[4]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[11] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; 0.000      ; 2.269      ;
; 37.694 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[4]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[10] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; 0.000      ; 2.269      ;
; 37.696 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[2]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[9]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; 0.000      ; 2.267      ;
; 37.696 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[2]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[8]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; 0.000      ; 2.267      ;
; 37.696 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[2]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[7]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; 0.000      ; 2.267      ;
; 37.696 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[2]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[6]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; 0.000      ; 2.267      ;
; 37.696 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[2]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[5]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; 0.000      ; 2.267      ;
; 37.709 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[9]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 39.996       ; 0.000      ; 2.254      ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                               ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+
; 0.320 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.406      ; 0.937      ;
; 0.320 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.406      ; 0.937      ;
; 1.161 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[0]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.174      ;
; 1.162 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[19] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[19] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.175      ;
; 1.163 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[3]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[3]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.176      ;
; 1.170 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[9]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[9]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.183      ;
; 1.171 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[13] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[13] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.184      ;
; 1.173 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[15] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.186      ;
; 1.173 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[10] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[10] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.186      ;
; 1.173 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[5]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[5]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.186      ;
; 1.174 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[18] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[18] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.187      ;
; 1.176 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[8]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.189      ;
; 1.300 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[17] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[17] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.313      ;
; 1.300 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[16] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[16] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.313      ;
; 1.300 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[1]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.313      ;
; 1.305 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[11] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[11] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.318      ;
; 1.305 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[2]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[2]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.318      ;
; 1.306 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[6]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[6]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.319      ;
; 1.306 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[4]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[4]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.319      ;
; 1.310 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[7]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[7]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.323      ;
; 1.311 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[14] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[14] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.324      ;
; 1.311 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[12] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[12] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.324      ;
; 1.691 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[1]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.704      ;
; 1.693 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[3]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[4]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.706      ;
; 1.701 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[13] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[14] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.714      ;
; 1.703 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[16] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.716      ;
; 1.703 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[10] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[11] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.716      ;
; 1.703 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[5]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[6]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.716      ;
; 1.704 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[18] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[19] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.717      ;
; 1.706 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[9]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.719      ;
; 1.760 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[2]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.773      ;
; 1.772 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[17] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.785      ;
; 1.772 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[10] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[12] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.785      ;
; 1.772 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[5]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[7]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.785      ;
; 1.829 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[3]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.842      ;
; 1.839 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[17] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[18] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.852      ;
; 1.839 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[2]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.852      ;
; 1.839 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[16] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[17] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.852      ;
; 1.841 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[10] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[13] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.854      ;
; 1.841 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[5]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[8]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.854      ;
; 1.841 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[18] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.854      ;
; 1.844 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[11] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[12] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.857      ;
; 1.844 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[2]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[3]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.857      ;
; 1.845 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[6]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[7]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.858      ;
; 1.849 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[7]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[8]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.862      ;
; 1.850 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[12] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[13] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.863      ;
; 1.883 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[19] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.896      ;
; 1.891 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[9]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[14] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.904      ;
; 1.891 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[9]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[13] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.904      ;
; 1.891 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[9]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[12] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.904      ;
; 1.891 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[9]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[11] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.904      ;
; 1.891 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[9]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[10] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.904      ;
; 1.898 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[0]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[4]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.911      ;
; 1.900 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[18] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.913      ;
; 1.902 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[14] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.915      ;
; 1.902 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[13] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.915      ;
; 1.902 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[12] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.915      ;
; 1.902 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[11] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.915      ;
; 1.902 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[8]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[10] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.915      ;
; 1.908 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[17] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[19] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.921      ;
; 1.908 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[3]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.921      ;
; 1.908 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[16] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[18] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.921      ;
; 1.910 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[10] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[14] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.923      ;
; 1.910 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[5]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[9]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.923      ;
; 1.910 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[19] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.923      ;
; 1.913 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[11] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[13] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.926      ;
; 1.913 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[2]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[4]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.926      ;
; 1.914 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[6]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[8]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.927      ;
; 1.918 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[7]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[9]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.931      ;
; 1.919 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[12] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[14] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.932      ;
; 1.977 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[1]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[4]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.990      ;
; 1.977 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[16] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[19] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.990      ;
; 1.982 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[11] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[14] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.995      ;
; 1.983 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[6]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[9]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.996      ;
; 2.030 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[3]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[9]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.043      ;
; 2.030 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[3]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[8]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.043      ;
; 2.030 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[3]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[7]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.043      ;
; 2.030 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[3]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[6]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.043      ;
; 2.030 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[3]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[5]  ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.043      ;
; 2.059 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[13] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[19] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 2.051      ;
; 2.059 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[13] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[18] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 2.051      ;
; 2.059 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[13] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[17] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 2.051      ;
; 2.059 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[13] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[16] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 2.051      ;
; 2.059 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[13] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[15] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 2.051      ;
; 2.098 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[3]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[14] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.111      ;
; 2.098 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[3]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[13] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.111      ;
; 2.098 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[3]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[12] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.111      ;
; 2.098 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[3]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[11] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.111      ;
; 2.098 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[3]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[10] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.111      ;
; 2.108 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[17] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.121      ;
; 2.112 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[5]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[14] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.125      ;
; 2.112 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[5]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[13] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.125      ;
; 2.112 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[5]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[12] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.125      ;
; 2.112 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[5]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[11] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.125      ;
; 2.112 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[5]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[10] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.125      ;
; 2.112 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[15] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.125      ;
; 2.118 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[7]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[14] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.131      ;
; 2.118 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[7]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[13] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.131      ;
; 2.118 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[7]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[12] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.131      ;
; 2.118 ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[7]  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[11] ; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.131      ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20]'                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.014 ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[2] ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[2] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 0.000        ; 0.000      ; 1.027      ;
; 1.383 ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[1] ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[1] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 0.000        ; 0.000      ; 1.396      ;
; 1.400 ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[0] ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[0] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 0.000        ; 0.000      ; 1.413      ;
; 1.498 ; inst7                                               ; inst7                                               ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 0.000        ; 0.000      ; 1.511      ;
; 1.531 ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[0] ; inst7                                               ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; -0.500       ; 0.000      ; 1.044      ;
; 1.662 ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[1] ; inst7                                               ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; -0.500       ; 0.000      ; 1.175      ;
; 1.770 ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[2] ; inst7                                               ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; -0.500       ; 0.000      ; 1.283      ;
; 1.922 ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[1] ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[2] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 0.000        ; 0.000      ; 1.935      ;
; 1.939 ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[0] ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[1] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 0.000        ; 0.000      ; 1.952      ;
; 2.008 ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[0] ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[2] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 0.000        ; 0.000      ; 2.021      ;
; 2.257 ; inst7                                               ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[2] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; -0.500       ; 0.000      ; 1.770      ;
; 2.258 ; inst7                                               ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[1] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; -0.500       ; 0.000      ; 1.771      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20]'                                                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------+
; -1.062 ; 0.500        ; 1.562          ; High Pulse Width ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; Fall       ; inst7                                               ;
; -1.062 ; 0.500        ; 1.562          ; Low Pulse Width  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; Fall       ; inst7                                               ;
; -1.062 ; 0.500        ; 1.562          ; High Pulse Width ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; Rise       ; inst70                                              ;
; -1.062 ; 0.500        ; 1.562          ; Low Pulse Width  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; Rise       ; inst70                                              ;
; -1.062 ; 0.500        ; 1.562          ; High Pulse Width ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; Rise       ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[0] ;
; -1.062 ; 0.500        ; 1.562          ; Low Pulse Width  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; Rise       ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[0] ;
; -1.062 ; 0.500        ; 1.562          ; High Pulse Width ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; Rise       ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[1] ;
; -1.062 ; 0.500        ; 1.562          ; Low Pulse Width  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; Rise       ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[1] ;
; -1.062 ; 0.500        ; 1.562          ; High Pulse Width ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; Rise       ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[2] ;
; -1.062 ; 0.500        ; 1.562          ; Low Pulse Width  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; Rise       ; lpm_counter:inst1|cntr_nne:auto_generated|safe_q[2] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; Rise       ; inst1|auto_generated|counter_cella0|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; Rise       ; inst1|auto_generated|counter_cella0|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; Rise       ; inst1|auto_generated|counter_cella1|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; Rise       ; inst1|auto_generated|counter_cella1|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; Rise       ; inst1|auto_generated|counter_cella2|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; Rise       ; inst1|auto_generated|counter_cella2|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; Rise       ; inst3|auto_generated|counter_cella20|regout         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; Rise       ; inst3|auto_generated|counter_cella20|regout         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; Rise       ; inst70|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; Rise       ; inst70|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; Rise       ; inst7|clk                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; Rise       ; inst7|clk                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: '16'                                                                                          ;
+-------+--------------+----------------+------------------+-------+------------+------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                             ;
+-------+--------------+----------------+------------------+-------+------------+------------------------------------+
; 4.545 ; 4.545        ; 0.000          ; High Pulse Width ; 16    ; Rise       ; 16|combout                         ;
; 4.545 ; 4.545        ; 0.000          ; Low Pulse Width  ; 16    ; Rise       ; 16|combout                         ;
; 4.545 ; 4.545        ; 0.000          ; High Pulse Width ; 16    ; Rise       ; inst|altpll_component|pll|clk[0]   ;
; 4.545 ; 4.545        ; 0.000          ; Low Pulse Width  ; 16    ; Rise       ; inst|altpll_component|pll|clk[0]   ;
; 4.545 ; 4.545        ; 0.000          ; High Pulse Width ; 16    ; Rise       ; inst|altpll_component|pll|inclk[0] ;
; 4.545 ; 4.545        ; 0.000          ; Low Pulse Width  ; 16    ; Rise       ; inst|altpll_component|pll|inclk[0] ;
; 6.754 ; 9.090        ; 2.336          ; Port Rate        ; 16    ; Rise       ; 16                                 ;
+-------+--------------+----------------+------------------+-------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'inst|altpll_component|pll|clk[0]'                                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------------------+
; 18.436 ; 19.998       ; 1.562          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[0]  ;
; 18.436 ; 19.998       ; 1.562          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[0]  ;
; 18.436 ; 19.998       ; 1.562          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[10] ;
; 18.436 ; 19.998       ; 1.562          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[10] ;
; 18.436 ; 19.998       ; 1.562          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[11] ;
; 18.436 ; 19.998       ; 1.562          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[11] ;
; 18.436 ; 19.998       ; 1.562          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[12] ;
; 18.436 ; 19.998       ; 1.562          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[12] ;
; 18.436 ; 19.998       ; 1.562          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[13] ;
; 18.436 ; 19.998       ; 1.562          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[13] ;
; 18.436 ; 19.998       ; 1.562          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[14] ;
; 18.436 ; 19.998       ; 1.562          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[14] ;
; 18.436 ; 19.998       ; 1.562          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[15] ;
; 18.436 ; 19.998       ; 1.562          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[15] ;
; 18.436 ; 19.998       ; 1.562          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[16] ;
; 18.436 ; 19.998       ; 1.562          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[16] ;
; 18.436 ; 19.998       ; 1.562          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[17] ;
; 18.436 ; 19.998       ; 1.562          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[17] ;
; 18.436 ; 19.998       ; 1.562          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[18] ;
; 18.436 ; 19.998       ; 1.562          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[18] ;
; 18.436 ; 19.998       ; 1.562          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[19] ;
; 18.436 ; 19.998       ; 1.562          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[19] ;
; 18.436 ; 19.998       ; 1.562          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[1]  ;
; 18.436 ; 19.998       ; 1.562          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[1]  ;
; 18.436 ; 19.998       ; 1.562          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ;
; 18.436 ; 19.998       ; 1.562          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ;
; 18.436 ; 19.998       ; 1.562          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[2]  ;
; 18.436 ; 19.998       ; 1.562          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[2]  ;
; 18.436 ; 19.998       ; 1.562          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[3]  ;
; 18.436 ; 19.998       ; 1.562          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[3]  ;
; 18.436 ; 19.998       ; 1.562          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[4]  ;
; 18.436 ; 19.998       ; 1.562          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[4]  ;
; 18.436 ; 19.998       ; 1.562          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[5]  ;
; 18.436 ; 19.998       ; 1.562          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[5]  ;
; 18.436 ; 19.998       ; 1.562          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[6]  ;
; 18.436 ; 19.998       ; 1.562          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[6]  ;
; 18.436 ; 19.998       ; 1.562          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[7]  ;
; 18.436 ; 19.998       ; 1.562          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[7]  ;
; 18.436 ; 19.998       ; 1.562          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[8]  ;
; 18.436 ; 19.998       ; 1.562          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[8]  ;
; 18.436 ; 19.998       ; 1.562          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[9]  ;
; 18.436 ; 19.998       ; 1.562          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[9]  ;
; 19.998 ; 19.998       ; 0.000          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella0|clk              ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella0|clk              ;
; 19.998 ; 19.998       ; 0.000          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella10|clk             ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella10|clk             ;
; 19.998 ; 19.998       ; 0.000          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella11|clk             ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella11|clk             ;
; 19.998 ; 19.998       ; 0.000          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella12|clk             ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella12|clk             ;
; 19.998 ; 19.998       ; 0.000          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella13|clk             ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella13|clk             ;
; 19.998 ; 19.998       ; 0.000          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella14|clk             ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella14|clk             ;
; 19.998 ; 19.998       ; 0.000          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella15|clk             ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella15|clk             ;
; 19.998 ; 19.998       ; 0.000          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella16|clk             ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella16|clk             ;
; 19.998 ; 19.998       ; 0.000          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella17|clk             ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella17|clk             ;
; 19.998 ; 19.998       ; 0.000          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella18|clk             ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella18|clk             ;
; 19.998 ; 19.998       ; 0.000          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella19|clk             ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella19|clk             ;
; 19.998 ; 19.998       ; 0.000          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella1|clk              ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella1|clk              ;
; 19.998 ; 19.998       ; 0.000          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella20|clk             ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella20|clk             ;
; 19.998 ; 19.998       ; 0.000          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella2|clk              ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella2|clk              ;
; 19.998 ; 19.998       ; 0.000          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella3|clk              ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella3|clk              ;
; 19.998 ; 19.998       ; 0.000          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella4|clk              ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella4|clk              ;
; 19.998 ; 19.998       ; 0.000          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella5|clk              ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella5|clk              ;
; 19.998 ; 19.998       ; 0.000          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella6|clk              ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella6|clk              ;
; 19.998 ; 19.998       ; 0.000          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella7|clk              ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella7|clk              ;
; 19.998 ; 19.998       ; 0.000          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella8|clk              ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella8|clk              ;
; 19.998 ; 19.998       ; 0.000          ; High Pulse Width ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella9|clk              ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|pll|clk[0] ; Rise       ; inst3|auto_generated|counter_cella9|clk              ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                          ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+
; 144       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 3.107 ; 3.107 ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                             ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+
; 144       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; -3.061 ; -3.061 ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ;
+-----------+------------------------------------------------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+
; 39        ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 9.115 ; 9.115 ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ;
; 40        ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 9.107 ; 9.107 ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ;
; 41        ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 8.825 ; 8.825 ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ;
; 42        ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 8.827 ; 8.827 ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ;
; 47        ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 8.816 ; 8.816 ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ;
; 48        ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 8.960 ; 8.960 ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                        ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+
; 39        ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 8.853 ; 8.853 ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ;
; 40        ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 8.845 ; 8.845 ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ;
; 41        ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 8.563 ; 8.563 ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ;
; 42        ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 8.565 ; 8.565 ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ;
; 47        ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 8.545 ; 8.545 ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ;
; 48        ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 8.224 ; 8.224 ; Rise       ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ;
+-----------+------------------------------------------------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0]                     ; 406      ; 0        ; 0        ; 0        ;
; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; inst|altpll_component|pll|clk[0]                     ; 1        ; 1        ; 0        ; 0        ;
; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 9        ; 6        ; 3        ; 1        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|pll|clk[0]                     ; inst|altpll_component|pll|clk[0]                     ; 406      ; 0        ; 0        ; 0        ;
; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; inst|altpll_component|pll|clk[0]                     ; 1        ; 1        ; 0        ; 0        ;
; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] ; 9        ; 6        ; 3        ; 1        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 19    ; 19   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Sun May 03 16:43:48 2020
Info: Command: quartus_sta Qua_BRD_EP1C6T144I7 -c Qua_BRD_EP1C6T144I7
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 6 of the 6 processors detected
Critical Warning: Synopsys Design Constraints File file not found: 'Qua_BRD_EP1C6T144I7.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 9.090 -waveform {0.000 4.545} -name 16 16
    Info: create_generated_clock -source {inst|altpll_component|pll|inclk[0]} -divide_by 22 -multiply_by 5 -duty_cycle 50.00 -name {inst|altpll_component|pll|clk[0]} {inst|altpll_component|pll|clk[0]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20]
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -1.386
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.386        -3.963 lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] 
    Info:    -0.362        -0.362 inst|altpll_component|pll|clk[0] 
Info: Worst-case hold slack is 0.320
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.320         0.000 inst|altpll_component|pll|clk[0] 
    Info:     1.014         0.000 lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -1.062
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.062       -10.620 lpm_counter:inst3|cntr_8nf:auto_generated|safe_q[20] 
    Info:     4.545         0.000 16 
    Info:    18.436         0.000 inst|altpll_component|pll|clk[0] 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4462 megabytes
    Info: Processing ended: Sun May 03 16:43:51 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


