#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Sep 23 21:20:45 2020
# Process ID: 17564
# Current directory: C:/Users/tahir/Desktop/Assertions and tasks
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19712 C:\Users\tahir\Desktop\Assertions and tasks\task_assertion.xpr
# Log file: C:/Users/tahir/Desktop/Assertions and tasks/vivado.log
# Journal file: C:/Users/tahir/Desktop/Assertions and tasks\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/tahir/Desktop/Assertions and tasks/task_assertion.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 687.281 ; gain = 53.250
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 4
[Wed Sep 23 21:22:20 2020] Launched synth_1...
Run output will be captured here: C:/Users/tahir/Desktop/Assertions and tasks/task_assertion.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tahir/Desktop/Assertions and tasks/task_assertion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tahir/Desktop/Assertions and tasks/task_assertion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tahir/Desktop/Assertions and tasks/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tahir/Desktop/Assertions and tasks/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tahir/Desktop/Assertions and tasks/task_assertion.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tahir/Desktop/Assertions and tasks/task_assertion.sim/sim_1/behav/xsim'
"xelab -wto 5c7644a7f5fa4372893257aa71d875a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5c7644a7f5fa4372893257aa71d875a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add_sub
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/tahir/Desktop/Assertions -notrace
couldn't read file "C:/Users/tahir/Desktop/Assertions": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 23 21:24:01 2020...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 784.340 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tahir/Desktop/Assertions and tasks/task_assertion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Sum is higher than decimal 12
Sum is higher than decimal 12
Sum is lower than or equal to decimal 12
Substration is higher than decimal 4
Substration result is lower than or equal to decimal 4
Substration result is lower than or equal to decimal 4
$stop called at time : 24 ns : File "C:/Users/tahir/Desktop/Assertions and tasks/tb.sv" Line 23
xsim: Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 798.996 ; gain = 14.656
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 798.996 ; gain = 14.656
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 865.035 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 23 21:25:55 2020...
