// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See VsvsimTestbench.h for the primary calling header

#include "VsvsimTestbench__pch.h"
#include "VsvsimTestbench___024root.h"

VL_INLINE_OPT void VsvsimTestbench___024root___ico_sequent__TOP__0(VsvsimTestbench___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    VsvsimTestbench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VsvsimTestbench___024root___ico_sequent__TOP__0\n"); );
    // Init
    CData/*0:0*/ svsimTestbench__DOT__dut__DOT__sels_0;
    svsimTestbench__DOT__dut__DOT__sels_0 = 0;
    CData/*7:0*/ svsimTestbench__DOT__dut__DOT__subs_0;
    svsimTestbench__DOT__dut__DOT__subs_0 = 0;
    CData/*7:0*/ svsimTestbench__DOT__dut__DOT__subs_1;
    svsimTestbench__DOT__dut__DOT__subs_1 = 0;
    CData/*0:0*/ svsimTestbench__DOT__dut__DOT__sels_1;
    svsimTestbench__DOT__dut__DOT__sels_1 = 0;
    CData/*7:0*/ svsimTestbench__DOT__dut__DOT__subs_2;
    svsimTestbench__DOT__dut__DOT__subs_2 = 0;
    CData/*7:0*/ svsimTestbench__DOT__dut__DOT__f_low_0;
    svsimTestbench__DOT__dut__DOT__f_low_0 = 0;
    CData/*0:0*/ svsimTestbench__DOT__dut__DOT__sels_2;
    svsimTestbench__DOT__dut__DOT__sels_2 = 0;
    CData/*7:0*/ svsimTestbench__DOT__dut__DOT__f_high_0;
    svsimTestbench__DOT__dut__DOT__f_high_0 = 0;
    CData/*7:0*/ svsimTestbench__DOT__dut__DOT__f_med_0;
    svsimTestbench__DOT__dut__DOT__f_med_0 = 0;
    CData/*0:0*/ svsimTestbench__DOT__dut__DOT__sels_1_0;
    svsimTestbench__DOT__dut__DOT__sels_1_0 = 0;
    CData/*7:0*/ svsimTestbench__DOT__dut__DOT__subs_1_0;
    svsimTestbench__DOT__dut__DOT__subs_1_0 = 0;
    CData/*7:0*/ svsimTestbench__DOT__dut__DOT__subs_1_1;
    svsimTestbench__DOT__dut__DOT__subs_1_1 = 0;
    CData/*0:0*/ svsimTestbench__DOT__dut__DOT__sels_1_1;
    svsimTestbench__DOT__dut__DOT__sels_1_1 = 0;
    CData/*7:0*/ svsimTestbench__DOT__dut__DOT__subs_1_2;
    svsimTestbench__DOT__dut__DOT__subs_1_2 = 0;
    CData/*7:0*/ svsimTestbench__DOT__dut__DOT__f_low_1;
    svsimTestbench__DOT__dut__DOT__f_low_1 = 0;
    CData/*0:0*/ svsimTestbench__DOT__dut__DOT__sels_1_2;
    svsimTestbench__DOT__dut__DOT__sels_1_2 = 0;
    CData/*7:0*/ svsimTestbench__DOT__dut__DOT__f_high_1;
    svsimTestbench__DOT__dut__DOT__f_high_1 = 0;
    CData/*7:0*/ svsimTestbench__DOT__dut__DOT__f_med_1;
    svsimTestbench__DOT__dut__DOT__f_med_1 = 0;
    CData/*0:0*/ svsimTestbench__DOT__dut__DOT__sels_2_0;
    svsimTestbench__DOT__dut__DOT__sels_2_0 = 0;
    CData/*7:0*/ svsimTestbench__DOT__dut__DOT__subs_2_0;
    svsimTestbench__DOT__dut__DOT__subs_2_0 = 0;
    CData/*7:0*/ svsimTestbench__DOT__dut__DOT__subs_2_1;
    svsimTestbench__DOT__dut__DOT__subs_2_1 = 0;
    CData/*0:0*/ svsimTestbench__DOT__dut__DOT__sels_2_1;
    svsimTestbench__DOT__dut__DOT__sels_2_1 = 0;
    CData/*7:0*/ svsimTestbench__DOT__dut__DOT__subs_2_2;
    svsimTestbench__DOT__dut__DOT__subs_2_2 = 0;
    CData/*7:0*/ svsimTestbench__DOT__dut__DOT__f_low_2;
    svsimTestbench__DOT__dut__DOT__f_low_2 = 0;
    CData/*0:0*/ svsimTestbench__DOT__dut__DOT__sels_2_2;
    svsimTestbench__DOT__dut__DOT__sels_2_2 = 0;
    CData/*7:0*/ svsimTestbench__DOT__dut__DOT__f_high_2;
    svsimTestbench__DOT__dut__DOT__f_high_2 = 0;
    CData/*7:0*/ svsimTestbench__DOT__dut__DOT__f_med_2;
    svsimTestbench__DOT__dut__DOT__f_med_2 = 0;
    CData/*7:0*/ svsimTestbench__DOT__dut__DOT__subs_3_1;
    svsimTestbench__DOT__dut__DOT__subs_3_1 = 0;
    CData/*7:0*/ svsimTestbench__DOT__dut__DOT__s_high;
    svsimTestbench__DOT__dut__DOT__s_high = 0;
    CData/*0:0*/ svsimTestbench__DOT__dut__DOT__sels_4_0;
    svsimTestbench__DOT__dut__DOT__sels_4_0 = 0;
    CData/*7:0*/ svsimTestbench__DOT__dut__DOT__subs_4_0;
    svsimTestbench__DOT__dut__DOT__subs_4_0 = 0;
    CData/*7:0*/ svsimTestbench__DOT__dut__DOT__subs_4_1;
    svsimTestbench__DOT__dut__DOT__subs_4_1 = 0;
    CData/*7:0*/ svsimTestbench__DOT__dut__DOT__subs_4_2;
    svsimTestbench__DOT__dut__DOT__subs_4_2 = 0;
    CData/*7:0*/ svsimTestbench__DOT__dut__DOT__s_med;
    svsimTestbench__DOT__dut__DOT__s_med = 0;
    CData/*7:0*/ svsimTestbench__DOT__dut__DOT__subs_5_1;
    svsimTestbench__DOT__dut__DOT__subs_5_1 = 0;
    CData/*7:0*/ svsimTestbench__DOT__dut__DOT__s_low;
    svsimTestbench__DOT__dut__DOT__s_low = 0;
    CData/*0:0*/ svsimTestbench__DOT__dut__DOT__sels_6_0;
    svsimTestbench__DOT__dut__DOT__sels_6_0 = 0;
    CData/*7:0*/ svsimTestbench__DOT__dut__DOT__subs_6_1;
    svsimTestbench__DOT__dut__DOT__subs_6_1 = 0;
    // Body
    svsimTestbench__DOT__dut__DOT__sels_2_0 = ((IData)(vlSelf->svsimTestbench__DOT__arr_2_0) 
                                               > (IData)(vlSelf->svsimTestbench__DOT__arr_2_1));
    svsimTestbench__DOT__dut__DOT__sels_0 = ((IData)(vlSelf->svsimTestbench__DOT__arr_0_0) 
                                             > (IData)(vlSelf->svsimTestbench__DOT__arr_0_1));
    svsimTestbench__DOT__dut__DOT__sels_1_0 = ((IData)(vlSelf->svsimTestbench__DOT__arr_1_0) 
                                               > (IData)(vlSelf->svsimTestbench__DOT__arr_1_1));
    if (svsimTestbench__DOT__dut__DOT__sels_2_0) {
        svsimTestbench__DOT__dut__DOT__subs_2_0 = vlSelf->svsimTestbench__DOT__arr_2_0;
        svsimTestbench__DOT__dut__DOT__subs_2_1 = vlSelf->svsimTestbench__DOT__arr_2_1;
    } else {
        svsimTestbench__DOT__dut__DOT__subs_2_0 = vlSelf->svsimTestbench__DOT__arr_2_1;
        svsimTestbench__DOT__dut__DOT__subs_2_1 = vlSelf->svsimTestbench__DOT__arr_2_0;
    }
    if (svsimTestbench__DOT__dut__DOT__sels_0) {
        svsimTestbench__DOT__dut__DOT__subs_0 = vlSelf->svsimTestbench__DOT__arr_0_0;
        svsimTestbench__DOT__dut__DOT__subs_1 = vlSelf->svsimTestbench__DOT__arr_0_1;
    } else {
        svsimTestbench__DOT__dut__DOT__subs_0 = vlSelf->svsimTestbench__DOT__arr_0_1;
        svsimTestbench__DOT__dut__DOT__subs_1 = vlSelf->svsimTestbench__DOT__arr_0_0;
    }
    if (svsimTestbench__DOT__dut__DOT__sels_1_0) {
        svsimTestbench__DOT__dut__DOT__subs_1_0 = vlSelf->svsimTestbench__DOT__arr_1_0;
        svsimTestbench__DOT__dut__DOT__subs_1_1 = vlSelf->svsimTestbench__DOT__arr_1_1;
    } else {
        svsimTestbench__DOT__dut__DOT__subs_1_0 = vlSelf->svsimTestbench__DOT__arr_1_1;
        svsimTestbench__DOT__dut__DOT__subs_1_1 = vlSelf->svsimTestbench__DOT__arr_1_0;
    }
    svsimTestbench__DOT__dut__DOT__sels_2_1 = ((IData)(svsimTestbench__DOT__dut__DOT__subs_2_1) 
                                               > (IData)(vlSelf->svsimTestbench__DOT__arr_2_2));
    svsimTestbench__DOT__dut__DOT__sels_1 = ((IData)(svsimTestbench__DOT__dut__DOT__subs_1) 
                                             > (IData)(vlSelf->svsimTestbench__DOT__arr_0_2));
    svsimTestbench__DOT__dut__DOT__sels_1_1 = ((IData)(svsimTestbench__DOT__dut__DOT__subs_1_1) 
                                               > (IData)(vlSelf->svsimTestbench__DOT__arr_1_2));
    if (svsimTestbench__DOT__dut__DOT__sels_2_1) {
        svsimTestbench__DOT__dut__DOT__f_low_2 = vlSelf->svsimTestbench__DOT__arr_2_2;
        svsimTestbench__DOT__dut__DOT__subs_2_2 = svsimTestbench__DOT__dut__DOT__subs_2_1;
    } else {
        svsimTestbench__DOT__dut__DOT__f_low_2 = svsimTestbench__DOT__dut__DOT__subs_2_1;
        svsimTestbench__DOT__dut__DOT__subs_2_2 = vlSelf->svsimTestbench__DOT__arr_2_2;
    }
    if (svsimTestbench__DOT__dut__DOT__sels_1) {
        svsimTestbench__DOT__dut__DOT__f_low_0 = vlSelf->svsimTestbench__DOT__arr_0_2;
        svsimTestbench__DOT__dut__DOT__subs_2 = svsimTestbench__DOT__dut__DOT__subs_1;
    } else {
        svsimTestbench__DOT__dut__DOT__f_low_0 = svsimTestbench__DOT__dut__DOT__subs_1;
        svsimTestbench__DOT__dut__DOT__subs_2 = vlSelf->svsimTestbench__DOT__arr_0_2;
    }
    if (svsimTestbench__DOT__dut__DOT__sels_1_1) {
        svsimTestbench__DOT__dut__DOT__f_low_1 = vlSelf->svsimTestbench__DOT__arr_1_2;
        svsimTestbench__DOT__dut__DOT__subs_1_2 = svsimTestbench__DOT__dut__DOT__subs_1_1;
    } else {
        svsimTestbench__DOT__dut__DOT__f_low_1 = svsimTestbench__DOT__dut__DOT__subs_1_1;
        svsimTestbench__DOT__dut__DOT__subs_1_2 = vlSelf->svsimTestbench__DOT__arr_1_2;
    }
    svsimTestbench__DOT__dut__DOT__sels_2_2 = ((IData)(svsimTestbench__DOT__dut__DOT__subs_2_0) 
                                               > (IData)(svsimTestbench__DOT__dut__DOT__subs_2_2));
    svsimTestbench__DOT__dut__DOT__sels_2 = ((IData)(svsimTestbench__DOT__dut__DOT__subs_0) 
                                             > (IData)(svsimTestbench__DOT__dut__DOT__subs_2));
    svsimTestbench__DOT__dut__DOT__subs_5_1 = (((IData)(svsimTestbench__DOT__dut__DOT__f_low_0) 
                                                < (IData)(svsimTestbench__DOT__dut__DOT__f_low_1))
                                                ? (IData)(svsimTestbench__DOT__dut__DOT__f_low_1)
                                                : (IData)(svsimTestbench__DOT__dut__DOT__f_low_0));
    svsimTestbench__DOT__dut__DOT__sels_1_2 = ((IData)(svsimTestbench__DOT__dut__DOT__subs_1_0) 
                                               > (IData)(svsimTestbench__DOT__dut__DOT__subs_1_2));
    if (svsimTestbench__DOT__dut__DOT__sels_2_2) {
        svsimTestbench__DOT__dut__DOT__f_high_2 = svsimTestbench__DOT__dut__DOT__subs_2_0;
        svsimTestbench__DOT__dut__DOT__f_med_2 = svsimTestbench__DOT__dut__DOT__subs_2_2;
    } else {
        svsimTestbench__DOT__dut__DOT__f_high_2 = svsimTestbench__DOT__dut__DOT__subs_2_2;
        svsimTestbench__DOT__dut__DOT__f_med_2 = svsimTestbench__DOT__dut__DOT__subs_2_0;
    }
    if (svsimTestbench__DOT__dut__DOT__sels_2) {
        svsimTestbench__DOT__dut__DOT__f_high_0 = svsimTestbench__DOT__dut__DOT__subs_0;
        svsimTestbench__DOT__dut__DOT__f_med_0 = svsimTestbench__DOT__dut__DOT__subs_2;
    } else {
        svsimTestbench__DOT__dut__DOT__f_high_0 = svsimTestbench__DOT__dut__DOT__subs_2;
        svsimTestbench__DOT__dut__DOT__f_med_0 = svsimTestbench__DOT__dut__DOT__subs_0;
    }
    svsimTestbench__DOT__dut__DOT__s_low = (((IData)(svsimTestbench__DOT__dut__DOT__subs_5_1) 
                                             > (IData)(svsimTestbench__DOT__dut__DOT__f_low_2))
                                             ? (IData)(svsimTestbench__DOT__dut__DOT__subs_5_1)
                                             : (IData)(svsimTestbench__DOT__dut__DOT__f_low_2));
    if (svsimTestbench__DOT__dut__DOT__sels_1_2) {
        svsimTestbench__DOT__dut__DOT__f_high_1 = svsimTestbench__DOT__dut__DOT__subs_1_0;
        svsimTestbench__DOT__dut__DOT__f_med_1 = svsimTestbench__DOT__dut__DOT__subs_1_2;
    } else {
        svsimTestbench__DOT__dut__DOT__f_high_1 = svsimTestbench__DOT__dut__DOT__subs_1_2;
        svsimTestbench__DOT__dut__DOT__f_med_1 = svsimTestbench__DOT__dut__DOT__subs_1_0;
    }
    svsimTestbench__DOT__dut__DOT__subs_3_1 = (((IData)(svsimTestbench__DOT__dut__DOT__f_high_0) 
                                                > (IData)(svsimTestbench__DOT__dut__DOT__f_high_1))
                                                ? (IData)(svsimTestbench__DOT__dut__DOT__f_high_1)
                                                : (IData)(svsimTestbench__DOT__dut__DOT__f_high_0));
    svsimTestbench__DOT__dut__DOT__sels_4_0 = ((IData)(svsimTestbench__DOT__dut__DOT__f_med_0) 
                                               > (IData)(svsimTestbench__DOT__dut__DOT__f_med_1));
    svsimTestbench__DOT__dut__DOT__s_high = (((IData)(svsimTestbench__DOT__dut__DOT__subs_3_1) 
                                              > (IData)(svsimTestbench__DOT__dut__DOT__f_high_2))
                                              ? (IData)(svsimTestbench__DOT__dut__DOT__f_high_2)
                                              : (IData)(svsimTestbench__DOT__dut__DOT__subs_3_1));
    if (svsimTestbench__DOT__dut__DOT__sels_4_0) {
        svsimTestbench__DOT__dut__DOT__subs_4_0 = svsimTestbench__DOT__dut__DOT__f_med_0;
        svsimTestbench__DOT__dut__DOT__subs_4_1 = svsimTestbench__DOT__dut__DOT__f_med_1;
    } else {
        svsimTestbench__DOT__dut__DOT__subs_4_0 = svsimTestbench__DOT__dut__DOT__f_med_1;
        svsimTestbench__DOT__dut__DOT__subs_4_1 = svsimTestbench__DOT__dut__DOT__f_med_0;
    }
    svsimTestbench__DOT__dut__DOT__subs_4_2 = (((IData)(svsimTestbench__DOT__dut__DOT__subs_4_1) 
                                                > (IData)(svsimTestbench__DOT__dut__DOT__f_med_2))
                                                ? (IData)(svsimTestbench__DOT__dut__DOT__subs_4_1)
                                                : (IData)(svsimTestbench__DOT__dut__DOT__f_med_2));
    svsimTestbench__DOT__dut__DOT__s_med = (((IData)(svsimTestbench__DOT__dut__DOT__subs_4_0) 
                                             > (IData)(svsimTestbench__DOT__dut__DOT__subs_4_2))
                                             ? (IData)(svsimTestbench__DOT__dut__DOT__subs_4_2)
                                             : (IData)(svsimTestbench__DOT__dut__DOT__subs_4_0));
    svsimTestbench__DOT__dut__DOT__sels_6_0 = ((IData)(svsimTestbench__DOT__dut__DOT__s_high) 
                                               > (IData)(svsimTestbench__DOT__dut__DOT__s_med));
    if (svsimTestbench__DOT__dut__DOT__sels_6_0) {
        vlSelf->svsimTestbench__DOT__dut__DOT__subs_6_0 
            = svsimTestbench__DOT__dut__DOT__s_high;
        svsimTestbench__DOT__dut__DOT__subs_6_1 = svsimTestbench__DOT__dut__DOT__s_med;
    } else {
        vlSelf->svsimTestbench__DOT__dut__DOT__subs_6_0 
            = svsimTestbench__DOT__dut__DOT__s_med;
        svsimTestbench__DOT__dut__DOT__subs_6_1 = svsimTestbench__DOT__dut__DOT__s_high;
    }
    vlSelf->svsimTestbench__DOT__dut__DOT__subs_6_2 
        = (((IData)(svsimTestbench__DOT__dut__DOT__subs_6_1) 
            > (IData)(svsimTestbench__DOT__dut__DOT__s_low))
            ? (IData)(svsimTestbench__DOT__dut__DOT__subs_6_1)
            : (IData)(svsimTestbench__DOT__dut__DOT__s_low));
}

void VsvsimTestbench___024root___eval_ico(VsvsimTestbench___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    VsvsimTestbench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VsvsimTestbench___024root___eval_ico\n"); );
    // Body
    if ((2ULL & vlSelf->__VicoTriggered.word(0U))) {
        VsvsimTestbench___024root___ico_sequent__TOP__0(vlSelf);
    }
}

void VsvsimTestbench___024root___eval_triggers__ico(VsvsimTestbench___024root* vlSelf);

bool VsvsimTestbench___024root___eval_phase__ico(VsvsimTestbench___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    VsvsimTestbench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VsvsimTestbench___024root___eval_phase__ico\n"); );
    // Init
    CData/*0:0*/ __VicoExecute;
    // Body
    VsvsimTestbench___024root___eval_triggers__ico(vlSelf);
    __VicoExecute = vlSelf->__VicoTriggered.any();
    if (__VicoExecute) {
        VsvsimTestbench___024root___eval_ico(vlSelf);
    }
    return (__VicoExecute);
}

void VsvsimTestbench___024root___act_sequent__TOP__0(VsvsimTestbench___024root* vlSelf);

void VsvsimTestbench___024root___eval_act(VsvsimTestbench___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    VsvsimTestbench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VsvsimTestbench___024root___eval_act\n"); );
    // Body
    if ((2ULL & vlSelf->__VactTriggered.word(0U))) {
        VsvsimTestbench___024root___act_sequent__TOP__0(vlSelf);
    }
}

void VsvsimTestbench___024root___eval_nba(VsvsimTestbench___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    VsvsimTestbench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VsvsimTestbench___024root___eval_nba\n"); );
    // Body
    if ((1ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VsvsimTestbench___024root___ico_sequent__TOP__0(vlSelf);
    }
}

void VsvsimTestbench___024root___eval_triggers__act(VsvsimTestbench___024root* vlSelf);

bool VsvsimTestbench___024root___eval_phase__act(VsvsimTestbench___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    VsvsimTestbench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VsvsimTestbench___024root___eval_phase__act\n"); );
    // Init
    VlTriggerVec<2> __VpreTriggered;
    CData/*0:0*/ __VactExecute;
    // Body
    VsvsimTestbench___024root___eval_triggers__act(vlSelf);
    __VactExecute = vlSelf->__VactTriggered.any();
    if (__VactExecute) {
        __VpreTriggered.andNot(vlSelf->__VactTriggered, vlSelf->__VnbaTriggered);
        vlSelf->__VnbaTriggered.thisOr(vlSelf->__VactTriggered);
        VsvsimTestbench___024root___eval_act(vlSelf);
    }
    return (__VactExecute);
}

bool VsvsimTestbench___024root___eval_phase__nba(VsvsimTestbench___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    VsvsimTestbench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VsvsimTestbench___024root___eval_phase__nba\n"); );
    // Init
    CData/*0:0*/ __VnbaExecute;
    // Body
    __VnbaExecute = vlSelf->__VnbaTriggered.any();
    if (__VnbaExecute) {
        VsvsimTestbench___024root___eval_nba(vlSelf);
        vlSelf->__VnbaTriggered.clear();
    }
    return (__VnbaExecute);
}

#ifdef VL_DEBUG
VL_ATTR_COLD void VsvsimTestbench___024root___dump_triggers__ico(VsvsimTestbench___024root* vlSelf);
#endif  // VL_DEBUG
#ifdef VL_DEBUG
VL_ATTR_COLD void VsvsimTestbench___024root___dump_triggers__nba(VsvsimTestbench___024root* vlSelf);
#endif  // VL_DEBUG
#ifdef VL_DEBUG
VL_ATTR_COLD void VsvsimTestbench___024root___dump_triggers__act(VsvsimTestbench___024root* vlSelf);
#endif  // VL_DEBUG

void VsvsimTestbench___024root___eval(VsvsimTestbench___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    VsvsimTestbench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VsvsimTestbench___024root___eval\n"); );
    // Init
    IData/*31:0*/ __VicoIterCount;
    CData/*0:0*/ __VicoContinue;
    IData/*31:0*/ __VnbaIterCount;
    CData/*0:0*/ __VnbaContinue;
    // Body
    __VicoIterCount = 0U;
    vlSelf->__VicoFirstIteration = 1U;
    __VicoContinue = 1U;
    while (__VicoContinue) {
        if (VL_UNLIKELY((0x64U < __VicoIterCount))) {
#ifdef VL_DEBUG
            VsvsimTestbench___024root___dump_triggers__ico(vlSelf);
#endif
            VL_FATAL_MT("/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T22-02-18.479/primary-sources/../generated-sources/testbench.sv", 1, "", "Input combinational region did not converge.");
        }
        __VicoIterCount = ((IData)(1U) + __VicoIterCount);
        __VicoContinue = 0U;
        if (VsvsimTestbench___024root___eval_phase__ico(vlSelf)) {
            __VicoContinue = 1U;
        }
        vlSelf->__VicoFirstIteration = 0U;
    }
    __VnbaIterCount = 0U;
    __VnbaContinue = 1U;
    while (__VnbaContinue) {
        if (VL_UNLIKELY((0x64U < __VnbaIterCount))) {
#ifdef VL_DEBUG
            VsvsimTestbench___024root___dump_triggers__nba(vlSelf);
#endif
            VL_FATAL_MT("/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T22-02-18.479/primary-sources/../generated-sources/testbench.sv", 1, "", "NBA region did not converge.");
        }
        __VnbaIterCount = ((IData)(1U) + __VnbaIterCount);
        __VnbaContinue = 0U;
        vlSelf->__VactIterCount = 0U;
        vlSelf->__VactContinue = 1U;
        while (vlSelf->__VactContinue) {
            if (VL_UNLIKELY((0x64U < vlSelf->__VactIterCount))) {
#ifdef VL_DEBUG
                VsvsimTestbench___024root___dump_triggers__act(vlSelf);
#endif
                VL_FATAL_MT("/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T22-02-18.479/primary-sources/../generated-sources/testbench.sv", 1, "", "Active region did not converge.");
            }
            vlSelf->__VactIterCount = ((IData)(1U) 
                                       + vlSelf->__VactIterCount);
            vlSelf->__VactContinue = 0U;
            if (VsvsimTestbench___024root___eval_phase__act(vlSelf)) {
                vlSelf->__VactContinue = 1U;
            }
        }
        if (VsvsimTestbench___024root___eval_phase__nba(vlSelf)) {
            __VnbaContinue = 1U;
        }
    }
}

#ifdef VL_DEBUG
void VsvsimTestbench___024root___eval_debug_assertions(VsvsimTestbench___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    VsvsimTestbench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VsvsimTestbench___024root___eval_debug_assertions\n"); );
}
#endif  // VL_DEBUG
