
*** Running vivado
    with args -log lab22_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source lab22_wrapper.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Mar 23 17:59:04 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source lab22_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Downloads/Vivado/2024.2/data/ip'.
Command: link_design -top lab22_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_perf_mon_0_0/lab22_axi_perf_mon_0_0.dcp' for cell 'lab22_i/axi_perf_mon_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_smc_0/lab22_axi_smc_0.dcp' for cell 'lab22_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_jtag_axi_0_0/lab22_jtag_axi_0_0.dcp' for cell 'lab22_i/jtag_axi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_mig_7series_0_0/lab22_mig_7series_0_0.dcp' for cell 'lab22_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_rst_mig_7series_0_81M_0/lab22_rst_mig_7series_0_81M_0.dcp' for cell 'lab22_i/rst_mig_7series_0_81M'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.731 . Memory (MB): peak = 681.410 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 761 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: lab22_i/jtag_axi_0 UUID: 34b61341-51ff-59c7-b9a5-457f4bac8050 
Parsing XDC File [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_perf_mon_0_0/lab22_axi_perf_mon_0_0.xdc] for cell 'lab22_i/axi_perf_mon_0/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_perf_mon_0_0/lab22_axi_perf_mon_0_0.xdc:69]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_perf_mon_0_0/lab22_axi_perf_mon_0_0.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_perf_mon_0_0/lab22_axi_perf_mon_0_0.xdc:77]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_perf_mon_0_0/lab22_axi_perf_mon_0_0.xdc:81]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_perf_mon_0_0/lab22_axi_perf_mon_0_0.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_perf_mon_0_0/lab22_axi_perf_mon_0_0.xdc:89]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_perf_mon_0_0/lab22_axi_perf_mon_0_0.xdc:93]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_perf_mon_0_0/lab22_axi_perf_mon_0_0.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_perf_mon_0_0/lab22_axi_perf_mon_0_0.xdc:101]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_perf_mon_0_0/lab22_axi_perf_mon_0_0.xdc:105]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_perf_mon_0_0/lab22_axi_perf_mon_0_0.xdc:109]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_perf_mon_0_0/lab22_axi_perf_mon_0_0.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_perf_mon_0_0/lab22_axi_perf_mon_0_0.xdc:117]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_perf_mon_0_0/lab22_axi_perf_mon_0_0.xdc:120]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_perf_mon_0_0/lab22_axi_perf_mon_0_0.xdc:123]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_perf_mon_0_0/lab22_axi_perf_mon_0_0.xdc:126]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_perf_mon_0_0/lab22_axi_perf_mon_0_0.xdc:129]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_perf_mon_0_0/lab22_axi_perf_mon_0_0.xdc:132]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_perf_mon_0_0/lab22_axi_perf_mon_0_0.xdc:135]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_perf_mon_0_0/lab22_axi_perf_mon_0_0.xdc:139]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_perf_mon_0_0/lab22_axi_perf_mon_0_0.xdc:142]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_perf_mon_0_0/lab22_axi_perf_mon_0_0.xdc:145]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_perf_mon_0_0/lab22_axi_perf_mon_0_0.xdc:148]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_perf_mon_0_0/lab22_axi_perf_mon_0_0.xdc:151]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_perf_mon_0_0/lab22_axi_perf_mon_0_0.xdc:154]
Finished Parsing XDC File [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_perf_mon_0_0/lab22_axi_perf_mon_0_0.xdc] for cell 'lab22_i/axi_perf_mon_0/inst'
Parsing XDC File [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_mig_7series_0_0/lab22_mig_7series_0_0/user_design/constraints/lab22_mig_7series_0_0.xdc] for cell 'lab22_i/mig_7series_0'
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: lab22_i/mig_7series_0/sys_clk_i). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_mig_7series_0_0/lab22_mig_7series_0_0/user_design/constraints/lab22_mig_7series_0_0.xdc:41]
Finished Parsing XDC File [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_mig_7series_0_0/lab22_mig_7series_0_0/user_design/constraints/lab22_mig_7series_0_0.xdc] for cell 'lab22_i/mig_7series_0'
Parsing XDC File [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_mig_7series_0_0/lab22_mig_7series_0_0_board.xdc] for cell 'lab22_i/mig_7series_0'
Finished Parsing XDC File [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_mig_7series_0_0/lab22_mig_7series_0_0_board.xdc] for cell 'lab22_i/mig_7series_0'
Parsing XDC File [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'lab22_i/jtag_axi_0/U0'
Finished Parsing XDC File [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'lab22_i/jtag_axi_0/U0'
Parsing XDC File [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_rst_mig_7series_0_81M_0/lab22_rst_mig_7series_0_81M_0_board.xdc] for cell 'lab22_i/rst_mig_7series_0_81M/U0'
Finished Parsing XDC File [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_rst_mig_7series_0_81M_0/lab22_rst_mig_7series_0_81M_0_board.xdc] for cell 'lab22_i/rst_mig_7series_0_81M/U0'
Parsing XDC File [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_rst_mig_7series_0_81M_0/lab22_rst_mig_7series_0_81M_0.xdc] for cell 'lab22_i/rst_mig_7series_0_81M/U0'
Finished Parsing XDC File [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_rst_mig_7series_0_81M_0/lab22_rst_mig_7series_0_81M_0.xdc] for cell 'lab22_i/rst_mig_7series_0_81M/U0'
Parsing XDC File [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_smc_0/bd_0/ip/ip_1/bd_0472_psr_aclk_0_board.xdc] for cell 'lab22_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_smc_0/bd_0/ip/ip_1/bd_0472_psr_aclk_0_board.xdc] for cell 'lab22_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_smc_0/bd_0/ip/ip_1/bd_0472_psr_aclk_0.xdc] for cell 'lab22_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_smc_0/bd_0/ip/ip_1/bd_0472_psr_aclk_0.xdc] for cell 'lab22_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_smc_0/smartconnect.xdc] for cell 'lab22_i/axi_smc/inst'
Finished Parsing XDC File [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_smc_0/smartconnect.xdc] for cell 'lab22_i/axi_smc/inst'
Parsing XDC File [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_perf_mon_0_0/lab22_axi_perf_mon_0_0_clocks.xdc] for cell 'lab22_i/axi_perf_mon_0/inst'
Finished Parsing XDC File [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_axi_perf_mon_0_0/lab22_axi_perf_mon_0_0_clocks.xdc] for cell 'lab22_i/axi_perf_mon_0/inst'
INFO: [Project 1-1714] 70 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 39 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1458.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 425 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 349 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 13 instances
  RAM64M => RAM64M (RAMD64E(x4)): 44 instances

19 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1458.160 ; gain = 1052.363
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1458.160 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 24a002043

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1458.160 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1877.598 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1877.598 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1c8f20b6f

Time (s): cpu = 00:00:03 ; elapsed = 00:01:33 . Memory (MB): peak = 1877.598 ; gain = 19.805
Phase 1.1 Core Generation And Design Setup | Checksum: 1c8f20b6f

Time (s): cpu = 00:00:03 ; elapsed = 00:01:33 . Memory (MB): peak = 1877.598 ; gain = 19.805

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1c8f20b6f

Time (s): cpu = 00:00:03 ; elapsed = 00:01:33 . Memory (MB): peak = 1877.598 ; gain = 19.805
Phase 1 Initialization | Checksum: 1c8f20b6f

Time (s): cpu = 00:00:03 ; elapsed = 00:01:33 . Memory (MB): peak = 1877.598 ; gain = 19.805

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1c8f20b6f

Time (s): cpu = 00:00:04 ; elapsed = 00:01:33 . Memory (MB): peak = 1877.598 ; gain = 19.805

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1c8f20b6f

Time (s): cpu = 00:00:04 ; elapsed = 00:01:33 . Memory (MB): peak = 1877.598 ; gain = 19.805
Phase 2 Timer Update And Timing Data Collection | Checksum: 1c8f20b6f

Time (s): cpu = 00:00:04 ; elapsed = 00:01:33 . Memory (MB): peak = 1877.598 ; gain = 19.805

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 10 inverters resulting in an inversion of 87 pins
INFO: [Opt 31-138] Pushed 28 inverter(s) to 145 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1d6c930dd

Time (s): cpu = 00:00:05 ; elapsed = 00:01:34 . Memory (MB): peak = 1877.598 ; gain = 19.805
Retarget | Checksum: 1d6c930dd
INFO: [Opt 31-389] Phase Retarget created 288 cells and removed 578 cells
INFO: [Opt 31-1021] In phase Retarget, 130 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
Phase 4 Constant propagation | Checksum: 18d80e266

Time (s): cpu = 00:00:05 ; elapsed = 00:01:34 . Memory (MB): peak = 1877.598 ; gain = 19.805
Constant propagation | Checksum: 18d80e266
INFO: [Opt 31-389] Phase Constant propagation created 167 cells and removed 1185 cells
INFO: [Opt 31-1021] In phase Constant propagation, 106 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1877.598 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1877.598 ; gain = 0.000
Phase 5 Sweep | Checksum: 101f5cf76

Time (s): cpu = 00:00:06 ; elapsed = 00:01:35 . Memory (MB): peak = 1877.598 ; gain = 19.805
Sweep | Checksum: 101f5cf76
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1294 cells
INFO: [Opt 31-1021] In phase Sweep, 987 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 101f5cf76

Time (s): cpu = 00:00:06 ; elapsed = 00:01:35 . Memory (MB): peak = 1877.598 ; gain = 19.805
BUFG optimization | Checksum: 101f5cf76
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 101f5cf76

Time (s): cpu = 00:00:06 ; elapsed = 00:01:35 . Memory (MB): peak = 1877.598 ; gain = 19.805
Shift Register Optimization | Checksum: 101f5cf76
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1514b7117

Time (s): cpu = 00:00:06 ; elapsed = 00:01:36 . Memory (MB): peak = 1877.598 ; gain = 19.805
Post Processing Netlist | Checksum: 1514b7117
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 132 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 145ca6fa4

Time (s): cpu = 00:00:07 ; elapsed = 00:01:36 . Memory (MB): peak = 1877.598 ; gain = 19.805

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1877.598 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 145ca6fa4

Time (s): cpu = 00:00:07 ; elapsed = 00:01:36 . Memory (MB): peak = 1877.598 ; gain = 19.805
Phase 9 Finalization | Checksum: 145ca6fa4

Time (s): cpu = 00:00:07 ; elapsed = 00:01:36 . Memory (MB): peak = 1877.598 ; gain = 19.805
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             288  |             578  |                                            130  |
|  Constant propagation         |             167  |            1185  |                                            106  |
|  Sweep                        |               0  |            1294  |                                            987  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            132  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 145ca6fa4

Time (s): cpu = 00:00:07 ; elapsed = 00:01:36 . Memory (MB): peak = 1877.598 ; gain = 19.805

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 2 Total Ports: 8
Number of Flops added for Enable Generation: 6

Ending PowerOpt Patch Enables Task | Checksum: 1cfdd12b3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 2073.840 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1cfdd12b3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2073.840 ; gain = 196.242

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1b639accb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2073.840 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1b639accb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2073.840 ; gain = 0.000
Parsing XDC File [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_jtag_axi_0_0/constraints/lab22_jtag_axi_0_0_impl.xdc] from IP C:/FPGA/logtel/lab22/lab22.srcs/sources_1/bd/lab22/ip/lab22_jtag_axi_0_0/lab22_jtag_axi_0_0.xci
Parsing XDC File [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_jtag_axi_0_0/constraints/lab22_jtag_axi_0_0_impl.xdc] for cell 'lab22_i/jtag_axi_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_jtag_axi_0_0/constraints/lab22_jtag_axi_0_0_impl.xdc:69]
Finished Parsing XDC File [c:/FPGA/logtel/lab22/lab22.gen/sources_1/bd/lab22/ip/lab22_jtag_axi_0_0/constraints/lab22_jtag_axi_0_0_impl.xdc] for cell 'lab22_i/jtag_axi_0/U0'

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2073.840 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1b639accb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2073.840 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:01:54 . Memory (MB): peak = 2073.840 ; gain = 615.680
INFO: [Vivado 12-24828] Executing command : report_drc -file lab22_wrapper_drc_opted.rpt -pb lab22_wrapper_drc_opted.pb -rpx lab22_wrapper_drc_opted.rpx
Command: report_drc -file lab22_wrapper_drc_opted.rpt -pb lab22_wrapper_drc_opted.pb -rpx lab22_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/FPGA/logtel/lab22/lab22.runs/impl_1/lab22_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2073.840 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2073.840 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 2073.840 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2073.840 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2073.840 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2073.840 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.103 . Memory (MB): peak = 2073.840 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/FPGA/logtel/lab22/lab22.runs/impl_1/lab22_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2073.840 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10dcece37

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2073.840 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2073.840 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 202ae6cc4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2073.840 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 386be2117

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2073.840 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 386be2117

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2073.840 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 386be2117

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2073.840 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 32b3ba75c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2073.840 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 350b4be7d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2073.840 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 350b4be7d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2073.840 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2c913baeb

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2073.840 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2c913baeb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2073.840 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1133 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 464 nets or LUTs. Breaked 0 LUT, combined 464 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2073.840 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            464  |                   464  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            464  |                   464  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1f077f621

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 2073.840 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 2adc6798c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 2073.840 ; gain = 0.000
Phase 2 Global Placement | Checksum: 2adc6798c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 2073.840 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 214e23862

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 2073.840 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2ba9d591f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 2073.840 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2ccce759d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 2073.840 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 261928ed7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 2073.840 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2e4bbc284

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 2073.840 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 256140050

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 2073.840 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 19a50906e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 2073.840 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 19a50906e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 2073.840 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bc795574

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.317 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 18c88d13e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.830 . Memory (MB): peak = 2073.840 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1ab312288

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.965 . Memory (MB): peak = 2073.840 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bc795574

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 2073.840 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.317. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1a556cab8

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 2073.840 ; gain = 0.000

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 2073.840 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1a556cab8

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 2073.840 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a556cab8

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 2073.840 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a556cab8

Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 2073.840 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1a556cab8

Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 2073.840 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2073.840 ; gain = 0.000

Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 2073.840 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d203e00e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 2073.840 ; gain = 0.000
Ending Placer Task | Checksum: 12f73594a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 2073.840 ; gain = 0.000
93 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 2073.840 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file lab22_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2073.840 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file lab22_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 2073.840 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file lab22_wrapper_utilization_placed.rpt -pb lab22_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.107 . Memory (MB): peak = 2073.840 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2073.840 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2073.840 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 2073.840 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2073.840 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2073.840 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2073.840 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/FPGA/logtel/lab22/lab22.runs/impl_1/lab22_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2073.840 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2073.840 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.317 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2073.840 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 2097.355 ; gain = 18.336
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2097.395 ; gain = 18.375
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2097.395 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2097.395 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2097.395 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2097.395 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2097.395 ; gain = 18.375
INFO: [Common 17-1381] The checkpoint 'C:/FPGA/logtel/lab22/lab22.runs/impl_1/lab22_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2097.395 ; gain = 23.555
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 26890334 ConstDB: 0 ShapeSum: 5717f680 RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 3b587639 | NumContArr: c7d4436a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2887eaedd

Time (s): cpu = 00:00:56 ; elapsed = 00:00:50 . Memory (MB): peak = 2196.234 ; gain = 98.840

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2887eaedd

Time (s): cpu = 00:00:57 ; elapsed = 00:00:50 . Memory (MB): peak = 2196.746 ; gain = 99.352

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2887eaedd

Time (s): cpu = 00:00:57 ; elapsed = 00:00:51 . Memory (MB): peak = 2196.746 ; gain = 99.352
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 18ee04661

Time (s): cpu = 00:01:15 ; elapsed = 00:01:03 . Memory (MB): peak = 2262.473 ; gain = 165.078
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.316  | TNS=0.000  | WHS=-0.358 | THS=-673.069|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 23bde364e

Time (s): cpu = 00:01:32 ; elapsed = 00:01:15 . Memory (MB): peak = 2262.473 ; gain = 165.078
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.316  | TNS=0.000  | WHS=-0.275 | THS=-21.110|

Phase 2.4 Update Timing for Bus Skew | Checksum: 23c59b68e

Time (s): cpu = 00:01:32 ; elapsed = 00:01:15 . Memory (MB): peak = 2263.941 ; gain = 166.547

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 20098
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 20098
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 15d30d2dc

Time (s): cpu = 00:01:34 ; elapsed = 00:01:16 . Memory (MB): peak = 2266.184 ; gain = 168.789

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 15d30d2dc

Time (s): cpu = 00:01:34 ; elapsed = 00:01:16 . Memory (MB): peak = 2266.184 ; gain = 168.789

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 292868289

Time (s): cpu = 00:01:42 ; elapsed = 00:01:21 . Memory (MB): peak = 2266.184 ; gain = 168.789
Phase 4 Initial Routing | Checksum: 292868289

Time (s): cpu = 00:01:42 ; elapsed = 00:01:21 . Memory (MB): peak = 2266.184 ; gain = 168.789

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1336
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.316  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 230836e6e

Time (s): cpu = 00:01:56 ; elapsed = 00:01:32 . Memory (MB): peak = 2266.184 ; gain = 168.789

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.316  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1f406dd74

Time (s): cpu = 00:01:57 ; elapsed = 00:01:32 . Memory (MB): peak = 2266.184 ; gain = 168.789
Phase 5 Rip-up And Reroute | Checksum: 1f406dd74

Time (s): cpu = 00:01:57 ; elapsed = 00:01:32 . Memory (MB): peak = 2266.184 ; gain = 168.789

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b6979919

Time (s): cpu = 00:01:59 ; elapsed = 00:01:34 . Memory (MB): peak = 2266.184 ; gain = 168.789
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.316  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 22e3b4df1

Time (s): cpu = 00:01:59 ; elapsed = 00:01:34 . Memory (MB): peak = 2266.184 ; gain = 168.789

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 22e3b4df1

Time (s): cpu = 00:02:00 ; elapsed = 00:01:34 . Memory (MB): peak = 2266.184 ; gain = 168.789
Phase 6 Delay and Skew Optimization | Checksum: 22e3b4df1

Time (s): cpu = 00:02:00 ; elapsed = 00:01:34 . Memory (MB): peak = 2266.184 ; gain = 168.789

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.316  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1da7790ff

Time (s): cpu = 00:02:02 ; elapsed = 00:01:35 . Memory (MB): peak = 2266.184 ; gain = 168.789
Phase 7 Post Hold Fix | Checksum: 1da7790ff

Time (s): cpu = 00:02:02 ; elapsed = 00:01:35 . Memory (MB): peak = 2266.184 ; gain = 168.789

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.92532 %
  Global Horizontal Routing Utilization  = 3.70837 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1da7790ff

Time (s): cpu = 00:02:02 ; elapsed = 00:01:35 . Memory (MB): peak = 2266.184 ; gain = 168.789

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1da7790ff

Time (s): cpu = 00:02:03 ; elapsed = 00:01:35 . Memory (MB): peak = 2266.184 ; gain = 168.789

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1d303a227

Time (s): cpu = 00:02:05 ; elapsed = 00:01:37 . Memory (MB): peak = 2266.184 ; gain = 168.789

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1d303a227

Time (s): cpu = 00:02:05 ; elapsed = 00:01:37 . Memory (MB): peak = 2266.184 ; gain = 168.789

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.316  | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1d303a227

Time (s): cpu = 00:02:05 ; elapsed = 00:01:37 . Memory (MB): peak = 2266.184 ; gain = 168.789
Total Elapsed time in route_design: 97.341 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1c719576a

Time (s): cpu = 00:02:05 ; elapsed = 00:01:37 . Memory (MB): peak = 2266.184 ; gain = 168.789
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1c719576a

Time (s): cpu = 00:02:06 ; elapsed = 00:01:38 . Memory (MB): peak = 2266.184 ; gain = 168.789

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:06 ; elapsed = 00:01:38 . Memory (MB): peak = 2266.184 ; gain = 168.789
INFO: [Vivado 12-24828] Executing command : report_drc -file lab22_wrapper_drc_routed.rpt -pb lab22_wrapper_drc_routed.pb -rpx lab22_wrapper_drc_routed.rpx
Command: report_drc -file lab22_wrapper_drc_routed.rpt -pb lab22_wrapper_drc_routed.pb -rpx lab22_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/FPGA/logtel/lab22/lab22.runs/impl_1/lab22_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2285.539 ; gain = 19.355
INFO: [Vivado 12-24828] Executing command : report_methodology -file lab22_wrapper_methodology_drc_routed.rpt -pb lab22_wrapper_methodology_drc_routed.pb -rpx lab22_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file lab22_wrapper_methodology_drc_routed.rpt -pb lab22_wrapper_methodology_drc_routed.pb -rpx lab22_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/FPGA/logtel/lab22/lab22.runs/impl_1/lab22_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2328.215 ; gain = 42.676
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file lab22_wrapper_timing_summary_routed.rpt -pb lab22_wrapper_timing_summary_routed.pb -rpx lab22_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL lab22_i/mig_7series_0/u_lab22_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.275 ns (frequency 189.583 Mhz) but IDELAYE2 lab22_i/mig_7series_0/u_lab22_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL lab22_i/mig_7series_0/u_lab22_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.275 ns (frequency 189.583 Mhz) but IDELAYE2 lab22_i/mig_7series_0/u_lab22_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL lab22_i/mig_7series_0/u_lab22_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.275 ns (frequency 189.583 Mhz) but IDELAYE2 lab22_i/mig_7series_0/u_lab22_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL lab22_i/mig_7series_0/u_lab22_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.275 ns (frequency 189.583 Mhz) but IDELAYE2 lab22_i/mig_7series_0/u_lab22_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL lab22_i/mig_7series_0/u_lab22_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.275 ns (frequency 189.583 Mhz) but IDELAYE2 lab22_i/mig_7series_0/u_lab22_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL lab22_i/mig_7series_0/u_lab22_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.275 ns (frequency 189.583 Mhz) but IDELAYE2 lab22_i/mig_7series_0/u_lab22_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL lab22_i/mig_7series_0/u_lab22_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.275 ns (frequency 189.583 Mhz) but IDELAYE2 lab22_i/mig_7series_0/u_lab22_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL lab22_i/mig_7series_0/u_lab22_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.275 ns (frequency 189.583 Mhz) but IDELAYE2 lab22_i/mig_7series_0/u_lab22_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL lab22_i/mig_7series_0/u_lab22_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.275 ns (frequency 189.583 Mhz) but IDELAYE2 lab22_i/mig_7series_0/u_lab22_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL lab22_i/mig_7series_0/u_lab22_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.275 ns (frequency 189.583 Mhz) but IDELAYE2 lab22_i/mig_7series_0/u_lab22_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL lab22_i/mig_7series_0/u_lab22_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.275 ns (frequency 189.583 Mhz) but IDELAYE2 lab22_i/mig_7series_0/u_lab22_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL lab22_i/mig_7series_0/u_lab22_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.275 ns (frequency 189.583 Mhz) but IDELAYE2 lab22_i/mig_7series_0/u_lab22_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL lab22_i/mig_7series_0/u_lab22_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.275 ns (frequency 189.583 Mhz) but IDELAYE2 lab22_i/mig_7series_0/u_lab22_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL lab22_i/mig_7series_0/u_lab22_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.275 ns (frequency 189.583 Mhz) but IDELAYE2 lab22_i/mig_7series_0/u_lab22_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL lab22_i/mig_7series_0/u_lab22_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.275 ns (frequency 189.583 Mhz) but IDELAYE2 lab22_i/mig_7series_0/u_lab22_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL lab22_i/mig_7series_0/u_lab22_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.275 ns (frequency 189.583 Mhz) but IDELAYE2 lab22_i/mig_7series_0/u_lab22_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2328.215 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file lab22_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file lab22_wrapper_route_status.rpt -pb lab22_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file lab22_wrapper_power_routed.rpt -pb lab22_wrapper_power_summary_routed.pb -rpx lab22_wrapper_power_routed.rpx
Command: report_power -file lab22_wrapper_power_routed.rpt -pb lab22_wrapper_power_summary_routed.pb -rpx lab22_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
135 Infos, 27 Warnings, 17 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2394.867 ; gain = 66.652
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file lab22_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file lab22_wrapper_bus_skew_routed.rpt -pb lab22_wrapper_bus_skew_routed.pb -rpx lab22_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:53 ; elapsed = 00:00:33 . Memory (MB): peak = 2400.219 ; gain = 134.035
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 2431.301 ; gain = 16.617
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2436.012 ; gain = 20.281
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2436.012 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.303 . Memory (MB): peak = 2436.012 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2436.012 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2436.012 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2436.012 ; gain = 20.281
INFO: [Common 17-1381] The checkpoint 'C:/FPGA/logtel/lab22/lab22.runs/impl_1/lab22_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2436.012 ; gain = 35.793
INFO: [Memdata 28-167] Found XPM memory block lab22_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the lab22_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block lab22_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the lab22_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block lab22_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the lab22_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block lab22_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the lab22_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block lab22_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the lab22_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block lab22_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the lab22_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block lab22_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the lab22_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block lab22_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the lab22_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block lab22_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the lab22_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block lab22_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the lab22_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block lab22_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the lab22_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block lab22_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the lab22_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block lab22_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the lab22_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block lab22_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the lab22_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block lab22_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the lab22_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block lab22_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the lab22_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block lab22_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the lab22_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block lab22_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the lab22_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block lab22_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/XPM_ASYNC.inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the lab22_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/XPM_ASYNC.inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force lab22_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./lab22_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
169 Infos, 27 Warnings, 17 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2930.746 ; gain = 494.734
INFO: [Common 17-206] Exiting Vivado at Sun Mar 23 18:05:23 2025...
