//
// Generated by Microsoft (R) HLSL Shader Compiler 10.1
//
//
// Buffer Definitions: 
//
// cbuffer $Globals
// {
//
//   float4 gFloat1;                    // Offset:    0 Size:    16 [unused]
//   float4 gFloat2;                    // Offset:   16 Size:    16 [unused]
//   float4 gFloatArr1[4];              // Offset:   32 Size:    64 [unused]
//      = 0xbf800000 0x3f800000 0x00000000 0x40000000 
//        0x3f800000 0x3f800000 0x00000000 0x40400000 
//        0xbf800000 0xbf800000 0x00000000 0x40800000 
//        0x3f800000 0xbf800000 0x00000000 0x40a00000 
//   int4 gInt1;                        // Offset:   96 Size:    16 [unused]
//   int4 gInt2;                        // Offset:  112 Size:    16 [unused]
//   bool gBool1;                       // Offset:  128 Size:     4 [unused]
//   bool gBool2;                       // Offset:  132 Size:     4 [unused]
//   float4x4 gMatrix1;                 // Offset:  144 Size:    64 [unused]
//   
//   struct cClass1
//   {
//       
//       float4 foo;                    // Offset:  416
//       float4 bar;                    // Offset:  432
//
//   } gAbstractInterface2;             // Offset:  208 Size:    32 [unused]
//   
//   struct cClass2
//   {
//       
//       float4 foo;                    // Offset:  480
//       float4 bar;                    // Offset:  496
//
//   } gAbstractInterface3;             // Offset:  240 Size:    32 [unused]
//   float g_fTessellationFactor;       // Offset:  272 Size:     4
//
// }
//
//
// Resource Bindings:
//
// Name                                 Type  Format         Dim      HLSL Bind  Count
// ------------------------------ ---------- ------- ----------- -------------- ------
// $Globals                          cbuffer      NA          NA            cb0      1 
//
//
//
// Patch Constant signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// SV_TessFactor            0   x           0 QUADEDGE   float   x   
// SV_TessFactor            1   x           1 QUADEDGE   float   x   
// SV_TessFactor            2   x           2 QUADEDGE   float   x   
// SV_TessFactor            3   x           3 QUADEDGE   float   x   
// SV_InsideTessFactor      0   x           4  QUADINT   float   x   
// SV_InsideTessFactor      1   x           5  QUADINT   float   x   
//
//
// Input signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// POSITION                 0   xyz         0     NONE   float   xyz 
//
//
// Output signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// BEZIERPOS                0   xyz         0     NONE   float   xyz 
//
// Tessellation Domain   # of control points
// -------------------- --------------------
// Quadrilateral                          16
//
// Tessellation Output Primitive  Partitioning Type 
// ------------------------------ ------------------
// Clockwise Triangles            Integer           
//
hs_5_0
hs_decls 
dcl_input_control_point_count 16
dcl_output_control_point_count 16
dcl_tessellator_domain domain_quad
dcl_tessellator_partitioning partitioning_integer
dcl_tessellator_output_primitive output_triangle_cw
dcl_globalFlags refactoringAllowed
dcl_constantbuffer CB0[18], immediateIndexed
hs_control_point_phase 
dcl_input vOutputControlPointID
dcl_input v[16][0].xyz
dcl_output o0.xyz
dcl_temps 1
mov r0.x, vOutputControlPointID
mov o0.xyz, v[r0.x + 0][0].xyzx
ret 
hs_fork_phase 
dcl_hs_fork_phase_instance_count 4
dcl_input vForkInstanceID
dcl_output_siv o0.x, finalQuadUeq0EdgeTessFactor
dcl_output_siv o1.x, finalQuadVeq0EdgeTessFactor
dcl_output_siv o2.x, finalQuadUeq1EdgeTessFactor
dcl_output_siv o3.x, finalQuadVeq1EdgeTessFactor
dcl_temps 1
dcl_indexrange o0.x 4
mov r0.x, vForkInstanceID.x
mov o[r0.x + 0].x, cb0[17].x
ret 
hs_fork_phase 
dcl_hs_fork_phase_instance_count 2
dcl_input vForkInstanceID
dcl_output_siv o4.x, finalQuadUInsideTessFactor
dcl_output_siv o5.x, finalQuadVInsideTessFactor
dcl_temps 1
dcl_indexrange o4.x 2
mov r0.x, vForkInstanceID.x
mov o[r0.x + 4].x, cb0[17].x
ret 
// Approximately 9 instruction slots used
