//MUL
1000_0000_0000_1000 // LDI R0<=8   00
1000_0001_0000_0111 // LDI R1<=7  01
1000_0010_0000_0000 // LDI R2<=0   10
1011_0001_0000_0001 // DEC R1      11
0000_0010_0000_0010 // ADD R2<=R0+R2 
1110_0001_0000_0011 // JNZ R1,abvline
1100_0001_0000_0001 // HLT

//MUL
LDI R0 0 10
LDI R1 0 5
LDI R2 0 0
DEC R1 0 0
ADD R2 R2 R0
JNZ R1 0 3
HLT 0 0 0


// NO OF ZEROS 
LDI R0 0 7
LDI R1 15 15
LDI R2 0 0
LDI R3 0 1
SHL R1 R3 0
JC 0 0 7
INC R2 0 0
DEC R0 0 0
JNZ R0 0 4
HLT 0 0 0
1000_0000_0000_0111_
1000_0001_0000_1111_
1000_0010_0000_0000_
1000_0011_0000_0001_
0110_0001_0011_0000_
1101_0000_0000_0111_
1010_0010_0000_0000_
1011_0000_0000_0000_
1110_0000_0000_0100_
1100_0000_0000_0000_

//DIV
1000_0000_0100_0010 // LDI R0<=10       00
1000_0001_0000_0011 // LDI R1<=2        01
0111_0011_0000_0000 // MOV R3<=R0       10
1000_0010_0000_0000 // LDI R2<=0        11
1010_0010_0000_0001 // INC R2           100
0001_0011_0011_0001 // SUB R3<=R3-R1    101
1101_0000_0000_1000 // JC 1000          110
1111_0000_0000_0100 // JMP 100          111
1011_0010_0000_0001 // DEC R2           1000
0000_0011_0011_0001 // ADD R3<=R3+R1    1001 
1100_0001_0000_0001 // HLT              1010

//MEM ops
01000_000_0000_1111 // LDI R0<=05
10000_000_0000_0110 // LDM R0
10000_001_0000_0111 // LDM R1 
00000_010_0000_0001 // ADD R2<=R0+R1
10001_010_0000_1000 // STM R0    
01100_001_0000_0001 // HLT
01100_001_0000_0011 //data1 110
01100_001_0000_0111 //data2 111
                    //store 1000
