
AVRASM ver. 2.1.30  D:\My Data\TanPhat\3-phase-curent-protect\Debug\List\3 phase current protect.asm Mon Nov 05 22:20:43 2018

D:\My Data\TanPhat\3-phase-curent-protect\Debug\List\3 phase current protect.asm(987): warning: Register r2 already defined by the .DEF directive
D:\My Data\TanPhat\3-phase-curent-protect\Debug\List\3 phase current protect.asm(988): warning: Register r3 already defined by the .DEF directive
D:\My Data\TanPhat\3-phase-curent-protect\Debug\List\3 phase current protect.asm(989): warning: Register r4 already defined by the .DEF directive
D:\My Data\TanPhat\3-phase-curent-protect\Debug\List\3 phase current protect.asm(990): warning: Register r5 already defined by the .DEF directive
D:\My Data\TanPhat\3-phase-curent-protect\Debug\List\3 phase current protect.asm(991): warning: Register r7 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATtiny24
                 ;Program type           : Application
                 ;Clock frequency        : 8.000000 MHz
                 ;Memory model           : Tiny
                 ;Optimize for           : Size
                 ;(s)printf features     : int
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 8 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_TINY_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATtiny24
                 	#pragma AVRPART MEMORY PROG_FLASH 2048
                 	#pragma AVRPART MEMORY EEPROM 128
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 128
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 
                 	.EQU WDTCSR=0x21
                 	.EQU MCUSR=0x34
                 	.EQU MCUCR=0x35
                 	.EQU SPL=0x3D
                 	.EQU SREG=0x3F
                 	.EQU GPIOR0=0x13
                 	.EQU GPIOR1=0x14
                 	.EQU GPIOR2=0x15
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x00DF
                 	.EQU __DSTACK_SIZE=0x0008
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	RCALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _v_current_value=R2
                 	.DEF _v_current_value_msb=R3
                 	.DEF _v_current_set_value=R4
                 	.DEF _v_current_set_value_msb=R5
                 	.DEF _v_num_sample_cnt=R7
                 
                 ;GPIOR0-GPIOR2 INITIALIZATION VALUES
                 	.EQU __GPIOR0_INIT=0x00
                 	.EQU __GPIOR1_INIT=0x00
                 	.EQU __GPIOR2_INIT=0x00
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c016      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 c036      	RJMP _timer1_ovf_isr
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
000011 0000
000012 0000      	.DB  0x0,0x0,0x0,0x0
                 
                 
                 __GLOBAL_INI_TBL:
000013 0004      	.DW  0x04
000014 0002      	.DW  0x02
000015 0022      	.DW  __REG_VARS*2
                 
                 _0xFFFFFFFF:
000016 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000017 94f8      	CLI
000018 27ee      	CLR  R30
000019 bbec      	OUT  EECR,R30
00001a bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
00001b e08d      	LDI  R24,(14-2)+1
00001c e0a2      	LDI  R26,2
                 __CLEAR_REG:
00001d 93ed      	ST   X+,R30
00001e 958a      	DEC  R24
00001f f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000020 e880      	LDI  R24,__CLEAR_SRAM_SIZE
000021 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000022 93ed      	ST   X+,R30
000023 958a      	DEC  R24
000024 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000025 e2e6      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000026 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000027 9185      	LPM  R24,Z+
000028 9195      	LPM  R25,Z+
000029 9700      	SBIW R24,0
00002a f061      	BREQ __GLOBAL_INI_END
00002b 91a5      	LPM  R26,Z+
00002c 91b5      	LPM  R27,Z+
00002d 9005      	LPM  R0,Z+
00002e 9015      	LPM  R1,Z+
00002f 01bf      	MOVW R22,R30
000030 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000031 9005      	LPM  R0,Z+
000032 920d      	ST   X+,R0
000033 9701      	SBIW R24,1
000034 f7e1      	BRNE __GLOBAL_INI_LOOP
000035 01fb      	MOVW R30,R22
000036 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;GPIOR0-GPIOR2 INITIALIZATION
000037 e0e0      	LDI  R30,__GPIOR0_INIT
000038 bbe3      	OUT  GPIOR0,R30
                 	;__GPIOR1_INIT = __GPIOR0_INIT
000039 bbe4      	OUT  GPIOR1,R30
                 	;__GPIOR2_INIT = __GPIOR0_INIT
00003a bbe5      	OUT  GPIOR2,R30
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00003b edef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00003c bfed      	OUT  SPL,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00003d e6c8      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
                 
00003e c0ab      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x68
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project : 3 Phase curent protect
                 ;Version : 1.0
                 ;Date    : 05/11/2018
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;Doc dien ap tu 3 pha, so sanh voi dien ap cai dat.
                 ;Dieu khien ngat dong dau vao khi dong tieu thu lon hon dong cai dat
                 ;
                 ;
                 ;Chip type               : ATtiny24
                 ;AVR Core Clock frequency: 8,000000 MHz
                 ;Memory model            : Tiny
                 ;External RAM size       : 0
                 ;Data Stack size         : 8
                 ;*******************************************************/
                 ;
                 ;#include <tiny24.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x20
                 	.EQU __sm_mask=0x18
                 	.EQU __sm_adc_noise_red=0x08
                 	.EQU __sm_powerdown=0x10
                 	.EQU __sm_standby=0x18
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;#include <delay.h>
                 ;
                 ;#define	current_1	1
                 ;#define	current_2	2
                 ;#define	current_3	3
                 ;#define	current_set	7
                 ;
                 ;#define	num_sample	10
                 ;
                 ;#define	current_1_scale	1
                 ;#define	current_2_scale	1
                 ;#define	current_3_scale	1
                 ;#define	current_set_scale	1
                 ;//#define	v_num_noise_filter	3
                 ;
                 ;unsigned int	v_current_value = 0;
                 ;unsigned int	v_current_set_value = 0;
                 ;
                 ;unsigned int	v_adc_current_1[num_sample];
                 ;unsigned int	v_adc_current_2[num_sample];
                 ;unsigned int	v_adc_current_3[num_sample];
                 ;unsigned int	v_adc_current_set[num_sample];
                 ;unsigned char	v_num_sample_cnt;
                 ;
                 ;bit	f_current_1_hight = 0;
                 ;bit	f_current_2_hight = 0;
                 ;bit	f_current_3_hight = 0;
                 ;
                 ;bit	f_adc_get_sample = 0;
                 ;
                 ;bit	f_timer_overflow = 0;
                 ;
                 ;#define	BUZZER_ON	PORTB |= 0x02
                 ;#define	BUZZER_OFF	PORTB &= 0xFD
                 ;
                 ;// Declare your global variables here
                 ;
                 ;// Timer1 overflow interrupt service routine
                 ;interrupt [TIM1_OVF] void timer1_ovf_isr(void)
                 ; 0000 0042 {
                 
                 	.CSEG
                 _timer1_ovf_isr:
                 ; .FSTART _timer1_ovf_isr
00003f 93ea      	ST   -Y,R30
                 ; 0000 0043 // Reinitialize Timer1 value
                 ; 0000 0044 TCNT1H=0xCF2C >> 8;
000040 d0e2      	RCALL SUBOPT_0x0
                 ; 0000 0045 TCNT1L=0xCF2C & 0xff;
                 ; 0000 0046 f_timer_overflow = 1;
000041 9a9c      	SBI  0x13,4
                 ; 0000 0047 
                 ; 0000 0048 // Place your code here
                 ; 0000 0049 
                 ; 0000 004A }
000042 91e9      	LD   R30,Y+
000043 9518      	RETI
                 ; .FEND
                 ;
                 ;
                 ;
                 ;// Voltage Reference: AVCC pin
                 ;#define ADC_VREF_TYPE ((0<<REFS1) | (0<<REFS0))
                 ;
                 ;// Read the AD conversion result
                 ;unsigned int read_adc(unsigned char adc_input)
                 ; 0000 0053 {
                 _read_adc:
                 ; .FSTART _read_adc
                 ; 0000 0054 ADMUX=(adc_input & 0x3f) | ADC_VREF_TYPE;
000044 93aa      	ST   -Y,R26
                 ;	adc_input -> Y+0
000045 81e8      	LD   R30,Y
000046 73ef      	ANDI R30,LOW(0x3F)
000047 b9e7      	OUT  0x7,R30
                 ; 0000 0055 // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 0056 delay_us(10);
                +
000048 e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
000049 958a     +DEC R24
00004a f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
                 ; 0000 0057 // Start the AD conversion
                 ; 0000 0058 ADCSRA|=(1<<ADSC);
00004b 9a36      	SBI  0x6,6
                 ; 0000 0059 // Wait for the AD conversion to complete
                 ; 0000 005A while ((ADCSRA & (1<<ADIF))==0);
                 _0x5:
00004c 9b34      	SBIS 0x6,4
00004d cffe      	RJMP _0x5
                 ; 0000 005B ADCSRA|=(1<<ADIF);
00004e 9a34      	SBI  0x6,4
                 ; 0000 005C return ADCW;
00004f b1e4      	IN   R30,0x4
000050 b1f5      	IN   R31,0x4+1
000051 9621      	ADIW R28,1
000052 9508      	RET
                 ; 0000 005D }
                 ; .FEND
                 ;
                 ;void	Current_get_value(void)
                 ; 0000 0060 {
                 _Current_get_value:
                 ; .FSTART _Current_get_value
                 ; 0000 0061 	unsigned char	cnt_loop = 0;
                 ; 0000 0062 
                 ; 0000 0063 	v_adc_current_1[v_num_sample_cnt] = read_adc(current_1);
000053 931a      	ST   -Y,R17
                 ;	cnt_loop -> R17
000054 e010      	LDI  R17,0
000055 2de7      	MOV  R30,R7
000056 e6a8      	LDI  R26,LOW(_v_adc_current_1)
000057 d0d0      	RCALL SUBOPT_0x1
000058 93ef      	PUSH R30
000059 e0a1      	LDI  R26,LOW(1)
00005a dfe9      	RCALL _read_adc
00005b 91af      	POP  R26
00005c d0ce      	RCALL SUBOPT_0x2
                 ; 0000 0064 	v_adc_current_2[v_num_sample_cnt] = read_adc(current_2);
00005d e7ac      	LDI  R26,LOW(_v_adc_current_2)
00005e d0c9      	RCALL SUBOPT_0x1
00005f 93ef      	PUSH R30
000060 e0a2      	LDI  R26,LOW(2)
000061 dfe2      	RCALL _read_adc
000062 91af      	POP  R26
000063 d0c7      	RCALL SUBOPT_0x2
                 ; 0000 0065 	v_adc_current_3[v_num_sample_cnt] = read_adc(current_3);
000064 e9a0      	LDI  R26,LOW(_v_adc_current_3)
000065 d0c2      	RCALL SUBOPT_0x1
000066 93ef      	PUSH R30
000067 e0a3      	LDI  R26,LOW(3)
000068 dfdb      	RCALL _read_adc
000069 91af      	POP  R26
00006a d0c0      	RCALL SUBOPT_0x2
                 ; 0000 0066 	v_adc_current_set[v_num_sample_cnt] = read_adc(current_set);
00006b eaa4      	LDI  R26,LOW(_v_adc_current_set)
00006c d0bb      	RCALL SUBOPT_0x1
00006d 93ef      	PUSH R30
00006e e0a7      	LDI  R26,LOW(7)
00006f dfd4      	RCALL _read_adc
000070 91af      	POP  R26
000071 93ed      	ST   X+,R30
000072 93fc      	ST   X,R31
                 ; 0000 0067 
                 ; 0000 0068 	if((v_num_sample_cnt < (num_sample-1)) && (f_adc_get_sample == 0))
000073 e0e9      	LDI  R30,LOW(9)
000074 167e      	CP   R7,R30
000075 f410      	BRSH _0x9
000076 9b9b      	SBIS 0x13,3
000077 c001      	RJMP _0xA
                 _0x9:
000078 c02f      	RJMP _0x8
                 _0xA:
                 ; 0000 0069     {
                 ; 0000 006A         for(cnt_loop = 0; cnt_loop <= v_num_sample_cnt; cnt_loop++)
000079 e010      	LDI  R17,LOW(0)
                 _0xC:
00007a 1671      	CP   R7,R17
00007b f018      	BRLO _0xD
                 ; 0000 006B 		{
                 ; 0000 006C 			v_current_set_value += v_adc_current_set[cnt_loop];
00007c d0b2      	RCALL SUBOPT_0x3
                 ; 0000 006D 		}
00007d 5f1f      	SUBI R17,-1
00007e cffb      	RJMP _0xC
                 _0xD:
                 ; 0000 006E 		v_current_set_value /= cnt_loop;
00007f d0b7      	RCALL SUBOPT_0x4
000080 01d2      	MOVW R26,R4
000081 d0de      	RCALL __DIVW21U
000082 012f      	MOVW R4,R30
                 ; 0000 006F 
                 ; 0000 0070 		for(cnt_loop = 0; cnt_loop <= v_num_sample_cnt; cnt_loop++)
000083 e010      	LDI  R17,LOW(0)
                 _0xF:
000084 1671      	CP   R7,R17
000085 f018      	BRLO _0x10
                 ; 0000 0071 		{
                 ; 0000 0072 			v_current_value += v_adc_current_1[cnt_loop];
000086 d0b3      	RCALL SUBOPT_0x5
                 ; 0000 0073 		}
000087 5f1f      	SUBI R17,-1
000088 cffb      	RJMP _0xF
                 _0x10:
                 ; 0000 0074 		v_current_value /= cnt_loop;
000089 d0ad      	RCALL SUBOPT_0x4
00008a d0b7      	RCALL SUBOPT_0x6
                 ; 0000 0075         if(v_current_value*current_1_scale > v_current_set_value*current_set_scale)	f_current_1_hight = 1;
00008b f410      	BRSH _0x11
00008c 9a98      	SBI  0x13,0
                 ; 0000 0076 		else	f_current_1_hight = 0;
00008d c001      	RJMP _0x14
                 _0x11:
00008e 9898      	CBI  0x13,0
                 ; 0000 0077 
                 ; 0000 0078 		for(cnt_loop = 0; cnt_loop <= v_num_sample_cnt; cnt_loop++)
                 _0x14:
00008f e010      	LDI  R17,LOW(0)
                 _0x18:
000090 1671      	CP   R7,R17
000091 f018      	BRLO _0x19
                 ; 0000 0079 		{
                 ; 0000 007A 			v_current_value += v_adc_current_2[cnt_loop];
000092 d0b5      	RCALL SUBOPT_0x7
                 ; 0000 007B 		}
000093 5f1f      	SUBI R17,-1
000094 cffb      	RJMP _0x18
                 _0x19:
                 ; 0000 007C 		v_current_value /= cnt_loop;
000095 d0a1      	RCALL SUBOPT_0x4
000096 d0ab      	RCALL SUBOPT_0x6
                 ; 0000 007D         if(v_current_value*current_2_scale > v_current_set_value*current_set_scale)	f_current_2_hight = 1;
000097 f410      	BRSH _0x1A
000098 9a99      	SBI  0x13,1
                 ; 0000 007E 		else	f_current_2_hight = 0;
000099 c001      	RJMP _0x1D
                 _0x1A:
00009a 9899      	CBI  0x13,1
                 ; 0000 007F 
                 ; 0000 0080 		for(cnt_loop = 0; cnt_loop <= v_num_sample_cnt; cnt_loop++)
                 _0x1D:
00009b e010      	LDI  R17,LOW(0)
                 _0x21:
00009c 1671      	CP   R7,R17
00009d f018      	BRLO _0x22
                 ; 0000 0081 		{
                 ; 0000 0082 			v_current_value += v_adc_current_3[cnt_loop];
00009e d0b1      	RCALL SUBOPT_0x8
                 ; 0000 0083 		}
00009f 5f1f      	SUBI R17,-1
0000a0 cffb      	RJMP _0x21
                 _0x22:
                 ; 0000 0084 		v_current_value /= cnt_loop;
0000a1 d095      	RCALL SUBOPT_0x4
0000a2 d09f      	RCALL SUBOPT_0x6
                 ; 0000 0085         if(v_current_value*current_3_scale > v_current_set_value*current_set_scale)	f_current_3_hight = 1;
0000a3 f410      	BRSH _0x23
0000a4 9a9a      	SBI  0x13,2
                 ; 0000 0086 		else	f_current_3_hight = 0;
0000a5 c001      	RJMP _0x26
                 _0x23:
0000a6 989a      	CBI  0x13,2
                 ; 0000 0087     }
                 _0x26:
                 ; 0000 0088     else
0000a7 c031      	RJMP _0x29
                 _0x8:
                 ; 0000 0089     {
                 ; 0000 008A 		f_adc_get_sample = 1;
0000a8 9a9b      	SBI  0x13,3
                 ; 0000 008B 		for(cnt_loop = 0; cnt_loop < num_sample; cnt_loop++)
0000a9 e010      	LDI  R17,LOW(0)
                 _0x2D:
0000aa 301a      	CPI  R17,10
0000ab f418      	BRSH _0x2E
                 ; 0000 008C 		{
                 ; 0000 008D 			v_current_set_value += v_adc_current_set[cnt_loop];
0000ac d082      	RCALL SUBOPT_0x3
                 ; 0000 008E 		}
0000ad 5f1f      	SUBI R17,-1
0000ae cffb      	RJMP _0x2D
                 _0x2E:
                 ; 0000 008F 		v_current_set_value /= num_sample;
0000af 01d2      	MOVW R26,R4
0000b0 d0a7      	RCALL SUBOPT_0x9
0000b1 012f      	MOVW R4,R30
                 ; 0000 0090 
                 ; 0000 0091 		for(cnt_loop = 0; cnt_loop < num_sample; cnt_loop++)
0000b2 e010      	LDI  R17,LOW(0)
                 _0x30:
0000b3 301a      	CPI  R17,10
0000b4 f418      	BRSH _0x31
                 ; 0000 0092 		{
                 ; 0000 0093 			v_current_value += v_adc_current_1[cnt_loop];
0000b5 d084      	RCALL SUBOPT_0x5
                 ; 0000 0094 		}
0000b6 5f1f      	SUBI R17,-1
0000b7 cffb      	RJMP _0x30
                 _0x31:
                 ; 0000 0095 		v_current_value /=num_sample;
0000b8 01d1      	MOVW R26,R2
0000b9 d09e      	RCALL SUBOPT_0x9
0000ba d0a1      	RCALL SUBOPT_0xA
                 ; 0000 0096         if(v_current_value*current_1_scale > v_current_set_value*current_set_scale)	f_current_1_hight = 1;
0000bb f410      	BRSH _0x32
0000bc 9a98      	SBI  0x13,0
                 ; 0000 0097 		else	f_current_1_hight = 0;
0000bd c001      	RJMP _0x35
                 _0x32:
0000be 9898      	CBI  0x13,0
                 ; 0000 0098 
                 ; 0000 0099 		for(cnt_loop = 0; cnt_loop < num_sample; cnt_loop++)
                 _0x35:
0000bf e010      	LDI  R17,LOW(0)
                 _0x39:
0000c0 301a      	CPI  R17,10
0000c1 f418      	BRSH _0x3A
                 ; 0000 009A 		{
                 ; 0000 009B 			v_current_value += v_adc_current_2[cnt_loop];
0000c2 d085      	RCALL SUBOPT_0x7
                 ; 0000 009C 		}
0000c3 5f1f      	SUBI R17,-1
0000c4 cffb      	RJMP _0x39
                 _0x3A:
                 ; 0000 009D 		v_current_value /=num_sample;
0000c5 01d1      	MOVW R26,R2
0000c6 d091      	RCALL SUBOPT_0x9
0000c7 d094      	RCALL SUBOPT_0xA
                 ; 0000 009E         if(v_current_value*current_2_scale > v_current_set_value*current_set_scale)	f_current_2_hight = 1;
0000c8 f410      	BRSH _0x3B
0000c9 9a99      	SBI  0x13,1
                 ; 0000 009F 		else	f_current_2_hight = 0;
0000ca c001      	RJMP _0x3E
                 _0x3B:
0000cb 9899      	CBI  0x13,1
                 ; 0000 00A0 
                 ; 0000 00A1 		for(cnt_loop = 0; cnt_loop < num_sample; cnt_loop++)
                 _0x3E:
0000cc e010      	LDI  R17,LOW(0)
                 _0x42:
0000cd 301a      	CPI  R17,10
0000ce f418      	BRSH _0x43
                 ; 0000 00A2 		{
                 ; 0000 00A3 			v_current_value += v_adc_current_3[cnt_loop];
0000cf d080      	RCALL SUBOPT_0x8
                 ; 0000 00A4 		}
0000d0 5f1f      	SUBI R17,-1
0000d1 cffb      	RJMP _0x42
                 _0x43:
                 ; 0000 00A5 		v_current_value /= num_sample;
0000d2 01d1      	MOVW R26,R2
0000d3 d084      	RCALL SUBOPT_0x9
0000d4 d087      	RCALL SUBOPT_0xA
                 ; 0000 00A6         if(v_current_value*current_3_scale > v_current_set_value*current_set_scale)	f_current_3_hight = 1;
0000d5 f410      	BRSH _0x44
0000d6 9a9a      	SBI  0x13,2
                 ; 0000 00A7 		else	f_current_3_hight = 0;
0000d7 c001      	RJMP _0x47
                 _0x44:
0000d8 989a      	CBI  0x13,2
                 ; 0000 00A8 
                 ; 0000 00A9     }
                 _0x47:
                 _0x29:
                 ; 0000 00AA 
                 ; 0000 00AB     v_num_sample_cnt++;
0000d9 9473      	INC  R7
                 ; 0000 00AC 	if(v_num_sample_cnt >= num_sample)	v_num_sample_cnt = 0;
0000da e0ea      	LDI  R30,LOW(10)
0000db 167e      	CP   R7,R30
0000dc f008      	BRLO _0x4A
0000dd 2477      	CLR  R7
                 ; 0000 00AD }
                 _0x4A:
0000de 9119      	LD   R17,Y+
0000df 9508      	RET
                 ; .FEND
                 ;
                 ;void	Control(void)
                 ; 0000 00B0 {
                 _Control:
                 ; .FSTART _Control
                 ; 0000 00B1 	if(f_current_1_hight || f_current_2_hight || f_current_3_hight)
0000e0 9998      	SBIC 0x13,0
0000e1 c004      	RJMP _0x4C
0000e2 9999      	SBIC 0x13,1
0000e3 c002      	RJMP _0x4C
0000e4 9b9a      	SBIS 0x13,2
0000e5 c002      	RJMP _0x4B
                 _0x4C:
                 ; 0000 00B2 	{
                 ; 0000 00B3 		BUZZER_ON;
0000e6 9ac1      	SBI  0x18,1
                 ; 0000 00B4 	}
                 ; 0000 00B5 	else
0000e7 c001      	RJMP _0x4E
                 _0x4B:
                 ; 0000 00B6 	{
                 ; 0000 00B7 		BUZZER_OFF;
0000e8 98c1      	CBI  0x18,1
                 ; 0000 00B8 	}
                 _0x4E:
                 ; 0000 00B9 }
0000e9 9508      	RET
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 00BC {
                 _main:
                 ; .FSTART _main
                 ; 0000 00BD // Declare your local variables here
                 ; 0000 00BE 
                 ; 0000 00BF // Crystal Oscillator division factor: 1
                 ; 0000 00C0 #pragma optsize-
                 ; 0000 00C1 CLKPR=(1<<CLKPCE);
0000ea e8e0      	LDI  R30,LOW(128)
0000eb bde6      	OUT  0x26,R30
                 ; 0000 00C2 CLKPR=(0<<CLKPCE) | (0<<CLKPS3) | (0<<CLKPS2) | (0<<CLKPS1) | (0<<CLKPS0);
0000ec e0e0      	LDI  R30,LOW(0)
0000ed bde6      	OUT  0x26,R30
                 ; 0000 00C3 #ifdef _OPTIMIZE_SIZE_
                 ; 0000 00C4 #pragma optsize+
                 ; 0000 00C5 #endif
                 ; 0000 00C6 
                 ; 0000 00C7 //// Reset Source checking
                 ; 0000 00C8 //if (MCUSR & (1<<PORF))
                 ; 0000 00C9 //   {
                 ; 0000 00CA //   // Power-on Reset
                 ; 0000 00CB //   MCUSR=0;
                 ; 0000 00CC //   // Place your code here
                 ; 0000 00CD //
                 ; 0000 00CE //   }
                 ; 0000 00CF //else if (MCUSR & (1<<EXTRF))
                 ; 0000 00D0 //   {
                 ; 0000 00D1 //   // External Reset
                 ; 0000 00D2 //   MCUSR=0;
                 ; 0000 00D3 //   // Place your code here
                 ; 0000 00D4 //
                 ; 0000 00D5 //   }
                 ; 0000 00D6 //else if (MCUSR & (1<<BORF))
                 ; 0000 00D7 //   {
                 ; 0000 00D8 //   // Brown-Out Reset
                 ; 0000 00D9 //   MCUSR=0;
                 ; 0000 00DA //   // Place your code here
                 ; 0000 00DB //
                 ; 0000 00DC //   }
                 ; 0000 00DD //else
                 ; 0000 00DE //   {
                 ; 0000 00DF //   // Watchdog Reset
                 ; 0000 00E0 //   MCUSR=0;
                 ; 0000 00E1 //   // Place your code here
                 ; 0000 00E2 //
                 ; 0000 00E3 //   }
                 ; 0000 00E4 
                 ; 0000 00E5 // Input/Output Ports initialization
                 ; 0000 00E6 // Port A initialization
                 ; 0000 00E7 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00E8 DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
0000ee bbea      	OUT  0x1A,R30
                 ; 0000 00E9 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00EA PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
0000ef bbeb      	OUT  0x1B,R30
                 ; 0000 00EB 
                 ; 0000 00EC // Port B initialization
                 ; 0000 00ED // Function: Bit3=Out Bit2=In Bit1=Out Bit0=Out
                 ; 0000 00EE DDRB=(1<<DDB3) | (0<<DDB2) | (1<<DDB1) | (1<<DDB0);
0000f0 e0eb      	LDI  R30,LOW(11)
0000f1 bbe7      	OUT  0x17,R30
                 ; 0000 00EF // State: Bit3=0 Bit2=T Bit1=0 Bit0=0
                 ; 0000 00F0 PORTB=(0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000f2 e0e0      	LDI  R30,LOW(0)
0000f3 bbe8      	OUT  0x18,R30
                 ; 0000 00F1 
                 ; 0000 00F2 // Timer/Counter 0 initialization
                 ; 0000 00F3 // Clock source: System Clock
                 ; 0000 00F4 // Clock value: Timer 0 Stopped
                 ; 0000 00F5 // Mode: Normal top=0xFF
                 ; 0000 00F6 // OC0A output: Disconnected
                 ; 0000 00F7 // OC0B output: Disconnected
                 ; 0000 00F8 TCCR0A=(0<<COM0A1) | (0<<COM0A0) | (0<<COM0B1) | (0<<COM0B0) | (0<<WGM01) | (0<<WGM00);
0000f4 bfe0      	OUT  0x30,R30
                 ; 0000 00F9 TCCR0B=(0<<WGM02) | (0<<CS02) | (0<<CS01) | (0<<CS00);
0000f5 bfe3      	OUT  0x33,R30
                 ; 0000 00FA TCNT0=0x00;
0000f6 bfe2      	OUT  0x32,R30
                 ; 0000 00FB OCR0A=0x00;
0000f7 bfe6      	OUT  0x36,R30
                 ; 0000 00FC OCR0B=0x00;
0000f8 bfec      	OUT  0x3C,R30
                 ; 0000 00FD 
                 ; 0000 00FE // Timer/Counter 1 initialization
                 ; 0000 00FF // Clock source: System Clock
                 ; 0000 0100 // Clock value: 125,000 kHz
                 ; 0000 0101 // Mode: Normal top=0xFFFF
                 ; 0000 0102 // OC1A output: Disconnected
                 ; 0000 0103 // OC1B output: Disconnected
                 ; 0000 0104 // Noise Canceler: Off
                 ; 0000 0105 // Input Capture on Falling Edge
                 ; 0000 0106 // Timer Period: 0,1 s
                 ; 0000 0107 // Timer1 Overflow Interrupt: On
                 ; 0000 0108 // Input Capture Interrupt: Off
                 ; 0000 0109 // Compare A Match Interrupt: Off
                 ; 0000 010A // Compare B Match Interrupt: Off
                 ; 0000 010B TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
0000f9 bdef      	OUT  0x2F,R30
                 ; 0000 010C TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (1<<CS11) | (1<<CS10);
0000fa e0e3      	LDI  R30,LOW(3)
0000fb bdee      	OUT  0x2E,R30
                 ; 0000 010D TCNT1H=0xCF;
0000fc d026      	RCALL SUBOPT_0x0
                 ; 0000 010E TCNT1L=0x2C;
                 ; 0000 010F ICR1H=0x00;
0000fd e0e0      	LDI  R30,LOW(0)
0000fe bde5      	OUT  0x25,R30
                 ; 0000 0110 ICR1L=0x00;
0000ff bde4      	OUT  0x24,R30
                 ; 0000 0111 OCR1AH=0x00;
000100 bdeb      	OUT  0x2B,R30
                 ; 0000 0112 OCR1AL=0x00;
000101 bdea      	OUT  0x2A,R30
                 ; 0000 0113 OCR1BH=0x00;
000102 bde9      	OUT  0x29,R30
                 ; 0000 0114 OCR1BL=0x00;
000103 bde8      	OUT  0x28,R30
                 ; 0000 0115 
                 ; 0000 0116 // Timer/Counter 0 Interrupt(s) initialization
                 ; 0000 0117 TIMSK0=(0<<OCIE0B) | (0<<OCIE0A) | (0<<TOIE0);
000104 bfe9      	OUT  0x39,R30
                 ; 0000 0118 
                 ; 0000 0119 // Timer/Counter 1 Interrupt(s) initialization
                 ; 0000 011A TIMSK1=(0<<ICIE1) | (0<<OCIE1B) | (0<<OCIE1A) | (1<<TOIE1);
000105 e0e1      	LDI  R30,LOW(1)
000106 b9ec      	OUT  0xC,R30
                 ; 0000 011B 
                 ; 0000 011C // External Interrupt(s) initialization
                 ; 0000 011D // INT0: Off
                 ; 0000 011E // Interrupt on any change on pins PCINT0-7: Off
                 ; 0000 011F // Interrupt on any change on pins PCINT8-11: Off
                 ; 0000 0120 MCUCR=(0<<ISC01) | (0<<ISC00);
000107 e0e0      	LDI  R30,LOW(0)
000108 bfe5      	OUT  0x35,R30
                 ; 0000 0121 GIMSK=(0<<INT0) | (0<<PCIE1) | (0<<PCIE0);
000109 bfeb      	OUT  0x3B,R30
                 ; 0000 0122 
                 ; 0000 0123 // USI initialization
                 ; 0000 0124 // Mode: Disabled
                 ; 0000 0125 // Clock source: Register & Counter=no clk.
                 ; 0000 0126 // USI Counter Overflow Interrupt: Off
                 ; 0000 0127 USICR=(0<<USISIE) | (0<<USIOIE) | (0<<USIWM1) | (0<<USIWM0) | (0<<USICS1) | (0<<USICS0) | (0<<USICLK) | (0<<USITC);
00010a b9ed      	OUT  0xD,R30
                 ; 0000 0128 
                 ; 0000 0129 // Analog Comparator initialization
                 ; 0000 012A // Analog Comparator: Off
                 ; 0000 012B // The Analog Comparator's positive input is
                 ; 0000 012C // connected to the AIN0 pin
                 ; 0000 012D // The Analog Comparator's negative input is
                 ; 0000 012E // connected to the AIN1 pin
                 ; 0000 012F ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
00010b e8e0      	LDI  R30,LOW(128)
00010c b9e8      	OUT  0x8,R30
                 ; 0000 0130 // Digital input buffer on AIN0: On
                 ; 0000 0131 // Digital input buffer on AIN1: On
                 ; 0000 0132 DIDR0=(0<<ADC1D) | (0<<ADC2D);
00010d e0e0      	LDI  R30,LOW(0)
00010e b9e1      	OUT  0x1,R30
                 ; 0000 0133 
                 ; 0000 0134 // ADC initialization
                 ; 0000 0135 // ADC Clock frequency: 1000,000 kHz
                 ; 0000 0136 // ADC Voltage Reference: AVCC pin
                 ; 0000 0137 // ADC Bipolar Input Mode: Off
                 ; 0000 0138 // ADC Auto Trigger Source: Free Running
                 ; 0000 0139 // Digital input buffers on ADC0: Off, ADC1: On, ADC2: On, ADC3: On
                 ; 0000 013A // ADC4: Off, ADC5: Off, ADC6: Off, ADC7: On
                 ; 0000 013B DIDR0=(0<<ADC7D) | (1<<ADC6D) | (1<<ADC5D) | (1<<ADC4D) | (0<<ADC3D) | (0<<ADC2D) | (0<<ADC1D) | (1<<ADC0D);
00010f e7e1      	LDI  R30,LOW(113)
000110 b9e1      	OUT  0x1,R30
                 ; 0000 013C ADMUX=ADC_VREF_TYPE;
000111 e0e0      	LDI  R30,LOW(0)
000112 b9e7      	OUT  0x7,R30
                 ; 0000 013D ADCSRA=(1<<ADEN) | (0<<ADSC) | (1<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (1<<ADPS1) | (1<<ADPS0);
000113 eae3      	LDI  R30,LOW(163)
000114 b9e6      	OUT  0x6,R30
                 ; 0000 013E ADCSRB=(0<<BIN) | (0<<ADLAR) | (0<<ADTS2) | (0<<ADTS1) | (0<<ADTS0);
000115 e0e0      	LDI  R30,LOW(0)
000116 b9e3      	OUT  0x3,R30
                 ; 0000 013F 
                 ; 0000 0140 
                 ; 0000 0141 // Watchdog Timer initialization
                 ; 0000 0142 // Watchdog Timer Prescaler: OSC/2k
                 ; 0000 0143 // Watchdog timeout action: Reset
                 ; 0000 0144 #pragma optsize-
                 ; 0000 0145 WDTCSR=(0<<WDIF) | (0<<WDIE) | (0<<WDP3) | (1<<WDCE) | (1<<WDE) | (0<<WDP2) | (0<<WDP1) | (0<<WDP0);
000117 e1e8      	LDI  R30,LOW(24)
000118 bde1      	OUT  0x21,R30
                 ; 0000 0146 WDTCSR=(0<<WDIF) | (0<<WDIE) | (0<<WDP3) | (0<<WDCE) | (1<<WDE) | (0<<WDP2) | (0<<WDP1) | (0<<WDP0);
000119 e0e8      	LDI  R30,LOW(8)
00011a bde1      	OUT  0x21,R30
                 ; 0000 0147 #ifdef _OPTIMIZE_SIZE_
                 ; 0000 0148 #pragma optsize+
                 ; 0000 0149 #endif
                 ; 0000 014A 
                 ; 0000 014B // Global enable interrupts
                 ; 0000 014C #asm("sei")
00011b 9478      	sei
                 ; 0000 014D 
                 ; 0000 014E 	while (1)
                 _0x4F:
                 ; 0000 014F 	{
                 ; 0000 0150 		// Place your code here
                 ; 0000 0151 		if(f_timer_overflow)
00011c 9b9c      	SBIS 0x13,4
00011d c002      	RJMP _0x52
                 ; 0000 0152 		{
                 ; 0000 0153 			Current_get_value();
00011e df34      	RCALL _Current_get_value
                 ; 0000 0154 			f_timer_overflow = 0;
00011f 989c      	CBI  0x13,4
                 ; 0000 0155 		}
                 ; 0000 0156 		Control();
                 _0x52:
000120 dfbf      	RCALL _Control
                 ; 0000 0157 	}
000121 cffa      	RJMP _0x4F
                 ; 0000 0158 }
                 _0x55:
000122 cfff      	RJMP _0x55
                 ; .FEND
                 
                 	.DSEG
                 _v_adc_current_1:
000068           	.BYTE 0x14
                 _v_adc_current_2:
00007c           	.BYTE 0x14
                 _v_adc_current_3:
000090           	.BYTE 0x14
                 _v_adc_current_set:
0000a4           	.BYTE 0x14
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
000123 ecef      	LDI  R30,LOW(207)
000124 bded      	OUT  0x2D,R30
000125 e2ec      	LDI  R30,LOW(44)
000126 bdec      	OUT  0x2C,R30
000127 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x1:
000128 0fee      	LSL  R30
000129 0fea      	ADD  R30,R26
00012a 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x2:
00012b 93ed      	ST   X+,R30
00012c 93fc      	ST   X,R31
00012d 2de7      	MOV  R30,R7
00012e 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x3:
00012f 2fe1      	MOV  R30,R17
000130 eaa4      	LDI  R26,LOW(_v_adc_current_set)
000131 0fee      	LSL  R30
000132 0fae      	ADD  R26,R30
000133 d03f      	RCALL __GETW1P
                +
000134 0e4e     +ADD R4 , R30
000135 1e5f     +ADC R5 , R31
                 	__ADDWRR 4,5,30,31
000136 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x4:
000137 2fe1      	MOV  R30,R17
000138 e0f0      	LDI  R31,0
000139 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x5:
00013a 2fe1      	MOV  R30,R17
00013b e6a8      	LDI  R26,LOW(_v_adc_current_1)
00013c 0fee      	LSL  R30
00013d 0fae      	ADD  R26,R30
00013e d034      	RCALL __GETW1P
                +
00013f 0e2e     +ADD R2 , R30
000140 1e3f     +ADC R3 , R31
                 	__ADDWRR 2,3,30,31
000141 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0x6:
000142 01d1      	MOVW R26,R2
000143 d01c      	RCALL __DIVW21U
000144 011f      	MOVW R2,R30
                +
000145 1442     +CP R4 , R2
000146 0453     +CPC R5 , R3
                 	__CPWRR 4,5,2,3
000147 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x7:
000148 2fe1      	MOV  R30,R17
000149 e7ac      	LDI  R26,LOW(_v_adc_current_2)
00014a 0fee      	LSL  R30
00014b 0fae      	ADD  R26,R30
00014c d026      	RCALL __GETW1P
                +
00014d 0e2e     +ADD R2 , R30
00014e 1e3f     +ADC R3 , R31
                 	__ADDWRR 2,3,30,31
00014f 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x8:
000150 2fe1      	MOV  R30,R17
000151 e9a0      	LDI  R26,LOW(_v_adc_current_3)
000152 0fee      	LSL  R30
000153 0fae      	ADD  R26,R30
000154 d01e      	RCALL __GETW1P
                +
000155 0e2e     +ADD R2 , R30
000156 1e3f     +ADC R3 , R31
                 	__ADDWRR 2,3,30,31
000157 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x9:
000158 e0ea      	LDI  R30,LOW(10)
000159 e0f0      	LDI  R31,HIGH(10)
00015a d005      	RCALL __DIVW21U
00015b 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0xA:
00015c 011f      	MOVW R2,R30
                +
00015d 1442     +CP R4 , R2
00015e 0453     +CPC R5 , R3
                 	__CPWRR 4,5,2,3
00015f 9508      	RET
                 
                 
                 	.CSEG
                 __DIVW21U:
000160 2400      	CLR  R0
000161 2411      	CLR  R1
000162 e190      	LDI  R25,16
                 __DIVW21U1:
000163 0faa      	LSL  R26
000164 1fbb      	ROL  R27
000165 1c00      	ROL  R0
000166 1c11      	ROL  R1
000167 1a0e      	SUB  R0,R30
000168 0a1f      	SBC  R1,R31
000169 f418      	BRCC __DIVW21U2
00016a 0e0e      	ADD  R0,R30
00016b 1e1f      	ADC  R1,R31
00016c c001      	RJMP __DIVW21U3
                 __DIVW21U2:
00016d 60a1      	SBR  R26,1
                 __DIVW21U3:
00016e 959a      	DEC  R25
00016f f799      	BRNE __DIVW21U1
000170 01fd      	MOVW R30,R26
000171 01d0      	MOVW R26,R0
000172 9508      	RET
                 
                 __GETW1P:
000173 91ed      	LD   R30,X+
000174 91fc      	LD   R31,X
000175 95aa      	DEC  R26
000176 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATtiny24 register use summary:
r0 :   9 r1 :   5 r2 :  11 r3 :   5 r4 :   7 r5 :   3 r6 :   0 r7 :  10 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:  32 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   0 
r24:   9 r25:   3 r26:  36 r27:   2 r28:   2 r29:   0 r30: 113 r31:  13 
x  :   9 y  :   6 z  :   7 
Registers used: 19 out of 35 (54.3%)

ATtiny24 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   5 add   :  10 
adiw  :   1 and   :   0 andi  :   1 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :   1 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   5 
brlt  :   0 brmi  :   0 brne  :   5 brpl  :   0 brsh  :  11 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 cbi   :   8 
cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :   4 
cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   8 
cpc   :   2 cpi   :   4 cpse  :   0 dec   :   5 des   :   0 eor   :   0 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :   2 
inc   :   1 ld    :   5 ldd   :   0 ldi   :  55 lds   :   0 lpm   :   7 
lsl   :   6 lsr   :   0 mov   :   7 movw  :  15 mul   :   0 muls  :   0 
mulsu :   0 neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :  41 
pop   :   4 push  :   4 rcall :  44 ret   :  16 reti  :   1 rjmp  :  45 
rol   :   3 ror   :   0 sbc   :   1 sbci  :   0 sbi   :  11 sbic  :   2 
sbis  :   4 sbiw  :   2 sbr   :   1 sbrc  :   0 sbrs  :   0 sec   :   0 
seh   :   0 sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  10 std   :   0 
sts   :   0 sub   :   1 subi  :   8 swap  :   0 tst   :   0 wdr   :   0 

Instructions used: 42 out of 114 (36.8%)

ATtiny24 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0002ee    738     12    750    2048  36.6%
[.dseg] 0x000060 0x0000b8      0     80     80     128  62.5%
[.eseg] 0x000000 0x000000      0      0      0     128   0.0%

Assembly complete, 0 errors, 5 warnings
