{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551866271990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551866272020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 17:57:51 2019 " "Processing started: Wed Mar 06 17:57:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551866272020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866272020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SEA -c SEA " "Command: quartus_map --read_settings_files=on --write_settings_files=off SEA -c SEA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866272020 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1551866276695 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1551866276695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 control_timer.v(53) " "Verilog HDL Expression warning at control_timer.v(53): truncated literal to match 8 bits" {  } { { "../timer/control_timer.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/timer/control_timer.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1551866317784 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 control_timer.v(57) " "Verilog HDL Expression warning at control_timer.v(57): truncated literal to match 8 bits" {  } { { "../timer/control_timer.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/timer/control_timer.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1551866317785 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "nominal_top.v(269) " "Verilog HDL Module Instantiation warning at nominal_top.v(269): ignored dangling comma in List of Port Connections" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 269 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1551866317787 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "nominal_top.v(278) " "Verilog HDL Module Instantiation warning at nominal_top.v(278): ignored dangling comma in List of Port Connections" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 278 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1551866317788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/nominal_top.v 6 6 " "Found 6 design units, including 6 entities, in source file controller/nominal_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fixed_adder " "Found entity 1: fixed_adder" {  } { { "arithmatic/fixed_adder.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_adder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866317811 ""} { "Info" "ISGN_ENTITY_NAME" "2 fixed_multiplier " "Found entity 2: fixed_multiplier" {  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866317811 ""} { "Info" "ISGN_ENTITY_NAME" "3 smc_ob_ctrl " "Found entity 3: smc_ob_ctrl" {  } { { "controller/SMC_Observe/SMC_obv_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/SMC_Observe/SMC_obv_ctrl.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866317811 ""} { "Info" "ISGN_ENTITY_NAME" "4 smc_obv_ob " "Found entity 4: smc_obv_ob" {  } { { "controller/SMC_Observe/SMC_obv_ob.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/SMC_Observe/SMC_obv_ob.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866317811 ""} { "Info" "ISGN_ENTITY_NAME" "5 control_timer " "Found entity 5: control_timer" {  } { { "../timer/control_timer.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/timer/control_timer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866317811 ""} { "Info" "ISGN_ENTITY_NAME" "6 nominal_top " "Found entity 6: nominal_top" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866317811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866317811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sea.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sea.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SEA " "Found entity 1: SEA" {  } { { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866317817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866317817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_m.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_M " "Found entity 1: PLL_M" {  } { { "PLL_M.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PLL_M.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866317829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866317829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 DECODE " "Found entity 1: DECODE" {  } { { "DECODE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/DECODE.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866317843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866317843 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FREQ controller/controller_defines.v 7 PULSE.v(28) " "Verilog HDL macro warning at PULSE.v(28): overriding existing definition for macro \"FREQ\", which was defined in \"controller/controller_defines.v\", line 7" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 28 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1551866317848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 PULSE " "Found entity 1: PULSE" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866317852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866317852 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Rst_n.v(33) " "Verilog HDL Expression warning at Rst_n.v(33): truncated literal to match 4 bits" {  } { { "Rst_n.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/Rst_n.v" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1551866317865 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Rst_n.v(35) " "Verilog HDL Expression warning at Rst_n.v(35): truncated literal to match 4 bits" {  } { { "Rst_n.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/Rst_n.v" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1551866317865 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Rst_n.v(40) " "Verilog HDL Expression warning at Rst_n.v(40): truncated literal to match 4 bits" {  } { { "Rst_n.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/Rst_n.v" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1551866317865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_n.v 1 1 " "Found 1 design units, including 1 entities, in source file rst_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 rst_n " "Found entity 1: rst_n" {  } { { "Rst_n.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/Rst_n.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866317866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866317866 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "test.v " "Can't analyze file -- file test.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1551866317877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_data.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_data " "Found entity 1: fifo_data" {  } { { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866317888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866317888 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/output_files/fifocontrol.v " "Can't analyze file -- file output_files/output_files/fifocontrol.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1551866317901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs485.v 1 1 " "Found 1 design units, including 1 entities, in source file rs485.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs485 " "Found entity 1: rs485" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866317917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866317917 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FREQ controller/controller_defines.v 7 driver.v(28) " "Verilog HDL macro warning at driver.v(28): overriding existing definition for macro \"FREQ\", which was defined in \"controller/controller_defines.v\", line 7" {  } { { "driver.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/driver.v" 28 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1551866317926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver.v 1 1 " "Found 1 design units, including 1 entities, in source file driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 DRIVER " "Found entity 1: DRIVER" {  } { { "driver.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/driver.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866317931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866317931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode1.v 1 1 " "Found 1 design units, including 1 entities, in source file decode1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DECODE1 " "Found entity 1: DECODE1" {  } { { "DECODE1.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/DECODE1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866317942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866317942 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SEA " "Elaborating entity \"SEA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551866324759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PULSE PULSE:inst6 " "Elaborating entity \"PULSE\" for hierarchy \"PULSE:inst6\"" {  } { { "SEA.bdf" "inst6" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 336 1712 1912 512 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866324769 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rate PULSE.v(68) " "Verilog HDL Always Construct warning at PULSE.v(68): inferring latch(es) for variable \"rate\", which holds its previous value in one or more paths through the always construct" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551866324772 "|SEA|PULSE:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rate\[0\] PULSE.v(68) " "Inferred latch for \"rate\[0\]\" at PULSE.v(68)" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324772 "|SEA|PULSE:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rate\[1\] PULSE.v(68) " "Inferred latch for \"rate\[1\]\" at PULSE.v(68)" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324772 "|SEA|PULSE:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rate\[2\] PULSE.v(68) " "Inferred latch for \"rate\[2\]\" at PULSE.v(68)" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324772 "|SEA|PULSE:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rate\[3\] PULSE.v(68) " "Inferred latch for \"rate\[3\]\" at PULSE.v(68)" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324772 "|SEA|PULSE:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rate\[4\] PULSE.v(68) " "Inferred latch for \"rate\[4\]\" at PULSE.v(68)" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324772 "|SEA|PULSE:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rate\[5\] PULSE.v(68) " "Inferred latch for \"rate\[5\]\" at PULSE.v(68)" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324772 "|SEA|PULSE:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rate\[6\] PULSE.v(68) " "Inferred latch for \"rate\[6\]\" at PULSE.v(68)" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324773 "|SEA|PULSE:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rate\[7\] PULSE.v(68) " "Inferred latch for \"rate\[7\]\" at PULSE.v(68)" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324773 "|SEA|PULSE:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rate\[8\] PULSE.v(68) " "Inferred latch for \"rate\[8\]\" at PULSE.v(68)" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324773 "|SEA|PULSE:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rate\[9\] PULSE.v(68) " "Inferred latch for \"rate\[9\]\" at PULSE.v(68)" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324773 "|SEA|PULSE:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rate\[10\] PULSE.v(68) " "Inferred latch for \"rate\[10\]\" at PULSE.v(68)" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324773 "|SEA|PULSE:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rate\[11\] PULSE.v(68) " "Inferred latch for \"rate\[11\]\" at PULSE.v(68)" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324773 "|SEA|PULSE:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rate\[12\] PULSE.v(68) " "Inferred latch for \"rate\[12\]\" at PULSE.v(68)" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324773 "|SEA|PULSE:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rate\[13\] PULSE.v(68) " "Inferred latch for \"rate\[13\]\" at PULSE.v(68)" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324773 "|SEA|PULSE:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rate\[14\] PULSE.v(68) " "Inferred latch for \"rate\[14\]\" at PULSE.v(68)" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324773 "|SEA|PULSE:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rate\[15\] PULSE.v(68) " "Inferred latch for \"rate\[15\]\" at PULSE.v(68)" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324773 "|SEA|PULSE:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nominal_top nominal_top:inst55 " "Elaborating entity \"nominal_top\" for hierarchy \"nominal_top:inst55\"" {  } { { "SEA.bdf" "inst55" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 336 1240 1456 576 "inst55" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866324785 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rd_req nominal_top.v(77) " "Verilog HDL warning at nominal_top.v(77): object rd_req used but never assigned" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 77 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1551866324789 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tama_temp nominal_top.v(92) " "Verilog HDL or VHDL warning at nominal_top.v(92): object \"tama_temp\" assigned a value but never read" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551866324792 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tama_temp_r nominal_top.v(92) " "Verilog HDL or VHDL warning at nominal_top.v(92): object \"tama_temp_r\" assigned a value but never read" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551866324792 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "used_info nominal_top.v(136) " "Verilog HDL or VHDL warning at nominal_top.v(136): object \"used_info\" assigned a value but never read" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551866324792 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "db_fifo nominal_top.v(138) " "Verilog HDL or VHDL warning at nominal_top.v(138): object \"db_fifo\" assigned a value but never read" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551866324793 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "u_debug nominal_top.v(153) " "Verilog HDL warning at nominal_top.v(153): object u_debug used but never assigned" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 153 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1551866324793 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "u_debug_buffer nominal_top.v(154) " "Verilog HDL or VHDL warning at nominal_top.v(154): object \"u_debug_buffer\" assigned a value but never read" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551866324793 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 16 nominal_top.v(307) " "Verilog HDL assignment warning at nominal_top.v(307): truncated value with size 25 to match size of target (16)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551866324830 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 nominal_top.v(339) " "Verilog HDL assignment warning at nominal_top.v(339): truncated value with size 32 to match size of target (16)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551866324832 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 nominal_top.v(383) " "Verilog HDL assignment warning at nominal_top.v(383): truncated value with size 32 to match size of target (16)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551866324832 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 nominal_top.v(386) " "Verilog HDL assignment warning at nominal_top.v(386): truncated value with size 32 to match size of target (16)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551866324833 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rdfifobegin nominal_top.v(471) " "Verilog HDL Always Construct warning at nominal_top.v(471): inferring latch(es) for variable \"rdfifobegin\", which holds its previous value in one or more paths through the always construct" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551866324864 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fifo_clr nominal_top.v(471) " "Verilog HDL Always Construct warning at nominal_top.v(471): inferring latch(es) for variable \"fifo_clr\", which holds its previous value in one or more paths through the always construct" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551866324864 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start nominal_top.v(471) " "Verilog HDL Always Construct warning at nominal_top.v(471): inferring latch(es) for variable \"start\", which holds its previous value in one or more paths through the always construct" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551866324865 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pul_enable_out nominal_top.v(471) " "Verilog HDL Always Construct warning at nominal_top.v(471): inferring latch(es) for variable \"pul_enable_out\", which holds its previous value in one or more paths through the always construct" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551866324865 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "theta_d nominal_top.v(471) " "Verilog HDL Always Construct warning at nominal_top.v(471): inferring latch(es) for variable \"theta_d\", which holds its previous value in one or more paths through the always construct" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551866324865 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ddtheta_d nominal_top.v(471) " "Verilog HDL Always Construct warning at nominal_top.v(471): inferring latch(es) for variable \"ddtheta_d\", which holds its previous value in one or more paths through the always construct" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551866324866 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dtheta_d nominal_top.v(471) " "Verilog HDL Always Construct warning at nominal_top.v(471): inferring latch(es) for variable \"dtheta_d\", which holds its previous value in one or more paths through the always construct" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551866324866 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "u_debug\[15..0\] 0 nominal_top.v(153) " "Net \"u_debug\[15..0\]\" at nominal_top.v(153) has no driver or initial value, using a default initial value '0'" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 153 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1551866324910 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rd_req 0 nominal_top.v(77) " "Net \"rd_req\" at nominal_top.v(77) has no driver or initial value, using a default initial value '0'" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 77 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1551866324910 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dtheta_d\[0\] nominal_top.v(471) " "Inferred latch for \"dtheta_d\[0\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324969 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dtheta_d\[1\] nominal_top.v(471) " "Inferred latch for \"dtheta_d\[1\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324969 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dtheta_d\[2\] nominal_top.v(471) " "Inferred latch for \"dtheta_d\[2\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324970 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dtheta_d\[3\] nominal_top.v(471) " "Inferred latch for \"dtheta_d\[3\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324970 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dtheta_d\[4\] nominal_top.v(471) " "Inferred latch for \"dtheta_d\[4\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324970 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dtheta_d\[5\] nominal_top.v(471) " "Inferred latch for \"dtheta_d\[5\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324970 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dtheta_d\[6\] nominal_top.v(471) " "Inferred latch for \"dtheta_d\[6\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324970 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dtheta_d\[7\] nominal_top.v(471) " "Inferred latch for \"dtheta_d\[7\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324970 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dtheta_d\[8\] nominal_top.v(471) " "Inferred latch for \"dtheta_d\[8\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324971 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dtheta_d\[9\] nominal_top.v(471) " "Inferred latch for \"dtheta_d\[9\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324972 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dtheta_d\[10\] nominal_top.v(471) " "Inferred latch for \"dtheta_d\[10\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324972 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dtheta_d\[11\] nominal_top.v(471) " "Inferred latch for \"dtheta_d\[11\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324972 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dtheta_d\[12\] nominal_top.v(471) " "Inferred latch for \"dtheta_d\[12\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324972 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dtheta_d\[13\] nominal_top.v(471) " "Inferred latch for \"dtheta_d\[13\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324972 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dtheta_d\[14\] nominal_top.v(471) " "Inferred latch for \"dtheta_d\[14\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324972 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dtheta_d\[15\] nominal_top.v(471) " "Inferred latch for \"dtheta_d\[15\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324972 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ddtheta_d\[0\] nominal_top.v(471) " "Inferred latch for \"ddtheta_d\[0\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324974 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ddtheta_d\[1\] nominal_top.v(471) " "Inferred latch for \"ddtheta_d\[1\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324974 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ddtheta_d\[2\] nominal_top.v(471) " "Inferred latch for \"ddtheta_d\[2\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324974 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ddtheta_d\[3\] nominal_top.v(471) " "Inferred latch for \"ddtheta_d\[3\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324974 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ddtheta_d\[4\] nominal_top.v(471) " "Inferred latch for \"ddtheta_d\[4\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324974 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ddtheta_d\[5\] nominal_top.v(471) " "Inferred latch for \"ddtheta_d\[5\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324974 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ddtheta_d\[6\] nominal_top.v(471) " "Inferred latch for \"ddtheta_d\[6\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324974 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ddtheta_d\[7\] nominal_top.v(471) " "Inferred latch for \"ddtheta_d\[7\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324974 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ddtheta_d\[8\] nominal_top.v(471) " "Inferred latch for \"ddtheta_d\[8\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324974 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ddtheta_d\[9\] nominal_top.v(471) " "Inferred latch for \"ddtheta_d\[9\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324974 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ddtheta_d\[10\] nominal_top.v(471) " "Inferred latch for \"ddtheta_d\[10\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324974 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ddtheta_d\[11\] nominal_top.v(471) " "Inferred latch for \"ddtheta_d\[11\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324974 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ddtheta_d\[12\] nominal_top.v(471) " "Inferred latch for \"ddtheta_d\[12\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324974 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ddtheta_d\[13\] nominal_top.v(471) " "Inferred latch for \"ddtheta_d\[13\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324974 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ddtheta_d\[14\] nominal_top.v(471) " "Inferred latch for \"ddtheta_d\[14\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324974 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ddtheta_d\[15\] nominal_top.v(471) " "Inferred latch for \"ddtheta_d\[15\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324974 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_d\[0\] nominal_top.v(471) " "Inferred latch for \"theta_d\[0\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324975 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_d\[1\] nominal_top.v(471) " "Inferred latch for \"theta_d\[1\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324976 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_d\[2\] nominal_top.v(471) " "Inferred latch for \"theta_d\[2\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324976 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_d\[3\] nominal_top.v(471) " "Inferred latch for \"theta_d\[3\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324976 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_d\[4\] nominal_top.v(471) " "Inferred latch for \"theta_d\[4\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324976 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_d\[5\] nominal_top.v(471) " "Inferred latch for \"theta_d\[5\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324976 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_d\[6\] nominal_top.v(471) " "Inferred latch for \"theta_d\[6\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324976 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_d\[7\] nominal_top.v(471) " "Inferred latch for \"theta_d\[7\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324976 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_d\[8\] nominal_top.v(471) " "Inferred latch for \"theta_d\[8\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324976 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_d\[9\] nominal_top.v(471) " "Inferred latch for \"theta_d\[9\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324976 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_d\[10\] nominal_top.v(471) " "Inferred latch for \"theta_d\[10\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324976 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_d\[11\] nominal_top.v(471) " "Inferred latch for \"theta_d\[11\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324976 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_d\[12\] nominal_top.v(471) " "Inferred latch for \"theta_d\[12\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324976 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_d\[13\] nominal_top.v(471) " "Inferred latch for \"theta_d\[13\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324976 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_d\[14\] nominal_top.v(471) " "Inferred latch for \"theta_d\[14\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324976 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_d\[15\] nominal_top.v(471) " "Inferred latch for \"theta_d\[15\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324976 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pul_enable_out nominal_top.v(471) " "Inferred latch for \"pul_enable_out\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324976 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start nominal_top.v(471) " "Inferred latch for \"start\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324976 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_clr nominal_top.v(471) " "Inferred latch for \"fifo_clr\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324976 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdfifobegin nominal_top.v(471) " "Inferred latch for \"rdfifobegin\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866324977 "|SEA|nominal_top:inst55"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_timer nominal_top:inst55\|control_timer:inst1 " "Elaborating entity \"control_timer\" for hierarchy \"nominal_top:inst55\|control_timer:inst1\"" {  } { { "controller/nominal_top.v" "inst1" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866325474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smc_ob_ctrl nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance " "Elaborating entity \"smc_ob_ctrl\" for hierarchy \"nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\"" {  } { { "controller/nominal_top.v" "smc_ob_ctrl_instance" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866325522 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "obv SMC_obv_ctrl.v(27) " "Verilog HDL or VHDL warning at SMC_obv_ctrl.v(27): object \"obv\" assigned a value but never read" {  } { { "controller/SMC_Observe/SMC_obv_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/SMC_Observe/SMC_obv_ctrl.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551866325524 "|SEA|nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fixed_adder nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_adder:pipe1_1 " "Elaborating entity \"fixed_adder\" for hierarchy \"nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_adder:pipe1_1\"" {  } { { "controller/SMC_Observe/SMC_obv_ctrl.v" "pipe1_1" { Text "E:/FPGA/SEA/SEA_FPGA/controller/SMC_Observe/SMC_obv_ctrl.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866325596 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fixed_adder.v(28) " "Verilog HDL assignment warning at fixed_adder.v(28): truncated value with size 32 to match size of target (1)" {  } { { "arithmatic/fixed_adder.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_adder.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551866325624 "|SEA|nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe1_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fixed_multiplier nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe1_3 " "Elaborating entity \"fixed_multiplier\" for hierarchy \"nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe1_3\"" {  } { { "controller/SMC_Observe/SMC_obv_ctrl.v" "pipe1_3" { Text "E:/FPGA/SEA/SEA_FPGA/controller/SMC_Observe/SMC_obv_ctrl.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866325663 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fixed_multiplier.v(23) " "Verilog HDL assignment warning at fixed_multiplier.v(23): truncated value with size 32 to match size of target (1)" {  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551866325711 "|SEA|nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe1_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smc_obv_ob nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance " "Elaborating entity \"smc_obv_ob\" for hierarchy \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\"" {  } { { "controller/nominal_top.v" "smc_obv_ob_instance" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866325756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fixed_multiplier nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_5 " "Elaborating entity \"fixed_multiplier\" for hierarchy \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_5\"" {  } { { "controller/SMC_Observe/SMC_obv_ob.v" "comb_5" { Text "E:/FPGA/SEA/SEA_FPGA/controller/SMC_Observe/SMC_obv_ob.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866325813 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fixed_multiplier.v(23) " "Verilog HDL assignment warning at fixed_multiplier.v(23): truncated value with size 32 to match size of target (1)" {  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551866325836 "|SEA|nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fixed_multiplier nominal_top:inst55\|fixed_multiplier:inst3 " "Elaborating entity \"fixed_multiplier\" for hierarchy \"nominal_top:inst55\|fixed_multiplier:inst3\"" {  } { { "controller/nominal_top.v" "inst3" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866325876 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fixed_multiplier.v(23) " "Verilog HDL assignment warning at fixed_multiplier.v(23): truncated value with size 32 to match size of target (1)" {  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551866325913 "|SEA|nominal_top:inst55|fixed_multiplier:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fixed_adder nominal_top:inst55\|fixed_adder:intpl_error_inst " "Elaborating entity \"fixed_adder\" for hierarchy \"nominal_top:inst55\|fixed_adder:intpl_error_inst\"" {  } { { "controller/nominal_top.v" "intpl_error_inst" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866325938 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fixed_adder.v(28) " "Verilog HDL assignment warning at fixed_adder.v(28): truncated value with size 32 to match size of target (1)" {  } { { "arithmatic/fixed_adder.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_adder.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551866325953 "|SEA|nominal_top:inst55|fixed_adder:intpl_error_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fixed_multiplier nominal_top:inst55\|fixed_multiplier:intpl_temp_inst " "Elaborating entity \"fixed_multiplier\" for hierarchy \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\"" {  } { { "controller/nominal_top.v" "intpl_temp_inst" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866325975 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fixed_multiplier.v(23) " "Verilog HDL assignment warning at fixed_multiplier.v(23): truncated value with size 32 to match size of target (1)" {  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551866326012 "|SEA|nominal_top:inst55|fixed_multiplier:intpl_temp_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODE DECODE:inst5 " "Elaborating entity \"DECODE\" for hierarchy \"DECODE:inst5\"" {  } { { "SEA.bdf" "inst5" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 688 304 432 864 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866326054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode DECODE:inst5\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"DECODE:inst5\|lpm_decode:LPM_DECODE_component\"" {  } { { "DECODE.v" "LPM_DECODE_component" { Text "E:/FPGA/SEA/SEA_FPGA/DECODE.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866326145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DECODE:inst5\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"DECODE:inst5\|lpm_decode:LPM_DECODE_component\"" {  } { { "DECODE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/DECODE.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866326149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DECODE:inst5\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"DECODE:inst5\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326149 ""}  } { { "DECODE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/DECODE.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551866326149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lvf " "Found entity 1: decode_lvf" {  } { { "db/decode_lvf.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/decode_lvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866326286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866326286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lvf DECODE:inst5\|lpm_decode:LPM_DECODE_component\|decode_lvf:auto_generated " "Elaborating entity \"decode_lvf\" for hierarchy \"DECODE:inst5\|lpm_decode:LPM_DECODE_component\|decode_lvf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866326288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_n rst_n:inst4 " "Elaborating entity \"rst_n\" for hierarchy \"rst_n:inst4\"" {  } { { "SEA.bdf" "inst4" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 352 880 1040 432 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866326310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_M PLL_M:inst " "Elaborating entity \"PLL_M\" for hierarchy \"PLL_M:inst\"" {  } { { "SEA.bdf" "inst" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 88 288 528 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866326337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_M:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_M:inst\|altpll:altpll_component\"" {  } { { "PLL_M.v" "altpll_component" { Text "E:/FPGA/SEA/SEA_FPGA/PLL_M.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866326453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_M:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_M:inst\|altpll:altpll_component\"" {  } { { "PLL_M.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PLL_M.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866326457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_M:inst\|altpll:altpll_component " "Instantiated megafunction \"PLL_M:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 50 " "Parameter \"clk2_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_M " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_M\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866326457 ""}  } { { "PLL_M.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PLL_M.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551866326457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_m_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_m_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_M_altpll " "Found entity 1: PLL_M_altpll" {  } { { "db/pll_m_altpll.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/pll_m_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866326581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866326581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_M_altpll PLL_M:inst\|altpll:altpll_component\|PLL_M_altpll:auto_generated " "Elaborating entity \"PLL_M_altpll\" for hierarchy \"PLL_M:inst\|altpll:altpll_component\|PLL_M_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866326582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_data fifo_data:inst20 " "Elaborating entity \"fifo_data\" for hierarchy \"fifo_data:inst20\"" {  } { { "SEA.bdf" "inst20" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 656 1256 1432 888 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866326602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo_data:inst20\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo_data:inst20\|dcfifo:dcfifo_component\"" {  } { { "fifo_data.v" "dcfifo_component" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866327207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_data:inst20\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo_data:inst20\|dcfifo:dcfifo_component\"" {  } { { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866327209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_data:inst20\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo_data:inst20\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866327209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866327209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866327209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866327209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866327209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866327209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866327209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866327209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866327209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866327209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866327209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866327209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866327209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866327209 ""}  } { { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551866327209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_fcp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_fcp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_fcp1 " "Found entity 1: dcfifo_fcp1" {  } { { "db/dcfifo_fcp1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866327344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866327344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_fcp1 fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated " "Elaborating entity \"dcfifo_fcp1\" for hierarchy \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866327345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/a_gray2bin_ugb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866327387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866327387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_fcp1.tdf" "rdptr_g_gray2bin" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866327388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/a_graycounter_t57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866327494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866327494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Elaborating entity \"a_graycounter_t57\" for hierarchy \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_fcp1.tdf" "rdptr_g1p" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866327506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/a_graycounter_pjc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866327646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866327646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_fcp1.tdf" "wrptr_g1p" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866327657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ak61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ak61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ak61 " "Found entity 1: altsyncram_ak61" {  } { { "db/altsyncram_ak61.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866327794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866327794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ak61 fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram " "Elaborating entity \"altsyncram_ak61\" for hierarchy \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\"" {  } { { "db/dcfifo_fcp1.tdf" "fifo_ram" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866327796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866327940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866327940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_fcp1.tdf" "rdaclr" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866327941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866327980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866327980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_fcp1.tdf" "rs_brp" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866327984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_mc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_mc8 " "Found entity 1: alt_synch_pipe_mc8" {  } { { "db/alt_synch_pipe_mc8.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/alt_synch_pipe_mc8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866328022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_mc8 fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|alt_synch_pipe_mc8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_mc8\" for hierarchy \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|alt_synch_pipe_mc8:rs_dgwp\"" {  } { { "db/dcfifo_fcp1.tdf" "rs_dgwp" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866328024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866328062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|alt_synch_pipe_mc8:rs_dgwp\|dffpipe_hd9:dffpipe13 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|alt_synch_pipe_mc8:rs_dgwp\|dffpipe_hd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_mc8.tdf" "dffpipe13" { Text "E:/FPGA/SEA/SEA_FPGA/db/alt_synch_pipe_mc8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866328066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_mc8 fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|alt_synch_pipe_mc8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_mc8\" for hierarchy \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|alt_synch_pipe_mc8:ws_dgrp\"" {  } { { "db/dcfifo_fcp1.tdf" "ws_dgrp" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866328073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866328164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_b66\" for hierarchy \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_fcp1.tdf" "rdempty_eq_comp1_lsb" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866328173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/cmpr_a66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866328320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|cmpr_a66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_a66\" for hierarchy \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|cmpr_a66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_fcp1.tdf" "rdempty_eq_comp1_msb" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866328322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866328423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_fcp1.tdf" "rdemp_eq_comp_lsb_mux" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 96 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866328425 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fifo_control.v 1 1 " "Using design file fifo_control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_CONTROL " "Found entity 1: FIFO_CONTROL" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866328494 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1551866328494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_CONTROL FIFO_CONTROL:inst12 " "Elaborating entity \"FIFO_CONTROL\" for hierarchy \"FIFO_CONTROL:inst12\"" {  } { { "SEA.bdf" "inst12" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 600 1728 1928 776 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866328497 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wrcnt fifo_control.v(57) " "Verilog HDL or VHDL warning at fifo_control.v(57): object \"wrcnt\" assigned a value but never read" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551866328504 "|SEA|FIFO_CONTROL:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "db_out fifo_control.v(64) " "Verilog HDL Always Construct warning at fifo_control.v(64): inferring latch(es) for variable \"db_out\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551866328504 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fifo_control.v(119) " "Verilog HDL Case Statement information at fifo_control.v(119): all case item expressions in this case statement are onehot" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 119 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1551866328504 "|SEA|FIFO_CONTROL:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_req fifo_control.v(108) " "Verilog HDL Always Construct warning at fifo_control.v(108): inferring latch(es) for variable \"wr_req\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551866328504 "|SEA|FIFO_CONTROL:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_data fifo_control.v(108) " "Verilog HDL Always Construct warning at fifo_control.v(108): inferring latch(es) for variable \"wr_data\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551866328504 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[0\] fifo_control.v(108) " "Inferred latch for \"wr_data\[0\]\" at fifo_control.v(108)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328504 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[1\] fifo_control.v(108) " "Inferred latch for \"wr_data\[1\]\" at fifo_control.v(108)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328504 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[2\] fifo_control.v(108) " "Inferred latch for \"wr_data\[2\]\" at fifo_control.v(108)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328504 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[3\] fifo_control.v(108) " "Inferred latch for \"wr_data\[3\]\" at fifo_control.v(108)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328505 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[4\] fifo_control.v(108) " "Inferred latch for \"wr_data\[4\]\" at fifo_control.v(108)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328505 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[5\] fifo_control.v(108) " "Inferred latch for \"wr_data\[5\]\" at fifo_control.v(108)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328505 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[6\] fifo_control.v(108) " "Inferred latch for \"wr_data\[6\]\" at fifo_control.v(108)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328505 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[7\] fifo_control.v(108) " "Inferred latch for \"wr_data\[7\]\" at fifo_control.v(108)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328505 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[8\] fifo_control.v(108) " "Inferred latch for \"wr_data\[8\]\" at fifo_control.v(108)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328505 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[9\] fifo_control.v(108) " "Inferred latch for \"wr_data\[9\]\" at fifo_control.v(108)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328506 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[10\] fifo_control.v(108) " "Inferred latch for \"wr_data\[10\]\" at fifo_control.v(108)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328506 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[11\] fifo_control.v(108) " "Inferred latch for \"wr_data\[11\]\" at fifo_control.v(108)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328506 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[12\] fifo_control.v(108) " "Inferred latch for \"wr_data\[12\]\" at fifo_control.v(108)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328506 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[13\] fifo_control.v(108) " "Inferred latch for \"wr_data\[13\]\" at fifo_control.v(108)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328506 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[14\] fifo_control.v(108) " "Inferred latch for \"wr_data\[14\]\" at fifo_control.v(108)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328506 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[15\] fifo_control.v(108) " "Inferred latch for \"wr_data\[15\]\" at fifo_control.v(108)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328506 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_req fifo_control.v(108) " "Inferred latch for \"wr_req\" at fifo_control.v(108)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328506 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_out\[0\] fifo_control.v(64) " "Inferred latch for \"db_out\[0\]\" at fifo_control.v(64)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328507 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_out\[1\] fifo_control.v(64) " "Inferred latch for \"db_out\[1\]\" at fifo_control.v(64)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328507 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_out\[2\] fifo_control.v(64) " "Inferred latch for \"db_out\[2\]\" at fifo_control.v(64)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328507 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_out\[3\] fifo_control.v(64) " "Inferred latch for \"db_out\[3\]\" at fifo_control.v(64)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328507 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_out\[4\] fifo_control.v(64) " "Inferred latch for \"db_out\[4\]\" at fifo_control.v(64)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328507 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_out\[5\] fifo_control.v(64) " "Inferred latch for \"db_out\[5\]\" at fifo_control.v(64)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328507 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_out\[6\] fifo_control.v(64) " "Inferred latch for \"db_out\[6\]\" at fifo_control.v(64)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328507 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_out\[7\] fifo_control.v(64) " "Inferred latch for \"db_out\[7\]\" at fifo_control.v(64)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328507 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_out\[8\] fifo_control.v(64) " "Inferred latch for \"db_out\[8\]\" at fifo_control.v(64)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328507 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_out\[9\] fifo_control.v(64) " "Inferred latch for \"db_out\[9\]\" at fifo_control.v(64)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328507 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_out\[10\] fifo_control.v(64) " "Inferred latch for \"db_out\[10\]\" at fifo_control.v(64)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328507 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_out\[11\] fifo_control.v(64) " "Inferred latch for \"db_out\[11\]\" at fifo_control.v(64)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328507 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_out\[12\] fifo_control.v(64) " "Inferred latch for \"db_out\[12\]\" at fifo_control.v(64)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328507 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_out\[13\] fifo_control.v(64) " "Inferred latch for \"db_out\[13\]\" at fifo_control.v(64)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328507 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_out\[14\] fifo_control.v(64) " "Inferred latch for \"db_out\[14\]\" at fifo_control.v(64)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328507 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_out\[15\] fifo_control.v(64) " "Inferred latch for \"db_out\[15\]\" at fifo_control.v(64)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328508 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs485 rs485:inst14 " "Elaborating entity \"rs485\" for hierarchy \"rs485:inst14\"" {  } { { "SEA.bdf" "inst14" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 80 1704 1904 288 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866328511 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "end_id rs485.v(66) " "Verilog HDL or VHDL warning at rs485.v(66): object \"end_id\" assigned a value but never read" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551866328534 "|SEA|rs485:inst14"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "multi_turn_data rs485.v(67) " "Verilog HDL or VHDL warning at rs485.v(67): object \"multi_turn_data\" assigned a value but never read" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551866328534 "|SEA|rs485:inst14"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error rs485.v(68) " "Verilog HDL or VHDL warning at rs485.v(68): object \"error\" assigned a value but never read" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551866328534 "|SEA|rs485:inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "startrecode rs485.v(156) " "Verilog HDL Always Construct warning at rs485.v(156): inferring latch(es) for variable \"startrecode\", which holds its previous value in one or more paths through the always construct" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551866328534 "|SEA|rs485:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "startrecode rs485.v(156) " "Inferred latch for \"startrecode\" at rs485.v(156)" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328534 "|SEA|rs485:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tama_zero\[0\]\[0\] rs485.v(108) " "Inferred latch for \"tama_zero\[0\]\[0\]\" at rs485.v(108)" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328534 "|SEA|rs485:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tama_zero\[0\]\[1\] rs485.v(108) " "Inferred latch for \"tama_zero\[0\]\[1\]\" at rs485.v(108)" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328534 "|SEA|rs485:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tama_zero\[0\]\[2\] rs485.v(108) " "Inferred latch for \"tama_zero\[0\]\[2\]\" at rs485.v(108)" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328535 "|SEA|rs485:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tama_zero\[0\]\[3\] rs485.v(108) " "Inferred latch for \"tama_zero\[0\]\[3\]\" at rs485.v(108)" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328535 "|SEA|rs485:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tama_zero\[0\]\[4\] rs485.v(108) " "Inferred latch for \"tama_zero\[0\]\[4\]\" at rs485.v(108)" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328535 "|SEA|rs485:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tama_zero\[0\]\[5\] rs485.v(108) " "Inferred latch for \"tama_zero\[0\]\[5\]\" at rs485.v(108)" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328535 "|SEA|rs485:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tama_zero\[0\]\[6\] rs485.v(108) " "Inferred latch for \"tama_zero\[0\]\[6\]\" at rs485.v(108)" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328535 "|SEA|rs485:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tama_zero\[0\]\[7\] rs485.v(108) " "Inferred latch for \"tama_zero\[0\]\[7\]\" at rs485.v(108)" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328535 "|SEA|rs485:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tama_zero\[0\]\[8\] rs485.v(108) " "Inferred latch for \"tama_zero\[0\]\[8\]\" at rs485.v(108)" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328535 "|SEA|rs485:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tama_zero\[0\]\[9\] rs485.v(108) " "Inferred latch for \"tama_zero\[0\]\[9\]\" at rs485.v(108)" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328535 "|SEA|rs485:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tama_zero\[0\]\[10\] rs485.v(108) " "Inferred latch for \"tama_zero\[0\]\[10\]\" at rs485.v(108)" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328535 "|SEA|rs485:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tama_zero\[0\]\[11\] rs485.v(108) " "Inferred latch for \"tama_zero\[0\]\[11\]\" at rs485.v(108)" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328535 "|SEA|rs485:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tama_zero\[0\]\[12\] rs485.v(108) " "Inferred latch for \"tama_zero\[0\]\[12\]\" at rs485.v(108)" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328535 "|SEA|rs485:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tama_zero\[0\]\[13\] rs485.v(108) " "Inferred latch for \"tama_zero\[0\]\[13\]\" at rs485.v(108)" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328535 "|SEA|rs485:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tama_zero\[0\]\[14\] rs485.v(108) " "Inferred latch for \"tama_zero\[0\]\[14\]\" at rs485.v(108)" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328535 "|SEA|rs485:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tama_zero\[0\]\[15\] rs485.v(108) " "Inferred latch for \"tama_zero\[0\]\[15\]\" at rs485.v(108)" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328535 "|SEA|rs485:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODE1 DECODE1:inst16 " "Elaborating entity \"DECODE1\" for hierarchy \"DECODE1:inst16\"" {  } { { "SEA.bdf" "inst16" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 560 304 432 672 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866328551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode DECODE1:inst16\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"DECODE1:inst16\|lpm_decode:LPM_DECODE_component\"" {  } { { "DECODE1.v" "LPM_DECODE_component" { Text "E:/FPGA/SEA/SEA_FPGA/DECODE1.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866328563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DECODE1:inst16\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"DECODE1:inst16\|lpm_decode:LPM_DECODE_component\"" {  } { { "DECODE1.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/DECODE1.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866328564 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DECODE1:inst16\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"DECODE1:inst16\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 4 " "Parameter \"lpm_decodes\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866328564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866328564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866328564 ""}  } { { "DECODE1.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/DECODE1.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551866328564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_9bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9bf " "Found entity 1: decode_9bf" {  } { { "db/decode_9bf.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/decode_9bf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866328665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9bf DECODE1:inst16\|lpm_decode:LPM_DECODE_component\|decode_9bf:auto_generated " "Elaborating entity \"decode_9bf\" for hierarchy \"DECODE1:inst16\|lpm_decode:LPM_DECODE_component\|decode_9bf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866328667 ""}
{ "Warning" "WSGN_SEARCH_FILE" "baudrate_ctrl.v 1 1 " "Using design file baudrate_ctrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 baudrate_ctrl " "Found entity 1: baudrate_ctrl" {  } { { "baudrate_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/baudrate_ctrl.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866328706 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1551866328706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrate_ctrl baudrate_ctrl:inst9 " "Elaborating entity \"baudrate_ctrl\" for hierarchy \"baudrate_ctrl:inst9\"" {  } { { "SEA.bdf" "inst9" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 128 1248 1416 208 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866328708 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 baudrate_ctrl.v(51) " "Verilog HDL assignment warning at baudrate_ctrl.v(51): truncated value with size 12 to match size of target (1)" {  } { { "baudrate_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/baudrate_ctrl.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551866328710 "|SEA|baudrate_ctrl:inst9"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ab_8.v(115) " "Verilog HDL information at ab_8.v(115): always construct contains both blocking and non-blocking assignments" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 115 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1551866328751 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ab_8.v 1 1 " "Using design file ab_8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AB_8 " "Found entity 1: AB_8" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866328753 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1551866328753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AB_8 AB_8:inst56 " "Elaborating entity \"AB_8\" for hierarchy \"AB_8:inst56\"" {  } { { "SEA.bdf" "inst56" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 1096 1928 2128 1336 "inst56" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866328756 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_ratio ab_8.v(72) " "Verilog HDL or VHDL warning at ab_8.v(72): object \"count_ratio\" assigned a value but never read" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551866328759 "|SEA|AB_8:inst56"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ab_8.v(129) " "Verilog HDL Case Statement information at ab_8.v(129): all case item expressions in this case statement are onehot" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1551866328759 "|SEA|AB_8:inst56"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "ab_8.v(137) " "Verilog HDL warning at ab_8.v(137): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1551866328760 "|SEA|AB_8:inst56"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zero_low ab_8.v(115) " "Verilog HDL Always Construct warning at ab_8.v(115): inferring latch(es) for variable \"zero_low\", which holds its previous value in one or more paths through the always construct" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 115 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551866328760 "|SEA|AB_8:inst56"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 16 ab_8.v(154) " "Verilog HDL assignment warning at ab_8.v(154): truncated value with size 48 to match size of target (16)" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551866328760 "|SEA|AB_8:inst56"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_low\[0\] ab_8.v(128) " "Inferred latch for \"zero_low\[0\]\" at ab_8.v(128)" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328760 "|SEA|AB_8:inst56"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_low\[1\] ab_8.v(128) " "Inferred latch for \"zero_low\[1\]\" at ab_8.v(128)" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328760 "|SEA|AB_8:inst56"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_low\[2\] ab_8.v(128) " "Inferred latch for \"zero_low\[2\]\" at ab_8.v(128)" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328760 "|SEA|AB_8:inst56"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_low\[3\] ab_8.v(128) " "Inferred latch for \"zero_low\[3\]\" at ab_8.v(128)" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328760 "|SEA|AB_8:inst56"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_low\[4\] ab_8.v(128) " "Inferred latch for \"zero_low\[4\]\" at ab_8.v(128)" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328760 "|SEA|AB_8:inst56"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_low\[5\] ab_8.v(128) " "Inferred latch for \"zero_low\[5\]\" at ab_8.v(128)" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328760 "|SEA|AB_8:inst56"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_low\[6\] ab_8.v(128) " "Inferred latch for \"zero_low\[6\]\" at ab_8.v(128)" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328760 "|SEA|AB_8:inst56"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_low\[7\] ab_8.v(128) " "Inferred latch for \"zero_low\[7\]\" at ab_8.v(128)" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328760 "|SEA|AB_8:inst56"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_low\[8\] ab_8.v(128) " "Inferred latch for \"zero_low\[8\]\" at ab_8.v(128)" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328761 "|SEA|AB_8:inst56"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_low\[9\] ab_8.v(128) " "Inferred latch for \"zero_low\[9\]\" at ab_8.v(128)" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328761 "|SEA|AB_8:inst56"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_low\[10\] ab_8.v(128) " "Inferred latch for \"zero_low\[10\]\" at ab_8.v(128)" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328761 "|SEA|AB_8:inst56"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_low\[11\] ab_8.v(128) " "Inferred latch for \"zero_low\[11\]\" at ab_8.v(128)" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328762 "|SEA|AB_8:inst56"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_low\[12\] ab_8.v(128) " "Inferred latch for \"zero_low\[12\]\" at ab_8.v(128)" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328762 "|SEA|AB_8:inst56"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_low\[13\] ab_8.v(128) " "Inferred latch for \"zero_low\[13\]\" at ab_8.v(128)" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328762 "|SEA|AB_8:inst56"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_low\[14\] ab_8.v(128) " "Inferred latch for \"zero_low\[14\]\" at ab_8.v(128)" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328763 "|SEA|AB_8:inst56"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_low\[15\] ab_8.v(128) " "Inferred latch for \"zero_low\[15\]\" at ab_8.v(128)" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866328763 "|SEA|AB_8:inst56"}
{ "Warning" "WSGN_SEARCH_FILE" "spi_ctrl.v 1 1 " "Using design file spi_ctrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 spi_ctrl " "Found entity 1: spi_ctrl" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866328819 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1551866328819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_ctrl spi_ctrl:inst18 " "Elaborating entity \"spi_ctrl\" for hierarchy \"spi_ctrl:inst18\"" {  } { { "SEA.bdf" "inst18" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 840 1712 1888 1016 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866328820 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[0\] " "Synthesized away node \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_ak61.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf" 40 2 0 } } { "db/dcfifo_fcp1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 656 1256 1432 888 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866330126 "|SEA|fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|ram_block9a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[1\] " "Synthesized away node \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_ak61.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf" 70 2 0 } } { "db/dcfifo_fcp1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 656 1256 1432 888 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866330126 "|SEA|fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|ram_block9a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[2\] " "Synthesized away node \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_ak61.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf" 100 2 0 } } { "db/dcfifo_fcp1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 656 1256 1432 888 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866330126 "|SEA|fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|ram_block9a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[3\] " "Synthesized away node \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_ak61.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf" 130 2 0 } } { "db/dcfifo_fcp1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 656 1256 1432 888 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866330126 "|SEA|fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|ram_block9a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[4\] " "Synthesized away node \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_ak61.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf" 160 2 0 } } { "db/dcfifo_fcp1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 656 1256 1432 888 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866330126 "|SEA|fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|ram_block9a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[5\] " "Synthesized away node \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_ak61.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf" 190 2 0 } } { "db/dcfifo_fcp1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 656 1256 1432 888 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866330126 "|SEA|fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|ram_block9a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[6\] " "Synthesized away node \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_ak61.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf" 220 2 0 } } { "db/dcfifo_fcp1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 656 1256 1432 888 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866330126 "|SEA|fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|ram_block9a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[7\] " "Synthesized away node \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_ak61.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf" 250 2 0 } } { "db/dcfifo_fcp1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 656 1256 1432 888 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866330126 "|SEA|fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|ram_block9a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[8\] " "Synthesized away node \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_ak61.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf" 280 2 0 } } { "db/dcfifo_fcp1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 656 1256 1432 888 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866330126 "|SEA|fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|ram_block9a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[9\] " "Synthesized away node \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_ak61.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf" 310 2 0 } } { "db/dcfifo_fcp1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 656 1256 1432 888 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866330126 "|SEA|fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|ram_block9a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[10\] " "Synthesized away node \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_ak61.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf" 340 2 0 } } { "db/dcfifo_fcp1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 656 1256 1432 888 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866330126 "|SEA|fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|ram_block9a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[11\] " "Synthesized away node \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_ak61.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf" 370 2 0 } } { "db/dcfifo_fcp1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 656 1256 1432 888 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866330126 "|SEA|fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|ram_block9a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[12\] " "Synthesized away node \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_ak61.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf" 400 2 0 } } { "db/dcfifo_fcp1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 656 1256 1432 888 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866330126 "|SEA|fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|ram_block9a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[13\] " "Synthesized away node \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_ak61.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf" 430 2 0 } } { "db/dcfifo_fcp1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 656 1256 1432 888 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866330126 "|SEA|fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|ram_block9a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[14\] " "Synthesized away node \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_ak61.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf" 460 2 0 } } { "db/dcfifo_fcp1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 656 1256 1432 888 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866330126 "|SEA|fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|ram_block9a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[15\] " "Synthesized away node \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_ak61.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf" 490 2 0 } } { "db/dcfifo_fcp1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 656 1256 1432 888 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866330126 "|SEA|fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|ram_block9a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1551866330126 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1551866330126 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nominal_top:inst55\|delay_theta_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nominal_top:inst55\|delay_theta_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551866340195 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 100 " "Parameter TAP_DISTANCE set to 100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551866340195 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551866340195 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866340195 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1551866340195 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "nominal_top:inst55\|fixed_multiplier:inst3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nominal_top:inst55\|fixed_multiplier:inst3\|Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "Mult0" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866340198 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "AB_8:inst56\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"AB_8:inst56\|Mult0\"" {  } { { "ab_8.v" "Mult0" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 153 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866340198 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "Mult0" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866340198 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe4_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe4_1\|Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "Mult0" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866340198 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "Mult0" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866340198 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe2_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe2_1\|Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "Mult0" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866340198 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe2_2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe2_2\|Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "Mult0" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866340198 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_4\|Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "Mult0" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866340198 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_5\|Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "Mult0" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866340198 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe1_3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe1_3\|Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "Mult0" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866340198 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1551866340198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nominal_top:inst55\|altshift_taps:delay_theta_r_rtl_0 " "Elaborated megafunction instantiation \"nominal_top:inst55\|altshift_taps:delay_theta_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866340420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nominal_top:inst55\|altshift_taps:delay_theta_r_rtl_0 " "Instantiated megafunction \"nominal_top:inst55\|altshift_taps:delay_theta_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866340420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 100 " "Parameter \"TAP_DISTANCE\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866340420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866340420 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551866340420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_cnm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_cnm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_cnm " "Found entity 1: shift_taps_cnm" {  } { { "db/shift_taps_cnm.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/shift_taps_cnm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866340501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866340501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_66b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_66b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_66b1 " "Found entity 1: altsyncram_66b1" {  } { { "db/altsyncram_66b1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_66b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866340631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866340631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9rf " "Found entity 1: cntr_9rf" {  } { { "db/cntr_9rf.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/cntr_9rf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866340728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866340728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866340845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866340845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vah " "Found entity 1: cntr_vah" {  } { { "db/cntr_vah.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/cntr_vah.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866340972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866340972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nominal_top:inst55\|fixed_multiplier:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nominal_top:inst55\|fixed_multiplier:inst3\|lpm_mult:Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866341103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nominal_top:inst55\|fixed_multiplier:inst3\|lpm_mult:Mult0 " "Instantiated megafunction \"nominal_top:inst55\|fixed_multiplier:inst3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866341103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866341103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866341103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866341103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866341103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866341103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866341103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866341103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866341103 ""}  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551866341103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v8t " "Found entity 1: mult_v8t" {  } { { "db/mult_v8t.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mult_v8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866341187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866341187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AB_8:inst56\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"AB_8:inst56\|lpm_mult:Mult0\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 153 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866341238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AB_8:inst56\|lpm_mult:Mult0 " "Instantiated megafunction \"AB_8:inst56\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866341239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866341239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866341239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866341239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866341239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866341239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866341239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866341239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866341239 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 153 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551866341239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_vgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_vgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_vgt " "Found entity 1: mult_vgt" {  } { { "db/mult_vgt.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mult_vgt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866341353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866341353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866341533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0 " "Instantiated megafunction \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 25 " "Parameter \"LPM_WIDTHA\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866341534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866341534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866341534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866341534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866341534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866341534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866341534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866341534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866341534 ""}  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551866341534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_8at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_8at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_8at " "Found entity 1: mult_8at" {  } { { "db/mult_8at.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mult_8at.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866341847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866341847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe4_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe4_1\|lpm_mult:Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866342053 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe4_1\|lpm_mult:Mult0 " "Instantiated megafunction \"nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe4_1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 27 " "Parameter \"LPM_WIDTHA\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866342053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866342053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866342053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866342053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866342053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866342053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866342053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866342053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866342053 ""}  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551866342053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_d8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_d8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_d8t " "Found entity 1: mult_d8t" {  } { { "db/mult_d8t.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mult_d8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866342237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866342237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866342407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866342407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866342407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866342407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866342407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866342407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866342407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866342407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866342407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866342407 ""}  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551866342407 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\|multcore:mult_core nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866342664 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866342788 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866342946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ckh " "Found entity 1: add_sub_ckh" {  } { { "db/add_sub_ckh.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/add_sub_ckh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866343086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866343086 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866343110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i9h " "Found entity 1: add_sub_i9h" {  } { { "db/add_sub_i9h.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/add_sub_i9h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866343243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866343243 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866343390 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866343451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gkh " "Found entity 1: add_sub_gkh" {  } { { "db/add_sub_gkh.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/add_sub_gkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866343845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866343845 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866343929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe2_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe2_1\|lpm_mult:Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866344005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe2_1\|lpm_mult:Mult0 " "Instantiated megafunction \"nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe2_1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344005 ""}  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551866344005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_58t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_58t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_58t " "Found entity 1: mult_58t" {  } { { "db/mult_58t.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mult_58t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866344189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866344189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe2_2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe2_2\|lpm_mult:Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866344335 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe2_2\|lpm_mult:Mult0 " "Instantiated megafunction \"nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe2_2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 26 " "Parameter \"LPM_WIDTHA\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344335 ""}  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551866344335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_69t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_69t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_69t " "Found entity 1: mult_69t" {  } { { "db/mult_69t.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mult_69t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866344474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866344474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_4\|lpm_mult:Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866344542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_4\|lpm_mult:Mult0 " "Instantiated megafunction \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_4\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 39 " "Parameter \"LPM_WIDTHR\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344543 ""}  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551866344543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mult_l8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866344697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866344697 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_5\|lpm_mult:Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866344766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_5\|lpm_mult:Mult0 " "Instantiated megafunction \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_5\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866344766 ""}  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551866344766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_k8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_k8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_k8t " "Found entity 1: mult_k8t" {  } { { "db/mult_k8t.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mult_k8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866344907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866344907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe1_3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe1_3\|lpm_mult:Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866345076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe1_3\|lpm_mult:Mult0 " "Instantiated megafunction \"nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe1_3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 25 " "Parameter \"LPM_WIDTHA\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866345077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866345077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866345077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866345077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866345077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866345077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866345077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866345077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866345077 ""}  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551866345077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_iat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_iat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_iat " "Found entity 1: mult_iat" {  } { { "db/mult_iat.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mult_iat.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551866345296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866345296 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1551866346839 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "382 " "Ignored 382 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "382 " "Ignored 382 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1551866347610 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1551866347610 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PULSE:inst6\|rate " "Inserted always-enabled tri-state buffer between \"PULSE:inst6\|rate\" and its non-tri-state driver." {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551866347677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PULSE:inst6\|rate " "Inserted always-enabled tri-state buffer between \"PULSE:inst6\|rate\" and its non-tri-state driver." {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551866347677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PULSE:inst6\|rate " "Inserted always-enabled tri-state buffer between \"PULSE:inst6\|rate\" and its non-tri-state driver." {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551866347677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PULSE:inst6\|rate " "Inserted always-enabled tri-state buffer between \"PULSE:inst6\|rate\" and its non-tri-state driver." {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551866347677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PULSE:inst6\|rate " "Inserted always-enabled tri-state buffer between \"PULSE:inst6\|rate\" and its non-tri-state driver." {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551866347677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PULSE:inst6\|rate " "Inserted always-enabled tri-state buffer between \"PULSE:inst6\|rate\" and its non-tri-state driver." {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551866347677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PULSE:inst6\|rate " "Inserted always-enabled tri-state buffer between \"PULSE:inst6\|rate\" and its non-tri-state driver." {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551866347677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PULSE:inst6\|rate " "Inserted always-enabled tri-state buffer between \"PULSE:inst6\|rate\" and its non-tri-state driver." {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551866347677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PULSE:inst6\|rate " "Inserted always-enabled tri-state buffer between \"PULSE:inst6\|rate\" and its non-tri-state driver." {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551866347677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PULSE:inst6\|rate " "Inserted always-enabled tri-state buffer between \"PULSE:inst6\|rate\" and its non-tri-state driver." {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551866347677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PULSE:inst6\|rate " "Inserted always-enabled tri-state buffer between \"PULSE:inst6\|rate\" and its non-tri-state driver." {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551866347677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PULSE:inst6\|rate " "Inserted always-enabled tri-state buffer between \"PULSE:inst6\|rate\" and its non-tri-state driver." {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551866347677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PULSE:inst6\|rate " "Inserted always-enabled tri-state buffer between \"PULSE:inst6\|rate\" and its non-tri-state driver." {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551866347677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PULSE:inst6\|rate " "Inserted always-enabled tri-state buffer between \"PULSE:inst6\|rate\" and its non-tri-state driver." {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551866347677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PULSE:inst6\|rate " "Inserted always-enabled tri-state buffer between \"PULSE:inst6\|rate\" and its non-tri-state driver." {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551866347677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PULSE:inst6\|rate " "Inserted always-enabled tri-state buffer between \"PULSE:inst6\|rate\" and its non-tri-state driver." {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551866347677 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1551866347677 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PULSE:inst6\|outdata\[1\] PULSE:inst6\|rate " "Removed fan-out from the always-disabled I/O buffer \"PULSE:inst6\|outdata\[1\]\" to the node \"PULSE:inst6\|rate\"" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 44 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866347722 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PULSE:inst6\|outdata\[2\] PULSE:inst6\|rate " "Removed fan-out from the always-disabled I/O buffer \"PULSE:inst6\|outdata\[2\]\" to the node \"PULSE:inst6\|rate\"" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 44 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866347722 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PULSE:inst6\|outdata\[3\] PULSE:inst6\|rate " "Removed fan-out from the always-disabled I/O buffer \"PULSE:inst6\|outdata\[3\]\" to the node \"PULSE:inst6\|rate\"" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 44 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866347722 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PULSE:inst6\|outdata\[4\] PULSE:inst6\|rate " "Removed fan-out from the always-disabled I/O buffer \"PULSE:inst6\|outdata\[4\]\" to the node \"PULSE:inst6\|rate\"" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 44 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866347722 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PULSE:inst6\|outdata\[5\] PULSE:inst6\|rate " "Removed fan-out from the always-disabled I/O buffer \"PULSE:inst6\|outdata\[5\]\" to the node \"PULSE:inst6\|rate\"" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 44 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866347722 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PULSE:inst6\|outdata\[6\] PULSE:inst6\|rate " "Removed fan-out from the always-disabled I/O buffer \"PULSE:inst6\|outdata\[6\]\" to the node \"PULSE:inst6\|rate\"" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 44 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866347722 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PULSE:inst6\|outdata\[7\] PULSE:inst6\|rate " "Removed fan-out from the always-disabled I/O buffer \"PULSE:inst6\|outdata\[7\]\" to the node \"PULSE:inst6\|rate\"" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 44 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866347722 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PULSE:inst6\|outdata\[8\] PULSE:inst6\|rate " "Removed fan-out from the always-disabled I/O buffer \"PULSE:inst6\|outdata\[8\]\" to the node \"PULSE:inst6\|rate\"" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 44 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866347722 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PULSE:inst6\|outdata\[9\] PULSE:inst6\|rate " "Removed fan-out from the always-disabled I/O buffer \"PULSE:inst6\|outdata\[9\]\" to the node \"PULSE:inst6\|rate\"" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 44 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866347722 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PULSE:inst6\|outdata\[10\] PULSE:inst6\|rate " "Removed fan-out from the always-disabled I/O buffer \"PULSE:inst6\|outdata\[10\]\" to the node \"PULSE:inst6\|rate\"" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 44 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866347722 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PULSE:inst6\|outdata\[11\] PULSE:inst6\|rate " "Removed fan-out from the always-disabled I/O buffer \"PULSE:inst6\|outdata\[11\]\" to the node \"PULSE:inst6\|rate\"" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 44 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866347722 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PULSE:inst6\|outdata\[12\] PULSE:inst6\|rate " "Removed fan-out from the always-disabled I/O buffer \"PULSE:inst6\|outdata\[12\]\" to the node \"PULSE:inst6\|rate\"" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 44 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866347722 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PULSE:inst6\|outdata\[13\] PULSE:inst6\|rate " "Removed fan-out from the always-disabled I/O buffer \"PULSE:inst6\|outdata\[13\]\" to the node \"PULSE:inst6\|rate\"" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 44 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866347722 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PULSE:inst6\|outdata\[14\] PULSE:inst6\|rate " "Removed fan-out from the always-disabled I/O buffer \"PULSE:inst6\|outdata\[14\]\" to the node \"PULSE:inst6\|rate\"" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 44 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866347722 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PULSE:inst6\|outdata\[15\] PULSE:inst6\|rate " "Removed fan-out from the always-disabled I/O buffer \"PULSE:inst6\|outdata\[15\]\" to the node \"PULSE:inst6\|rate\"" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 44 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866347722 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PULSE:inst6\|outdata\[0\] PULSE:inst6\|rate " "Removed fan-out from the always-disabled I/O buffer \"PULSE:inst6\|outdata\[0\]\" to the node \"PULSE:inst6\|rate\"" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 44 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866347722 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FIFO_CONTROL:inst12\|data\[15\] FSMC_DATA\[15\] " "Removed fan-out from the always-disabled I/O buffer \"FIFO_CONTROL:inst12\|data\[15\]\" to the node \"FSMC_DATA\[15\]\"" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866347722 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FIFO_CONTROL:inst12\|data\[14\] FSMC_DATA\[14\] " "Removed fan-out from the always-disabled I/O buffer \"FIFO_CONTROL:inst12\|data\[14\]\" to the node \"FSMC_DATA\[14\]\"" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866347722 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FIFO_CONTROL:inst12\|data\[13\] FSMC_DATA\[13\] " "Removed fan-out from the always-disabled I/O buffer \"FIFO_CONTROL:inst12\|data\[13\]\" to the node \"FSMC_DATA\[13\]\"" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866347722 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FIFO_CONTROL:inst12\|data\[12\] FSMC_DATA\[12\] " "Removed fan-out from the always-disabled I/O buffer \"FIFO_CONTROL:inst12\|data\[12\]\" to the node \"FSMC_DATA\[12\]\"" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866347722 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FIFO_CONTROL:inst12\|data\[11\] FSMC_DATA\[11\] " "Removed fan-out from the always-disabled I/O buffer \"FIFO_CONTROL:inst12\|data\[11\]\" to the node \"FSMC_DATA\[11\]\"" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866347722 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FIFO_CONTROL:inst12\|data\[10\] FSMC_DATA\[10\] " "Removed fan-out from the always-disabled I/O buffer \"FIFO_CONTROL:inst12\|data\[10\]\" to the node \"FSMC_DATA\[10\]\"" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866347722 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FIFO_CONTROL:inst12\|data\[9\] FSMC_DATA\[9\] " "Removed fan-out from the always-disabled I/O buffer \"FIFO_CONTROL:inst12\|data\[9\]\" to the node \"FSMC_DATA\[9\]\"" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866347722 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FIFO_CONTROL:inst12\|data\[8\] FSMC_DATA\[8\] " "Removed fan-out from the always-disabled I/O buffer \"FIFO_CONTROL:inst12\|data\[8\]\" to the node \"FSMC_DATA\[8\]\"" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866347722 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FIFO_CONTROL:inst12\|data\[7\] FSMC_DATA\[7\] " "Removed fan-out from the always-disabled I/O buffer \"FIFO_CONTROL:inst12\|data\[7\]\" to the node \"FSMC_DATA\[7\]\"" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866347722 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FIFO_CONTROL:inst12\|data\[6\] FSMC_DATA\[6\] " "Removed fan-out from the always-disabled I/O buffer \"FIFO_CONTROL:inst12\|data\[6\]\" to the node \"FSMC_DATA\[6\]\"" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866347722 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FIFO_CONTROL:inst12\|data\[5\] FSMC_DATA\[5\] " "Removed fan-out from the always-disabled I/O buffer \"FIFO_CONTROL:inst12\|data\[5\]\" to the node \"FSMC_DATA\[5\]\"" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866347722 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FIFO_CONTROL:inst12\|data\[4\] FSMC_DATA\[4\] " "Removed fan-out from the always-disabled I/O buffer \"FIFO_CONTROL:inst12\|data\[4\]\" to the node \"FSMC_DATA\[4\]\"" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866347722 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FIFO_CONTROL:inst12\|data\[3\] FSMC_DATA\[3\] " "Removed fan-out from the always-disabled I/O buffer \"FIFO_CONTROL:inst12\|data\[3\]\" to the node \"FSMC_DATA\[3\]\"" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866347722 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FIFO_CONTROL:inst12\|data\[2\] FSMC_DATA\[2\] " "Removed fan-out from the always-disabled I/O buffer \"FIFO_CONTROL:inst12\|data\[2\]\" to the node \"FSMC_DATA\[2\]\"" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866347722 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FIFO_CONTROL:inst12\|data\[1\] FSMC_DATA\[1\] " "Removed fan-out from the always-disabled I/O buffer \"FIFO_CONTROL:inst12\|data\[1\]\" to the node \"FSMC_DATA\[1\]\"" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866347722 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FIFO_CONTROL:inst12\|data\[0\] FSMC_DATA\[0\] " "Removed fan-out from the always-disabled I/O buffer \"FIFO_CONTROL:inst12\|data\[0\]\" to the node \"FSMC_DATA\[0\]\"" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866347722 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1551866347722 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs485:inst14\|db\[9\] nominal_top:inst55\|lowdata\[9\] " "Converted the fan-out from the tri-state buffer \"rs485:inst14\|db\[9\]\" to the node \"nominal_top:inst55\|lowdata\[9\]\" into an OR gate" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1551866347741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs485:inst14\|db\[8\] nominal_top:inst55\|lowdata\[8\] " "Converted the fan-out from the tri-state buffer \"rs485:inst14\|db\[8\]\" to the node \"nominal_top:inst55\|lowdata\[8\]\" into an OR gate" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1551866347741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs485:inst14\|db\[7\] nominal_top:inst55\|lowdata\[7\] " "Converted the fan-out from the tri-state buffer \"rs485:inst14\|db\[7\]\" to the node \"nominal_top:inst55\|lowdata\[7\]\" into an OR gate" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1551866347741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs485:inst14\|db\[6\] nominal_top:inst55\|lowdata\[6\] " "Converted the fan-out from the tri-state buffer \"rs485:inst14\|db\[6\]\" to the node \"nominal_top:inst55\|lowdata\[6\]\" into an OR gate" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1551866347741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs485:inst14\|db\[5\] nominal_top:inst55\|lowdata\[5\] " "Converted the fan-out from the tri-state buffer \"rs485:inst14\|db\[5\]\" to the node \"nominal_top:inst55\|lowdata\[5\]\" into an OR gate" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1551866347741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs485:inst14\|db\[4\] nominal_top:inst55\|lowdata\[4\] " "Converted the fan-out from the tri-state buffer \"rs485:inst14\|db\[4\]\" to the node \"nominal_top:inst55\|lowdata\[4\]\" into an OR gate" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1551866347741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs485:inst14\|db\[3\] nominal_top:inst55\|lowdata\[3\] " "Converted the fan-out from the tri-state buffer \"rs485:inst14\|db\[3\]\" to the node \"nominal_top:inst55\|lowdata\[3\]\" into an OR gate" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1551866347741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs485:inst14\|db\[2\] nominal_top:inst55\|lowdata\[2\] " "Converted the fan-out from the tri-state buffer \"rs485:inst14\|db\[2\]\" to the node \"nominal_top:inst55\|lowdata\[2\]\" into an OR gate" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1551866347741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs485:inst14\|db\[1\] nominal_top:inst55\|lowdata\[1\] " "Converted the fan-out from the tri-state buffer \"rs485:inst14\|db\[1\]\" to the node \"nominal_top:inst55\|lowdata\[1\]\" into an OR gate" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1551866347741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs485:inst14\|db\[0\] nominal_top:inst55\|lowdata\[0\] " "Converted the fan-out from the tri-state buffer \"rs485:inst14\|db\[0\]\" to the node \"nominal_top:inst55\|lowdata\[0\]\" into an OR gate" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1551866347741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs485:inst14\|db\[13\] nominal_top:inst55\|lowdata\[13\] " "Converted the fan-out from the tri-state buffer \"rs485:inst14\|db\[13\]\" to the node \"nominal_top:inst55\|lowdata\[13\]\" into an OR gate" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1551866347741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs485:inst14\|db\[12\] nominal_top:inst55\|lowdata\[12\] " "Converted the fan-out from the tri-state buffer \"rs485:inst14\|db\[12\]\" to the node \"nominal_top:inst55\|lowdata\[12\]\" into an OR gate" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1551866347741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs485:inst14\|db\[11\] nominal_top:inst55\|lowdata\[11\] " "Converted the fan-out from the tri-state buffer \"rs485:inst14\|db\[11\]\" to the node \"nominal_top:inst55\|lowdata\[11\]\" into an OR gate" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1551866347741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs485:inst14\|db\[10\] nominal_top:inst55\|lowdata\[10\] " "Converted the fan-out from the tri-state buffer \"rs485:inst14\|db\[10\]\" to the node \"nominal_top:inst55\|lowdata\[10\]\" into an OR gate" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1551866347741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs485:inst14\|db\[15\] nominal_top:inst55\|lowdata\[15\] " "Converted the fan-out from the tri-state buffer \"rs485:inst14\|db\[15\]\" to the node \"nominal_top:inst55\|lowdata\[15\]\" into an OR gate" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1551866347741 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs485:inst14\|db\[14\] nominal_top:inst55\|lowdata\[14\] " "Converted the fan-out from the tri-state buffer \"rs485:inst14\|db\[14\]\" to the node \"nominal_top:inst55\|lowdata\[14\]\" into an OR gate" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1551866347741 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1551866347741 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "nominal_top:inst55\|start nominal_top:inst55\|pul_enable_out " "Duplicate LATCH primitive \"nominal_top:inst55\|start\" merged with LATCH primitive \"nominal_top:inst55\|pul_enable_out\"" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 134 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1551866347747 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1551866347747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nominal_top:inst55\|pul_enable_out " "Latch nominal_top:inst55\|pul_enable_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nominal_top:inst55\|Equal4~synth " "Ports D and ENA on the latch are fed by the same signal nominal_top:inst55\|Equal4~synth" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 527 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551866347752 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551866347752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nominal_top:inst55\|rdfifobegin " "Latch nominal_top:inst55\|rdfifobegin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nominal_top:inst55\|Equal4~synth " "Ports D and ENA on the latch are fed by the same signal nominal_top:inst55\|Equal4~synth" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 527 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551866347752 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 135 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551866347752 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 106 -1 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } } { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 288 -1 0 } } { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 88 -1 0 } } { "db/shift_taps_cnm.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/shift_taps_cnm.tdf" 38 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1551866347778 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1551866347779 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "nominal_top:inst55\|stop_cnt\[7\] nominal_top:inst55\|stop_cnt\[7\]~_emulated nominal_top:inst55\|stop_cnt\[7\]~1 " "Register \"nominal_top:inst55\|stop_cnt\[7\]\" is converted into an equivalent circuit using register \"nominal_top:inst55\|stop_cnt\[7\]~_emulated\" and latch \"nominal_top:inst55\|stop_cnt\[7\]~1\"" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|nominal_top:inst55|stop_cnt[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "nominal_top:inst55\|stop_cnt\[6\] nominal_top:inst55\|stop_cnt\[6\]~_emulated nominal_top:inst55\|stop_cnt\[6\]~5 " "Register \"nominal_top:inst55\|stop_cnt\[6\]\" is converted into an equivalent circuit using register \"nominal_top:inst55\|stop_cnt\[6\]~_emulated\" and latch \"nominal_top:inst55\|stop_cnt\[6\]~5\"" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|nominal_top:inst55|stop_cnt[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "nominal_top:inst55\|stop_cnt\[4\] nominal_top:inst55\|stop_cnt\[4\]~_emulated nominal_top:inst55\|stop_cnt\[4\]~9 " "Register \"nominal_top:inst55\|stop_cnt\[4\]\" is converted into an equivalent circuit using register \"nominal_top:inst55\|stop_cnt\[4\]~_emulated\" and latch \"nominal_top:inst55\|stop_cnt\[4\]~9\"" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|nominal_top:inst55|stop_cnt[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "nominal_top:inst55\|stop_cnt\[3\] nominal_top:inst55\|stop_cnt\[3\]~_emulated nominal_top:inst55\|stop_cnt\[3\]~13 " "Register \"nominal_top:inst55\|stop_cnt\[3\]\" is converted into an equivalent circuit using register \"nominal_top:inst55\|stop_cnt\[3\]~_emulated\" and latch \"nominal_top:inst55\|stop_cnt\[3\]~13\"" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|nominal_top:inst55|stop_cnt[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "nominal_top:inst55\|stop_cnt\[2\] nominal_top:inst55\|stop_cnt\[2\]~_emulated nominal_top:inst55\|stop_cnt\[2\]~17 " "Register \"nominal_top:inst55\|stop_cnt\[2\]\" is converted into an equivalent circuit using register \"nominal_top:inst55\|stop_cnt\[2\]~_emulated\" and latch \"nominal_top:inst55\|stop_cnt\[2\]~17\"" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|nominal_top:inst55|stop_cnt[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "nominal_top:inst55\|stop_cnt\[1\] nominal_top:inst55\|stop_cnt\[1\]~_emulated nominal_top:inst55\|stop_cnt\[1\]~21 " "Register \"nominal_top:inst55\|stop_cnt\[1\]\" is converted into an equivalent circuit using register \"nominal_top:inst55\|stop_cnt\[1\]~_emulated\" and latch \"nominal_top:inst55\|stop_cnt\[1\]~21\"" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|nominal_top:inst55|stop_cnt[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "nominal_top:inst55\|stop_cnt\[5\] nominal_top:inst55\|stop_cnt\[5\]~_emulated nominal_top:inst55\|stop_cnt\[5\]~25 " "Register \"nominal_top:inst55\|stop_cnt\[5\]\" is converted into an equivalent circuit using register \"nominal_top:inst55\|stop_cnt\[5\]~_emulated\" and latch \"nominal_top:inst55\|stop_cnt\[5\]~25\"" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|nominal_top:inst55|stop_cnt[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "nominal_top:inst55\|stop_cnt\[0\] nominal_top:inst55\|stop_cnt\[0\]~_emulated nominal_top:inst55\|stop_cnt\[0\]~29 " "Register \"nominal_top:inst55\|stop_cnt\[0\]\" is converted into an equivalent circuit using register \"nominal_top:inst55\|stop_cnt\[0\]~_emulated\" and latch \"nominal_top:inst55\|stop_cnt\[0\]~29\"" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|nominal_top:inst55|stop_cnt[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[18\] AB_8:inst56\|count_raw\[18\]~_emulated AB_8:inst56\|count_raw\[18\]~1 " "Register \"AB_8:inst56\|count_raw\[18\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[18\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[18\]~1\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|AB_8:inst56|count_raw[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[19\] AB_8:inst56\|count_raw\[19\]~_emulated AB_8:inst56\|count_raw\[19\]~6 " "Register \"AB_8:inst56\|count_raw\[19\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[19\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[19\]~6\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|AB_8:inst56|count_raw[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[20\] AB_8:inst56\|count_raw\[20\]~_emulated AB_8:inst56\|count_raw\[20\]~11 " "Register \"AB_8:inst56\|count_raw\[20\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[20\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[20\]~11\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|AB_8:inst56|count_raw[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[21\] AB_8:inst56\|count_raw\[21\]~_emulated AB_8:inst56\|count_raw\[21\]~16 " "Register \"AB_8:inst56\|count_raw\[21\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[21\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[21\]~16\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|AB_8:inst56|count_raw[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[22\] AB_8:inst56\|count_raw\[22\]~_emulated AB_8:inst56\|count_raw\[22\]~21 " "Register \"AB_8:inst56\|count_raw\[22\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[22\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[22\]~21\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|AB_8:inst56|count_raw[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[23\] AB_8:inst56\|count_raw\[23\]~_emulated AB_8:inst56\|count_raw\[23\]~26 " "Register \"AB_8:inst56\|count_raw\[23\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[23\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[23\]~26\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|AB_8:inst56|count_raw[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[24\] AB_8:inst56\|count_raw\[24\]~_emulated AB_8:inst56\|count_raw\[24\]~31 " "Register \"AB_8:inst56\|count_raw\[24\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[24\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[24\]~31\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|AB_8:inst56|count_raw[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[25\] AB_8:inst56\|count_raw\[25\]~_emulated AB_8:inst56\|count_raw\[25\]~36 " "Register \"AB_8:inst56\|count_raw\[25\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[25\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[25\]~36\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|AB_8:inst56|count_raw[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[26\] AB_8:inst56\|count_raw\[26\]~_emulated AB_8:inst56\|count_raw\[26\]~41 " "Register \"AB_8:inst56\|count_raw\[26\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[26\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[26\]~41\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|AB_8:inst56|count_raw[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[27\] AB_8:inst56\|count_raw\[27\]~_emulated AB_8:inst56\|count_raw\[27\]~46 " "Register \"AB_8:inst56\|count_raw\[27\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[27\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[27\]~46\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|AB_8:inst56|count_raw[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[28\] AB_8:inst56\|count_raw\[28\]~_emulated AB_8:inst56\|count_raw\[28\]~51 " "Register \"AB_8:inst56\|count_raw\[28\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[28\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[28\]~51\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|AB_8:inst56|count_raw[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[29\] AB_8:inst56\|count_raw\[29\]~_emulated AB_8:inst56\|count_raw\[29\]~56 " "Register \"AB_8:inst56\|count_raw\[29\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[29\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[29\]~56\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|AB_8:inst56|count_raw[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[30\] AB_8:inst56\|count_raw\[30\]~_emulated AB_8:inst56\|count_raw\[30\]~61 " "Register \"AB_8:inst56\|count_raw\[30\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[30\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[30\]~61\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|AB_8:inst56|count_raw[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[31\] AB_8:inst56\|count_raw\[31\]~_emulated AB_8:inst56\|count_raw\[31\]~66 " "Register \"AB_8:inst56\|count_raw\[31\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[31\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[31\]~66\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|AB_8:inst56|count_raw[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[0\] AB_8:inst56\|count_raw\[0\]~_emulated AB_8:inst56\|count_raw\[0\]~71 " "Register \"AB_8:inst56\|count_raw\[0\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[0\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[0\]~71\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|AB_8:inst56|count_raw[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[1\] AB_8:inst56\|count_raw\[1\]~_emulated AB_8:inst56\|count_raw\[1\]~76 " "Register \"AB_8:inst56\|count_raw\[1\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[1\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[1\]~76\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|AB_8:inst56|count_raw[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[2\] AB_8:inst56\|count_raw\[2\]~_emulated AB_8:inst56\|count_raw\[2\]~81 " "Register \"AB_8:inst56\|count_raw\[2\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[2\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[2\]~81\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|AB_8:inst56|count_raw[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[3\] AB_8:inst56\|count_raw\[3\]~_emulated AB_8:inst56\|count_raw\[3\]~86 " "Register \"AB_8:inst56\|count_raw\[3\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[3\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[3\]~86\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|AB_8:inst56|count_raw[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[4\] AB_8:inst56\|count_raw\[4\]~_emulated AB_8:inst56\|count_raw\[4\]~91 " "Register \"AB_8:inst56\|count_raw\[4\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[4\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[4\]~91\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|AB_8:inst56|count_raw[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[5\] AB_8:inst56\|count_raw\[5\]~_emulated AB_8:inst56\|count_raw\[5\]~96 " "Register \"AB_8:inst56\|count_raw\[5\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[5\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[5\]~96\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|AB_8:inst56|count_raw[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[6\] AB_8:inst56\|count_raw\[6\]~_emulated AB_8:inst56\|count_raw\[6\]~101 " "Register \"AB_8:inst56\|count_raw\[6\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[6\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[6\]~101\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|AB_8:inst56|count_raw[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[7\] AB_8:inst56\|count_raw\[7\]~_emulated AB_8:inst56\|count_raw\[7\]~106 " "Register \"AB_8:inst56\|count_raw\[7\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[7\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[7\]~106\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|AB_8:inst56|count_raw[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[8\] AB_8:inst56\|count_raw\[8\]~_emulated AB_8:inst56\|count_raw\[8\]~111 " "Register \"AB_8:inst56\|count_raw\[8\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[8\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[8\]~111\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|AB_8:inst56|count_raw[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[9\] AB_8:inst56\|count_raw\[9\]~_emulated AB_8:inst56\|count_raw\[9\]~116 " "Register \"AB_8:inst56\|count_raw\[9\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[9\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[9\]~116\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|AB_8:inst56|count_raw[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[10\] AB_8:inst56\|count_raw\[10\]~_emulated AB_8:inst56\|count_raw\[10\]~121 " "Register \"AB_8:inst56\|count_raw\[10\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[10\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[10\]~121\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|AB_8:inst56|count_raw[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[11\] AB_8:inst56\|count_raw\[11\]~_emulated AB_8:inst56\|count_raw\[11\]~126 " "Register \"AB_8:inst56\|count_raw\[11\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[11\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[11\]~126\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|AB_8:inst56|count_raw[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[12\] AB_8:inst56\|count_raw\[12\]~_emulated AB_8:inst56\|count_raw\[12\]~131 " "Register \"AB_8:inst56\|count_raw\[12\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[12\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[12\]~131\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|AB_8:inst56|count_raw[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[13\] AB_8:inst56\|count_raw\[13\]~_emulated AB_8:inst56\|count_raw\[13\]~136 " "Register \"AB_8:inst56\|count_raw\[13\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[13\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[13\]~136\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|AB_8:inst56|count_raw[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[14\] AB_8:inst56\|count_raw\[14\]~_emulated AB_8:inst56\|count_raw\[14\]~141 " "Register \"AB_8:inst56\|count_raw\[14\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[14\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[14\]~141\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|AB_8:inst56|count_raw[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[15\] AB_8:inst56\|count_raw\[15\]~_emulated AB_8:inst56\|count_raw\[15\]~146 " "Register \"AB_8:inst56\|count_raw\[15\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[15\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[15\]~146\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|AB_8:inst56|count_raw[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[16\] AB_8:inst56\|count_raw\[16\]~_emulated AB_8:inst56\|count_raw\[16\]~151 " "Register \"AB_8:inst56\|count_raw\[16\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[16\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[16\]~151\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|AB_8:inst56|count_raw[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[17\] AB_8:inst56\|count_raw\[17\]~_emulated AB_8:inst56\|count_raw\[17\]~156 " "Register \"AB_8:inst56\|count_raw\[17\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[17\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[17\]~156\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551866347784 "|SEA|AB_8:inst56|count_raw[17]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1551866347784 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1551866353739 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_ctrl:inst18\|db_out\[15\]~en High " "Register spi_ctrl:inst18\|db_out\[15\]~en will power up to High" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 88 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551866354437 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_ctrl:inst18\|db_out\[14\]~en High " "Register spi_ctrl:inst18\|db_out\[14\]~en will power up to High" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 88 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551866354437 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_ctrl:inst18\|db_out\[13\]~en High " "Register spi_ctrl:inst18\|db_out\[13\]~en will power up to High" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 88 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551866354437 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_ctrl:inst18\|db_out\[12\]~en High " "Register spi_ctrl:inst18\|db_out\[12\]~en will power up to High" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 88 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551866354437 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_ctrl:inst18\|db_out\[11\]~en High " "Register spi_ctrl:inst18\|db_out\[11\]~en will power up to High" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 88 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551866354437 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_ctrl:inst18\|db_out\[10\]~en High " "Register spi_ctrl:inst18\|db_out\[10\]~en will power up to High" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 88 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551866354437 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_ctrl:inst18\|db_out\[9\]~en High " "Register spi_ctrl:inst18\|db_out\[9\]~en will power up to High" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 88 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551866354437 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_ctrl:inst18\|db_out\[8\]~en High " "Register spi_ctrl:inst18\|db_out\[8\]~en will power up to High" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 88 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551866354437 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_ctrl:inst18\|db_out\[7\]~en High " "Register spi_ctrl:inst18\|db_out\[7\]~en will power up to High" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 88 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551866354437 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_ctrl:inst18\|db_out\[6\]~en High " "Register spi_ctrl:inst18\|db_out\[6\]~en will power up to High" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 88 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551866354437 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_ctrl:inst18\|db_out\[5\]~en High " "Register spi_ctrl:inst18\|db_out\[5\]~en will power up to High" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 88 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551866354437 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_ctrl:inst18\|db_out\[4\]~en High " "Register spi_ctrl:inst18\|db_out\[4\]~en will power up to High" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 88 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551866354437 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_ctrl:inst18\|db_out\[3\]~en High " "Register spi_ctrl:inst18\|db_out\[3\]~en will power up to High" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 88 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551866354437 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_ctrl:inst18\|db_out\[2\]~en High " "Register spi_ctrl:inst18\|db_out\[2\]~en will power up to High" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 88 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551866354437 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_ctrl:inst18\|db_out\[1\]~en High " "Register spi_ctrl:inst18\|db_out\[1\]~en will power up to High" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 88 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551866354437 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_ctrl:inst18\|db_out\[0\]~en High " "Register spi_ctrl:inst18\|db_out\[0\]~en will power up to High" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 88 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551866354437 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1551866354437 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "50 " "50 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551866361259 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA/SEA/SEA_FPGA/output_files/SEA.map.smsg " "Generated suppressed messages file E:/FPGA/SEA/SEA_FPGA/output_files/SEA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866361784 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1551866362925 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551866362925 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FSMC_ADDR\[7\] " "No output dependent on input pin \"FSMC_ADDR\[7\]\"" {  } { { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 376 0 176 392 "FSMC_ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866363649 "|SEA|FSMC_ADDR[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG1_Z " "No output dependent on input pin \"SIG1_Z\"" {  } { { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 1416 -120 56 1432 "SIG1_Z" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866363649 "|SEA|SIG1_Z"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1551866363649 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3078 " "Implemented 3078 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1551866363651 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1551866363651 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1551866363651 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2993 " "Implemented 2993 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1551866363651 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1551866363651 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1551866363651 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "28 " "Implemented 28 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1551866363651 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1551866363651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 208 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 208 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551866363891 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 17:59:23 2019 " "Processing ended: Wed Mar 06 17:59:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551866363891 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:32 " "Elapsed time: 00:01:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551866363891 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:37 " "Total CPU time (on all processors): 00:01:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551866363891 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551866363891 ""}
