INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enoch/Git/Digital-Design-Learning/clock_divider_n_bit/clock_divider_n_bit.srcs/sources_1/new/clock_div_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enoch/Git/Digital-Design-Learning/n_bit_counter/n_bit_counter.srcs/sources_1/new/counter_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enoch/Git/Digital-Design-Learning/clock_divider_n_bit/clock_divider_n_bit.srcs/sim_1/new/clock_div_nbit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_clock_div_nbit
