#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Sat May 02 18:07:34 2020
# Process ID: 14956
# Log file: C:/Users/Superminiala/Documents/VLSI/Lab_3/vivado.log
# Journal file: C:/Users/Superminiala/Documents/VLSI/Lab_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Users\Superminiala\Documents\VLSI\Lab_3\Lab_3.xpr}
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 835.238 ; gain = 26.375
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_TB_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_TB.prj   xil_defaultlib.FIR_TB"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_TB_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_TB.prj xil_defaultlib.FIR_TB 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MAC.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_para_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.Control_Unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mlab_ram [\mlab_ram(8)\]
Compiling architecture behavioral of entity xil_defaultlib.mlab_rom [\mlab_rom(8)\]
Compiling architecture behavioral of entity xil_defaultlib.MAC [\MAC(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.FIR [\FIR(8,8,8)\]
Compiling architecture testbench of entity xil_defaultlib.fir_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot FIR_TB_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "FIR_TB_behav -key {Behavioral:sim_1:Functional:FIR_TB} -tclbatch {FIR_TB.tcl} -log {FIR_TB_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 0 ps  Iteration: 0  Process: /FIR_TB/UUT/ROM/line__29  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_rom.vhd
Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
Time: 0 ps  Iteration: 0  Process: /FIR_TB/UUT/ROM/line__29  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_rom.vhd
Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
Time: 50 ps  Iteration: 1  Process: /FIR_TB/UUT/RAM/line__26  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'FIR_TB_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 867.219 ; gain = 8.531
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 0 ps  Iteration: 0  Process: /FIR_TB/UUT/ROM/line__29  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_rom.vhd
Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
Time: 0 ps  Iteration: 0  Process: /FIR_TB/UUT/ROM/line__29  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_rom.vhd
Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
Time: 50 ps  Iteration: 1  Process: /FIR_TB/UUT/RAM/line__26  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_TB_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_TB.prj   xil_defaultlib.FIR_TB"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_TB_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_TB.prj xil_defaultlib.FIR_TB 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MAC.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_para_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.Control_Unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mlab_ram [\mlab_ram(8)\]
Compiling architecture behavioral of entity xil_defaultlib.mlab_rom [\mlab_rom(8)\]
Compiling architecture behavioral of entity xil_defaultlib.MAC [\MAC(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.FIR [\FIR(8,8,8)\]
Compiling architecture testbench of entity xil_defaultlib.fir_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot FIR_TB_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "FIR_TB_behav -key {Behavioral:sim_1:Functional:FIR_TB} -tclbatch {FIR_TB.tcl} -log {FIR_TB_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 0 ps  Iteration: 0  Process: /FIR_TB/UUT/ROM/line__29  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_rom.vhd
Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
Time: 0 ps  Iteration: 0  Process: /FIR_TB/UUT/ROM/line__29  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_rom.vhd
Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
Time: 50 ps  Iteration: 1  Process: /FIR_TB/UUT/RAM/line__26  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'FIR_TB_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 921.637 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 0 ps  Iteration: 0  Process: /FIR_TB/UUT/ROM/line__29  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_rom.vhd
Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
Time: 0 ps  Iteration: 0  Process: /FIR_TB/UUT/ROM/line__29  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_rom.vhd
Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
Time: 50 ps  Iteration: 1  Process: /FIR_TB/UUT/RAM/line__26  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top FIR_pipe [current_fileset]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1

Starting synthesis...

Using part: xc7z010clg400-1
Top: FIR_pipe
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:32 ; elapsed = 00:23:12 . Memory (MB): peak = 972.012 ; gain = 842.906
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] ceil is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:19]
ERROR: [Synth 8-2389] near integer ; type conversion expression type cannot be determined uniquely [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:19]
INFO: [Synth 8-2810] unit fir_pipe ignored due to previous errors [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:6]
ERROR: [Synth 8-1940] entity fir_pipe is not yet compiled [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:23]
ERROR: [Synth 8-1031] integer is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:26]
ERROR: [Synth 8-1031] integer is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:27]
ERROR: [Synth 8-1031] integer is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:28]
ERROR: [Synth 8-1031] std_logic_vector is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:31]
ERROR: [Synth 8-1031] std_logic_vector is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:32]
ERROR: [Synth 8-1031] std_logic is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:33]
ERROR: [Synth 8-1031] std_logic is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:34]
ERROR: [Synth 8-1031] std_logic is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:35]
ERROR: [Synth 8-1031] std_logic_vector is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:36]
ERROR: [Synth 8-1031] integer is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:41]
ERROR: [Synth 8-1031] integer is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:42]
ERROR: [Synth 8-1031] integer is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:43]
ERROR: [Synth 8-1031] std_logic_vector is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:46]
ERROR: [Synth 8-1031] std_logic_vector is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:47]
ERROR: [Synth 8-1031] std_logic is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:33 ; elapsed = 00:23:13 . Memory (MB): peak = 994.148 ; gain = 865.043
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 46)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
1 Infos, 0 Warnings, 0 Critical Warnings and 19 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1

Starting synthesis...

Using part: xc7z010clg400-1
Top: FIR_pipe
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:45 ; elapsed = 00:23:37 . Memory (MB): peak = 1003.391 ; gain = 874.285
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] ceil is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:16]
ERROR: [Synth 8-2389] near integer ; type conversion expression type cannot be determined uniquely [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:16]
INFO: [Synth 8-2810] unit add_unit ignored due to previous errors [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:6]
ERROR: [Synth 8-1940] entity add_unit is not yet compiled [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:20]
ERROR: [Synth 8-1031] y_temp is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:26]
ERROR: [Synth 8-1031] rising_edge is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:25]
ERROR: [Synth 8-1031] clk is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:46 ; elapsed = 00:23:39 . Memory (MB): peak = 1003.391 ; gain = 874.285
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 46)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
1 Infos, 0 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1

Starting synthesis...

Using part: xc7z010clg400-1
Top: FIR_pipe
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:56 ; elapsed = 00:24:06 . Memory (MB): peak = 1003.391 ; gain = 874.285
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIR_pipe' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:24]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_1' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:140]
INFO: [Synth 8-638] synthesizing module 'MUL_unit__parameterized0' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:23]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUL_unit__parameterized0' (1#1) [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:23]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_1' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:150]
INFO: [Synth 8-638] synthesizing module 'ADD_unit__parameterized0' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:21]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
ERROR: [Synth 8-690] width mismatch in assignment; target has 19 bits, source has 16 bits [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:27]
ERROR: [Synth 8-285] failed synthesizing module 'ADD_unit__parameterized0' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:21]
ERROR: [Synth 8-285] failed synthesizing module 'FIR_pipe' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:57 ; elapsed = 00:24:07 . Memory (MB): peak = 1003.391 ; gain = 874.285
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 46)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
6 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1

Starting synthesis...

Using part: xc7z010clg400-1
Top: FIR_pipe
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:05:13 ; elapsed = 00:25:07 . Memory (MB): peak = 1005.598 ; gain = 876.492
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIR_pipe' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:24]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_1' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:140]
INFO: [Synth 8-638] synthesizing module 'MUL_unit__parameterized0' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:23]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUL_unit__parameterized0' (1#1) [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:23]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_1' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:150]
INFO: [Synth 8-638] synthesizing module 'ADD_unit__parameterized0' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:21]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ADD_unit__parameterized0' (2#1) [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:21]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 16, actual width = 8 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:153]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_2' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:158]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_2' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:168]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_3' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:176]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_3' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:186]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_4' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:194]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_4' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:204]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_5' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:213]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_5' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:223]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_6' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:231]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_6' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:241]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_7' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:249]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_7' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:259]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_8' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:267]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_8' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:277]
ERROR: [Synth 8-285] failed synthesizing module 'FIR_pipe' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:15 ; elapsed = 00:25:08 . Memory (MB): peak = 1005.598 ; gain = 876.492
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 46)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
21 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1

Starting synthesis...

Using part: xc7z010clg400-1
Top: FIR_pipe
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:05:47 ; elapsed = 00:28:14 . Memory (MB): peak = 1060.742 ; gain = 931.637
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIR_pipe' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:24]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_1' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:140]
INFO: [Synth 8-638] synthesizing module 'MUL_unit__parameterized0' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:23]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUL_unit__parameterized0' (1#1) [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:23]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_1' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:150]
INFO: [Synth 8-638] synthesizing module 'ADD_unit__parameterized0' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:21]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
ERROR: [Synth 8-690] width mismatch in assignment; target has 16 bits, source has 19 bits [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:27]
ERROR: [Synth 8-285] failed synthesizing module 'ADD_unit__parameterized0' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:21]
ERROR: [Synth 8-285] failed synthesizing module 'FIR_pipe' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:48 ; elapsed = 00:28:15 . Memory (MB): peak = 1060.742 ; gain = 931.637
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 46)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
6 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1

Starting synthesis...

Using part: xc7z010clg400-1
Top: FIR_pipe
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:05:59 ; elapsed = 00:28:59 . Memory (MB): peak = 1064.910 ; gain = 935.805
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIR_pipe' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:24]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_1' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:140]
INFO: [Synth 8-638] synthesizing module 'MUL_unit__parameterized0' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:23]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUL_unit__parameterized0' (1#1) [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:23]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_1' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:150]
INFO: [Synth 8-638] synthesizing module 'ADD_unit__parameterized0' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:21]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ADD_unit__parameterized0' (2#1) [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:21]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:150]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_2' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:158]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_2' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:168]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:168]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_3' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:176]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_3' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:186]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:186]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_4' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:194]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_4' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:204]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:204]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_5' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:213]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_5' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:223]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:223]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_6' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:231]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_6' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:241]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:241]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_7' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:249]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_7' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:259]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:259]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_8' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:267]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_8' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:277]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:277]
ERROR: [Synth 8-285] failed synthesizing module 'FIR_pipe' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:00 ; elapsed = 00:29:01 . Memory (MB): peak = 1064.910 ; gain = 935.805
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 46)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
21 Infos, 0 Warnings, 0 Critical Warnings and 10 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1

Starting synthesis...

Using part: xc7z010clg400-1
Top: FIR_pipe
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:19 ; elapsed = 00:31:09 . Memory (MB): peak = 1065.875 ; gain = 936.770
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIR_pipe' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:24]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_1' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:140]
INFO: [Synth 8-638] synthesizing module 'MUL_unit__parameterized0' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:23]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUL_unit__parameterized0' (1#1) [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:23]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_1' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:150]
INFO: [Synth 8-638] synthesizing module 'ADD_unit__parameterized0' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:21]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ADD_unit__parameterized0' (2#1) [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:21]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:150]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_2' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:158]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_2' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:168]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:168]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_3' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:176]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_3' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:186]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:186]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_4' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:194]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_4' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:204]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:204]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_5' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:213]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_5' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:223]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:223]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_6' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:231]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_6' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:241]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:241]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_7' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:249]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_7' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:259]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:259]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_8' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:267]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_8' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:277]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:277]
ERROR: [Synth 8-285] failed synthesizing module 'FIR_pipe' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:20 ; elapsed = 00:31:10 . Memory (MB): peak = 1065.875 ; gain = 936.770
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 46)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
21 Infos, 0 Warnings, 0 Critical Warnings and 10 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1

Starting synthesis...

Using part: xc7z010clg400-1
Top: FIR_pipe
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:39 ; elapsed = 00:33:34 . Memory (MB): peak = 1065.875 ; gain = 936.770
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near mul_res [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:27]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:40 ; elapsed = 00:33:35 . Memory (MB): peak = 1065.875 ; gain = 936.770
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 46)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1

Starting synthesis...

Using part: xc7z010clg400-1
Top: FIR_pipe
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:47 ; elapsed = 00:33:52 . Memory (MB): peak = 1065.875 ; gain = 936.770
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIR_pipe' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:24]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_1' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:140]
INFO: [Synth 8-638] synthesizing module 'MUL_unit__parameterized0' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:23]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUL_unit__parameterized0' (1#1) [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:23]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_1' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:150]
INFO: [Synth 8-638] synthesizing module 'ADD_unit__parameterized0' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:21]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
ERROR: [Synth 8-690] width mismatch in assignment; target has 19 bits, source has 22 bits [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:27]
ERROR: [Synth 8-285] failed synthesizing module 'ADD_unit__parameterized0' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:21]
ERROR: [Synth 8-285] failed synthesizing module 'FIR_pipe' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:48 ; elapsed = 00:33:53 . Memory (MB): peak = 1065.875 ; gain = 936.770
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 46)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
6 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1

Starting synthesis...

Using part: xc7z010clg400-1
Top: FIR_pipe
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:07:03 ; elapsed = 00:36:20 . Memory (MB): peak = 1065.875 ; gain = 936.770
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIR_pipe' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:24]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_1' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:140]
INFO: [Synth 8-638] synthesizing module 'MUL_unit__parameterized0' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:23]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUL_unit__parameterized0' (1#1) [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:23]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_1' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:150]
INFO: [Synth 8-638] synthesizing module 'ADD_unit__parameterized0' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:21]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ADD_unit__parameterized0' (2#1) [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:21]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:150]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_2' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:158]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_2' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:168]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:168]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_3' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:176]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_3' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:186]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:186]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_4' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:194]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_4' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:204]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:204]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_5' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:213]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_5' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:223]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:223]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_6' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:231]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_6' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:241]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:241]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_7' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:249]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_7' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:259]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:259]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_8' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:267]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_8' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:277]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:277]
ERROR: [Synth 8-285] failed synthesizing module 'FIR_pipe' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:07:04 ; elapsed = 00:36:21 . Memory (MB): peak = 1065.875 ; gain = 936.770
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 46)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
21 Infos, 0 Warnings, 0 Critical Warnings and 10 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1

Starting synthesis...

Using part: xc7z010clg400-1
Top: FIR_pipe
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:07:42 ; elapsed = 00:40:51 . Memory (MB): peak = 1068.051 ; gain = 938.945
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIR_pipe' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:24]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_1' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:140]
INFO: [Synth 8-638] synthesizing module 'MUL_unit__parameterized0' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:23]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUL_unit__parameterized0' (1#1) [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:23]
ERROR: [Synth 8-549] port width mismatch for port 'mul_res': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:37]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_1' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:150]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_2' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:158]
ERROR: [Synth 8-549] port width mismatch for port 'mul_res': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:37]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_2' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:168]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_3' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:176]
ERROR: [Synth 8-549] port width mismatch for port 'mul_res': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:37]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_3' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:186]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_4' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:194]
ERROR: [Synth 8-549] port width mismatch for port 'mul_res': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:37]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_4' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:204]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_5' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:213]
ERROR: [Synth 8-549] port width mismatch for port 'mul_res': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:37]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_5' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:223]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_6' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:231]
ERROR: [Synth 8-549] port width mismatch for port 'mul_res': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:37]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_6' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:241]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_7' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:249]
ERROR: [Synth 8-549] port width mismatch for port 'mul_res': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:37]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_7' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:259]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_8' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:267]
ERROR: [Synth 8-549] port width mismatch for port 'mul_res': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:37]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_8' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:277]
ERROR: [Synth 8-285] failed synthesizing module 'FIR_pipe' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:07:43 ; elapsed = 00:40:52 . Memory (MB): peak = 1068.238 ; gain = 939.133
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 46)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
19 Infos, 0 Warnings, 0 Critical Warnings and 10 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1

Starting synthesis...

Using part: xc7z010clg400-1
Top: FIR_pipe
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:08:03 ; elapsed = 00:42:43 . Memory (MB): peak = 1071.102 ; gain = 941.996
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIR_pipe' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:24]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_1' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:140]
INFO: [Synth 8-638] synthesizing module 'MUL_unit__parameterized0' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:23]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUL_unit__parameterized0' (1#1) [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:23]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_1' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:150]
INFO: [Synth 8-638] synthesizing module 'ADD_unit__parameterized0' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:21]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ADD_unit__parameterized0' (2#1) [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:21]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_2' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:158]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_2' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:168]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_3' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:176]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_3' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:186]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_4' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:194]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_4' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:204]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_5' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:213]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_5' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:223]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_6' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:231]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_6' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:241]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_7' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:249]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_7' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:259]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_8' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:267]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_8' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'FIR_pipe' (3#1) [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:08:05 ; elapsed = 00:42:44 . Memory (MB): peak = 1071.973 ; gain = 942.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml

Processing XDC Constraints
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:08:22 ; elapsed = 00:42:55 . Memory (MB): peak = 1394.348 ; gain = 1265.242
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1394.348 ; gain = 323.250
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_TB_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_TB.prj   xil_defaultlib.FIR_TB"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_TB_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_TB.prj xil_defaultlib.FIR_TB 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MAC.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_pipe_tb.vhd" into library xil_defaultlib
ERROR: [VRFC 10-91] ceil is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_pipe_tb.vhd:23]
ERROR: [VRFC 10-1083] near integer ; type conversion expression type cannot be determined uniquely [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_pipe_tb.vhd:23]
ERROR: [VRFC 10-91] ceil is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_pipe_tb.vhd:35]
ERROR: [VRFC 10-1083] near integer ; type conversion expression type cannot be determined uniquely [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_pipe_tb.vhd:35]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_pipe_tb.vhd:9]
INFO: [VRFC 10-240] VHDL file C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_pipe_tb.vhd ignored due to errors
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_TB_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_TB.prj   xil_defaultlib.FIR_TB"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_TB_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_TB.prj xil_defaultlib.FIR_TB 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MAC.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_para_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.Control_Unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mlab_ram [\mlab_ram(8)\]
Compiling architecture behavioral of entity xil_defaultlib.mlab_rom [\mlab_rom(8)\]
Compiling architecture behavioral of entity xil_defaultlib.MAC [\MAC(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.FIR [\FIR(8,8,8)\]
Compiling architecture testbench of entity xil_defaultlib.fir_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot FIR_TB_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "FIR_TB_behav -key {Behavioral:sim_1:Functional:FIR_TB} -tclbatch {FIR_TB.tcl} -log {FIR_TB_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 0 ps  Iteration: 0  Process: /FIR_TB/UUT/ROM/line__29  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_rom.vhd
Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
Time: 0 ps  Iteration: 0  Process: /FIR_TB/UUT/ROM/line__29  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_rom.vhd
Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
Time: 50 ps  Iteration: 1  Process: /FIR_TB/UUT/RAM/line__26  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1458.055 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'FIR_TB_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1458.055 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 0 ps  Iteration: 0  Process: /FIR_TB/UUT/ROM/line__29  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_rom.vhd
Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
Time: 0 ps  Iteration: 0  Process: /FIR_TB/UUT/ROM/line__29  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_rom.vhd
Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
Time: 50 ps  Iteration: 1  Process: /FIR_TB/UUT/RAM/line__26  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top FIR_pipe_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_pipe_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_pipe_tb.prj   xil_defaultlib.FIR_pipe_tb"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_pipe_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_pipe_tb.prj xil_defaultlib.FIR_pipe_tb 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MAC.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_para_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.MUL_unit [\MUL_unit(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADD_unit [\ADD_unit(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.FIR_pipe [\FIR_pipe(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.fir_pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot FIR_pipe_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "FIR_pipe_tb_behav -key {Behavioral:sim_1:Functional:FIR_pipe_tb} -tclbatch {FIR_pipe_tb.tcl} -log {FIR_pipe_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 50 ps  Iteration: 1  Process: /FIR_pipe_tb/UUT/ADD_1/line__24  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1458.055 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'FIR_pipe_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1458.055 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 50 ps  Iteration: 1  Process: /FIR_pipe_tb/UUT/ADD_1/line__24  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_pipe_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_pipe_tb.prj   xil_defaultlib.FIR_pipe_tb"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_pipe_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_pipe_tb.prj xil_defaultlib.FIR_pipe_tb 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MAC.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_pipe_tb.vhd" into library xil_defaultlib
ERROR: [VRFC 10-91] valid_in1 is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_pipe_tb.vhd:82]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_pipe_tb.vhd:10]
INFO: [VRFC 10-240] VHDL file C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_pipe_tb.vhd ignored due to errors
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_pipe_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_pipe_tb.prj   xil_defaultlib.FIR_pipe_tb"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_pipe_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_pipe_tb.prj xil_defaultlib.FIR_pipe_tb 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MAC.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_para_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.MUL_unit [\MUL_unit(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADD_unit [\ADD_unit(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.FIR_pipe [\FIR_pipe(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.fir_pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot FIR_pipe_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "FIR_pipe_tb_behav -key {Behavioral:sim_1:Functional:FIR_pipe_tb} -tclbatch {FIR_pipe_tb.tcl} -log {FIR_pipe_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 50 ps  Iteration: 1  Process: /FIR_pipe_tb/UUT/ADD_1/line__24  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1464.555 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'FIR_pipe_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1464.555 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 50 ps  Iteration: 1  Process: /FIR_pipe_tb/UUT/ADD_1/line__24  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_pipe_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_pipe_tb.prj   xil_defaultlib.FIR_pipe_tb"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_pipe_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_pipe_tb.prj xil_defaultlib.FIR_pipe_tb 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MAC.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_para_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.MUL_unit [\MUL_unit(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADD_unit [\ADD_unit(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.FIR_pipe [\FIR_pipe(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.fir_pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot FIR_pipe_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "FIR_pipe_tb_behav -key {Behavioral:sim_1:Functional:FIR_pipe_tb} -tclbatch {FIR_pipe_tb.tcl} -log {FIR_pipe_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 50 ps  Iteration: 1  Process: /FIR_pipe_tb/UUT/ADD_1/line__24  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1464.555 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'FIR_pipe_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1464.555 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 50 ps  Iteration: 1  Process: /FIR_pipe_tb/UUT/ADD_1/line__24  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_pipe_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_pipe_tb.prj   xil_defaultlib.FIR_pipe_tb"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_pipe_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_pipe_tb.prj xil_defaultlib.FIR_pipe_tb 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MAC.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_para_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.MUL_unit [\MUL_unit(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADD_unit [\ADD_unit(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.FIR_pipe [\FIR_pipe(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.fir_pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot FIR_pipe_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "FIR_pipe_tb_behav -key {Behavioral:sim_1:Functional:FIR_pipe_tb} -tclbatch {FIR_pipe_tb.tcl} -log {FIR_pipe_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 50 ps  Iteration: 1  Process: /FIR_pipe_tb/UUT/ADD_1/line__24  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1471.145 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'FIR_pipe_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1471.145 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 50 ps  Iteration: 1  Process: /FIR_pipe_tb/UUT/ADD_1/line__24  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_pipe_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_pipe_tb.prj   xil_defaultlib.FIR_pipe_tb"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_pipe_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_pipe_tb.prj xil_defaultlib.FIR_pipe_tb 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MAC.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_para_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.MUL_unit [\MUL_unit(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADD_unit [\ADD_unit(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.FIR_pipe [\FIR_pipe(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.fir_pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot FIR_pipe_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "FIR_pipe_tb_behav -key {Behavioral:sim_1:Functional:FIR_pipe_tb} -tclbatch {FIR_pipe_tb.tcl} -log {FIR_pipe_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 50 ps  Iteration: 1  Process: /FIR_pipe_tb/UUT/ADD_1/line__24  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1471.145 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'FIR_pipe_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1471.145 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 50 ps  Iteration: 1  Process: /FIR_pipe_tb/UUT/ADD_1/line__24  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_pipe_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_pipe_tb.prj   xil_defaultlib.FIR_pipe_tb"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_pipe_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_pipe_tb.prj xil_defaultlib.FIR_pipe_tb 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MAC.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_para_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.MUL_unit [\MUL_unit(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADD_unit [\ADD_unit(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.FIR_pipe [\FIR_pipe(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.fir_pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot FIR_pipe_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "FIR_pipe_tb_behav -key {Behavioral:sim_1:Functional:FIR_pipe_tb} -tclbatch {FIR_pipe_tb.tcl} -log {FIR_pipe_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 50 ps  Iteration: 1  Process: /FIR_pipe_tb/UUT/ADD_1/line__24  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1471.145 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'FIR_pipe_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1471.145 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 50 ps  Iteration: 1  Process: /FIR_pipe_tb/UUT/ADD_1/line__24  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_pipe_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_pipe_tb.prj   xil_defaultlib.FIR_pipe_tb"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_pipe_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_pipe_tb.prj xil_defaultlib.FIR_pipe_tb 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MAC.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_para_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.MUL_unit [\MUL_unit(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADD_unit [\ADD_unit(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.FIR_pipe [\FIR_pipe(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.fir_pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot FIR_pipe_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "FIR_pipe_tb_behav -key {Behavioral:sim_1:Functional:FIR_pipe_tb} -tclbatch {FIR_pipe_tb.tcl} -log {FIR_pipe_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 50 ps  Iteration: 1  Process: /FIR_pipe_tb/UUT/ADD_1/line__24  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1471.145 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'FIR_pipe_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1471.145 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 50 ps  Iteration: 1  Process: /FIR_pipe_tb/UUT/ADD_1/line__24  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_pipe_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_pipe_tb.prj   xil_defaultlib.FIR_pipe_tb"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_pipe_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_pipe_tb.prj xil_defaultlib.FIR_pipe_tb 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MAC.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_para_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.MUL_unit [\MUL_unit(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADD_unit [\ADD_unit(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.FIR_pipe [\FIR_pipe(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.fir_pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot FIR_pipe_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "FIR_pipe_tb_behav -key {Behavioral:sim_1:Functional:FIR_pipe_tb} -tclbatch {FIR_pipe_tb.tcl} -log {FIR_pipe_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 50 ps  Iteration: 1  Process: /FIR_pipe_tb/UUT/ADD_1/line__24  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1471.145 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'FIR_pipe_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1471.145 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 50 ps  Iteration: 1  Process: /FIR_pipe_tb/UUT/ADD_1/line__24  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_pipe_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_pipe_tb.prj   xil_defaultlib.FIR_pipe_tb"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_pipe_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_pipe_tb.prj xil_defaultlib.FIR_pipe_tb 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MAC.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_para_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.MUL_unit [\MUL_unit(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADD_unit [\ADD_unit(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.FIR_pipe [\FIR_pipe(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.fir_pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot FIR_pipe_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "FIR_pipe_tb_behav -key {Behavioral:sim_1:Functional:FIR_pipe_tb} -tclbatch {FIR_pipe_tb.tcl} -log {FIR_pipe_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 50 ps  Iteration: 1  Process: /FIR_pipe_tb/UUT/ADD_1/line__24  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1471.145 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'FIR_pipe_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1471.145 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 50 ps  Iteration: 1  Process: /FIR_pipe_tb/UUT/ADD_1/line__24  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_pipe_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_pipe_tb.prj   xil_defaultlib.FIR_pipe_tb"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_pipe_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_pipe_tb.prj xil_defaultlib.FIR_pipe_tb 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MAC.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_pipe_tb.vhd" into library xil_defaultlib
ERROR: [VRFC 10-91] cklp is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_pipe_tb.vhd:81]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_pipe_tb.vhd:10]
INFO: [VRFC 10-240] VHDL file C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_pipe_tb.vhd ignored due to errors
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:17:17 ; elapsed = 01:26:29 . Memory (MB): peak = 1476.391 ; gain = 1347.285
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIR_pipe' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:24]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_1' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:140]
INFO: [Synth 8-638] synthesizing module 'MUL_unit__parameterized0' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:23]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUL_unit__parameterized0' (1#1) [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:23]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_1' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:150]
INFO: [Synth 8-638] synthesizing module 'ADD_unit__parameterized0' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:21]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ADD_unit__parameterized0' (2#1) [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:21]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_2' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:158]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_2' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:168]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_3' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:176]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_3' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:186]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_4' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:194]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_4' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:204]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_5' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:213]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_5' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:223]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_6' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:231]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_6' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:241]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_7' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:249]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_7' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:259]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_8' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:267]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_8' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'FIR_pipe' (3#1) [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:17:19 ; elapsed = 01:26:31 . Memory (MB): peak = 1488.535 ; gain = 1359.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

Processing XDC Constraints
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1497.609 ; gain = 26.465
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:17:50 ; elapsed = 01:28:29 . Memory (MB): peak = 1497.609 ; gain = 1368.504
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIR_pipe' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:24]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_1' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:140]
INFO: [Synth 8-638] synthesizing module 'MUL_unit__parameterized0' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:23]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUL_unit__parameterized0' (1#1) [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:23]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_1' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:150]
INFO: [Synth 8-638] synthesizing module 'ADD_unit__parameterized0' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:21]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ADD_unit__parameterized0' (2#1) [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:21]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_2' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:158]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_2' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:168]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_3' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:176]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_3' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:186]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_4' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:194]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_4' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:204]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_5' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:213]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_5' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:223]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_6' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:231]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_6' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:241]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_7' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:249]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_7' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:259]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_8' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:267]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_8' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'FIR_pipe' (3#1) [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:17:51 ; elapsed = 01:28:30 . Memory (MB): peak = 1497.609 ; gain = 1368.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

Processing XDC Constraints
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1503.129 ; gain = 5.520
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_pipe_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_pipe_tb.prj   xil_defaultlib.FIR_pipe_tb"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_pipe_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_pipe_tb.prj xil_defaultlib.FIR_pipe_tb 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MAC.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_pipe_tb.vhd" into library xil_defaultlib
ERROR: [VRFC 10-91] cklp is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_pipe_tb.vhd:81]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_pipe_tb.vhd:10]
INFO: [VRFC 10-240] VHDL file C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_pipe_tb.vhd ignored due to errors
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_pipe_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_pipe_tb.prj   xil_defaultlib.FIR_pipe_tb"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_pipe_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_pipe_tb.prj xil_defaultlib.FIR_pipe_tb 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MAC.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_para_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.MUL_unit [\MUL_unit(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADD_unit [\ADD_unit(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.FIR_pipe [\FIR_pipe(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.fir_pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot FIR_pipe_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "FIR_pipe_tb_behav -key {Behavioral:sim_1:Functional:FIR_pipe_tb} -tclbatch {FIR_pipe_tb.tcl} -log {FIR_pipe_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 50 ps  Iteration: 1  Process: /FIR_pipe_tb/UUT/ADD_1/line__24  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1503.129 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'FIR_pipe_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1503.129 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 50 ps  Iteration: 1  Process: /FIR_pipe_tb/UUT/ADD_1/line__24  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 50 ps  Iteration: 1  Process: /FIR_pipe_tb/UUT/ADD_1/line__24  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:19:57 ; elapsed = 01:38:02 . Memory (MB): peak = 1507.211 ; gain = 1378.105
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIR_pipe' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:24]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_1' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:140]
INFO: [Synth 8-638] synthesizing module 'MUL_unit__parameterized0' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:23]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUL_unit__parameterized0' (1#1) [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:23]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_1' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:150]
INFO: [Synth 8-638] synthesizing module 'ADD_unit__parameterized0' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:21]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ADD_unit__parameterized0' (2#1) [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:21]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_2' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:158]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_2' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:168]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_3' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:176]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_3' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:186]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_4' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:194]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_4' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:204]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_5' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:213]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_5' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:223]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_6' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:231]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_6' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:241]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_7' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:249]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_7' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:259]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_8' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:267]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_8' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'FIR_pipe' (3#1) [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:19:58 ; elapsed = 01:38:04 . Memory (MB): peak = 1507.211 ; gain = 1378.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

Processing XDC Constraints
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1526.063 ; gain = 18.852
close_design
set_property top FIR_paral [current_fileset]
set_property top FIR_para_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1

Starting synthesis...

Using part: xc7z010clg400-1
Top: FIR_paral
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:20:37 ; elapsed = 01:38:57 . Memory (MB): peak = 1526.063 ; gain = 1396.957
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIR_paral' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:21]
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_1_up' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:208]
INFO: [Synth 8-638] synthesizing module 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:23]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUL_unit' (1#1) [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:23]
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_1_up' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:219]
INFO: [Synth 8-638] synthesizing module 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:21]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ADD_unit' (2#1) [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:21]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:219]
ERROR: [Synth 8-549] port width mismatch for port 'y_temp': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:37]
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_1_dw' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:227]
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_1_dw' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:237]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:237]
ERROR: [Synth 8-549] port width mismatch for port 'y_temp': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:37]
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_2_up' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:245]
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_2_up' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:256]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:256]
ERROR: [Synth 8-549] port width mismatch for port 'y_temp': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:37]
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_2_dw' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:264]
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_2_dw' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:274]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:274]
ERROR: [Synth 8-549] port width mismatch for port 'y_temp': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:37]
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_3_up' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:282]
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_3_up' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:292]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:292]
ERROR: [Synth 8-549] port width mismatch for port 'y_temp': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:37]
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_3_dw' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:300]
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_3_dw' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:310]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:310]
ERROR: [Synth 8-549] port width mismatch for port 'y_temp': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:37]
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_4_up' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:318]
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_4_up' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:328]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:328]
ERROR: [Synth 8-549] port width mismatch for port 'y_temp': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:37]
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_4_dw' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:336]
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_4_dw' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:346]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:346]
ERROR: [Synth 8-549] port width mismatch for port 'y_temp': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:37]
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_5_up' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:354]
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_5_up' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:364]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:364]
ERROR: [Synth 8-549] port width mismatch for port 'y_temp': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:37]
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_5_dw' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:372]
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_5_dw' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:382]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:382]
ERROR: [Synth 8-549] port width mismatch for port 'y_temp': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:37]
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_6_up' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:390]
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_6_up' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:400]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:400]
ERROR: [Synth 8-549] port width mismatch for port 'y_temp': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:37]
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_6_dw' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:408]
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_6_dw' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:418]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:418]
ERROR: [Synth 8-549] port width mismatch for port 'y_temp': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:37]
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_7_up' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:426]
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_7_up' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:436]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:436]
ERROR: [Synth 8-549] port width mismatch for port 'y_temp': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:37]
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_7_dw' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:444]
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_7_dw' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:454]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:454]
ERROR: [Synth 8-549] port width mismatch for port 'y_temp': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:37]
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_8_up' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:462]
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_8_up' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:472]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:472]
ERROR: [Synth 8-549] port width mismatch for port 'y_temp': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:37]
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_8_dw' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:481]
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_8_dw' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:491]
ERROR: [Synth 8-549] port width mismatch for port 'acc': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:491]
ERROR: [Synth 8-549] port width mismatch for port 'y_temp': port width = 19, actual width = 16 [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:37]
ERROR: [Synth 8-285] failed synthesizing module 'FIR_paral' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:20:38 ; elapsed = 01:38:58 . Memory (MB): peak = 1526.063 ; gain = 1396.957
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 46)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
37 Infos, 0 Warnings, 0 Critical Warnings and 34 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1

Starting synthesis...

Using part: xc7z010clg400-1
Top: FIR_paral
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:21:42 ; elapsed = 01:46:25 . Memory (MB): peak = 1526.063 ; gain = 1396.957
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] ceil is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:20]
ERROR: [Synth 8-2389] near integer ; type conversion expression type cannot be determined uniquely [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:20]
ERROR: [Synth 8-1031] ceil is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:21]
ERROR: [Synth 8-2389] near integer ; type conversion expression type cannot be determined uniquely [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:21]
INFO: [Synth 8-2810] unit fir_paral ignored due to previous errors [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:7]
ERROR: [Synth 8-1940] entity fir_paral is not yet compiled [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:26]
ERROR: [Synth 8-1031] integer is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:29]
ERROR: [Synth 8-1031] integer is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:30]
ERROR: [Synth 8-1031] integer is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:31]
ERROR: [Synth 8-1031] std_logic_vector is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:34]
ERROR: [Synth 8-1031] std_logic_vector is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:35]
ERROR: [Synth 8-1031] std_logic is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:36]
ERROR: [Synth 8-1031] std_logic is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:37]
ERROR: [Synth 8-1031] std_logic is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:38]
ERROR: [Synth 8-1031] std_logic_vector is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:39]
ERROR: [Synth 8-1031] std_logic_vector is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:44]
ERROR: [Synth 8-1031] std_logic_vector is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:45]
ERROR: [Synth 8-1031] std_logic is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:46]
ERROR: [Synth 8-1031] std_logic_vector is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:21:43 ; elapsed = 01:46:26 . Memory (MB): peak = 1526.063 ; gain = 1396.957
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 46)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
1 Infos, 0 Warnings, 0 Critical Warnings and 19 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1

Starting synthesis...

Using part: xc7z010clg400-1
Top: FIR_paral
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:21:55 ; elapsed = 01:47:03 . Memory (MB): peak = 1526.063 ; gain = 1396.957
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIR_paral' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:27]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_1_up' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:220]
INFO: [Synth 8-638] synthesizing module 'MUL_unit__parameterized0' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:23]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUL_unit__parameterized0' (1#1) [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:23]
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_1_up' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:231]
INFO: [Synth 8-638] synthesizing module 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:21]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ADD_unit' (2#1) [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:21]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_1_dw' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:239]
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_1_dw' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:249]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_2_up' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:257]
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_2_up' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:268]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_2_dw' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:276]
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_2_dw' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:286]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_3_up' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:294]
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_3_up' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:304]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_3_dw' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:312]
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_3_dw' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:322]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_4_up' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:330]
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_4_up' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:340]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_4_dw' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:348]
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_4_dw' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:358]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_5_up' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:366]
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_5_up' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:376]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_5_dw' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:384]
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_5_dw' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:394]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_6_up' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:402]
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_6_up' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:412]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_6_dw' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:420]
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_6_dw' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:430]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_7_up' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:438]
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_7_up' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:448]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_7_dw' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:456]
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_7_dw' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:466]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_8_up' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:474]
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_8_up' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:484]
	Parameter data_width bound to: 8 - type: integer 
	Parameter coeff_width bound to: 8 - type: integer 
	Parameter min_vector_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MUL_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd:7' bound to instance 'MUL_8_dw' of component 'MUL_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:493]
INFO: [Synth 8-3491] module 'ADD_unit' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd:7' bound to instance 'ADD_8_dw' of component 'ADD_unit' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:503]
INFO: [Synth 8-256] done synthesizing module 'FIR_paral' (3#1) [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:21:56 ; elapsed = 01:47:05 . Memory (MB): peak = 1526.063 ; gain = 1396.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

Processing XDC Constraints
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:22:02 ; elapsed = 01:47:09 . Memory (MB): peak = 1526.063 ; gain = 1396.957
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1526.063 ; gain = 0.000
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_para_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_para_tb.prj   xil_defaultlib.FIR_para_tb"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_para_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_para_tb.prj xil_defaultlib.FIR_para_tb 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MAC.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_para_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.MUL_unit [\MUL_unit(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADD_unit [\ADD_unit(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.FIR_paral [\FIR_paral(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.fir_para_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot FIR_para_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "FIR_para_tb_behav -key {Behavioral:sim_1:Functional:FIR_para_tb} -tclbatch {FIR_para_tb.tcl} -log {FIR_para_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 50 ps  Iteration: 1  Process: /FIR_para_tb/UUT/ADD_1_up/line__24  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1526.063 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'FIR_para_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1526.063 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_para_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_para_tb.prj   xil_defaultlib.FIR_para_tb"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot FIR_para_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.sim/sim_1/behav/FIR_para_tb.prj xil_defaultlib.FIR_para_tb 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MAC.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_pipe.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/MUL_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/FIR_paral.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sim_1/new/FIR_para_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.MUL_unit [\MUL_unit(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADD_unit [\ADD_unit(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.FIR_paral [\FIR_paral(8,8,8)\]
Compiling architecture behavioral of entity xil_defaultlib.fir_para_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot FIR_para_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "FIR_para_tb_behav -key {Behavioral:sim_1:Functional:FIR_para_tb} -tclbatch {FIR_para_tb.tcl} -log {FIR_para_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 50 ps  Iteration: 1  Process: /FIR_para_tb/UUT/ADD_1_up/line__24  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1526.063 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'FIR_para_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1526.063 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 50 ps  Iteration: 1  Process: /FIR_para_tb/UUT/ADD_1_up/line__24  File: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/ADD_unit.vhd
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 02 20:11:20 2020...
