{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1656461404185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1656461404185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 21:10:04 2022 " "Processing started: Tue Jun 28 21:10:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1656461404185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1656461404185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_circuits_final_work -c digital_circuits_final_work " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_circuits_final_work -c digital_circuits_final_work" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1656461404185 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1656461404577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_circuits_final_work.bdf 1 1 " "Found 1 design units, including 1 entities, in source file digital_circuits_final_work.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 digital_circuits_final_work " "Found entity 1: digital_circuits_final_work" {  } { { "digital_circuits_final_work.bdf" "" { Schematic "E:/GitHub/exercicios-faculdade/etapa3/circuitos_digitais/digital_circuits_final_work.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656461404631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656461404631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maj3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file maj3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 maj3 " "Found entity 1: maj3" {  } { { "maj3.bdf" "" { Schematic "E:/GitHub/exercicios-faculdade/etapa3/circuitos_digitais/maj3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656461404634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656461404634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "E:/GitHub/exercicios-faculdade/etapa3/circuitos_digitais/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656461404637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656461404637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8_bits_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 8_bits_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8_bits_adder " "Found entity 1: 8_bits_adder" {  } { { "8_bits_adder.bdf" "" { Schematic "E:/GitHub/exercicios-faculdade/etapa3/circuitos_digitais/8_bits_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656461404640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656461404640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_vet.bdf 1 1 " "Found 1 design units, including 1 entities, in source file xor_vet.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xor_vet " "Found entity 1: xor_vet" {  } { { "xor_vet.bdf" "" { Schematic "E:/GitHub/exercicios-faculdade/etapa3/circuitos_digitais/xor_vet.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656461404642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656461404642 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_circuits_final_work " "Elaborating entity \"digital_circuits_final_work\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1656461404673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8_bits_adder 8_bits_adder:inst " "Elaborating entity \"8_bits_adder\" for hierarchy \"8_bits_adder:inst\"" {  } { { "digital_circuits_final_work.bdf" "inst" { Schematic "E:/GitHub/exercicios-faculdade/etapa3/circuitos_digitais/digital_circuits_final_work.bdf" { { 184 528 656 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656461404679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder 8_bits_adder:inst\|full_adder:inst7 " "Elaborating entity \"full_adder\" for hierarchy \"8_bits_adder:inst\|full_adder:inst7\"" {  } { { "8_bits_adder.bdf" "inst7" { Schematic "E:/GitHub/exercicios-faculdade/etapa3/circuitos_digitais/8_bits_adder.bdf" { { 1016 560 656 1112 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656461404687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR3 8_bits_adder:inst\|full_adder:inst7\|XOR3:inst " "Elaborating entity \"XOR3\" for hierarchy \"8_bits_adder:inst\|full_adder:inst7\|XOR3:inst\"" {  } { { "full_adder.bdf" "inst" { Schematic "E:/GitHub/exercicios-faculdade/etapa3/circuitos_digitais/full_adder.bdf" { { 248 504 608 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656461404710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "8_bits_adder:inst\|full_adder:inst7\|XOR3:inst " "Elaborated megafunction instantiation \"8_bits_adder:inst\|full_adder:inst7\|XOR3:inst\"" {  } { { "full_adder.bdf" "" { Schematic "E:/GitHub/exercicios-faculdade/etapa3/circuitos_digitais/full_adder.bdf" { { 248 504 608 328 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656461404711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maj3 8_bits_adder:inst\|full_adder:inst7\|maj3:inst1 " "Elaborating entity \"maj3\" for hierarchy \"8_bits_adder:inst\|full_adder:inst7\|maj3:inst1\"" {  } { { "full_adder.bdf" "inst1" { Schematic "E:/GitHub/exercicios-faculdade/etapa3/circuitos_digitais/full_adder.bdf" { { 336 512 608 432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656461404712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_vet xor_vet:inst1 " "Elaborating entity \"xor_vet\" for hierarchy \"xor_vet:inst1\"" {  } { { "digital_circuits_final_work.bdf" "inst1" { Schematic "E:/GitHub/exercicios-faculdade/etapa3/circuitos_digitais/digital_circuits_final_work.bdf" { { 224 376 504 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656461404735 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1656461405207 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1656461405415 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656461405415 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1656461405447 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1656461405447 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1656461405447 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1656461405447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1656461405478 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 21:10:05 2022 " "Processing ended: Tue Jun 28 21:10:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1656461405478 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1656461405478 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1656461405478 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1656461405478 ""}
