Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "D:/workspace/ArquitecturaDeComputadoras/TP4/test_mips_isim_beh.exe" -prj "D:/workspace/ArquitecturaDeComputadoras/TP4/test_mips_beh.prj" "work.test_mips" "work.glbl" 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP4/Trunker.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP4/signExtension.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP4/Shift16.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP4/RegisterMemory.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP4/ProgramMemory.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP4/PC.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP4/Mux_4_1.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP4/Mux.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP4/MEM_WB.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP4/IF_ID.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP4/ID_EX.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP4/HazardDetectionUnit.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP4/ForwardingUnit.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP4/EX_MEM.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP4/DataMemory.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP4/ControlUnit.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP4/comparator.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP4/ALU.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP4/MIPS2.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP4/test_mips.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 116792 KB
Fuse CPU Usage: 499 ms
Compiling module PC
Compiling module ALU
Compiling module ProgramMemory
Compiling module Mux_2_1
Compiling module IF_ID
Compiling module HazardDetectionUnit
Compiling module ControlUnit
Compiling module Mux_2_1(N=20)
Compiling module RegisterMemory
Compiling module comparator
Compiling module signExtension
Compiling module Shift16
Compiling module ID_EX
Compiling module Mux_4_1
Compiling module Mux_4_1(N=5)
Compiling module ForwardingUnit
Compiling module EX_MEM
Compiling module DataMemory
Compiling module Trunker
Compiling module MEM_WB
Compiling module MIPS2
Compiling module test_mips
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 23 Verilog Units
Built simulation executable D:/workspace/ArquitecturaDeComputadoras/TP4/test_mips_isim_beh.exe
Fuse Memory Usage: 121640 KB
Fuse CPU Usage: 890 ms
