<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <meta name="description" content="Web Portfolio">
    <meta name="author" content="Christopher Parisi">
    <link rel="icon" href="favicon.ico.png">

    <title>Parisi | Lab Reports</title>

    <!-- Bootstrap core CSS -->
    <link href="css/bootstrap.min.css" rel="stylesheet">

    <!-- Fontawesome CSS -->
    <link href="css/font-awesome.min.css" rel="stylesheet">

    <!-- Custom styles for this template -->
    <link href="css/main.css" rel="stylesheet">

    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.2/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->

    <!--[if lt IE 8]>
    <script type="text/javascript">
        window.location = "http://christopherparisi.com/ie-error.html";
    </script>
    <![endif]-->

    <link href='http://fonts.googleapis.com/css?family=Alegreya+SC' rel='stylesheet' type='text/css'>
  </head>

  <body>

    <a name="topAnchor" id="topAnchor"></a>
    <nav class="navbar navbar-inverse navbar-fixed-top" style="height: 54px">
      <div class="container">
        <div class="navbar-header">
          <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar" aria-expanded="false" aria-controls="navbar">
            <span class="sr-only">Toggle navigation</span>
            <span class="icon-bar"></span>
            <span class="icon-bar"></span>
            <span class="icon-bar"></span>
          </button>
          <a class="navbar-brand" href="index.html" style="color: #fff;">Christopher Parisi<br><p id="subTitle">Engineer/Developer</p></a>
          
        </div>
        <div id="navbar" class="collapse navbar-collapse">
          <ul class="nav navbar-nav">
            <li><a href="index.html#topAnchor">Home</a></li>
            <li><a href="index.html#aboutAnchor">About</a></li>
            <li><a href="index.html#skillsAnchor">Skills</a></li>
            <li><a href="index.html#portfolioAnchor">Portfolio</a></li>
            <li><a href="index.html#connectAnchor">Connect</a></li>
          </ul>
        </div><!--/.nav-collapse -->
      </div>
    </nav>

    <div class="container">
      <br>
      <h3>Undergraduate Lab Reports</h3>
      <hr>
      <p style="color: #424242; font-size: 16px;">Below are a few samples of the lab reports that I completed during my undergraduate studies as an Electrical and Computer Engineer. </p>
      <br>
      <div class="table-responsive">
        <table class="table table-striped reports-table">
          <thead>
            <tr>
              <th>Course Code</th>
              <th>Course Title</th>
              <th>Semester</th>
              <th>Lab Number/Title</th>
              <th>Report PDF</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td>EGR 234</td>
              <td>Digital Logic Design</td>
              <td>Fall 2010 (Sophmore)</td>
              <td>5 - Digital Logic Circuit Design Using the DE2 Board</td>
              <td><a href="files/reports/234-Lab-5.pdf" target="_blank" style="color: #616161"><i class="fa fa-fw fa-file report-icon"></i></td>
            </tr>
            <tr>
              <td>EGR 234</td>
              <td>Digital Logic Design</td>
              <td>Fall 2010 (Sophmore)</td>
              <td>6 - Hex-to-Seven Segment Decoder Design Using VHDL</td>
              <td><a href="files/reports/234-Lab-6.pdf" target="_blank" style="color: #616161"><i class="fa fa-fw fa-file report-icon"></i></td>
            </tr>
            <tr>
              <td>EGR 234</td>
              <td>Digital Logic Design</td>
              <td>Fall 2010 (Sophmore)</td>
              <td>7 - Modular Approach for Adder Implementation</td>
              <td><a href="files/reports/234-Lab-7.pdf" target="_blank" style="color: #616161"><i class="fa fa-fw fa-file report-icon"></i></td>
            </tr>
            <tr>
              <td>EGR 234</td>
              <td>Digital Logic Design</td>
              <td>Fall 2010 (Sophmore)</td>
              <td>8 - Modular Approach for a Double-Digit BCD Adder</td>
              <td><a href="files/reports/234-Lab-8.pdf" target="_blank" style="color: #616161"><i class="fa fa-fw fa-file report-icon"></i></td>
            </tr>
            <tr>
              <td>EGR 234</td>
              <td>Digital Logic Design</td>
              <td>Fall 2010 (Sophmore)</td>
              <td>9 - Arithmetic and Logic Unit Design</td>
              <td><a href="files/reports/234-Lab-9.pdf" target="_blank" style="color: #616161"><i class="fa fa-fw fa-file report-icon"></i></td>
            </tr>
            <tr>
              <td>EGR 234</td>
              <td>Digital Logic Design</td>
              <td>Fall 2010 (Sophmore)</td>
              <td>10 - Digital Clock Using Counters and VHDL</td>
              <td><a href="files/reports/234-Lab-10.pdf" target="_blank" style="color: #616161"><i class="fa fa-fw fa-file report-icon"></i></td>
            </tr>
            <tr>
              <td>EGR 333</td>
              <td>Electronics I</td>
              <td>Fall 2011 (Junior)</td>
              <td>4 - Rectifier Circuits</td>
              <td><a href="files/reports/333-Lab-4.pdf" target="_blank" style="color: #616161"><i class="fa fa-fw fa-file report-icon"></i></td>
            </tr>
            <tr>
              <td>EGR 333</td>
              <td>Electronics I</td>
              <td>Fall 2011 (Junior)</td>
              <td>5 - MOSFET Measurement and DC Analysis</td>
              <td><a href="files/reports/333-Lab-5.pdf" target="_blank" style="color: #616161"><i class="fa fa-fw fa-file report-icon"></i></td>
            </tr>
            <tr>
              <td>EGR 322</td>
              <td>Microcontroller System Design</td>
              <td>Spring 2012 (Junior)</td>
              <td>5 - Pulse Width Modulation (PWM)</td>
              <td><a href="files/reports/322-Lab-5.pdf" target="_blank" style="color: #616161"><i class="fa fa-fw fa-file report-icon"></i></td>
            </tr>
            <tr>
              <td>EGR 322</td>
              <td>Microcontroller System Design</td>
              <td>Spring 2012 (Junior)</td>
              <td>6 - Digital Clock Using PSoC Timer and LCD Tool Box</td>
              <td><a href="files/reports/322-Lab-6.pdf" target="_blank" style="color: #616161"><i class="fa fa-fw fa-file report-icon"></i></td>
            </tr>
            <tr>
              <td>EGR 322</td>
              <td>Microcontroller System Design</td>
              <td>Spring 2012 (Junior)</td>
              <td>7 – Reference Multiplexer and Programmable Gain Amplifier</td>
              <td><a href="files/reports/322-Lab-7.pdf" target="_blank" style="color: #616161"><i class="fa fa-fw fa-file report-icon"></i></td>
            </tr>
            <tr>
              <td>EGR 431</td>
              <td>Microcontroller System Design</td>
              <td>Spring 2012 (Junior)</td>
              <td>4 – QET DCMCT Speed Control with a PI Controller</td>
              <td><a href="files/reports/431-Lab-4.pdf" target="_blank" style="color: #616161"><i class="fa fa-fw fa-file report-icon"></i></td>
            </tr>
            <tr>
              <td>EGR 400</td>
              <td>Advanced Digital System Design Using FPGAs</td>
              <td>Fall 2012 (Senior)</td>
              <td>1 – Gate-Level Binary Decoder</td>
              <td><a href="files/reports/400-Lab-1.pdf" target="_blank" style="color: #616161"><i class="fa fa-fw fa-file report-icon"></i></td>
            </tr>
            <tr>
              <td>EGR 400</td>
              <td>Advanced Digital System Design Using FPGAs</td>
              <td>Fall 2012 (Senior)</td>
              <td>2 – Barrel Shifter Design</td>
              <td><a href="files/reports/400-Lab-2.pdf" target="_blank" style="color: #616161"><i class="fa fa-fw fa-file report-icon"></i></td>
            </tr>
            <tr>
              <td>EGR 400</td>
              <td>Advanced Digital System Design Using FPGAs</td>
              <td>Fall 2012 (Senior)</td>
              <td>3 – Enhanced Stopwatch Design</td>
              <td><a href="files/reports/400-Lab-3.pdf" target="_blank" style="color: #616161"><i class="fa fa-fw fa-file report-icon"></i></td>
            </tr>
            <tr>
              <td>EGR 400</td>
              <td>Advanced Digital System Design Using FPGAs</td>
              <td>Fall 2012 (Senior)</td>
              <td>4 – Alternative Debouncing Circuit</td>
              <td><a href="files/reports/400-Lab-4.pdf" target="_blank" style="color: #616161"><i class="fa fa-fw fa-file report-icon"></i></td>
            </tr>    
            
          </tbody>
        </table>
      </div>
    </div>

    <script>
    jQuery(document).ready(function($) {
        $(".clickable-row").click(function() {
            window.document.location = $(this).data("href");
        });
    });
    </script>

  </body>
</html>