Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Feb 16 19:59:43 2020
| Host         : DESKTOP-B8TEOR0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_control_sets_placed.rpt
| Design       : system
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    52 |
| Unused register locations in slices containing registers |   333 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           34 |
|      2 |           14 |
|      3 |            1 |
|      8 |            1 |
|     12 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             119 |           70 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |           13 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+---------------+------------------+------------------+----------------+
|               Clock Signal               | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------------------+---------------+------------------+------------------+----------------+
|  onePulse2/q_reg_i_1__0_n_0              |               |                  |                1 |              1 |
|  genblk3[4].pulser/q_reg_i_1__9_n_0      |               |                  |                1 |              1 |
|  genblk3[3].pulser/q_reg_i_1__8_n_0      |               |                  |                1 |              1 |
|  onePulse1/q_reg_i_1_n_0                 |               |                  |                1 |              1 |
|  tenPulse1/q_reg_i_1__1_n_0              |               |                  |                1 |              1 |
|  genblk3[6].pulser/q_reg_i_1__11_n_0     |               |                  |                1 |              1 |
|  tenPulse2/q_reg_i_1__2_n_0              |               |                  |                1 |              1 |
|  genblk3[5].pulser/q_reg_i_1__10_n_0     |               |                  |                1 |              1 |
|  hundredPulse1/q_reg_i_1__3_n_0          |               |                  |                1 |              1 |
|  genblk3[7].pulser/q_reg_i_1__12_n_0     |               |                  |                1 |              1 |
|  hundredPulse2/q_reg_i_1__4_n_0          |               |                  |                1 |              1 |
|  clk_IBUF_BUFG                           |               |                  |                1 |              1 |
|  genblk1[2].fdiv/clkDiv_reg_0            |               |                  |                1 |              1 |
|  genblk1[1].fdiv/clkDiv_reg_0            |               |                  |                1 |              1 |
|  genblk1[10].fdiv/clkDiv_reg_0           |               |                  |                1 |              1 |
|  genblk1[19].fdiv/clkDiv                 |               |                  |                1 |              1 |
|  genblk1[0].fdiv/clkDiv_reg_0            |               |                  |                1 |              1 |
|  genblk1[9].fdiv/clkDiv_reg_0            |               |                  |                1 |              1 |
|  genblk1[6].fdiv/clkDiv_reg_0            |               |                  |                1 |              1 |
|  genblk1[4].fdiv/clkDiv_reg_0            |               |                  |                1 |              1 |
|  genblk1[5].fdiv/clkDiv_reg_0            |               |                  |                1 |              1 |
|  genblk1[3].fdiv/clkDiv_reg_0            |               |                  |                1 |              1 |
|  genblk1[8].fdiv/clkDiv_reg_0            |               |                  |                1 |              1 |
|  genblk1[7].fdiv/clkDiv_reg_0            |               |                  |                1 |              1 |
|  genblk1[16].fdiv/clkDiv_reg_0           |               |                  |                1 |              1 |
|  genblk1[14].fdiv/clkDiv_reg_0           |               |                  |                1 |              1 |
|  genblk1[11].fdiv/clkDiv_reg_0           |               |                  |                1 |              1 |
|  genblk1[12].fdiv/clkDiv_reg_0           |               |                  |                1 |              1 |
|  genblk1[13].fdiv/clkDiv_reg_0           |               |                  |                1 |              1 |
|  genblk1[15].fdiv/clkDiv_reg_0           |               |                  |                1 |              1 |
|  genblk1[18].fdiv/clkDiv_reg_0           |               |                  |                1 |              1 |
|  genblk3[0].pulser/q_reg_i_1__5_n_0      |               |                  |                1 |              1 |
|  genblk3[2].pulser/q_reg_i_1__7_n_0      |               |                  |                1 |              1 |
|  genblk3[1].pulser/q_reg_i_1__6_n_0      |               |                  |                1 |              1 |
|  onePulse2/ns_reg[1]_i_2__0_n_0          |               |                  |                1 |              2 |
|  onePulse1/ns_reg[1]_i_2_n_0             |               |                  |                1 |              2 |
|  tenPulse2/ns_reg[1]_i_2__2_n_0          |               |                  |                1 |              2 |
|  tenPulse1/ns_reg[1]_i_2__1_n_0          |               |                  |                1 |              2 |
|  genblk3[0].pulser/ns_reg[1]_i_2__5_n_0  |               |                  |                1 |              2 |
|  genblk3[5].pulser/ns_reg[1]_i_2__10_n_0 |               |                  |                1 |              2 |
|  genblk3[6].pulser/ns_reg[1]_i_2__11_n_0 |               |                  |                1 |              2 |
|  genblk3[1].pulser/ns_reg[1]_i_2__6_n_0  |               |                  |                1 |              2 |
|  genblk3[3].pulser/ns_reg[1]_i_2__8_n_0  |               |                  |                1 |              2 |
|  hundredPulse1/ns_reg[1]_i_2__3_n_0      |               |                  |                1 |              2 |
|  genblk3[2].pulser/ns_reg[1]_i_2__7_n_0  |               |                  |                1 |              2 |
|  genblk3[7].pulser/ns_reg[1]_i_2__12_n_0 |               |                  |                1 |              2 |
|  hundredPulse2/ns_reg[1]_i_2__4_n_0      |               |                  |                1 |              2 |
|  genblk3[4].pulser/ns_reg[1]_i_2__9_n_0  |               |                  |                1 |              2 |
|  genblk1[17].fdiv/CLK                    |               |                  |                2 |              3 |
|  q_reg[3]_i_2_n_0                        |               | btnU_IBUF        |                6 |              8 |
|  q_reg[3]_i_2_n_0                        |               | one/btnU         |                7 |             12 |
|  q_reg[3]_i_2_n_0                        |               |                  |               20 |             54 |
+------------------------------------------+---------------+------------------+------------------+----------------+


