// Seed: 3772781719
module module_0 (
    input wor id_0
);
  assign id_2 = -1;
  always begin : LABEL_0
    begin : LABEL_0
      if (1) id_3[-1].id_2 <= (-1 - id_0);
    end
  end
  always id_2 <= 1;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    output wire id_2,
    input tri0 id_3,
    input tri0 id_4,
    output wire id_5,
    inout wor id_6,
    output supply0 id_7,
    input tri1 id_8,
    input wand id_9,
    output uwire id_10,
    output tri0 id_11
);
  wire id_13;
  assign id_10 = id_0;
  wire id_14;
  parameter id_15 = -1;
  module_0 modCall_1 (id_8);
  assign modCall_1.id_2 = 0;
  assign id_6 = 1;
  assign id_11 = 1;
endmodule
