{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740594673324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740594673324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 03:31:12 2025 " "Processing started: Thu Feb 27 03:31:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740594673324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594673324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594673324 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740594674026 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740594674026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/UARTTx.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/UARTTx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UARTTx " "Found entity 1: UARTTx" {  } { { "rtl/UARTTx.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/UARTTx.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/UARTRx.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/UARTRx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UARTRx " "Found entity 1: UARTRx" {  } { { "rtl/UARTRx.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/UARTRx.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TopHarness.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TopHarness.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopHarness " "Found entity 1: TopHarness" {  } { { "rtl/TopHarness.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TopHarness.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLXbar_7.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLXbar_7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLXbar_7 " "Found entity 1: TLXbar_7" {  } { { "rtl/TLXbar_7.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_7.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLXbar_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLXbar_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLXbar_5 " "Found entity 1: TLXbar_5" {  } { { "rtl/TLXbar_5.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_5.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLXbar_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLXbar_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLXbar_2 " "Found entity 1: TLXbar_2" {  } { { "rtl/TLXbar_2.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_2.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLXbar_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLXbar_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLXbar_16 " "Found entity 1: TLXbar_16" {  } { { "rtl/TLXbar_16.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_16.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLXbar_15.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLXbar_15.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLXbar_15 " "Found entity 1: TLXbar_15" {  } { { "rtl/TLXbar_15.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_15.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLXbar.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLXbar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLXbar " "Found entity 1: TLXbar" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLUART.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLUART.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLUART " "Found entity 1: TLUART" {  } { { "rtl/TLUART.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLUART.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLSPI.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLSPI.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLSPI " "Found entity 1: TLSPI" {  } { { "rtl/TLSPI.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLSPI.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLSerdesser.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLSerdesser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLSerdesser " "Found entity 1: TLSerdesser" {  } { { "rtl/TLSerdesser.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLSerdesser.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLROM.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLROM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLROM " "Found entity 1: TLROM" {  } { { "rtl/TLROM.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLROM.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLRAM_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLRAM_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLRAM_1 " "Found entity 1: TLRAM_1" {  } { { "rtl/TLRAM_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLRAM_1.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLRAM.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLRAM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLRAM " "Found entity 1: TLRAM" {  } { { "rtl/TLRAM.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLRAM.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLPLIC.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLPLIC.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLPLIC " "Found entity 1: TLPLIC" {  } { { "rtl/TLPLIC.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLPLIC.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLInterconnectCoupler_9.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLInterconnectCoupler_9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLInterconnectCoupler_9 " "Found entity 1: TLInterconnectCoupler_9" {  } { { "rtl/TLInterconnectCoupler_9.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLInterconnectCoupler_9.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLInterconnectCoupler_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLInterconnectCoupler_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLInterconnectCoupler_8 " "Found entity 1: TLInterconnectCoupler_8" {  } { { "rtl/TLInterconnectCoupler_8.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLInterconnectCoupler_8.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLInterconnectCoupler_7.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLInterconnectCoupler_7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLInterconnectCoupler_7 " "Found entity 1: TLInterconnectCoupler_7" {  } { { "rtl/TLInterconnectCoupler_7.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLInterconnectCoupler_7.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLInterconnectCoupler_24.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLInterconnectCoupler_24.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLInterconnectCoupler_24 " "Found entity 1: TLInterconnectCoupler_24" {  } { { "rtl/TLInterconnectCoupler_24.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLInterconnectCoupler_24.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLInterconnectCoupler_23.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLInterconnectCoupler_23.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLInterconnectCoupler_23 " "Found entity 1: TLInterconnectCoupler_23" {  } { { "rtl/TLInterconnectCoupler_23.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLInterconnectCoupler_23.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLInterconnectCoupler_19.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLInterconnectCoupler_19.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLInterconnectCoupler_19 " "Found entity 1: TLInterconnectCoupler_19" {  } { { "rtl/TLInterconnectCoupler_19.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLInterconnectCoupler_19.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLInterconnectCoupler_17.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLInterconnectCoupler_17.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLInterconnectCoupler_17 " "Found entity 1: TLInterconnectCoupler_17" {  } { { "rtl/TLInterconnectCoupler_17.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLInterconnectCoupler_17.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLInterconnectCoupler_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLInterconnectCoupler_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLInterconnectCoupler_16 " "Found entity 1: TLInterconnectCoupler_16" {  } { { "rtl/TLInterconnectCoupler_16.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLInterconnectCoupler_16.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLInterconnectCoupler_14.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLInterconnectCoupler_14.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLInterconnectCoupler_14 " "Found entity 1: TLInterconnectCoupler_14" {  } { { "rtl/TLInterconnectCoupler_14.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLInterconnectCoupler_14.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLInterconnectCoupler_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLInterconnectCoupler_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLInterconnectCoupler_10 " "Found entity 1: TLInterconnectCoupler_10" {  } { { "rtl/TLInterconnectCoupler_10.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLInterconnectCoupler_10.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLGPIO.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLGPIO.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLGPIO " "Found entity 1: TLGPIO" {  } { { "rtl/TLGPIO.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLGPIO.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLFragmenter_9.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLFragmenter_9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLFragmenter_9 " "Found entity 1: TLFragmenter_9" {  } { { "rtl/TLFragmenter_9.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_9.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLFragmenter_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLFragmenter_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLFragmenter_8 " "Found entity 1: TLFragmenter_8" {  } { { "rtl/TLFragmenter_8.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_8.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLFragmenter_7.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLFragmenter_7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLFragmenter_7 " "Found entity 1: TLFragmenter_7" {  } { { "rtl/TLFragmenter_7.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_7.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLFragmenter_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLFragmenter_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLFragmenter_2 " "Found entity 1: TLFragmenter_2" {  } { { "rtl/TLFragmenter_2.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_2.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLFragmenter_13.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLFragmenter_13.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLFragmenter_13 " "Found entity 1: TLFragmenter_13" {  } { { "rtl/TLFragmenter_13.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_13.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLFragmenter_11.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLFragmenter_11.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLFragmenter_11 " "Found entity 1: TLFragmenter_11" {  } { { "rtl/TLFragmenter_11.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_11.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLFragmenter_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLFragmenter_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLFragmenter_10 " "Found entity 1: TLFragmenter_10" {  } { { "rtl/TLFragmenter_10.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_10.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLFragmenter_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLFragmenter_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLFragmenter_1 " "Found entity 1: TLFragmenter_1" {  } { { "rtl/TLFragmenter_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_1.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLFragmenter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLFragmenter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLFragmenter " "Found entity 1: TLFragmenter" {  } { { "rtl/TLFragmenter.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLFIFOFixer_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLFIFOFixer_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLFIFOFixer_4 " "Found entity 1: TLFIFOFixer_4" {  } { { "rtl/TLFIFOFixer_4.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFIFOFixer_4.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLFIFOFixer_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLFIFOFixer_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLFIFOFixer_3 " "Found entity 1: TLFIFOFixer_3" {  } { { "rtl/TLFIFOFixer_3.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFIFOFixer_3.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLFIFOFixer_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLFIFOFixer_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLFIFOFixer_2 " "Found entity 1: TLFIFOFixer_2" {  } { { "rtl/TLFIFOFixer_2.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFIFOFixer_2.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLFIFOFixer_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLFIFOFixer_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLFIFOFixer_1 " "Found entity 1: TLFIFOFixer_1" {  } { { "rtl/TLFIFOFixer_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFIFOFixer_1.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLFIFOFixer.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLFIFOFixer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLFIFOFixer " "Found entity 1: TLFIFOFixer" {  } { { "rtl/TLFIFOFixer.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFIFOFixer.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLError_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLError_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLError_1 " "Found entity 1: TLError_1" {  } { { "rtl/TLError_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLError_1.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLError.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLError.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLError " "Found entity 1: TLError" {  } { { "rtl/TLError.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLError.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLDebugModuleOuterAsync.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLDebugModuleOuterAsync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLDebugModuleOuterAsync " "Found entity 1: TLDebugModuleOuterAsync" {  } { { "rtl/TLDebugModuleOuterAsync.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLDebugModuleOuterAsync.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLDebugModuleOuter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLDebugModuleOuter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLDebugModuleOuter " "Found entity 1: TLDebugModuleOuter" {  } { { "rtl/TLDebugModuleOuter.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLDebugModuleOuter.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLDebugModuleInnerAsync.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLDebugModuleInnerAsync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLDebugModuleInnerAsync " "Found entity 1: TLDebugModuleInnerAsync" {  } { { "rtl/TLDebugModuleInnerAsync.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLDebugModuleInnerAsync.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLDebugModuleInner.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLDebugModuleInner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLDebugModuleInner " "Found entity 1: TLDebugModuleInner" {  } { { "rtl/TLDebugModuleInner.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLDebugModuleInner.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLDebugModule.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLDebugModule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLDebugModule " "Found entity 1: TLDebugModule" {  } { { "rtl/TLDebugModule.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLDebugModule.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLBusBypassBar.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLBusBypassBar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLBusBypassBar " "Found entity 1: TLBusBypassBar" {  } { { "rtl/TLBusBypassBar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBusBypassBar.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLBusBypass.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLBusBypass.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLBusBypass " "Found entity 1: TLBusBypass" {  } { { "rtl/TLBusBypass.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBusBypass.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLBuffer_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLBuffer_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLBuffer_8 " "Found entity 1: TLBuffer_8" {  } { { "rtl/TLBuffer_8.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBuffer_8.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLBuffer_6.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLBuffer_6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLBuffer_6 " "Found entity 1: TLBuffer_6" {  } { { "rtl/TLBuffer_6.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBuffer_6.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLBuffer_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLBuffer_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLBuffer_5 " "Found entity 1: TLBuffer_5" {  } { { "rtl/TLBuffer_5.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBuffer_5.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLBuffer_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLBuffer_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLBuffer_3 " "Found entity 1: TLBuffer_3" {  } { { "rtl/TLBuffer_3.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBuffer_3.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLBuffer_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLBuffer_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLBuffer_2 " "Found entity 1: TLBuffer_2" {  } { { "rtl/TLBuffer_2.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBuffer_2.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLBuffer_13.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLBuffer_13.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLBuffer_13 " "Found entity 1: TLBuffer_13" {  } { { "rtl/TLBuffer_13.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBuffer_13.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLBuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLBuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLBuffer " "Found entity 1: TLBuffer" {  } { { "rtl/TLBuffer.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBuffer.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLBroadcastTracker_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLBroadcastTracker_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLBroadcastTracker_3 " "Found entity 1: TLBroadcastTracker_3" {  } { { "rtl/TLBroadcastTracker_3.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcastTracker_3.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLBroadcastTracker_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLBroadcastTracker_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLBroadcastTracker_2 " "Found entity 1: TLBroadcastTracker_2" {  } { { "rtl/TLBroadcastTracker_2.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcastTracker_2.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLBroadcastTracker_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLBroadcastTracker_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLBroadcastTracker_1 " "Found entity 1: TLBroadcastTracker_1" {  } { { "rtl/TLBroadcastTracker_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcastTracker_1.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLBroadcastTracker.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLBroadcastTracker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLBroadcastTracker " "Found entity 1: TLBroadcastTracker" {  } { { "rtl/TLBroadcastTracker.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcastTracker.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLBroadcast.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLBroadcast.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLBroadcast " "Found entity 1: TLBroadcast" {  } { { "rtl/TLBroadcast.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcast.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLB_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLB_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLB_1 " "Found entity 1: TLB_1" {  } { { "rtl/TLB_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLB_1.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLAtomicAutomata_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLAtomicAutomata_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLAtomicAutomata_1 " "Found entity 1: TLAtomicAutomata_1" {  } { { "rtl/TLAtomicAutomata_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLAtomicAutomata_1.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLAtomicAutomata.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLAtomicAutomata.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLAtomicAutomata " "Found entity 1: TLAtomicAutomata" {  } { { "rtl/TLAtomicAutomata.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLAtomicAutomata.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLAsyncCrossingSource.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLAsyncCrossingSource.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLAsyncCrossingSource " "Found entity 1: TLAsyncCrossingSource" {  } { { "rtl/TLAsyncCrossingSource.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLAsyncCrossingSource.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TLAsyncCrossingSink.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TLAsyncCrossingSink.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLAsyncCrossingSink " "Found entity 1: TLAsyncCrossingSink" {  } { { "rtl/TLAsyncCrossingSink.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLAsyncCrossingSink.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TileResetSetter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TileResetSetter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TileResetSetter " "Found entity 1: TileResetSetter" {  } { { "rtl/TileResetSetter.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TileResetSetter.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TilePRCIDomain_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TilePRCIDomain_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TilePRCIDomain_1 " "Found entity 1: TilePRCIDomain_1" {  } { { "rtl/TilePRCIDomain_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TilePRCIDomain_1.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TilePRCIDomain.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TilePRCIDomain.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TilePRCIDomain " "Found entity 1: TilePRCIDomain" {  } { { "rtl/TilePRCIDomain.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TilePRCIDomain.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/TileClockGater.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/TileClockGater.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TileClockGater " "Found entity 1: TileClockGater" {  } { { "rtl/TileClockGater.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TileClockGater.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tag_array_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tag_array_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tag_array_0 " "Found entity 1: tag_array_0" {  } { { "rtl/tag_array_0.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/tag_array_0.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/SystemBus.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/SystemBus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SystemBus " "Found entity 1: SystemBus" {  } { { "rtl/SystemBus.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/SystemBus.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/SynchronizerShiftReg_w8_d3.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/SynchronizerShiftReg_w8_d3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SynchronizerShiftReg_w8_d3 " "Found entity 1: SynchronizerShiftReg_w8_d3" {  } { { "rtl/SynchronizerShiftReg_w8_d3.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/SynchronizerShiftReg_w8_d3.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/SynchronizerShiftReg_w1_d3.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/SynchronizerShiftReg_w1_d3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SynchronizerShiftReg_w1_d3 " "Found entity 1: SynchronizerShiftReg_w1_d3" {  } { { "rtl/SynchronizerShiftReg_w1_d3.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/SynchronizerShiftReg_w1_d3.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/SPIPhysical.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/SPIPhysical.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPIPhysical " "Found entity 1: SPIPhysical" {  } { { "rtl/SPIPhysical.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/SPIPhysical.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/SPIMedia.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/SPIMedia.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPIMedia " "Found entity 1: SPIMedia" {  } { { "rtl/SPIMedia.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/SPIMedia.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/SPIFIFO.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/SPIFIFO.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPIFIFO " "Found entity 1: SPIFIFO" {  } { { "rtl/SPIFIFO.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/SPIFIFO.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/SimpleHellaCacheIFReplayQueue.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/SimpleHellaCacheIFReplayQueue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SimpleHellaCacheIFReplayQueue " "Found entity 1: SimpleHellaCacheIFReplayQueue" {  } { { "rtl/SimpleHellaCacheIFReplayQueue.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/SimpleHellaCacheIFReplayQueue.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/SimpleHellaCacheIF.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/SimpleHellaCacheIF.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SimpleHellaCacheIF " "Found entity 1: SimpleHellaCacheIF" {  } { { "rtl/SimpleHellaCacheIF.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/SimpleHellaCacheIF.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ShiftQueue.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ShiftQueue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftQueue " "Found entity 1: ShiftQueue" {  } { { "rtl/ShiftQueue.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ShiftQueue.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sha3.v 2 2 " "Found 2 design units, including 2 entities, in source file rtl/sha3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha3_core " "Found entity 1: sha3_core" {  } { { "rtl/sha3.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/sha3.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680105 ""} { "Info" "ISGN_ENTITY_NAME" "2 sha3 " "Found entity 2: sha3" {  } { { "rtl/sha3.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/sha3.v" 556 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ScratchpadSlavePort.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ScratchpadSlavePort.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ScratchpadSlavePort " "Found entity 1: ScratchpadSlavePort" {  } { { "rtl/ScratchpadSlavePort.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ScratchpadSlavePort.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/RVCExpander.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/RVCExpander.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RVCExpander " "Found entity 1: RVCExpander" {  } { { "rtl/RVCExpander.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RVCExpander.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/RRArbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/RRArbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RRArbiter " "Found entity 1: RRArbiter" {  } { { "rtl/RRArbiter.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RRArbiter.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/RoundRawFNToRecFN_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/RoundRawFNToRecFN_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RoundRawFNToRecFN_1 " "Found entity 1: RoundRawFNToRecFN_1" {  } { { "rtl/RoundRawFNToRecFN_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RoundRawFNToRecFN_1.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/RoundRawFNToRecFN.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/RoundRawFNToRecFN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RoundRawFNToRecFN " "Found entity 1: RoundRawFNToRecFN" {  } { { "rtl/RoundRawFNToRecFN.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RoundRawFNToRecFN.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/RoundAnyRawFNToRecFN_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/RoundAnyRawFNToRecFN_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RoundAnyRawFNToRecFN_4 " "Found entity 1: RoundAnyRawFNToRecFN_4" {  } { { "rtl/RoundAnyRawFNToRecFN_4.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RoundAnyRawFNToRecFN_4.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/RoundAnyRawFNToRecFN_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/RoundAnyRawFNToRecFN_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RoundAnyRawFNToRecFN_3 " "Found entity 1: RoundAnyRawFNToRecFN_3" {  } { { "rtl/RoundAnyRawFNToRecFN_3.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RoundAnyRawFNToRecFN_3.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/RoundAnyRawFNToRecFN_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/RoundAnyRawFNToRecFN_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RoundAnyRawFNToRecFN_2 " "Found entity 1: RoundAnyRawFNToRecFN_2" {  } { { "rtl/RoundAnyRawFNToRecFN_2.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RoundAnyRawFNToRecFN_2.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/RoundAnyRawFNToRecFN_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/RoundAnyRawFNToRecFN_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RoundAnyRawFNToRecFN_1 " "Found entity 1: RoundAnyRawFNToRecFN_1" {  } { { "rtl/RoundAnyRawFNToRecFN_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RoundAnyRawFNToRecFN_1.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/RoundAnyRawFNToRecFN.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/RoundAnyRawFNToRecFN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RoundAnyRawFNToRecFN " "Found entity 1: RoundAnyRawFNToRecFN" {  } { { "rtl/RoundAnyRawFNToRecFN.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RoundAnyRawFNToRecFN.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/RocketTile_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/RocketTile_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RocketTile_1 " "Found entity 1: RocketTile_1" {  } { { "rtl/RocketTile_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RocketTile_1.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/RocketTile.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/RocketTile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RocketTile " "Found entity 1: RocketTile" {  } { { "rtl/RocketTile.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RocketTile.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/Rocket_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/Rocket_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Rocket_1 " "Found entity 1: Rocket_1" {  } { { "rtl/Rocket_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Rocket_1.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/Rocket.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/Rocket.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Rocket " "Found entity 1: Rocket" {  } { { "rtl/Rocket.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Rocket.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/RoCCDecoupler_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/RoCCDecoupler_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RoCCDecoupler_4 " "Found entity 1: RoCCDecoupler_4" {  } { { "rtl/RoCCDecoupler_4.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RoCCDecoupler_4.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/RoCCDecoupler.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/RoCCDecoupler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RoCCDecoupler " "Found entity 1: RoCCDecoupler" {  } { { "rtl/RoCCDecoupler.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RoCCDecoupler.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/RoCCController2.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/RoCCController2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RoCCController2 " "Found entity 1: RoCCController2" {  } { { "rtl/RoCCController2.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RoCCController2.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/RoCCController.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/RoCCController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RoCCController " "Found entity 1: RoCCController" {  } { { "rtl/RoCCController.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RoCCController.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/RoccCommandRouter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/RoccCommandRouter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RoccCommandRouter " "Found entity 1: RoccCommandRouter" {  } { { "rtl/RoccCommandRouter.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RoccCommandRouter.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680139 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rf_combMem.sv(107) " "Verilog HDL warning at rf_combMem.sv(107): extended using \"x\" or \"z\"" {  } { { "rtl/rf_combMem.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/rf_combMem.sv" 107 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1740594680139 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rf_combMem.sv(108) " "Verilog HDL warning at rf_combMem.sv(108): extended using \"x\" or \"z\"" {  } { { "rtl/rf_combMem.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/rf_combMem.sv" 108 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1740594680139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rf_combMem.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rf_combMem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rf_combMem " "Found entity 1: rf_combMem" {  } { { "rtl/rf_combMem.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/rf_combMem.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ResetWrangler.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ResetWrangler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ResetWrangler " "Found entity 1: ResetWrangler" {  } { { "rtl/ResetWrangler.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ResetWrangler.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ResetSynchronizerShiftReg_w1_d3_i0.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ResetSynchronizerShiftReg_w1_d3_i0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ResetSynchronizerShiftReg_w1_d3_i0 " "Found entity 1: ResetSynchronizerShiftReg_w1_d3_i0" {  } { { "rtl/ResetSynchronizerShiftReg_w1_d3_i0.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ResetSynchronizerShiftReg_w1_d3_i0.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED " "Found entity 1: ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED" {  } { { "rtl/ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ResetCatchAndSync_d3.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ResetCatchAndSync_d3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ResetCatchAndSync_d3 " "Found entity 1: ResetCatchAndSync_d3" {  } { { "rtl/ResetCatchAndSync_d3.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ResetCatchAndSync_d3.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/Repeater_9.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/Repeater_9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Repeater_9 " "Found entity 1: Repeater_9" {  } { { "rtl/Repeater_9.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Repeater_9.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/Repeater_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/Repeater_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Repeater_8 " "Found entity 1: Repeater_8" {  } { { "rtl/Repeater_8.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Repeater_8.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/Repeater_7.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/Repeater_7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Repeater_7 " "Found entity 1: Repeater_7" {  } { { "rtl/Repeater_7.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Repeater_7.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/Repeater_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/Repeater_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Repeater_2 " "Found entity 1: Repeater_2" {  } { { "rtl/Repeater_2.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Repeater_2.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/Repeater_11.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/Repeater_11.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Repeater_11 " "Found entity 1: Repeater_11" {  } { { "rtl/Repeater_11.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Repeater_11.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/Repeater_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/Repeater_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Repeater_10 " "Found entity 1: Repeater_10" {  } { { "rtl/Repeater_10.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Repeater_10.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/Repeater_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/Repeater_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Repeater_1 " "Found entity 1: Repeater_1" {  } { { "rtl/Repeater_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Repeater_1.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/Repeater.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/Repeater.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Repeater " "Found entity 1: Repeater" {  } { { "rtl/Repeater.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Repeater.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680149 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile_combMem.sv(117) " "Verilog HDL warning at regfile_combMem.sv(117): extended using \"x\" or \"z\"" {  } { { "rtl/regfile_combMem.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/regfile_combMem.sv" 117 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1740594680149 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile_combMem.sv(118) " "Verilog HDL warning at regfile_combMem.sv(118): extended using \"x\" or \"z\"" {  } { { "rtl/regfile_combMem.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/regfile_combMem.sv" 118 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1740594680149 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile_combMem.sv(119) " "Verilog HDL warning at regfile_combMem.sv(119): extended using \"x\" or \"z\"" {  } { { "rtl/regfile_combMem.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/regfile_combMem.sv" 119 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1740594680149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/regfile_combMem.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/regfile_combMem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_combMem " "Found entity 1: regfile_combMem" {  } { { "rtl/regfile_combMem.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/regfile_combMem.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/RecFNToRecFN.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/RecFNToRecFN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RecFNToRecFN " "Found entity 1: RecFNToRecFN" {  } { { "rtl/RecFNToRecFN.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RecFNToRecFN.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/RecFNToIN_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/RecFNToIN_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RecFNToIN_1 " "Found entity 1: RecFNToIN_1" {  } { { "rtl/RecFNToIN_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RecFNToIN_1.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/RecFNToIN.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/RecFNToIN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RecFNToIN " "Found entity 1: RecFNToIN" {  } { { "rtl/RecFNToIN.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RecFNToIN.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680152 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_combMem_9.sv(103) " "Verilog HDL warning at ram_combMem_9.sv(103): extended using \"x\" or \"z\"" {  } { { "rtl/ram_combMem_9.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_9.sv" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1740594680152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram_combMem_9.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ram_combMem_9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_combMem_9 " "Found entity 1: ram_combMem_9" {  } { { "rtl/ram_combMem_9.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_9.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680152 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_combMem_8.sv(103) " "Verilog HDL warning at ram_combMem_8.sv(103): extended using \"x\" or \"z\"" {  } { { "rtl/ram_combMem_8.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_8.sv" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1740594680153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram_combMem_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ram_combMem_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_combMem_8 " "Found entity 1: ram_combMem_8" {  } { { "rtl/ram_combMem_8.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_8.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680153 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_combMem_6.sv(103) " "Verilog HDL warning at ram_combMem_6.sv(103): extended using \"x\" or \"z\"" {  } { { "rtl/ram_combMem_6.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_6.sv" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1740594680153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram_combMem_6.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ram_combMem_6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_combMem_6 " "Found entity 1: ram_combMem_6" {  } { { "rtl/ram_combMem_6.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_6.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680154 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_combMem_5.sv(103) " "Verilog HDL warning at ram_combMem_5.sv(103): extended using \"x\" or \"z\"" {  } { { "rtl/ram_combMem_5.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_5.sv" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1740594680154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram_combMem_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ram_combMem_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_combMem_5 " "Found entity 1: ram_combMem_5" {  } { { "rtl/ram_combMem_5.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_5.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680155 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_combMem_4.sv(103) " "Verilog HDL warning at ram_combMem_4.sv(103): extended using \"x\" or \"z\"" {  } { { "rtl/ram_combMem_4.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_4.sv" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1740594680155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram_combMem_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ram_combMem_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_combMem_4 " "Found entity 1: ram_combMem_4" {  } { { "rtl/ram_combMem_4.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_4.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680155 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_combMem_3.sv(103) " "Verilog HDL warning at ram_combMem_3.sv(103): extended using \"x\" or \"z\"" {  } { { "rtl/ram_combMem_3.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_3.sv" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1740594680156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram_combMem_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ram_combMem_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_combMem_3 " "Found entity 1: ram_combMem_3" {  } { { "rtl/ram_combMem_3.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_3.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680156 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_combMem_2.sv(103) " "Verilog HDL warning at ram_combMem_2.sv(103): extended using \"x\" or \"z\"" {  } { { "rtl/ram_combMem_2.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_2.sv" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1740594680156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram_combMem_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ram_combMem_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_combMem_2 " "Found entity 1: ram_combMem_2" {  } { { "rtl/ram_combMem_2.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_2.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_combMem_17.sv(103) " "Verilog HDL warning at ram_combMem_17.sv(103): extended using \"x\" or \"z\"" {  } { { "rtl/ram_combMem_17.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_17.sv" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1740594680157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram_combMem_17.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ram_combMem_17.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_combMem_17 " "Found entity 1: ram_combMem_17" {  } { { "rtl/ram_combMem_17.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_17.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_combMem_15.sv(103) " "Verilog HDL warning at ram_combMem_15.sv(103): extended using \"x\" or \"z\"" {  } { { "rtl/ram_combMem_15.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_15.sv" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1740594680158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram_combMem_15.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ram_combMem_15.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_combMem_15 " "Found entity 1: ram_combMem_15" {  } { { "rtl/ram_combMem_15.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_15.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680158 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_combMem_14.sv(103) " "Verilog HDL warning at ram_combMem_14.sv(103): extended using \"x\" or \"z\"" {  } { { "rtl/ram_combMem_14.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_14.sv" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1740594680158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram_combMem_14.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ram_combMem_14.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_combMem_14 " "Found entity 1: ram_combMem_14" {  } { { "rtl/ram_combMem_14.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_14.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680159 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_combMem_13.sv(103) " "Verilog HDL warning at ram_combMem_13.sv(103): extended using \"x\" or \"z\"" {  } { { "rtl/ram_combMem_13.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_13.sv" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1740594680159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram_combMem_13.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ram_combMem_13.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_combMem_13 " "Found entity 1: ram_combMem_13" {  } { { "rtl/ram_combMem_13.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_13.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680160 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_combMem_12.sv(103) " "Verilog HDL warning at ram_combMem_12.sv(103): extended using \"x\" or \"z\"" {  } { { "rtl/ram_combMem_12.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_12.sv" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1740594680160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram_combMem_12.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ram_combMem_12.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_combMem_12 " "Found entity 1: ram_combMem_12" {  } { { "rtl/ram_combMem_12.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_12.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680160 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_combMem_11.sv(103) " "Verilog HDL warning at ram_combMem_11.sv(103): extended using \"x\" or \"z\"" {  } { { "rtl/ram_combMem_11.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_11.sv" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1740594680161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram_combMem_11.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ram_combMem_11.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_combMem_11 " "Found entity 1: ram_combMem_11" {  } { { "rtl/ram_combMem_11.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_11.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680161 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_combMem_10.sv(103) " "Verilog HDL warning at ram_combMem_10.sv(103): extended using \"x\" or \"z\"" {  } { { "rtl/ram_combMem_10.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_10.sv" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1740594680161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram_combMem_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ram_combMem_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_combMem_10 " "Found entity 1: ram_combMem_10" {  } { { "rtl/ram_combMem_10.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_10.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680162 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_combMem_1.sv(103) " "Verilog HDL warning at ram_combMem_1.sv(103): extended using \"x\" or \"z\"" {  } { { "rtl/ram_combMem_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_1.sv" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1740594680162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram_combMem_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ram_combMem_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_combMem_1 " "Found entity 1: ram_combMem_1" {  } { { "rtl/ram_combMem_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_1.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680162 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_combMem_0.sv(103) " "Verilog HDL warning at ram_combMem_0.sv(103): extended using \"x\" or \"z\"" {  } { { "rtl/ram_combMem_0.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_0.sv" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1740594680163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram_combMem_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ram_combMem_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_combMem_0 " "Found entity 1: ram_combMem_0" {  } { { "rtl/ram_combMem_0.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_0.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram_combMem.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ram_combMem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_combMem " "Found entity 1: ram_combMem" {  } { { "rtl/ram_combMem.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/Queue_74.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/Queue_74.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Queue_74 " "Found entity 1: Queue_74" {  } { { "rtl/Queue_74.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue_74.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/Queue_73.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/Queue_73.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Queue_73 " "Found entity 1: Queue_73" {  } { { "rtl/Queue_73.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue_73.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/Queue_7.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/Queue_7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Queue_7 " "Found entity 1: Queue_7" {  } { { "rtl/Queue_7.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue_7.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/Queue_6.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/Queue_6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Queue_6 " "Found entity 1: Queue_6" {  } { { "rtl/Queue_6.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue_6.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/Queue_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/Queue_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Queue_5 " "Found entity 1: Queue_5" {  } { { "rtl/Queue_5.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue_5.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/Queue_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/Queue_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Queue_4 " "Found entity 1: Queue_4" {  } { { "rtl/Queue_4.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue_4.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/Queue_31.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/Queue_31.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Queue_31 " "Found entity 1: Queue_31" {  } { { "rtl/Queue_31.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue_31.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/Queue_30.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/Queue_30.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Queue_30 " "Found entity 1: Queue_30" {  } { { "rtl/Queue_30.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue_30.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/Queue_23.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/Queue_23.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Queue_23 " "Found entity 1: Queue_23" {  } { { "rtl/Queue_23.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue_23.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/Queue_22.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/Queue_22.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Queue_22 " "Found entity 1: Queue_22" {  } { { "rtl/Queue_22.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue_22.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/Queue_21.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/Queue_21.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Queue_21 " "Found entity 1: Queue_21" {  } { { "rtl/Queue_21.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue_21.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/Queue_17.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/Queue_17.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Queue_17 " "Found entity 1: Queue_17" {  } { { "rtl/Queue_17.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue_17.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/Queue_15.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/Queue_15.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Queue_15 " "Found entity 1: Queue_15" {  } { { "rtl/Queue_15.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue_15.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/Queue_13.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/Queue_13.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Queue_13 " "Found entity 1: Queue_13" {  } { { "rtl/Queue_13.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue_13.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/Queue_12.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/Queue_12.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Queue_12 " "Found entity 1: Queue_12" {  } { { "rtl/Queue_12.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue_12.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/Queue_11.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/Queue_11.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Queue_11 " "Found entity 1: Queue_11" {  } { { "rtl/Queue_11.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue_11.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/Queue_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/Queue_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Queue_10 " "Found entity 1: Queue_10" {  } { { "rtl/Queue_10.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue_10.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/Queue_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/Queue_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Queue_1 " "Found entity 1: Queue_1" {  } { { "rtl/Queue_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue_1.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/Queue.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/Queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Queue " "Found entity 1: Queue" {  } { { "rtl/Queue.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/PTW.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/PTW.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PTW " "Found entity 1: PTW" {  } { { "rtl/PTW.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PTW.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ProbePicker.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ProbePicker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProbePicker " "Found entity 1: ProbePicker" {  } { { "rtl/ProbePicker.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ProbePicker.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/PMPChecker_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/PMPChecker_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PMPChecker_2 " "Found entity 1: PMPChecker_2" {  } { { "rtl/PMPChecker_2.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PMPChecker_2.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/PMPChecker.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/PMPChecker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PMPChecker " "Found entity 1: PMPChecker" {  } { { "rtl/PMPChecker.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PMPChecker.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/PLICFanIn.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/PLICFanIn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PLICFanIn " "Found entity 1: PLICFanIn" {  } { { "rtl/PLICFanIn.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PLICFanIn.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/PeripheryBus_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/PeripheryBus_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PeripheryBus_1 " "Found entity 1: PeripheryBus_1" {  } { { "rtl/PeripheryBus_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PeripheryBus_1.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/PeripheryBus.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/PeripheryBus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PeripheryBus " "Found entity 1: PeripheryBus" {  } { { "rtl/PeripheryBus.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PeripheryBus.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/OptimizationBarrier_22.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/OptimizationBarrier_22.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OptimizationBarrier_22 " "Found entity 1: OptimizationBarrier_22" {  } { { "rtl/OptimizationBarrier_22.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/OptimizationBarrier_22.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/OptimizationBarrier_21.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/OptimizationBarrier_21.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OptimizationBarrier_21 " "Found entity 1: OptimizationBarrier_21" {  } { { "rtl/OptimizationBarrier_21.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/OptimizationBarrier_21.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/OptimizationBarrier.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/OptimizationBarrier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OptimizationBarrier " "Found entity 1: OptimizationBarrier" {  } { { "rtl/OptimizationBarrier.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/OptimizationBarrier.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/NonSyncResetSynchronizerPrimitiveShiftReg_d3.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/NonSyncResetSynchronizerPrimitiveShiftReg_d3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NonSyncResetSynchronizerPrimitiveShiftReg_d3 " "Found entity 1: NonSyncResetSynchronizerPrimitiveShiftReg_d3" {  } { { "rtl/NonSyncResetSynchronizerPrimitiveShiftReg_d3.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/NonSyncResetSynchronizerPrimitiveShiftReg_d3.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/MulDiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/MulDiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MulDiv " "Found entity 1: MulDiv" {  } { { "rtl/MulDiv.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/MulDiv.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/MulAddRecFNToRaw_preMul_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/MulAddRecFNToRaw_preMul_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MulAddRecFNToRaw_preMul_1 " "Found entity 1: MulAddRecFNToRaw_preMul_1" {  } { { "rtl/MulAddRecFNToRaw_preMul_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/MulAddRecFNToRaw_preMul_1.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/MulAddRecFNToRaw_preMul.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/MulAddRecFNToRaw_preMul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MulAddRecFNToRaw_preMul " "Found entity 1: MulAddRecFNToRaw_preMul" {  } { { "rtl/MulAddRecFNToRaw_preMul.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/MulAddRecFNToRaw_preMul.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/MulAddRecFNToRaw_postMul_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/MulAddRecFNToRaw_postMul_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MulAddRecFNToRaw_postMul_1 " "Found entity 1: MulAddRecFNToRaw_postMul_1" {  } { { "rtl/MulAddRecFNToRaw_postMul_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/MulAddRecFNToRaw_postMul_1.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/MulAddRecFNToRaw_postMul.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/MulAddRecFNToRaw_postMul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MulAddRecFNToRaw_postMul " "Found entity 1: MulAddRecFNToRaw_postMul" {  } { { "rtl/MulAddRecFNToRaw_postMul.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/MulAddRecFNToRaw_postMul.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/MulAddRecFNPipe_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/MulAddRecFNPipe_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MulAddRecFNPipe_1 " "Found entity 1: MulAddRecFNPipe_1" {  } { { "rtl/MulAddRecFNPipe_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/MulAddRecFNPipe_1.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/MulAddRecFNPipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/MulAddRecFNPipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MulAddRecFNPipe " "Found entity 1: MulAddRecFNPipe" {  } { { "rtl/MulAddRecFNPipe.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/MulAddRecFNPipe.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mems.v 8 8 " "Found 8 design units, including 8 entities, in source file rtl/mems.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_arrays_0_ext " "Found entity 1: data_arrays_0_ext" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680207 ""} { "Info" "ISGN_ENTITY_NAME" "2 tag_array_0_ext " "Found entity 2: tag_array_0_ext" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680207 ""} { "Info" "ISGN_ENTITY_NAME" "3 data_arrays_0_0_ext " "Found entity 3: data_arrays_0_0_ext" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680207 ""} { "Info" "ISGN_ENTITY_NAME" "4 mem_ext " "Found entity 4: mem_ext" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 277 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680207 ""} { "Info" "ISGN_ENTITY_NAME" "5 split_data_arrays_0_ext " "Found entity 5: split_data_arrays_0_ext" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 489 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680207 ""} { "Info" "ISGN_ENTITY_NAME" "6 split_tag_array_0_ext " "Found entity 6: split_tag_array_0_ext" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680207 ""} { "Info" "ISGN_ENTITY_NAME" "7 split_data_arrays_0_0_ext " "Found entity 7: split_data_arrays_0_0_ext" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 563 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680207 ""} { "Info" "ISGN_ENTITY_NAME" "8 split_mem_ext " "Found entity 8: split_mem_ext" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/MemoryBus.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/MemoryBus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryBus " "Found entity 1: MemoryBus" {  } { { "rtl/MemoryBus.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/MemoryBus.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mem_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mem_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_0 " "Found entity 1: mem_0" {  } { { "rtl/mem_0.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mem_0.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "rtl/mem.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mem.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/LevelGateway.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/LevelGateway.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LevelGateway " "Found entity 1: LevelGateway" {  } { { "rtl/LevelGateway.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/LevelGateway.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/JtagTapController.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/JtagTapController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JtagTapController " "Found entity 1: JtagTapController" {  } { { "rtl/JtagTapController.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/JtagTapController.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/JtagStateMachine.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/JtagStateMachine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JtagStateMachine " "Found entity 1: JtagStateMachine" {  } { { "rtl/JtagStateMachine.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/JtagStateMachine.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/JtagBypassChain.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/JtagBypassChain.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JtagBypassChain " "Found entity 1: JtagBypassChain" {  } { { "rtl/JtagBypassChain.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/JtagBypassChain.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/IOCell.v 2 2 " "Found 2 design units, including 2 entities, in source file rtl/IOCell.v" { { "Info" "ISGN_ENTITY_NAME" "1 GenericDigitalInIOCell " "Found entity 1: GenericDigitalInIOCell" {  } { { "rtl/IOCell.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/IOCell.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680215 ""} { "Info" "ISGN_ENTITY_NAME" "2 GenericDigitalOutIOCell " "Found entity 2: GenericDigitalOutIOCell" {  } { { "rtl/IOCell.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/IOCell.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/IntXbar_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/IntXbar_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IntXbar_1 " "Found entity 1: IntXbar_1" {  } { { "rtl/IntXbar_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/IntXbar_1.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/IntXbar.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/IntXbar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IntXbar " "Found entity 1: IntXbar" {  } { { "rtl/IntXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/IntXbar.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/IntToFP.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/IntToFP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IntToFP " "Found entity 1: IntToFP" {  } { { "rtl/IntToFP.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/IntToFP.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/IntSyncSyncCrossingSink_29.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/IntSyncSyncCrossingSink_29.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IntSyncSyncCrossingSink_29 " "Found entity 1: IntSyncSyncCrossingSink_29" {  } { { "rtl/IntSyncSyncCrossingSink_29.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/IntSyncSyncCrossingSink_29.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/IntSyncSyncCrossingSink_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/IntSyncSyncCrossingSink_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IntSyncSyncCrossingSink_1 " "Found entity 1: IntSyncSyncCrossingSink_1" {  } { { "rtl/IntSyncSyncCrossingSink_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/IntSyncSyncCrossingSink_1.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/IntSyncSyncCrossingSink.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/IntSyncSyncCrossingSink.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IntSyncSyncCrossingSink " "Found entity 1: IntSyncSyncCrossingSink" {  } { { "rtl/IntSyncSyncCrossingSink.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/IntSyncSyncCrossingSink.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/IntSyncCrossingSource_30.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/IntSyncCrossingSource_30.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IntSyncCrossingSource_30 " "Found entity 1: IntSyncCrossingSource_30" {  } { { "rtl/IntSyncCrossingSource_30.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/IntSyncCrossingSource_30.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/IntSyncCrossingSource_17.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/IntSyncCrossingSource_17.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IntSyncCrossingSource_17 " "Found entity 1: IntSyncCrossingSource_17" {  } { { "rtl/IntSyncCrossingSource_17.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/IntSyncCrossingSource_17.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/IntSyncCrossingSource_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/IntSyncCrossingSource_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IntSyncCrossingSource_16 " "Found entity 1: IntSyncCrossingSource_16" {  } { { "rtl/IntSyncCrossingSource_16.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/IntSyncCrossingSource_16.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/IntSyncCrossingSource_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/IntSyncCrossingSource_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IntSyncCrossingSource_1 " "Found entity 1: IntSyncCrossingSource_1" {  } { { "rtl/IntSyncCrossingSource_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/IntSyncCrossingSource_1.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/IntSyncAsyncCrossingSink.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/IntSyncAsyncCrossingSink.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IntSyncAsyncCrossingSink " "Found entity 1: IntSyncAsyncCrossingSink" {  } { { "rtl/IntSyncAsyncCrossingSink.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/IntSyncAsyncCrossingSink.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/INToRecFN_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/INToRecFN_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 INToRecFN_1 " "Found entity 1: INToRecFN_1" {  } { { "rtl/INToRecFN_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/INToRecFN_1.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/INToRecFN.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/INToRecFN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 INToRecFN " "Found entity 1: INToRecFN" {  } { { "rtl/INToRecFN.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/INToRecFN.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ICache.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ICache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ICache " "Found entity 1: ICache" {  } { { "rtl/ICache.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ICache.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/IBuf.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/IBuf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IBuf " "Found entity 1: IBuf" {  } { { "rtl/IBuf.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/IBuf.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/HellaPeekingArbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/HellaPeekingArbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HellaPeekingArbiter " "Found entity 1: HellaPeekingArbiter" {  } { { "rtl/HellaPeekingArbiter.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/HellaPeekingArbiter.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/HellaCacheArbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/HellaCacheArbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HellaCacheArbiter " "Found entity 1: HellaCacheArbiter" {  } { { "rtl/HellaCacheArbiter.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/HellaCacheArbiter.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/GenericSerializer.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/GenericSerializer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GenericSerializer " "Found entity 1: GenericSerializer" {  } { { "rtl/GenericSerializer.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/GenericSerializer.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/GenericDeserializer.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/GenericDeserializer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GenericDeserializer " "Found entity 1: GenericDeserializer" {  } { { "rtl/GenericDeserializer.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/GenericDeserializer.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/Frontend.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/Frontend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Frontend " "Found entity 1: Frontend" {  } { { "rtl/Frontend.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Frontend.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/FPUFMAPipe_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/FPUFMAPipe_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPUFMAPipe_1 " "Found entity 1: FPUFMAPipe_1" {  } { { "rtl/FPUFMAPipe_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/FPUFMAPipe_1.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/FPUFMAPipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/FPUFMAPipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPUFMAPipe " "Found entity 1: FPUFMAPipe" {  } { { "rtl/FPUFMAPipe.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/FPUFMAPipe.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/FPUDecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/FPUDecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPUDecoder " "Found entity 1: FPUDecoder" {  } { { "rtl/FPUDecoder.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/FPUDecoder.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/FPU.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/FPU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPU " "Found entity 1: FPU" {  } { { "rtl/FPU.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/FPU.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/FPToInt.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/FPToInt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPToInt " "Found entity 1: FPToInt" {  } { { "rtl/FPToInt.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/FPToInt.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/FPToFP.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/FPToFP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPToFP " "Found entity 1: FPToFP" {  } { { "rtl/FPToFP.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/FPToFP.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/FixedClockBroadcast_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/FixedClockBroadcast_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FixedClockBroadcast_3 " "Found entity 1: FixedClockBroadcast_3" {  } { { "rtl/FixedClockBroadcast_3.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/FixedClockBroadcast_3.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/FixedClockBroadcast_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/FixedClockBroadcast_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FixedClockBroadcast_1 " "Found entity 1: FixedClockBroadcast_1" {  } { { "rtl/FixedClockBroadcast_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/FixedClockBroadcast_1.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/FixedClockBroadcast.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/FixedClockBroadcast.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FixedClockBroadcast " "Found entity 1: FixedClockBroadcast" {  } { { "rtl/FixedClockBroadcast.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/FixedClockBroadcast.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/fifoff_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/fifoff_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifoff_bb " "Found entity 1: fifoff_bb" {  } { { "rtl/fifoff_bb.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/fifoff_bb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/fifo_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/fifo_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_bb " "Found entity 1: fifo_bb" {  } { { "rtl/fifo_bb.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/fifo_bb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ErrorDeviceWrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ErrorDeviceWrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ErrorDeviceWrapper " "Found entity 1: ErrorDeviceWrapper" {  } { { "rtl/ErrorDeviceWrapper.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ErrorDeviceWrapper.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/DMIToTL.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/DMIToTL.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DMIToTL " "Found entity 1: DMIToTL" {  } { { "rtl/DMIToTL.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DMIToTL.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/DigitalTop.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/DigitalTop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalTop " "Found entity 1: DigitalTop" {  } { { "rtl/DigitalTop.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DigitalTop.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/DebugTransportModuleJTAG.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/DebugTransportModuleJTAG.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DebugTransportModuleJTAG " "Found entity 1: DebugTransportModuleJTAG" {  } { { "rtl/DebugTransportModuleJTAG.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DebugTransportModuleJTAG.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/DCacheDataArray.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/DCacheDataArray.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DCacheDataArray " "Found entity 1: DCacheDataArray" {  } { { "rtl/DCacheDataArray.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DCacheDataArray.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680255 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DCache.sv(564) " "Verilog HDL warning at DCache.sv(564): extended using \"x\" or \"z\"" {  } { { "rtl/DCache.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DCache.sv" 564 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1740594680256 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DCache.sv(565) " "Verilog HDL warning at DCache.sv(565): extended using \"x\" or \"z\"" {  } { { "rtl/DCache.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DCache.sv" 565 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1740594680257 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DCache.sv(566) " "Verilog HDL warning at DCache.sv(566): extended using \"x\" or \"z\"" {  } { { "rtl/DCache.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DCache.sv" 566 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1740594680257 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DCache.sv(567) " "Verilog HDL warning at DCache.sv(567): extended using \"x\" or \"z\"" {  } { { "rtl/DCache.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DCache.sv" 567 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1740594680257 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DCache.sv(568) " "Verilog HDL warning at DCache.sv(568): extended using \"x\" or \"z\"" {  } { { "rtl/DCache.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DCache.sv" 568 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1740594680257 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DCache.sv(569) " "Verilog HDL warning at DCache.sv(569): extended using \"x\" or \"z\"" {  } { { "rtl/DCache.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DCache.sv" 569 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1740594680257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/DCache.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/DCache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DCache " "Found entity 1: DCache" {  } { { "rtl/DCache.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DCache.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/data_arrays_1_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/data_arrays_1_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_arrays_1_0 " "Found entity 1: data_arrays_1_0" {  } { { "rtl/data_arrays_1_0.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/data_arrays_1_0.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/data_arrays_0_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/data_arrays_0_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_arrays_0_0 " "Found entity 1: data_arrays_0_0" {  } { { "rtl/data_arrays_0_0.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/data_arrays_0_0.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/data_arrays_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/data_arrays_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_arrays_0 " "Found entity 1: data_arrays_0" {  } { { "rtl/data_arrays_0.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/data_arrays_0.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/CSRFile_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/CSRFile_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CSRFile_1 " "Found entity 1: CSRFile_1" {  } { { "rtl/CSRFile_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/CSRFile_1.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/CSRFile.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/CSRFile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CSRFile " "Found entity 1: CSRFile" {  } { { "rtl/CSRFile.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/CSRFile.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/CompareRecFN.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/CompareRecFN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CompareRecFN " "Found entity 1: CompareRecFN" {  } { { "rtl/CompareRecFN.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/CompareRecFN.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/CoherenceManagerWrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/CoherenceManagerWrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CoherenceManagerWrapper " "Found entity 1: CoherenceManagerWrapper" {  } { { "rtl/CoherenceManagerWrapper.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/CoherenceManagerWrapper.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ClockSinkDomain_6.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ClockSinkDomain_6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockSinkDomain_6 " "Found entity 1: ClockSinkDomain_6" {  } { { "rtl/ClockSinkDomain_6.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ClockSinkDomain_6.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ClockSinkDomain_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ClockSinkDomain_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockSinkDomain_4 " "Found entity 1: ClockSinkDomain_4" {  } { { "rtl/ClockSinkDomain_4.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ClockSinkDomain_4.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ClockSinkDomain_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ClockSinkDomain_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockSinkDomain_3 " "Found entity 1: ClockSinkDomain_3" {  } { { "rtl/ClockSinkDomain_3.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ClockSinkDomain_3.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ClockSinkDomain_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ClockSinkDomain_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockSinkDomain_2 " "Found entity 1: ClockSinkDomain_2" {  } { { "rtl/ClockSinkDomain_2.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ClockSinkDomain_2.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ClockSinkDomain_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ClockSinkDomain_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockSinkDomain_1 " "Found entity 1: ClockSinkDomain_1" {  } { { "rtl/ClockSinkDomain_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ClockSinkDomain_1.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ClockSinkDomain.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ClockSinkDomain.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockSinkDomain " "Found entity 1: ClockSinkDomain" {  } { { "rtl/ClockSinkDomain.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ClockSinkDomain.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ClockGroupResetSynchronizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ClockGroupResetSynchronizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockGroupResetSynchronizer " "Found entity 1: ClockGroupResetSynchronizer" {  } { { "rtl/ClockGroupResetSynchronizer.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ClockGroupResetSynchronizer.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ClockGroupParameterModifier_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ClockGroupParameterModifier_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockGroupParameterModifier_1 " "Found entity 1: ClockGroupParameterModifier_1" {  } { { "rtl/ClockGroupParameterModifier_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ClockGroupParameterModifier_1.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ClockGroupParameterModifier.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ClockGroupParameterModifier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockGroupParameterModifier " "Found entity 1: ClockGroupParameterModifier" {  } { { "rtl/ClockGroupParameterModifier.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ClockGroupParameterModifier.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ClockGroupCombiner.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ClockGroupCombiner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockGroupCombiner " "Found entity 1: ClockGroupCombiner" {  } { { "rtl/ClockGroupCombiner.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ClockGroupCombiner.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ClockGroupAggregator_6.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ClockGroupAggregator_6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockGroupAggregator_6 " "Found entity 1: ClockGroupAggregator_6" {  } { { "rtl/ClockGroupAggregator_6.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ClockGroupAggregator_6.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ClockGroup.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ClockGroup.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockGroup " "Found entity 1: ClockGroup" {  } { { "rtl/ClockGroup.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ClockGroup.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ClockCrossingReg_w8.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ClockCrossingReg_w8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockCrossingReg_w8 " "Found entity 1: ClockCrossingReg_w8" {  } { { "rtl/ClockCrossingReg_w8.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ClockCrossingReg_w8.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ClockCrossingReg_w55.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ClockCrossingReg_w55.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockCrossingReg_w55 " "Found entity 1: ClockCrossingReg_w55" {  } { { "rtl/ClockCrossingReg_w55.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ClockCrossingReg_w55.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ClockCrossingReg_w43.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ClockCrossingReg_w43.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockCrossingReg_w43 " "Found entity 1: ClockCrossingReg_w43" {  } { { "rtl/ClockCrossingReg_w43.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ClockCrossingReg_w43.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ClockCrossingReg_w21.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ClockCrossingReg_w21.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockCrossingReg_w21 " "Found entity 1: ClockCrossingReg_w21" {  } { { "rtl/ClockCrossingReg_w21.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ClockCrossingReg_w21.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/CLINT.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/CLINT.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLINT " "Found entity 1: CLINT" {  } { { "rtl/CLINT.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/CLINT.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ChipTop.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ChipTop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ChipTop " "Found entity 1: ChipTop" {  } { { "rtl/ChipTop.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ChipTop.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/CaptureUpdateChain_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/CaptureUpdateChain_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CaptureUpdateChain_2 " "Found entity 1: CaptureUpdateChain_2" {  } { { "rtl/CaptureUpdateChain_2.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/CaptureUpdateChain_2.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/CaptureUpdateChain_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/CaptureUpdateChain_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CaptureUpdateChain_1 " "Found entity 1: CaptureUpdateChain_1" {  } { { "rtl/CaptureUpdateChain_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/CaptureUpdateChain_1.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/CaptureUpdateChain.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/CaptureUpdateChain.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CaptureUpdateChain " "Found entity 1: CaptureUpdateChain" {  } { { "rtl/CaptureUpdateChain.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/CaptureUpdateChain.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/CaptureChain.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/CaptureChain.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CaptureChain " "Found entity 1: CaptureChain" {  } { { "rtl/CaptureChain.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/CaptureChain.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/BundleBridgeNexus_42.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/BundleBridgeNexus_42.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BundleBridgeNexus_42 " "Found entity 1: BundleBridgeNexus_42" {  } { { "rtl/BundleBridgeNexus_42.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/BundleBridgeNexus_42.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/BreakpointUnit.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/BreakpointUnit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BreakpointUnit " "Found entity 1: BreakpointUnit" {  } { { "rtl/BreakpointUnit.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/BreakpointUnit.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/AsyncValidSync.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/AsyncValidSync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncValidSync " "Found entity 1: AsyncValidSync" {  } { { "rtl/AsyncValidSync.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncValidSync.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/AsyncResetSynchronizerShiftReg_w4_d3_i0.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/AsyncResetSynchronizerShiftReg_w4_d3_i0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncResetSynchronizerShiftReg_w4_d3_i0 " "Found entity 1: AsyncResetSynchronizerShiftReg_w4_d3_i0" {  } { { "rtl/AsyncResetSynchronizerShiftReg_w4_d3_i0.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncResetSynchronizerShiftReg_w4_d3_i0.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED " "Found entity 1: AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED" {  } { { "rtl/AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/AsyncResetSynchronizerShiftReg_w1_d3_i0_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/AsyncResetSynchronizerShiftReg_w1_d3_i0_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncResetSynchronizerShiftReg_w1_d3_i0_2 " "Found entity 1: AsyncResetSynchronizerShiftReg_w1_d3_i0_2" {  } { { "rtl/AsyncResetSynchronizerShiftReg_w1_d3_i0_2.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncResetSynchronizerShiftReg_w1_d3_i0_2.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/AsyncResetSynchronizerShiftReg_w1_d3_i0.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/AsyncResetSynchronizerShiftReg_w1_d3_i0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncResetSynchronizerShiftReg_w1_d3_i0 " "Found entity 1: AsyncResetSynchronizerShiftReg_w1_d3_i0" {  } { { "rtl/AsyncResetSynchronizerShiftReg_w1_d3_i0.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncResetSynchronizerShiftReg_w1_d3_i0.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED " "Found entity 1: AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED" {  } { { "rtl/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 " "Found entity 1: AsyncResetSynchronizerPrimitiveShiftReg_d3_i0" {  } { { "rtl/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/AsyncResetRegVec_w8_i0.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/AsyncResetRegVec_w8_i0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncResetRegVec_w8_i0 " "Found entity 1: AsyncResetRegVec_w8_i0" {  } { { "rtl/AsyncResetRegVec_w8_i0.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncResetRegVec_w8_i0.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/AsyncResetRegVec_w2_i0.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/AsyncResetRegVec_w2_i0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncResetRegVec_w2_i0 " "Found entity 1: AsyncResetRegVec_w2_i0" {  } { { "rtl/AsyncResetRegVec_w2_i0.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncResetRegVec_w2_i0.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/AsyncResetRegVec_w1_i1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/AsyncResetRegVec_w1_i1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncResetRegVec_w1_i1 " "Found entity 1: AsyncResetRegVec_w1_i1" {  } { { "rtl/AsyncResetRegVec_w1_i1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncResetRegVec_w1_i1.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/AsyncResetRegVec_w1_i0.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/AsyncResetRegVec_w1_i0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncResetRegVec_w1_i0 " "Found entity 1: AsyncResetRegVec_w1_i0" {  } { { "rtl/AsyncResetRegVec_w1_i0.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncResetRegVec_w1_i0.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/AsyncResetRegVec_w14_i0.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/AsyncResetRegVec_w14_i0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncResetRegVec_w14_i0 " "Found entity 1: AsyncResetRegVec_w14_i0" {  } { { "rtl/AsyncResetRegVec_w14_i0.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncResetRegVec_w14_i0.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/AsyncResetReg.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/AsyncResetReg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncResetReg " "Found entity 1: AsyncResetReg" {  } { { "rtl/AsyncResetReg.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncResetReg.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/AsyncQueueSource_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/AsyncQueueSource_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncQueueSource_4 " "Found entity 1: AsyncQueueSource_4" {  } { { "rtl/AsyncQueueSource_4.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncQueueSource_4.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/AsyncQueueSource_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/AsyncQueueSource_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncQueueSource_3 " "Found entity 1: AsyncQueueSource_3" {  } { { "rtl/AsyncQueueSource_3.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncQueueSource_3.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/AsyncQueueSource_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/AsyncQueueSource_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncQueueSource_2 " "Found entity 1: AsyncQueueSource_2" {  } { { "rtl/AsyncQueueSource_2.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncQueueSource_2.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/AsyncQueueSource.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/AsyncQueueSource.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncQueueSource " "Found entity 1: AsyncQueueSource" {  } { { "rtl/AsyncQueueSource.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncQueueSource.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/AsyncQueueSink_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/AsyncQueueSink_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncQueueSink_4 " "Found entity 1: AsyncQueueSink_4" {  } { { "rtl/AsyncQueueSink_4.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncQueueSink_4.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/AsyncQueueSink_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/AsyncQueueSink_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncQueueSink_3 " "Found entity 1: AsyncQueueSink_3" {  } { { "rtl/AsyncQueueSink_3.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncQueueSink_3.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/AsyncQueueSink_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/AsyncQueueSink_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncQueueSink_2 " "Found entity 1: AsyncQueueSink_2" {  } { { "rtl/AsyncQueueSink_2.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncQueueSink_2.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/AsyncQueueSink.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/AsyncQueueSink.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncQueueSink " "Found entity 1: AsyncQueueSink" {  } { { "rtl/AsyncQueueSink.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncQueueSink.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/AsyncQueue.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/AsyncQueue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncQueue " "Found entity 1: AsyncQueue" {  } { { "rtl/AsyncQueue.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncQueue.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/Arbiter_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/Arbiter_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arbiter_1 " "Found entity 1: Arbiter_1" {  } { { "rtl/Arbiter_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Arbiter_1.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/Arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/Arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arbiter " "Found entity 1: Arbiter" {  } { { "rtl/Arbiter.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Arbiter.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/AMOALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/AMOALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AMOALU " "Found entity 1: AMOALU" {  } { { "rtl/AMOALU.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AMOALU.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "rtl/ALU.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ALU.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file DE2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "DE2_115.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594680323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594680323 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(761) " "Verilog HDL or VHDL warning at TLXbar.sv(761): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 761 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680332 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(763) " "Verilog HDL or VHDL warning at TLXbar.sv(763): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680333 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(767) " "Verilog HDL or VHDL warning at TLXbar.sv(767): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 767 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680333 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(769) " "Verilog HDL or VHDL warning at TLXbar.sv(769): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 769 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680333 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(773) " "Verilog HDL or VHDL warning at TLXbar.sv(773): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 773 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680333 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(775) " "Verilog HDL or VHDL warning at TLXbar.sv(775): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 775 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680333 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(779) " "Verilog HDL or VHDL warning at TLXbar.sv(779): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 779 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680333 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(781) " "Verilog HDL or VHDL warning at TLXbar.sv(781): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 781 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680333 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(785) " "Verilog HDL or VHDL warning at TLXbar.sv(785): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 785 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680333 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(787) " "Verilog HDL or VHDL warning at TLXbar.sv(787): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 787 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680333 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(791) " "Verilog HDL or VHDL warning at TLXbar.sv(791): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 791 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680333 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(793) " "Verilog HDL or VHDL warning at TLXbar.sv(793): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 793 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680333 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(797) " "Verilog HDL or VHDL warning at TLXbar.sv(797): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 797 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680333 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(799) " "Verilog HDL or VHDL warning at TLXbar.sv(799): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 799 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680333 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(803) " "Verilog HDL or VHDL warning at TLXbar.sv(803): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 803 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680333 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(805) " "Verilog HDL or VHDL warning at TLXbar.sv(805): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 805 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680333 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(809) " "Verilog HDL or VHDL warning at TLXbar.sv(809): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 809 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680333 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(811) " "Verilog HDL or VHDL warning at TLXbar.sv(811): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 811 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680333 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(815) " "Verilog HDL or VHDL warning at TLXbar.sv(815): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 815 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680333 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(817) " "Verilog HDL or VHDL warning at TLXbar.sv(817): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 817 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680333 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(821) " "Verilog HDL or VHDL warning at TLXbar.sv(821): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 821 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680333 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(823) " "Verilog HDL or VHDL warning at TLXbar.sv(823): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 823 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680333 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(827) " "Verilog HDL or VHDL warning at TLXbar.sv(827): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 827 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(829) " "Verilog HDL or VHDL warning at TLXbar.sv(829): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 829 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(833) " "Verilog HDL or VHDL warning at TLXbar.sv(833): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 833 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(835) " "Verilog HDL or VHDL warning at TLXbar.sv(835): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 835 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(839) " "Verilog HDL or VHDL warning at TLXbar.sv(839): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 839 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(841) " "Verilog HDL or VHDL warning at TLXbar.sv(841): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 841 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(845) " "Verilog HDL or VHDL warning at TLXbar.sv(845): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 845 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(847) " "Verilog HDL or VHDL warning at TLXbar.sv(847): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 847 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(851) " "Verilog HDL or VHDL warning at TLXbar.sv(851): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 851 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(853) " "Verilog HDL or VHDL warning at TLXbar.sv(853): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 853 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(857) " "Verilog HDL or VHDL warning at TLXbar.sv(857): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 857 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(859) " "Verilog HDL or VHDL warning at TLXbar.sv(859): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 859 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(863) " "Verilog HDL or VHDL warning at TLXbar.sv(863): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 863 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(865) " "Verilog HDL or VHDL warning at TLXbar.sv(865): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 865 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(869) " "Verilog HDL or VHDL warning at TLXbar.sv(869): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 869 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(871) " "Verilog HDL or VHDL warning at TLXbar.sv(871): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 871 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(875) " "Verilog HDL or VHDL warning at TLXbar.sv(875): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 875 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(877) " "Verilog HDL or VHDL warning at TLXbar.sv(877): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 877 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(881) " "Verilog HDL or VHDL warning at TLXbar.sv(881): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 881 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(883) " "Verilog HDL or VHDL warning at TLXbar.sv(883): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 883 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(887) " "Verilog HDL or VHDL warning at TLXbar.sv(887): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 887 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(889) " "Verilog HDL or VHDL warning at TLXbar.sv(889): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 889 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(893) " "Verilog HDL or VHDL warning at TLXbar.sv(893): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 893 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(895) " "Verilog HDL or VHDL warning at TLXbar.sv(895): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 895 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(899) " "Verilog HDL or VHDL warning at TLXbar.sv(899): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 899 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar.sv(901) " "Verilog HDL or VHDL warning at TLXbar.sv(901): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar.sv" 901 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLFragmenter.sv(161) " "Verilog HDL or VHDL warning at TLFragmenter.sv(161): conditional expression evaluates to a constant" {  } { { "rtl/TLFragmenter.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter.sv" 161 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680337 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLFragmenter.sv(163) " "Verilog HDL or VHDL warning at TLFragmenter.sv(163): conditional expression evaluates to a constant" {  } { { "rtl/TLFragmenter.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter.sv" 163 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680337 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLFragmenter.sv(167) " "Verilog HDL or VHDL warning at TLFragmenter.sv(167): conditional expression evaluates to a constant" {  } { { "rtl/TLFragmenter.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter.sv" 167 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680337 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLFragmenter.sv(169) " "Verilog HDL or VHDL warning at TLFragmenter.sv(169): conditional expression evaluates to a constant" {  } { { "rtl/TLFragmenter.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter.sv" 169 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680337 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar_2.sv(274) " "Verilog HDL or VHDL warning at TLXbar_2.sv(274): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar_2.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_2.sv" 274 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680339 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar_2.sv(276) " "Verilog HDL or VHDL warning at TLXbar_2.sv(276): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar_2.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_2.sv" 276 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680340 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar_2.sv(280) " "Verilog HDL or VHDL warning at TLXbar_2.sv(280): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar_2.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_2.sv" 280 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680340 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar_2.sv(282) " "Verilog HDL or VHDL warning at TLXbar_2.sv(282): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar_2.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_2.sv" 282 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680340 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar_2.sv(286) " "Verilog HDL or VHDL warning at TLXbar_2.sv(286): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar_2.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_2.sv" 286 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680340 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar_2.sv(288) " "Verilog HDL or VHDL warning at TLXbar_2.sv(288): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar_2.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_2.sv" 288 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680340 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLAtomicAutomata.sv(309) " "Verilog HDL or VHDL warning at TLAtomicAutomata.sv(309): conditional expression evaluates to a constant" {  } { { "rtl/TLAtomicAutomata.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLAtomicAutomata.sv" 309 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680342 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLAtomicAutomata.sv(311) " "Verilog HDL or VHDL warning at TLAtomicAutomata.sv(311): conditional expression evaluates to a constant" {  } { { "rtl/TLAtomicAutomata.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLAtomicAutomata.sv" 311 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680342 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLAtomicAutomata.sv(315) " "Verilog HDL or VHDL warning at TLAtomicAutomata.sv(315): conditional expression evaluates to a constant" {  } { { "rtl/TLAtomicAutomata.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLAtomicAutomata.sv" 315 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680342 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLAtomicAutomata.sv(317) " "Verilog HDL or VHDL warning at TLAtomicAutomata.sv(317): conditional expression evaluates to a constant" {  } { { "rtl/TLAtomicAutomata.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLAtomicAutomata.sv" 317 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680342 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLFragmenter_1.sv(161) " "Verilog HDL or VHDL warning at TLFragmenter_1.sv(161): conditional expression evaluates to a constant" {  } { { "rtl/TLFragmenter_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_1.sv" 161 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680343 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLFragmenter_1.sv(163) " "Verilog HDL or VHDL warning at TLFragmenter_1.sv(163): conditional expression evaluates to a constant" {  } { { "rtl/TLFragmenter_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_1.sv" 163 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680343 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLFragmenter_1.sv(167) " "Verilog HDL or VHDL warning at TLFragmenter_1.sv(167): conditional expression evaluates to a constant" {  } { { "rtl/TLFragmenter_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_1.sv" 167 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680343 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLFragmenter_1.sv(169) " "Verilog HDL or VHDL warning at TLFragmenter_1.sv(169): conditional expression evaluates to a constant" {  } { { "rtl/TLFragmenter_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_1.sv" 169 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680343 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLFragmenter_2.sv(163) " "Verilog HDL or VHDL warning at TLFragmenter_2.sv(163): conditional expression evaluates to a constant" {  } { { "rtl/TLFragmenter_2.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_2.sv" 163 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680344 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLFragmenter_2.sv(165) " "Verilog HDL or VHDL warning at TLFragmenter_2.sv(165): conditional expression evaluates to a constant" {  } { { "rtl/TLFragmenter_2.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_2.sv" 165 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680344 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLFragmenter_2.sv(169) " "Verilog HDL or VHDL warning at TLFragmenter_2.sv(169): conditional expression evaluates to a constant" {  } { { "rtl/TLFragmenter_2.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_2.sv" 169 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680344 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLFragmenter_2.sv(171) " "Verilog HDL or VHDL warning at TLFragmenter_2.sv(171): conditional expression evaluates to a constant" {  } { { "rtl/TLFragmenter_2.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_2.sv" 171 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680344 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar_5.sv(445) " "Verilog HDL or VHDL warning at TLXbar_5.sv(445): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar_5.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_5.sv" 445 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680351 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar_5.sv(447) " "Verilog HDL or VHDL warning at TLXbar_5.sv(447): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar_5.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_5.sv" 447 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680351 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar_5.sv(451) " "Verilog HDL or VHDL warning at TLXbar_5.sv(451): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar_5.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_5.sv" 451 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680351 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar_5.sv(453) " "Verilog HDL or VHDL warning at TLXbar_5.sv(453): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar_5.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_5.sv" 453 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680351 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar_5.sv(457) " "Verilog HDL or VHDL warning at TLXbar_5.sv(457): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar_5.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_5.sv" 457 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680351 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar_5.sv(459) " "Verilog HDL or VHDL warning at TLXbar_5.sv(459): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar_5.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_5.sv" 459 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680351 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLAtomicAutomata_1.sv(315) " "Verilog HDL or VHDL warning at TLAtomicAutomata_1.sv(315): conditional expression evaluates to a constant" {  } { { "rtl/TLAtomicAutomata_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLAtomicAutomata_1.sv" 315 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680354 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLAtomicAutomata_1.sv(317) " "Verilog HDL or VHDL warning at TLAtomicAutomata_1.sv(317): conditional expression evaluates to a constant" {  } { { "rtl/TLAtomicAutomata_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLAtomicAutomata_1.sv" 317 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680354 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLAtomicAutomata_1.sv(321) " "Verilog HDL or VHDL warning at TLAtomicAutomata_1.sv(321): conditional expression evaluates to a constant" {  } { { "rtl/TLAtomicAutomata_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLAtomicAutomata_1.sv" 321 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680354 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLAtomicAutomata_1.sv(323) " "Verilog HDL or VHDL warning at TLAtomicAutomata_1.sv(323): conditional expression evaluates to a constant" {  } { { "rtl/TLAtomicAutomata_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLAtomicAutomata_1.sv" 323 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680354 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLFragmenter_7.sv(161) " "Verilog HDL or VHDL warning at TLFragmenter_7.sv(161): conditional expression evaluates to a constant" {  } { { "rtl/TLFragmenter_7.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_7.sv" 161 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680355 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLFragmenter_7.sv(163) " "Verilog HDL or VHDL warning at TLFragmenter_7.sv(163): conditional expression evaluates to a constant" {  } { { "rtl/TLFragmenter_7.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_7.sv" 163 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680355 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLFragmenter_7.sv(167) " "Verilog HDL or VHDL warning at TLFragmenter_7.sv(167): conditional expression evaluates to a constant" {  } { { "rtl/TLFragmenter_7.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_7.sv" 167 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680355 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLFragmenter_7.sv(169) " "Verilog HDL or VHDL warning at TLFragmenter_7.sv(169): conditional expression evaluates to a constant" {  } { { "rtl/TLFragmenter_7.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_7.sv" 169 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680356 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLFragmenter_8.sv(161) " "Verilog HDL or VHDL warning at TLFragmenter_8.sv(161): conditional expression evaluates to a constant" {  } { { "rtl/TLFragmenter_8.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_8.sv" 161 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680356 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLFragmenter_8.sv(163) " "Verilog HDL or VHDL warning at TLFragmenter_8.sv(163): conditional expression evaluates to a constant" {  } { { "rtl/TLFragmenter_8.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_8.sv" 163 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680356 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLFragmenter_8.sv(167) " "Verilog HDL or VHDL warning at TLFragmenter_8.sv(167): conditional expression evaluates to a constant" {  } { { "rtl/TLFragmenter_8.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_8.sv" 167 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680356 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLFragmenter_8.sv(169) " "Verilog HDL or VHDL warning at TLFragmenter_8.sv(169): conditional expression evaluates to a constant" {  } { { "rtl/TLFragmenter_8.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_8.sv" 169 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680356 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLFragmenter_9.sv(161) " "Verilog HDL or VHDL warning at TLFragmenter_9.sv(161): conditional expression evaluates to a constant" {  } { { "rtl/TLFragmenter_9.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_9.sv" 161 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680357 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLFragmenter_9.sv(163) " "Verilog HDL or VHDL warning at TLFragmenter_9.sv(163): conditional expression evaluates to a constant" {  } { { "rtl/TLFragmenter_9.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_9.sv" 163 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680357 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLFragmenter_9.sv(167) " "Verilog HDL or VHDL warning at TLFragmenter_9.sv(167): conditional expression evaluates to a constant" {  } { { "rtl/TLFragmenter_9.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_9.sv" 167 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680357 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLFragmenter_9.sv(169) " "Verilog HDL or VHDL warning at TLFragmenter_9.sv(169): conditional expression evaluates to a constant" {  } { { "rtl/TLFragmenter_9.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_9.sv" 169 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680357 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLFragmenter_10.sv(151) " "Verilog HDL or VHDL warning at TLFragmenter_10.sv(151): conditional expression evaluates to a constant" {  } { { "rtl/TLFragmenter_10.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_10.sv" 151 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680358 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLFragmenter_10.sv(153) " "Verilog HDL or VHDL warning at TLFragmenter_10.sv(153): conditional expression evaluates to a constant" {  } { { "rtl/TLFragmenter_10.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_10.sv" 153 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680358 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLFragmenter_11.sv(165) " "Verilog HDL or VHDL warning at TLFragmenter_11.sv(165): conditional expression evaluates to a constant" {  } { { "rtl/TLFragmenter_11.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_11.sv" 165 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680370 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLFragmenter_11.sv(167) " "Verilog HDL or VHDL warning at TLFragmenter_11.sv(167): conditional expression evaluates to a constant" {  } { { "rtl/TLFragmenter_11.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_11.sv" 167 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680370 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLFragmenter_11.sv(171) " "Verilog HDL or VHDL warning at TLFragmenter_11.sv(171): conditional expression evaluates to a constant" {  } { { "rtl/TLFragmenter_11.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_11.sv" 171 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680370 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLFragmenter_11.sv(173) " "Verilog HDL or VHDL warning at TLFragmenter_11.sv(173): conditional expression evaluates to a constant" {  } { { "rtl/TLFragmenter_11.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_11.sv" 173 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680370 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLBroadcast.sv(285) " "Verilog HDL or VHDL warning at TLBroadcast.sv(285): conditional expression evaluates to a constant" {  } { { "rtl/TLBroadcast.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcast.sv" 285 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680372 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLBroadcast.sv(287) " "Verilog HDL or VHDL warning at TLBroadcast.sv(287): conditional expression evaluates to a constant" {  } { { "rtl/TLBroadcast.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcast.sv" 287 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680372 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLBroadcast.sv(291) " "Verilog HDL or VHDL warning at TLBroadcast.sv(291): conditional expression evaluates to a constant" {  } { { "rtl/TLBroadcast.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcast.sv" 291 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680372 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLBroadcast.sv(293) " "Verilog HDL or VHDL warning at TLBroadcast.sv(293): conditional expression evaluates to a constant" {  } { { "rtl/TLBroadcast.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcast.sv" 293 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680372 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLBroadcast.sv(297) " "Verilog HDL or VHDL warning at TLBroadcast.sv(297): conditional expression evaluates to a constant" {  } { { "rtl/TLBroadcast.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcast.sv" 297 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680372 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLBroadcast.sv(299) " "Verilog HDL or VHDL warning at TLBroadcast.sv(299): conditional expression evaluates to a constant" {  } { { "rtl/TLBroadcast.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcast.sv" 299 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680372 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLBroadcast.sv(303) " "Verilog HDL or VHDL warning at TLBroadcast.sv(303): conditional expression evaluates to a constant" {  } { { "rtl/TLBroadcast.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcast.sv" 303 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680372 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLBroadcast.sv(305) " "Verilog HDL or VHDL warning at TLBroadcast.sv(305): conditional expression evaluates to a constant" {  } { { "rtl/TLBroadcast.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcast.sv" 305 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680372 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLBroadcast.sv(309) " "Verilog HDL or VHDL warning at TLBroadcast.sv(309): conditional expression evaluates to a constant" {  } { { "rtl/TLBroadcast.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcast.sv" 309 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680372 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLBroadcast.sv(311) " "Verilog HDL or VHDL warning at TLBroadcast.sv(311): conditional expression evaluates to a constant" {  } { { "rtl/TLBroadcast.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcast.sv" 311 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680373 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLBroadcastTracker.sv(139) " "Verilog HDL or VHDL warning at TLBroadcastTracker.sv(139): conditional expression evaluates to a constant" {  } { { "rtl/TLBroadcastTracker.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcastTracker.sv" 139 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680373 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLBroadcastTracker.sv(141) " "Verilog HDL or VHDL warning at TLBroadcastTracker.sv(141): conditional expression evaluates to a constant" {  } { { "rtl/TLBroadcastTracker.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcastTracker.sv" 141 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680373 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLBroadcastTracker.sv(145) " "Verilog HDL or VHDL warning at TLBroadcastTracker.sv(145): conditional expression evaluates to a constant" {  } { { "rtl/TLBroadcastTracker.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcastTracker.sv" 145 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680373 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLBroadcastTracker.sv(147) " "Verilog HDL or VHDL warning at TLBroadcastTracker.sv(147): conditional expression evaluates to a constant" {  } { { "rtl/TLBroadcastTracker.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcastTracker.sv" 147 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680373 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLBroadcastTracker.sv(151) " "Verilog HDL or VHDL warning at TLBroadcastTracker.sv(151): conditional expression evaluates to a constant" {  } { { "rtl/TLBroadcastTracker.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcastTracker.sv" 151 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680373 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLBroadcastTracker.sv(153) " "Verilog HDL or VHDL warning at TLBroadcastTracker.sv(153): conditional expression evaluates to a constant" {  } { { "rtl/TLBroadcastTracker.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcastTracker.sv" 153 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680373 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLBroadcastTracker_1.sv(139) " "Verilog HDL or VHDL warning at TLBroadcastTracker_1.sv(139): conditional expression evaluates to a constant" {  } { { "rtl/TLBroadcastTracker_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcastTracker_1.sv" 139 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680373 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLBroadcastTracker_1.sv(141) " "Verilog HDL or VHDL warning at TLBroadcastTracker_1.sv(141): conditional expression evaluates to a constant" {  } { { "rtl/TLBroadcastTracker_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcastTracker_1.sv" 141 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680373 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLBroadcastTracker_1.sv(145) " "Verilog HDL or VHDL warning at TLBroadcastTracker_1.sv(145): conditional expression evaluates to a constant" {  } { { "rtl/TLBroadcastTracker_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcastTracker_1.sv" 145 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680373 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLBroadcastTracker_1.sv(147) " "Verilog HDL or VHDL warning at TLBroadcastTracker_1.sv(147): conditional expression evaluates to a constant" {  } { { "rtl/TLBroadcastTracker_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcastTracker_1.sv" 147 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680373 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLBroadcastTracker_1.sv(151) " "Verilog HDL or VHDL warning at TLBroadcastTracker_1.sv(151): conditional expression evaluates to a constant" {  } { { "rtl/TLBroadcastTracker_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcastTracker_1.sv" 151 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680373 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLBroadcastTracker_1.sv(153) " "Verilog HDL or VHDL warning at TLBroadcastTracker_1.sv(153): conditional expression evaluates to a constant" {  } { { "rtl/TLBroadcastTracker_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcastTracker_1.sv" 153 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680373 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLBroadcastTracker_2.sv(139) " "Verilog HDL or VHDL warning at TLBroadcastTracker_2.sv(139): conditional expression evaluates to a constant" {  } { { "rtl/TLBroadcastTracker_2.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcastTracker_2.sv" 139 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680374 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLBroadcastTracker_2.sv(141) " "Verilog HDL or VHDL warning at TLBroadcastTracker_2.sv(141): conditional expression evaluates to a constant" {  } { { "rtl/TLBroadcastTracker_2.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcastTracker_2.sv" 141 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680374 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLBroadcastTracker_2.sv(145) " "Verilog HDL or VHDL warning at TLBroadcastTracker_2.sv(145): conditional expression evaluates to a constant" {  } { { "rtl/TLBroadcastTracker_2.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcastTracker_2.sv" 145 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680374 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLBroadcastTracker_2.sv(147) " "Verilog HDL or VHDL warning at TLBroadcastTracker_2.sv(147): conditional expression evaluates to a constant" {  } { { "rtl/TLBroadcastTracker_2.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcastTracker_2.sv" 147 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680374 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLBroadcastTracker_2.sv(151) " "Verilog HDL or VHDL warning at TLBroadcastTracker_2.sv(151): conditional expression evaluates to a constant" {  } { { "rtl/TLBroadcastTracker_2.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcastTracker_2.sv" 151 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680374 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLBroadcastTracker_2.sv(153) " "Verilog HDL or VHDL warning at TLBroadcastTracker_2.sv(153): conditional expression evaluates to a constant" {  } { { "rtl/TLBroadcastTracker_2.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcastTracker_2.sv" 153 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680374 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLBroadcastTracker_3.sv(139) " "Verilog HDL or VHDL warning at TLBroadcastTracker_3.sv(139): conditional expression evaluates to a constant" {  } { { "rtl/TLBroadcastTracker_3.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcastTracker_3.sv" 139 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680374 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLBroadcastTracker_3.sv(141) " "Verilog HDL or VHDL warning at TLBroadcastTracker_3.sv(141): conditional expression evaluates to a constant" {  } { { "rtl/TLBroadcastTracker_3.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcastTracker_3.sv" 141 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680374 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLBroadcastTracker_3.sv(145) " "Verilog HDL or VHDL warning at TLBroadcastTracker_3.sv(145): conditional expression evaluates to a constant" {  } { { "rtl/TLBroadcastTracker_3.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcastTracker_3.sv" 145 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680374 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLBroadcastTracker_3.sv(147) " "Verilog HDL or VHDL warning at TLBroadcastTracker_3.sv(147): conditional expression evaluates to a constant" {  } { { "rtl/TLBroadcastTracker_3.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcastTracker_3.sv" 147 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680374 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLBroadcastTracker_3.sv(151) " "Verilog HDL or VHDL warning at TLBroadcastTracker_3.sv(151): conditional expression evaluates to a constant" {  } { { "rtl/TLBroadcastTracker_3.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcastTracker_3.sv" 151 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680374 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLBroadcastTracker_3.sv(153) " "Verilog HDL or VHDL warning at TLBroadcastTracker_3.sv(153): conditional expression evaluates to a constant" {  } { { "rtl/TLBroadcastTracker_3.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcastTracker_3.sv" 153 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680374 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar_7.sv(160) " "Verilog HDL or VHDL warning at TLXbar_7.sv(160): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar_7.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_7.sv" 160 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680377 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar_7.sv(162) " "Verilog HDL or VHDL warning at TLXbar_7.sv(162): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar_7.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_7.sv" 162 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680377 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar_7.sv(166) " "Verilog HDL or VHDL warning at TLXbar_7.sv(166): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar_7.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_7.sv" 166 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680377 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar_7.sv(168) " "Verilog HDL or VHDL warning at TLXbar_7.sv(168): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar_7.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_7.sv" 168 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680377 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DCache.sv(1242) " "Verilog HDL or VHDL warning at DCache.sv(1242): conditional expression evaluates to a constant" {  } { { "rtl/DCache.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DCache.sv" 1242 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680385 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DCache.sv(1244) " "Verilog HDL or VHDL warning at DCache.sv(1244): conditional expression evaluates to a constant" {  } { { "rtl/DCache.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DCache.sv" 1244 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680385 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DCache.sv(1248) " "Verilog HDL or VHDL warning at DCache.sv(1248): conditional expression evaluates to a constant" {  } { { "rtl/DCache.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DCache.sv" 1248 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680385 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DCache.sv(1250) " "Verilog HDL or VHDL warning at DCache.sv(1250): conditional expression evaluates to a constant" {  } { { "rtl/DCache.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DCache.sv" 1250 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680385 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DCache.sv(1254) " "Verilog HDL or VHDL warning at DCache.sv(1254): conditional expression evaluates to a constant" {  } { { "rtl/DCache.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DCache.sv" 1254 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680385 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DCache.sv(1256) " "Verilog HDL or VHDL warning at DCache.sv(1256): conditional expression evaluates to a constant" {  } { { "rtl/DCache.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DCache.sv" 1256 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680385 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DCache.sv(1260) " "Verilog HDL or VHDL warning at DCache.sv(1260): conditional expression evaluates to a constant" {  } { { "rtl/DCache.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DCache.sv" 1260 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680386 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DCache.sv(1262) " "Verilog HDL or VHDL warning at DCache.sv(1262): conditional expression evaluates to a constant" {  } { { "rtl/DCache.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DCache.sv" 1262 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680386 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DCache.sv(1266) " "Verilog HDL or VHDL warning at DCache.sv(1266): conditional expression evaluates to a constant" {  } { { "rtl/DCache.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DCache.sv" 1266 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680386 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DCache.sv(1268) " "Verilog HDL or VHDL warning at DCache.sv(1268): conditional expression evaluates to a constant" {  } { { "rtl/DCache.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DCache.sv" 1268 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680386 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DCache.sv(1272) " "Verilog HDL or VHDL warning at DCache.sv(1272): conditional expression evaluates to a constant" {  } { { "rtl/DCache.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DCache.sv" 1272 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680386 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DCache.sv(1274) " "Verilog HDL or VHDL warning at DCache.sv(1274): conditional expression evaluates to a constant" {  } { { "rtl/DCache.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DCache.sv" 1274 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680386 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DCache.sv(1278) " "Verilog HDL or VHDL warning at DCache.sv(1278): conditional expression evaluates to a constant" {  } { { "rtl/DCache.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DCache.sv" 1278 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680386 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DCache.sv(1280) " "Verilog HDL or VHDL warning at DCache.sv(1280): conditional expression evaluates to a constant" {  } { { "rtl/DCache.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DCache.sv" 1280 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680386 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DCache.sv(1284) " "Verilog HDL or VHDL warning at DCache.sv(1284): conditional expression evaluates to a constant" {  } { { "rtl/DCache.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DCache.sv" 1284 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680386 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DCache.sv(1286) " "Verilog HDL or VHDL warning at DCache.sv(1286): conditional expression evaluates to a constant" {  } { { "rtl/DCache.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DCache.sv" 1286 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680386 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DCache.sv(1290) " "Verilog HDL or VHDL warning at DCache.sv(1290): conditional expression evaluates to a constant" {  } { { "rtl/DCache.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DCache.sv" 1290 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680386 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DCache.sv(1292) " "Verilog HDL or VHDL warning at DCache.sv(1292): conditional expression evaluates to a constant" {  } { { "rtl/DCache.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DCache.sv" 1292 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680386 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Frontend.sv(275) " "Verilog HDL or VHDL warning at Frontend.sv(275): conditional expression evaluates to a constant" {  } { { "rtl/Frontend.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Frontend.sv" 275 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680392 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Frontend.sv(277) " "Verilog HDL or VHDL warning at Frontend.sv(277): conditional expression evaluates to a constant" {  } { { "rtl/Frontend.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Frontend.sv" 277 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680392 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Frontend.sv(281) " "Verilog HDL or VHDL warning at Frontend.sv(281): conditional expression evaluates to a constant" {  } { { "rtl/Frontend.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Frontend.sv" 281 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680392 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Frontend.sv(283) " "Verilog HDL or VHDL warning at Frontend.sv(283): conditional expression evaluates to a constant" {  } { { "rtl/Frontend.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Frontend.sv" 283 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680392 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLB_1.sv(546) " "Verilog HDL or VHDL warning at TLB_1.sv(546): conditional expression evaluates to a constant" {  } { { "rtl/TLB_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLB_1.sv" 546 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680397 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLB_1.sv(548) " "Verilog HDL or VHDL warning at TLB_1.sv(548): conditional expression evaluates to a constant" {  } { { "rtl/TLB_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLB_1.sv" 548 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680397 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLFragmenter_13.sv(163) " "Verilog HDL or VHDL warning at TLFragmenter_13.sv(163): conditional expression evaluates to a constant" {  } { { "rtl/TLFragmenter_13.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_13.sv" 163 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680399 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLFragmenter_13.sv(165) " "Verilog HDL or VHDL warning at TLFragmenter_13.sv(165): conditional expression evaluates to a constant" {  } { { "rtl/TLFragmenter_13.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_13.sv" 165 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680399 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLFragmenter_13.sv(169) " "Verilog HDL or VHDL warning at TLFragmenter_13.sv(169): conditional expression evaluates to a constant" {  } { { "rtl/TLFragmenter_13.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_13.sv" 169 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680399 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLFragmenter_13.sv(171) " "Verilog HDL or VHDL warning at TLFragmenter_13.sv(171): conditional expression evaluates to a constant" {  } { { "rtl/TLFragmenter_13.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_13.sv" 171 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680399 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "FPU.sv(314) " "Verilog HDL or VHDL warning at FPU.sv(314): conditional expression evaluates to a constant" {  } { { "rtl/FPU.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/FPU.sv" 314 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680401 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "FPU.sv(316) " "Verilog HDL or VHDL warning at FPU.sv(316): conditional expression evaluates to a constant" {  } { { "rtl/FPU.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/FPU.sv" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680401 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "FPU.sv(320) " "Verilog HDL or VHDL warning at FPU.sv(320): conditional expression evaluates to a constant" {  } { { "rtl/FPU.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/FPU.sv" 320 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680401 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "FPU.sv(322) " "Verilog HDL or VHDL warning at FPU.sv(322): conditional expression evaluates to a constant" {  } { { "rtl/FPU.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/FPU.sv" 322 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680401 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "PTW.sv(690) " "Verilog HDL or VHDL warning at PTW.sv(690): conditional expression evaluates to a constant" {  } { { "rtl/PTW.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PTW.sv" 690 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680416 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "PTW.sv(692) " "Verilog HDL or VHDL warning at PTW.sv(692): conditional expression evaluates to a constant" {  } { { "rtl/PTW.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PTW.sv" 692 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680416 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "PTW.sv(696) " "Verilog HDL or VHDL warning at PTW.sv(696): conditional expression evaluates to a constant" {  } { { "rtl/PTW.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PTW.sv" 696 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680416 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "PTW.sv(698) " "Verilog HDL or VHDL warning at PTW.sv(698): conditional expression evaluates to a constant" {  } { { "rtl/PTW.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PTW.sv" 698 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680416 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "PTW.sv(702) " "Verilog HDL or VHDL warning at PTW.sv(702): conditional expression evaluates to a constant" {  } { { "rtl/PTW.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PTW.sv" 702 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680416 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "PTW.sv(704) " "Verilog HDL or VHDL warning at PTW.sv(704): conditional expression evaluates to a constant" {  } { { "rtl/PTW.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PTW.sv" 704 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680416 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "RoccCommandRouter.sv(150) " "Verilog HDL or VHDL warning at RoccCommandRouter.sv(150): conditional expression evaluates to a constant" {  } { { "rtl/RoccCommandRouter.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RoccCommandRouter.sv" 150 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680418 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "RoccCommandRouter.sv(152) " "Verilog HDL or VHDL warning at RoccCommandRouter.sv(152): conditional expression evaluates to a constant" {  } { { "rtl/RoccCommandRouter.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RoccCommandRouter.sv" 152 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680418 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SimpleHellaCacheIF.sv(137) " "Verilog HDL or VHDL warning at SimpleHellaCacheIF.sv(137): conditional expression evaluates to a constant" {  } { { "rtl/SimpleHellaCacheIF.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/SimpleHellaCacheIF.sv" 137 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680418 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SimpleHellaCacheIF.sv(139) " "Verilog HDL or VHDL warning at SimpleHellaCacheIF.sv(139): conditional expression evaluates to a constant" {  } { { "rtl/SimpleHellaCacheIF.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/SimpleHellaCacheIF.sv" 139 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680418 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SimpleHellaCacheIF.sv(143) " "Verilog HDL or VHDL warning at SimpleHellaCacheIF.sv(143): conditional expression evaluates to a constant" {  } { { "rtl/SimpleHellaCacheIF.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/SimpleHellaCacheIF.sv" 143 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680418 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SimpleHellaCacheIF.sv(145) " "Verilog HDL or VHDL warning at SimpleHellaCacheIF.sv(145): conditional expression evaluates to a constant" {  } { { "rtl/SimpleHellaCacheIF.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/SimpleHellaCacheIF.sv" 145 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680418 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SimpleHellaCacheIF.sv(149) " "Verilog HDL or VHDL warning at SimpleHellaCacheIF.sv(149): conditional expression evaluates to a constant" {  } { { "rtl/SimpleHellaCacheIF.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/SimpleHellaCacheIF.sv" 149 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680418 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SimpleHellaCacheIF.sv(151) " "Verilog HDL or VHDL warning at SimpleHellaCacheIF.sv(151): conditional expression evaluates to a constant" {  } { { "rtl/SimpleHellaCacheIF.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/SimpleHellaCacheIF.sv" 151 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680418 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SimpleHellaCacheIFReplayQueue.sv(111) " "Verilog HDL or VHDL warning at SimpleHellaCacheIFReplayQueue.sv(111): conditional expression evaluates to a constant" {  } { { "rtl/SimpleHellaCacheIFReplayQueue.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/SimpleHellaCacheIFReplayQueue.sv" 111 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680419 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SimpleHellaCacheIFReplayQueue.sv(113) " "Verilog HDL or VHDL warning at SimpleHellaCacheIFReplayQueue.sv(113): conditional expression evaluates to a constant" {  } { { "rtl/SimpleHellaCacheIFReplayQueue.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/SimpleHellaCacheIFReplayQueue.sv" 113 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680419 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SimpleHellaCacheIFReplayQueue.sv(117) " "Verilog HDL or VHDL warning at SimpleHellaCacheIFReplayQueue.sv(117): conditional expression evaluates to a constant" {  } { { "rtl/SimpleHellaCacheIFReplayQueue.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/SimpleHellaCacheIFReplayQueue.sv" 117 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680419 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SimpleHellaCacheIFReplayQueue.sv(119) " "Verilog HDL or VHDL warning at SimpleHellaCacheIFReplayQueue.sv(119): conditional expression evaluates to a constant" {  } { { "rtl/SimpleHellaCacheIFReplayQueue.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/SimpleHellaCacheIFReplayQueue.sv" 119 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680419 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Rocket.sv(1013) " "Verilog HDL or VHDL warning at Rocket.sv(1013): conditional expression evaluates to a constant" {  } { { "rtl/Rocket.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Rocket.sv" 1013 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680426 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Rocket.sv(1015) " "Verilog HDL or VHDL warning at Rocket.sv(1015): conditional expression evaluates to a constant" {  } { { "rtl/Rocket.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Rocket.sv" 1015 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680426 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "IBuf.sv(149) " "Verilog HDL or VHDL warning at IBuf.sv(149): conditional expression evaluates to a constant" {  } { { "rtl/IBuf.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/IBuf.sv" 149 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680427 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "IBuf.sv(151) " "Verilog HDL or VHDL warning at IBuf.sv(151): conditional expression evaluates to a constant" {  } { { "rtl/IBuf.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/IBuf.sv" 151 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680427 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CSRFile.sv(895) " "Verilog HDL or VHDL warning at CSRFile.sv(895): conditional expression evaluates to a constant" {  } { { "rtl/CSRFile.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/CSRFile.sv" 895 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680437 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CSRFile.sv(897) " "Verilog HDL or VHDL warning at CSRFile.sv(897): conditional expression evaluates to a constant" {  } { { "rtl/CSRFile.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/CSRFile.sv" 897 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680437 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CSRFile.sv(901) " "Verilog HDL or VHDL warning at CSRFile.sv(901): conditional expression evaluates to a constant" {  } { { "rtl/CSRFile.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/CSRFile.sv" 901 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680437 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CSRFile.sv(903) " "Verilog HDL or VHDL warning at CSRFile.sv(903): conditional expression evaluates to a constant" {  } { { "rtl/CSRFile.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/CSRFile.sv" 903 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680437 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Rocket_1.sv(886) " "Verilog HDL or VHDL warning at Rocket_1.sv(886): conditional expression evaluates to a constant" {  } { { "rtl/Rocket_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Rocket_1.sv" 886 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680449 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Rocket_1.sv(888) " "Verilog HDL or VHDL warning at Rocket_1.sv(888): conditional expression evaluates to a constant" {  } { { "rtl/Rocket_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Rocket_1.sv" 888 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680449 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CSRFile_1.sv(871) " "Verilog HDL or VHDL warning at CSRFile_1.sv(871): conditional expression evaluates to a constant" {  } { { "rtl/CSRFile_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/CSRFile_1.sv" 871 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680458 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CSRFile_1.sv(873) " "Verilog HDL or VHDL warning at CSRFile_1.sv(873): conditional expression evaluates to a constant" {  } { { "rtl/CSRFile_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/CSRFile_1.sv" 873 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680458 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CSRFile_1.sv(877) " "Verilog HDL or VHDL warning at CSRFile_1.sv(877): conditional expression evaluates to a constant" {  } { { "rtl/CSRFile_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/CSRFile_1.sv" 877 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680458 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CSRFile_1.sv(879) " "Verilog HDL or VHDL warning at CSRFile_1.sv(879): conditional expression evaluates to a constant" {  } { { "rtl/CSRFile_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/CSRFile_1.sv" 879 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680458 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLPLIC.sv(435) " "Verilog HDL or VHDL warning at TLPLIC.sv(435): conditional expression evaluates to a constant" {  } { { "rtl/TLPLIC.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLPLIC.sv" 435 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680462 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLPLIC.sv(437) " "Verilog HDL or VHDL warning at TLPLIC.sv(437): conditional expression evaluates to a constant" {  } { { "rtl/TLPLIC.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLPLIC.sv" 437 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680462 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLPLIC.sv(441) " "Verilog HDL or VHDL warning at TLPLIC.sv(441): conditional expression evaluates to a constant" {  } { { "rtl/TLPLIC.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLPLIC.sv" 441 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680462 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLPLIC.sv(443) " "Verilog HDL or VHDL warning at TLPLIC.sv(443): conditional expression evaluates to a constant" {  } { { "rtl/TLPLIC.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLPLIC.sv" 443 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680462 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLPLIC.sv(447) " "Verilog HDL or VHDL warning at TLPLIC.sv(447): conditional expression evaluates to a constant" {  } { { "rtl/TLPLIC.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLPLIC.sv" 447 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680462 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLPLIC.sv(449) " "Verilog HDL or VHDL warning at TLPLIC.sv(449): conditional expression evaluates to a constant" {  } { { "rtl/TLPLIC.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLPLIC.sv" 449 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680462 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLPLIC.sv(453) " "Verilog HDL or VHDL warning at TLPLIC.sv(453): conditional expression evaluates to a constant" {  } { { "rtl/TLPLIC.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLPLIC.sv" 453 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680462 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLPLIC.sv(455) " "Verilog HDL or VHDL warning at TLPLIC.sv(455): conditional expression evaluates to a constant" {  } { { "rtl/TLPLIC.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLPLIC.sv" 455 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680462 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLPLIC.sv(459) " "Verilog HDL or VHDL warning at TLPLIC.sv(459): conditional expression evaluates to a constant" {  } { { "rtl/TLPLIC.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLPLIC.sv" 459 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680462 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLPLIC.sv(461) " "Verilog HDL or VHDL warning at TLPLIC.sv(461): conditional expression evaluates to a constant" {  } { { "rtl/TLPLIC.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLPLIC.sv" 461 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680462 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLPLIC.sv(465) " "Verilog HDL or VHDL warning at TLPLIC.sv(465): conditional expression evaluates to a constant" {  } { { "rtl/TLPLIC.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLPLIC.sv" 465 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680462 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLPLIC.sv(467) " "Verilog HDL or VHDL warning at TLPLIC.sv(467): conditional expression evaluates to a constant" {  } { { "rtl/TLPLIC.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLPLIC.sv" 467 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680462 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLPLIC.sv(471) " "Verilog HDL or VHDL warning at TLPLIC.sv(471): conditional expression evaluates to a constant" {  } { { "rtl/TLPLIC.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLPLIC.sv" 471 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680462 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLPLIC.sv(473) " "Verilog HDL or VHDL warning at TLPLIC.sv(473): conditional expression evaluates to a constant" {  } { { "rtl/TLPLIC.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLPLIC.sv" 473 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680462 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLPLIC.sv(477) " "Verilog HDL or VHDL warning at TLPLIC.sv(477): conditional expression evaluates to a constant" {  } { { "rtl/TLPLIC.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLPLIC.sv" 477 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680462 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLPLIC.sv(479) " "Verilog HDL or VHDL warning at TLPLIC.sv(479): conditional expression evaluates to a constant" {  } { { "rtl/TLPLIC.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLPLIC.sv" 479 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680462 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLPLIC.sv(483) " "Verilog HDL or VHDL warning at TLPLIC.sv(483): conditional expression evaluates to a constant" {  } { { "rtl/TLPLIC.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLPLIC.sv" 483 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680462 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLPLIC.sv(485) " "Verilog HDL or VHDL warning at TLPLIC.sv(485): conditional expression evaluates to a constant" {  } { { "rtl/TLPLIC.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLPLIC.sv" 485 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680462 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar_15.sv(143) " "Verilog HDL or VHDL warning at TLXbar_15.sv(143): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar_15.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_15.sv" 143 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680465 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar_15.sv(145) " "Verilog HDL or VHDL warning at TLXbar_15.sv(145): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar_15.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_15.sv" 145 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680465 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar_15.sv(149) " "Verilog HDL or VHDL warning at TLXbar_15.sv(149): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar_15.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_15.sv" 149 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680465 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar_15.sv(151) " "Verilog HDL or VHDL warning at TLXbar_15.sv(151): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar_15.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_15.sv" 151 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680465 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLDebugModuleInner.sv(1208) " "Verilog HDL or VHDL warning at TLDebugModuleInner.sv(1208): conditional expression evaluates to a constant" {  } { { "rtl/TLDebugModuleInner.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLDebugModuleInner.sv" 1208 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680474 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLDebugModuleInner.sv(1210) " "Verilog HDL or VHDL warning at TLDebugModuleInner.sv(1210): conditional expression evaluates to a constant" {  } { { "rtl/TLDebugModuleInner.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLDebugModuleInner.sv" 1210 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680474 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLDebugModuleInner.sv(1214) " "Verilog HDL or VHDL warning at TLDebugModuleInner.sv(1214): conditional expression evaluates to a constant" {  } { { "rtl/TLDebugModuleInner.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLDebugModuleInner.sv" 1214 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680474 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLDebugModuleInner.sv(1216) " "Verilog HDL or VHDL warning at TLDebugModuleInner.sv(1216): conditional expression evaluates to a constant" {  } { { "rtl/TLDebugModuleInner.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLDebugModuleInner.sv" 1216 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680474 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLDebugModuleInner.sv(1220) " "Verilog HDL or VHDL warning at TLDebugModuleInner.sv(1220): conditional expression evaluates to a constant" {  } { { "rtl/TLDebugModuleInner.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLDebugModuleInner.sv" 1220 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680475 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLDebugModuleInner.sv(1222) " "Verilog HDL or VHDL warning at TLDebugModuleInner.sv(1222): conditional expression evaluates to a constant" {  } { { "rtl/TLDebugModuleInner.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLDebugModuleInner.sv" 1222 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680475 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLDebugModuleInner.sv(1226) " "Verilog HDL or VHDL warning at TLDebugModuleInner.sv(1226): conditional expression evaluates to a constant" {  } { { "rtl/TLDebugModuleInner.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLDebugModuleInner.sv" 1226 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680475 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLDebugModuleInner.sv(1228) " "Verilog HDL or VHDL warning at TLDebugModuleInner.sv(1228): conditional expression evaluates to a constant" {  } { { "rtl/TLDebugModuleInner.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLDebugModuleInner.sv" 1228 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680475 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLRAM.sv(237) " "Verilog HDL or VHDL warning at TLRAM.sv(237): conditional expression evaluates to a constant" {  } { { "rtl/TLRAM.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLRAM.sv" 237 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680479 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLRAM.sv(239) " "Verilog HDL or VHDL warning at TLRAM.sv(239): conditional expression evaluates to a constant" {  } { { "rtl/TLRAM.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLRAM.sv" 239 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680479 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLRAM_1.sv(237) " "Verilog HDL or VHDL warning at TLRAM_1.sv(237): conditional expression evaluates to a constant" {  } { { "rtl/TLRAM_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLRAM_1.sv" 237 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680481 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLRAM_1.sv(239) " "Verilog HDL or VHDL warning at TLRAM_1.sv(239): conditional expression evaluates to a constant" {  } { { "rtl/TLRAM_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLRAM_1.sv" 239 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680481 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar_16.sv(153) " "Verilog HDL or VHDL warning at TLXbar_16.sv(153): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar_16.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_16.sv" 153 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680487 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar_16.sv(155) " "Verilog HDL or VHDL warning at TLXbar_16.sv(155): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar_16.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_16.sv" 155 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680487 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar_16.sv(159) " "Verilog HDL or VHDL warning at TLXbar_16.sv(159): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar_16.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_16.sv" 159 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680487 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TLXbar_16.sv(161) " "Verilog HDL or VHDL warning at TLXbar_16.sv(161): conditional expression evaluates to a constant" {  } { { "rtl/TLXbar_16.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_16.sv" 161 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680487 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DebugTransportModuleJTAG.sv(158) " "Verilog HDL or VHDL warning at DebugTransportModuleJTAG.sv(158): conditional expression evaluates to a constant" {  } { { "rtl/DebugTransportModuleJTAG.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DebugTransportModuleJTAG.sv" 158 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680488 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DebugTransportModuleJTAG.sv(160) " "Verilog HDL or VHDL warning at DebugTransportModuleJTAG.sv(160): conditional expression evaluates to a constant" {  } { { "rtl/DebugTransportModuleJTAG.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DebugTransportModuleJTAG.sv" 160 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680488 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CaptureUpdateChain.sv(162) " "Verilog HDL or VHDL warning at CaptureUpdateChain.sv(162): conditional expression evaluates to a constant" {  } { { "rtl/CaptureUpdateChain.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/CaptureUpdateChain.sv" 162 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680488 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CaptureUpdateChain.sv(164) " "Verilog HDL or VHDL warning at CaptureUpdateChain.sv(164): conditional expression evaluates to a constant" {  } { { "rtl/CaptureUpdateChain.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/CaptureUpdateChain.sv" 164 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680488 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CaptureUpdateChain_1.sv(223) " "Verilog HDL or VHDL warning at CaptureUpdateChain_1.sv(223): conditional expression evaluates to a constant" {  } { { "rtl/CaptureUpdateChain_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/CaptureUpdateChain_1.sv" 223 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680489 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CaptureUpdateChain_1.sv(225) " "Verilog HDL or VHDL warning at CaptureUpdateChain_1.sv(225): conditional expression evaluates to a constant" {  } { { "rtl/CaptureUpdateChain_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/CaptureUpdateChain_1.sv" 225 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680489 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CaptureChain.sv(186) " "Verilog HDL or VHDL warning at CaptureChain.sv(186): conditional expression evaluates to a constant" {  } { { "rtl/CaptureChain.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/CaptureChain.sv" 186 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680489 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CaptureChain.sv(188) " "Verilog HDL or VHDL warning at CaptureChain.sv(188): conditional expression evaluates to a constant" {  } { { "rtl/CaptureChain.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/CaptureChain.sv" 188 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680489 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CaptureUpdateChain_2.sv(108) " "Verilog HDL or VHDL warning at CaptureUpdateChain_2.sv(108): conditional expression evaluates to a constant" {  } { { "rtl/CaptureUpdateChain_2.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/CaptureUpdateChain_2.sv" 108 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680489 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CaptureUpdateChain_2.sv(110) " "Verilog HDL or VHDL warning at CaptureUpdateChain_2.sv(110): conditional expression evaluates to a constant" {  } { { "rtl/CaptureUpdateChain_2.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/CaptureUpdateChain_2.sv" 110 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680490 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "JtagBypassChain.sv(91) " "Verilog HDL or VHDL warning at JtagBypassChain.sv(91): conditional expression evaluates to a constant" {  } { { "rtl/JtagBypassChain.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/JtagBypassChain.sv" 91 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680490 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "JtagBypassChain.sv(93) " "Verilog HDL or VHDL warning at JtagBypassChain.sv(93): conditional expression evaluates to a constant" {  } { { "rtl/JtagBypassChain.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/JtagBypassChain.sv" 93 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1740594680490 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115 " "Elaborating entity \"DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740594680867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TopHarness TopHarness:TopHarness " "Elaborating entity \"TopHarness\" for hierarchy \"TopHarness:TopHarness\"" {  } { { "DE2_115.v" "TopHarness" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ResetWrangler TopHarness:TopHarness\|ResetWrangler:dutWrangler " "Elaborating entity \"ResetWrangler\" for hierarchy \"TopHarness:TopHarness\|ResetWrangler:dutWrangler\"" {  } { { "rtl/TopHarness.sv" "dutWrangler" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TopHarness.sv" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsyncResetRegVec_w14_i0 TopHarness:TopHarness\|ResetWrangler:dutWrangler\|AsyncResetRegVec_w14_i0:debounced_debounce " "Elaborating entity \"AsyncResetRegVec_w14_i0\" for hierarchy \"TopHarness:TopHarness\|ResetWrangler:dutWrangler\|AsyncResetRegVec_w14_i0:debounced_debounce\"" {  } { { "rtl/ResetWrangler.sv" "debounced_debounce" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ResetWrangler.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsyncResetReg TopHarness:TopHarness\|ResetWrangler:dutWrangler\|AsyncResetReg:deglitched_deglitch " "Elaborating entity \"AsyncResetReg\" for hierarchy \"TopHarness:TopHarness\|ResetWrangler:dutWrangler\|AsyncResetReg:deglitched_deglitch\"" {  } { { "rtl/ResetWrangler.sv" "deglitched_deglitch" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ResetWrangler.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED TopHarness:TopHarness\|ResetWrangler:dutWrangler\|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:x1_reset_catcher " "Elaborating entity \"ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED\" for hierarchy \"TopHarness:TopHarness\|ResetWrangler:dutWrangler\|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:x1_reset_catcher\"" {  } { { "rtl/ResetWrangler.sv" "x1_reset_catcher" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ResetWrangler.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED TopHarness:TopHarness\|ResetWrangler:dutWrangler\|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:x1_reset_catcher\|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain " "Elaborating entity \"AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED\" for hierarchy \"TopHarness:TopHarness\|ResetWrangler:dutWrangler\|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:x1_reset_catcher\|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain\"" {  } { { "rtl/ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED.sv" "io_sync_reset_chain" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED TopHarness:TopHarness\|ResetWrangler:dutWrangler\|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:x1_reset_catcher\|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain\|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain " "Elaborating entity \"AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED\" for hierarchy \"TopHarness:TopHarness\|ResetWrangler:dutWrangler\|ResetCatchAndSync_d3_VCU118woDDRHarness_UNIQUIFIED:x1_reset_catcher\|AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED:io_sync_reset_chain\|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VCU118woDDRHarness_UNIQUIFIED:output_chain\"" {  } { { "rtl/AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED.sv" "output_chain" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncResetSynchronizerShiftReg_w1_d3_i0_VCU118woDDRHarness_UNIQUIFIED.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGroup TopHarness:TopHarness\|ClockGroup:dutGroup " "Elaborating entity \"ClockGroup\" for hierarchy \"TopHarness:TopHarness\|ClockGroup:dutGroup\"" {  } { { "rtl/TopHarness.sv" "dutGroup" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TopHarness.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ChipTop TopHarness:TopHarness\|ChipTop:chiptop0 " "Elaborating entity \"ChipTop\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\"" {  } { { "rtl/TopHarness.sv" "chiptop0" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TopHarness.sv" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalTop TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system " "Elaborating entity \"DigitalTop\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\"" {  } { { "rtl/ChipTop.sv" "system" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ChipTop.sv" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntXbar TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|IntXbar:ibus_int_bus " "Elaborating entity \"IntXbar\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|IntXbar:ibus_int_bus\"" {  } { { "rtl/DigitalTop.sv" "ibus_int_bus" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DigitalTop.sv" 1003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SystemBus TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|SystemBus:subsystem_sbus " "Elaborating entity \"SystemBus\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|SystemBus:subsystem_sbus\"" {  } { { "rtl/DigitalTop.sv" "subsystem_sbus" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DigitalTop.sv" 1172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FixedClockBroadcast TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|SystemBus:subsystem_sbus\|FixedClockBroadcast:fixedClockNode " "Elaborating entity \"FixedClockBroadcast\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|SystemBus:subsystem_sbus\|FixedClockBroadcast:fixedClockNode\"" {  } { { "rtl/SystemBus.sv" "fixedClockNode" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/SystemBus.sv" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLXbar TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|SystemBus:subsystem_sbus\|TLXbar:system_bus_xbar " "Elaborating entity \"TLXbar\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|SystemBus:subsystem_sbus\|TLXbar:system_bus_xbar\"" {  } { { "rtl/SystemBus.sv" "system_bus_xbar" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/SystemBus.sv" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLFIFOFixer TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|SystemBus:subsystem_sbus\|TLFIFOFixer:fixer " "Elaborating entity \"TLFIFOFixer\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|SystemBus:subsystem_sbus\|TLFIFOFixer:fixer\"" {  } { { "rtl/SystemBus.sv" "fixer" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/SystemBus.sv" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLInterconnectCoupler_7 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|SystemBus:subsystem_sbus\|TLInterconnectCoupler_7:coupler_to_subsystem_sbusscratchpad00 " "Elaborating entity \"TLInterconnectCoupler_7\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|SystemBus:subsystem_sbus\|TLInterconnectCoupler_7:coupler_to_subsystem_sbusscratchpad00\"" {  } { { "rtl/SystemBus.sv" "coupler_to_subsystem_sbusscratchpad00" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/SystemBus.sv" 761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLFragmenter TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|SystemBus:subsystem_sbus\|TLInterconnectCoupler_7:coupler_to_subsystem_sbusscratchpad00\|TLFragmenter:fragmenter " "Elaborating entity \"TLFragmenter\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|SystemBus:subsystem_sbus\|TLInterconnectCoupler_7:coupler_to_subsystem_sbusscratchpad00\|TLFragmenter:fragmenter\"" {  } { { "rtl/TLInterconnectCoupler_7.sv" "fragmenter" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLInterconnectCoupler_7.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Repeater TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|SystemBus:subsystem_sbus\|TLInterconnectCoupler_7:coupler_to_subsystem_sbusscratchpad00\|TLFragmenter:fragmenter\|Repeater:repeater " "Elaborating entity \"Repeater\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|SystemBus:subsystem_sbus\|TLInterconnectCoupler_7:coupler_to_subsystem_sbusscratchpad00\|TLFragmenter:fragmenter\|Repeater:repeater\"" {  } { { "rtl/TLFragmenter.sv" "repeater" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PeripheryBus TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus " "Elaborating entity \"PeripheryBus\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\"" {  } { { "rtl/DigitalTop.sv" "subsystem_pbus" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DigitalTop.sv" 1276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FixedClockBroadcast_1 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|FixedClockBroadcast_1:fixedClockNode " "Elaborating entity \"FixedClockBroadcast_1\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|FixedClockBroadcast_1:fixedClockNode\"" {  } { { "rtl/PeripheryBus.sv" "fixedClockNode" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PeripheryBus.sv" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLFIFOFixer_1 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLFIFOFixer_1:fixer " "Elaborating entity \"TLFIFOFixer_1\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLFIFOFixer_1:fixer\"" {  } { { "rtl/PeripheryBus.sv" "fixer" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PeripheryBus.sv" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLXbar_2 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLXbar_2:out_xbar " "Elaborating entity \"TLXbar_2\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLXbar_2:out_xbar\"" {  } { { "rtl/PeripheryBus.sv" "out_xbar" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PeripheryBus.sv" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLBuffer TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLBuffer:buffer " "Elaborating entity \"TLBuffer\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLBuffer:buffer\"" {  } { { "rtl/PeripheryBus.sv" "buffer" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PeripheryBus.sv" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Queue TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLBuffer:buffer\|Queue:x1_a_q " "Elaborating entity \"Queue\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLBuffer:buffer\|Queue:x1_a_q\"" {  } { { "rtl/TLBuffer.sv" "x1_a_q" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBuffer.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_combMem_13 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLBuffer:buffer\|Queue:x1_a_q\|ram_combMem_13:ram_ext " "Elaborating entity \"ram_combMem_13\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLBuffer:buffer\|Queue:x1_a_q\|ram_combMem_13:ram_ext\"" {  } { { "rtl/Queue.sv" "ram_ext" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Queue_1 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLBuffer:buffer\|Queue_1:bundleIn_0_d_q " "Elaborating entity \"Queue_1\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLBuffer:buffer\|Queue_1:bundleIn_0_d_q\"" {  } { { "rtl/TLBuffer.sv" "bundleIn_0_d_q" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBuffer.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_combMem_4 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLBuffer:buffer\|Queue_1:bundleIn_0_d_q\|ram_combMem_4:ram_ext " "Elaborating entity \"ram_combMem_4\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLBuffer:buffer\|Queue_1:bundleIn_0_d_q\|ram_combMem_4:ram_ext\"" {  } { { "rtl/Queue_1.sv" "ram_ext" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue_1.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLAtomicAutomata TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLAtomicAutomata:atomics " "Elaborating entity \"TLAtomicAutomata\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLAtomicAutomata:atomics\"" {  } { { "rtl/PeripheryBus.sv" "atomics" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PeripheryBus.sv" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLInterconnectCoupler_8 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLInterconnectCoupler_8:coupler_to_bootaddressreg " "Elaborating entity \"TLInterconnectCoupler_8\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLInterconnectCoupler_8:coupler_to_bootaddressreg\"" {  } { { "rtl/PeripheryBus.sv" "coupler_to_bootaddressreg" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PeripheryBus.sv" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLFragmenter_1 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLInterconnectCoupler_8:coupler_to_bootaddressreg\|TLFragmenter_1:fragmenter " "Elaborating entity \"TLFragmenter_1\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLInterconnectCoupler_8:coupler_to_bootaddressreg\|TLFragmenter_1:fragmenter\"" {  } { { "rtl/TLInterconnectCoupler_8.sv" "fragmenter" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLInterconnectCoupler_8.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Repeater_1 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLInterconnectCoupler_8:coupler_to_bootaddressreg\|TLFragmenter_1:fragmenter\|Repeater_1:repeater " "Elaborating entity \"Repeater_1\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLInterconnectCoupler_8:coupler_to_bootaddressreg\|TLFragmenter_1:fragmenter\|Repeater_1:repeater\"" {  } { { "rtl/TLFragmenter_1.sv" "repeater" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_1.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLInterconnectCoupler_9 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLInterconnectCoupler_9:coupler_to_subsystem_pbusscratchpad10 " "Elaborating entity \"TLInterconnectCoupler_9\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLInterconnectCoupler_9:coupler_to_subsystem_pbusscratchpad10\"" {  } { { "rtl/PeripheryBus.sv" "coupler_to_subsystem_pbusscratchpad10" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PeripheryBus.sv" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLFragmenter_2 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLInterconnectCoupler_9:coupler_to_subsystem_pbusscratchpad10\|TLFragmenter_2:fragmenter " "Elaborating entity \"TLFragmenter_2\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLInterconnectCoupler_9:coupler_to_subsystem_pbusscratchpad10\|TLFragmenter_2:fragmenter\"" {  } { { "rtl/TLInterconnectCoupler_9.sv" "fragmenter" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLInterconnectCoupler_9.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Repeater_2 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLInterconnectCoupler_9:coupler_to_subsystem_pbusscratchpad10\|TLFragmenter_2:fragmenter\|Repeater_2:repeater " "Elaborating entity \"Repeater_2\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLInterconnectCoupler_9:coupler_to_subsystem_pbusscratchpad10\|TLFragmenter_2:fragmenter\|Repeater_2:repeater\"" {  } { { "rtl/TLFragmenter_2.sv" "repeater" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_2.sv" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLInterconnectCoupler_10 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLInterconnectCoupler_10:coupler_to_device_named_uart_0 " "Elaborating entity \"TLInterconnectCoupler_10\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLInterconnectCoupler_10:coupler_to_device_named_uart_0\"" {  } { { "rtl/PeripheryBus.sv" "coupler_to_device_named_uart_0" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PeripheryBus.sv" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLBuffer_2 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLBuffer_2:subsystem_fbus_buffer " "Elaborating entity \"TLBuffer_2\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLBuffer_2:subsystem_fbus_buffer\"" {  } { { "rtl/DigitalTop.sv" "subsystem_fbus_buffer" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DigitalTop.sv" 1320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Queue_4 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLBuffer_2:subsystem_fbus_buffer\|Queue_4:x1_a_q " "Elaborating entity \"Queue_4\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLBuffer_2:subsystem_fbus_buffer\|Queue_4:x1_a_q\"" {  } { { "rtl/TLBuffer_2.sv" "x1_a_q" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBuffer_2.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_combMem_14 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLBuffer_2:subsystem_fbus_buffer\|Queue_4:x1_a_q\|ram_combMem_14:ram_ext " "Elaborating entity \"ram_combMem_14\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLBuffer_2:subsystem_fbus_buffer\|Queue_4:x1_a_q\|ram_combMem_14:ram_ext\"" {  } { { "rtl/Queue_4.sv" "ram_ext" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue_4.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Queue_5 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLBuffer_2:subsystem_fbus_buffer\|Queue_5:bundleIn_0_d_q " "Elaborating entity \"Queue_5\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLBuffer_2:subsystem_fbus_buffer\|Queue_5:bundleIn_0_d_q\"" {  } { { "rtl/TLBuffer_2.sv" "bundleIn_0_d_q" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBuffer_2.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_combMem_5 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLBuffer_2:subsystem_fbus_buffer\|Queue_5:bundleIn_0_d_q\|ram_combMem_5:ram_ext " "Elaborating entity \"ram_combMem_5\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLBuffer_2:subsystem_fbus_buffer\|Queue_5:bundleIn_0_d_q\|ram_combMem_5:ram_ext\"" {  } { { "rtl/Queue_5.sv" "ram_ext" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue_5.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLSerdesser TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLSerdesser:subsystem_fbus_serdesser " "Elaborating entity \"TLSerdesser\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLSerdesser:subsystem_fbus_serdesser\"" {  } { { "rtl/DigitalTop.sv" "subsystem_fbus_serdesser" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DigitalTop.sv" 1370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HellaPeekingArbiter TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLSerdesser:subsystem_fbus_serdesser\|HellaPeekingArbiter:outArb " "Elaborating entity \"HellaPeekingArbiter\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLSerdesser:subsystem_fbus_serdesser\|HellaPeekingArbiter:outArb\"" {  } { { "rtl/TLSerdesser.sv" "outArb" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLSerdesser.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594680998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GenericSerializer TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLSerdesser:subsystem_fbus_serdesser\|GenericSerializer:outSer " "Elaborating entity \"GenericSerializer\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLSerdesser:subsystem_fbus_serdesser\|GenericSerializer:outSer\"" {  } { { "rtl/TLSerdesser.sv" "outSer" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLSerdesser.sv" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GenericDeserializer TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLSerdesser:subsystem_fbus_serdesser\|GenericDeserializer:inDes " "Elaborating entity \"GenericDeserializer\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLSerdesser:subsystem_fbus_serdesser\|GenericDeserializer:inDes\"" {  } { { "rtl/TLSerdesser.sv" "inDes" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLSerdesser.sv" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLBuffer_3 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLBuffer_3:subsystem_fbus_buffer_1 " "Elaborating entity \"TLBuffer_3\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLBuffer_3:subsystem_fbus_buffer_1\"" {  } { { "rtl/DigitalTop.sv" "subsystem_fbus_buffer_1" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DigitalTop.sv" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Queue_6 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLBuffer_3:subsystem_fbus_buffer_1\|Queue_6:x1_a_q " "Elaborating entity \"Queue_6\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLBuffer_3:subsystem_fbus_buffer_1\|Queue_6:x1_a_q\"" {  } { { "rtl/TLBuffer_3.sv" "x1_a_q" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBuffer_3.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_combMem_15 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLBuffer_3:subsystem_fbus_buffer_1\|Queue_6:x1_a_q\|ram_combMem_15:ram_ext " "Elaborating entity \"ram_combMem_15\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLBuffer_3:subsystem_fbus_buffer_1\|Queue_6:x1_a_q\|ram_combMem_15:ram_ext\"" {  } { { "rtl/Queue_6.sv" "ram_ext" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue_6.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Queue_7 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLBuffer_3:subsystem_fbus_buffer_1\|Queue_7:bundleIn_0_d_q " "Elaborating entity \"Queue_7\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLBuffer_3:subsystem_fbus_buffer_1\|Queue_7:bundleIn_0_d_q\"" {  } { { "rtl/TLBuffer_3.sv" "bundleIn_0_d_q" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBuffer_3.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_combMem_6 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLBuffer_3:subsystem_fbus_buffer_1\|Queue_7:bundleIn_0_d_q\|ram_combMem_6:ram_ext " "Elaborating entity \"ram_combMem_6\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLBuffer_3:subsystem_fbus_buffer_1\|Queue_7:bundleIn_0_d_q\|ram_combMem_6:ram_ext\"" {  } { { "rtl/Queue_7.sv" "ram_ext" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue_7.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLInterconnectCoupler_14 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLInterconnectCoupler_14:subsystem_fbus_coupler_from_port_named_serial_tl_ctrl " "Elaborating entity \"TLInterconnectCoupler_14\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLInterconnectCoupler_14:subsystem_fbus_coupler_from_port_named_serial_tl_ctrl\"" {  } { { "rtl/DigitalTop.sv" "subsystem_fbus_coupler_from_port_named_serial_tl_ctrl" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DigitalTop.sv" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ResetCatchAndSync_d3 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher " "Elaborating entity \"ResetCatchAndSync_d3\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher\"" {  } { { "rtl/DigitalTop.sv" "subsystem_fbus_outer_reset_catcher" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DigitalTop.sv" 1462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsyncResetSynchronizerShiftReg_w1_d3_i0 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher\|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain " "Elaborating entity \"AsyncResetSynchronizerShiftReg_w1_d3_i0\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher\|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain\"" {  } { { "rtl/ResetCatchAndSync_d3.sv" "io_sync_reset_chain" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ResetCatchAndSync_d3.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher\|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain\|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain " "Elaborating entity \"AsyncResetSynchronizerPrimitiveShiftReg_d3_i0\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ResetCatchAndSync_d3:subsystem_fbus_outer_reset_catcher\|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain\|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain\"" {  } { { "rtl/AsyncResetSynchronizerShiftReg_w1_d3_i0.sv" "output_chain" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncResetSynchronizerShiftReg_w1_d3_i0.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsyncQueue TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|AsyncQueue:subsystem_fbus_out_async " "Elaborating entity \"AsyncQueue\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|AsyncQueue:subsystem_fbus_out_async\"" {  } { { "rtl/DigitalTop.sv" "subsystem_fbus_out_async" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DigitalTop.sv" 1474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsyncQueueSource TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|AsyncQueue:subsystem_fbus_out_async\|AsyncQueueSource:source " "Elaborating entity \"AsyncQueueSource\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|AsyncQueue:subsystem_fbus_out_async\|AsyncQueueSource:source\"" {  } { { "rtl/AsyncQueue.sv" "source" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncQueue.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsyncResetSynchronizerShiftReg_w4_d3_i0 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|AsyncQueue:subsystem_fbus_out_async\|AsyncQueueSource:source\|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray " "Elaborating entity \"AsyncResetSynchronizerShiftReg_w4_d3_i0\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|AsyncQueue:subsystem_fbus_out_async\|AsyncQueueSource:source\|AsyncResetSynchronizerShiftReg_w4_d3_i0:ridx_ridx_gray\"" {  } { { "rtl/AsyncQueueSource.sv" "ridx_ridx_gray" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncQueueSource.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsyncValidSync TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|AsyncQueue:subsystem_fbus_out_async\|AsyncQueueSource:source\|AsyncValidSync:source_valid_0 " "Elaborating entity \"AsyncValidSync\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|AsyncQueue:subsystem_fbus_out_async\|AsyncQueueSource:source\|AsyncValidSync:source_valid_0\"" {  } { { "rtl/AsyncQueueSource.sv" "source_valid_0" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncQueueSource.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsyncResetSynchronizerShiftReg_w1_d3_i0_2 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|AsyncQueue:subsystem_fbus_out_async\|AsyncQueueSource:source\|AsyncValidSync:source_valid_0\|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0 " "Elaborating entity \"AsyncResetSynchronizerShiftReg_w1_d3_i0_2\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|AsyncQueue:subsystem_fbus_out_async\|AsyncQueueSource:source\|AsyncValidSync:source_valid_0\|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0\"" {  } { { "rtl/AsyncValidSync.sv" "io_out_source_valid_0" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncValidSync.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsyncQueueSink TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|AsyncQueue:subsystem_fbus_out_async\|AsyncQueueSink:sink " "Elaborating entity \"AsyncQueueSink\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|AsyncQueue:subsystem_fbus_out_async\|AsyncQueueSink:sink\"" {  } { { "rtl/AsyncQueue.sv" "sink" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncQueue.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockCrossingReg_w8 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|AsyncQueue:subsystem_fbus_out_async\|AsyncQueueSink:sink\|ClockCrossingReg_w8:io_deq_bits_deq_bits_reg " "Elaborating entity \"ClockCrossingReg_w8\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|AsyncQueue:subsystem_fbus_out_async\|AsyncQueueSink:sink\|ClockCrossingReg_w8:io_deq_bits_deq_bits_reg\"" {  } { { "rtl/AsyncQueueSink.sv" "io_deq_bits_deq_bits_reg" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncQueueSink.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PeripheryBus_1 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus " "Elaborating entity \"PeripheryBus_1\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\"" {  } { { "rtl/DigitalTop.sv" "subsystem_cbus" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DigitalTop.sv" 1684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FixedClockBroadcast_3 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|FixedClockBroadcast_3:fixedClockNode " "Elaborating entity \"FixedClockBroadcast_3\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|FixedClockBroadcast_3:fixedClockNode\"" {  } { { "rtl/PeripheryBus_1.sv" "fixedClockNode" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PeripheryBus_1.sv" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLFIFOFixer_2 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLFIFOFixer_2:fixer " "Elaborating entity \"TLFIFOFixer_2\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLFIFOFixer_2:fixer\"" {  } { { "rtl/PeripheryBus_1.sv" "fixer" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PeripheryBus_1.sv" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLXbar_5 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLXbar_5:out_xbar " "Elaborating entity \"TLXbar_5\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLXbar_5:out_xbar\"" {  } { { "rtl/PeripheryBus_1.sv" "out_xbar" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PeripheryBus_1.sv" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLBuffer_5 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLBuffer_5:buffer " "Elaborating entity \"TLBuffer_5\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLBuffer_5:buffer\"" {  } { { "rtl/PeripheryBus_1.sv" "buffer" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PeripheryBus_1.sv" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Queue_10 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLBuffer_5:buffer\|Queue_10:x1_a_q " "Elaborating entity \"Queue_10\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLBuffer_5:buffer\|Queue_10:x1_a_q\"" {  } { { "rtl/TLBuffer_5.sv" "x1_a_q" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBuffer_5.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Queue_11 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLBuffer_5:buffer\|Queue_11:bundleIn_0_d_q " "Elaborating entity \"Queue_11\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLBuffer_5:buffer\|Queue_11:bundleIn_0_d_q\"" {  } { { "rtl/TLBuffer_5.sv" "bundleIn_0_d_q" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBuffer_5.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLAtomicAutomata_1 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLAtomicAutomata_1:atomics " "Elaborating entity \"TLAtomicAutomata_1\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLAtomicAutomata_1:atomics\"" {  } { { "rtl/PeripheryBus_1.sv" "atomics" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PeripheryBus_1.sv" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ErrorDeviceWrapper TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|ErrorDeviceWrapper:wrapped_error_device " "Elaborating entity \"ErrorDeviceWrapper\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|ErrorDeviceWrapper:wrapped_error_device\"" {  } { { "rtl/PeripheryBus_1.sv" "wrapped_error_device" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PeripheryBus_1.sv" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLError TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|ErrorDeviceWrapper:wrapped_error_device\|TLError:error " "Elaborating entity \"TLError\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|ErrorDeviceWrapper:wrapped_error_device\|TLError:error\"" {  } { { "rtl/ErrorDeviceWrapper.sv" "error" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ErrorDeviceWrapper.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Queue_12 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|ErrorDeviceWrapper:wrapped_error_device\|TLError:error\|Queue_12:a " "Elaborating entity \"Queue_12\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|ErrorDeviceWrapper:wrapped_error_device\|TLError:error\|Queue_12:a\"" {  } { { "rtl/TLError.sv" "a" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLError.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_combMem_8 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|ErrorDeviceWrapper:wrapped_error_device\|TLError:error\|Queue_12:a\|ram_combMem_8:ram_ext " "Elaborating entity \"ram_combMem_8\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|ErrorDeviceWrapper:wrapped_error_device\|TLError:error\|Queue_12:a\|ram_combMem_8:ram_ext\"" {  } { { "rtl/Queue_12.sv" "ram_ext" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue_12.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLBuffer_6 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|ErrorDeviceWrapper:wrapped_error_device\|TLBuffer_6:buffer " "Elaborating entity \"TLBuffer_6\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|ErrorDeviceWrapper:wrapped_error_device\|TLBuffer_6:buffer\"" {  } { { "rtl/ErrorDeviceWrapper.sv" "buffer" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ErrorDeviceWrapper.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Queue_13 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|ErrorDeviceWrapper:wrapped_error_device\|TLBuffer_6:buffer\|Queue_13:x1_a_q " "Elaborating entity \"Queue_13\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|ErrorDeviceWrapper:wrapped_error_device\|TLBuffer_6:buffer\|Queue_13:x1_a_q\"" {  } { { "rtl/TLBuffer_6.sv" "x1_a_q" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBuffer_6.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_combMem_9 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|ErrorDeviceWrapper:wrapped_error_device\|TLBuffer_6:buffer\|Queue_13:x1_a_q\|ram_combMem_9:ram_ext " "Elaborating entity \"ram_combMem_9\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|ErrorDeviceWrapper:wrapped_error_device\|TLBuffer_6:buffer\|Queue_13:x1_a_q\|ram_combMem_9:ram_ext\"" {  } { { "rtl/Queue_13.sv" "ram_ext" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue_13.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLInterconnectCoupler_16 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_16:coupler_to_plic " "Elaborating entity \"TLInterconnectCoupler_16\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_16:coupler_to_plic\"" {  } { { "rtl/PeripheryBus_1.sv" "coupler_to_plic" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PeripheryBus_1.sv" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLFragmenter_7 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_16:coupler_to_plic\|TLFragmenter_7:fragmenter " "Elaborating entity \"TLFragmenter_7\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_16:coupler_to_plic\|TLFragmenter_7:fragmenter\"" {  } { { "rtl/TLInterconnectCoupler_16.sv" "fragmenter" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLInterconnectCoupler_16.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Repeater_7 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_16:coupler_to_plic\|TLFragmenter_7:fragmenter\|Repeater_7:repeater " "Elaborating entity \"Repeater_7\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_16:coupler_to_plic\|TLFragmenter_7:fragmenter\|Repeater_7:repeater\"" {  } { { "rtl/TLFragmenter_7.sv" "repeater" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_7.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLInterconnectCoupler_17 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_17:coupler_to_clint " "Elaborating entity \"TLInterconnectCoupler_17\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_17:coupler_to_clint\"" {  } { { "rtl/PeripheryBus_1.sv" "coupler_to_clint" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PeripheryBus_1.sv" 871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLFragmenter_8 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_17:coupler_to_clint\|TLFragmenter_8:fragmenter " "Elaborating entity \"TLFragmenter_8\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_17:coupler_to_clint\|TLFragmenter_8:fragmenter\"" {  } { { "rtl/TLInterconnectCoupler_17.sv" "fragmenter" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLInterconnectCoupler_17.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Repeater_8 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_17:coupler_to_clint\|TLFragmenter_8:fragmenter\|Repeater_8:repeater " "Elaborating entity \"Repeater_8\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_17:coupler_to_clint\|TLFragmenter_8:fragmenter\|Repeater_8:repeater\"" {  } { { "rtl/TLFragmenter_8.sv" "repeater" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_8.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLInterconnectCoupler_19 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_19:coupler_to_debug " "Elaborating entity \"TLInterconnectCoupler_19\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_19:coupler_to_debug\"" {  } { { "rtl/PeripheryBus_1.sv" "coupler_to_debug" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PeripheryBus_1.sv" 903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLFragmenter_9 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_19:coupler_to_debug\|TLFragmenter_9:fragmenter " "Elaborating entity \"TLFragmenter_9\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_19:coupler_to_debug\|TLFragmenter_9:fragmenter\"" {  } { { "rtl/TLInterconnectCoupler_19.sv" "fragmenter" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLInterconnectCoupler_19.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Repeater_9 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_19:coupler_to_debug\|TLFragmenter_9:fragmenter\|Repeater_9:repeater " "Elaborating entity \"Repeater_9\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_19:coupler_to_debug\|TLFragmenter_9:fragmenter\|Repeater_9:repeater\"" {  } { { "rtl/TLFragmenter_9.sv" "repeater" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_9.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLInterconnectCoupler_23 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_23:coupler_to_bootrom " "Elaborating entity \"TLInterconnectCoupler_23\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_23:coupler_to_bootrom\"" {  } { { "rtl/PeripheryBus_1.sv" "coupler_to_bootrom" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PeripheryBus_1.sv" 928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLFragmenter_10 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_23:coupler_to_bootrom\|TLFragmenter_10:fragmenter " "Elaborating entity \"TLFragmenter_10\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_23:coupler_to_bootrom\|TLFragmenter_10:fragmenter\"" {  } { { "rtl/TLInterconnectCoupler_23.sv" "fragmenter" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLInterconnectCoupler_23.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Repeater_10 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_23:coupler_to_bootrom\|TLFragmenter_10:fragmenter\|Repeater_10:repeater " "Elaborating entity \"Repeater_10\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_23:coupler_to_bootrom\|TLFragmenter_10:fragmenter\|Repeater_10:repeater\"" {  } { { "rtl/TLFragmenter_10.sv" "repeater" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_10.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLInterconnectCoupler_24 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_24:coupler_to_prci_ctrl " "Elaborating entity \"TLInterconnectCoupler_24\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_24:coupler_to_prci_ctrl\"" {  } { { "rtl/PeripheryBus_1.sv" "coupler_to_prci_ctrl" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PeripheryBus_1.sv" 966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLFIFOFixer_3 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_24:coupler_to_prci_ctrl\|TLFIFOFixer_3:fixer " "Elaborating entity \"TLFIFOFixer_3\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_24:coupler_to_prci_ctrl\|TLFIFOFixer_3:fixer\"" {  } { { "rtl/TLInterconnectCoupler_24.sv" "fixer" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLInterconnectCoupler_24.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLFragmenter_11 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_24:coupler_to_prci_ctrl\|TLFragmenter_11:fragmenter " "Elaborating entity \"TLFragmenter_11\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_24:coupler_to_prci_ctrl\|TLFragmenter_11:fragmenter\"" {  } { { "rtl/TLInterconnectCoupler_24.sv" "fragmenter" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLInterconnectCoupler_24.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Repeater_11 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_24:coupler_to_prci_ctrl\|TLFragmenter_11:fragmenter\|Repeater_11:repeater " "Elaborating entity \"Repeater_11\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_24:coupler_to_prci_ctrl\|TLFragmenter_11:fragmenter\|Repeater_11:repeater\"" {  } { { "rtl/TLFragmenter_11.sv" "repeater" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLFragmenter_11.sv" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLBuffer_8 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_24:coupler_to_prci_ctrl\|TLBuffer_8:buffer " "Elaborating entity \"TLBuffer_8\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_24:coupler_to_prci_ctrl\|TLBuffer_8:buffer\"" {  } { { "rtl/TLInterconnectCoupler_24.sv" "buffer" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLInterconnectCoupler_24.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Queue_15 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_24:coupler_to_prci_ctrl\|TLBuffer_8:buffer\|Queue_15:x1_a_q " "Elaborating entity \"Queue_15\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_24:coupler_to_prci_ctrl\|TLBuffer_8:buffer\|Queue_15:x1_a_q\"" {  } { { "rtl/TLBuffer_8.sv" "x1_a_q" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBuffer_8.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_combMem_11 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_24:coupler_to_prci_ctrl\|TLBuffer_8:buffer\|Queue_15:x1_a_q\|ram_combMem_11:ram_ext " "Elaborating entity \"ram_combMem_11\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_24:coupler_to_prci_ctrl\|TLBuffer_8:buffer\|Queue_15:x1_a_q\|ram_combMem_11:ram_ext\"" {  } { { "rtl/Queue_15.sv" "ram_ext" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue_15.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryBus TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|MemoryBus:subsystem_mbus " "Elaborating entity \"MemoryBus\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|MemoryBus:subsystem_mbus\"" {  } { { "rtl/DigitalTop.sv" "subsystem_mbus" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DigitalTop.sv" 1724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLFIFOFixer_4 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|MemoryBus:subsystem_mbus\|TLFIFOFixer_4:fixer " "Elaborating entity \"TLFIFOFixer_4\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|MemoryBus:subsystem_mbus\|TLFIFOFixer_4:fixer\"" {  } { { "rtl/MemoryBus.sv" "fixer" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/MemoryBus.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProbePicker TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|MemoryBus:subsystem_mbus\|ProbePicker:picker " "Elaborating entity \"ProbePicker\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|MemoryBus:subsystem_mbus\|ProbePicker:picker\"" {  } { { "rtl/MemoryBus.sv" "picker" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/MemoryBus.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CoherenceManagerWrapper TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|CoherenceManagerWrapper:subsystem_l2_wrapper " "Elaborating entity \"CoherenceManagerWrapper\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|CoherenceManagerWrapper:subsystem_l2_wrapper\"" {  } { { "rtl/DigitalTop.sv" "subsystem_l2_wrapper" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DigitalTop.sv" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLBroadcast TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|CoherenceManagerWrapper:subsystem_l2_wrapper\|TLBroadcast:broadcast_1 " "Elaborating entity \"TLBroadcast\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|CoherenceManagerWrapper:subsystem_l2_wrapper\|TLBroadcast:broadcast_1\"" {  } { { "rtl/CoherenceManagerWrapper.sv" "broadcast_1" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/CoherenceManagerWrapper.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLBroadcastTracker TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|CoherenceManagerWrapper:subsystem_l2_wrapper\|TLBroadcast:broadcast_1\|TLBroadcastTracker:TLBroadcastTracker " "Elaborating entity \"TLBroadcastTracker\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|CoherenceManagerWrapper:subsystem_l2_wrapper\|TLBroadcast:broadcast_1\|TLBroadcastTracker:TLBroadcastTracker\"" {  } { { "rtl/TLBroadcast.sv" "TLBroadcastTracker" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcast.sv" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Queue_17 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|CoherenceManagerWrapper:subsystem_l2_wrapper\|TLBroadcast:broadcast_1\|TLBroadcastTracker:TLBroadcastTracker\|Queue_17:o_data " "Elaborating entity \"Queue_17\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|CoherenceManagerWrapper:subsystem_l2_wrapper\|TLBroadcast:broadcast_1\|TLBroadcastTracker:TLBroadcastTracker\|Queue_17:o_data\"" {  } { { "rtl/TLBroadcastTracker.sv" "o_data" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcastTracker.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_combMem_2 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|CoherenceManagerWrapper:subsystem_l2_wrapper\|TLBroadcast:broadcast_1\|TLBroadcastTracker:TLBroadcastTracker\|Queue_17:o_data\|ram_combMem_2:ram_ext " "Elaborating entity \"ram_combMem_2\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|CoherenceManagerWrapper:subsystem_l2_wrapper\|TLBroadcast:broadcast_1\|TLBroadcastTracker:TLBroadcastTracker\|Queue_17:o_data\|ram_combMem_2:ram_ext\"" {  } { { "rtl/Queue_17.sv" "ram_ext" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue_17.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLBroadcastTracker_1 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|CoherenceManagerWrapper:subsystem_l2_wrapper\|TLBroadcast:broadcast_1\|TLBroadcastTracker_1:TLBroadcastTracker_1 " "Elaborating entity \"TLBroadcastTracker_1\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|CoherenceManagerWrapper:subsystem_l2_wrapper\|TLBroadcast:broadcast_1\|TLBroadcastTracker_1:TLBroadcastTracker_1\"" {  } { { "rtl/TLBroadcast.sv" "TLBroadcastTracker_1" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcast.sv" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLBroadcastTracker_2 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|CoherenceManagerWrapper:subsystem_l2_wrapper\|TLBroadcast:broadcast_1\|TLBroadcastTracker_2:TLBroadcastTracker_2 " "Elaborating entity \"TLBroadcastTracker_2\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|CoherenceManagerWrapper:subsystem_l2_wrapper\|TLBroadcast:broadcast_1\|TLBroadcastTracker_2:TLBroadcastTracker_2\"" {  } { { "rtl/TLBroadcast.sv" "TLBroadcastTracker_2" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcast.sv" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLBroadcastTracker_3 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|CoherenceManagerWrapper:subsystem_l2_wrapper\|TLBroadcast:broadcast_1\|TLBroadcastTracker_3:TLBroadcastTracker_3 " "Elaborating entity \"TLBroadcastTracker_3\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|CoherenceManagerWrapper:subsystem_l2_wrapper\|TLBroadcast:broadcast_1\|TLBroadcastTracker_3:TLBroadcastTracker_3\"" {  } { { "rtl/TLBroadcast.sv" "TLBroadcastTracker_3" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBroadcast.sv" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TilePRCIDomain TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain " "Elaborating entity \"TilePRCIDomain\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\"" {  } { { "rtl/DigitalTop.sv" "tile_prci_domain" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DigitalTop.sv" 1833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RocketTile TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile " "Elaborating entity \"RocketTile\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\"" {  } { { "rtl/TilePRCIDomain.sv" "tile_reset_domain_tile" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TilePRCIDomain.sv" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLXbar_7 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|TLXbar_7:tlMasterXbar " "Elaborating entity \"TLXbar_7\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|TLXbar_7:tlMasterXbar\"" {  } { { "rtl/RocketTile.sv" "tlMasterXbar" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RocketTile.sv" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntXbar_1 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|IntXbar_1:intXbar " "Elaborating entity \"IntXbar_1\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|IntXbar_1:intXbar\"" {  } { { "rtl/RocketTile.sv" "intXbar" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RocketTile.sv" 884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DCache TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|DCache:dcache " "Elaborating entity \"DCache\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|DCache:dcache\"" {  } { { "rtl/RocketTile.sv" "dcache" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RocketTile.sv" 1031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681261 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s2_vaddr_r DCache.sv(665) " "Verilog HDL or VHDL warning at DCache.sv(665): object \"s2_vaddr_r\" assigned a value but never read" {  } { { "rtl/DCache.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DCache.sv" 665 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681275 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|DCache:dcache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OptimizationBarrier TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|DCache:dcache\|OptimizationBarrier:tlb_mpu_ppn_barrier " "Elaborating entity \"OptimizationBarrier\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|DCache:dcache\|OptimizationBarrier:tlb_mpu_ppn_barrier\"" {  } { { "rtl/DCache.sv" "tlb_mpu_ppn_barrier" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DCache.sv" 1642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PMPChecker TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|DCache:dcache\|PMPChecker:tlb_pmp " "Elaborating entity \"PMPChecker\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|DCache:dcache\|PMPChecker:tlb_pmp\"" {  } { { "rtl/DCache.sv" "tlb_pmp" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DCache.sv" 1706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DCacheDataArray TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data " "Elaborating entity \"DCacheDataArray\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\"" {  } { { "rtl/DCache.sv" "data" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DCache.sv" 2247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_arrays_0 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0 " "Elaborating entity \"data_arrays_0\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\"" {  } { { "rtl/DCacheDataArray.sv" "data_arrays_0" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DCacheDataArray.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_arrays_0_ext TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext " "Elaborating entity \"data_arrays_0_ext\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\"" {  } { { "rtl/data_arrays_0.sv" "data_arrays_0_ext" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/data_arrays_0.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681298 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_GEN_0 mems.v(74) " "Verilog HDL or VHDL warning at mems.v(74): object \"_GEN_0\" assigned a value but never read" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681299 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|DCache:dcache|DCacheDataArray:data|data_arrays_0:data_arrays_0|data_arrays_0_ext:data_arrays_0_ext"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_GEN_1 mems.v(75) " "Verilog HDL or VHDL warning at mems.v(75): object \"_GEN_1\" assigned a value but never read" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681299 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|DCache:dcache|DCacheDataArray:data|data_arrays_0:data_arrays_0|data_arrays_0_ext:data_arrays_0_ext"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_GEN_2 mems.v(76) " "Verilog HDL or VHDL warning at mems.v(76): object \"_GEN_2\" assigned a value but never read" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681299 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|DCache:dcache|DCacheDataArray:data|data_arrays_0:data_arrays_0|data_arrays_0_ext:data_arrays_0_ext"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_GEN_3 mems.v(77) " "Verilog HDL or VHDL warning at mems.v(77): object \"_GEN_3\" assigned a value but never read" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681299 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|DCache:dcache|DCacheDataArray:data|data_arrays_0:data_arrays_0|data_arrays_0_ext:data_arrays_0_ext"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_GEN_4 mems.v(78) " "Verilog HDL or VHDL warning at mems.v(78): object \"_GEN_4\" assigned a value but never read" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681299 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|DCache:dcache|DCacheDataArray:data|data_arrays_0:data_arrays_0|data_arrays_0_ext:data_arrays_0_ext"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RW0_rdata_0 mems.v(82) " "Verilog HDL or VHDL warning at mems.v(82): object \"RW0_rdata_0\" assigned a value but never read" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681299 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|DCache:dcache|DCacheDataArray:data|data_arrays_0:data_arrays_0|data_arrays_0_ext:data_arrays_0_ext"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_GEN_6 mems.v(83) " "Verilog HDL or VHDL warning at mems.v(83): object \"_GEN_6\" assigned a value but never read" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681299 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|DCache:dcache|DCacheDataArray:data|data_arrays_0:data_arrays_0|data_arrays_0_ext:data_arrays_0_ext"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_GEN_7 mems.v(84) " "Verilog HDL or VHDL warning at mems.v(84): object \"_GEN_7\" assigned a value but never read" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681299 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|DCache:dcache|DCacheDataArray:data|data_arrays_0:data_arrays_0|data_arrays_0_ext:data_arrays_0_ext"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_GEN_8 mems.v(85) " "Verilog HDL or VHDL warning at mems.v(85): object \"_GEN_8\" assigned a value but never read" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681299 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|DCache:dcache|DCacheDataArray:data|data_arrays_0:data_arrays_0|data_arrays_0_ext:data_arrays_0_ext"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_GEN_9 mems.v(86) " "Verilog HDL or VHDL warning at mems.v(86): object \"_GEN_9\" assigned a value but never read" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681299 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|DCache:dcache|DCacheDataArray:data|data_arrays_0:data_arrays_0|data_arrays_0_ext:data_arrays_0_ext"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_GEN_10 mems.v(87) " "Verilog HDL or VHDL warning at mems.v(87): object \"_GEN_10\" assigned a value but never read" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681299 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|DCache:dcache|DCacheDataArray:data|data_arrays_0:data_arrays_0|data_arrays_0_ext:data_arrays_0_ext"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_GEN_11 mems.v(89) " "Verilog HDL or VHDL warning at mems.v(89): object \"_GEN_11\" assigned a value but never read" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681299 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|DCache:dcache|DCacheDataArray:data|data_arrays_0:data_arrays_0|data_arrays_0_ext:data_arrays_0_ext"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "split_data_arrays_0_ext TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_0 " "Elaborating entity \"split_data_arrays_0_ext\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_0\"" {  } { { "rtl/mems.v" "mem_0_0" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AMOALU TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|DCache:dcache\|AMOALU:amoalus_0 " "Elaborating entity \"AMOALU\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|DCache:dcache\|AMOALU:amoalus_0\"" {  } { { "rtl/DCache.sv" "amoalus_0" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DCache.sv" 2254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RoCCDecoupler TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|RoCCDecoupler:myrocc_myroccDecoupler " "Elaborating entity \"RoCCDecoupler\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|RoCCDecoupler:myrocc_myroccDecoupler\"" {  } { { "rtl/RocketTile.sv" "myrocc_myroccDecoupler" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RocketTile.sv" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RoCCController2 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|RoCCController2:myrocc_myroccController " "Elaborating entity \"RoCCController2\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|RoCCController2:myrocc_myroccController\"" {  } { { "rtl/RocketTile.sv" "myrocc_myroccController" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RocketTile.sv" 1073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifoff_bb TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|fifoff_bb:myrocc_myroccBlackBox " "Elaborating entity \"fifoff_bb\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|fifoff_bb:myrocc_myroccBlackBox\"" {  } { { "rtl/RocketTile.sv" "myrocc_myroccBlackBox" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RocketTile.sv" 1083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RoCCController TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|RoCCController:myrocc_1_myroccController " "Elaborating entity \"RoCCController\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|RoCCController:myrocc_1_myroccController\"" {  } { { "rtl/RocketTile.sv" "myrocc_1_myroccController" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RocketTile.sv" 1134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_bb TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|fifo_bb:myrocc_1_myroccBlackBox " "Elaborating entity \"fifo_bb\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|fifo_bb:myrocc_1_myroccBlackBox\"" {  } { { "rtl/RocketTile.sv" "myrocc_1_myroccBlackBox" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RocketTile.sv" 1144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Frontend TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Frontend:frontend " "Elaborating entity \"Frontend\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Frontend:frontend\"" {  } { { "rtl/RocketTile.sv" "frontend" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RocketTile.sv" 1392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ICache TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache " "Elaborating entity \"ICache\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\"" {  } { { "rtl/Frontend.sv" "icache" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Frontend.sv" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tag_array_0 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|tag_array_0:tag_array_0 " "Elaborating entity \"tag_array_0\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|tag_array_0:tag_array_0\"" {  } { { "rtl/ICache.sv" "tag_array_0" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ICache.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tag_array_0_ext TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|tag_array_0:tag_array_0\|tag_array_0_ext:tag_array_0_ext " "Elaborating entity \"tag_array_0_ext\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|tag_array_0:tag_array_0\|tag_array_0_ext:tag_array_0_ext\"" {  } { { "rtl/tag_array_0.sv" "tag_array_0_ext" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/tag_array_0.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681338 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RW0_rdata_0 mems.v(228) " "Verilog HDL or VHDL warning at mems.v(228): object \"RW0_rdata_0\" assigned a value but never read" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681339 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "split_tag_array_0_ext TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|tag_array_0:tag_array_0\|tag_array_0_ext:tag_array_0_ext\|split_tag_array_0_ext:mem_0_0 " "Elaborating entity \"split_tag_array_0_ext\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|tag_array_0:tag_array_0\|tag_array_0_ext:tag_array_0_ext\|split_tag_array_0_ext:mem_0_0\"" {  } { { "rtl/mems.v" "mem_0_0" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681339 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_RW_0_r_en mems.v(533) " "Verilog HDL or VHDL warning at mems.v(533): object \"ram_RW_0_r_en\" assigned a value but never read" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 533 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681340 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_GEN_0 mems.v(542) " "Verilog HDL or VHDL warning at mems.v(542): object \"_GEN_0\" assigned a value but never read" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 542 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681340 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_GEN_1 mems.v(543) " "Verilog HDL or VHDL warning at mems.v(543): object \"_GEN_1\" assigned a value but never read" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 543 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681340 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|Frontend:frontend|ICache:icache|tag_array_0:tag_array_0|tag_array_0_ext:tag_array_0_ext|split_tag_array_0_ext:mem_0_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_arrays_0_0 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|data_arrays_0_0:data_arrays_0_0 " "Elaborating entity \"data_arrays_0_0\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|data_arrays_0_0:data_arrays_0_0\"" {  } { { "rtl/ICache.sv" "data_arrays_0_0" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ICache.sv" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_arrays_0_0_ext TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|data_arrays_0_0:data_arrays_0_0\|data_arrays_0_0_ext:data_arrays_0_0_ext " "Elaborating entity \"data_arrays_0_0_ext\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|data_arrays_0_0:data_arrays_0_0\|data_arrays_0_0_ext:data_arrays_0_0_ext\"" {  } { { "rtl/data_arrays_0_0.sv" "data_arrays_0_0_ext" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/data_arrays_0_0.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681344 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RW0_rdata_0 mems.v(260) " "Verilog HDL or VHDL warning at mems.v(260): object \"RW0_rdata_0\" assigned a value but never read" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 260 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681344 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|Frontend:frontend|ICache:icache|data_arrays_0_0:data_arrays_0_0|data_arrays_0_0_ext:data_arrays_0_0_ext"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "split_data_arrays_0_0_ext TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|data_arrays_0_0:data_arrays_0_0\|data_arrays_0_0_ext:data_arrays_0_0_ext\|split_data_arrays_0_0_ext:mem_0_0 " "Elaborating entity \"split_data_arrays_0_0_ext\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|data_arrays_0_0:data_arrays_0_0\|data_arrays_0_0_ext:data_arrays_0_0_ext\|split_data_arrays_0_0_ext:mem_0_0\"" {  } { { "rtl/mems.v" "mem_0_0" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681345 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wmask mems.v(573) " "Verilog HDL or VHDL warning at mems.v(573): object \"wmask\" assigned a value but never read" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 573 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681346 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|Frontend:frontend|ICache:icache|data_arrays_0_0:data_arrays_0_0|data_arrays_0_0_ext:data_arrays_0_0_ext|split_data_arrays_0_0_ext:mem_0_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_arrays_1_0 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|data_arrays_1_0:data_arrays_1_0 " "Elaborating entity \"data_arrays_1_0\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|data_arrays_1_0:data_arrays_1_0\"" {  } { { "rtl/ICache.sv" "data_arrays_1_0" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ICache.sv" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftQueue TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Frontend:frontend\|ShiftQueue:fq " "Elaborating entity \"ShiftQueue\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Frontend:frontend\|ShiftQueue:fq\"" {  } { { "rtl/Frontend.sv" "fq" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Frontend.sv" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLB_1 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Frontend:frontend\|TLB_1:tlb " "Elaborating entity \"TLB_1\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Frontend:frontend\|TLB_1:tlb\"" {  } { { "rtl/Frontend.sv" "tlb" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Frontend.sv" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PMPChecker_2 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Frontend:frontend\|TLB_1:tlb\|PMPChecker_2:pmp " "Elaborating entity \"PMPChecker_2\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Frontend:frontend\|TLB_1:tlb\|PMPChecker_2:pmp\"" {  } { { "rtl/TLB_1.sv" "pmp" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLB_1.sv" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ScratchpadSlavePort TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|ScratchpadSlavePort:dtim_adapter " "Elaborating entity \"ScratchpadSlavePort\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|ScratchpadSlavePort:dtim_adapter\"" {  } { { "rtl/RocketTile.sv" "dtim_adapter" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RocketTile.sv" 1422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLFragmenter_13 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|TLFragmenter_13:fragmenter_1 " "Elaborating entity \"TLFragmenter_13\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|TLFragmenter_13:fragmenter_1\"" {  } { { "rtl/RocketTile.sv" "fragmenter_1" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RocketTile.sv" 1456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt " "Elaborating entity \"FPU\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\"" {  } { { "rtl/RocketTile.sv" "fpuOpt" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RocketTile.sv" 1484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPUDecoder TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUDecoder:fp_decoder " "Elaborating entity \"FPUDecoder\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUDecoder:fp_decoder\"" {  } { { "rtl/FPU.sv" "fp_decoder" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/FPU.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile_combMem TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|regfile_combMem:regfile_ext " "Elaborating entity \"regfile_combMem\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|regfile_combMem:regfile_ext\"" {  } { { "rtl/FPU.sv" "regfile_ext" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/FPU.sv" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPUFMAPipe TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe:sfma " "Elaborating entity \"FPUFMAPipe\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe:sfma\"" {  } { { "rtl/FPU.sv" "sfma" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/FPU.sv" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MulAddRecFNPipe TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe:sfma\|MulAddRecFNPipe:fma " "Elaborating entity \"MulAddRecFNPipe\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe:sfma\|MulAddRecFNPipe:fma\"" {  } { { "rtl/FPUFMAPipe.sv" "fma" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/FPUFMAPipe.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MulAddRecFNToRaw_preMul TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe:sfma\|MulAddRecFNPipe:fma\|MulAddRecFNToRaw_preMul:mulAddRecFNToRaw_preMul " "Elaborating entity \"MulAddRecFNToRaw_preMul\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe:sfma\|MulAddRecFNPipe:fma\|MulAddRecFNToRaw_preMul:mulAddRecFNToRaw_preMul\"" {  } { { "rtl/MulAddRecFNPipe.sv" "mulAddRecFNToRaw_preMul" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/MulAddRecFNPipe.sv" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MulAddRecFNToRaw_postMul TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe:sfma\|MulAddRecFNPipe:fma\|MulAddRecFNToRaw_postMul:mulAddRecFNToRaw_postMul " "Elaborating entity \"MulAddRecFNToRaw_postMul\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe:sfma\|MulAddRecFNPipe:fma\|MulAddRecFNToRaw_postMul:mulAddRecFNToRaw_postMul\"" {  } { { "rtl/MulAddRecFNPipe.sv" "mulAddRecFNToRaw_postMul" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/MulAddRecFNPipe.sv" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RoundRawFNToRecFN TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe:sfma\|MulAddRecFNPipe:fma\|RoundRawFNToRecFN:roundRawFNToRecFN " "Elaborating entity \"RoundRawFNToRecFN\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe:sfma\|MulAddRecFNPipe:fma\|RoundRawFNToRecFN:roundRawFNToRecFN\"" {  } { { "rtl/MulAddRecFNPipe.sv" "roundRawFNToRecFN" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/MulAddRecFNPipe.sv" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RoundAnyRawFNToRecFN TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe:sfma\|MulAddRecFNPipe:fma\|RoundRawFNToRecFN:roundRawFNToRecFN\|RoundAnyRawFNToRecFN:roundAnyRawFNToRecFN " "Elaborating entity \"RoundAnyRawFNToRecFN\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe:sfma\|MulAddRecFNPipe:fma\|RoundRawFNToRecFN:roundRawFNToRecFN\|RoundAnyRawFNToRecFN:roundAnyRawFNToRecFN\"" {  } { { "rtl/RoundRawFNToRecFN.sv" "roundAnyRawFNToRecFN" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RoundRawFNToRecFN.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPToInt TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPToInt:fpiu " "Elaborating entity \"FPToInt\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPToInt:fpiu\"" {  } { { "rtl/FPU.sv" "fpiu" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/FPU.sv" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompareRecFN TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPToInt:fpiu\|CompareRecFN:dcmp " "Elaborating entity \"CompareRecFN\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPToInt:fpiu\|CompareRecFN:dcmp\"" {  } { { "rtl/FPToInt.sv" "dcmp" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/FPToInt.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RecFNToIN TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPToInt:fpiu\|RecFNToIN:conv " "Elaborating entity \"RecFNToIN\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPToInt:fpiu\|RecFNToIN:conv\"" {  } { { "rtl/FPToInt.sv" "conv" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/FPToInt.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RecFNToIN_1 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPToInt:fpiu\|RecFNToIN_1:narrow " "Elaborating entity \"RecFNToIN_1\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPToInt:fpiu\|RecFNToIN_1:narrow\"" {  } { { "rtl/FPToInt.sv" "narrow" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/FPToInt.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToFP TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|IntToFP:ifpu " "Elaborating entity \"IntToFP\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|IntToFP:ifpu\"" {  } { { "rtl/FPU.sv" "ifpu" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/FPU.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INToRecFN TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|IntToFP:ifpu\|INToRecFN:i2f " "Elaborating entity \"INToRecFN\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|IntToFP:ifpu\|INToRecFN:i2f\"" {  } { { "rtl/IntToFP.sv" "i2f" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/IntToFP.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RoundAnyRawFNToRecFN_1 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|IntToFP:ifpu\|INToRecFN:i2f\|RoundAnyRawFNToRecFN_1:roundAnyRawFNToRecFN " "Elaborating entity \"RoundAnyRawFNToRecFN_1\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|IntToFP:ifpu\|INToRecFN:i2f\|RoundAnyRawFNToRecFN_1:roundAnyRawFNToRecFN\"" {  } { { "rtl/INToRecFN.sv" "roundAnyRawFNToRecFN" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/INToRecFN.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INToRecFN_1 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|IntToFP:ifpu\|INToRecFN_1:i2f_1 " "Elaborating entity \"INToRecFN_1\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|IntToFP:ifpu\|INToRecFN_1:i2f_1\"" {  } { { "rtl/IntToFP.sv" "i2f_1" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/IntToFP.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RoundAnyRawFNToRecFN_2 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|IntToFP:ifpu\|INToRecFN_1:i2f_1\|RoundAnyRawFNToRecFN_2:roundAnyRawFNToRecFN " "Elaborating entity \"RoundAnyRawFNToRecFN_2\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|IntToFP:ifpu\|INToRecFN_1:i2f_1\|RoundAnyRawFNToRecFN_2:roundAnyRawFNToRecFN\"" {  } { { "rtl/INToRecFN_1.sv" "roundAnyRawFNToRecFN" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/INToRecFN_1.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPToFP TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPToFP:fpmu " "Elaborating entity \"FPToFP\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPToFP:fpmu\"" {  } { { "rtl/FPU.sv" "fpmu" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/FPU.sv" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RecFNToRecFN TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPToFP:fpmu\|RecFNToRecFN:narrower " "Elaborating entity \"RecFNToRecFN\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPToFP:fpmu\|RecFNToRecFN:narrower\"" {  } { { "rtl/FPToFP.sv" "narrower" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/FPToFP.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RoundAnyRawFNToRecFN_3 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPToFP:fpmu\|RecFNToRecFN:narrower\|RoundAnyRawFNToRecFN_3:roundAnyRawFNToRecFN " "Elaborating entity \"RoundAnyRawFNToRecFN_3\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPToFP:fpmu\|RecFNToRecFN:narrower\|RoundAnyRawFNToRecFN_3:roundAnyRawFNToRecFN\"" {  } { { "rtl/RecFNToRecFN.sv" "roundAnyRawFNToRecFN" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RecFNToRecFN.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPUFMAPipe_1 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe_1:dfma " "Elaborating entity \"FPUFMAPipe_1\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe_1:dfma\"" {  } { { "rtl/FPU.sv" "dfma" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/FPU.sv" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MulAddRecFNPipe_1 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe_1:dfma\|MulAddRecFNPipe_1:fma " "Elaborating entity \"MulAddRecFNPipe_1\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe_1:dfma\|MulAddRecFNPipe_1:fma\"" {  } { { "rtl/FPUFMAPipe_1.sv" "fma" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/FPUFMAPipe_1.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MulAddRecFNToRaw_preMul_1 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe_1:dfma\|MulAddRecFNPipe_1:fma\|MulAddRecFNToRaw_preMul_1:mulAddRecFNToRaw_preMul " "Elaborating entity \"MulAddRecFNToRaw_preMul_1\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe_1:dfma\|MulAddRecFNPipe_1:fma\|MulAddRecFNToRaw_preMul_1:mulAddRecFNToRaw_preMul\"" {  } { { "rtl/MulAddRecFNPipe_1.sv" "mulAddRecFNToRaw_preMul" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/MulAddRecFNPipe_1.sv" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MulAddRecFNToRaw_postMul_1 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe_1:dfma\|MulAddRecFNPipe_1:fma\|MulAddRecFNToRaw_postMul_1:mulAddRecFNToRaw_postMul " "Elaborating entity \"MulAddRecFNToRaw_postMul_1\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe_1:dfma\|MulAddRecFNPipe_1:fma\|MulAddRecFNToRaw_postMul_1:mulAddRecFNToRaw_postMul\"" {  } { { "rtl/MulAddRecFNPipe_1.sv" "mulAddRecFNToRaw_postMul" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/MulAddRecFNPipe_1.sv" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RoundRawFNToRecFN_1 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe_1:dfma\|MulAddRecFNPipe_1:fma\|RoundRawFNToRecFN_1:roundRawFNToRecFN " "Elaborating entity \"RoundRawFNToRecFN_1\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe_1:dfma\|MulAddRecFNPipe_1:fma\|RoundRawFNToRecFN_1:roundRawFNToRecFN\"" {  } { { "rtl/MulAddRecFNPipe_1.sv" "roundRawFNToRecFN" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/MulAddRecFNPipe_1.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RoundAnyRawFNToRecFN_4 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe_1:dfma\|MulAddRecFNPipe_1:fma\|RoundRawFNToRecFN_1:roundRawFNToRecFN\|RoundAnyRawFNToRecFN_4:roundAnyRawFNToRecFN " "Elaborating entity \"RoundAnyRawFNToRecFN_4\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe_1:dfma\|MulAddRecFNPipe_1:fma\|RoundRawFNToRecFN_1:roundRawFNToRecFN\|RoundAnyRawFNToRecFN_4:roundAnyRawFNToRecFN\"" {  } { { "rtl/RoundRawFNToRecFN_1.sv" "roundAnyRawFNToRecFN" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RoundRawFNToRecFN_1.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HellaCacheArbiter TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|HellaCacheArbiter:dcacheArb " "Elaborating entity \"HellaCacheArbiter\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|HellaCacheArbiter:dcacheArb\"" {  } { { "rtl/RocketTile.sv" "dcacheArb" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RocketTile.sv" 1673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PTW TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|PTW:ptw " "Elaborating entity \"PTW\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|PTW:ptw\"" {  } { { "rtl/RocketTile.sv" "ptw" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RocketTile.sv" 1922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681474 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tags_1_0 PTW.sv(420) " "Verilog HDL or VHDL warning at PTW.sv(420): object \"tags_1_0\" assigned a value but never read" {  } { { "rtl/PTW.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PTW.sv" 420 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681483 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|PTW:ptw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tags_1_1 PTW.sv(421) " "Verilog HDL or VHDL warning at PTW.sv(421): object \"tags_1_1\" assigned a value but never read" {  } { { "rtl/PTW.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PTW.sv" 421 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681483 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|PTW:ptw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tags_1_2 PTW.sv(422) " "Verilog HDL or VHDL warning at PTW.sv(422): object \"tags_1_2\" assigned a value but never read" {  } { { "rtl/PTW.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PTW.sv" 422 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681483 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|PTW:ptw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tags_1_3 PTW.sv(423) " "Verilog HDL or VHDL warning at PTW.sv(423): object \"tags_1_3\" assigned a value but never read" {  } { { "rtl/PTW.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PTW.sv" 423 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681483 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|PTW:ptw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tags_1_4 PTW.sv(424) " "Verilog HDL or VHDL warning at PTW.sv(424): object \"tags_1_4\" assigned a value but never read" {  } { { "rtl/PTW.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PTW.sv" 424 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681483 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|PTW:ptw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tags_1_5 PTW.sv(425) " "Verilog HDL or VHDL warning at PTW.sv(425): object \"tags_1_5\" assigned a value but never read" {  } { { "rtl/PTW.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PTW.sv" 425 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681483 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|PTW:ptw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tags_1_6 PTW.sv(426) " "Verilog HDL or VHDL warning at PTW.sv(426): object \"tags_1_6\" assigned a value but never read" {  } { { "rtl/PTW.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PTW.sv" 426 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681483 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|PTW:ptw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tags_1_7 PTW.sv(427) " "Verilog HDL or VHDL warning at PTW.sv(427): object \"tags_1_7\" assigned a value but never read" {  } { { "rtl/PTW.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PTW.sv" 427 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681483 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|PTW:ptw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_1_0 PTW.sv(428) " "Verilog HDL or VHDL warning at PTW.sv(428): object \"data_1_0\" assigned a value but never read" {  } { { "rtl/PTW.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PTW.sv" 428 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681483 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|PTW:ptw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_1_1 PTW.sv(429) " "Verilog HDL or VHDL warning at PTW.sv(429): object \"data_1_1\" assigned a value but never read" {  } { { "rtl/PTW.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PTW.sv" 429 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681483 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|PTW:ptw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_1_2 PTW.sv(430) " "Verilog HDL or VHDL warning at PTW.sv(430): object \"data_1_2\" assigned a value but never read" {  } { { "rtl/PTW.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PTW.sv" 430 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681483 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|PTW:ptw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_1_3 PTW.sv(431) " "Verilog HDL or VHDL warning at PTW.sv(431): object \"data_1_3\" assigned a value but never read" {  } { { "rtl/PTW.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PTW.sv" 431 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681483 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|PTW:ptw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_1_4 PTW.sv(432) " "Verilog HDL or VHDL warning at PTW.sv(432): object \"data_1_4\" assigned a value but never read" {  } { { "rtl/PTW.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PTW.sv" 432 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681483 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|PTW:ptw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_1_5 PTW.sv(433) " "Verilog HDL or VHDL warning at PTW.sv(433): object \"data_1_5\" assigned a value but never read" {  } { { "rtl/PTW.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PTW.sv" 433 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681483 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|PTW:ptw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_1_6 PTW.sv(434) " "Verilog HDL or VHDL warning at PTW.sv(434): object \"data_1_6\" assigned a value but never read" {  } { { "rtl/PTW.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PTW.sv" 434 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681483 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|PTW:ptw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_1_7 PTW.sv(435) " "Verilog HDL or VHDL warning at PTW.sv(435): object \"data_1_7\" assigned a value but never read" {  } { { "rtl/PTW.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PTW.sv" 435 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681483 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|PTW:ptw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arbiter TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|PTW:ptw\|Arbiter:arb " "Elaborating entity \"Arbiter\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|PTW:ptw\|Arbiter:arb\"" {  } { { "rtl/PTW.sv" "arb" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PTW.sv" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OptimizationBarrier_21 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|PTW:ptw\|OptimizationBarrier_21:state_barrier " "Elaborating entity \"OptimizationBarrier_21\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|PTW:ptw\|OptimizationBarrier_21:state_barrier\"" {  } { { "rtl/PTW.sv" "state_barrier" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PTW.sv" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OptimizationBarrier_22 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|PTW:ptw\|OptimizationBarrier_22:r_pte_barrier " "Elaborating entity \"OptimizationBarrier_22\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|PTW:ptw\|OptimizationBarrier_22:r_pte_barrier\"" {  } { { "rtl/PTW.sv" "r_pte_barrier" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/PTW.sv" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RRArbiter TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|RRArbiter:respArb " "Elaborating entity \"RRArbiter\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|RRArbiter:respArb\"" {  } { { "rtl/RocketTile.sv" "respArb" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RocketTile.sv" 1945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RoccCommandRouter TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|RoccCommandRouter:cmdRouter " "Elaborating entity \"RoccCommandRouter\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|RoccCommandRouter:cmdRouter\"" {  } { { "rtl/RocketTile.sv" "cmdRouter" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RocketTile.sv" 2006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Queue_21 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|RoccCommandRouter:cmdRouter\|Queue_21:cmd " "Elaborating entity \"Queue_21\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|RoccCommandRouter:cmdRouter\|Queue_21:cmd\"" {  } { { "rtl/RoccCommandRouter.sv" "cmd" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RoccCommandRouter.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_combMem_17 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|RoccCommandRouter:cmdRouter\|Queue_21:cmd\|ram_combMem_17:ram_ext " "Elaborating entity \"ram_combMem_17\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|RoccCommandRouter:cmdRouter\|Queue_21:cmd\|ram_combMem_17:ram_ext\"" {  } { { "rtl/Queue_21.sv" "ram_ext" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue_21.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SimpleHellaCacheIF TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|SimpleHellaCacheIF:dcIF " "Elaborating entity \"SimpleHellaCacheIF\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|SimpleHellaCacheIF:dcIF\"" {  } { { "rtl/RocketTile.sv" "dcIF" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RocketTile.sv" 2035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SimpleHellaCacheIFReplayQueue TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|SimpleHellaCacheIF:dcIF\|SimpleHellaCacheIFReplayQueue:replayq " "Elaborating entity \"SimpleHellaCacheIFReplayQueue\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|SimpleHellaCacheIF:dcIF\|SimpleHellaCacheIFReplayQueue:replayq\"" {  } { { "rtl/SimpleHellaCacheIF.sv" "replayq" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/SimpleHellaCacheIF.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Queue_22 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|SimpleHellaCacheIF:dcIF\|SimpleHellaCacheIFReplayQueue:replayq\|Queue_22:nackq " "Elaborating entity \"Queue_22\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|SimpleHellaCacheIF:dcIF\|SimpleHellaCacheIFReplayQueue:replayq\|Queue_22:nackq\"" {  } { { "rtl/SimpleHellaCacheIFReplayQueue.sv" "nackq" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/SimpleHellaCacheIFReplayQueue.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_combMem TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|SimpleHellaCacheIF:dcIF\|SimpleHellaCacheIFReplayQueue:replayq\|Queue_22:nackq\|ram_combMem:ram_ext " "Elaborating entity \"ram_combMem\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|SimpleHellaCacheIF:dcIF\|SimpleHellaCacheIFReplayQueue:replayq\|Queue_22:nackq\|ram_combMem:ram_ext\"" {  } { { "rtl/Queue_22.sv" "ram_ext" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue_22.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arbiter_1 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|SimpleHellaCacheIF:dcIF\|Arbiter_1:req_arb " "Elaborating entity \"Arbiter_1\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|SimpleHellaCacheIF:dcIF\|Arbiter_1:req_arb\"" {  } { { "rtl/SimpleHellaCacheIF.sv" "req_arb" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/SimpleHellaCacheIF.sv" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Queue_23 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Queue_23:respArb_io_in_0_q " "Elaborating entity \"Queue_23\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Queue_23:respArb_io_in_0_q\"" {  } { { "rtl/RocketTile.sv" "respArb_io_in_0_q" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RocketTile.sv" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_combMem_1 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Queue_23:respArb_io_in_0_q\|ram_combMem_1:ram_ext " "Elaborating entity \"ram_combMem_1\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Queue_23:respArb_io_in_0_q\|ram_combMem_1:ram_ext\"" {  } { { "rtl/Queue_23.sv" "ram_ext" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue_23.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rocket TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Rocket:core " "Elaborating entity \"Rocket\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Rocket:core\"" {  } { { "rtl/RocketTile.sv" "core" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RocketTile.sv" 2357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681533 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coreMonitorBundle_rd0val_REG_1 Rocket.sv(651) " "Verilog HDL or VHDL warning at Rocket.sv(651): object \"coreMonitorBundle_rd0val_REG_1\" assigned a value but never read" {  } { { "rtl/Rocket.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Rocket.sv" 651 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681547 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|Rocket:core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coreMonitorBundle_rd1val_REG_1 Rocket.sv(653) " "Verilog HDL or VHDL warning at Rocket.sv(653): object \"coreMonitorBundle_rd1val_REG_1\" assigned a value but never read" {  } { { "rtl/Rocket.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Rocket.sv" 653 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681547 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|Rocket:core"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Rocket.sv(1019) " "Verilog HDL warning at Rocket.sv(1019): ignoring unsupported system task" {  } { { "rtl/Rocket.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Rocket.sv" 1019 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1740594681547 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain:tile_prci_domain|RocketTile:tile_reset_domain_tile|Rocket:core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IBuf TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Rocket:core\|IBuf:ibuf " "Elaborating entity \"IBuf\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Rocket:core\|IBuf:ibuf\"" {  } { { "rtl/Rocket.sv" "ibuf" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Rocket.sv" 1279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RVCExpander TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Rocket:core\|IBuf:ibuf\|RVCExpander:exp " "Elaborating entity \"RVCExpander\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Rocket:core\|IBuf:ibuf\|RVCExpander:exp\"" {  } { { "rtl/IBuf.sv" "exp" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/IBuf.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf_combMem TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Rocket:core\|rf_combMem:rf_ext " "Elaborating entity \"rf_combMem\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Rocket:core\|rf_combMem:rf_ext\"" {  } { { "rtl/Rocket.sv" "rf_ext" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Rocket.sv" 1293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSRFile TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Rocket:core\|CSRFile:csr " "Elaborating entity \"CSRFile\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Rocket:core\|CSRFile:csr\"" {  } { { "rtl/Rocket.sv" "csr" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Rocket.sv" 1428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BreakpointUnit TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Rocket:core\|BreakpointUnit:bpu " "Elaborating entity \"BreakpointUnit\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Rocket:core\|BreakpointUnit:bpu\"" {  } { { "rtl/Rocket.sv" "bpu" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Rocket.sv" 1450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Rocket:core\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Rocket:core\|ALU:alu\"" {  } { { "rtl/Rocket.sv" "alu" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Rocket.sv" 1459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MulDiv TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Rocket:core\|MulDiv:div " "Elaborating entity \"MulDiv\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Rocket:core\|MulDiv:div\"" {  } { { "rtl/Rocket.sv" "div" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Rocket.sv" 1475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLBuffer_13 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|TLBuffer_13:buffer " "Elaborating entity \"TLBuffer_13\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|TLBuffer_13:buffer\"" {  } { { "rtl/TilePRCIDomain.sv" "buffer" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TilePRCIDomain.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Queue_30 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|TLBuffer_13:buffer\|Queue_30:x1_a_q " "Elaborating entity \"Queue_30\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|TLBuffer_13:buffer\|Queue_30:x1_a_q\"" {  } { { "rtl/TLBuffer_13.sv" "x1_a_q" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBuffer_13.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_combMem_12 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|TLBuffer_13:buffer\|Queue_30:x1_a_q\|ram_combMem_12:ram_ext " "Elaborating entity \"ram_combMem_12\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|TLBuffer_13:buffer\|Queue_30:x1_a_q\|ram_combMem_12:ram_ext\"" {  } { { "rtl/Queue_30.sv" "ram_ext" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue_30.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Queue_31 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|TLBuffer_13:buffer\|Queue_31:bundleIn_0_d_q " "Elaborating entity \"Queue_31\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|TLBuffer_13:buffer\|Queue_31:bundleIn_0_d_q\"" {  } { { "rtl/TLBuffer_13.sv" "bundleIn_0_d_q" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBuffer_13.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_combMem_3 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|TLBuffer_13:buffer\|Queue_31:bundleIn_0_d_q\|ram_combMem_3:ram_ext " "Elaborating entity \"ram_combMem_3\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|TLBuffer_13:buffer\|Queue_31:bundleIn_0_d_q\|ram_combMem_3:ram_ext\"" {  } { { "rtl/Queue_31.sv" "ram_ext" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue_31.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntSyncAsyncCrossingSink TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|IntSyncAsyncCrossingSink:intsink " "Elaborating entity \"IntSyncAsyncCrossingSink\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|IntSyncAsyncCrossingSink:intsink\"" {  } { { "rtl/TilePRCIDomain.sv" "intsink" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TilePRCIDomain.sv" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SynchronizerShiftReg_w1_d3 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|IntSyncAsyncCrossingSink:intsink\|SynchronizerShiftReg_w1_d3:chain " "Elaborating entity \"SynchronizerShiftReg_w1_d3\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|IntSyncAsyncCrossingSink:intsink\|SynchronizerShiftReg_w1_d3:chain\"" {  } { { "rtl/IntSyncAsyncCrossingSink.sv" "chain" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/IntSyncAsyncCrossingSink.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NonSyncResetSynchronizerPrimitiveShiftReg_d3 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|IntSyncAsyncCrossingSink:intsink\|SynchronizerShiftReg_w1_d3:chain\|NonSyncResetSynchronizerPrimitiveShiftReg_d3:output_chain " "Elaborating entity \"NonSyncResetSynchronizerPrimitiveShiftReg_d3\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|IntSyncAsyncCrossingSink:intsink\|SynchronizerShiftReg_w1_d3:chain\|NonSyncResetSynchronizerPrimitiveShiftReg_d3:output_chain\"" {  } { { "rtl/SynchronizerShiftReg_w1_d3.sv" "output_chain" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/SynchronizerShiftReg_w1_d3.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntSyncSyncCrossingSink TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|IntSyncSyncCrossingSink:intsink_1 " "Elaborating entity \"IntSyncSyncCrossingSink\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|IntSyncSyncCrossingSink:intsink_1\"" {  } { { "rtl/TilePRCIDomain.sv" "intsink_1" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TilePRCIDomain.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntSyncSyncCrossingSink_1 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|IntSyncSyncCrossingSink_1:intsink_2 " "Elaborating entity \"IntSyncSyncCrossingSink_1\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|IntSyncSyncCrossingSink_1:intsink_2\"" {  } { { "rtl/TilePRCIDomain.sv" "intsink_2" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TilePRCIDomain.sv" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntSyncCrossingSource_1 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|IntSyncCrossingSource_1:intsource_1 " "Elaborating entity \"IntSyncCrossingSource_1\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|IntSyncCrossingSource_1:intsource_1\"" {  } { { "rtl/TilePRCIDomain.sv" "intsource_1" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TilePRCIDomain.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsyncResetRegVec_w1_i0 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|IntSyncCrossingSource_1:intsource_1\|AsyncResetRegVec_w1_i0:reg_0 " "Elaborating entity \"AsyncResetRegVec_w1_i0\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|IntSyncCrossingSource_1:intsource_1\|AsyncResetRegVec_w1_i0:reg_0\"" {  } { { "rtl/IntSyncCrossingSource_1.sv" "reg_0" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/IntSyncCrossingSource_1.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TilePRCIDomain_1 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1 " "Elaborating entity \"TilePRCIDomain_1\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\"" {  } { { "rtl/DigitalTop.sv" "tile_prci_domain_1" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DigitalTop.sv" 1900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RocketTile_1 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile " "Elaborating entity \"RocketTile_1\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\"" {  } { { "rtl/TilePRCIDomain_1.sv" "tile_reset_domain_tile" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TilePRCIDomain_1.sv" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RoCCDecoupler_4 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|RoCCDecoupler_4:myrocc_myroccDecoupler " "Elaborating entity \"RoCCDecoupler_4\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|RoCCDecoupler_4:myrocc_myroccDecoupler\"" {  } { { "rtl/RocketTile_1.sv" "myrocc_myroccDecoupler" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RocketTile_1.sv" 1028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rocket_1 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|Rocket_1:core " "Elaborating entity \"Rocket_1\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|Rocket_1:core\"" {  } { { "rtl/RocketTile_1.sv" "core" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/RocketTile_1.sv" 2269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681749 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coreMonitorBundle_rd0val_REG_1 Rocket_1.sv(549) " "Verilog HDL or VHDL warning at Rocket_1.sv(549): object \"coreMonitorBundle_rd0val_REG_1\" assigned a value but never read" {  } { { "rtl/Rocket_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Rocket_1.sv" 549 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681762 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|Rocket_1:core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coreMonitorBundle_rd1val_REG_1 Rocket_1.sv(551) " "Verilog HDL or VHDL warning at Rocket_1.sv(551): object \"coreMonitorBundle_rd1val_REG_1\" assigned a value but never read" {  } { { "rtl/Rocket_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Rocket_1.sv" 551 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594681762 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|Rocket_1:core"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Rocket_1.sv(892) " "Verilog HDL warning at Rocket_1.sv(892): ignoring unsupported system task" {  } { { "rtl/Rocket_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Rocket_1.sv" 892 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1740594681762 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TilePRCIDomain_1:tile_prci_domain_1|RocketTile_1:tile_reset_domain_tile|Rocket_1:core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSRFile_1 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|Rocket_1:core\|CSRFile_1:csr " "Elaborating entity \"CSRFile_1\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|Rocket_1:core\|CSRFile_1:csr\"" {  } { { "rtl/Rocket_1.sv" "csr" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Rocket_1.sv" 1294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594681766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockSinkDomain TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain:plicDomainWrapper " "Elaborating entity \"ClockSinkDomain\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain:plicDomainWrapper\"" {  } { { "rtl/DigitalTop.sv" "plicDomainWrapper" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DigitalTop.sv" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLPLIC TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain:plicDomainWrapper\|TLPLIC:plic " "Elaborating entity \"TLPLIC\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain:plicDomainWrapper\|TLPLIC:plic\"" {  } { { "rtl/ClockSinkDomain.sv" "plic" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ClockSinkDomain.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LevelGateway TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain:plicDomainWrapper\|TLPLIC:plic\|LevelGateway:gateways_gateway " "Elaborating entity \"LevelGateway\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain:plicDomainWrapper\|TLPLIC:plic\|LevelGateway:gateways_gateway\"" {  } { { "rtl/TLPLIC.sv" "gateways_gateway" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLPLIC.sv" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLICFanIn TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain:plicDomainWrapper\|TLPLIC:plic\|PLICFanIn:fanin " "Elaborating entity \"PLICFanIn\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain:plicDomainWrapper\|TLPLIC:plic\|PLICFanIn:fanin\"" {  } { { "rtl/TLPLIC.sv" "fanin" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLPLIC.sv" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Queue_73 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain:plicDomainWrapper\|TLPLIC:plic\|Queue_73:out_back " "Elaborating entity \"Queue_73\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain:plicDomainWrapper\|TLPLIC:plic\|Queue_73:out_back\"" {  } { { "rtl/TLPLIC.sv" "out_back" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLPLIC.sv" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_combMem_10 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain:plicDomainWrapper\|TLPLIC:plic\|Queue_73:out_back\|ram_combMem_10:ram_ext " "Elaborating entity \"ram_combMem_10\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain:plicDomainWrapper\|TLPLIC:plic\|Queue_73:out_back\|ram_combMem_10:ram_ext\"" {  } { { "rtl/Queue_73.sv" "ram_ext" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue_73.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLINT TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|CLINT:clint " "Elaborating entity \"CLINT\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|CLINT:clint\"" {  } { { "rtl/DigitalTop.sv" "clint" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DigitalTop.sv" 2098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BundleBridgeNexus_42 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|BundleBridgeNexus_42:tileHartIdNexusNode " "Elaborating entity \"BundleBridgeNexus_42\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|BundleBridgeNexus_42:tileHartIdNexusNode\"" {  } { { "rtl/DigitalTop.sv" "tileHartIdNexusNode" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DigitalTop.sv" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLDebugModule TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM " "Elaborating entity \"TLDebugModule\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\"" {  } { { "rtl/DigitalTop.sv" "tlDM" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DigitalTop.sv" 2143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLDebugModuleOuterAsync TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter " "Elaborating entity \"TLDebugModuleOuterAsync\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\"" {  } { { "rtl/TLDebugModule.sv" "dmOuter" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLDebugModule.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLXbar_15 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLXbar_15:dmiXbar " "Elaborating entity \"TLXbar_15\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLXbar_15:dmiXbar\"" {  } { { "rtl/TLDebugModuleOuterAsync.sv" "dmiXbar" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLDebugModuleOuterAsync.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMIToTL TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|DMIToTL:dmi2tl " "Elaborating entity \"DMIToTL\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|DMIToTL:dmi2tl\"" {  } { { "rtl/TLDebugModuleOuterAsync.sv" "dmi2tl" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLDebugModuleOuterAsync.sv" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLDebugModuleOuter TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLDebugModuleOuter:dmOuter " "Elaborating entity \"TLDebugModuleOuter\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLDebugModuleOuter:dmOuter\"" {  } { { "rtl/TLDebugModuleOuterAsync.sv" "dmOuter" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLDebugModuleOuterAsync.sv" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntSyncCrossingSource_16 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|IntSyncCrossingSource_16:intsource " "Elaborating entity \"IntSyncCrossingSource_16\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|IntSyncCrossingSource_16:intsource\"" {  } { { "rtl/TLDebugModuleOuterAsync.sv" "intsource" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLDebugModuleOuterAsync.sv" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLBusBypass TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLBusBypass:dmiBypass " "Elaborating entity \"TLBusBypass\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLBusBypass:dmiBypass\"" {  } { { "rtl/TLDebugModuleOuterAsync.sv" "dmiBypass" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLDebugModuleOuterAsync.sv" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLBusBypassBar TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLBusBypass:dmiBypass\|TLBusBypassBar:bar " "Elaborating entity \"TLBusBypassBar\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLBusBypass:dmiBypass\|TLBusBypassBar:bar\"" {  } { { "rtl/TLBusBypass.sv" "bar" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBusBypass.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLError_1 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLBusBypass:dmiBypass\|TLError_1:error " "Elaborating entity \"TLError_1\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLBusBypass:dmiBypass\|TLError_1:error\"" {  } { { "rtl/TLBusBypass.sv" "error" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBusBypass.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLAsyncCrossingSource TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLAsyncCrossingSource:asource " "Elaborating entity \"TLAsyncCrossingSource\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLAsyncCrossingSource:asource\"" {  } { { "rtl/TLDebugModuleOuterAsync.sv" "asource" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLDebugModuleOuterAsync.sv" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsyncQueueSource_2 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLAsyncCrossingSource:asource\|AsyncQueueSource_2:x1_a_source " "Elaborating entity \"AsyncQueueSource_2\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLAsyncCrossingSource:asource\|AsyncQueueSource_2:x1_a_source\"" {  } { { "rtl/TLAsyncCrossingSource.sv" "x1_a_source" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLAsyncCrossingSource.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsyncQueueSink_2 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLAsyncCrossingSource:asource\|AsyncQueueSink_2:bundleIn_0_d_sink " "Elaborating entity \"AsyncQueueSink_2\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLAsyncCrossingSource:asource\|AsyncQueueSink_2:bundleIn_0_d_sink\"" {  } { { "rtl/TLAsyncCrossingSource.sv" "bundleIn_0_d_sink" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLAsyncCrossingSource.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockCrossingReg_w43 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLAsyncCrossingSource:asource\|AsyncQueueSink_2:bundleIn_0_d_sink\|ClockCrossingReg_w43:io_deq_bits_deq_bits_reg " "Elaborating entity \"ClockCrossingReg_w43\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLAsyncCrossingSource:asource\|AsyncQueueSink_2:bundleIn_0_d_sink\|ClockCrossingReg_w43:io_deq_bits_deq_bits_reg\"" {  } { { "rtl/AsyncQueueSink_2.sv" "io_deq_bits_deq_bits_reg" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncQueueSink_2.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsyncQueueSource_3 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|AsyncQueueSource_3:io_innerCtrl_source " "Elaborating entity \"AsyncQueueSource_3\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|AsyncQueueSource_3:io_innerCtrl_source\"" {  } { { "rtl/TLDebugModuleOuterAsync.sv" "io_innerCtrl_source" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLDebugModuleOuterAsync.sv" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLDebugModuleInnerAsync TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleInnerAsync:dmInner " "Elaborating entity \"TLDebugModuleInnerAsync\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleInnerAsync:dmInner\"" {  } { { "rtl/TLDebugModule.sv" "dmInner" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLDebugModule.sv" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLDebugModuleInner TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleInnerAsync:dmInner\|TLDebugModuleInner:dmInner " "Elaborating entity \"TLDebugModuleInner\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleInnerAsync:dmInner\|TLDebugModuleInner:dmInner\"" {  } { { "rtl/TLDebugModuleInnerAsync.sv" "dmInner" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLDebugModuleInnerAsync.sv" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLAsyncCrossingSink TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleInnerAsync:dmInner\|TLAsyncCrossingSink:dmiXing " "Elaborating entity \"TLAsyncCrossingSink\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleInnerAsync:dmInner\|TLAsyncCrossingSink:dmiXing\"" {  } { { "rtl/TLDebugModuleInnerAsync.sv" "dmiXing" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLDebugModuleInnerAsync.sv" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsyncQueueSink_3 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleInnerAsync:dmInner\|TLAsyncCrossingSink:dmiXing\|AsyncQueueSink_3:x1_a_sink " "Elaborating entity \"AsyncQueueSink_3\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleInnerAsync:dmInner\|TLAsyncCrossingSink:dmiXing\|AsyncQueueSink_3:x1_a_sink\"" {  } { { "rtl/TLAsyncCrossingSink.sv" "x1_a_sink" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLAsyncCrossingSink.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockCrossingReg_w55 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleInnerAsync:dmInner\|TLAsyncCrossingSink:dmiXing\|AsyncQueueSink_3:x1_a_sink\|ClockCrossingReg_w55:io_deq_bits_deq_bits_reg " "Elaborating entity \"ClockCrossingReg_w55\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleInnerAsync:dmInner\|TLAsyncCrossingSink:dmiXing\|AsyncQueueSink_3:x1_a_sink\|ClockCrossingReg_w55:io_deq_bits_deq_bits_reg\"" {  } { { "rtl/AsyncQueueSink_3.sv" "io_deq_bits_deq_bits_reg" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncQueueSink_3.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsyncQueueSource_4 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleInnerAsync:dmInner\|TLAsyncCrossingSink:dmiXing\|AsyncQueueSource_4:bundleIn_0_d_source " "Elaborating entity \"AsyncQueueSource_4\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleInnerAsync:dmInner\|TLAsyncCrossingSink:dmiXing\|AsyncQueueSource_4:bundleIn_0_d_source\"" {  } { { "rtl/TLAsyncCrossingSink.sv" "bundleIn_0_d_source" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLAsyncCrossingSink.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsyncQueueSink_4 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleInnerAsync:dmInner\|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink " "Elaborating entity \"AsyncQueueSink_4\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleInnerAsync:dmInner\|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink\"" {  } { { "rtl/TLDebugModuleInnerAsync.sv" "dmactive_synced_dmInner_io_innerCtrl_sink" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLDebugModuleInnerAsync.sv" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockCrossingReg_w21 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleInnerAsync:dmInner\|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink\|ClockCrossingReg_w21:io_deq_bits_deq_bits_reg " "Elaborating entity \"ClockCrossingReg_w21\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleInnerAsync:dmInner\|AsyncQueueSink_4:dmactive_synced_dmInner_io_innerCtrl_sink\|ClockCrossingReg_w21:io_deq_bits_deq_bits_reg\"" {  } { { "rtl/AsyncQueueSink_4.sv" "io_deq_bits_deq_bits_reg" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncQueueSink_4.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntSyncCrossingSource_17 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|IntSyncCrossingSource_17:intsource " "Elaborating entity \"IntSyncCrossingSource_17\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|IntSyncCrossingSource_17:intsource\"" {  } { { "rtl/DigitalTop.sv" "intsource" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DigitalTop.sv" 2151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsyncResetRegVec_w2_i0 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|IntSyncCrossingSource_17:intsource\|AsyncResetRegVec_w2_i0:reg_0 " "Elaborating entity \"AsyncResetRegVec_w2_i0\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|IntSyncCrossingSource_17:intsource\|AsyncResetRegVec_w2_i0:reg_0\"" {  } { { "rtl/IntSyncCrossingSource_17.sv" "reg_0" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/IntSyncCrossingSource_17.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockSinkDomain_1 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_1:bootROMDomainWrapper " "Elaborating entity \"ClockSinkDomain_1\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_1:bootROMDomainWrapper\"" {  } { { "rtl/DigitalTop.sv" "bootROMDomainWrapper" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DigitalTop.sv" 2283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLROM TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_1:bootROMDomainWrapper\|TLROM:bootrom " "Elaborating entity \"TLROM\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_1:bootROMDomainWrapper\|TLROM:bootrom\"" {  } { { "rtl/ClockSinkDomain_1.sv" "bootrom" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ClockSinkDomain_1.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLRAM TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM:ram " "Elaborating entity \"TLRAM\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM:ram\"" {  } { { "rtl/DigitalTop.sv" "ram" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DigitalTop.sv" 2301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM:ram\|mem:mem " "Elaborating entity \"mem\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM:ram\|mem:mem\"" {  } { { "rtl/TLRAM.sv" "mem" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLRAM.sv" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ext TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM:ram\|mem:mem\|mem_ext:mem_ext " "Elaborating entity \"mem_ext\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM:ram\|mem:mem\|mem_ext:mem_ext\"" {  } { { "rtl/mem.sv" "mem_ext" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mem.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682364 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_GEN_0 mems.v(350) " "Verilog HDL or VHDL warning at mems.v(350): object \"_GEN_0\" assigned a value but never read" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 350 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594682365 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM:ram|mem:mem|mem_ext:mem_ext"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_GEN_1 mems.v(351) " "Verilog HDL or VHDL warning at mems.v(351): object \"_GEN_1\" assigned a value but never read" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 351 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594682365 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM:ram|mem:mem|mem_ext:mem_ext"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_GEN_2 mems.v(352) " "Verilog HDL or VHDL warning at mems.v(352): object \"_GEN_2\" assigned a value but never read" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 352 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594682365 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM:ram|mem:mem|mem_ext:mem_ext"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_GEN_3 mems.v(353) " "Verilog HDL or VHDL warning at mems.v(353): object \"_GEN_3\" assigned a value but never read" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 353 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594682365 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM:ram|mem:mem|mem_ext:mem_ext"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_GEN_4 mems.v(354) " "Verilog HDL or VHDL warning at mems.v(354): object \"_GEN_4\" assigned a value but never read" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 354 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594682365 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM:ram|mem:mem|mem_ext:mem_ext"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RW0_rdata_0 mems.v(358) " "Verilog HDL or VHDL warning at mems.v(358): object \"RW0_rdata_0\" assigned a value but never read" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 358 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594682365 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM:ram|mem:mem|mem_ext:mem_ext"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_GEN_6 mems.v(359) " "Verilog HDL or VHDL warning at mems.v(359): object \"_GEN_6\" assigned a value but never read" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 359 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594682365 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM:ram|mem:mem|mem_ext:mem_ext"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_GEN_7 mems.v(360) " "Verilog HDL or VHDL warning at mems.v(360): object \"_GEN_7\" assigned a value but never read" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 360 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594682365 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM:ram|mem:mem|mem_ext:mem_ext"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_GEN_8 mems.v(361) " "Verilog HDL or VHDL warning at mems.v(361): object \"_GEN_8\" assigned a value but never read" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 361 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594682365 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM:ram|mem:mem|mem_ext:mem_ext"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_GEN_9 mems.v(362) " "Verilog HDL or VHDL warning at mems.v(362): object \"_GEN_9\" assigned a value but never read" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 362 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594682365 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM:ram|mem:mem|mem_ext:mem_ext"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_GEN_10 mems.v(363) " "Verilog HDL or VHDL warning at mems.v(363): object \"_GEN_10\" assigned a value but never read" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 363 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594682365 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM:ram|mem:mem|mem_ext:mem_ext"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_GEN_11 mems.v(365) " "Verilog HDL or VHDL warning at mems.v(365): object \"_GEN_11\" assigned a value but never read" {  } { { "rtl/mems.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 365 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594682365 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM:ram|mem:mem|mem_ext:mem_ext"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "split_mem_ext TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM:ram\|mem:mem\|mem_ext:mem_ext\|split_mem_ext:mem_0_0 " "Elaborating entity \"split_mem_ext\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM:ram\|mem:mem\|mem_ext:mem_ext\|split_mem_ext:mem_0_0\"" {  } { { "rtl/mems.v" "mem_0_0" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mems.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLRAM_1 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM_1:ram_1 " "Elaborating entity \"TLRAM_1\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM_1:ram_1\"" {  } { { "rtl/DigitalTop.sv" "ram_1" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DigitalTop.sv" 2319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_0 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM_1:ram_1\|mem_0:mem " "Elaborating entity \"mem_0\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM_1:ram_1\|mem_0:mem\"" {  } { { "rtl/TLRAM_1.sv" "mem" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLRAM_1.sv" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM_1:ram_1\|mem_0:mem\|sha3:sha3 " "Elaborating entity \"sha3\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM_1:ram_1\|mem_0:mem\|sha3:sha3\"" {  } { { "rtl/mem_0.sv" "sha3" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/mem_0.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 sha3.v(769) " "Verilog HDL assignment warning at sha3.v(769): truncated value with size 8 to match size of target (5)" {  } { { "rtl/sha3.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/sha3.v" 769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740594682392 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM_1:ram_1|mem_0:mem|sha3:sha3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha3_core TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM_1:ram_1\|mem_0:mem\|sha3:sha3\|sha3_core:core " "Elaborating entity \"sha3_core\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM_1:ram_1\|mem_0:mem\|sha3:sha3\|sha3_core:core\"" {  } { { "rtl/sha3.v" "core" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/sha3.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682393 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "k_data sha3.v(129) " "Verilog HDL warning at sha3.v(129): object k_data used but never assigned" {  } { { "rtl/sha3.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/sha3.v" 129 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1740594682403 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM_1:ram_1|mem_0:mem|sha3:sha3|sha3_core:core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_init sha3.v(131) " "Verilog HDL or VHDL warning at sha3.v(131): object \"w_init\" assigned a value but never read" {  } { { "rtl/sha3.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/sha3.v" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594682403 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM_1:ram_1|mem_0:mem|sha3:sha3|sha3_core:core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_next sha3.v(132) " "Verilog HDL or VHDL warning at sha3.v(132): object \"w_next\" assigned a value but never read" {  } { { "rtl/sha3.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/sha3.v" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740594682403 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM_1:ram_1|mem_0:mem|sha3:sha3|sha3_core:core"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_data sha3.v(133) " "Verilog HDL warning at sha3.v(133): object w_data used but never assigned" {  } { { "rtl/sha3.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/sha3.v" 133 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1740594682403 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM_1:ram_1|mem_0:mem|sha3:sha3|sha3_core:core"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "H0_0 sha3.v(135) " "Verilog HDL warning at sha3.v(135): object H0_0 used but never assigned" {  } { { "rtl/sha3.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/sha3.v" 135 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1740594682403 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM_1:ram_1|mem_0:mem|sha3:sha3|sha3_core:core"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "H0_1 sha3.v(136) " "Verilog HDL warning at sha3.v(136): object H0_1 used but never assigned" {  } { { "rtl/sha3.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/sha3.v" 136 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1740594682403 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM_1:ram_1|mem_0:mem|sha3:sha3|sha3_core:core"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "H0_2 sha3.v(137) " "Verilog HDL warning at sha3.v(137): object H0_2 used but never assigned" {  } { { "rtl/sha3.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/sha3.v" 137 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1740594682403 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM_1:ram_1|mem_0:mem|sha3:sha3|sha3_core:core"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "H0_3 sha3.v(138) " "Verilog HDL warning at sha3.v(138): object H0_3 used but never assigned" {  } { { "rtl/sha3.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/sha3.v" 138 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1740594682403 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM_1:ram_1|mem_0:mem|sha3:sha3|sha3_core:core"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "H0_4 sha3.v(139) " "Verilog HDL warning at sha3.v(139): object H0_4 used but never assigned" {  } { { "rtl/sha3.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/sha3.v" 139 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1740594682403 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM_1:ram_1|mem_0:mem|sha3:sha3|sha3_core:core"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "H0_5 sha3.v(140) " "Verilog HDL warning at sha3.v(140): object H0_5 used but never assigned" {  } { { "rtl/sha3.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/sha3.v" 140 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1740594682403 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM_1:ram_1|mem_0:mem|sha3:sha3|sha3_core:core"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "H0_6 sha3.v(141) " "Verilog HDL warning at sha3.v(141): object H0_6 used but never assigned" {  } { { "rtl/sha3.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/sha3.v" 141 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1740594682403 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM_1:ram_1|mem_0:mem|sha3:sha3|sha3_core:core"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "H0_7 sha3.v(142) " "Verilog HDL warning at sha3.v(142): object H0_7 used but never assigned" {  } { { "rtl/sha3.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/sha3.v" 142 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1740594682403 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM_1:ram_1|mem_0:mem|sha3:sha3|sha3_core:core"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "k_data 0 sha3.v(129) " "Net \"k_data\" at sha3.v(129) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/sha3.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/sha3.v" 129 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1740594682403 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM_1:ram_1|mem_0:mem|sha3:sha3|sha3_core:core"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_data 0 sha3.v(133) " "Net \"w_data\" at sha3.v(133) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/sha3.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/sha3.v" 133 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1740594682403 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM_1:ram_1|mem_0:mem|sha3:sha3|sha3_core:core"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "H0_0 0 sha3.v(135) " "Net \"H0_0\" at sha3.v(135) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/sha3.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/sha3.v" 135 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1740594682403 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM_1:ram_1|mem_0:mem|sha3:sha3|sha3_core:core"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "H0_1 0 sha3.v(136) " "Net \"H0_1\" at sha3.v(136) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/sha3.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/sha3.v" 136 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1740594682403 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM_1:ram_1|mem_0:mem|sha3:sha3|sha3_core:core"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "H0_2 0 sha3.v(137) " "Net \"H0_2\" at sha3.v(137) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/sha3.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/sha3.v" 137 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1740594682403 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM_1:ram_1|mem_0:mem|sha3:sha3|sha3_core:core"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "H0_3 0 sha3.v(138) " "Net \"H0_3\" at sha3.v(138) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/sha3.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/sha3.v" 138 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1740594682403 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM_1:ram_1|mem_0:mem|sha3:sha3|sha3_core:core"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "H0_4 0 sha3.v(139) " "Net \"H0_4\" at sha3.v(139) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/sha3.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/sha3.v" 139 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1740594682403 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM_1:ram_1|mem_0:mem|sha3:sha3|sha3_core:core"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "H0_5 0 sha3.v(140) " "Net \"H0_5\" at sha3.v(140) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/sha3.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/sha3.v" 140 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1740594682403 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM_1:ram_1|mem_0:mem|sha3:sha3|sha3_core:core"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "H0_6 0 sha3.v(141) " "Net \"H0_6\" at sha3.v(141) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/sha3.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/sha3.v" 141 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1740594682403 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM_1:ram_1|mem_0:mem|sha3:sha3|sha3_core:core"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "H0_7 0 sha3.v(142) " "Net \"H0_7\" at sha3.v(142) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/sha3.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/sha3.v" 142 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1740594682403 "|DE2_115|TopHarness:TopHarness|ChipTop:chiptop0|DigitalTop:system|TLRAM_1:ram_1|mem_0:mem|sha3:sha3|sha3_core:core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockSinkDomain_2 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_2:uartClockDomainWrapper " "Elaborating entity \"ClockSinkDomain_2\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_2:uartClockDomainWrapper\"" {  } { { "rtl/DigitalTop.sv" "uartClockDomainWrapper" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DigitalTop.sv" 2340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLUART TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_2:uartClockDomainWrapper\|TLUART:uart_0 " "Elaborating entity \"TLUART\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_2:uartClockDomainWrapper\|TLUART:uart_0\"" {  } { { "rtl/ClockSinkDomain_2.sv" "uart_0" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ClockSinkDomain_2.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTTx TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_2:uartClockDomainWrapper\|TLUART:uart_0\|UARTTx:txm " "Elaborating entity \"UARTTx\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_2:uartClockDomainWrapper\|TLUART:uart_0\|UARTTx:txm\"" {  } { { "rtl/TLUART.sv" "txm" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLUART.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Queue_74 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_2:uartClockDomainWrapper\|TLUART:uart_0\|Queue_74:txq " "Elaborating entity \"Queue_74\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_2:uartClockDomainWrapper\|TLUART:uart_0\|Queue_74:txq\"" {  } { { "rtl/TLUART.sv" "txq" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLUART.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_combMem_0 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_2:uartClockDomainWrapper\|TLUART:uart_0\|Queue_74:txq\|ram_combMem_0:ram_ext " "Elaborating entity \"ram_combMem_0\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_2:uartClockDomainWrapper\|TLUART:uart_0\|Queue_74:txq\|ram_combMem_0:ram_ext\"" {  } { { "rtl/Queue_74.sv" "ram_ext" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/Queue_74.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTRx TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_2:uartClockDomainWrapper\|TLUART:uart_0\|UARTRx:rxm " "Elaborating entity \"UARTRx\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_2:uartClockDomainWrapper\|TLUART:uart_0\|UARTRx:rxm\"" {  } { { "rtl/TLUART.sv" "rxm" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLUART.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockSinkDomain_3 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_3:gpioClockDomainWrapper " "Elaborating entity \"ClockSinkDomain_3\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_3:gpioClockDomainWrapper\"" {  } { { "rtl/DigitalTop.sv" "gpioClockDomainWrapper" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DigitalTop.sv" 2434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLGPIO TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_3:gpioClockDomainWrapper\|TLGPIO:gpio_0 " "Elaborating entity \"TLGPIO\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_3:gpioClockDomainWrapper\|TLGPIO:gpio_0\"" {  } { { "rtl/ClockSinkDomain_3.sv" "gpio_0" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ClockSinkDomain_3.sv" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntSyncCrossingSource_30 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_3:gpioClockDomainWrapper\|TLGPIO:gpio_0\|IntSyncCrossingSource_30:intsource " "Elaborating entity \"IntSyncCrossingSource_30\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_3:gpioClockDomainWrapper\|TLGPIO:gpio_0\|IntSyncCrossingSource_30:intsource\"" {  } { { "rtl/TLGPIO.sv" "intsource" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLGPIO.sv" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsyncResetRegVec_w8_i0 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_3:gpioClockDomainWrapper\|TLGPIO:gpio_0\|IntSyncCrossingSource_30:intsource\|AsyncResetRegVec_w8_i0:reg_0 " "Elaborating entity \"AsyncResetRegVec_w8_i0\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_3:gpioClockDomainWrapper\|TLGPIO:gpio_0\|IntSyncCrossingSource_30:intsource\|AsyncResetRegVec_w8_i0:reg_0\"" {  } { { "rtl/IntSyncCrossingSource_30.sv" "reg_0" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/IntSyncCrossingSource_30.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SynchronizerShiftReg_w8_d3 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_3:gpioClockDomainWrapper\|TLGPIO:gpio_0\|SynchronizerShiftReg_w8_d3:inSyncReg_inSyncReg " "Elaborating entity \"SynchronizerShiftReg_w8_d3\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_3:gpioClockDomainWrapper\|TLGPIO:gpio_0\|SynchronizerShiftReg_w8_d3:inSyncReg_inSyncReg\"" {  } { { "rtl/TLGPIO.sv" "inSyncReg_inSyncReg" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLGPIO.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntSyncSyncCrossingSink_29 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|IntSyncSyncCrossingSink_29:intsink_17 " "Elaborating entity \"IntSyncSyncCrossingSink_29\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|IntSyncSyncCrossingSink_29:intsink_17\"" {  } { { "rtl/DigitalTop.sv" "intsink_17" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DigitalTop.sv" 2452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockSinkDomain_4 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_4:spiClockDomainWrapper " "Elaborating entity \"ClockSinkDomain_4\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_4:spiClockDomainWrapper\"" {  } { { "rtl/DigitalTop.sv" "spiClockDomainWrapper" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DigitalTop.sv" 2489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLSPI TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_4:spiClockDomainWrapper\|TLSPI:spi_0 " "Elaborating entity \"TLSPI\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_4:spiClockDomainWrapper\|TLSPI:spi_0\"" {  } { { "rtl/ClockSinkDomain_4.sv" "spi_0" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ClockSinkDomain_4.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPIFIFO TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_4:spiClockDomainWrapper\|TLSPI:spi_0\|SPIFIFO:fifo " "Elaborating entity \"SPIFIFO\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_4:spiClockDomainWrapper\|TLSPI:spi_0\|SPIFIFO:fifo\"" {  } { { "rtl/TLSPI.sv" "fifo" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLSPI.sv" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPIMedia TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_4:spiClockDomainWrapper\|TLSPI:spi_0\|SPIMedia:mac " "Elaborating entity \"SPIMedia\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_4:spiClockDomainWrapper\|TLSPI:spi_0\|SPIMedia:mac\"" {  } { { "rtl/TLSPI.sv" "mac" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLSPI.sv" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPIPhysical TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_4:spiClockDomainWrapper\|TLSPI:spi_0\|SPIMedia:mac\|SPIPhysical:phy " "Elaborating entity \"SPIPhysical\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_4:spiClockDomainWrapper\|TLSPI:spi_0\|SPIMedia:mac\|SPIPhysical:phy\"" {  } { { "rtl/SPIMedia.sv" "phy" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/SPIMedia.sv" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockSinkDomain_6 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_6:prci_ctrl_domain " "Elaborating entity \"ClockSinkDomain_6\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_6:prci_ctrl_domain\"" {  } { { "rtl/DigitalTop.sv" "prci_ctrl_domain" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DigitalTop.sv" 2556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLXbar_16 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_6:prci_ctrl_domain\|TLXbar_16:xbar " "Elaborating entity \"TLXbar_16\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_6:prci_ctrl_domain\|TLXbar_16:xbar\"" {  } { { "rtl/ClockSinkDomain_6.sv" "xbar" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ClockSinkDomain_6.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGroupResetSynchronizer TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_6:prci_ctrl_domain\|ClockGroupResetSynchronizer:resetSynchronizer " "Elaborating entity \"ClockGroupResetSynchronizer\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_6:prci_ctrl_domain\|ClockGroupResetSynchronizer:resetSynchronizer\"" {  } { { "rtl/ClockSinkDomain_6.sv" "resetSynchronizer" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ClockSinkDomain_6.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TileClockGater TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_6:prci_ctrl_domain\|TileClockGater:clock_gater " "Elaborating entity \"TileClockGater\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_6:prci_ctrl_domain\|TileClockGater:clock_gater\"" {  } { { "rtl/ClockSinkDomain_6.sv" "clock_gater" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ClockSinkDomain_6.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsyncResetRegVec_w1_i1 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_6:prci_ctrl_domain\|TileClockGater:clock_gater\|AsyncResetRegVec_w1_i1:regs_0 " "Elaborating entity \"AsyncResetRegVec_w1_i1\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_6:prci_ctrl_domain\|TileClockGater:clock_gater\|AsyncResetRegVec_w1_i1:regs_0\"" {  } { { "rtl/TileClockGater.sv" "regs_0" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TileClockGater.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TileResetSetter TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_6:prci_ctrl_domain\|TileResetSetter:reset_setter " "Elaborating entity \"TileResetSetter\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_6:prci_ctrl_domain\|TileResetSetter:reset_setter\"" {  } { { "rtl/ClockSinkDomain_6.sv" "reset_setter" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ClockSinkDomain_6.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGroupAggregator_6 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockGroupAggregator_6:aggregator " "Elaborating entity \"ClockGroupAggregator_6\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockGroupAggregator_6:aggregator\"" {  } { { "rtl/DigitalTop.sv" "aggregator" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DigitalTop.sv" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGroupParameterModifier TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockGroupParameterModifier:clockNamePrefixer " "Elaborating entity \"ClockGroupParameterModifier\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockGroupParameterModifier:clockNamePrefixer\"" {  } { { "rtl/DigitalTop.sv" "clockNamePrefixer" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DigitalTop.sv" 2604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGroupParameterModifier_1 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockGroupParameterModifier_1:frequencySpecifier " "Elaborating entity \"ClockGroupParameterModifier_1\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockGroupParameterModifier_1:frequencySpecifier\"" {  } { { "rtl/DigitalTop.sv" "frequencySpecifier" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DigitalTop.sv" 2630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGroupCombiner TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockGroupCombiner:clockGroupCombiner " "Elaborating entity \"ClockGroupCombiner\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockGroupCombiner:clockGroupCombiner\"" {  } { { "rtl/DigitalTop.sv" "clockGroupCombiner" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DigitalTop.sv" 2646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DebugTransportModuleJTAG TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|DebugTransportModuleJTAG:dtm " "Elaborating entity \"DebugTransportModuleJTAG\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|DebugTransportModuleJTAG:dtm\"" {  } { { "rtl/DigitalTop.sv" "dtm" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DigitalTop.sv" 2662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CaptureUpdateChain TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|DebugTransportModuleJTAG:dtm\|CaptureUpdateChain:dtmInfoChain " "Elaborating entity \"CaptureUpdateChain\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|DebugTransportModuleJTAG:dtm\|CaptureUpdateChain:dtmInfoChain\"" {  } { { "rtl/DebugTransportModuleJTAG.sv" "dtmInfoChain" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DebugTransportModuleJTAG.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CaptureUpdateChain_1 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|DebugTransportModuleJTAG:dtm\|CaptureUpdateChain_1:dmiAccessChain " "Elaborating entity \"CaptureUpdateChain_1\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|DebugTransportModuleJTAG:dtm\|CaptureUpdateChain_1:dmiAccessChain\"" {  } { { "rtl/DebugTransportModuleJTAG.sv" "dmiAccessChain" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DebugTransportModuleJTAG.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CaptureChain TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|DebugTransportModuleJTAG:dtm\|CaptureChain:tapIO_idcodeChain " "Elaborating entity \"CaptureChain\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|DebugTransportModuleJTAG:dtm\|CaptureChain:tapIO_idcodeChain\"" {  } { { "rtl/DebugTransportModuleJTAG.sv" "tapIO_idcodeChain" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DebugTransportModuleJTAG.sv" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JtagTapController TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|DebugTransportModuleJTAG:dtm\|JtagTapController:tapIO_controllerInternal " "Elaborating entity \"JtagTapController\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|DebugTransportModuleJTAG:dtm\|JtagTapController:tapIO_controllerInternal\"" {  } { { "rtl/DebugTransportModuleJTAG.sv" "tapIO_controllerInternal" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DebugTransportModuleJTAG.sv" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JtagStateMachine TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|DebugTransportModuleJTAG:dtm\|JtagTapController:tapIO_controllerInternal\|JtagStateMachine:stateMachine " "Elaborating entity \"JtagStateMachine\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|DebugTransportModuleJTAG:dtm\|JtagTapController:tapIO_controllerInternal\|JtagStateMachine:stateMachine\"" {  } { { "rtl/JtagTapController.sv" "stateMachine" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/JtagTapController.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CaptureUpdateChain_2 TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|DebugTransportModuleJTAG:dtm\|JtagTapController:tapIO_controllerInternal\|CaptureUpdateChain_2:irChain " "Elaborating entity \"CaptureUpdateChain_2\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|DebugTransportModuleJTAG:dtm\|JtagTapController:tapIO_controllerInternal\|CaptureUpdateChain_2:irChain\"" {  } { { "rtl/JtagTapController.sv" "irChain" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/JtagTapController.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JtagBypassChain TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|DebugTransportModuleJTAG:dtm\|JtagBypassChain:tapIO_bypassChain " "Elaborating entity \"JtagBypassChain\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|DebugTransportModuleJTAG:dtm\|JtagBypassChain:tapIO_bypassChain\"" {  } { { "rtl/DebugTransportModuleJTAG.sv" "tapIO_bypassChain" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/DebugTransportModuleJTAG.sv" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GenericDigitalOutIOCell TopHarness:TopHarness\|ChipTop:chiptop0\|GenericDigitalOutIOCell:iocell_serial_tl_bits_out_bits " "Elaborating entity \"GenericDigitalOutIOCell\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|GenericDigitalOutIOCell:iocell_serial_tl_bits_out_bits\"" {  } { { "rtl/ChipTop.sv" "iocell_serial_tl_bits_out_bits" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ChipTop.sv" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GenericDigitalInIOCell TopHarness:TopHarness\|ChipTop:chiptop0\|GenericDigitalInIOCell:iocell_serial_tl_bits_out_ready " "Elaborating entity \"GenericDigitalInIOCell\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|GenericDigitalInIOCell:iocell_serial_tl_bits_out_ready\"" {  } { { "rtl/ChipTop.sv" "iocell_serial_tl_bits_out_ready" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ChipTop.sv" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ResetSynchronizerShiftReg_w1_d3_i0 TopHarness:TopHarness\|ChipTop:chiptop0\|ResetSynchronizerShiftReg_w1_d3_i0:dmactiveAck_dmactiveAck " "Elaborating entity \"ResetSynchronizerShiftReg_w1_d3_i0\" for hierarchy \"TopHarness:TopHarness\|ChipTop:chiptop0\|ResetSynchronizerShiftReg_w1_d3_i0:dmactiveAck_dmactiveAck\"" {  } { { "rtl/ChipTop.sv" "dmactiveAck_dmactiveAck" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ChipTop.sv" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594682518 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|tag_array_0:tag_array_0\|tag_array_0_ext:tag_array_0_ext\|split_tag_array_0_ext:mem_0_0\|ram_rtl_0 " "Inferred RAM node \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|tag_array_0:tag_array_0\|tag_array_0_ext:tag_array_0_ext\|split_tag_array_0_ext:mem_0_0\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1740594724974 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|tag_array_0:tag_array_0\|tag_array_0_ext:tag_array_0_ext\|split_tag_array_0_ext:mem_0_0\|ram_rtl_0 " "Inferred RAM node \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|tag_array_0:tag_array_0\|tag_array_0_ext:tag_array_0_ext\|split_tag_array_0_ext:mem_0_0\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1740594724975 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|tag_array_0:tag_array_0\|tag_array_0_ext:tag_array_0_ext\|split_tag_array_0_ext:mem_0_0\|ram_rtl_0 " "Inferred RAM node \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|tag_array_0:tag_array_0\|tag_array_0_ext:tag_array_0_ext\|split_tag_array_0_ext:mem_0_0\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1740594724975 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|tag_array_0:tag_array_0\|tag_array_0_ext:tag_array_0_ext\|split_tag_array_0_ext:mem_0_0\|ram_rtl_0 " "Inferred RAM node \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|tag_array_0:tag_array_0\|tag_array_0_ext:tag_array_0_ext\|split_tag_array_0_ext:mem_0_0\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1740594724976 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|fifo_bb:myrocc_1_myroccBlackBox\|fifo_rtl_0 " "Inferred dual-clock RAM node \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|fifo_bb:myrocc_1_myroccBlackBox\|fifo_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1740594724977 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|fifoff_bb:myrocc_myroccBlackBox\|fifo_rtl_0 " "Inferred dual-clock RAM node \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|fifoff_bb:myrocc_myroccBlackBox\|fifo_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1740594724978 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|fifo_bb:myrocc_1_myroccBlackBox\|fifo_rtl_0 " "Inferred dual-clock RAM node \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|fifo_bb:myrocc_1_myroccBlackBox\|fifo_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1740594724979 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|fifoff_bb:myrocc_myroccBlackBox\|fifo_rtl_0 " "Inferred dual-clock RAM node \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|fifoff_bb:myrocc_myroccBlackBox\|fifo_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1740594724979 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|fifo_bb:myrocc_1_myroccBlackBox\|fifo_rtl_0 " "Inferred dual-clock RAM node \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|fifo_bb:myrocc_1_myroccBlackBox\|fifo_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1740594724980 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|fifoff_bb:myrocc_myroccBlackBox\|fifo_rtl_0 " "Inferred dual-clock RAM node \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|fifoff_bb:myrocc_myroccBlackBox\|fifo_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1740594724981 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|fifo_bb:myrocc_1_myroccBlackBox\|fifo_rtl_0 " "Inferred dual-clock RAM node \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|fifo_bb:myrocc_1_myroccBlackBox\|fifo_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1740594724982 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|fifoff_bb:myrocc_myroccBlackBox\|fifo_rtl_0 " "Inferred dual-clock RAM node \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|fifoff_bb:myrocc_myroccBlackBox\|fifo_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1740594724982 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "61 " "Found 61 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLBuffer:buffer\|Queue:x1_a_q\|ram_combMem_13:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLBuffer:buffer\|Queue:x1_a_q\|ram_combMem_13:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_13.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_13.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|TLBuffer:buffer_1\|Queue:x1_a_q\|ram_combMem_13:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|TLBuffer:buffer_1\|Queue:x1_a_q\|ram_combMem_13:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_13.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_13.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|TLBuffer_13:buffer\|Queue_31:bundleIn_0_d_q\|ram_combMem_3:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|TLBuffer_13:buffer\|Queue_31:bundleIn_0_d_q\|ram_combMem_3:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_3.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_3.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|RoccCommandRouter:cmdRouter\|Queue_21:cmd\|ram_combMem_17:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|RoccCommandRouter:cmdRouter\|Queue_21:cmd\|ram_combMem_17:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_17.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_17.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|TLBuffer:buffer_1\|Queue:x1_a_q\|ram_combMem_13:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|TLBuffer:buffer_1\|Queue:x1_a_q\|ram_combMem_13:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_13.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_13.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|TLBuffer_13:buffer\|Queue_31:bundleIn_0_d_q\|ram_combMem_3:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|TLBuffer_13:buffer\|Queue_31:bundleIn_0_d_q\|ram_combMem_3:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_3.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_3.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|RoccCommandRouter:cmdRouter\|Queue_21:cmd\|ram_combMem_17:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|RoccCommandRouter:cmdRouter\|Queue_21:cmd\|ram_combMem_17:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_17.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_17.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|TLBuffer:buffer_1\|Queue:x1_a_q\|ram_combMem_13:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|TLBuffer:buffer_1\|Queue:x1_a_q\|ram_combMem_13:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_13.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_13.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|TLBuffer_13:buffer\|Queue_31:bundleIn_0_d_q\|ram_combMem_3:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|TLBuffer_13:buffer\|Queue_31:bundleIn_0_d_q\|ram_combMem_3:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_3.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_3.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|RoccCommandRouter:cmdRouter\|Queue_21:cmd\|ram_combMem_17:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|RoccCommandRouter:cmdRouter\|Queue_21:cmd\|ram_combMem_17:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_17.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_17.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|TLBuffer:buffer_1\|Queue:x1_a_q\|ram_combMem_13:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|TLBuffer:buffer_1\|Queue:x1_a_q\|ram_combMem_13:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_13.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_13.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|TLBuffer_13:buffer\|Queue_31:bundleIn_0_d_q\|ram_combMem_3:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|TLBuffer_13:buffer\|Queue_31:bundleIn_0_d_q\|ram_combMem_3:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_3.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_3.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|RoccCommandRouter:cmdRouter\|Queue_21:cmd\|ram_combMem_17:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|RoccCommandRouter:cmdRouter\|Queue_21:cmd\|ram_combMem_17:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_17.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_17.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_4:spiClockDomainWrapper\|TLSPI:spi_0\|SPIFIFO:fifo\|Queue_74:txq\|ram_combMem_0:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_4:spiClockDomainWrapper\|TLSPI:spi_0\|SPIFIFO:fifo\|Queue_74:txq\|ram_combMem_0:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_0.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_0.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLBuffer:buffer_1\|Queue:x1_a_q\|ram_combMem_13:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLBuffer:buffer_1\|Queue:x1_a_q\|ram_combMem_13:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_13.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_13.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLBuffer:buffer\|Queue_1:bundleIn_0_d_q\|ram_combMem_4:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLBuffer:buffer\|Queue_1:bundleIn_0_d_q\|ram_combMem_4:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_4.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_4.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLBuffer_5:buffer\|Queue_10:x1_a_q\|ram_combMem_14:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLBuffer_5:buffer\|Queue_10:x1_a_q\|ram_combMem_14:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_14.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_14.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain:plicDomainWrapper\|TLPLIC:plic\|Queue_73:out_back\|ram_combMem_10:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain:plicDomainWrapper\|TLPLIC:plic\|Queue_73:out_back\|ram_combMem_10:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_10.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_10.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|TLBuffer_13:buffer\|Queue_30:x1_a_q\|ram_combMem_12:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|TLBuffer_13:buffer\|Queue_30:x1_a_q\|ram_combMem_12:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_12.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_12.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|TLBuffer_13:buffer\|Queue_30:x1_a_q\|ram_combMem_12:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|TLBuffer_13:buffer\|Queue_30:x1_a_q\|ram_combMem_12:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_12.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_12.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|TLBuffer_13:buffer\|Queue_30:x1_a_q\|ram_combMem_12:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|TLBuffer_13:buffer\|Queue_30:x1_a_q\|ram_combMem_12:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_12.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_12.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|TLBuffer_13:buffer\|Queue_30:x1_a_q\|ram_combMem_12:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|TLBuffer_13:buffer\|Queue_30:x1_a_q\|ram_combMem_12:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_12.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_12.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLBuffer_5:buffer\|Queue_11:bundleIn_0_d_q\|ram_combMem_5:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLBuffer_5:buffer\|Queue_11:bundleIn_0_d_q\|ram_combMem_5:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_5.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_5.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|Queue_23:respArb_io_in_3_q\|ram_combMem_1:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|Queue_23:respArb_io_in_3_q\|ram_combMem_1:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_1.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_1.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|Queue_23:respArb_io_in_2_q\|ram_combMem_1:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|Queue_23:respArb_io_in_2_q\|ram_combMem_1:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_1.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_1.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|Queue_23:respArb_io_in_1_q\|ram_combMem_1:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|Queue_23:respArb_io_in_1_q\|ram_combMem_1:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_1.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_1.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|Queue_23:respArb_io_in_0_q\|ram_combMem_1:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|Queue_23:respArb_io_in_0_q\|ram_combMem_1:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_1.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_1.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|Queue_23:respArb_io_in_3_q\|ram_combMem_1:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|Queue_23:respArb_io_in_3_q\|ram_combMem_1:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_1.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_1.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|Queue_23:respArb_io_in_2_q\|ram_combMem_1:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|Queue_23:respArb_io_in_2_q\|ram_combMem_1:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_1.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_1.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|Queue_23:respArb_io_in_1_q\|ram_combMem_1:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|Queue_23:respArb_io_in_1_q\|ram_combMem_1:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_1.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_1.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|Queue_23:respArb_io_in_0_q\|ram_combMem_1:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|Queue_23:respArb_io_in_0_q\|ram_combMem_1:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_1.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_1.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|Queue_23:respArb_io_in_3_q\|ram_combMem_1:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|Queue_23:respArb_io_in_3_q\|ram_combMem_1:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_1.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_1.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|Queue_23:respArb_io_in_2_q\|ram_combMem_1:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|Queue_23:respArb_io_in_2_q\|ram_combMem_1:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_1.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_1.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|Queue_23:respArb_io_in_1_q\|ram_combMem_1:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|Queue_23:respArb_io_in_1_q\|ram_combMem_1:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_1.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_1.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|Queue_23:respArb_io_in_0_q\|ram_combMem_1:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|Queue_23:respArb_io_in_0_q\|ram_combMem_1:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_1.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_1.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Queue_23:respArb_io_in_3_q\|ram_combMem_1:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Queue_23:respArb_io_in_3_q\|ram_combMem_1:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_1.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_1.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Queue_23:respArb_io_in_2_q\|ram_combMem_1:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Queue_23:respArb_io_in_2_q\|ram_combMem_1:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_1.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_1.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Queue_23:respArb_io_in_1_q\|ram_combMem_1:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Queue_23:respArb_io_in_1_q\|ram_combMem_1:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_1.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_1.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Queue_23:respArb_io_in_0_q\|ram_combMem_1:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Queue_23:respArb_io_in_0_q\|ram_combMem_1:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_1.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_1.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_2:uartClockDomainWrapper\|TLUART:uart_0\|Queue_74:rxq\|ram_combMem_0:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_2:uartClockDomainWrapper\|TLUART:uart_0\|Queue_74:rxq\|ram_combMem_0:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_0.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_0.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_4:spiClockDomainWrapper\|TLSPI:spi_0\|SPIFIFO:fifo\|Queue_74:rxq\|ram_combMem_0:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_4:spiClockDomainWrapper\|TLSPI:spi_0\|SPIFIFO:fifo\|Queue_74:rxq\|ram_combMem_0:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_0.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_0.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_4:spiClockDomainWrapper_1\|TLSPI:spi_0\|SPIFIFO:fifo\|Queue_74:rxq\|ram_combMem_0:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_4:spiClockDomainWrapper_1\|TLSPI:spi_0\|SPIFIFO:fifo\|Queue_74:rxq\|ram_combMem_0:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_0.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_0.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_24:coupler_to_prci_ctrl\|TLBuffer_8:buffer\|Queue_15:x1_a_q\|ram_combMem_11:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_24:coupler_to_prci_ctrl\|TLBuffer_8:buffer\|Queue_15:x1_a_q\|ram_combMem_11:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_11.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_11.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|ErrorDeviceWrapper:wrapped_error_device\|TLError:error\|Queue_12:a\|ram_combMem_8:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|ErrorDeviceWrapper:wrapped_error_device\|TLError:error\|Queue_12:a\|ram_combMem_8:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_8.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_8.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|ErrorDeviceWrapper:wrapped_error_device\|TLBuffer_6:buffer\|Queue_11:bundleIn_0_d_q\|ram_combMem_5:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|ErrorDeviceWrapper:wrapped_error_device\|TLBuffer_6:buffer\|Queue_11:bundleIn_0_d_q\|ram_combMem_5:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_5.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_5.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLBuffer:buffer_1\|Queue_1:bundleIn_0_d_q\|ram_combMem_4:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus:subsystem_pbus\|TLBuffer:buffer_1\|Queue_1:bundleIn_0_d_q\|ram_combMem_4:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_4.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_4.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|TLBuffer:buffer_1\|Queue_1:bundleIn_0_d_q\|ram_combMem_4:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|TLBuffer:buffer_1\|Queue_1:bundleIn_0_d_q\|ram_combMem_4:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_4.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_4.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|TLBuffer:buffer_1\|Queue_1:bundleIn_0_d_q\|ram_combMem_4:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|TLBuffer:buffer_1\|Queue_1:bundleIn_0_d_q\|ram_combMem_4:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_4.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_4.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|TLBuffer:buffer_1\|Queue_1:bundleIn_0_d_q\|ram_combMem_4:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|TLBuffer:buffer_1\|Queue_1:bundleIn_0_d_q\|ram_combMem_4:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_4.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_4.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|TLBuffer:buffer_1\|Queue_1:bundleIn_0_d_q\|ram_combMem_4:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|TLBuffer:buffer_1\|Queue_1:bundleIn_0_d_q\|ram_combMem_4:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_4.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_4.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_24:coupler_to_prci_ctrl\|TLBuffer_8:buffer\|Queue_1:bundleIn_0_d_q\|ram_combMem_4:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|TLInterconnectCoupler_24:coupler_to_prci_ctrl\|TLBuffer_8:buffer\|Queue_1:bundleIn_0_d_q\|ram_combMem_4:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_4.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_4.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|Rocket_1:core\|rf_combMem:rf_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|Rocket_1:core\|rf_combMem:rf_ext\|Memory\" is uninferred due to asynchronous read logic" {  } { { "rtl/rf_combMem.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/rf_combMem.sv" 87 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|Rocket_1:core\|rf_combMem:rf_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|Rocket_1:core\|rf_combMem:rf_ext\|Memory\" is uninferred due to asynchronous read logic" {  } { { "rtl/rf_combMem.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/rf_combMem.sv" 87 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|Rocket_1:core\|rf_combMem:rf_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|Rocket_1:core\|rf_combMem:rf_ext\|Memory\" is uninferred due to asynchronous read logic" {  } { { "rtl/rf_combMem.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/rf_combMem.sv" 87 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Rocket:core\|rf_combMem:rf_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Rocket:core\|rf_combMem:rf_ext\|Memory\" is uninferred due to asynchronous read logic" {  } { { "rtl/rf_combMem.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/rf_combMem.sv" 87 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_2:uartClockDomainWrapper\|TLUART:uart_0\|Queue_74:txq\|ram_combMem_0:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_2:uartClockDomainWrapper\|TLUART:uart_0\|Queue_74:txq\|ram_combMem_0:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_0.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_0.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|ErrorDeviceWrapper:wrapped_error_device\|TLBuffer_6:buffer\|Queue_13:x1_a_q\|ram_combMem_9:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|PeripheryBus_1:subsystem_cbus\|ErrorDeviceWrapper:wrapped_error_device\|TLBuffer_6:buffer\|Queue_13:x1_a_q\|ram_combMem_9:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_9.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_9.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_4:spiClockDomainWrapper_1\|TLSPI:spi_0\|SPIFIFO:fifo\|Queue_74:txq\|ram_combMem_0:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|ClockSinkDomain_4:spiClockDomainWrapper_1\|TLSPI:spi_0\|SPIFIFO:fifo\|Queue_74:txq\|ram_combMem_0:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_0.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_0.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLInterconnectCoupler_14:subsystem_fbus_coupler_from_port_named_serial_tl_ctrl\|TLBuffer_2:buffer\|Queue_5:bundleIn_0_d_q\|ram_combMem_5:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLInterconnectCoupler_14:subsystem_fbus_coupler_from_port_named_serial_tl_ctrl\|TLBuffer_2:buffer\|Queue_5:bundleIn_0_d_q\|ram_combMem_5:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_5.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_5.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLBuffer_3:subsystem_fbus_buffer_1\|Queue_6:x1_a_q\|ram_combMem_15:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLBuffer_3:subsystem_fbus_buffer_1\|Queue_6:x1_a_q\|ram_combMem_15:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_15.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_15.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLBuffer_2:subsystem_fbus_buffer\|Queue_5:bundleIn_0_d_q\|ram_combMem_5:ram_ext\|Memory " "RAM logic \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLBuffer_2:subsystem_fbus_buffer\|Queue_5:bundleIn_0_d_q\|ram_combMem_5:ram_ext\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_combMem_5.sv" "Memory" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/ram_combMem_5.sv" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1740594724983 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1740594724983 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "60 " "Inferred 60 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|tag_array_0:tag_array_0\|tag_array_0_ext:tag_array_0_ext\|split_tag_array_0_ext:mem_0_0\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|tag_array_0:tag_array_0\|tag_array_0_ext:tag_array_0_ext\|split_tag_array_0_ext:mem_0_0\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 23 " "Parameter WIDTH_A set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 23 " "Parameter WIDTH_B set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|tag_array_0:tag_array_0\|tag_array_0_ext:tag_array_0_ext\|split_tag_array_0_ext:mem_0_0\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|tag_array_0:tag_array_0\|tag_array_0_ext:tag_array_0_ext\|split_tag_array_0_ext:mem_0_0\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 23 " "Parameter WIDTH_A set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 23 " "Parameter WIDTH_B set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|tag_array_0:tag_array_0\|tag_array_0_ext:tag_array_0_ext\|split_tag_array_0_ext:mem_0_0\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|tag_array_0:tag_array_0\|tag_array_0_ext:tag_array_0_ext\|split_tag_array_0_ext:mem_0_0\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 23 " "Parameter WIDTH_A set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 23 " "Parameter WIDTH_B set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|tag_array_0:tag_array_0\|tag_array_0_ext:tag_array_0_ext\|split_tag_array_0_ext:mem_0_0\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|tag_array_0:tag_array_0\|tag_array_0_ext:tag_array_0_ext\|split_tag_array_0_ext:mem_0_0\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 23 " "Parameter WIDTH_A set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 23 " "Parameter WIDTH_B set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM:ram\|mem:mem\|mem_ext:mem_ext\|split_mem_ext:mem_0_0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM:ram\|mem:mem\|mem_ext:mem_ext\|split_mem_ext:mem_0_0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM:ram\|mem:mem\|mem_ext:mem_ext\|split_mem_ext:mem_0_1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM:ram\|mem:mem\|mem_ext:mem_ext\|split_mem_ext:mem_0_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM:ram\|mem:mem\|mem_ext:mem_ext\|split_mem_ext:mem_0_2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM:ram\|mem:mem\|mem_ext:mem_ext\|split_mem_ext:mem_0_2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM:ram\|mem:mem\|mem_ext:mem_ext\|split_mem_ext:mem_0_3\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM:ram\|mem:mem\|mem_ext:mem_ext\|split_mem_ext:mem_0_3\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM:ram\|mem:mem\|mem_ext:mem_ext\|split_mem_ext:mem_0_4\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM:ram\|mem:mem\|mem_ext:mem_ext\|split_mem_ext:mem_0_4\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM:ram\|mem:mem\|mem_ext:mem_ext\|split_mem_ext:mem_0_5\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM:ram\|mem:mem\|mem_ext:mem_ext\|split_mem_ext:mem_0_5\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM:ram\|mem:mem\|mem_ext:mem_ext\|split_mem_ext:mem_0_6\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM:ram\|mem:mem\|mem_ext:mem_ext\|split_mem_ext:mem_0_6\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM:ram\|mem:mem\|mem_ext:mem_ext\|split_mem_ext:mem_0_7\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM:ram\|mem:mem\|mem_ext:mem_ext\|split_mem_ext:mem_0_7\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|data_arrays_0_0:data_arrays_0_0\|data_arrays_0_0_ext:data_arrays_0_0_ext\|split_data_arrays_0_0_ext:mem_0_0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|data_arrays_0_0:data_arrays_0_0\|data_arrays_0_0_ext:data_arrays_0_0_ext\|split_data_arrays_0_0_ext:mem_0_0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|data_arrays_1_0:data_arrays_1_0\|data_arrays_0_0_ext:data_arrays_0_0_ext\|split_data_arrays_0_0_ext:mem_0_0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|data_arrays_1_0:data_arrays_1_0\|data_arrays_0_0_ext:data_arrays_0_0_ext\|split_data_arrays_0_0_ext:mem_0_0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|fifo_bb:myrocc_1_myroccBlackBox\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|fifo_bb:myrocc_1_myroccBlackBox\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|fifoff_bb:myrocc_myroccBlackBox\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|fifoff_bb:myrocc_myroccBlackBox\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_7\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_7\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_3\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_3\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_6\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_6\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_5\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_5\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_4\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_4\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|data_arrays_0_0:data_arrays_0_0\|data_arrays_0_0_ext:data_arrays_0_0_ext\|split_data_arrays_0_0_ext:mem_0_0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|data_arrays_0_0:data_arrays_0_0\|data_arrays_0_0_ext:data_arrays_0_0_ext\|split_data_arrays_0_0_ext:mem_0_0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|data_arrays_1_0:data_arrays_1_0\|data_arrays_0_0_ext:data_arrays_0_0_ext\|split_data_arrays_0_0_ext:mem_0_0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|data_arrays_1_0:data_arrays_1_0\|data_arrays_0_0_ext:data_arrays_0_0_ext\|split_data_arrays_0_0_ext:mem_0_0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|fifo_bb:myrocc_1_myroccBlackBox\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|fifo_bb:myrocc_1_myroccBlackBox\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|fifoff_bb:myrocc_myroccBlackBox\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|fifoff_bb:myrocc_myroccBlackBox\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_7\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_7\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_3\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_3\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_6\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_6\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_5\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_5\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_4\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_4\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804527 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|data_arrays_0_0:data_arrays_0_0\|data_arrays_0_0_ext:data_arrays_0_0_ext\|split_data_arrays_0_0_ext:mem_0_0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|data_arrays_0_0:data_arrays_0_0\|data_arrays_0_0_ext:data_arrays_0_0_ext\|split_data_arrays_0_0_ext:mem_0_0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|data_arrays_1_0:data_arrays_1_0\|data_arrays_0_0_ext:data_arrays_0_0_ext\|split_data_arrays_0_0_ext:mem_0_0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|data_arrays_1_0:data_arrays_1_0\|data_arrays_0_0_ext:data_arrays_0_0_ext\|split_data_arrays_0_0_ext:mem_0_0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|fifo_bb:myrocc_1_myroccBlackBox\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|fifo_bb:myrocc_1_myroccBlackBox\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|fifoff_bb:myrocc_myroccBlackBox\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|fifoff_bb:myrocc_myroccBlackBox\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_7\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_7\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_3\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_3\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_6\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_6\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_5\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_5\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_4\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_4\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|data_arrays_0_0:data_arrays_0_0\|data_arrays_0_0_ext:data_arrays_0_0_ext\|split_data_arrays_0_0_ext:mem_0_0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|data_arrays_0_0:data_arrays_0_0\|data_arrays_0_0_ext:data_arrays_0_0_ext\|split_data_arrays_0_0_ext:mem_0_0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|data_arrays_1_0:data_arrays_1_0\|data_arrays_0_0_ext:data_arrays_0_0_ext\|split_data_arrays_0_0_ext:mem_0_0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|data_arrays_1_0:data_arrays_1_0\|data_arrays_0_0_ext:data_arrays_0_0_ext\|split_data_arrays_0_0_ext:mem_0_0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|fifo_bb:myrocc_1_myroccBlackBox\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|fifo_bb:myrocc_1_myroccBlackBox\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|fifoff_bb:myrocc_myroccBlackBox\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|fifoff_bb:myrocc_myroccBlackBox\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_7\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_7\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_3\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_3\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_6\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_6\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_5\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_5\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_4\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_4\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1740594804528 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1740594804528 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1740594804527 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|Rocket_1:core\|MulDiv:div\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|Rocket_1:core\|MulDiv:div\|Mult0\"" {  } { { "rtl/MulDiv.sv" "Mult0" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/MulDiv.sv" 103 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1740594804556 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|Rocket_1:core\|MulDiv:div\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|Rocket_1:core\|MulDiv:div\|Mult0\"" {  } { { "rtl/MulDiv.sv" "Mult0" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/MulDiv.sv" 103 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1740594804556 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|Rocket_1:core\|MulDiv:div\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_1\|RocketTile_1:tile_reset_domain_tile\|Rocket_1:core\|MulDiv:div\|Mult0\"" {  } { { "rtl/MulDiv.sv" "Mult0" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/MulDiv.sv" 103 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1740594804556 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Rocket:core\|MulDiv:div\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|Rocket:core\|MulDiv:div\|Mult0\"" {  } { { "rtl/MulDiv.sv" "Mult0" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/MulDiv.sv" 103 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1740594804556 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe:sfma\|MulAddRecFNPipe:fma\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe:sfma\|MulAddRecFNPipe:fma\|Mult0\"" {  } { { "rtl/MulAddRecFNPipe.sv" "Mult0" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/MulAddRecFNPipe.sv" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1740594804556 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe_1:dfma\|MulAddRecFNPipe_1:fma\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe_1:dfma\|MulAddRecFNPipe_1:fma\|Mult0\"" {  } { { "rtl/MulAddRecFNPipe_1.sv" "Mult0" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/MulAddRecFNPipe_1.sv" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1740594804556 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1740594804556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|tag_array_0:tag_array_0\|tag_array_0_ext:tag_array_0_ext\|split_tag_array_0_ext:mem_0_0\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|tag_array_0:tag_array_0\|tag_array_0_ext:tag_array_0_ext\|split_tag_array_0_ext:mem_0_0\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594804665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|tag_array_0:tag_array_0\|tag_array_0_ext:tag_array_0_ext\|split_tag_array_0_ext:mem_0_0\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|tag_array_0:tag_array_0\|tag_array_0_ext:tag_array_0_ext\|split_tag_array_0_ext:mem_0_0\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 23 " "Parameter \"WIDTH_A\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 23 " "Parameter \"WIDTH_B\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804665 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1740594804665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vrd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vrd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vrd1 " "Found entity 1: altsyncram_vrd1" {  } { { "db/altsyncram_vrd1.tdf" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/db/altsyncram_vrd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594804702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594804702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM:ram\|mem:mem\|mem_ext:mem_ext\|split_mem_ext:mem_0_0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM:ram\|mem:mem\|mem_ext:mem_ext\|split_mem_ext:mem_0_0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594804736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM:ram\|mem:mem\|mem_ext:mem_ext\|split_mem_ext:mem_0_0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLRAM:ram\|mem:mem\|mem_ext:mem_ext\|split_mem_ext:mem_0_0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804736 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1740594804736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9f81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9f81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9f81 " "Found entity 1: altsyncram_9f81" {  } { { "db/altsyncram_9f81.tdf" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/db/altsyncram_9f81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594804771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594804771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|data_arrays_0_0:data_arrays_0_0\|data_arrays_0_0_ext:data_arrays_0_0_ext\|split_data_arrays_0_0_ext:mem_0_0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|data_arrays_0_0:data_arrays_0_0\|data_arrays_0_0_ext:data_arrays_0_0_ext\|split_data_arrays_0_0_ext:mem_0_0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594804829 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|data_arrays_0_0:data_arrays_0_0\|data_arrays_0_0_ext:data_arrays_0_0_ext\|split_data_arrays_0_0_ext:mem_0_0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|Frontend:frontend\|ICache:icache\|data_arrays_0_0:data_arrays_0_0\|data_arrays_0_0_ext:data_arrays_0_0_ext\|split_data_arrays_0_0_ext:mem_0_0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804830 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1740594804830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_od81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_od81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_od81 " "Found entity 1: altsyncram_od81" {  } { { "db/altsyncram_od81.tdf" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/db/altsyncram_od81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594804872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594804872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|fifo_bb:myrocc_1_myroccBlackBox\|altsyncram:fifo_rtl_0 " "Elaborated megafunction instantiation \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|fifo_bb:myrocc_1_myroccBlackBox\|altsyncram:fifo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594804888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|fifo_bb:myrocc_1_myroccBlackBox\|altsyncram:fifo_rtl_0 " "Instantiated megafunction \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_2\|RocketTile_1:tile_reset_domain_tile\|fifo_bb:myrocc_1_myroccBlackBox\|altsyncram:fifo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804888 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1740594804888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gpd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gpd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gpd1 " "Found entity 1: altsyncram_gpd1" {  } { { "db/altsyncram_gpd1.tdf" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/db/altsyncram_gpd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594804930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594804930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_7\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_7\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594804947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_7\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|DCacheDataArray:data\|data_arrays_0:data_arrays_0\|data_arrays_0_ext:data_arrays_0_ext\|split_data_arrays_0_ext:mem_0_7\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594804947 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1740594804947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac81 " "Found entity 1: altsyncram_ac81" {  } { { "db/altsyncram_ac81.tdf" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/db/altsyncram_ac81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594804984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594804984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|Rocket_1:core\|MulDiv:div\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|Rocket_1:core\|MulDiv:div\|lpm_mult:Mult0\"" {  } { { "rtl/MulDiv.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/MulDiv.sv" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594805317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|Rocket_1:core\|MulDiv:div\|lpm_mult:Mult0 " "Instantiated megafunction \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|Rocket_1:core\|MulDiv:div\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 33 " "Parameter \"LPM_WIDTHA\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594805317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 65 " "Parameter \"LPM_WIDTHB\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594805317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 98 " "Parameter \"LPM_WIDTHP\" = \"98\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594805317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 98 " "Parameter \"LPM_WIDTHR\" = \"98\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594805317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594805317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594805317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594805317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594805317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594805317 ""}  } { { "rtl/MulDiv.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/MulDiv.sv" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1740594805317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i6t " "Found entity 1: mult_i6t" {  } { { "db/mult_i6t.tdf" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/db/mult_i6t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594805354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594805354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe:sfma\|MulAddRecFNPipe:fma\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe:sfma\|MulAddRecFNPipe:fma\|lpm_mult:Mult0\"" {  } { { "rtl/MulAddRecFNPipe.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/MulAddRecFNPipe.sv" 157 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594805382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe:sfma\|MulAddRecFNPipe:fma\|lpm_mult:Mult0 " "Instantiated megafunction \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe:sfma\|MulAddRecFNPipe:fma\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594805382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594805382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594805382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594805382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594805382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594805382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594805382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594805382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594805382 ""}  } { { "rtl/MulAddRecFNPipe.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/MulAddRecFNPipe.sv" 157 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1740594805382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bdt " "Found entity 1: mult_bdt" {  } { { "db/mult_bdt.tdf" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/db/mult_bdt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594805414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594805414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe_1:dfma\|MulAddRecFNPipe_1:fma\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe_1:dfma\|MulAddRecFNPipe_1:fma\|lpm_mult:Mult0\"" {  } { { "rtl/MulAddRecFNPipe_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/MulAddRecFNPipe_1.sv" 159 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740594805419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe_1:dfma\|MulAddRecFNPipe_1:fma\|lpm_mult:Mult0 " "Instantiated megafunction \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain:tile_prci_domain\|RocketTile:tile_reset_domain_tile\|FPU:fpuOpt\|FPUFMAPipe_1:dfma\|MulAddRecFNPipe_1:fma\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 53 " "Parameter \"LPM_WIDTHA\" = \"53\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594805420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 53 " "Parameter \"LPM_WIDTHB\" = \"53\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594805420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 106 " "Parameter \"LPM_WIDTHP\" = \"106\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594805420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 106 " "Parameter \"LPM_WIDTHR\" = \"106\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594805420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594805420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594805420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594805420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594805420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740594805420 ""}  } { { "rtl/MulAddRecFNPipe_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/MulAddRecFNPipe_1.sv" 159 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1740594805420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qet.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qet.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qet " "Found entity 1: mult_qet" {  } { { "db/mult_qet.tdf" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/db/mult_qet.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740594805455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740594805455 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1740594820476 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3464 " "Ignored 3464 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "3464 " "Ignored 3464 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1740594821544 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1740594821544 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "TopHarness:TopHarness\|ChipTop:chiptop0\|GenericDigitalOutIOCell:iocell_jtag_TDO\|pad JTAG_TDO " "Converted the fanout from the always-enabled tri-state buffer \"TopHarness:TopHarness\|ChipTop:chiptop0\|GenericDigitalOutIOCell:iocell_jtag_TDO\|pad\" to the node \"JTAG_TDO\" into a wire" {  } { { "rtl/IOCell.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/IOCell.v" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1740594822237 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1740594822237 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/JtagTapController.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/JtagTapController.sv" 101 -1 0 } } { "rtl/JtagStateMachine.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/JtagStateMachine.sv" 84 -1 0 } } { "rtl/AsyncResetReg.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncResetReg.sv" 83 -1 0 } } { "rtl/AsyncResetRegVec_w1_i1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncResetRegVec_w1_i1.sv" 83 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1740594823198 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1740594823198 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1740594921584 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "565 " "565 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1740595061522 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.map.smsg " "Generated suppressed messages file /home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740595064729 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1740595070912 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740595070912 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133647 " "Implemented 133647 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1740595079412 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1740595079412 ""} { "Info" "ICUT_CUT_TM_LCELLS" "132366 " "Implemented 132366 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1740595079412 ""} { "Info" "ICUT_CUT_TM_RAMS" "1180 " "Implemented 1180 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1740595079412 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "89 " "Implemented 89 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1740595079412 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1740595079412 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 342 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 342 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1589 " "Peak virtual memory: 1589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740595079667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 03:37:59 2025 " "Processing ended: Thu Feb 27 03:37:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740595079667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:47 " "Elapsed time: 00:06:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740595079667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:03 " "Total CPU time (on all processors): 00:07:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740595079667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740595079667 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1740595081530 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740595081531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 03:38:01 2025 " "Processing started: Thu Feb 27 03:38:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740595081531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1740595081531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1740595081531 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1740595081561 ""}
{ "Info" "0" "" "Project  = DE2_115" {  } {  } 0 0 "Project  = DE2_115" 0 0 "Fitter" 0 0 1740595081562 ""}
{ "Info" "0" "" "Revision = DE2_115" {  } {  } 0 0 "Revision = DE2_115" 0 0 "Fitter" 0 0 1740595081562 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1740595082597 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1740595082598 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_115\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1740595083033 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1740595083105 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1740595083105 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1740595085348 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1740595085369 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1740595086905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1740595086905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1740595086905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1740595086905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1740595086905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1740595086905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1740595086905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1740595086905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1740595086905 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1740595086905 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 195277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1740595087078 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 195279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1740595087078 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 195281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1740595087078 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 195283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1740595087078 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1740595087077 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1740595087118 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1740595114255 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115.sdc " "Reading SDC File: 'DE2_115.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1740595129643 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_115.sdc 10 CLOCK2_50 port " "Ignored filter at DE2_115.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1740595130452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_115.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE2_115.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK2_50\] " "create_clock -period 20.000ns \[get_ports CLOCK2_50\]" {  } { { "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1740595130452 ""}  } { { "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1740595130452 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_115.sdc 11 CLOCK3_50 port " "Ignored filter at DE2_115.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1740595130452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_115.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE2_115.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK3_50\] " "create_clock -period 20.000ns \[get_ports CLOCK3_50\]" {  } { { "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1740595130452 ""}  } { { "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1740595130452 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1740595130452 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "JTAG_TCK " "Node: JTAG_TCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLDebugModuleOuter:dmOuter\|DMCONTROLReg_dmactive JTAG_TCK " "Register TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLDebugModuleOuter:dmOuter\|DMCONTROLReg_dmactive is being clocked by JTAG_TCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1740595130752 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1740595130752 "|DE2_115|JTAG_TCK"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1740595131792 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1740595131816 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1740595131816 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1740595131816 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1740595131816 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1740595131816 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1740595151614 ""}  } { { "DE2_115.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 195268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1740595151614 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TopHarness:TopHarness\|ChipTop:chiptop0\|ResetCatchAndSync_d3:system_debug_systemjtag_reset_catcher\|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain\|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain\|sync_0  " "Automatically promoted node TopHarness:TopHarness\|ChipTop:chiptop0\|ResetCatchAndSync_d3:system_debug_systemjtag_reset_catcher\|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain\|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain\|sync_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1740595151614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLBusBypass:dmiBypass\|TLError_1:error\|beatsLeft " "Destination node TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLBusBypass:dmiBypass\|TLError_1:error\|beatsLeft" {  } { { "rtl/TLError_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLError_1.sv" 90 -1 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 6630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1740595151614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLXbar_15:dmiXbar\|readys_mask\[1\] " "Destination node TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLXbar_15:dmiXbar\|readys_mask\[1\]" {  } { { "rtl/TLXbar_15.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_15.sv" 121 -1 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 6733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1740595151614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLXbar_15:dmiXbar\|beatsLeft " "Destination node TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLXbar_15:dmiXbar\|beatsLeft" {  } { { "rtl/TLXbar_15.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_15.sv" 107 -1 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 6740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1740595151614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLXbar_15:dmiXbar\|state_1~0 " "Destination node TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLXbar_15:dmiXbar\|state_1~0" {  } { { "rtl/TLXbar_15.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_15.sv" 116 -1 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 71957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1740595151614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLBusBypass:dmiBypass\|TLError_1:error\|state_1~0 " "Destination node TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLBusBypass:dmiBypass\|TLError_1:error\|state_1~0" {  } { { "rtl/TLError_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLError_1.sv" 91 -1 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 71968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1740595151614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLXbar_15:dmiXbar\|state_0~0 " "Destination node TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLXbar_15:dmiXbar\|state_0~0" {  } { { "rtl/TLXbar_15.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_15.sv" 115 -1 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 71971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1740595151614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLXbar_15:dmiXbar\|readys_mask\[0\]~3 " "Destination node TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLXbar_15:dmiXbar\|readys_mask\[0\]~3" {  } { { "rtl/TLXbar_15.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_15.sv" 121 -1 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 71973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1740595151614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLXbar_15:dmiXbar\|readys_mask\[0\]~4 " "Destination node TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLXbar_15:dmiXbar\|readys_mask\[0\]~4" {  } { { "rtl/TLXbar_15.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_15.sv" 121 -1 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 71974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1740595151614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLBusBypass:dmiBypass\|TLBusBypassBar:bar\|flight~0 " "Destination node TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLBusBypass:dmiBypass\|TLBusBypassBar:bar\|flight~0" {  } { { "rtl/TLBusBypassBar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBusBypassBar.sv" 109 -1 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 72604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1740595151614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLBusBypass:dmiBypass\|TLBusBypassBar:bar\|flight~1 " "Destination node TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLBusBypass:dmiBypass\|TLBusBypassBar:bar\|flight~1" {  } { { "rtl/TLBusBypassBar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBusBypassBar.sv" 109 -1 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 72605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1740595151614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1740595151614 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1740595151614 ""}  } { { "rtl/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0.sv" 88 -1 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 25939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1740595151614 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1740595163676 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1740595163863 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1740595163874 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1740595164129 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1740595164508 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1740595164899 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1740595171782 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "648 Embedded multiplier block " "Packed 648 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1740595171961 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "540 " "Created 540 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1740595171961 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1740595171961 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_0 " "Node \"GPIO0_0\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_1 " "Node \"GPIO0_1\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_10 " "Node \"GPIO0_10\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_11 " "Node \"GPIO0_11\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_12 " "Node \"GPIO0_12\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_13 " "Node \"GPIO0_13\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_14 " "Node \"GPIO0_14\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_15 " "Node \"GPIO0_15\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_16 " "Node \"GPIO0_16\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_17 " "Node \"GPIO0_17\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_18 " "Node \"GPIO0_18\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_19 " "Node \"GPIO0_19\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204320 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_2 " "Node \"GPIO0_2\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_20 " "Node \"GPIO0_20\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_21 " "Node \"GPIO0_21\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_22 " "Node \"GPIO0_22\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_23 " "Node \"GPIO0_23\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_24 " "Node \"GPIO0_24\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_25 " "Node \"GPIO0_25\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_26 " "Node \"GPIO0_26\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_27 " "Node \"GPIO0_27\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_28 " "Node \"GPIO0_28\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_29 " "Node \"GPIO0_29\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_29" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_3 " "Node \"GPIO0_3\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_30 " "Node \"GPIO0_30\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_31 " "Node \"GPIO0_31\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_32 " "Node \"GPIO0_32\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_32" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_33 " "Node \"GPIO0_33\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_33" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_34 " "Node \"GPIO0_34\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_34" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_35 " "Node \"GPIO0_35\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_35" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_4 " "Node \"GPIO0_4\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_5 " "Node \"GPIO0_5\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_6 " "Node \"GPIO0_6\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_7 " "Node \"GPIO0_7\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_8 " "Node \"GPIO0_8\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_9 " "Node \"GPIO0_9\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_0 " "Node \"GPIO1_0\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_1 " "Node \"GPIO1_1\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_10 " "Node \"GPIO1_10\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_11 " "Node \"GPIO1_11\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_12 " "Node \"GPIO1_12\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_13 " "Node \"GPIO1_13\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_14 " "Node \"GPIO1_14\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_15 " "Node \"GPIO1_15\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_16 " "Node \"GPIO1_16\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_17 " "Node \"GPIO1_17\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_18 " "Node \"GPIO1_18\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_19 " "Node \"GPIO1_19\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_2 " "Node \"GPIO1_2\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_20 " "Node \"GPIO1_20\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_21 " "Node \"GPIO1_21\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_22 " "Node \"GPIO1_22\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_23 " "Node \"GPIO1_23\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_24 " "Node \"GPIO1_24\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_25 " "Node \"GPIO1_25\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_26 " "Node \"GPIO1_26\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_27 " "Node \"GPIO1_27\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_28 " "Node \"GPIO1_28\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_29 " "Node \"GPIO1_29\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_29" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_3 " "Node \"GPIO1_3\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_30 " "Node \"GPIO1_30\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_31 " "Node \"GPIO1_31\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_32 " "Node \"GPIO1_32\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_32" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_33 " "Node \"GPIO1_33\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_33" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_34 " "Node \"GPIO1_34\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_34" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_35 " "Node \"GPIO1_35\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_35" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_4 " "Node \"GPIO1_4\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_5 " "Node \"GPIO1_5\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_6 " "Node \"GPIO1_6\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_7 " "Node \"GPIO1_7\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_8 " "Node \"GPIO1_8\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_9 " "Node \"GPIO1_9\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1740595204321 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1740595204320 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:01:59 " "Fitter preparation operations ending: elapsed time is 00:01:59" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740595204322 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1740595204529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1740595216025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:44 " "Fitter placement preparation operations ending: elapsed time is 00:00:44" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740595260064 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1740595261211 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1740595692166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:07:12 " "Fitter placement operations ending: elapsed time is 00:07:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740595692167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1740595710672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "42 " "Router estimated average interconnect usage is 42% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "55 X92_Y24 X103_Y36 " "Router estimated peak interconnect usage is 55% of the available device resources in the region that extends from location X92_Y24 to location X103_Y36" {  } { { "loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 1 { 0 "Router estimated peak interconnect usage is 55% of the available device resources in the region that extends from location X92_Y24 to location X103_Y36"} { { 12 { 0 ""} 92 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1740595783776 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1740595783776 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" { { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_UNROUTED_SIGNALS" "2 " "Failed to route the following 2 signal(s)" { { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|ScratchpadSlavePort:dtim_adapter\|acq_address\[5\] " "Signal \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|ScratchpadSlavePort:dtim_adapter\|acq_address\[5\]\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1740595854441 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|comb~93 " "Signal \"TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TilePRCIDomain_1:tile_prci_domain_3\|RocketTile_1:tile_reset_domain_tile\|DCache:dcache\|comb~93\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1740595854441 ""}  } {  } 0 170138 "Failed to route the following %1!d! signal(s)" 0 0 "Design Software" 0 -1 1740595854441 ""} { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_OVERUSED_ROUTING_RESOURCES" "2 " "Cannot fit design in device -- following 2 routing resource(s) needed by more than one signal during the last fitting attempt" { { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Output (X33_Y23, I116) " "Routing resource LAB Output (X33_Y23, I116)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1740595854441 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X33_Y23, I6) " "Routing resource LAB Block interconnect (X33_Y23, I6)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1740595854441 ""}  } {  } 0 170140 "Cannot fit design in device -- following %1!d! routing resource(s) needed by more than one signal during the last fitting attempt" 0 0 "Design Software" 0 -1 1740595854441 ""}  } { { "/cad/intelFPGA_lite/23.1std/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1740595854441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1740595854441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:17 " "Fitter routing operations ending: elapsed time is 00:02:17" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740595854461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1740595856859 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1740595931416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:16 " "Fitter placement operations ending: elapsed time is 00:01:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740595931416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1740595948679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "42 " "Router estimated average interconnect usage is 42% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "55 X92_Y24 X103_Y36 " "Router estimated peak interconnect usage is 55% of the available device resources in the region that extends from location X92_Y24 to location X103_Y36" {  } { { "loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 1 { 0 "Router estimated peak interconnect usage is 55% of the available device resources in the region that extends from location X92_Y24 to location X103_Y36"} { { 12 { 0 ""} 92 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1740596012085 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1740596012085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1740596101361 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:26 " "Fitter routing operations ending: elapsed time is 00:02:26" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740596101374 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 162.01 " "Total time spent on timing analysis during the Fitter is 162.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1740596104890 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1740596105799 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1740596113186 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1740596113258 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1740596120284 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:37 " "Fitter post-fit operations ending: elapsed time is 00:00:37" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740596141076 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1740596171867 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "6 Cyclone IV E " "6 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE2_115.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 1083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740596172183 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JTAG_TCK 3.3-V LVTTL AB21 " "Pin JTAG_TCK uses I/O standard 3.3-V LVTTL at AB21" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { JTAG_TCK } } } { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JTAG_TCK" } } } } { "DE2_115.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 1092 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740596172183 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JTAG_TMS 3.3-V LVTTL AC21 " "Pin JTAG_TMS uses I/O standard 3.3-V LVTTL at AC21" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { JTAG_TMS } } } { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JTAG_TMS" } } } } { "DE2_115.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 1093 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740596172183 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JTAG_TDI 3.3-V LVTTL AD21 " "Pin JTAG_TDI uses I/O standard 3.3-V LVTTL at AD21" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { JTAG_TDI } } } { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JTAG_TDI" } } } } { "DE2_115.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 1094 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740596172183 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT0 3.3-V LVTTL AE14 " "Pin SD_DAT0 uses I/O standard 3.3-V LVTTL at AE14" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SD_DAT0 } } } { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT0" } } } } { "DE2_115.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 1087 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740596172183 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL AE24 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at AE24" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { UART_RXD } } } { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "DE2_115.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 1090 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1740596172183 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1740596172183 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  /cad/calibre/license/license.dat:/cad/intelFPGA/18.1/licenses/Lic_Q18+IP.dat: FlexNet Licensing error:-8,523 " "FLEXlm software error: Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  /cad/calibre/license/license.dat:/cad/intelFPGA/18.1/licenses/Lic_Q18+IP.dat: FlexNet Licensing error:-8,523." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Fitter" 0 -1 1740596178873 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  /cad/calibre/license/license.dat:/cad/intelFPGA/18.1/licenses/Lic_Q18+IP.dat: FlexNet Licensing error:-8,523 " "FLEXlm software error: Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  /cad/calibre/license/license.dat:/cad/intelFPGA/18.1/licenses/Lic_Q18+IP.dat: FlexNet Licensing error:-8,523." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Fitter" 0 -1 1740596178875 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.fit.smsg " "Generated suppressed messages file /home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1740596180269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 86 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4078 " "Peak virtual memory: 4078 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740596195735 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 03:56:35 2025 " "Processing ended: Thu Feb 27 03:56:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740596195735 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:18:34 " "Elapsed time: 00:18:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740596195735 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "01:17:33 " "Total CPU time (on all processors): 01:17:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740596195735 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1740596195735 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1740596197515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740596197515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 03:56:37 2025 " "Processing started: Thu Feb 27 03:56:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740596197515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1740596197515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1740596197515 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1740596199057 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1740596204851 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1740596204993 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "701 " "Peak virtual memory: 701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740596205781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 03:56:45 2025 " "Processing ended: Thu Feb 27 03:56:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740596205781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740596205781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740596205781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1740596205781 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1740596206756 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1740596207805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740596207806 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 03:56:47 2025 " "Processing started: Thu Feb 27 03:56:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740596207806 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1740596207806 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_115 -c DE2_115 " "Command: quartus_sta DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1740596207806 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1740596207848 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1740596209709 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1740596209709 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1740596209798 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1740596209798 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115.sdc " "Reading SDC File: 'DE2_115.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1740596216409 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_115.sdc 10 CLOCK2_50 port " "Ignored filter at DE2_115.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1740596217308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_115.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE2_115.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK2_50\] " "create_clock -period 20.000ns \[get_ports CLOCK2_50\]" {  } { { "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1740596217308 ""}  } { { "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1740596217308 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_115.sdc 11 CLOCK3_50 port " "Ignored filter at DE2_115.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1740596217309 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_115.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE2_115.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK3_50\] " "create_clock -period 20.000ns \[get_ports CLOCK3_50\]" {  } { { "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1740596217309 ""}  } { { "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1740596217309 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1740596217309 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "JTAG_TCK " "Node: JTAG_TCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|AsyncQueueSource_3:io_innerCtrl_source\|AsyncValidSync:source_valid_1\|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0\|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain\|sync_0 JTAG_TCK " "Register TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|AsyncQueueSource_3:io_innerCtrl_source\|AsyncValidSync:source_valid_1\|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0\|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain\|sync_0 is being clocked by JTAG_TCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1740596217620 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1740596217620 "|DE2_115|JTAG_TCK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1740596218462 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1740596218487 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1740596218515 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1740596220246 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1740596220246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.015 " "Worst-case setup slack is -3.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596220247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596220247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.015            -239.817 CLOCK_50  " "   -3.015            -239.817 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596220247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1740596220247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.271 " "Worst-case hold slack is 0.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596220581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596220581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 CLOCK_50  " "    0.271               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596220581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1740596220581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.781 " "Worst-case recovery slack is 12.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596220671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596220671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.781               0.000 CLOCK_50  " "   12.781               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596220671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1740596220671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.025 " "Worst-case removal slack is 1.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596220792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596220792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.025               0.000 CLOCK_50  " "    1.025               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596220792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1740596220792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.411 " "Worst-case minimum pulse width slack is 9.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596220843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596220843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.411               0.000 CLOCK_50  " "    9.411               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596220843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1740596220843 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1740596222103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1740596222103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1740596222103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1740596222103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.182 ns " "Worst Case Available Settling Time: 36.182 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1740596222103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1740596222103 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1740596222103 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1740596222107 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1740596222304 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1740596229909 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "JTAG_TCK " "Node: JTAG_TCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|AsyncQueueSource_3:io_innerCtrl_source\|AsyncValidSync:source_valid_1\|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0\|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain\|sync_0 JTAG_TCK " "Register TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|AsyncQueueSource_3:io_innerCtrl_source\|AsyncValidSync:source_valid_1\|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0\|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain\|sync_0 is being clocked by JTAG_TCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1740596234024 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1740596234024 "|DE2_115|JTAG_TCK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1740596234218 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1740596235290 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1740596235290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.078 " "Worst-case setup slack is -1.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596235291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596235291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.078             -11.430 CLOCK_50  " "   -1.078             -11.430 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596235291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1740596235291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.279 " "Worst-case hold slack is 0.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596235603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596235603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 CLOCK_50  " "    0.279               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596235603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1740596235603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.538 " "Worst-case recovery slack is 13.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596235675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596235675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.538               0.000 CLOCK_50  " "   13.538               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596235675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1740596235675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.933 " "Worst-case removal slack is 0.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596235760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596235760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.933               0.000 CLOCK_50  " "    0.933               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596235760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1740596235760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.440 " "Worst-case minimum pulse width slack is 9.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596235814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596235814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.440               0.000 CLOCK_50  " "    9.440               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596235814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1740596235814 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1740596237064 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1740596237064 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1740596237064 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1740596237064 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.561 ns " "Worst Case Available Settling Time: 36.561 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1740596237064 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1740596237064 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1740596237064 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1740596237068 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "JTAG_TCK " "Node: JTAG_TCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|AsyncQueueSource_3:io_innerCtrl_source\|AsyncValidSync:source_valid_1\|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0\|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain\|sync_0 JTAG_TCK " "Register TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|AsyncQueueSource_3:io_innerCtrl_source\|AsyncValidSync:source_valid_1\|AsyncResetSynchronizerShiftReg_w1_d3_i0_2:io_out_source_valid_0\|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain\|sync_0 is being clocked by JTAG_TCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1740596239374 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1740596239374 "|DE2_115|JTAG_TCK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1740596239540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.515 " "Worst-case setup slack is 8.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596239937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596239937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.515               0.000 CLOCK_50  " "    8.515               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596239937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1740596239937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.092 " "Worst-case hold slack is 0.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596240246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596240246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 CLOCK_50  " "    0.092               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596240246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1740596240246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.034 " "Worst-case recovery slack is 16.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596240323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596240323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.034               0.000 CLOCK_50  " "   16.034               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596240323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1740596240323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.490 " "Worst-case removal slack is 0.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596240406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596240406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.490               0.000 CLOCK_50  " "    0.490               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596240406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1740596240406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.199 " "Worst-case minimum pulse width slack is 9.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596240446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596240446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.199               0.000 CLOCK_50  " "    9.199               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1740596240446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1740596240446 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1740596241798 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1740596241798 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1740596241798 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1740596241798 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.162 ns " "Worst Case Available Settling Time: 38.162 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1740596241798 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1740596241798 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1740596241798 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1740596242269 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1740596242274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1764 " "Peak virtual memory: 1764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740596242893 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 03:57:22 2025 " "Processing ended: Thu Feb 27 03:57:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740596242893 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740596242893 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740596242893 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1740596242893 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 439 s " "Quartus Prime Full Compilation was successful. 0 errors, 439 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1740596244058 ""}
