#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Aug  4 21:55:18 2025
# Process ID: 8944
# Current directory: D:/Learning/DSR_Lab/RISC_V/code/hazard/hazard/hazard.runs/synth_1
# Command line: vivado.exe -log RISC_V_pp.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RISC_V_pp.tcl
# Log file: D:/Learning/DSR_Lab/RISC_V/code/hazard/hazard/hazard.runs/synth_1/RISC_V_pp.vds
# Journal file: D:/Learning/DSR_Lab/RISC_V/code/hazard/hazard/hazard.runs/synth_1\vivado.jou
# Running On        :DESKTOP-VU55O36
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :2112 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :33942 MB
# Swap memory       :5100 MB
# Total Virtual     :39043 MB
# Available Virtual :22830 MB
#-----------------------------------------------------------
source RISC_V_pp.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 531.594 ; gain = 199.289
Command: synth_design -top RISC_V_pp -part xc7a200tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17472
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 989.230 ; gain = 454.656
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'branch_taken', assumed default net type 'wire' [D:/Learning/DSR_Lab/RISC_V/code/hazard/flush_unit.v:8]
INFO: [Synth 8-11241] undeclared symbol 'flush_IF', assumed default net type 'wire' [D:/Learning/DSR_Lab/RISC_V/code/hazard/RISC_V_pp.v:57]
INFO: [Synth 8-6157] synthesizing module 'RISC_V_pp' [D:/Learning/DSR_Lab/RISC_V/code/hazard/RISC_V_pp.v:1]
INFO: [Synth 8-6157] synthesizing module 'IF_hazard' [D:/Learning/DSR_Lab/RISC_V/code/hazard/IF_hazard.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/Learning/DSR_Lab/RISC_V/code/hazard/mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [D:/Learning/DSR_Lab/RISC_V/code/hazard/mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/Learning/DSR_Lab/RISC_V/code/hazard/program_counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (0#1) [D:/Learning/DSR_Lab/RISC_V/code/hazard/program_counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'instruction_mem' [D:/Learning/DSR_Lab/RISC_V/code/hazard/instruction_mem.v:1]
INFO: [Synth 8-3876] $readmem data file 'D:/Learning/DSR_Lab/RISC_V/code/hazard/aplusb.hex' is read successfully [D:/Learning/DSR_Lab/RISC_V/code/hazard/instruction_mem.v:13]
INFO: [Synth 8-6155] done synthesizing module 'instruction_mem' (0#1) [D:/Learning/DSR_Lab/RISC_V/code/hazard/instruction_mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'PCplus4' [D:/Learning/DSR_Lab/RISC_V/code/hazard/PCplus4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PCplus4' (0#1) [D:/Learning/DSR_Lab/RISC_V/code/hazard/PCplus4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IF_hazard' (0#1) [D:/Learning/DSR_Lab/RISC_V/code/hazard/IF_hazard.v:1]
INFO: [Synth 8-6157] synthesizing module 'hazard_detection_unit' [D:/Learning/DSR_Lab/RISC_V/code/hazard/hazard_detection_unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hazard_detection_unit' (0#1) [D:/Learning/DSR_Lab/RISC_V/code/hazard/hazard_detection_unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'ID_hazard' [D:/Learning/DSR_Lab/RISC_V/code/hazard/ID_hazard.v:1]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/Learning/DSR_Lab/RISC_V/code/hazard/register_file.v:1]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [D:/Learning/DSR_Lab/RISC_V/code/hazard/register_file.v:1]
INFO: [Synth 8-6157] synthesizing module 'immediate_gen' [D:/Learning/DSR_Lab/RISC_V/code/hazard/immediate_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'immediate_gen' (0#1) [D:/Learning/DSR_Lab/RISC_V/code/hazard/immediate_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/Learning/DSR_Lab/RISC_V/code/hazard/control_unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [D:/Learning/DSR_Lab/RISC_V/code/hazard/control_unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'flush_unit' [D:/Learning/DSR_Lab/RISC_V/code/hazard/flush_unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'flush_unit' (0#1) [D:/Learning/DSR_Lab/RISC_V/code/hazard/flush_unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ID_hazard' (0#1) [D:/Learning/DSR_Lab/RISC_V/code/hazard/ID_hazard.v:1]
INFO: [Synth 8-6157] synthesizing module 'forwarding_unit' [D:/Learning/DSR_Lab/RISC_V/code/hazard/forwarding_unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'forwarding_unit' (0#1) [D:/Learning/DSR_Lab/RISC_V/code/hazard/forwarding_unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'EX_hazard' [D:/Learning/DSR_Lab/RISC_V/code/hazard/EX_hazard.v:1]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/Learning/DSR_Lab/RISC_V/code/hazard/adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [D:/Learning/DSR_Lab/RISC_V/code/hazard/adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux3' [D:/Learning/DSR_Lab/RISC_V/code/hazard/mux3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux3' (0#1) [D:/Learning/DSR_Lab/RISC_V/code/hazard/mux3.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [D:/Learning/DSR_Lab/RISC_V/code/hazard/alu_control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (0#1) [D:/Learning/DSR_Lab/RISC_V/code/hazard/alu_control.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu_unit' [D:/Learning/DSR_Lab/RISC_V/code/hazard/alu_unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu_unit' (0#1) [D:/Learning/DSR_Lab/RISC_V/code/hazard/alu_unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'EX_hazard' (0#1) [D:/Learning/DSR_Lab/RISC_V/code/hazard/EX_hazard.v:1]
INFO: [Synth 8-6157] synthesizing module 'MEM_stage' [D:/Learning/DSR_Lab/RISC_V/code/hazard/MEM_stage.v:1]
INFO: [Synth 8-6157] synthesizing module 'and_logic' [D:/Learning/DSR_Lab/RISC_V/code/hazard/and_logic.v:1]
INFO: [Synth 8-6155] done synthesizing module 'and_logic' (0#1) [D:/Learning/DSR_Lab/RISC_V/code/hazard/and_logic.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:1]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (0#1) [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MEM_stage' (0#1) [D:/Learning/DSR_Lab/RISC_V/code/hazard/MEM_stage.v:1]
INFO: [Synth 8-6157] synthesizing module 'WB_stage' [D:/Learning/DSR_Lab/RISC_V/code/hazard/WB_stage.v:1]
INFO: [Synth 8-6155] done synthesizing module 'WB_stage' (0#1) [D:/Learning/DSR_Lab/RISC_V/code/hazard/WB_stage.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_pp' (0#1) [D:/Learning/DSR_Lab/RISC_V/code/hazard/RISC_V_pp.v:1]
WARNING: [Synth 8-7137] Register registers_reg[0] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/register_file.v:16]
WARNING: [Synth 8-7137] Register registers_reg[1] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/register_file.v:16]
WARNING: [Synth 8-7137] Register registers_reg[2] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/register_file.v:16]
WARNING: [Synth 8-7137] Register registers_reg[3] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/register_file.v:16]
WARNING: [Synth 8-7137] Register registers_reg[4] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/register_file.v:16]
WARNING: [Synth 8-7137] Register registers_reg[5] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/register_file.v:16]
WARNING: [Synth 8-7137] Register registers_reg[6] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/register_file.v:16]
WARNING: [Synth 8-7137] Register registers_reg[7] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/register_file.v:16]
WARNING: [Synth 8-7137] Register registers_reg[8] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/register_file.v:16]
WARNING: [Synth 8-7137] Register registers_reg[9] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/register_file.v:16]
WARNING: [Synth 8-7137] Register registers_reg[10] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/register_file.v:16]
WARNING: [Synth 8-7137] Register registers_reg[11] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/register_file.v:16]
WARNING: [Synth 8-7137] Register registers_reg[12] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/register_file.v:16]
WARNING: [Synth 8-7137] Register registers_reg[13] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/register_file.v:16]
WARNING: [Synth 8-7137] Register registers_reg[14] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/register_file.v:16]
WARNING: [Synth 8-7137] Register registers_reg[15] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/register_file.v:16]
WARNING: [Synth 8-7137] Register registers_reg[16] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/register_file.v:16]
WARNING: [Synth 8-7137] Register registers_reg[17] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/register_file.v:16]
WARNING: [Synth 8-7137] Register registers_reg[18] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/register_file.v:16]
WARNING: [Synth 8-7137] Register registers_reg[19] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/register_file.v:16]
WARNING: [Synth 8-7137] Register registers_reg[20] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/register_file.v:16]
WARNING: [Synth 8-7137] Register registers_reg[21] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/register_file.v:16]
WARNING: [Synth 8-7137] Register registers_reg[22] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/register_file.v:16]
WARNING: [Synth 8-7137] Register registers_reg[23] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/register_file.v:16]
WARNING: [Synth 8-7137] Register registers_reg[24] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/register_file.v:16]
WARNING: [Synth 8-7137] Register registers_reg[25] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/register_file.v:16]
WARNING: [Synth 8-7137] Register registers_reg[26] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/register_file.v:16]
WARNING: [Synth 8-7137] Register registers_reg[27] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/register_file.v:16]
WARNING: [Synth 8-7137] Register registers_reg[28] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/register_file.v:16]
WARNING: [Synth 8-7137] Register registers_reg[29] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/register_file.v:16]
WARNING: [Synth 8-7137] Register registers_reg[30] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/register_file.v:16]
WARNING: [Synth 8-7137] Register registers_reg[31] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/register_file.v:16]
WARNING: [Synth 8-7137] Register D_memory_reg[64] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[65] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[66] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[67] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[68] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[69] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[70] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[71] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[72] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[73] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[74] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[75] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[76] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[77] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[78] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[79] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[80] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[81] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[82] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[83] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[84] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[85] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[86] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[87] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[88] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[89] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[90] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[91] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[92] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[93] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[94] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[95] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[96] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[97] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[98] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[99] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[100] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[101] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[102] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[103] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[104] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[105] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[106] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[107] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[108] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[109] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[110] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[111] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[112] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[113] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[114] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[115] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[116] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[117] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[118] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[119] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[120] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[121] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[122] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[123] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[124] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[125] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[126] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[127] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7137] Register D_memory_reg[128] in module data_memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Learning/DSR_Lab/RISC_V/code/hazard/data_memory.v:28]
WARNING: [Synth 8-7129] Port instruction[24] in module alu_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[23] in module alu_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[22] in module alu_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[21] in module alu_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[20] in module alu_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[19] in module alu_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[18] in module alu_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[17] in module alu_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[16] in module alu_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[15] in module alu_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[11] in module alu_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[10] in module alu_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[9] in module alu_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[8] in module alu_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[7] in module alu_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[6] in module alu_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[5] in module alu_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[4] in module alu_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[3] in module alu_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[2] in module alu_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[1] in module alu_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[0] in module alu_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[19] in module immediate_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[18] in module immediate_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[17] in module immediate_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[16] in module immediate_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[15] in module immediate_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[14] in module immediate_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[13] in module immediate_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[12] in module immediate_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_n in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_in[1] in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_in[0] in module instruction_mem is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1123.805 ; gain = 589.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1123.805 ; gain = 589.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1123.805 ; gain = 589.230
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7a200tfbg676-1 does not have CEAM library.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1123.805 ; gain = 589.230
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 165   
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 87    
	  13 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 41    
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 1355.820 ; gain = 821.246
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 1355.820 ; gain = 821.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 1355.820 ; gain = 821.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 1355.820 ; gain = 821.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 1355.820 ; gain = 821.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1355.820 ; gain = 821.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1355.820 ; gain = 821.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1355.820 ; gain = 821.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1355.820 ; gain = 821.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1355.820 ; gain = 821.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 132 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1355.820 ; gain = 821.246
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1355.820 ; gain = 821.246
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1355.820 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1454.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f43313a4
INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 132 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 1454.160 ; gain = 922.566
INFO: [Common 17-1381] The checkpoint 'D:/Learning/DSR_Lab/RISC_V/code/hazard/hazard/hazard.runs/synth_1/RISC_V_pp.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file RISC_V_pp_utilization_synth.rpt -pb RISC_V_pp_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug  4 21:56:25 2025...
