
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.014518                       # Number of seconds simulated
sim_ticks                                 14518126500                       # Number of ticks simulated
final_tick                                14518126500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 222996                       # Simulator instruction rate (inst/s)
host_op_rate                                   301162                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              182520949                       # Simulator tick rate (ticks/s)
host_mem_usage                                 664244                       # Number of bytes of host memory used
host_seconds                                    79.54                       # Real time elapsed on the host
sim_insts                                    17737635                       # Number of instructions simulated
sim_ops                                      23955116                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  14518126500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           79232                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          166400                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              245632                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        79232                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          79232                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          960                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              960                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1238                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2600                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3838                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            15                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  15                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            5457453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           11461534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               16918987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       5457453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           5457453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           66124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 66124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           66124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           5457453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          11461534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              16985112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        15.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1239.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2598.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001104750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 7783                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         3839                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          15                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3839                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        15                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  245568                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      128                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   245696                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                   960                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                335                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                261                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                341                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                351                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                223                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                181                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                245                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                314                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                213                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                190                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               212                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               224                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               185                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               249                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               163                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               150                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    14518088500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3839                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    15                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2977                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      783                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       73                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          747                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     326.768407                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    192.713213                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    340.488505                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           256     34.27%     34.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          183     24.50%     58.77% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           86     11.51%     70.28% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           43      5.76%     76.04% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           30      4.02%     80.05% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           17      2.28%     82.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           15      2.01%     84.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           12      1.61%     85.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          105     14.06%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           747                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        79296                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       166272                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 5461861.762948545627                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 11452717.401243196800                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1239                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         2600                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           15                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     41900750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     84159500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     33818.20                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     32369.04                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                      54116500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                126060250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    19185000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14103.86                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 32853.86                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         16.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      16.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.13                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.13                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.04                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      3083                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  80.35                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                  0.00                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     3767018.29                       # Average gap between requests
system.mem_ctrl.pageHitRate                     80.04                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   3341520                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1757085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 16072140                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          42410160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              36775830                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1370400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        186940620                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         19180800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        3355417320                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              3663265875                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             252.323595                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           14433927500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1302500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       17940000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   13974002250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     49941000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       64956500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    409984250                       # Time in different power states
system.mem_ctrl_1.actEnergy                   2042040                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1077780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 11324040                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          35034480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              26945040                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               3050880                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        156462720                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         14216640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        3378684720                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              3628838340                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             249.952247                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           14450814750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       6090500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       14820000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   14070950000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     37018000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       46148000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    343100000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  14518126500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1163812                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1163812                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             63080                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               881728                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    4402                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                423                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          881728                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             849882                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            31846                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3773                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14518126500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     8125295                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1309795                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           108                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            23                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  14518126500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14518126500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2021227                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           123                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     14518126500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         29036254                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             331753                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       19909738                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1163812                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             854284                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      28578299                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  126368                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            43                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           83                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   2021222                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1470                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           28973367                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.927425                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.259437                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2102740      7.26%      7.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 26870627     92.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             28973367                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.040081                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.685685                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1103427                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1602921                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  25341965                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                861870                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  63184                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               26144396                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 59439                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  63184                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1695278                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1035264                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2462                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  25383809                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                793370                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               26020554                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 60761                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   140                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 155796                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  68524                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  24752                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             2510                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            35638890                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              62280801                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         44542278                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             13850                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              32812213                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2826677                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 77                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             66                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    722439                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              8477131                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1406447                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           4377929                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           486754                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   25899608                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 143                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  24802405                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             96316                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1944634                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      3280424                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             93                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      28973367                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.856042                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.351048                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4170962     14.40%     14.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            24802405     85.60%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        28973367                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2473      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              15307837     61.72%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2160      0.01%     61.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1391      0.01%     61.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 236      0.00%     61.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     61.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     61.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     61.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     61.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     61.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     61.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  838      0.00%     61.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1079      0.00%     61.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     61.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1161      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 804      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                317      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               3      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              8169919     32.94%     94.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1311338      5.29%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1671      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1145      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               24802405                       # Type of FU issued
system.cpu.iq.rate                           0.854187                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           78658650                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          27834067                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     24624776                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               15843                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              10419                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         7486                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               24792051                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    7881                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1579005                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       662489                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          723                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          101                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       130440                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           239                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  63184                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  385787                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3300                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            25899751                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              3356                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               8477131                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1406447                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 89                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2245                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            101                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          29234                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        34227                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                63461                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              24726712                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               8125246                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             75693                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      9435039                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1058931                       # Number of branches executed
system.cpu.iew.exec_stores                    1309793                       # Number of stores executed
system.cpu.iew.exec_rate                     0.851581                       # Inst execution rate
system.cpu.iew.wb_sent                       24688157                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      24632262                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  22110898                       # num instructions producing a value
system.cpu.iew.wb_consumers                  24621843                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.848328                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.898020                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1883691                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              50                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             63083                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     28707545                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.834454                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.371673                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4752429     16.55%     16.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     23955116     83.45%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     28707545                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             17737635                       # Number of instructions committed
system.cpu.commit.committedOps               23955116                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        9090649                       # Number of memory references committed
system.cpu.commit.loads                       7814642                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1053669                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       6703                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  23949824                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 3734                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1447      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         14855707     62.01%     62.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2151      0.01%     62.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1331      0.01%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            142      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             792      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             797      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1012      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            765      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           287      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            3      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            1      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         7813409     32.62%     94.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1274942      5.32%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1233      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1065      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          23955116                       # Class of committed instruction
system.cpu.commit.bw_lim_events              23955116                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     30591236                       # The number of ROB reads
system.cpu.rob.rob_writes                    51943466                       # The number of ROB writes
system.cpu.timesIdled                             995                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           62887                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    17737635                       # Number of Instructions Simulated
system.cpu.committedOps                      23955116                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.636986                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.636986                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.610879                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.610879                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 42020136                       # number of integer regfile reads
system.cpu.int_regfile_writes                22316843                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     12004                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     5800                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5301371                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 11375180                       # number of cc regfile writes
system.cpu.misc_regfile_reads                11591839                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  14518126500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.999062                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7807309                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             43462                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            179.635291                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            179500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.999062                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          15687542                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         15687542                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  14518126500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      6491369                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6491369                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1272277                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1272277                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      7763646                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7763646                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7763646                       # number of overall hits
system.cpu.dcache.overall_hits::total         7763646                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        54662                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         54662                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         3732                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3732                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        58394                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          58394                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        58394                       # number of overall misses
system.cpu.dcache.overall_misses::total         58394                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1221026500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1221026500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     98099999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     98099999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1319126499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1319126499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1319126499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1319126499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6546031                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6546031                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1276009                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1276009                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      7822040                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7822040                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7822040                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7822040                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008350                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008350                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002925                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002925                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007465                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007465                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007465                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007465                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22337.757491                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22337.757491                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 26286.173365                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26286.173365                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 22590.103418                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22590.103418                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22590.103418                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22590.103418                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2975                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               240                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.395833                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        37514                       # number of writebacks
system.cpu.dcache.writebacks::total             37514                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        14693                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        14693                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        14733                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        14733                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        14733                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        14733                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39969                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39969                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3692                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3692                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        43661                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        43661                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        43661                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        43661                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    659816508                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    659816508                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     94048499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     94048499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    753865007                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    753865007                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    753865007                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    753865007                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006106                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006106                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002893                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002893                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005582                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005582                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005582                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005582                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16508.206560                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16508.206560                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 25473.591278                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25473.591278                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 17266.324798                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17266.324798                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 17266.324798                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17266.324798                       # average overall mshr miss latency
system.cpu.dcache.replacements                  43446                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  14518126500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.999011                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2020901                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6588                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            306.754857                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.999011                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999938                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999938                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8091476                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8091476                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  14518126500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      2014313                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2014313                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      2014313                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2014313                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2014313                       # number of overall hits
system.cpu.icache.overall_hits::total         2014313                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6909                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6909                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         6909                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6909                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6909                       # number of overall misses
system.cpu.icache.overall_misses::total          6909                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    234527500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    234527500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    234527500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    234527500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    234527500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    234527500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2021222                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2021222                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      2021222                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2021222                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2021222                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2021222                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003418                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003418                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003418                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003418                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003418                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003418                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 33945.216384                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 33945.216384                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 33945.216384                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 33945.216384                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 33945.216384                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 33945.216384                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           19                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     6.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          320                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          320                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          320                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          320                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          320                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          320                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6589                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6589                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         6589                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6589                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6589                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6589                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    217486500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    217486500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    217486500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    217486500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    217486500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    217486500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003260                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003260                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003260                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003260                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003260                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003260                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 33007.512521                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 33007.512521                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 33007.512521                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 33007.512521                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 33007.512521                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 33007.512521                       # average overall mshr miss latency
system.cpu.icache.replacements                   6572                       # number of replacements
system.l2bus.snoop_filter.tot_requests         100278                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        50227                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops             1367                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops         1367                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  14518126500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               46554                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         39559                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             19132                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               209                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               3496                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              3496                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          46555                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        19749                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       130579                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  150328                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       421632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      5182464                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  5604096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              8673                       # Total snoops (count)
system.l2bus.snoopTraffic                      130880                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              58933                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.023281                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.150795                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    57561     97.67%     97.67% # Request fanout histogram
system.l2bus.snoop_fanout::1                     1372      2.33%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                58933                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            125167000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            16559321                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           108758792                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  14518126500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              127.956095                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  87564                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 8764                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.991328                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     6.909819                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    43.893403                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data    77.152873                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.053983                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.342917                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.602757                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999657                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               183894                       # Number of tag accesses
system.l2cache.tags.data_accesses              183894                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  14518126500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        37514                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        37514                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         2681                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             2681                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst         3176                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        35820                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        38996                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst            3176                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           38501                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               41677                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           3176                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          38501                       # number of overall hits
system.l2cache.overall_hits::total              41677                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          815                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            815                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         3413                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         4146                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         7559                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          3413                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          4961                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              8374                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         3413                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         4961                       # number of overall misses
system.l2cache.overall_misses::total             8374                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     54176500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     54176500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    174301500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    234564500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    408866000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    174301500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    288741000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    463042500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    174301500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    288741000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    463042500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        37514                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        37514                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         3496                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         3496                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         6589                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        39966                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        46555                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         6589                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        43462                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           50051                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         6589                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        43462                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          50051                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.233124                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.233124                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.517985                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.103738                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.162367                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.517985                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.114146                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.167309                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.517985                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.114146                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.167309                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 66474.233129                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 66474.233129                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 51069.879871                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 56576.097443                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 54089.958989                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 51069.879871                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 58202.176980                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 55295.259135                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 51069.879871                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 58202.176980                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 55295.259135                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           2045                       # number of writebacks
system.l2cache.writebacks::total                 2045                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::.cpu.data          815                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          815                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         3413                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         4146                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         7559                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         3413                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         4961                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         8374                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         3413                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         4961                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         8374                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     52546500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     52546500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    167477500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    226272500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    393750000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    167477500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    278819000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    446296500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    167477500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    278819000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    446296500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.233124                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.233124                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.517985                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.103738                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.162367                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.517985                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.114146                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.167309                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.517985                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.114146                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.167309                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 64474.233129                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 64474.233129                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 49070.465866                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 54576.097443                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 52090.223575                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 49070.465866                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56202.176980                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 53295.497970                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 49070.465866                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56202.176980                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 53295.497970                       # average overall mshr miss latency
system.l2cache.replacements                      8636                       # number of replacements
system.l3bus.snoop_filter.tot_requests          15727                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests         8127                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops               37                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops           37                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED  14518126500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                7558                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty          2057                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict              5635                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                815                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               815                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           7559                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side        24100                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       666560                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                               339                       # Total snoops (count)
system.l3bus.snoopTraffic                         960                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               8713                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.004247                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.065031                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     8676     99.58%     99.58% # Request fanout histogram
system.l3bus.snoop_fanout::1                       37      0.42%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 8713                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy             11947500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            20932500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED  14518126500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2332.606885                       # Cycle average of tags in use
system.l3cache.tags.total_refs                  10415                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 3838                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 2.713653                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   762.263196                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data  1570.343688                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.186099                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.383385                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.569484                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         3499                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          719                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          648                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4         2031                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.854248                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                45502                       # Number of tag accesses
system.l3cache.tags.data_accesses               45502                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED  14518126500                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks         2042                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total         2042                       # number of WritebackDirty hits
system.l3cache.ReadExReq_hits::.cpu.data          246                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total              246                       # number of ReadExReq hits
system.l3cache.ReadSharedReq_hits::.cpu.inst         2174                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.cpu.data         2115                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total         4289                       # number of ReadSharedReq hits
system.l3cache.demand_hits::.cpu.inst            2174                       # number of demand (read+write) hits
system.l3cache.demand_hits::.cpu.data            2361                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                4535                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.inst           2174                       # number of overall hits
system.l3cache.overall_hits::.cpu.data           2361                       # number of overall hits
system.l3cache.overall_hits::total               4535                       # number of overall hits
system.l3cache.ReadExReq_misses::.cpu.data          569                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            569                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1239                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data         2031                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         3270                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1239                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data          2600                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              3839                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1239                       # number of overall misses
system.l3cache.overall_misses::.cpu.data         2600                       # number of overall misses
system.l3cache.overall_misses::total             3839                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     39534500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     39534500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     87948500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data    141355500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    229304000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     87948500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    180890000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    268838500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     87948500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    180890000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    268838500                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks         2042                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total         2042                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data          815                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          815                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         3413                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data         4146                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         7559                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         3413                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data         4961                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            8374                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         3413                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data         4961                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           8374                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data     0.698160                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.698160                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst     0.363024                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.489870                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.432597                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst     0.363024                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data     0.524088                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.458443                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst     0.363024                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data     0.524088                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.458443                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 69480.667838                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 69480.667838                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 70983.454399                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 69598.966027                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 70123.547401                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 70983.454399                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 69573.076923                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 70028.262568                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 70983.454399                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 69573.076923                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 70028.262568                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks             15                       # number of writebacks
system.l3cache.writebacks::total                   15                       # number of writebacks
system.l3cache.ReadExReq_mshr_misses::.cpu.data          569                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          569                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1239                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data         2031                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         3270                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1239                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data         2600                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         3839                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1239                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data         2600                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         3839                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     38396500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     38396500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     85472500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data    137293500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    222766000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     85472500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    175690000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    261162500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     85472500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    175690000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    261162500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data     0.698160                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.698160                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.363024                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.489870                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.432597                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst     0.363024                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data     0.524088                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.458443                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst     0.363024                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data     0.524088                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.458443                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67480.667838                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 67480.667838                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 68985.068604                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67598.966027                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 68124.159021                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 68985.068604                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 67573.076923                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 68028.783537                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 68985.068604                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 67573.076923                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 68028.783537                       # average overall mshr miss latency
system.l3cache.replacements                       339                       # number of replacements
system.membus.snoop_filter.tot_requests          4178                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          339                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  14518126500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3269                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           15                       # Transaction distribution
system.membus.trans_dist::CleanEvict              324                       # Transaction distribution
system.membus.trans_dist::ReadExReq               569                       # Transaction distribution
system.membus.trans_dist::ReadExResp              569                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3270                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         8016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         8016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       246592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       246592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  246592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3839                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3839    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3839                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2119000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           10408000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
