
*** Running vivado
    with args -log riscv_core_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source riscv_core_top.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source riscv_core_top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 471.676 ; gain = 189.863
Command: link_design -top riscv_core_top -part xc7k70tfbv676-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1291.227 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 38507 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/CONSTRAINS/RV64IMAC_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'sysclk_125_clk_p'. [D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/CONSTRAINS/RV64IMAC_constraints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/CONSTRAINS/RV64IMAC_constraints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sysclk_125_clk_p'. [D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/CONSTRAINS/RV64IMAC_constraints.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/CONSTRAINS/RV64IMAC_constraints.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sysclk_125_clk_n'. [D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/CONSTRAINS/RV64IMAC_constraints.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/CONSTRAINS/RV64IMAC_constraints.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sysclk_125_clk_n'. [D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/CONSTRAINS/RV64IMAC_constraints.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/CONSTRAINS/RV64IMAC_constraints.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/CONSTRAINS/RV64IMAC_constraints.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/CONSTRAINS/RV64IMAC_constraints.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/CONSTRAINS/RV64IMAC_constraints.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/CONSTRAINS/RV64IMAC_constraints.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: 'AN16' is not a valid site or package pin name. [D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/CONSTRAINS/RV64IMAC_constraints.xdc:43]
Finished Parsing XDC File [D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/CONSTRAINS/RV64IMAC_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1566.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
7 Infos, 6 Warnings, 7 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:07 . Memory (MB): peak = 1566.797 ; gain = 1095.121
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1566.797 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b83a73aa

Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2299.141 ; gain = 732.344

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b83a73aa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.287 . Memory (MB): peak = 2674.832 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b83a73aa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.470 . Memory (MB): peak = 2674.832 ; gain = 0.000
Phase 1 Initialization | Checksum: 1b83a73aa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.502 . Memory (MB): peak = 2674.832 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b83a73aa

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2985.500 ; gain = 310.668

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b83a73aa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2985.500 ; gain = 310.668
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b83a73aa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2985.500 ; gain = 310.668

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 90 inverters resulting in an inversion of 1887 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1d68b5213

Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2985.500 ; gain = 310.668
Retarget | Checksum: 1d68b5213
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 190 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 16e13653d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2985.500 ; gain = 310.668
Constant propagation | Checksum: 16e13653d
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 235893bb7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2985.500 ; gain = 310.668
Sweep | Checksum: 235893bb7
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: u_riscv_core_top_2/u_riscv_core_i_cache_top/icache_controller/i_riscv_core_rst_n_BUFG_inst, Net: u_riscv_core_top_2/u_riscv_core_i_cache_top/icache_controller/i_riscv_core_rst_n
Phase 6 BUFG optimization | Checksum: 17b0a9708

Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2985.500 ; gain = 310.668
BUFG optimization | Checksum: 17b0a9708
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 17b0a9708

Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2985.500 ; gain = 310.668
Shift Register Optimization | Checksum: 17b0a9708
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 17b0a9708

Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 2985.500 ; gain = 310.668
Post Processing Netlist | Checksum: 17b0a9708
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 108d59dae

Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 2985.500 ; gain = 310.668

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.902 . Memory (MB): peak = 2985.500 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 108d59dae

Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 2985.500 ; gain = 310.668
Phase 9 Finalization | Checksum: 108d59dae

Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 2985.500 ; gain = 310.668
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             190  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 108d59dae

Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 2985.500 ; gain = 310.668
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.260 . Memory (MB): peak = 2985.500 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-322] Received HACOOException
WARNING: [Pwropt 34-321] HACOOException: Too many fanin/fanouts in design, exiting pwropt. You can change this limit with the param pwropt.maxFaninFanoutToNetRatio
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Abnormal program termination (EXCEPTION_ACCESS_VIOLATION)
Please check 'D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/Vivado/Vivado.runs/impl_1/hs_err_pid18084.log' for details
