# Full_adder
RTL Design Full_adder using Verilog @Xilinx vivado
