# iVerilog_Lab_1
Lab to learn basic about verilog hdl langage
