set_property LOC SLICE_X3Y148 [get_cells {Ro1[1].ro/toggle_flop}]
set_property LOC SLICE_X3Y148 [get_cells {Ro1[1].ro/delay1_lut}]
set_property LOC SLICE_X3Y148 [get_cells {Ro1[1].ro/delay2_lut}]
set_property LOC SLICE_X3Y148 [get_cells {Ro1[1].ro/delay3_lut}]
set_property LOC SLICE_X3Y148 [get_cells {Ro1[1].ro/delay4_lut}]
set_property LOC SLICE_X3Y148 [get_cells {Ro1[1].ro/invert_lut}]
set_property LOC SLICE_X3Y148 [get_cells {Ro1[1].ro/Xor_out}]
set_property LOC SLICE_X3Y148 [get_cells {Ro1[1].ro/div2_lut}]
set_property LOC SLICE_X3Y148 [get_cells {Ro1[1].ro/En_row_col}]

set_property LOC SLICE_X3Y48 [get_cells {H[1].heat[1].ro/toggle_flop}]
set_property LOC SLICE_X3Y48 [get_cells {H[1].heat[1].ro/delay1_lut}]
set_property LOC SLICE_X3Y48 [get_cells {H[1].heat[1].ro/delay2_lut}]
set_property LOC SLICE_X3Y48 [get_cells {H[1].heat[1].ro/delay3_lut}]
set_property LOC SLICE_X3Y48 [get_cells {H[1].heat[1].ro/delay4_lut}]
set_property LOC SLICE_X3Y48 [get_cells {H[1].heat[1].ro/invert_lut}]
set_property LOC SLICE_X3Y48 [get_cells {H[1].heat[1].ro/Xor_out}]
set_property LOC SLICE_X3Y48 [get_cells {H[1].heat[1].ro/div2_lut}]
set_property LOC SLICE_X3Y48 [get_cells {H[1].heat[1].ro/En_row_col}]


set_property LOC SLICE_X2Y149 [get_cells shift_col_reg[1]] 
set_property LOC SLICE_X4Y149 [get_cells shift_col_reg[2]] 
set_property LOC SLICE_X6Y149 [get_cells shift_col_reg[3]] 
set_property LOC SLICE_X8Y149 [get_cells shift_col_reg[4]] 
set_property LOC SLICE_X10Y149 [get_cells shift_col_reg[5]] 
set_property LOC SLICE_X12Y149 [get_cells shift_col_reg[6]] 
set_property LOC SLICE_X14Y149 [get_cells shift_col_reg[7]] 
set_property LOC SLICE_X28Y149 [get_cells shift_col_reg[8]] 
set_property LOC SLICE_X30Y149 [get_cells shift_col_reg[9]] 
set_property LOC SLICE_X32Y149 [get_cells shift_col_reg[10]] 
set_property LOC SLICE_X34Y149 [get_cells shift_col_reg[11]] 
set_property LOC SLICE_X36Y149 [get_cells shift_col_reg[12]] 
set_property LOC SLICE_X38Y149 [get_cells shift_col_reg[13]] 
set_property LOC SLICE_X40Y149 [get_cells shift_col_reg[14]] 
set_property LOC SLICE_X42Y149 [get_cells shift_col_reg[15]] 
set_property LOC SLICE_X44Y149 [get_cells shift_col_reg[16]] 
set_property LOC SLICE_X46Y149 [get_cells shift_col_reg[17]] 
set_property LOC SLICE_X48Y149 [get_cells shift_col_reg[18]] 
set_property LOC SLICE_X50Y149 [get_cells shift_col_reg[19]] 
set_property LOC SLICE_X52Y149 [get_cells shift_col_reg[20]] 
set_property LOC SLICE_X54Y149 [get_cells shift_col_reg[21]] 
set_property LOC SLICE_X56Y149 [get_cells shift_col_reg[22]] 
set_property LOC SLICE_X58Y149 [get_cells shift_col_reg[23]] 
set_property LOC SLICE_X60Y149 [get_cells shift_col_reg[24]] 
set_property LOC SLICE_X62Y149 [get_cells shift_col_reg[25]] 
set_property LOC SLICE_X64Y149 [get_cells shift_col_reg[26]] 
set_property LOC SLICE_X66Y149 [get_cells shift_col_reg[27]] 
set_property LOC SLICE_X68Y149 [get_cells shift_col_reg[28]] 
set_property LOC SLICE_X70Y149 [get_cells shift_col_reg[29]] 
set_property LOC SLICE_X72Y149 [get_cells shift_col_reg[30]] 
set_property LOC SLICE_X74Y149 [get_cells shift_col_reg[31]] 
set_property LOC SLICE_X76Y149 [get_cells shift_col_reg[32]] 
set_property LOC SLICE_X1Y148 [get_cells shift_row_reg[1]] 
set_property LOC SLICE_X1Y147 [get_cells shift_row_reg[2]] 
set_property LOC SLICE_X1Y146 [get_cells shift_row_reg[3]] 
set_property LOC SLICE_X1Y145 [get_cells shift_row_reg[4]] 
set_property LOC SLICE_X1Y144 [get_cells shift_row_reg[5]] 
set_property LOC SLICE_X1Y143 [get_cells shift_row_reg[6]] 
set_property LOC SLICE_X1Y142 [get_cells shift_row_reg[7]] 
set_property LOC SLICE_X1Y141 [get_cells shift_row_reg[8]] 
set_property LOC SLICE_X1Y140 [get_cells shift_row_reg[9]] 
set_property LOC SLICE_X1Y139 [get_cells shift_row_reg[10]] 
set_property LOC SLICE_X1Y138 [get_cells shift_row_reg[11]] 
set_property LOC SLICE_X1Y137 [get_cells shift_row_reg[12]] 
set_property LOC SLICE_X1Y136 [get_cells shift_row_reg[13]] 
set_property LOC SLICE_X1Y135 [get_cells shift_row_reg[14]] 
set_property LOC SLICE_X1Y134 [get_cells shift_row_reg[15]] 
set_property LOC SLICE_X1Y133 [get_cells shift_row_reg[16]] 
set_property LOC SLICE_X1Y132 [get_cells shift_row_reg[17]] 
set_property LOC SLICE_X1Y131 [get_cells shift_row_reg[18]] 
set_property LOC SLICE_X1Y130 [get_cells shift_row_reg[19]] 
set_property LOC SLICE_X1Y129 [get_cells shift_row_reg[20]] 
set_property LOC SLICE_X1Y128 [get_cells shift_row_reg[21]] 
set_property LOC SLICE_X1Y127 [get_cells shift_row_reg[22]] 
set_property LOC SLICE_X1Y126 [get_cells shift_row_reg[23]] 
set_property LOC SLICE_X1Y125 [get_cells shift_row_reg[24]] 
set_property LOC SLICE_X1Y124 [get_cells shift_row_reg[25]] 
set_property LOC SLICE_X1Y123 [get_cells shift_row_reg[26]] 
set_property LOC SLICE_X1Y122 [get_cells shift_row_reg[27]] 
set_property LOC SLICE_X1Y121 [get_cells shift_row_reg[28]] 
set_property LOC SLICE_X1Y120 [get_cells shift_row_reg[29]] 
set_property LOC SLICE_X1Y119 [get_cells shift_row_reg[30]] 
set_property LOC SLICE_X1Y118 [get_cells shift_row_reg[31]] 
set_property LOC SLICE_X1Y117 [get_cells shift_row_reg[32]] 
set_property LOC SLICE_X1Y116 [get_cells shift_row_reg[33]] 
set_property LOC SLICE_X1Y115 [get_cells shift_row_reg[34]] 
set_property LOC SLICE_X1Y114 [get_cells shift_row_reg[35]] 
set_property LOC SLICE_X1Y113 [get_cells shift_row_reg[36]] 
set_property LOC SLICE_X1Y112 [get_cells shift_row_reg[37]] 
set_property LOC SLICE_X1Y111 [get_cells shift_row_reg[38]] 
set_property LOC SLICE_X1Y110 [get_cells shift_row_reg[39]] 
set_property LOC SLICE_X1Y109 [get_cells shift_row_reg[40]] 
set_property LOC SLICE_X1Y108 [get_cells shift_row_reg[41]] 
set_property LOC SLICE_X1Y107 [get_cells shift_row_reg[42]] 
set_property LOC SLICE_X1Y106 [get_cells shift_row_reg[43]] 
set_property LOC SLICE_X1Y105 [get_cells shift_row_reg[44]] 
set_property LOC SLICE_X1Y104 [get_cells shift_row_reg[45]] 
set_property LOC SLICE_X1Y103 [get_cells shift_row_reg[46]] 
set_property LOC SLICE_X1Y102 [get_cells shift_row_reg[47]] 
set_property LOC SLICE_X1Y101 [get_cells shift_row_reg[48]] 
set_property LOC SLICE_X1Y98 [get_cells shift_row_reg[49]] 
set_property LOC SLICE_X1Y97 [get_cells shift_row_reg[50]] 
set_property LOC SLICE_X1Y96 [get_cells shift_row_reg[51]] 
set_property LOC SLICE_X1Y95 [get_cells shift_row_reg[52]] 
set_property LOC SLICE_X1Y94 [get_cells shift_row_reg[53]] 
set_property LOC SLICE_X1Y93 [get_cells shift_row_reg[54]] 
set_property LOC SLICE_X1Y92 [get_cells shift_row_reg[55]] 
set_property LOC SLICE_X1Y91 [get_cells shift_row_reg[56]] 
set_property LOC SLICE_X1Y90 [get_cells shift_row_reg[57]] 
set_property LOC SLICE_X1Y89 [get_cells shift_row_reg[58]] 
set_property LOC SLICE_X1Y88 [get_cells shift_row_reg[59]] 
set_property LOC SLICE_X1Y87 [get_cells shift_row_reg[60]] 
set_property LOC SLICE_X1Y86 [get_cells shift_row_reg[61]] 
set_property LOC SLICE_X1Y85 [get_cells shift_row_reg[62]] 
set_property LOC SLICE_X1Y84 [get_cells shift_row_reg[63]] 
set_property LOC SLICE_X1Y83 [get_cells shift_row_reg[64]] 
set_property LOC SLICE_X1Y82 [get_cells shift_row_reg[65]] 
set_property LOC SLICE_X1Y81 [get_cells shift_row_reg[66]] 
set_property LOC SLICE_X1Y80 [get_cells shift_row_reg[67]] 
set_property LOC SLICE_X1Y79 [get_cells shift_row_reg[68]] 
set_property LOC SLICE_X1Y78 [get_cells shift_row_reg[69]] 
set_property LOC SLICE_X1Y77 [get_cells shift_row_reg[70]] 
set_property LOC SLICE_X1Y76 [get_cells shift_row_reg[71]] 
set_property LOC SLICE_X1Y75 [get_cells shift_row_reg[72]] 
set_property LOC SLICE_X1Y74 [get_cells shift_row_reg[73]] 
set_property LOC SLICE_X1Y73 [get_cells shift_row_reg[74]] 
set_property LOC SLICE_X1Y72 [get_cells shift_row_reg[75]] 
set_property LOC SLICE_X1Y71 [get_cells shift_row_reg[76]] 
set_property LOC SLICE_X1Y70 [get_cells shift_row_reg[77]] 
set_property LOC SLICE_X1Y69 [get_cells shift_row_reg[78]] 
set_property LOC SLICE_X1Y68 [get_cells shift_row_reg[79]] 
set_property LOC SLICE_X1Y67 [get_cells shift_row_reg[80]] 
set_property LOC SLICE_X1Y66 [get_cells shift_row_reg[81]] 
set_property LOC SLICE_X1Y65 [get_cells shift_row_reg[82]] 
set_property LOC SLICE_X1Y64 [get_cells shift_row_reg[83]] 
set_property LOC SLICE_X1Y63 [get_cells shift_row_reg[84]] 
set_property LOC SLICE_X1Y62 [get_cells shift_row_reg[85]] 
set_property LOC SLICE_X1Y61 [get_cells shift_row_reg[86]] 
set_property LOC SLICE_X1Y60 [get_cells shift_row_reg[87]] 
set_property LOC SLICE_X1Y59 [get_cells shift_row_reg[88]] 
set_property LOC SLICE_X1Y58 [get_cells shift_row_reg[89]] 
set_property LOC SLICE_X1Y57 [get_cells shift_row_reg[90]] 
set_property LOC SLICE_X1Y56 [get_cells shift_row_reg[91]] 
set_property LOC SLICE_X1Y55 [get_cells shift_row_reg[92]] 
set_property LOC SLICE_X1Y54 [get_cells shift_row_reg[93]] 
set_property LOC SLICE_X1Y53 [get_cells shift_row_reg[94]] 
set_property LOC SLICE_X1Y52 [get_cells shift_row_reg[95]] 
set_property LOC SLICE_X1Y51 [get_cells shift_row_reg[96]] 


set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[1].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[1].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[1].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[1].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[1].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[1].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[1].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[1].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[33].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[33].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[33].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[33].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[33].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[33].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[33].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[33].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[34].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[34].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[34].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[34].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[34].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[34].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[34].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[34].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[35].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[35].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[35].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[35].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[35].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[35].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[35].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[35].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[36].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[36].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[36].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[36].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[36].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[36].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[36].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[36].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[37].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[37].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[37].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[37].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[37].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[37].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[37].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[37].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[38].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[38].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[38].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[38].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[38].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[38].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[38].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[38].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[39].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[39].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[39].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[39].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[39].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[39].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[39].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[39].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[40].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[40].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[40].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[40].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[40].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[40].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[40].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[40].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[41].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[41].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[41].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[41].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[41].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[41].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[41].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[41].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[42].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[42].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[42].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[42].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[42].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[42].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[42].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[42].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[43].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[43].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[43].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[43].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[43].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[43].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[43].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[43].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[44].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[44].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[44].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[44].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[44].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[44].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[44].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[44].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[45].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[45].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[45].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[45].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[45].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[45].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[45].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[45].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[46].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[46].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[46].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[46].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[46].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[46].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[46].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[46].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[47].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[47].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[47].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[47].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[47].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[47].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[47].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[47].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro1[48].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro1[48].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro1[48].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[48].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro1[48].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro1[48].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro1[48].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro1[48].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[49].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[49].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[49].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[49].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[49].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[49].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[49].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[49].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[50].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[50].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[50].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[50].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[50].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[50].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[50].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[50].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[51].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[51].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[51].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[51].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[51].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[51].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[51].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[51].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[52].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[52].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[52].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[52].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[52].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[52].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[52].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[52].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[53].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[53].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[53].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[53].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[53].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[53].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[53].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[53].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[54].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[54].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[54].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[54].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[54].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[54].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[54].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[54].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[55].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[55].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[55].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[55].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[55].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[55].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[55].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[55].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[56].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[56].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[56].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[56].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[56].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[56].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[56].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[56].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[57].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[57].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[57].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[57].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[57].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[57].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[57].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[57].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[58].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[58].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[58].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[58].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[58].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[58].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[58].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[58].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[59].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[59].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[59].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[59].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[59].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[59].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[59].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[59].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[60].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[60].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[60].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[60].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[60].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[60].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[60].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[60].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[61].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[61].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[61].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[61].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[61].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[61].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[61].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[61].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[62].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[62].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[62].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[62].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[62].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[62].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[62].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[62].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[63].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[63].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[63].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[63].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[63].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[63].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[63].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[63].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[64].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[64].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[64].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[64].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[64].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[64].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[64].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[64].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[65].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[65].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[65].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[65].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[65].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[65].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[65].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[65].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[66].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[66].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[66].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[66].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[66].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[66].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[66].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[66].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[67].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[67].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[67].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[67].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[67].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[67].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[67].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[67].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[68].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[68].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[68].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[68].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[68].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[68].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[68].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[68].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[69].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[69].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[69].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[69].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[69].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[69].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[69].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[69].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[70].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[70].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[70].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[70].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[70].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[70].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[70].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[70].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[71].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[71].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[71].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[71].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[71].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[71].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[71].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[71].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[72].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[72].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[72].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[72].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[72].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[72].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[72].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[72].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[73].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[73].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[73].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[73].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[73].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[73].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[73].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[73].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[74].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[74].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[74].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[74].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[74].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[74].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[74].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[74].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[75].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[75].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[75].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[75].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[75].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[75].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[75].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[75].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[76].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[76].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[76].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[76].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[76].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[76].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[76].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[76].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[77].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[77].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[77].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[77].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[77].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[77].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[77].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[77].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[78].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[78].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[78].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[78].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[78].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[78].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[78].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[78].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[79].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[79].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[79].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[79].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[79].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[79].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[79].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[79].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[80].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[80].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[80].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[80].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[80].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[80].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[80].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[80].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[81].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[81].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[81].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[81].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[81].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[81].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[81].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[81].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[82].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[82].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[82].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[82].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[82].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[82].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[82].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[82].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[83].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[83].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[83].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[83].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[83].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[83].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[83].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[83].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[84].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[84].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[84].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[84].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[84].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[84].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[84].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[84].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[85].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[85].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[85].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[85].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[85].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[85].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[85].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[85].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[86].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[86].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[86].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[86].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[86].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[86].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[86].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[86].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[87].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[87].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[87].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[87].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[87].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[87].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[87].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[87].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[88].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[88].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[88].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[88].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[88].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[88].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[88].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[88].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[89].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[89].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[89].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[89].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[89].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[89].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[89].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[89].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[90].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[90].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[90].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[90].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[90].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[90].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[90].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[90].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[91].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[91].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[91].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[91].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[91].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[91].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[91].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[91].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[92].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[92].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[92].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[92].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[92].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[92].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[92].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[92].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[93].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[93].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[93].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[93].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[93].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[93].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[93].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[93].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[94].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[94].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[94].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[94].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[94].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[94].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[94].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[94].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[95].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[95].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[95].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[95].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[95].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[95].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[95].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[95].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Ro12[96].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Ro12[96].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Ro12[96].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro12[96].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 }  } [get_nets {Ro12[96].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  } [get_nets {Ro12[96].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Ro12[96].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Ro12[96].ro/reset}]


set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[1].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[1].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[1].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[1].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[1].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[1].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[1].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[1].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[1].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[1].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[1].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[1].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[1].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[1].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[1].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[1].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[1].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[1].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[1].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[1].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[1].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[1].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[1].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[1].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[1].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[1].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[1].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[1].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[1].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[1].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[1].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[1].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[1].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[1].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[1].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[1].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[1].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[1].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[1].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[1].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[1].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[1].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[1].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[1].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[1].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[1].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[1].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[1].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[2].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[2].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[2].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[2].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[2].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[2].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[2].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[2].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[2].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[2].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[2].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[2].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[2].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[2].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[2].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[2].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[2].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[2].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[2].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[2].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[2].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[2].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[2].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[2].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[2].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[2].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[2].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[2].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[2].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[2].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[2].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[2].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[2].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[2].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[2].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[2].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[2].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[2].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[2].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[2].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[2].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[2].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[2].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[2].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[2].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[2].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[2].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[2].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[3].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[3].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[3].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[3].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[3].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[3].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[3].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[3].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[3].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[3].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[3].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[3].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[3].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[3].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[3].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[3].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[3].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[3].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[3].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[3].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[3].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[3].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[3].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[3].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[3].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[3].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[3].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[3].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[3].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[3].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[3].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[3].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[3].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[3].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[3].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[3].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[3].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[3].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[3].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[3].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[3].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[3].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[3].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[3].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[3].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[3].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[3].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[3].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[4].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[4].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[4].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[4].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[4].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[4].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[4].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[4].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[4].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[4].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[4].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[4].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[4].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[4].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[4].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[4].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[4].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[4].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[4].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[4].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[4].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[4].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[4].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[4].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[4].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[4].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[4].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[4].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[4].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[4].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[4].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[4].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[4].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[4].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[4].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[4].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[4].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[4].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[4].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[4].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[4].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[4].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[4].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[4].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[4].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[4].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[4].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[4].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[5].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[5].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[5].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[5].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[5].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[5].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[5].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[5].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[5].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[5].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[5].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[5].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[5].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[5].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[5].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[5].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[5].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[5].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[5].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[5].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[5].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[5].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[5].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[5].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[5].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[5].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[5].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[5].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[5].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[5].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[5].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[5].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[5].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[5].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[5].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[5].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[5].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[5].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[5].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[5].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[5].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[5].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[5].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[5].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[5].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[5].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[5].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[5].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[6].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[6].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[6].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[6].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[6].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[6].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[6].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[6].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[6].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[6].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[6].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[6].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[6].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[6].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[6].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[6].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[6].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[6].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[6].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[6].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[6].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[6].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[6].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[6].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[6].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[6].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[6].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[6].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[6].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[6].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[6].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[6].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[6].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[6].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[6].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[6].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[6].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[6].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[6].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[6].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[6].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[6].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[6].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[6].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[6].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[6].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[6].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[6].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[7].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[7].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[7].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[7].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[7].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[7].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[7].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[7].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[7].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[7].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[7].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[7].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[7].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[7].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[7].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[7].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[7].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[7].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[7].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[7].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[7].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[7].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[7].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[7].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[7].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[7].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[7].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[7].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[7].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[7].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[7].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[7].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[7].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[7].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[7].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[7].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[7].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[7].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[7].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[7].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[7].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[7].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[7].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[7].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[7].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[7].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[7].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[7].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[8].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[8].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[8].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[8].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[8].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[8].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[8].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[8].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[8].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[8].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[8].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[8].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[8].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[8].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[8].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[8].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[8].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[8].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[8].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[8].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[8].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[8].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[8].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[8].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[8].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[8].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[8].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[8].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[8].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[8].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[8].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[8].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[8].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[8].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[8].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[8].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[8].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[8].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[8].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[8].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[8].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[8].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[8].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[8].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[8].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[8].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[8].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[8].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[9].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[9].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[9].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[9].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[9].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[9].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[9].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[9].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[9].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[9].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[9].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[9].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[9].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[9].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[9].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[9].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[9].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[9].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[9].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[9].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[9].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[9].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[9].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[9].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[9].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[9].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[9].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[9].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[9].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[9].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[9].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[9].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[9].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[9].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[9].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[9].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[9].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[9].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[9].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[9].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[9].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[9].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[9].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[9].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[9].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[9].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[9].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[9].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[10].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[10].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[10].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[10].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[10].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[10].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[10].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[10].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[10].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[10].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[10].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[10].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[10].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[10].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[10].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[10].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[10].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[10].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[10].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[10].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[10].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[10].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[10].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[10].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[10].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[10].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[10].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[10].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[10].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[10].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[10].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[10].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[10].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[10].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[10].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[10].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[10].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[10].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[10].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[10].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[10].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[10].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[10].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[10].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[10].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[10].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[10].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[10].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[11].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[11].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[11].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[11].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[11].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[11].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[11].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[11].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[11].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[11].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[11].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[11].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[11].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[11].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[11].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[11].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[11].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[11].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[11].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[11].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[11].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[11].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[11].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[11].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[11].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[11].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[11].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[11].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[11].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[11].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[11].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[11].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[11].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[11].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[11].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[11].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[11].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[11].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[11].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[11].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[11].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[11].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[11].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[11].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[11].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[11].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[11].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[11].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[12].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[12].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[12].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[12].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[12].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[12].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[12].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[12].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[12].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[12].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[12].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[12].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[12].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[12].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[12].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[12].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[12].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[12].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[12].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[12].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[12].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[12].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[12].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[12].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[12].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[12].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[12].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[12].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[12].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[12].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[12].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[12].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[12].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[12].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[12].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[12].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[12].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[12].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[12].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[12].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[12].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[12].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[12].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[12].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[12].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[12].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[12].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[12].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[13].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[13].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[13].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[13].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[13].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[13].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[13].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[13].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[13].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[13].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[13].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[13].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[13].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[13].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[13].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[13].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[13].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[13].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[13].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[13].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[13].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[13].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[13].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[13].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[13].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[13].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[13].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[13].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[13].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[13].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[13].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[13].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[13].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[13].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[13].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[13].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[13].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[13].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[13].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[13].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[13].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[13].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[13].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[13].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[13].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[13].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[13].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[13].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[14].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[14].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[14].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[14].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[14].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[14].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[14].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[14].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[14].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[14].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[14].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[14].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[14].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[14].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[14].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[14].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[14].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[14].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[14].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[14].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[14].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[14].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[14].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[14].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[14].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[14].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[14].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[14].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[14].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[14].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[14].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[14].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[14].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[14].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[14].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[14].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[14].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[14].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[14].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[14].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[14].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[14].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[14].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[14].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[14].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[14].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[14].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[14].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[15].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[15].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[15].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[15].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[15].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[15].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[15].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[15].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[15].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[15].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[15].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[15].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[15].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[15].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[15].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[15].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[15].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[15].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[15].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[15].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[15].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[15].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[15].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[15].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[15].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[15].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[15].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[15].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[15].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[15].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[15].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[15].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[15].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[15].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[15].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[15].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[15].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[15].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[15].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[15].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[15].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[15].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[15].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[15].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[15].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[15].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[15].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[15].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[16].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[16].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[16].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[16].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[16].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[16].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[16].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[16].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[16].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[16].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[16].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[16].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[16].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[16].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[16].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[16].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[16].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[16].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[16].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[16].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[16].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[16].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[16].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[16].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[16].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[16].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[16].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[16].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[16].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[16].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[16].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[16].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[16].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[16].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[16].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[16].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[16].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[16].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[16].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[16].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[16].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[16].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[16].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[16].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[16].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[16].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[16].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[16].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[17].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[17].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[17].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[17].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[17].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[17].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[17].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[17].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[17].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[17].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[17].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[17].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[17].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[17].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[17].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[17].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[17].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[17].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[17].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[17].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[17].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[17].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[17].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[17].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[17].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[17].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[17].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[17].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[17].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[17].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[17].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[17].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[17].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[17].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[17].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[17].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[17].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[17].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[17].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[17].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[17].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[17].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[17].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[17].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[17].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[17].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[17].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[17].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[18].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[18].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[18].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[18].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[18].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[18].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[18].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[18].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[18].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[18].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[18].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[18].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[18].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[18].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[18].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[18].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[18].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[18].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[18].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[18].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[18].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[18].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[18].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[18].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[18].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[18].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[18].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[18].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[18].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[18].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[18].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[18].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[18].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[18].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[18].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[18].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[18].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[18].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[18].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[18].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[18].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[18].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[18].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[18].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[18].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[18].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[18].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[18].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[19].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[19].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[19].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[19].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[19].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[19].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[19].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[19].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[19].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[19].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[19].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[19].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[19].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[19].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[19].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[19].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[19].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[19].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[19].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[19].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[19].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[19].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[19].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[19].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[19].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[19].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[19].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[19].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[19].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[19].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[19].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[19].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[19].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[19].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[19].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[19].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[19].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[19].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[19].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[19].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[19].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[19].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[19].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[19].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[19].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[19].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[19].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[19].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[20].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[20].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[20].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[20].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[20].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[20].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[20].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[20].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[20].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[20].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[20].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[20].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[20].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[20].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[20].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[20].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[20].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[20].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[20].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[20].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[20].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[20].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[20].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[20].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[20].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[20].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[20].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[20].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[20].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[20].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[20].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[20].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[20].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[20].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[20].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[20].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[20].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[20].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[20].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[20].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[20].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[20].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[20].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[20].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[20].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[20].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[20].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[20].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[21].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[21].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[21].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[21].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[21].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[21].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[21].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[21].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[21].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[21].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[21].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[21].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[21].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[21].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[21].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[21].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[21].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[21].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[21].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[21].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[21].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[21].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[21].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[21].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[21].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[21].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[21].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[21].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[21].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[21].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[21].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[21].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[21].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[21].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[21].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[21].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[21].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[21].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[21].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[21].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[21].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[21].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[21].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[21].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[21].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[21].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[21].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[21].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[22].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[22].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[22].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[22].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[22].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[22].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[22].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[22].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[22].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[22].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[22].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[22].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[22].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[22].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[22].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[22].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[22].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[22].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[22].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[22].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[22].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[22].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[22].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[22].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[22].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[22].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[22].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[22].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[22].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[22].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[22].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[22].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[22].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[22].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[22].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[22].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[22].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[22].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[22].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[22].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[22].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[22].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[22].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[22].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[22].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[22].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[22].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[22].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[23].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[23].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[23].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[23].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[23].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[23].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[23].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[23].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[23].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[23].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[23].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[23].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[23].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[23].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[23].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[23].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[23].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[23].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[23].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[23].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[23].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[23].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[23].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[23].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[23].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[23].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[23].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[23].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[23].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[23].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[23].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[23].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[23].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[23].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[23].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[23].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[23].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[23].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[23].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[23].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[23].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[23].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[23].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[23].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[23].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[23].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[23].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[23].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[24].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[24].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[24].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[24].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[24].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[24].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[24].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[24].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[24].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[24].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[24].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[24].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[24].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[24].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[24].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[24].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[24].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[24].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[24].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[24].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[24].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[24].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[24].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[24].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[24].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[24].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[24].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[24].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[24].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[24].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[24].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[24].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[24].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[24].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[24].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[24].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[24].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[24].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[24].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[24].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[24].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[24].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[24].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[24].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[24].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[24].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[24].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[24].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[25].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[25].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[25].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[25].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[25].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[25].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[25].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[25].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[25].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[25].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[25].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[25].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[25].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[25].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[25].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[25].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[25].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[25].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[25].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[25].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[25].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[25].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[25].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[25].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[25].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[25].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[25].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[25].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[25].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[25].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[25].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[25].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[25].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[25].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[25].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[25].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[25].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[25].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[25].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[25].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[25].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[25].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[25].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[25].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[25].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[25].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[25].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[25].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[26].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[26].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[26].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[26].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[26].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[26].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[26].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[26].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[26].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[26].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[26].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[26].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[26].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[26].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[26].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[26].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[26].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[26].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[26].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[26].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[26].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[26].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[26].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[26].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[26].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[26].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[26].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[26].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[26].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[26].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[26].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[26].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[26].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[26].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[26].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[26].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[26].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[26].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[26].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[26].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[26].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[26].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[26].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[26].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[26].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[26].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[26].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[26].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[27].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[27].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[27].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[27].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[27].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[27].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[27].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[27].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[27].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[27].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[27].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[27].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[27].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[27].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[27].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[27].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[27].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[27].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[27].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[27].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[27].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[27].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[27].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[27].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[27].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[27].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[27].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[27].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[27].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[27].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[27].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[27].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[27].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[27].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[27].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[27].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[27].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[27].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[27].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[27].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[27].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[27].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[27].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[27].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[27].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[27].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[27].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[27].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[28].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[28].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[28].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[28].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[28].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[28].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[28].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[28].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[28].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[28].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[28].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[28].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[28].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[28].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[28].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[28].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[28].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[28].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[28].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[28].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[28].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[28].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[28].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[28].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[28].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[28].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[28].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[28].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[28].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[28].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[28].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[28].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[28].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[28].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[28].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[28].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[28].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[28].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[28].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[28].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[28].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[28].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[28].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[28].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[28].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[28].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[28].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[28].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[29].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[29].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[29].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[29].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[29].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[29].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[29].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[29].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[29].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[29].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[29].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[29].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[29].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[29].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[29].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[29].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[29].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[29].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[29].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[29].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[29].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[29].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[29].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[29].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[29].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[29].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[29].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[29].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[29].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[29].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[29].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[29].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[29].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[29].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[29].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[29].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[29].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[29].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[29].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[29].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[29].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[29].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[29].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[29].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[29].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[29].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[29].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[29].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[30].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[30].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[30].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[30].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[30].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[30].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[30].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[30].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[30].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[30].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[30].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[30].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[30].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[30].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[30].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[30].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[30].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[30].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[30].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[30].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[30].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[30].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[30].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[30].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[30].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[30].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[30].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[30].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[30].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[30].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[30].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[30].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[30].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[30].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[30].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[30].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[30].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[30].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[30].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[30].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[30].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[30].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[30].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[30].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[30].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[30].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[30].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[30].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[31].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[31].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[31].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[31].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[31].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[31].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[31].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[31].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[31].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[31].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[31].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[31].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[31].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[31].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[31].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[31].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[31].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[31].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[31].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[31].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[31].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[31].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[31].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[31].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[31].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[31].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[31].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[31].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[31].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[31].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[31].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[31].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[31].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[31].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[31].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[31].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[31].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[31].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[31].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[31].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[31].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[31].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[31].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[31].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[31].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[31].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[31].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[31].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[32].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[32].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[32].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[32].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[32].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[32].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[32].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[32].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[32].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[32].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[32].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[32].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[32].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[32].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[32].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[32].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[32].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[32].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[32].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[32].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[32].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[32].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[32].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[32].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[32].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[32].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[32].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[32].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[32].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[32].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[32].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[32].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[32].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[32].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[32].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[32].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[32].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[32].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[32].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[32].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[32].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[32].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[32].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[32].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[32].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[32].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[32].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[32].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[33].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[33].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[33].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[33].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[33].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[33].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[33].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[33].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[33].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[33].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[33].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[33].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[33].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[33].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[33].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[33].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[33].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[33].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[33].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[33].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[33].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[33].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[33].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[33].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[33].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[33].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[33].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[33].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[33].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[33].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[33].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[33].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[33].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[33].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[33].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[33].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[33].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[33].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[33].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[33].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[33].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[33].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[33].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[33].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[33].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[33].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[33].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[33].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[34].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[34].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[34].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[34].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[34].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[34].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[34].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[34].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[34].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[34].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[34].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[34].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[34].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[34].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[34].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[34].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[34].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[34].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[34].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[34].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[34].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[34].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[34].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[34].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[34].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[34].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[34].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[34].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[34].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[34].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[34].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[34].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[34].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[34].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[34].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[34].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[34].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[34].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[34].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[34].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[34].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[34].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[34].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[34].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[34].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[34].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[34].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[34].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[35].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[35].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[35].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[35].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[35].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[35].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[35].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[35].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[35].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[35].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[35].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[35].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[35].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[35].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[35].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[35].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[35].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[35].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[35].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[35].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[35].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[35].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[35].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[35].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[35].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[35].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[35].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[35].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[35].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[35].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[35].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[35].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[35].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[35].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[35].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[35].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[35].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[35].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[35].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[35].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[35].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[35].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[35].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[35].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[35].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[35].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[35].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[35].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[36].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[36].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[36].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[36].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[36].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[36].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[36].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[36].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[36].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[36].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[36].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[36].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[36].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[36].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[36].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[36].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[36].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[36].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[36].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[36].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[36].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[36].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[36].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[36].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[36].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[36].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[36].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[36].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[36].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[36].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[36].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[36].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[36].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[36].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[36].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[36].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[36].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[36].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[36].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[36].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[36].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[36].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[36].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[36].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[36].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[36].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[36].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[36].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[37].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[37].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[37].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[37].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[37].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[37].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[37].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[37].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[37].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[37].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[37].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[37].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[37].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[37].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[37].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[37].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[37].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[37].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[37].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[37].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[37].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[37].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[37].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[37].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[37].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[37].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[37].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[37].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[37].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[37].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[37].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[37].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[37].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[37].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[37].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[37].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[37].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[37].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[37].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[37].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[37].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[37].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[37].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[37].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[37].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[37].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[37].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[37].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[38].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[38].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[38].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[38].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[38].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[38].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[38].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[38].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[38].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[38].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[38].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[38].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[38].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[38].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[38].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[38].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[38].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[38].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[38].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[38].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[38].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[38].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[38].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[38].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[38].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[38].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[38].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[38].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[38].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[38].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[38].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[38].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[38].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[38].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[38].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[38].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[38].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[38].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[38].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[38].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[38].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[38].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[38].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[38].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[38].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[38].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[38].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[38].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[39].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[39].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[39].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[39].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[39].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[39].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[39].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[39].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[39].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[39].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[39].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[39].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[39].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[39].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[39].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[39].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[39].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[39].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[39].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[39].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[39].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[39].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[39].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[39].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[39].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[39].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[39].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[39].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[39].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[39].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[39].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[39].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[39].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[39].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[39].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[39].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[39].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[39].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[39].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[39].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[39].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[39].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[39].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[39].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[39].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[39].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[39].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[39].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[40].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[40].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[40].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[40].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[40].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[40].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[40].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[40].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[40].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[40].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[40].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[40].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[40].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[40].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[40].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[40].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[40].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[40].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[40].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[40].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[40].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[40].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[40].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[40].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[40].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[40].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[40].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[40].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[40].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[40].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[40].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[40].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[40].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[40].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[40].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[40].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[40].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[40].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[40].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[40].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[40].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[40].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[40].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[40].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[40].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[40].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[40].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[40].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[41].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[41].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[41].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[41].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[41].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[41].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[41].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[41].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[41].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[41].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[41].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[41].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[41].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[41].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[41].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[41].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[41].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[41].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[41].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[41].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[41].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[41].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[41].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[41].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[41].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[41].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[41].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[41].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[41].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[41].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[41].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[41].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[41].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[41].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[41].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[41].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[41].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[41].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[41].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[41].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[41].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[41].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[41].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[41].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[41].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[41].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[41].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[41].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[42].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[42].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[42].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[42].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[42].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[42].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[42].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[42].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[42].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[42].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[42].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[42].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[42].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[42].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[42].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[42].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[42].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[42].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[42].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[42].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[42].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[42].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[42].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[42].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[42].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[42].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[42].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[42].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[42].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[42].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[42].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[42].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[42].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[42].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[42].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[42].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[42].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[42].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[42].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[42].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[42].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[42].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[42].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[42].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[42].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[42].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[42].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[42].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[43].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[43].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[43].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[43].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[43].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[43].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[43].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[43].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[43].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[43].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[43].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[43].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[43].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[43].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[43].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[43].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[43].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[43].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[43].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[43].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[43].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[43].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[43].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[43].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[43].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[43].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[43].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[43].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[43].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[43].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[43].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[43].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[43].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[43].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[43].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[43].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[43].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[43].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[43].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[43].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[43].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[43].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[43].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[43].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[43].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[43].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[43].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[43].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[44].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[44].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[44].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[44].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[44].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[44].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[44].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[44].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[44].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[44].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[44].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[44].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[44].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[44].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[44].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[44].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[44].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[44].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[44].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[44].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[44].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[44].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[44].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[44].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[44].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[44].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[44].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[44].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[44].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[44].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[44].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[44].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[44].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[44].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[44].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[44].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[44].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[44].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[44].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[44].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[44].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[44].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[44].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[44].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[44].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[44].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[44].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[44].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[45].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[45].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[45].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[45].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[45].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[45].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[45].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[45].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[45].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[45].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[45].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[45].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[45].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[45].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[45].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[45].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[45].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[45].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[45].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[45].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[45].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[45].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[45].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[45].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[45].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[45].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[45].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[45].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[45].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[45].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[45].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[45].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[45].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[45].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[45].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[45].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[45].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[45].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[45].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[45].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[45].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[45].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[45].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[45].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[45].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[45].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[45].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[45].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[46].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[46].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[46].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[46].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[46].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[46].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[46].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[46].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[46].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[46].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[46].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[46].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[46].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[46].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[46].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[46].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[46].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[46].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[46].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[46].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[46].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[46].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[46].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[46].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[46].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[46].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[46].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[46].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[46].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[46].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[46].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[46].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[46].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[46].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[46].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[46].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[46].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[46].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[46].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[46].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[46].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[46].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[46].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[46].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[46].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[46].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[46].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[46].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[47].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[47].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[47].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[47].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[47].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[47].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[47].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[47].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[47].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[47].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[47].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[47].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[47].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[47].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[47].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[47].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[47].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[47].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[47].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[47].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[47].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[47].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[47].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[47].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[47].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[47].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[47].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[47].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[47].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[47].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[47].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[47].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[47].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[47].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[47].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[47].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[47].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[47].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[47].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[47].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[47].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[47].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[47].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[47].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[47].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[47].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[47].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[47].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl[48].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl[48].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl[48].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl[48].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl[48].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl[48].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl[48].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl[48].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[48].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[48].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[48].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[48].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[48].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[48].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[48].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[48].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[48].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[48].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[48].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[48].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[48].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[48].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[48].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[48].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[48].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[48].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[48].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[48].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[48].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[48].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[48].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[48].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl[48].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl[48].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl[48].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl[48].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl[48].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl[48].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl[48].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl[48].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl[48].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl[48].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl[48].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl[48].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl[48].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl[48].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl[48].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl[48].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[1].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[1].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[1].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[1].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[1].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[1].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[1].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[1].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[1].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[1].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[1].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[1].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[1].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[1].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[1].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[1].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[1].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[1].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[1].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[1].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[1].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[1].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[1].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[1].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[1].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[1].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[1].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[1].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[1].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[1].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[1].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[1].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[1].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[1].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[1].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[1].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[1].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[1].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[1].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[1].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[1].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[1].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[1].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[1].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[1].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[1].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[1].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[1].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[1].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[1].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[1].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[1].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[1].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[1].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[1].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[1].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[1].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[1].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[1].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[1].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[1].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[1].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[1].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[1].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[1].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[1].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[1].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[1].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[1].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[1].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[1].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[1].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[1].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[1].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[1].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[1].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[1].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[1].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[1].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[1].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[1].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[1].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[1].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[1].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[1].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[1].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[1].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[1].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[1].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[1].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[1].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[1].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[1].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[1].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[1].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[1].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[1].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[1].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[1].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[1].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[1].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[1].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[1].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[1].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[1].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[1].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[1].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[1].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[1].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[1].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[1].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[1].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[1].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[1].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[1].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[1].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[1].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[1].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[1].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[1].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[1].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[1].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[1].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[1].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[1].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[1].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[1].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[1].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[1].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[1].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[1].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[1].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[1].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[1].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[1].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[1].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[1].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[1].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[1].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[1].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[1].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[1].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[1].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[1].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[1].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[1].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[1].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[1].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[1].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[1].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[1].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[1].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[1].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[1].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[1].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[1].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[1].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[1].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[1].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[1].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[1].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[1].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[1].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[1].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[1].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[1].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[1].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[1].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[1].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[1].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[1].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[1].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[1].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[1].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[1].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[1].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[1].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[1].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[1].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[1].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[1].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[1].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[1].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[1].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[1].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[1].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[1].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[1].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[1].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[1].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[1].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[1].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[1].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[1].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[1].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[1].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[1].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[1].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[1].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[1].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[2].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[2].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[2].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[2].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[2].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[2].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[2].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[2].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[2].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[2].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[2].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[2].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[2].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[2].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[2].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[2].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[2].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[2].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[2].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[2].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[2].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[2].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[2].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[2].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[2].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[2].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[2].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[2].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[2].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[2].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[2].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[2].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[2].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[2].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[2].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[2].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[2].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[2].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[2].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[2].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[2].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[2].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[2].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[2].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[2].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[2].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[2].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[2].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[2].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[2].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[2].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[2].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[2].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[2].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[2].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[2].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[2].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[2].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[2].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[2].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[2].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[2].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[2].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[2].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[2].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[2].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[2].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[2].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[2].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[2].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[2].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[2].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[2].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[2].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[2].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[2].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[2].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[2].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[2].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[2].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[2].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[2].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[2].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[2].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[2].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[2].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[2].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[2].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[2].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[2].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[2].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[2].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[2].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[2].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[2].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[2].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[2].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[2].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[2].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[2].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[2].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[2].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[2].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[2].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[2].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[2].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[2].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[2].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[2].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[2].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[2].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[2].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[2].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[2].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[2].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[2].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[2].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[2].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[2].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[2].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[2].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[2].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[2].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[2].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[2].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[2].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[2].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[2].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[2].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[2].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[2].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[2].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[2].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[2].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[2].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[2].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[2].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[2].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[2].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[2].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[2].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[2].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[2].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[2].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[2].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[2].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[2].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[2].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[2].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[2].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[2].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[2].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[2].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[2].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[2].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[2].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[2].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[2].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[2].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[2].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[2].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[2].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[2].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[2].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[2].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[2].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[2].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[2].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[2].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[2].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[2].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[2].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[2].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[2].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[2].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[2].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[2].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[2].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[2].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[2].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[2].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[2].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[2].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[2].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[2].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[2].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[2].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[2].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[2].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[2].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[2].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[2].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[2].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[2].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[2].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[2].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[2].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[2].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[2].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[2].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[3].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[3].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[3].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[3].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[3].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[3].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[3].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[3].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[3].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[3].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[3].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[3].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[3].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[3].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[3].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[3].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[3].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[3].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[3].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[3].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[3].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[3].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[3].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[3].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[3].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[3].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[3].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[3].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[3].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[3].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[3].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[3].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[3].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[3].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[3].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[3].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[3].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[3].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[3].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[3].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[3].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[3].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[3].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[3].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[3].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[3].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[3].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[3].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[3].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[3].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[3].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[3].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[3].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[3].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[3].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[3].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[3].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[3].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[3].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[3].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[3].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[3].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[3].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[3].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[3].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[3].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[3].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[3].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[3].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[3].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[3].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[3].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[3].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[3].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[3].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[3].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[3].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[3].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[3].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[3].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[3].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[3].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[3].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[3].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[3].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[3].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[3].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[3].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[3].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[3].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[3].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[3].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[3].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[3].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[3].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[3].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[3].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[3].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[3].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[3].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[3].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[3].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[3].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[3].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[3].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[3].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[3].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[3].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[3].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[3].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[3].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[3].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[3].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[3].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[3].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[3].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[3].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[3].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[3].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[3].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[3].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[3].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[3].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[3].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[3].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[3].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[3].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[3].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[3].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[3].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[3].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[3].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[3].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[3].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[3].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[3].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[3].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[3].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[3].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[3].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[3].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[3].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[3].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[3].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[3].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[3].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[3].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[3].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[3].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[3].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[3].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[3].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[3].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[3].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[3].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[3].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[3].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[3].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[3].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[3].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[3].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[3].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[3].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[3].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[3].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[3].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[3].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[3].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[3].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[3].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[3].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[3].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[3].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[3].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[3].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[3].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[3].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[3].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[3].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[3].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[3].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[3].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[3].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[3].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[3].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[3].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[3].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[3].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[3].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[3].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[3].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[3].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[3].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[3].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[3].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[3].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[3].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[3].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[3].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[3].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[4].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[4].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[4].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[4].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[4].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[4].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[4].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[4].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[4].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[4].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[4].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[4].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[4].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[4].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[4].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[4].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[4].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[4].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[4].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[4].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[4].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[4].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[4].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[4].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[4].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[4].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[4].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[4].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[4].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[4].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[4].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[4].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[4].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[4].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[4].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[4].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[4].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[4].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[4].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[4].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[4].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[4].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[4].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[4].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[4].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[4].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[4].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[4].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[4].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[4].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[4].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[4].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[4].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[4].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[4].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[4].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[4].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[4].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[4].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[4].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[4].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[4].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[4].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[4].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[4].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[4].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[4].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[4].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[4].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[4].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[4].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[4].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[4].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[4].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[4].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[4].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[4].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[4].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[4].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[4].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[4].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[4].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[4].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[4].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[4].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[4].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[4].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[4].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[4].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[4].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[4].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[4].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[4].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[4].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[4].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[4].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[4].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[4].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[4].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[4].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[4].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[4].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[4].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[4].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[4].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[4].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[4].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[4].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[4].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[4].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[4].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[4].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[4].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[4].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[4].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[4].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[4].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[4].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[4].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[4].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[4].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[4].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[4].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[4].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[4].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[4].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[4].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[4].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[4].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[4].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[4].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[4].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[4].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[4].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[4].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[4].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[4].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[4].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[4].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[4].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[4].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[4].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[4].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[4].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[4].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[4].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[4].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[4].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[4].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[4].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[4].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[4].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[4].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[4].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[4].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[4].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[4].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[4].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[4].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[4].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[4].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[4].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[4].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[4].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[4].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[4].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[4].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[4].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[4].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[4].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[4].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[4].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[4].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[4].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[4].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[4].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[4].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[4].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[4].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[4].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[4].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[4].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[4].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[4].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[4].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[4].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[4].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[4].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[4].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[4].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[4].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[4].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[4].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[4].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[4].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[4].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[4].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[4].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[4].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[4].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[5].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[5].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[5].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[5].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[5].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[5].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[5].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[5].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[5].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[5].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[5].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[5].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[5].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[5].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[5].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[5].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[5].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[5].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[5].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[5].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[5].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[5].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[5].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[5].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[5].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[5].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[5].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[5].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[5].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[5].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[5].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[5].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[5].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[5].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[5].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[5].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[5].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[5].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[5].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[5].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[5].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[5].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[5].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[5].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[5].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[5].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[5].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[5].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[5].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[5].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[5].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[5].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[5].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[5].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[5].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[5].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[5].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[5].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[5].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[5].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[5].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[5].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[5].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[5].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[5].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[5].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[5].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[5].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[5].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[5].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[5].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[5].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[5].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[5].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[5].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[5].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[5].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[5].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[5].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[5].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[5].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[5].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[5].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[5].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[5].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[5].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[5].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[5].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[5].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[5].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[5].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[5].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[5].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[5].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[5].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[5].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[5].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[5].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[5].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[5].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[5].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[5].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[5].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[5].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[5].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[5].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[5].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[5].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[5].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[5].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[5].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[5].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[5].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[5].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[5].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[5].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[5].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[5].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[5].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[5].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[5].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[5].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[5].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[5].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[5].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[5].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[5].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[5].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[5].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[5].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[5].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[5].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[5].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[5].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[5].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[5].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[5].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[5].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[5].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[5].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[5].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[5].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[5].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[5].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[5].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[5].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[5].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[5].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[5].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[5].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[5].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[5].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[5].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[5].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[5].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[5].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[5].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[5].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[5].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[5].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[5].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[5].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[5].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[5].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[5].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[5].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[5].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[5].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[5].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[5].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[5].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[5].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[5].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[5].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[5].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[5].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[5].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[5].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[5].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[5].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[5].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[5].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[5].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[5].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[5].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[5].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[5].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[5].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[5].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[5].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[5].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[5].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[5].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[5].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[5].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[5].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[5].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[5].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[5].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[5].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[6].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[6].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[6].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[6].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[6].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[6].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[6].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[6].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[6].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[6].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[6].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[6].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[6].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[6].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[6].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[6].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[6].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[6].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[6].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[6].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[6].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[6].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[6].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[6].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[6].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[6].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[6].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[6].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[6].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[6].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[6].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[6].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[6].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[6].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[6].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[6].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[6].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[6].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[6].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[6].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[6].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[6].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[6].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[6].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[6].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[6].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[6].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[6].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[6].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[6].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[6].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[6].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[6].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[6].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[6].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[6].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[6].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[6].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[6].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[6].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[6].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[6].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[6].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[6].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[6].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[6].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[6].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[6].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[6].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[6].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[6].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[6].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[6].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[6].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[6].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[6].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[6].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[6].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[6].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[6].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[6].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[6].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[6].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[6].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[6].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[6].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[6].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[6].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[6].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[6].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[6].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[6].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[6].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[6].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[6].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[6].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[6].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[6].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[6].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[6].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[6].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[6].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[6].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[6].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[6].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[6].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[6].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[6].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[6].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[6].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[6].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[6].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[6].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[6].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[6].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[6].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[6].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[6].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[6].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[6].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[6].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[6].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[6].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[6].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[6].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[6].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[6].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[6].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[6].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[6].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[6].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[6].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[6].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[6].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[6].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[6].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[6].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[6].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[6].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[6].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[6].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[6].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[6].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[6].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[6].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[6].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[6].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[6].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[6].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[6].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[6].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[6].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[6].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[6].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[6].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[6].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[6].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[6].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[6].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[6].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[6].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[6].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[6].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[6].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[6].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[6].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[6].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[6].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[6].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[6].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[6].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[6].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[6].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[6].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[6].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[6].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[6].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[6].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[6].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[6].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[6].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[6].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[6].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[6].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[6].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[6].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[6].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[6].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[6].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[6].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[6].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[6].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[6].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[6].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[6].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[6].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[6].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[6].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[6].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[6].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[7].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[7].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[7].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[7].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[7].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[7].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[7].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[7].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[7].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[7].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[7].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[7].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[7].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[7].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[7].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[7].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[7].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[7].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[7].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[7].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[7].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[7].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[7].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[7].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[7].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[7].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[7].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[7].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[7].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[7].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[7].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[7].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[7].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[7].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[7].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[7].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[7].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[7].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[7].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[7].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[7].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[7].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[7].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[7].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[7].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[7].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[7].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[7].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[7].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[7].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[7].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[7].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[7].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[7].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[7].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[7].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[7].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[7].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[7].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[7].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[7].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[7].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[7].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[7].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[7].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[7].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[7].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[7].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[7].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[7].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[7].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[7].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[7].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[7].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[7].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[7].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[7].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[7].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[7].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[7].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[7].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[7].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[7].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[7].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[7].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[7].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[7].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[7].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[7].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[7].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[7].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[7].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[7].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[7].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[7].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[7].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[7].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[7].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[7].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[7].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[7].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[7].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[7].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[7].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[7].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[7].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[7].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[7].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[7].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[7].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[7].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[7].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[7].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[7].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[7].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[7].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[7].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[7].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[7].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[7].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[7].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[7].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[7].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[7].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[7].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[7].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[7].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[7].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[7].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[7].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[7].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[7].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[7].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[7].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[7].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[7].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[7].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[7].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[7].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[7].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[7].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[7].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[7].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[7].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[7].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[7].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[7].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[7].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[7].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[7].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[7].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[7].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[7].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[7].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[7].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[7].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[7].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[7].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[7].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[7].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[7].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[7].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[7].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[7].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[7].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[7].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[7].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[7].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[7].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[7].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[7].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[7].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[7].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[7].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[7].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[7].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[7].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[7].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[7].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[7].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[7].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[7].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[7].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[7].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[7].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[7].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[7].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[7].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[7].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[7].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[7].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[7].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[7].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[7].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[7].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[7].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[7].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[7].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[7].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[7].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[8].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[8].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[8].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[8].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[8].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[8].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[8].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[8].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[8].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[8].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[8].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[8].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[8].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[8].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[8].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[8].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[8].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[8].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[8].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[8].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[8].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[8].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[8].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[8].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[8].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[8].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[8].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[8].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[8].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[8].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[8].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[8].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[8].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[8].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[8].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[8].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[8].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[8].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[8].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[8].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[8].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[8].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[8].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[8].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[8].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[8].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[8].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[8].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[8].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[8].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[8].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[8].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[8].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[8].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[8].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[8].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[8].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[8].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[8].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[8].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[8].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[8].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[8].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[8].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[8].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[8].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[8].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[8].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[8].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[8].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[8].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[8].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[8].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[8].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[8].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[8].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[8].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[8].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[8].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[8].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[8].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[8].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[8].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[8].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[8].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[8].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[8].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[8].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[8].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[8].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[8].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[8].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[8].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[8].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[8].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[8].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[8].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[8].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[8].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[8].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[8].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[8].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[8].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[8].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[8].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[8].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[8].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[8].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[8].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[8].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[8].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[8].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[8].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[8].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[8].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[8].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[8].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[8].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[8].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[8].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[8].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[8].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[8].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[8].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[8].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[8].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[8].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[8].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[8].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[8].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[8].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[8].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[8].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[8].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[8].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[8].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[8].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[8].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[8].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[8].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[8].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[8].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[8].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[8].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[8].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[8].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[8].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[8].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[8].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[8].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[8].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[8].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[8].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[8].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[8].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[8].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[8].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[8].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[8].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[8].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[8].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[8].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[8].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[8].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[8].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[8].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[8].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[8].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[8].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[8].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[8].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[8].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[8].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[8].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[8].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[8].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[8].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[8].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[8].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[8].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[8].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[8].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[8].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[8].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[8].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[8].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[8].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[8].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[8].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[8].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[8].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[8].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[8].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[8].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[8].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[8].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[8].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[8].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[8].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[8].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[9].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[9].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[9].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[9].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[9].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[9].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[9].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[9].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[9].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[9].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[9].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[9].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[9].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[9].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[9].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[9].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[9].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[9].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[9].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[9].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[9].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[9].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[9].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[9].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[9].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[9].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[9].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[9].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[9].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[9].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[9].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[9].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[9].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[9].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[9].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[9].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[9].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[9].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[9].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[9].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[9].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[9].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[9].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[9].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[9].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[9].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[9].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[9].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[9].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[9].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[9].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[9].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[9].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[9].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[9].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[9].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[9].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[9].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[9].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[9].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[9].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[9].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[9].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[9].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[9].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[9].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[9].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[9].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[9].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[9].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[9].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[9].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[9].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[9].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[9].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[9].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[9].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[9].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[9].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[9].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[9].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[9].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[9].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[9].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[9].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[9].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[9].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[9].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[9].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[9].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[9].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[9].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[9].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[9].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[9].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[9].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[9].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[9].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[9].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[9].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[9].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[9].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[9].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[9].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[9].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[9].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[9].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[9].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[9].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[9].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[9].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[9].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[9].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[9].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[9].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[9].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[9].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[9].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[9].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[9].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[9].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[9].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[9].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[9].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[9].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[9].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[9].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[9].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[9].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[9].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[9].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[9].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[9].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[9].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[9].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[9].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[9].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[9].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[9].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[9].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[9].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[9].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[9].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[9].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[9].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[9].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[9].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[9].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[9].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[9].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[9].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[9].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[9].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[9].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[9].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[9].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[9].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[9].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[9].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[9].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[9].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[9].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[9].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[9].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[9].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[9].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[9].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[9].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[9].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[9].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[9].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[9].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[9].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[9].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[9].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[9].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[9].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[9].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[9].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[9].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[9].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[9].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[9].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[9].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[9].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[9].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[9].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[9].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[9].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[9].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[9].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[9].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[9].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[9].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[9].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[9].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[9].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[9].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[9].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[9].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[10].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[10].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[10].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[10].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[10].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[10].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[10].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[10].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[10].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[10].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[10].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[10].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[10].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[10].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[10].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[10].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[10].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[10].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[10].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[10].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[10].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[10].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[10].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[10].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[10].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[10].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[10].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[10].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[10].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[10].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[10].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[10].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[10].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[10].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[10].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[10].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[10].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[10].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[10].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[10].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[10].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[10].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[10].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[10].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[10].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[10].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[10].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[10].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[10].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[10].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[10].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[10].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[10].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[10].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[10].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[10].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[10].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[10].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[10].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[10].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[10].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[10].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[10].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[10].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[10].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[10].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[10].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[10].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[10].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[10].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[10].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[10].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[10].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[10].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[10].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[10].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[10].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[10].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[10].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[10].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[10].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[10].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[10].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[10].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[10].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[10].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[10].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[10].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[10].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[10].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[10].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[10].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[10].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[10].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[10].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[10].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[10].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[10].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[10].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[10].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[10].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[10].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[10].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[10].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[10].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[10].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[10].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[10].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[10].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[10].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[10].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[10].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[10].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[10].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[10].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[10].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[10].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[10].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[10].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[10].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[10].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[10].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[10].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[10].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[10].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[10].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[10].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[10].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[10].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[10].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[10].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[10].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[10].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[10].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[10].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[10].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[10].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[10].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[10].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[10].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[10].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[10].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[10].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[10].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[10].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[10].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[10].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[10].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[10].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[10].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[10].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[10].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[10].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[10].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[10].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[10].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[10].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[10].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[10].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[10].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[10].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[10].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[10].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[10].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[10].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[10].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[10].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[10].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[10].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[10].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[10].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[10].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[10].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[10].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[10].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[10].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[10].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[10].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[10].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[10].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[10].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[10].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[10].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[10].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[10].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[10].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[10].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[10].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[10].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[10].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[10].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[10].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[10].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[10].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[10].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[10].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[10].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[10].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[10].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[10].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[11].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[11].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[11].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[11].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[11].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[11].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[11].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[11].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[11].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[11].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[11].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[11].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[11].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[11].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[11].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[11].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[11].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[11].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[11].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[11].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[11].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[11].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[11].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[11].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[11].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[11].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[11].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[11].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[11].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[11].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[11].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[11].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[11].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[11].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[11].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[11].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[11].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[11].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[11].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[11].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[11].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[11].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[11].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[11].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[11].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[11].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[11].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[11].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[11].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[11].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[11].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[11].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[11].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[11].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[11].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[11].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[11].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[11].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[11].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[11].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[11].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[11].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[11].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[11].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[11].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[11].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[11].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[11].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[11].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[11].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[11].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[11].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[11].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[11].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[11].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[11].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[11].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[11].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[11].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[11].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[11].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[11].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[11].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[11].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[11].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[11].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[11].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[11].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[11].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[11].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[11].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[11].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[11].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[11].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[11].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[11].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[11].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[11].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[11].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[11].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[11].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[11].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[11].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[11].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[11].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[11].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[11].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[11].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[11].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[11].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[11].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[11].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[11].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[11].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[11].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[11].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[11].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[11].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[11].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[11].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[11].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[11].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[11].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[11].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[11].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[11].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[11].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[11].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[11].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[11].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[11].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[11].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[11].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[11].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[11].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[11].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[11].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[11].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[11].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[11].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[11].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[11].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[11].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[11].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[11].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[11].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[11].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[11].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[11].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[11].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[11].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[11].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[11].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[11].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[11].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[11].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[11].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[11].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[11].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[11].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[11].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[11].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[11].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[11].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[11].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[11].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[11].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[11].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[11].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[11].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[11].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[11].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[11].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[11].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[11].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[11].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[11].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[11].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[11].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[11].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[11].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[11].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[11].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[11].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[11].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[11].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[11].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[11].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[11].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[11].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[11].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[11].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[11].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[11].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[11].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[11].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[11].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[11].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[11].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[11].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[12].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[12].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[12].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[12].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[12].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[12].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[12].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[12].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[12].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[12].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[12].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[12].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[12].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[12].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[12].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[12].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[12].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[12].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[12].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[12].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[12].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[12].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[12].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[12].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[12].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[12].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[12].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[12].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[12].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[12].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[12].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[12].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[12].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[12].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[12].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[12].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[12].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[12].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[12].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[12].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[12].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[12].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[12].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[12].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[12].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[12].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[12].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[12].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[12].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[12].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[12].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[12].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[12].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[12].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[12].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[12].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[12].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[12].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[12].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[12].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[12].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[12].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[12].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[12].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[12].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[12].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[12].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[12].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[12].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[12].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[12].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[12].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[12].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[12].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[12].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[12].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[12].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[12].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[12].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[12].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[12].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[12].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[12].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[12].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[12].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[12].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[12].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[12].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[12].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[12].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[12].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[12].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[12].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[12].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[12].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[12].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[12].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[12].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[12].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[12].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[12].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[12].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[12].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[12].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[12].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[12].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[12].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[12].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[12].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[12].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[12].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[12].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[12].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[12].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[12].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[12].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[12].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[12].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[12].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[12].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[12].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[12].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[12].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[12].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[12].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[12].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[12].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[12].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[12].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[12].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[12].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[12].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[12].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[12].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[12].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[12].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[12].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[12].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[12].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[12].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[12].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[12].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[12].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[12].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[12].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[12].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[12].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[12].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[12].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[12].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[12].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[12].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[12].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[12].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[12].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[12].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[12].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[12].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[12].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[12].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[12].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[12].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[12].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[12].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[12].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[12].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[12].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[12].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[12].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[12].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[12].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[12].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[12].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[12].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[12].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[12].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[12].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[12].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[12].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[12].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[12].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[12].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[12].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[12].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[12].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[12].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[12].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[12].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[12].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[12].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[12].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[12].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[12].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[12].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[12].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[12].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[12].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[12].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[12].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[12].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[13].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[13].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[13].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[13].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[13].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[13].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[13].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[13].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[13].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[13].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[13].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[13].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[13].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[13].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[13].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[13].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[13].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[13].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[13].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[13].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[13].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[13].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[13].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[13].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[13].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[13].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[13].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[13].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[13].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[13].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[13].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[13].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[13].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[13].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[13].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[13].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[13].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[13].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[13].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[13].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[13].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[13].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[13].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[13].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[13].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[13].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[13].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[13].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[13].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[13].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[13].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[13].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[13].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[13].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[13].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[13].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[13].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[13].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[13].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[13].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[13].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[13].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[13].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[13].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[13].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[13].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[13].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[13].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[13].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[13].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[13].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[13].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[13].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[13].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[13].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[13].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[13].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[13].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[13].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[13].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[13].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[13].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[13].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[13].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[13].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[13].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[13].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[13].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[13].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[13].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[13].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[13].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[13].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[13].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[13].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[13].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[13].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[13].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[13].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[13].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[13].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[13].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[13].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[13].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[13].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[13].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[13].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[13].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[13].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[13].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[13].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[13].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[13].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[13].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[13].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[13].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[13].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[13].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[13].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[13].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[13].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[13].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[13].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[13].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[13].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[13].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[13].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[13].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[13].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[13].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[13].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[13].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[13].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[13].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[13].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[13].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[13].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[13].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[13].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[13].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[13].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[13].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[13].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[13].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[13].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[13].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[13].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[13].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[13].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[13].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[13].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[13].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[13].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[13].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[13].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[13].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[13].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[13].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[13].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[13].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[13].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[13].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[13].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[13].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[13].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[13].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[13].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[13].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[13].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[13].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[13].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[13].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[13].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[13].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[13].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[13].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[13].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[13].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[13].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[13].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[13].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[13].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[13].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[13].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[13].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[13].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[13].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[13].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[13].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[13].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[13].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[13].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[13].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[13].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[13].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[13].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[13].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[13].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[13].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[13].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[14].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[14].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[14].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[14].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[14].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[14].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[14].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[14].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[14].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[14].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[14].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[14].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[14].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[14].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[14].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[14].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[14].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[14].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[14].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[14].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[14].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[14].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[14].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[14].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[14].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[14].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[14].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[14].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[14].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[14].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[14].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[14].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[14].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[14].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[14].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[14].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[14].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[14].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[14].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[14].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[14].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[14].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[14].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[14].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[14].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[14].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[14].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[14].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[14].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[14].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[14].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[14].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[14].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[14].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[14].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[14].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[14].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[14].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[14].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[14].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[14].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[14].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[14].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[14].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[14].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[14].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[14].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[14].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[14].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[14].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[14].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[14].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[14].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[14].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[14].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[14].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[14].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[14].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[14].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[14].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[14].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[14].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[14].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[14].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[14].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[14].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[14].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[14].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[14].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[14].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[14].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[14].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[14].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[14].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[14].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[14].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[14].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[14].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[14].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[14].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[14].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[14].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[14].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[14].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[14].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[14].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[14].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[14].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[14].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[14].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[14].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[14].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[14].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[14].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[14].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[14].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[14].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[14].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[14].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[14].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[14].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[14].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[14].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[14].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[14].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[14].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[14].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[14].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[14].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[14].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[14].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[14].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[14].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[14].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[14].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[14].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[14].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[14].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[14].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[14].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[14].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[14].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[14].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[14].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[14].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[14].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[14].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[14].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[14].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[14].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[14].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[14].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[14].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[14].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[14].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[14].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[14].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[14].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[14].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[14].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[14].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[14].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[14].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[14].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[14].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[14].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[14].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[14].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[14].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[14].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[14].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[14].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[14].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[14].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[14].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[14].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[14].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[14].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[14].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[14].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[14].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[14].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[14].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[14].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[14].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[14].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[14].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[14].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[14].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[14].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[14].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[14].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[14].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[14].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[14].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[14].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[14].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[14].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[14].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[14].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[15].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[15].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[15].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[15].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[15].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[15].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[15].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[15].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[15].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[15].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[15].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[15].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[15].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[15].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[15].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[15].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[15].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[15].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[15].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[15].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[15].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[15].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[15].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[15].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[15].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[15].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[15].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[15].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[15].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[15].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[15].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[15].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[15].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[15].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[15].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[15].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[15].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[15].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[15].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[15].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[15].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[15].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[15].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[15].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[15].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[15].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[15].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[15].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[15].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[15].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[15].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[15].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[15].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[15].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[15].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[15].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[15].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[15].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[15].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[15].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[15].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[15].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[15].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[15].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[15].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[15].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[15].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[15].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[15].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[15].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[15].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[15].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[15].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[15].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[15].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[15].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[15].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[15].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[15].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[15].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[15].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[15].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[15].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[15].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[15].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[15].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[15].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[15].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[15].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[15].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[15].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[15].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[15].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[15].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[15].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[15].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[15].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[15].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[15].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[15].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[15].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[15].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[15].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[15].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[15].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[15].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[15].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[15].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[15].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[15].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[15].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[15].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[15].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[15].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[15].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[15].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[15].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[15].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[15].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[15].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[15].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[15].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[15].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[15].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[15].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[15].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[15].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[15].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[15].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[15].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[15].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[15].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[15].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[15].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[15].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[15].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[15].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[15].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[15].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[15].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[15].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[15].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[15].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[15].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[15].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[15].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[15].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[15].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[15].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[15].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[15].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[15].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[15].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[15].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[15].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[15].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[15].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[15].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[15].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[15].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[15].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[15].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[15].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[15].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[15].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[15].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[15].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[15].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[15].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[15].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[15].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[15].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[15].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[15].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[15].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[15].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[15].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[15].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[15].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[15].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[15].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[15].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[15].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[15].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[15].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[15].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[15].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[15].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[15].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[15].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[15].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[15].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[15].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[15].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[15].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[15].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[15].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[15].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[15].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[15].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[16].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[16].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[16].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[16].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[16].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[16].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[16].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[16].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[16].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[16].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[16].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[16].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[16].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[16].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[16].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[16].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[16].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[16].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[16].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[16].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[16].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[16].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[16].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[16].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[16].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[16].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[16].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[16].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[16].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[16].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[16].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[16].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[16].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[16].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[16].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[16].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[16].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[16].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[16].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[16].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[16].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[16].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[16].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[16].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[16].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[16].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[16].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[16].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[16].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[16].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[16].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[16].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[16].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[16].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[16].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[16].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[16].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[16].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[16].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[16].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[16].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[16].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[16].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[16].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[16].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[16].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[16].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[16].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[16].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[16].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[16].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[16].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[16].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[16].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[16].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[16].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[16].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[16].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[16].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[16].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[16].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[16].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[16].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[16].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[16].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[16].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[16].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[16].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[16].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[16].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[16].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[16].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[16].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[16].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[16].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[16].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[16].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[16].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[16].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[16].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[16].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[16].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[16].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[16].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[16].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[16].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[16].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[16].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[16].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[16].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[16].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[16].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[16].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[16].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[16].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[16].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[16].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[16].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[16].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[16].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[16].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[16].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[16].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[16].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[16].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[16].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[16].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[16].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[16].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[16].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[16].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[16].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[16].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[16].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[16].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[16].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[16].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[16].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[16].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[16].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[16].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[16].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[16].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[16].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[16].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[16].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[16].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[16].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[16].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[16].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[16].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[16].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[16].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[16].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[16].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[16].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[16].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[16].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[16].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[16].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[16].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[16].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[16].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[16].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[16].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[16].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[16].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[16].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[16].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[16].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[16].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[16].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[16].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[16].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[16].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[16].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[16].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[16].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[16].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[16].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[16].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[16].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[16].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[16].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[16].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[16].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[16].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[16].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[16].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[16].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[16].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[16].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[16].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[16].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[16].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[16].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[16].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[16].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[16].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[16].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[17].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[17].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[17].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[17].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[17].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[17].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[17].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[17].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[17].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[17].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[17].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[17].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[17].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[17].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[17].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[17].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[17].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[17].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[17].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[17].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[17].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[17].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[17].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[17].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[17].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[17].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[17].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[17].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[17].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[17].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[17].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[17].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[17].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[17].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[17].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[17].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[17].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[17].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[17].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[17].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[17].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[17].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[17].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[17].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[17].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[17].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[17].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[17].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[17].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[17].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[17].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[17].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[17].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[17].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[17].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[17].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[17].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[17].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[17].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[17].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[17].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[17].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[17].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[17].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[17].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[17].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[17].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[17].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[17].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[17].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[17].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[17].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[17].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[17].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[17].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[17].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[17].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[17].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[17].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[17].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[17].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[17].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[17].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[17].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[17].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[17].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[17].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[17].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[17].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[17].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[17].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[17].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[17].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[17].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[17].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[17].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[17].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[17].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[17].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[17].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[17].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[17].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[17].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[17].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[17].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[17].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[17].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[17].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[17].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[17].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[17].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[17].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[17].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[17].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[17].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[17].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[17].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[17].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[17].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[17].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[17].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[17].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[17].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[17].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[17].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[17].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[17].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[17].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[17].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[17].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[17].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[17].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[17].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[17].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[17].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[17].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[17].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[17].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[17].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[17].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[17].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[17].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[17].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[17].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[17].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[17].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[17].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[17].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[17].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[17].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[17].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[17].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[17].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[17].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[17].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[17].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[17].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[17].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[17].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[17].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[17].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[17].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[17].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[17].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[17].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[17].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[17].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[17].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[17].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[17].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[17].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[17].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[17].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[17].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[17].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[17].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[17].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[17].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[17].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[17].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[17].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[17].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[17].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[17].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[17].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[17].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[17].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[17].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[17].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[17].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[17].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[17].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[17].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[17].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[17].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[17].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[17].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[17].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[17].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[17].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[18].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[18].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[18].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[18].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[18].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[18].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[18].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[18].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[18].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[18].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[18].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[18].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[18].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[18].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[18].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[18].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[18].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[18].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[18].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[18].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[18].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[18].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[18].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[18].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[18].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[18].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[18].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[18].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[18].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[18].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[18].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[18].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[18].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[18].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[18].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[18].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[18].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[18].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[18].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[18].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[18].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[18].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[18].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[18].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[18].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[18].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[18].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[18].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[18].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[18].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[18].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[18].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[18].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[18].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[18].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[18].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[18].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[18].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[18].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[18].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[18].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[18].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[18].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[18].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[18].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[18].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[18].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[18].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[18].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[18].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[18].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[18].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[18].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[18].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[18].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[18].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[18].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[18].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[18].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[18].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[18].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[18].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[18].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[18].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[18].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[18].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[18].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[18].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[18].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[18].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[18].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[18].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[18].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[18].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[18].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[18].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[18].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[18].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[18].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[18].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[18].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[18].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[18].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[18].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[18].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[18].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[18].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[18].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[18].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[18].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[18].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[18].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[18].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[18].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[18].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[18].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[18].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[18].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[18].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[18].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[18].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[18].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[18].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[18].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[18].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[18].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[18].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[18].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[18].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[18].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[18].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[18].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[18].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[18].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[18].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[18].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[18].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[18].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[18].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[18].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[18].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[18].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[18].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[18].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[18].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[18].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[18].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[18].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[18].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[18].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[18].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[18].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[18].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[18].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[18].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[18].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[18].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[18].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[18].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[18].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[18].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[18].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[18].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[18].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[18].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[18].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[18].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[18].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[18].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[18].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[18].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[18].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[18].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[18].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[18].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[18].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[18].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[18].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[18].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[18].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[18].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[18].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[18].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[18].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[18].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[18].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[18].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[18].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[18].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[18].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[18].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[18].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[18].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[18].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[18].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[18].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[18].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[18].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[18].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[18].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[19].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[19].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[19].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[19].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[19].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[19].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[19].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[19].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[19].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[19].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[19].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[19].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[19].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[19].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[19].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[19].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[19].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[19].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[19].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[19].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[19].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[19].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[19].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[19].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[19].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[19].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[19].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[19].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[19].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[19].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[19].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[19].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[19].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[19].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[19].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[19].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[19].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[19].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[19].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[19].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[19].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[19].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[19].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[19].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[19].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[19].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[19].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[19].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[19].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[19].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[19].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[19].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[19].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[19].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[19].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[19].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[19].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[19].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[19].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[19].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[19].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[19].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[19].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[19].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[19].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[19].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[19].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[19].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[19].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[19].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[19].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[19].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[19].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[19].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[19].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[19].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[19].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[19].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[19].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[19].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[19].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[19].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[19].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[19].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[19].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[19].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[19].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[19].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[19].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[19].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[19].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[19].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[19].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[19].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[19].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[19].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[19].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[19].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[19].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[19].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[19].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[19].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[19].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[19].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[19].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[19].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[19].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[19].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[19].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[19].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[19].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[19].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[19].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[19].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[19].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[19].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[19].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[19].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[19].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[19].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[19].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[19].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[19].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[19].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[19].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[19].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[19].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[19].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[19].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[19].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[19].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[19].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[19].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[19].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[19].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[19].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[19].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[19].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[19].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[19].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[19].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[19].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[19].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[19].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[19].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[19].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[19].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[19].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[19].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[19].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[19].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[19].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[19].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[19].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[19].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[19].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[19].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[19].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[19].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[19].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[19].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[19].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[19].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[19].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[19].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[19].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[19].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[19].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[19].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[19].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[19].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[19].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[19].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[19].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[19].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[19].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[19].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[19].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[19].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[19].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[19].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[19].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[19].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[19].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[19].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[19].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[19].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[19].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[19].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[19].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[19].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[19].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[19].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[19].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[19].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[19].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[19].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[19].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[19].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[19].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[20].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[20].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[20].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[20].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[20].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[20].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[20].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[20].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[20].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[20].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[20].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[20].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[20].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[20].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[20].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[20].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[20].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[20].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[20].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[20].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[20].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[20].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[20].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[20].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[20].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[20].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[20].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[20].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[20].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[20].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[20].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[20].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[20].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[20].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[20].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[20].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[20].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[20].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[20].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[20].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[20].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[20].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[20].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[20].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[20].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[20].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[20].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[20].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[20].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[20].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[20].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[20].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[20].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[20].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[20].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[20].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[20].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[20].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[20].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[20].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[20].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[20].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[20].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[20].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[20].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[20].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[20].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[20].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[20].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[20].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[20].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[20].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[20].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[20].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[20].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[20].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[20].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[20].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[20].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[20].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[20].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[20].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[20].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[20].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[20].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[20].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[20].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[20].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[20].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[20].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[20].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[20].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[20].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[20].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[20].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[20].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[20].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[20].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[20].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[20].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[20].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[20].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[20].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[20].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[20].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[20].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[20].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[20].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[20].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[20].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[20].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[20].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[20].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[20].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[20].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[20].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[20].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[20].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[20].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[20].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[20].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[20].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[20].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[20].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[20].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[20].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[20].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[20].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[20].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[20].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[20].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[20].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[20].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[20].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[20].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[20].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[20].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[20].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[20].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[20].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[20].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[20].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[20].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[20].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[20].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[20].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[20].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[20].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[20].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[20].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[20].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[20].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[20].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[20].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[20].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[20].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[20].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[20].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[20].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[20].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[20].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[20].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[20].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[20].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[20].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[20].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[20].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[20].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[20].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[20].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[20].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[20].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[20].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[20].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[20].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[20].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[20].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[20].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[20].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[20].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[20].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[20].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[20].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[20].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[20].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[20].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[20].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[20].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[20].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[20].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[20].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[20].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[20].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[20].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[20].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[20].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[20].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[20].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[20].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[20].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[21].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[21].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[21].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[21].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[21].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[21].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[21].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[21].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[21].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[21].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[21].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[21].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[21].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[21].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[21].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[21].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[21].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[21].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[21].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[21].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[21].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[21].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[21].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[21].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[21].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[21].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[21].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[21].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[21].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[21].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[21].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[21].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[21].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[21].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[21].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[21].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[21].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[21].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[21].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[21].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[21].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[21].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[21].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[21].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[21].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[21].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[21].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[21].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[21].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[21].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[21].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[21].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[21].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[21].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[21].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[21].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[21].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[21].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[21].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[21].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[21].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[21].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[21].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[21].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[21].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[21].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[21].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[21].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[21].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[21].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[21].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[21].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[21].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[21].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[21].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[21].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[21].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[21].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[21].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[21].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[21].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[21].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[21].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[21].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[21].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[21].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[21].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[21].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[21].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[21].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[21].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[21].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[21].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[21].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[21].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[21].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[21].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[21].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[21].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[21].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[21].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[21].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[21].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[21].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[21].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[21].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[21].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[21].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[21].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[21].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[21].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[21].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[21].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[21].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[21].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[21].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[21].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[21].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[21].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[21].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[21].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[21].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[21].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[21].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[21].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[21].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[21].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[21].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[21].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[21].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[21].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[21].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[21].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[21].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[21].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[21].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[21].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[21].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[21].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[21].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[21].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[21].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[21].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[21].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[21].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[21].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[21].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[21].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[21].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[21].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[21].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[21].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[21].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[21].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[21].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[21].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[21].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[21].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[21].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[21].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[21].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[21].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[21].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[21].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[21].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[21].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[21].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[21].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[21].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[21].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[21].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[21].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[21].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[21].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[21].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[21].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[21].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[21].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[21].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[21].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[21].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[21].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[21].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[21].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[21].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[21].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[21].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[21].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[21].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[21].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[21].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[21].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[21].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[21].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[21].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[21].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[21].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[21].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[21].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[21].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[22].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[22].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[22].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[22].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[22].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[22].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[22].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[22].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[22].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[22].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[22].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[22].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[22].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[22].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[22].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[22].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[22].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[22].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[22].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[22].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[22].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[22].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[22].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[22].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[22].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[22].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[22].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[22].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[22].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[22].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[22].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[22].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[22].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[22].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[22].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[22].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[22].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[22].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[22].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[22].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[22].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[22].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[22].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[22].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[22].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[22].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[22].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[22].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[22].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[22].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[22].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[22].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[22].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[22].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[22].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[22].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[22].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[22].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[22].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[22].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[22].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[22].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[22].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[22].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[22].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[22].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[22].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[22].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[22].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[22].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[22].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[22].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[22].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[22].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[22].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[22].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[22].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[22].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[22].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[22].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[22].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[22].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[22].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[22].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[22].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[22].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[22].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[22].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[22].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[22].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[22].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[22].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[22].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[22].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[22].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[22].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[22].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[22].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[22].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[22].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[22].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[22].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[22].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[22].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[22].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[22].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[22].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[22].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[22].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[22].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[22].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[22].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[22].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[22].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[22].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[22].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[22].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[22].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[22].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[22].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[22].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[22].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[22].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[22].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[22].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[22].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[22].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[22].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[22].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[22].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[22].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[22].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[22].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[22].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[22].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[22].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[22].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[22].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[22].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[22].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[22].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[22].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[22].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[22].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[22].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[22].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[22].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[22].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[22].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[22].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[22].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[22].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[22].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[22].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[22].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[22].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[22].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[22].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[22].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[22].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[22].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[22].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[22].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[22].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[22].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[22].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[22].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[22].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[22].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[22].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[22].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[22].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[22].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[22].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[22].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[22].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[22].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[22].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[22].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[22].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[22].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[22].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[22].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[22].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[22].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[22].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[22].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[22].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[22].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[22].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[22].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[22].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[22].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[22].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[22].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[22].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[22].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[22].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[22].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[22].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[23].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[23].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[23].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[23].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[23].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[23].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[23].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[23].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[23].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[23].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[23].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[23].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[23].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[23].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[23].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[23].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[23].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[23].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[23].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[23].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[23].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[23].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[23].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[23].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[23].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[23].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[23].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[23].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[23].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[23].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[23].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[23].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[23].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[23].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[23].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[23].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[23].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[23].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[23].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[23].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[23].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[23].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[23].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[23].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[23].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[23].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[23].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[23].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[23].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[23].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[23].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[23].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[23].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[23].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[23].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[23].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[23].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[23].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[23].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[23].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[23].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[23].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[23].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[23].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[23].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[23].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[23].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[23].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[23].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[23].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[23].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[23].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[23].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[23].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[23].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[23].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[23].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[23].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[23].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[23].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[23].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[23].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[23].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[23].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[23].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[23].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[23].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[23].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[23].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[23].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[23].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[23].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[23].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[23].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[23].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[23].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[23].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[23].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[23].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[23].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[23].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[23].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[23].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[23].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[23].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[23].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[23].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[23].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[23].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[23].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[23].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[23].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[23].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[23].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[23].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[23].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[23].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[23].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[23].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[23].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[23].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[23].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[23].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[23].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[23].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[23].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[23].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[23].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[23].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[23].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[23].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[23].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[23].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[23].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[23].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[23].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[23].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[23].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[23].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[23].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[23].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[23].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[23].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[23].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[23].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[23].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[23].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[23].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[23].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[23].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[23].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[23].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[23].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[23].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[23].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[23].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[23].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[23].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[23].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[23].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[23].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[23].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[23].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[23].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[23].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[23].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[23].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[23].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[23].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[23].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[23].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[23].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[23].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[23].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[23].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[23].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[23].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[23].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[23].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[23].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[23].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[23].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[23].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[23].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[23].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[23].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[23].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[23].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[23].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[23].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[23].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[23].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[23].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[23].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[23].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[23].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[23].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[23].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[23].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[23].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[24].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[24].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[24].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[24].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[24].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[24].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[24].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[24].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[24].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[24].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[24].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[24].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[24].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[24].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[24].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[24].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[24].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[24].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[24].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[24].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[24].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[24].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[24].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[24].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[24].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[24].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[24].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[24].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[24].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[24].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[24].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[24].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[24].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[24].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[24].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[24].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[24].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[24].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[24].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[24].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[24].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[24].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[24].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[24].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[24].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[24].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[24].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[24].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[24].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[24].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[24].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[24].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[24].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[24].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[24].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[24].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[24].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[24].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[24].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[24].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[24].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[24].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[24].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[24].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[24].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[24].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[24].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[24].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[24].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[24].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[24].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[24].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[24].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[24].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[24].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[24].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[24].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[24].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[24].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[24].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[24].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[24].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[24].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[24].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[24].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[24].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[24].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[24].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[24].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[24].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[24].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[24].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[24].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[24].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[24].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[24].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[24].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[24].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[24].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[24].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[24].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[24].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[24].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[24].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[24].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[24].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[24].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[24].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[24].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[24].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[24].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[24].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[24].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[24].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[24].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[24].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[24].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[24].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[24].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[24].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[24].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[24].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[24].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[24].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[24].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[24].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[24].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[24].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[24].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[24].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[24].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[24].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[24].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[24].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[24].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[24].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[24].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[24].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[24].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[24].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[24].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[24].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[24].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[24].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[24].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[24].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[24].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[24].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[24].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[24].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[24].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[24].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[24].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[24].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[24].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[24].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[24].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[24].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[24].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[24].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[24].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[24].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[24].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[24].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[24].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[24].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[24].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[24].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[24].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[24].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[24].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[24].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[24].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[24].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[24].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[24].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[24].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[24].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[24].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[24].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[24].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[24].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[24].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[24].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[24].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[24].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[24].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[24].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[24].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[24].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[24].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[24].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[24].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[24].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[24].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[24].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[24].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[24].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[24].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[24].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[25].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[25].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[25].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[25].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[25].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[25].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[25].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[25].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[25].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[25].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[25].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[25].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[25].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[25].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[25].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[25].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[25].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[25].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[25].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[25].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[25].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[25].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[25].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[25].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[25].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[25].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[25].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[25].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[25].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[25].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[25].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[25].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[25].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[25].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[25].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[25].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[25].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[25].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[25].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[25].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[25].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[25].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[25].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[25].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[25].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[25].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[25].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[25].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[25].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[25].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[25].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[25].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[25].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[25].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[25].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[25].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[25].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[25].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[25].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[25].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[25].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[25].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[25].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[25].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[25].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[25].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[25].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[25].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[25].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[25].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[25].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[25].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[25].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[25].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[25].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[25].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[25].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[25].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[25].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[25].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[25].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[25].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[25].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[25].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[25].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[25].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[25].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[25].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[25].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[25].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[25].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[25].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[25].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[25].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[25].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[25].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[25].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[25].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[25].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[25].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[25].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[25].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[25].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[25].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[25].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[25].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[25].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[25].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[25].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[25].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[25].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[25].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[25].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[25].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[25].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[25].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[25].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[25].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[25].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[25].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[25].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[25].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[25].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[25].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[25].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[25].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[25].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[25].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[25].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[25].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[25].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[25].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[25].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[25].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[25].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[25].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[25].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[25].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[25].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[25].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[25].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[25].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[25].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[25].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[25].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[25].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[25].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[25].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[25].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[25].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[25].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[25].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[25].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[25].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[25].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[25].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[25].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[25].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[25].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[25].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[25].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[25].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[25].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[25].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[25].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[25].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[25].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[25].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[25].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[25].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[25].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[25].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[25].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[25].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[25].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[25].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[25].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[25].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[25].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[25].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[25].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[25].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[25].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[25].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[25].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[25].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[25].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[25].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[25].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[25].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[25].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[25].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[25].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[25].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[25].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[25].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[25].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[25].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[25].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[25].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[26].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[26].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[26].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[26].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[26].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[26].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[26].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[26].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[26].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[26].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[26].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[26].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[26].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[26].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[26].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[26].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[26].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[26].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[26].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[26].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[26].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[26].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[26].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[26].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[26].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[26].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[26].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[26].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[26].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[26].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[26].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[26].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[26].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[26].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[26].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[26].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[26].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[26].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[26].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[26].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[26].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[26].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[26].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[26].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[26].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[26].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[26].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[26].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[26].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[26].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[26].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[26].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[26].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[26].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[26].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[26].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[26].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[26].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[26].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[26].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[26].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[26].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[26].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[26].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[26].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[26].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[26].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[26].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[26].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[26].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[26].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[26].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[26].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[26].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[26].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[26].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[26].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[26].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[26].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[26].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[26].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[26].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[26].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[26].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[26].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[26].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[26].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[26].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[26].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[26].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[26].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[26].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[26].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[26].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[26].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[26].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[26].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[26].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[26].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[26].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[26].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[26].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[26].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[26].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[26].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[26].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[26].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[26].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[26].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[26].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[26].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[26].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[26].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[26].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[26].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[26].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[26].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[26].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[26].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[26].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[26].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[26].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[26].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[26].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[26].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[26].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[26].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[26].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[26].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[26].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[26].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[26].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[26].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[26].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[26].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[26].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[26].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[26].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[26].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[26].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[26].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[26].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[26].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[26].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[26].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[26].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[26].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[26].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[26].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[26].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[26].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[26].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[26].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[26].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[26].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[26].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[26].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[26].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[26].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[26].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[26].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[26].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[26].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[26].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[26].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[26].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[26].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[26].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[26].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[26].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[26].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[26].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[26].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[26].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[26].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[26].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[26].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[26].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[26].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[26].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[26].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[26].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[26].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[26].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[26].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[26].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[26].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[26].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[26].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[26].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[26].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[26].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[26].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[26].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[26].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[26].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[26].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[26].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[26].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[26].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[27].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[27].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[27].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[27].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[27].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[27].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[27].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[27].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[27].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[27].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[27].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[27].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[27].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[27].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[27].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[27].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[27].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[27].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[27].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[27].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[27].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[27].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[27].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[27].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[27].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[27].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[27].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[27].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[27].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[27].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[27].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[27].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[27].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[27].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[27].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[27].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[27].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[27].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[27].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[27].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[27].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[27].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[27].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[27].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[27].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[27].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[27].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[27].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[27].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[27].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[27].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[27].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[27].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[27].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[27].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[27].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[27].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[27].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[27].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[27].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[27].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[27].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[27].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[27].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[27].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[27].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[27].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[27].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[27].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[27].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[27].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[27].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[27].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[27].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[27].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[27].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[27].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[27].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[27].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[27].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[27].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[27].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[27].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[27].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[27].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[27].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[27].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[27].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[27].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[27].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[27].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[27].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[27].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[27].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[27].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[27].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[27].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[27].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[27].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[27].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[27].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[27].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[27].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[27].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[27].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[27].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[27].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[27].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[27].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[27].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[27].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[27].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[27].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[27].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[27].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[27].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[27].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[27].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[27].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[27].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[27].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[27].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[27].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[27].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[27].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[27].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[27].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[27].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[27].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[27].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[27].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[27].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[27].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[27].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[27].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[27].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[27].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[27].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[27].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[27].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[27].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[27].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[27].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[27].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[27].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[27].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[27].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[27].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[27].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[27].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[27].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[27].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[27].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[27].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[27].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[27].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[27].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[27].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[27].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[27].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[27].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[27].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[27].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[27].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[27].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[27].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[27].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[27].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[27].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[27].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[27].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[27].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[27].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[27].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[27].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[27].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[27].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[27].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[27].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[27].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[27].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[27].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[27].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[27].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[27].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[27].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[27].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[27].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[27].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[27].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[27].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[27].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[27].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[27].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[27].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[27].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[27].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[27].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[27].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[27].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[28].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[28].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[28].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[28].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[28].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[28].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[28].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[28].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[28].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[28].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[28].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[28].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[28].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[28].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[28].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[28].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[28].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[28].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[28].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[28].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[28].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[28].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[28].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[28].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[28].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[28].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[28].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[28].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[28].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[28].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[28].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[28].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[28].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[28].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[28].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[28].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[28].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[28].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[28].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[28].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[28].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[28].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[28].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[28].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[28].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[28].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[28].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[28].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[28].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[28].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[28].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[28].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[28].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[28].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[28].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[28].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[28].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[28].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[28].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[28].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[28].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[28].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[28].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[28].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[28].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[28].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[28].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[28].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[28].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[28].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[28].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[28].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[28].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[28].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[28].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[28].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[28].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[28].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[28].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[28].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[28].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[28].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[28].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[28].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[28].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[28].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[28].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[28].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[28].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[28].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[28].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[28].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[28].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[28].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[28].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[28].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[28].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[28].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[28].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[28].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[28].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[28].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[28].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[28].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[28].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[28].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[28].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[28].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[28].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[28].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[28].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[28].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[28].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[28].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[28].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[28].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[28].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[28].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[28].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[28].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[28].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[28].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[28].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[28].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[28].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[28].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[28].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[28].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[28].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[28].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[28].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[28].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[28].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[28].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[28].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[28].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[28].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[28].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[28].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[28].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[28].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[28].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[28].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[28].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[28].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[28].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[28].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[28].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[28].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[28].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[28].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[28].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[28].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[28].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[28].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[28].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[28].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[28].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[28].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[28].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[28].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[28].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[28].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[28].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[28].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[28].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[28].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[28].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[28].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[28].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[28].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[28].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[28].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[28].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[28].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[28].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[28].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[28].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[28].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[28].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[28].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[28].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[28].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[28].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[28].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[28].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[28].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[28].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[28].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[28].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[28].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[28].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[28].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[28].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[28].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[28].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[28].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[28].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[28].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[28].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[29].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[29].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[29].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[29].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[29].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[29].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[29].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[29].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[29].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[29].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[29].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[29].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[29].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[29].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[29].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[29].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[29].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[29].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[29].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[29].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[29].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[29].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[29].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[29].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[29].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[29].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[29].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[29].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[29].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[29].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[29].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[29].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[29].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[29].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[29].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[29].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[29].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[29].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[29].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[29].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[29].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[29].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[29].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[29].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[29].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[29].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[29].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[29].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[29].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[29].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[29].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[29].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[29].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[29].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[29].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[29].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[29].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[29].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[29].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[29].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[29].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[29].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[29].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[29].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[29].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[29].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[29].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[29].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[29].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[29].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[29].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[29].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[29].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[29].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[29].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[29].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[29].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[29].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[29].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[29].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[29].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[29].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[29].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[29].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[29].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[29].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[29].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[29].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[29].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[29].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[29].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[29].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[29].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[29].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[29].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[29].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[29].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[29].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[29].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[29].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[29].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[29].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[29].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[29].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[29].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[29].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[29].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[29].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[29].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[29].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[29].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[29].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[29].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[29].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[29].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[29].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[29].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[29].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[29].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[29].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[29].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[29].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[29].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[29].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[29].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[29].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[29].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[29].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[29].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[29].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[29].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[29].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[29].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[29].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[29].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[29].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[29].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[29].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[29].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[29].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[29].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[29].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[29].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[29].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[29].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[29].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[29].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[29].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[29].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[29].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[29].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[29].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[29].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[29].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[29].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[29].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[29].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[29].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[29].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[29].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[29].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[29].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[29].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[29].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[29].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[29].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[29].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[29].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[29].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[29].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[29].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[29].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[29].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[29].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[29].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[29].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[29].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[29].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[29].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[29].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[29].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[29].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[29].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[29].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[29].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[29].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[29].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[29].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[29].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[29].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[29].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[29].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[29].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[29].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[29].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[29].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[29].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[29].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[29].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[29].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[30].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[30].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[30].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[30].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[30].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[30].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[30].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[30].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[30].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[30].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[30].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[30].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[30].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[30].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[30].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[30].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[30].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[30].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[30].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[30].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[30].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[30].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[30].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[30].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[30].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[30].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[30].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[30].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[30].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[30].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[30].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[30].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[30].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[30].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[30].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[30].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[30].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[30].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[30].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[30].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[30].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[30].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[30].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[30].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[30].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[30].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[30].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[30].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[30].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[30].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[30].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[30].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[30].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[30].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[30].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[30].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[30].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[30].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[30].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[30].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[30].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[30].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[30].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[30].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[30].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[30].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[30].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[30].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[30].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[30].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[30].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[30].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[30].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[30].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[30].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[30].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[30].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[30].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[30].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[30].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[30].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[30].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[30].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[30].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[30].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[30].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[30].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[30].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[30].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[30].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[30].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[30].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[30].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[30].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[30].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[30].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[30].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[30].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[30].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[30].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[30].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[30].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[30].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[30].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[30].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[30].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[30].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[30].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[30].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[30].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[30].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[30].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[30].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[30].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[30].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[30].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[30].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[30].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[30].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[30].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[30].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[30].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[30].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[30].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[30].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[30].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[30].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[30].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[30].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[30].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[30].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[30].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[30].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[30].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[30].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[30].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[30].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[30].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[30].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[30].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[30].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[30].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[30].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[30].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[30].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[30].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[30].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[30].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[30].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[30].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[30].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[30].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[30].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[30].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[30].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[30].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[30].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[30].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[30].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[30].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[30].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[30].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[30].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[30].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[30].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[30].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[30].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[30].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[30].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[30].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[30].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[30].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[30].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[30].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[30].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[30].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[30].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[30].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[30].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[30].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[30].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[30].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[30].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[30].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[30].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[30].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[30].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[30].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[30].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[30].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[30].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[30].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[30].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[30].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[30].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[30].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[30].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[30].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[30].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[30].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[31].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[31].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[31].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[31].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[31].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[31].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[31].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[31].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[31].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[31].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[31].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[31].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[31].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[31].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[31].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[31].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[31].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[31].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[31].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[31].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[31].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[31].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[31].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[31].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[31].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[31].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[31].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[31].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[31].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[31].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[31].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[31].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[31].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[31].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[31].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[31].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[31].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[31].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[31].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[31].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[31].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[31].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[31].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[31].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[31].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[31].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[31].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[31].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[31].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[31].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[31].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[31].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[31].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[31].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[31].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[31].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[31].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[31].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[31].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[31].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[31].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[31].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[31].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[31].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[31].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[31].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[31].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[31].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[31].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[31].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[31].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[31].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[31].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[31].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[31].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[31].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[31].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[31].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[31].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[31].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[31].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[31].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[31].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[31].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[31].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[31].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[31].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[31].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[31].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[31].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[31].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[31].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[31].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[31].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[31].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[31].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[31].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[31].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[31].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[31].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[31].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[31].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[31].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[31].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[31].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[31].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[31].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[31].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[31].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[31].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[31].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[31].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[31].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[31].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[31].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[31].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[31].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[31].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[31].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[31].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[31].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[31].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[31].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[31].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[31].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[31].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[31].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[31].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[31].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[31].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[31].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[31].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[31].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[31].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[31].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[31].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[31].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[31].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[31].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[31].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[31].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[31].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[31].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[31].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[31].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[31].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[31].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[31].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[31].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[31].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[31].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[31].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[31].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[31].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[31].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[31].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[31].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[31].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[31].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[31].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[31].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[31].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[31].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[31].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[31].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[31].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[31].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[31].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[31].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[31].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[31].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[31].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[31].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[31].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[31].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[31].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[31].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[31].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[31].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[31].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[31].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[31].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[31].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[31].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[31].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[31].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[31].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[31].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[31].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[31].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[31].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[31].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[31].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[31].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[31].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[31].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[31].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[31].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[31].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[31].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[32].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[32].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[32].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[32].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[32].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[32].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[32].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[32].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[32].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[32].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[32].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[32].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[32].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[32].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[32].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[32].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[32].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[32].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[32].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[32].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[32].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[32].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[32].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[32].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[32].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[32].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[32].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[32].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[32].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[32].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[32].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[32].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[32].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[32].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[32].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[32].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[32].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[32].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[32].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[32].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[32].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[32].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[32].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[32].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[32].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[32].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[32].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[32].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[32].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[32].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[32].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[32].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[32].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[32].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[32].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[32].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[32].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[32].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[32].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[32].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[32].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[32].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[32].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[32].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[32].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[32].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[32].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[32].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[32].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[32].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[32].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[32].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[32].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[32].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[32].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[32].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[32].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[32].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[32].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[32].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[32].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[32].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[32].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[32].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[32].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[32].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[32].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[32].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[32].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[32].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[32].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[32].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[32].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[32].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[32].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[32].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[32].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[32].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[32].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[32].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[32].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[32].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[32].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[32].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[32].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[32].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[32].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[32].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[32].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[32].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[32].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[32].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[32].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[32].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[32].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[32].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[32].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[32].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[32].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[32].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[32].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[32].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[32].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[32].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[32].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[32].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[32].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[32].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[32].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[32].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[32].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[32].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[32].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[32].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[32].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[32].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[32].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[32].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[32].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[32].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[32].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[32].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[32].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[32].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[32].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[32].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[32].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[32].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[32].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[32].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[32].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[32].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[32].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[32].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[32].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[32].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[32].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[32].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[32].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[32].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[32].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[32].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[32].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[32].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[32].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[32].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[32].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[32].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[32].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[32].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[32].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[32].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[32].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[32].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[32].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[32].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[32].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[32].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[32].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[32].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[32].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[32].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[32].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[32].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[32].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[32].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[32].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[32].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[32].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[32].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[32].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[32].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[32].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[32].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[32].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[32].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[32].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[32].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[32].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[32].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[33].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[33].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[33].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[33].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[33].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[33].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[33].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[33].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[33].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[33].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[33].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[33].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[33].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[33].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[33].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[33].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[33].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[33].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[33].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[33].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[33].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[33].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[33].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[33].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[33].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[33].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[33].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[33].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[33].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[33].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[33].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[33].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[33].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[33].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[33].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[33].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[33].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[33].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[33].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[33].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[33].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[33].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[33].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[33].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[33].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[33].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[33].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[33].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[33].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[33].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[33].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[33].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[33].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[33].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[33].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[33].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[33].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[33].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[33].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[33].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[33].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[33].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[33].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[33].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[33].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[33].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[33].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[33].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[33].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[33].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[33].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[33].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[33].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[33].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[33].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[33].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[33].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[33].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[33].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[33].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[33].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[33].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[33].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[33].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[33].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[33].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[33].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[33].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[33].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[33].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[33].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[33].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[33].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[33].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[33].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[33].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[33].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[33].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[33].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[33].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[33].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[33].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[33].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[33].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[33].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[33].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[33].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[33].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[33].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[33].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[33].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[33].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[33].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[33].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[33].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[33].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[33].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[33].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[33].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[33].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[33].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[33].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[33].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[33].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[33].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[33].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[33].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[33].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[33].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[33].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[33].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[33].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[33].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[33].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[33].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[33].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[33].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[33].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[33].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[33].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[33].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[33].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[33].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[33].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[33].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[33].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[33].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[33].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[33].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[33].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[33].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[33].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[33].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[33].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[33].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[33].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[33].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[33].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[33].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[33].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[33].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[33].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[33].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[33].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[33].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[33].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[33].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[33].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[33].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[33].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[33].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[33].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[33].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[33].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[33].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[33].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[33].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[33].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[33].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[33].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[33].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[33].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[33].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[33].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[33].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[33].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[33].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[33].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[33].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[33].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[33].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[33].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[33].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[33].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[33].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[33].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[33].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[33].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[33].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[33].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[34].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[34].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[34].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[34].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[34].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[34].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[34].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[34].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[34].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[34].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[34].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[34].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[34].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[34].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[34].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[34].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[34].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[34].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[34].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[34].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[34].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[34].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[34].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[34].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[34].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[34].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[34].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[34].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[34].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[34].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[34].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[34].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[34].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[34].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[34].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[34].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[34].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[34].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[34].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[34].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[34].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[34].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[34].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[34].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[34].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[34].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[34].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[34].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[34].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[34].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[34].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[34].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[34].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[34].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[34].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[34].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[34].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[34].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[34].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[34].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[34].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[34].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[34].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[34].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[34].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[34].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[34].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[34].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[34].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[34].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[34].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[34].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[34].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[34].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[34].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[34].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[34].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[34].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[34].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[34].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[34].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[34].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[34].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[34].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[34].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[34].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[34].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[34].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[34].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[34].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[34].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[34].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[34].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[34].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[34].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[34].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[34].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[34].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[34].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[34].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[34].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[34].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[34].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[34].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[34].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[34].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[34].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[34].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[34].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[34].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[34].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[34].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[34].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[34].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[34].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[34].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[34].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[34].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[34].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[34].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[34].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[34].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[34].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[34].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[34].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[34].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[34].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[34].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[34].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[34].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[34].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[34].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[34].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[34].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[34].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[34].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[34].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[34].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[34].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[34].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[34].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[34].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[34].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[34].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[34].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[34].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[34].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[34].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[34].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[34].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[34].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[34].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[34].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[34].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[34].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[34].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[34].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[34].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[34].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[34].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[34].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[34].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[34].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[34].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[34].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[34].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[34].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[34].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[34].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[34].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[34].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[34].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[34].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[34].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[34].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[34].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[34].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[34].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[34].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[34].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[34].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[34].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[34].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[34].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[34].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[34].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[34].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[34].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[34].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[34].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[34].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[34].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[34].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[34].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[34].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[34].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[34].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[34].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[34].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[34].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[35].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[35].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[35].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[35].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[35].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[35].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[35].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[35].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[35].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[35].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[35].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[35].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[35].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[35].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[35].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[35].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[35].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[35].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[35].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[35].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[35].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[35].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[35].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[35].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[35].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[35].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[35].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[35].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[35].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[35].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[35].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[35].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[35].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[35].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[35].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[35].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[35].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[35].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[35].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[35].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[35].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[35].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[35].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[35].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[35].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[35].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[35].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[35].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[35].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[35].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[35].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[35].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[35].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[35].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[35].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[35].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[35].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[35].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[35].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[35].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[35].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[35].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[35].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[35].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[35].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[35].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[35].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[35].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[35].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[35].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[35].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[35].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[35].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[35].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[35].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[35].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[35].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[35].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[35].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[35].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[35].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[35].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[35].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[35].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[35].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[35].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[35].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[35].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[35].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[35].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[35].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[35].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[35].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[35].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[35].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[35].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[35].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[35].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[35].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[35].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[35].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[35].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[35].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[35].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[35].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[35].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[35].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[35].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[35].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[35].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[35].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[35].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[35].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[35].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[35].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[35].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[35].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[35].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[35].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[35].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[35].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[35].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[35].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[35].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[35].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[35].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[35].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[35].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[35].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[35].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[35].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[35].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[35].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[35].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[35].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[35].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[35].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[35].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[35].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[35].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[35].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[35].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[35].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[35].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[35].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[35].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[35].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[35].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[35].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[35].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[35].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[35].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[35].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[35].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[35].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[35].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[35].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[35].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[35].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[35].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[35].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[35].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[35].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[35].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[35].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[35].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[35].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[35].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[35].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[35].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[35].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[35].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[35].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[35].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[35].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[35].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[35].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[35].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[35].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[35].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[35].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[35].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[35].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[35].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[35].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[35].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[35].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[35].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[35].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[35].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[35].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[35].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[35].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[35].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[35].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[35].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[35].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[35].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[35].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[35].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[36].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[36].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[36].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[36].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[36].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[36].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[36].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[36].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[36].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[36].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[36].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[36].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[36].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[36].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[36].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[36].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[36].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[36].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[36].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[36].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[36].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[36].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[36].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[36].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[36].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[36].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[36].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[36].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[36].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[36].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[36].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[36].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[36].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[36].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[36].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[36].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[36].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[36].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[36].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[36].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[36].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[36].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[36].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[36].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[36].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[36].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[36].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[36].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[36].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[36].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[36].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[36].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[36].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[36].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[36].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[36].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[36].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[36].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[36].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[36].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[36].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[36].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[36].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[36].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[36].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[36].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[36].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[36].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[36].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[36].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[36].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[36].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[36].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[36].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[36].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[36].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[36].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[36].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[36].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[36].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[36].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[36].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[36].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[36].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[36].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[36].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[36].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[36].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[36].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[36].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[36].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[36].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[36].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[36].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[36].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[36].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[36].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[36].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[36].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[36].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[36].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[36].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[36].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[36].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[36].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[36].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[36].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[36].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[36].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[36].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[36].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[36].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[36].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[36].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[36].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[36].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[36].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[36].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[36].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[36].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[36].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[36].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[36].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[36].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[36].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[36].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[36].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[36].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[36].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[36].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[36].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[36].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[36].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[36].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[36].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[36].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[36].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[36].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[36].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[36].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[36].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[36].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[36].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[36].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[36].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[36].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[36].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[36].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[36].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[36].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[36].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[36].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[36].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[36].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[36].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[36].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[36].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[36].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[36].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[36].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[36].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[36].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[36].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[36].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[36].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[36].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[36].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[36].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[36].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[36].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[36].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[36].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[36].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[36].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[36].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[36].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[36].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[36].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[36].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[36].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[36].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[36].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[36].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[36].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[36].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[36].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[36].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[36].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[36].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[36].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[36].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[36].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[36].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[36].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[36].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[36].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[36].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[36].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[36].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[36].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[37].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[37].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[37].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[37].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[37].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[37].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[37].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[37].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[37].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[37].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[37].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[37].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[37].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[37].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[37].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[37].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[37].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[37].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[37].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[37].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[37].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[37].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[37].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[37].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[37].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[37].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[37].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[37].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[37].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[37].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[37].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[37].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[37].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[37].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[37].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[37].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[37].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[37].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[37].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[37].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[37].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[37].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[37].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[37].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[37].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[37].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[37].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[37].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[37].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[37].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[37].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[37].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[37].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[37].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[37].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[37].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[37].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[37].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[37].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[37].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[37].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[37].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[37].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[37].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[37].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[37].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[37].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[37].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[37].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[37].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[37].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[37].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[37].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[37].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[37].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[37].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[37].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[37].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[37].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[37].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[37].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[37].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[37].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[37].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[37].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[37].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[37].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[37].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[37].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[37].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[37].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[37].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[37].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[37].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[37].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[37].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[37].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[37].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[37].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[37].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[37].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[37].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[37].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[37].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[37].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[37].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[37].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[37].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[37].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[37].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[37].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[37].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[37].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[37].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[37].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[37].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[37].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[37].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[37].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[37].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[37].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[37].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[37].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[37].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[37].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[37].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[37].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[37].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[37].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[37].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[37].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[37].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[37].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[37].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[37].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[37].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[37].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[37].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[37].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[37].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[37].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[37].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[37].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[37].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[37].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[37].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[37].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[37].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[37].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[37].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[37].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[37].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[37].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[37].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[37].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[37].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[37].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[37].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[37].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[37].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[37].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[37].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[37].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[37].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[37].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[37].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[37].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[37].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[37].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[37].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[37].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[37].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[37].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[37].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[37].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[37].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[37].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[37].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[37].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[37].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[37].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[37].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[37].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[37].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[37].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[37].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[37].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[37].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[37].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[37].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[37].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[37].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[37].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[37].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[37].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[37].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[37].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[37].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[37].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[37].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[38].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[38].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[38].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[38].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[38].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[38].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[38].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[38].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[38].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[38].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[38].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[38].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[38].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[38].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[38].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[38].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[38].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[38].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[38].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[38].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[38].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[38].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[38].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[38].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[38].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[38].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[38].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[38].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[38].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[38].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[38].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[38].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[38].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[38].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[38].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[38].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[38].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[38].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[38].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[38].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[38].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[38].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[38].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[38].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[38].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[38].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[38].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[38].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[38].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[38].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[38].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[38].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[38].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[38].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[38].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[38].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[38].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[38].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[38].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[38].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[38].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[38].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[38].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[38].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[38].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[38].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[38].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[38].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[38].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[38].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[38].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[38].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[38].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[38].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[38].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[38].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[38].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[38].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[38].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[38].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[38].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[38].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[38].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[38].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[38].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[38].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[38].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[38].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[38].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[38].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[38].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[38].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[38].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[38].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[38].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[38].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[38].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[38].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[38].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[38].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[38].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[38].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[38].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[38].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[38].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[38].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[38].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[38].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[38].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[38].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[38].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[38].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[38].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[38].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[38].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[38].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[38].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[38].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[38].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[38].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[38].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[38].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[38].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[38].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[38].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[38].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[38].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[38].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[38].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[38].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[38].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[38].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[38].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[38].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[38].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[38].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[38].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[38].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[38].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[38].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[38].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[38].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[38].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[38].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[38].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[38].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[38].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[38].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[38].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[38].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[38].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[38].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[38].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[38].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[38].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[38].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[38].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[38].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[38].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[38].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[38].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[38].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[38].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[38].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[38].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[38].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[38].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[38].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[38].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[38].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[38].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[38].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[38].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[38].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[38].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[38].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[38].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[38].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[38].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[38].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[38].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[38].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[38].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[38].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[38].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[38].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[38].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[38].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[38].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[38].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[38].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[38].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[38].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[38].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[38].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[38].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[38].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[38].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[38].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[38].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[39].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[39].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[39].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[39].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[39].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[39].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[39].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[39].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[39].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[39].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[39].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[39].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[39].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[39].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[39].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[39].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[39].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[39].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[39].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[39].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[39].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[39].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[39].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[39].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[39].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[39].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[39].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[39].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[39].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[39].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[39].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[39].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[39].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[39].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[39].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[39].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[39].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[39].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[39].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[39].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[39].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[39].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[39].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[39].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[39].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[39].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[39].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[39].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[39].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[39].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[39].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[39].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[39].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[39].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[39].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[39].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[39].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[39].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[39].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[39].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[39].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[39].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[39].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[39].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[39].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[39].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[39].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[39].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[39].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[39].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[39].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[39].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[39].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[39].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[39].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[39].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[39].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[39].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[39].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[39].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[39].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[39].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[39].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[39].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[39].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[39].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[39].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[39].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[39].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[39].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[39].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[39].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[39].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[39].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[39].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[39].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[39].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[39].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[39].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[39].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[39].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[39].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[39].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[39].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[39].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[39].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[39].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[39].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[39].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[39].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[39].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[39].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[39].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[39].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[39].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[39].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[39].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[39].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[39].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[39].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[39].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[39].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[39].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[39].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[39].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[39].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[39].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[39].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[39].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[39].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[39].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[39].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[39].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[39].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[39].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[39].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[39].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[39].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[39].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[39].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[39].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[39].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[39].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[39].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[39].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[39].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[39].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[39].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[39].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[39].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[39].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[39].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[39].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[39].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[39].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[39].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[39].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[39].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[39].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[39].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[39].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[39].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[39].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[39].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[39].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[39].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[39].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[39].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[39].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[39].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[39].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[39].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[39].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[39].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[39].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[39].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[39].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[39].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[39].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[39].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[39].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[39].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[39].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[39].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[39].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[39].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[39].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[39].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[39].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[39].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[39].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[39].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[39].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[39].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[39].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[39].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[39].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[39].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[39].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[39].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[40].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[40].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[40].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[40].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[40].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[40].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[40].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[40].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[40].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[40].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[40].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[40].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[40].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[40].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[40].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[40].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[40].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[40].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[40].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[40].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[40].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[40].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[40].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[40].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[40].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[40].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[40].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[40].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[40].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[40].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[40].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[40].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[40].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[40].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[40].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[40].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[40].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[40].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[40].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[40].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[40].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[40].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[40].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[40].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[40].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[40].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[40].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[40].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[40].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[40].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[40].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[40].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[40].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[40].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[40].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[40].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[40].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[40].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[40].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[40].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[40].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[40].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[40].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[40].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[40].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[40].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[40].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[40].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[40].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[40].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[40].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[40].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[40].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[40].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[40].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[40].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[40].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[40].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[40].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[40].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[40].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[40].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[40].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[40].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[40].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[40].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[40].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[40].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[40].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[40].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[40].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[40].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[40].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[40].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[40].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[40].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[40].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[40].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[40].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[40].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[40].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[40].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[40].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[40].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[40].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[40].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[40].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[40].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[40].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[40].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[40].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[40].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[40].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[40].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[40].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[40].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[40].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[40].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[40].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[40].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[40].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[40].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[40].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[40].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[40].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[40].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[40].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[40].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[40].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[40].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[40].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[40].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[40].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[40].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[40].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[40].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[40].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[40].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[40].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[40].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[40].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[40].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[40].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[40].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[40].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[40].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[40].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[40].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[40].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[40].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[40].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[40].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[40].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[40].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[40].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[40].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[40].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[40].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[40].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[40].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[40].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[40].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[40].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[40].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[40].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[40].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[40].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[40].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[40].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[40].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[40].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[40].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[40].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[40].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[40].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[40].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[40].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[40].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[40].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[40].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[40].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[40].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[40].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[40].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[40].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[40].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[40].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[40].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[40].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[40].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[40].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[40].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[40].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[40].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[40].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[40].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[40].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[40].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[40].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[40].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[41].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[41].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[41].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[41].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[41].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[41].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[41].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[41].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[41].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[41].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[41].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[41].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[41].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[41].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[41].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[41].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[41].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[41].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[41].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[41].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[41].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[41].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[41].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[41].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[41].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[41].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[41].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[41].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[41].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[41].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[41].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[41].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[41].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[41].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[41].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[41].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[41].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[41].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[41].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[41].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[41].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[41].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[41].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[41].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[41].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[41].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[41].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[41].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[41].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[41].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[41].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[41].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[41].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[41].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[41].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[41].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[41].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[41].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[41].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[41].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[41].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[41].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[41].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[41].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[41].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[41].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[41].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[41].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[41].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[41].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[41].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[41].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[41].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[41].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[41].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[41].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[41].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[41].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[41].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[41].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[41].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[41].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[41].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[41].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[41].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[41].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[41].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[41].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[41].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[41].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[41].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[41].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[41].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[41].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[41].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[41].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[41].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[41].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[41].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[41].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[41].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[41].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[41].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[41].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[41].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[41].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[41].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[41].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[41].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[41].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[41].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[41].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[41].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[41].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[41].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[41].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[41].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[41].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[41].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[41].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[41].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[41].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[41].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[41].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[41].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[41].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[41].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[41].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[41].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[41].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[41].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[41].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[41].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[41].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[41].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[41].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[41].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[41].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[41].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[41].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[41].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[41].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[41].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[41].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[41].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[41].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[41].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[41].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[41].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[41].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[41].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[41].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[41].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[41].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[41].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[41].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[41].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[41].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[41].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[41].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[41].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[41].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[41].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[41].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[41].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[41].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[41].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[41].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[41].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[41].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[41].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[41].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[41].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[41].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[41].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[41].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[41].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[41].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[41].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[41].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[41].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[41].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[41].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[41].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[41].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[41].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[41].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[41].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[41].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[41].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[41].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[41].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[41].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[41].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[41].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[41].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[41].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[41].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[41].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[41].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[42].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[42].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[42].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[42].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[42].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[42].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[42].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[42].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[42].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[42].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[42].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[42].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[42].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[42].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[42].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[42].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[42].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[42].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[42].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[42].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[42].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[42].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[42].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[42].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[42].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[42].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[42].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[42].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[42].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[42].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[42].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[42].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[42].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[42].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[42].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[42].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[42].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[42].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[42].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[42].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[42].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[42].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[42].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[42].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[42].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[42].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[42].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[42].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[42].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[42].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[42].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[42].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[42].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[42].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[42].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[42].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[42].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[42].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[42].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[42].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[42].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[42].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[42].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[42].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[42].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[42].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[42].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[42].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[42].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[42].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[42].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[42].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[42].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[42].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[42].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[42].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[42].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[42].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[42].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[42].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[42].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[42].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[42].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[42].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[42].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[42].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[42].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[42].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[42].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[42].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[42].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[42].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[42].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[42].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[42].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[42].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[42].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[42].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[42].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[42].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[42].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[42].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[42].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[42].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[42].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[42].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[42].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[42].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[42].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[42].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[42].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[42].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[42].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[42].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[42].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[42].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[42].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[42].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[42].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[42].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[42].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[42].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[42].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[42].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[42].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[42].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[42].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[42].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[42].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[42].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[42].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[42].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[42].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[42].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[42].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[42].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[42].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[42].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[42].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[42].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[42].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[42].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[42].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[42].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[42].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[42].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[42].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[42].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[42].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[42].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[42].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[42].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[42].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[42].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[42].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[42].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[42].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[42].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[42].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[42].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[42].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[42].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[42].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[42].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[42].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[42].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[42].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[42].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[42].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[42].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[42].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[42].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[42].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[42].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[42].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[42].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[42].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[42].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[42].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[42].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[42].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[42].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[42].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[42].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[42].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[42].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[42].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[42].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[42].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[42].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[42].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[42].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[42].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[42].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[42].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[42].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[42].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[42].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[42].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[42].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[43].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[43].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[43].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[43].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[43].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[43].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[43].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[43].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[43].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[43].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[43].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[43].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[43].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[43].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[43].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[43].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[43].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[43].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[43].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[43].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[43].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[43].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[43].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[43].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[43].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[43].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[43].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[43].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[43].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[43].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[43].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[43].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[43].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[43].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[43].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[43].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[43].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[43].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[43].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[43].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[43].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[43].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[43].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[43].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[43].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[43].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[43].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[43].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[43].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[43].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[43].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[43].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[43].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[43].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[43].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[43].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[43].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[43].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[43].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[43].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[43].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[43].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[43].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[43].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[43].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[43].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[43].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[43].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[43].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[43].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[43].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[43].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[43].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[43].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[43].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[43].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[43].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[43].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[43].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[43].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[43].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[43].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[43].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[43].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[43].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[43].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[43].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[43].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[43].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[43].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[43].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[43].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[43].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[43].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[43].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[43].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[43].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[43].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[43].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[43].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[43].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[43].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[43].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[43].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[43].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[43].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[43].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[43].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[43].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[43].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[43].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[43].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[43].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[43].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[43].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[43].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[43].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[43].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[43].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[43].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[43].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[43].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[43].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[43].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[43].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[43].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[43].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[43].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[43].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[43].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[43].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[43].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[43].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[43].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[43].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[43].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[43].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[43].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[43].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[43].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[43].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[43].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[43].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[43].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[43].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[43].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[43].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[43].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[43].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[43].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[43].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[43].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[43].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[43].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[43].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[43].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[43].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[43].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[43].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[43].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[43].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[43].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[43].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[43].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[43].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[43].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[43].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[43].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[43].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[43].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[43].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[43].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[43].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[43].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[43].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[43].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[43].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[43].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[43].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[43].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[43].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[43].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[43].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[43].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[43].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[43].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[43].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[43].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[43].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[43].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[43].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[43].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[43].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[43].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[43].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[43].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[43].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[43].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[43].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[43].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[44].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[44].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[44].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[44].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[44].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[44].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[44].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[44].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[44].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[44].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[44].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[44].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[44].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[44].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[44].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[44].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[44].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[44].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[44].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[44].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[44].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[44].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[44].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[44].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[44].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[44].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[44].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[44].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[44].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[44].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[44].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[44].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[44].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[44].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[44].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[44].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[44].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[44].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[44].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[44].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[44].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[44].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[44].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[44].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[44].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[44].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[44].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[44].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[44].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[44].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[44].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[44].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[44].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[44].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[44].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[44].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[44].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[44].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[44].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[44].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[44].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[44].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[44].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[44].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[44].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[44].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[44].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[44].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[44].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[44].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[44].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[44].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[44].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[44].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[44].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[44].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[44].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[44].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[44].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[44].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[44].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[44].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[44].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[44].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[44].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[44].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[44].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[44].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[44].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[44].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[44].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[44].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[44].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[44].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[44].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[44].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[44].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[44].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[44].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[44].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[44].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[44].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[44].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[44].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[44].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[44].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[44].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[44].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[44].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[44].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[44].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[44].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[44].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[44].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[44].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[44].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[44].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[44].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[44].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[44].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[44].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[44].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[44].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[44].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[44].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[44].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[44].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[44].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[44].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[44].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[44].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[44].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[44].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[44].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[44].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[44].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[44].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[44].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[44].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[44].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[44].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[44].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[44].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[44].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[44].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[44].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[44].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[44].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[44].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[44].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[44].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[44].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[44].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[44].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[44].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[44].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[44].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[44].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[44].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[44].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[44].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[44].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[44].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[44].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[44].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[44].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[44].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[44].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[44].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[44].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[44].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[44].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[44].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[44].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[44].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[44].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[44].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[44].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[44].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[44].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[44].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[44].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[44].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[44].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[44].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[44].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[44].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[44].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[44].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[44].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[44].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[44].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[44].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[44].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[44].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[44].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[44].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[44].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[44].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[44].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[45].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[45].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[45].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[45].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[45].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[45].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[45].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[45].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[45].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[45].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[45].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[45].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[45].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[45].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[45].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[45].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[45].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[45].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[45].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[45].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[45].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[45].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[45].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[45].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[45].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[45].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[45].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[45].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[45].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[45].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[45].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[45].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[45].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[45].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[45].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[45].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[45].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[45].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[45].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[45].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[45].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[45].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[45].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[45].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[45].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[45].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[45].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[45].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[45].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[45].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[45].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[45].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[45].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[45].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[45].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[45].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[45].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[45].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[45].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[45].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[45].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[45].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[45].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[45].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[45].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[45].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[45].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[45].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[45].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[45].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[45].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[45].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[45].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[45].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[45].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[45].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[45].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[45].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[45].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[45].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[45].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[45].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[45].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[45].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[45].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[45].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[45].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[45].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[45].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[45].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[45].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[45].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[45].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[45].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[45].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[45].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[45].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[45].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[45].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[45].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[45].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[45].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[45].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[45].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[45].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[45].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[45].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[45].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[45].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[45].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[45].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[45].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[45].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[45].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[45].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[45].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[45].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[45].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[45].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[45].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[45].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[45].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[45].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[45].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[45].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[45].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[45].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[45].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[45].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[45].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[45].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[45].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[45].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[45].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[45].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[45].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[45].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[45].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[45].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[45].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[45].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[45].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[45].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[45].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[45].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[45].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[45].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[45].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[45].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[45].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[45].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[45].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[45].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[45].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[45].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[45].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[45].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[45].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[45].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[45].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[45].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[45].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[45].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[45].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[45].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[45].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[45].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[45].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[45].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[45].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[45].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[45].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[45].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[45].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[45].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[45].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[45].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[45].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[45].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[45].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[45].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[45].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[45].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[45].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[45].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[45].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[45].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[45].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[45].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[45].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[45].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[45].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[45].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[45].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[45].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[45].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[45].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[45].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[45].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[45].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[46].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[46].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[46].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[46].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[46].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[46].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[46].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[46].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[46].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[46].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[46].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[46].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[46].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[46].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[46].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[46].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[46].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[46].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[46].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[46].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[46].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[46].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[46].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[46].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[46].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[46].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[46].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[46].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[46].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[46].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[46].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[46].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[46].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[46].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[46].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[46].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[46].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[46].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[46].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[46].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[46].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[46].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[46].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[46].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[46].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[46].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[46].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[46].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[46].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[46].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[46].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[46].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[46].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[46].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[46].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[46].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[46].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[46].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[46].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[46].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[46].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[46].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[46].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[46].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[46].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[46].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[46].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[46].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[46].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[46].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[46].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[46].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[46].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[46].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[46].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[46].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[46].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[46].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[46].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[46].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[46].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[46].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[46].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[46].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[46].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[46].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[46].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[46].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[46].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[46].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[46].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[46].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[46].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[46].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[46].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[46].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[46].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[46].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[46].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[46].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[46].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[46].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[46].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[46].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[46].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[46].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[46].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[46].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[46].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[46].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[46].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[46].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[46].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[46].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[46].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[46].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[46].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[46].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[46].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[46].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[46].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[46].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[46].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[46].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[46].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[46].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[46].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[46].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[46].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[46].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[46].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[46].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[46].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[46].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[46].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[46].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[46].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[46].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[46].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[46].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[46].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[46].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[46].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[46].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[46].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[46].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[46].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[46].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[46].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[46].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[46].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[46].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[46].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[46].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[46].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[46].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[46].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[46].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[46].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[46].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[46].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[46].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[46].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[46].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[46].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[46].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[46].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[46].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[46].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[46].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[46].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[46].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[46].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[46].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[46].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[46].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[46].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[46].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[46].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[46].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[46].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[46].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[46].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[46].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[46].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[46].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[46].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[46].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[46].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[46].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[46].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[46].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[46].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[46].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[46].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[46].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[46].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[46].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[46].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[46].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[47].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[47].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[47].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[47].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[47].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[47].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[47].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[47].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[47].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[47].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[47].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[47].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[47].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[47].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[47].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[47].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[47].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[47].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[47].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[47].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[47].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[47].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[47].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[47].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[47].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[47].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[47].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[47].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[47].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[47].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[47].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[47].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[47].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[47].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[47].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[47].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[47].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[47].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[47].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[47].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[47].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[47].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[47].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[47].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[47].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[47].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[47].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[47].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[47].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[47].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[47].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[47].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[47].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[47].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[47].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[47].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[47].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[47].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[47].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[47].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[47].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[47].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[47].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[47].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[47].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[47].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[47].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[47].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[47].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[47].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[47].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[47].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[47].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[47].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[47].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[47].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[47].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[47].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[47].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[47].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[47].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[47].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[47].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[47].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[47].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[47].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[47].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[47].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[47].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[47].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[47].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[47].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[47].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[47].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[47].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[47].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[47].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[47].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[47].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[47].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[47].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[47].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[47].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[47].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[47].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[47].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[47].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[47].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[47].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[47].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[47].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[47].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[47].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[47].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[47].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[47].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[47].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[47].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[47].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[47].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[47].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[47].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[47].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[47].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[47].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[47].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[47].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[47].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[47].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[47].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[47].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[47].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[47].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[47].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[47].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[47].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[47].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[47].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[47].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[47].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[47].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[47].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[47].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[47].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[47].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[47].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[47].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[47].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[47].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[47].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[47].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[47].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[47].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[47].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[47].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[47].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[47].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[47].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[47].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[47].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[47].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[47].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[47].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[47].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[47].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[47].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[47].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[47].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[47].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[47].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[47].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[47].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[47].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[47].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[47].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[47].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[47].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[47].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[47].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[47].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[47].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[47].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[47].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[47].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[47].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[47].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[47].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[47].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[47].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[47].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[47].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[47].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[47].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[47].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[47].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[47].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[47].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[47].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[47].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[47].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[48].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[48].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[48].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[48].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[48].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[48].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[48].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[48].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[48].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[48].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[48].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[48].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[48].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[48].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[48].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[48].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[48].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[48].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[48].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[48].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[48].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[48].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[48].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[48].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[48].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[48].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[48].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[48].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[48].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[48].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[48].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[48].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[48].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[48].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[48].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[48].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[48].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[48].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[48].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[48].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[48].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[48].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[48].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[48].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[48].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[48].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[48].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[48].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[48].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[48].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[48].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[48].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[48].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[48].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[48].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[48].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[48].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[48].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[48].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[48].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[48].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[48].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[48].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[48].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[48].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[48].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[48].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[48].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[48].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[48].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[48].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[48].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[48].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[48].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[48].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[48].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[48].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[48].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[48].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[48].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[48].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[48].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[48].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[48].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[48].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[48].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[48].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[48].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[48].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[48].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[48].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[48].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[48].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[48].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[48].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[48].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[48].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[48].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[48].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[48].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[48].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[48].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[48].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[48].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[48].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[48].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[48].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[48].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[48].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[48].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[48].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[48].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[48].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[48].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[48].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[48].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[48].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[48].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[48].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[48].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[48].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[48].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[48].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[48].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[48].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[48].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[48].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[48].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[48].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[48].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[48].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[48].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[48].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[48].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[48].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[48].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[48].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[48].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[48].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[48].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[48].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[48].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[48].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[48].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[48].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[48].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[48].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[48].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[48].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[48].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[48].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[48].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[48].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[48].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[48].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[48].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[48].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[48].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[48].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[48].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R[48].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R[48].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R[48].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R[48].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R[48].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R[48].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R[48].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R[48].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[48].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[48].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[48].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[48].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[48].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[48].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[48].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[48].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R[48].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R[48].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R[48].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R[48].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R[48].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R[48].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R[48].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R[48].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R[48].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R[48].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R[48].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R[48].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R[48].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R[48].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R[48].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R[48].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R[48].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R[48].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R[48].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R[48].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R[48].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R[48].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R[48].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R[48].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[49].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[49].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[49].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[49].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[49].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[49].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[49].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[49].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[49].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[49].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[49].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[49].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[49].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[49].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[49].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[49].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[49].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[49].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[49].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[49].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[49].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[49].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[49].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[49].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[49].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[49].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[49].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[49].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[49].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[49].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[49].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[49].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[49].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[49].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[49].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[49].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[49].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[49].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[49].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[49].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[49].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[49].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[49].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[49].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[49].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[49].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[49].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[49].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[50].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[50].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[50].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[50].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[50].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[50].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[50].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[50].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[50].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[50].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[50].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[50].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[50].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[50].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[50].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[50].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[50].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[50].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[50].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[50].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[50].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[50].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[50].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[50].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[50].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[50].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[50].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[50].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[50].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[50].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[50].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[50].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[50].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[50].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[50].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[50].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[50].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[50].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[50].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[50].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[50].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[50].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[50].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[50].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[50].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[50].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[50].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[50].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[51].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[51].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[51].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[51].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[51].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[51].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[51].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[51].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[51].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[51].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[51].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[51].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[51].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[51].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[51].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[51].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[51].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[51].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[51].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[51].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[51].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[51].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[51].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[51].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[51].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[51].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[51].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[51].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[51].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[51].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[51].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[51].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[51].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[51].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[51].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[51].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[51].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[51].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[51].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[51].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[51].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[51].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[51].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[51].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[51].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[51].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[51].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[51].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[52].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[52].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[52].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[52].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[52].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[52].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[52].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[52].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[52].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[52].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[52].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[52].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[52].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[52].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[52].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[52].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[52].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[52].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[52].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[52].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[52].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[52].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[52].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[52].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[52].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[52].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[52].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[52].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[52].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[52].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[52].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[52].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[52].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[52].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[52].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[52].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[52].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[52].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[52].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[52].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[52].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[52].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[52].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[52].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[52].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[52].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[52].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[52].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[53].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[53].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[53].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[53].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[53].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[53].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[53].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[53].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[53].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[53].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[53].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[53].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[53].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[53].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[53].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[53].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[53].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[53].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[53].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[53].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[53].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[53].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[53].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[53].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[53].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[53].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[53].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[53].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[53].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[53].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[53].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[53].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[53].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[53].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[53].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[53].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[53].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[53].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[53].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[53].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[53].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[53].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[53].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[53].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[53].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[53].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[53].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[53].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[54].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[54].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[54].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[54].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[54].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[54].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[54].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[54].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[54].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[54].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[54].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[54].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[54].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[54].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[54].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[54].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[54].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[54].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[54].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[54].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[54].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[54].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[54].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[54].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[54].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[54].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[54].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[54].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[54].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[54].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[54].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[54].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[54].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[54].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[54].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[54].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[54].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[54].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[54].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[54].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[54].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[54].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[54].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[54].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[54].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[54].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[54].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[54].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[55].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[55].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[55].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[55].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[55].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[55].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[55].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[55].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[55].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[55].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[55].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[55].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[55].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[55].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[55].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[55].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[55].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[55].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[55].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[55].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[55].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[55].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[55].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[55].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[55].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[55].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[55].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[55].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[55].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[55].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[55].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[55].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[55].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[55].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[55].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[55].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[55].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[55].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[55].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[55].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[55].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[55].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[55].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[55].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[55].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[55].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[55].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[55].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[56].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[56].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[56].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[56].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[56].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[56].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[56].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[56].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[56].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[56].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[56].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[56].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[56].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[56].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[56].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[56].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[56].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[56].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[56].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[56].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[56].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[56].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[56].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[56].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[56].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[56].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[56].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[56].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[56].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[56].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[56].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[56].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[56].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[56].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[56].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[56].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[56].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[56].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[56].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[56].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[56].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[56].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[56].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[56].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[56].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[56].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[56].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[56].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[57].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[57].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[57].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[57].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[57].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[57].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[57].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[57].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[57].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[57].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[57].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[57].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[57].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[57].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[57].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[57].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[57].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[57].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[57].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[57].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[57].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[57].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[57].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[57].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[57].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[57].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[57].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[57].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[57].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[57].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[57].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[57].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[57].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[57].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[57].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[57].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[57].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[57].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[57].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[57].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[57].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[57].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[57].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[57].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[57].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[57].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[57].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[57].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[58].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[58].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[58].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[58].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[58].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[58].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[58].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[58].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[58].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[58].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[58].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[58].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[58].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[58].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[58].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[58].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[58].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[58].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[58].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[58].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[58].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[58].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[58].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[58].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[58].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[58].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[58].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[58].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[58].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[58].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[58].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[58].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[58].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[58].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[58].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[58].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[58].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[58].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[58].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[58].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[58].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[58].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[58].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[58].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[58].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[58].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[58].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[58].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[59].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[59].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[59].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[59].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[59].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[59].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[59].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[59].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[59].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[59].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[59].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[59].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[59].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[59].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[59].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[59].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[59].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[59].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[59].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[59].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[59].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[59].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[59].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[59].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[59].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[59].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[59].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[59].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[59].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[59].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[59].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[59].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[59].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[59].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[59].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[59].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[59].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[59].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[59].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[59].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[59].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[59].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[59].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[59].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[59].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[59].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[59].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[59].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[60].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[60].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[60].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[60].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[60].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[60].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[60].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[60].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[60].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[60].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[60].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[60].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[60].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[60].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[60].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[60].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[60].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[60].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[60].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[60].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[60].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[60].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[60].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[60].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[60].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[60].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[60].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[60].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[60].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[60].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[60].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[60].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[60].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[60].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[60].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[60].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[60].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[60].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[60].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[60].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[60].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[60].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[60].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[60].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[60].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[60].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[60].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[60].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[61].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[61].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[61].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[61].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[61].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[61].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[61].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[61].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[61].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[61].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[61].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[61].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[61].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[61].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[61].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[61].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[61].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[61].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[61].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[61].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[61].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[61].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[61].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[61].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[61].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[61].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[61].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[61].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[61].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[61].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[61].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[61].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[61].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[61].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[61].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[61].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[61].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[61].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[61].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[61].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[61].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[61].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[61].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[61].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[61].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[61].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[61].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[61].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[62].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[62].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[62].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[62].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[62].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[62].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[62].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[62].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[62].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[62].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[62].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[62].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[62].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[62].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[62].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[62].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[62].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[62].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[62].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[62].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[62].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[62].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[62].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[62].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[62].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[62].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[62].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[62].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[62].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[62].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[62].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[62].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[62].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[62].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[62].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[62].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[62].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[62].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[62].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[62].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[62].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[62].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[62].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[62].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[62].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[62].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[62].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[62].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[63].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[63].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[63].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[63].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[63].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[63].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[63].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[63].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[63].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[63].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[63].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[63].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[63].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[63].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[63].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[63].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[63].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[63].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[63].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[63].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[63].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[63].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[63].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[63].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[63].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[63].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[63].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[63].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[63].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[63].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[63].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[63].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[63].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[63].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[63].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[63].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[63].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[63].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[63].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[63].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[63].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[63].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[63].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[63].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[63].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[63].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[63].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[63].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[64].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[64].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[64].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[64].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[64].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[64].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[64].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[64].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[64].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[64].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[64].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[64].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[64].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[64].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[64].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[64].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[64].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[64].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[64].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[64].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[64].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[64].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[64].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[64].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[64].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[64].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[64].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[64].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[64].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[64].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[64].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[64].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[64].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[64].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[64].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[64].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[64].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[64].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[64].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[64].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[64].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[64].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[64].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[64].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[64].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[64].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[64].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[64].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[65].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[65].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[65].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[65].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[65].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[65].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[65].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[65].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[65].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[65].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[65].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[65].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[65].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[65].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[65].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[65].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[65].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[65].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[65].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[65].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[65].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[65].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[65].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[65].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[65].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[65].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[65].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[65].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[65].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[65].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[65].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[65].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[65].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[65].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[65].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[65].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[65].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[65].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[65].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[65].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[65].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[65].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[65].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[65].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[65].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[65].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[65].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[65].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[66].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[66].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[66].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[66].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[66].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[66].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[66].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[66].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[66].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[66].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[66].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[66].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[66].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[66].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[66].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[66].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[66].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[66].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[66].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[66].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[66].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[66].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[66].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[66].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[66].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[66].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[66].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[66].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[66].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[66].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[66].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[66].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[66].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[66].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[66].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[66].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[66].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[66].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[66].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[66].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[66].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[66].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[66].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[66].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[66].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[66].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[66].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[66].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[67].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[67].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[67].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[67].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[67].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[67].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[67].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[67].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[67].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[67].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[67].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[67].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[67].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[67].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[67].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[67].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[67].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[67].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[67].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[67].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[67].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[67].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[67].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[67].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[67].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[67].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[67].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[67].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[67].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[67].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[67].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[67].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[67].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[67].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[67].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[67].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[67].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[67].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[67].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[67].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[67].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[67].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[67].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[67].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[67].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[67].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[67].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[67].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[68].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[68].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[68].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[68].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[68].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[68].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[68].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[68].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[68].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[68].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[68].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[68].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[68].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[68].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[68].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[68].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[68].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[68].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[68].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[68].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[68].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[68].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[68].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[68].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[68].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[68].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[68].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[68].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[68].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[68].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[68].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[68].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[68].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[68].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[68].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[68].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[68].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[68].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[68].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[68].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[68].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[68].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[68].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[68].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[68].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[68].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[68].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[68].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[69].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[69].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[69].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[69].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[69].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[69].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[69].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[69].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[69].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[69].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[69].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[69].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[69].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[69].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[69].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[69].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[69].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[69].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[69].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[69].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[69].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[69].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[69].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[69].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[69].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[69].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[69].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[69].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[69].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[69].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[69].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[69].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[69].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[69].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[69].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[69].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[69].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[69].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[69].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[69].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[69].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[69].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[69].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[69].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[69].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[69].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[69].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[69].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[70].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[70].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[70].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[70].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[70].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[70].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[70].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[70].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[70].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[70].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[70].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[70].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[70].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[70].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[70].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[70].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[70].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[70].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[70].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[70].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[70].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[70].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[70].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[70].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[70].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[70].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[70].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[70].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[70].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[70].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[70].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[70].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[70].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[70].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[70].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[70].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[70].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[70].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[70].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[70].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[70].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[70].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[70].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[70].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[70].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[70].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[70].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[70].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[71].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[71].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[71].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[71].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[71].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[71].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[71].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[71].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[71].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[71].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[71].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[71].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[71].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[71].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[71].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[71].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[71].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[71].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[71].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[71].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[71].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[71].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[71].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[71].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[71].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[71].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[71].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[71].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[71].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[71].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[71].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[71].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[71].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[71].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[71].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[71].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[71].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[71].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[71].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[71].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[71].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[71].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[71].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[71].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[71].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[71].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[71].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[71].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[72].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[72].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[72].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[72].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[72].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[72].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[72].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[72].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[72].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[72].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[72].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[72].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[72].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[72].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[72].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[72].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[72].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[72].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[72].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[72].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[72].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[72].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[72].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[72].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[72].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[72].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[72].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[72].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[72].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[72].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[72].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[72].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[72].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[72].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[72].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[72].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[72].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[72].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[72].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[72].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[72].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[72].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[72].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[72].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[72].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[72].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[72].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[72].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[73].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[73].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[73].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[73].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[73].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[73].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[73].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[73].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[73].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[73].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[73].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[73].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[73].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[73].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[73].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[73].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[73].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[73].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[73].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[73].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[73].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[73].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[73].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[73].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[73].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[73].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[73].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[73].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[73].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[73].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[73].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[73].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[73].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[73].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[73].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[73].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[73].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[73].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[73].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[73].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[73].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[73].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[73].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[73].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[73].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[73].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[73].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[73].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[74].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[74].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[74].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[74].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[74].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[74].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[74].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[74].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[74].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[74].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[74].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[74].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[74].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[74].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[74].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[74].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[74].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[74].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[74].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[74].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[74].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[74].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[74].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[74].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[74].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[74].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[74].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[74].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[74].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[74].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[74].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[74].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[74].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[74].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[74].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[74].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[74].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[74].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[74].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[74].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[74].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[74].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[74].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[74].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[74].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[74].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[74].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[74].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[75].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[75].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[75].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[75].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[75].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[75].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[75].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[75].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[75].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[75].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[75].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[75].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[75].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[75].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[75].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[75].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[75].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[75].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[75].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[75].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[75].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[75].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[75].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[75].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[75].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[75].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[75].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[75].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[75].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[75].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[75].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[75].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[75].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[75].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[75].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[75].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[75].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[75].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[75].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[75].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[75].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[75].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[75].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[75].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[75].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[75].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[75].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[75].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[76].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[76].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[76].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[76].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[76].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[76].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[76].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[76].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[76].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[76].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[76].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[76].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[76].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[76].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[76].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[76].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[76].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[76].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[76].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[76].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[76].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[76].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[76].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[76].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[76].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[76].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[76].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[76].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[76].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[76].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[76].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[76].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[76].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[76].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[76].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[76].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[76].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[76].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[76].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[76].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[76].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[76].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[76].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[76].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[76].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[76].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[76].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[76].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[77].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[77].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[77].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[77].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[77].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[77].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[77].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[77].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[77].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[77].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[77].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[77].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[77].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[77].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[77].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[77].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[77].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[77].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[77].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[77].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[77].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[77].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[77].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[77].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[77].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[77].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[77].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[77].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[77].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[77].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[77].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[77].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[77].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[77].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[77].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[77].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[77].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[77].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[77].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[77].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[77].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[77].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[77].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[77].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[77].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[77].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[77].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[77].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[78].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[78].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[78].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[78].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[78].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[78].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[78].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[78].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[78].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[78].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[78].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[78].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[78].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[78].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[78].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[78].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[78].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[78].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[78].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[78].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[78].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[78].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[78].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[78].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[78].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[78].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[78].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[78].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[78].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[78].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[78].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[78].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[78].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[78].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[78].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[78].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[78].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[78].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[78].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[78].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[78].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[78].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[78].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[78].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[78].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[78].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[78].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[78].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[79].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[79].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[79].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[79].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[79].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[79].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[79].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[79].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[79].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[79].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[79].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[79].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[79].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[79].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[79].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[79].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[79].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[79].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[79].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[79].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[79].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[79].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[79].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[79].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[79].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[79].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[79].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[79].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[79].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[79].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[79].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[79].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[79].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[79].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[79].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[79].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[79].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[79].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[79].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[79].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[79].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[79].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[79].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[79].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[79].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[79].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[79].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[79].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[80].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[80].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[80].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[80].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[80].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[80].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[80].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[80].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[80].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[80].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[80].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[80].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[80].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[80].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[80].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[80].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[80].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[80].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[80].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[80].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[80].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[80].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[80].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[80].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[80].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[80].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[80].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[80].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[80].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[80].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[80].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[80].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[80].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[80].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[80].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[80].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[80].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[80].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[80].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[80].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[80].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[80].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[80].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[80].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[80].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[80].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[80].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[80].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[81].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[81].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[81].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[81].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[81].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[81].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[81].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[81].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[81].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[81].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[81].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[81].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[81].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[81].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[81].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[81].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[81].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[81].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[81].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[81].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[81].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[81].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[81].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[81].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[81].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[81].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[81].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[81].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[81].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[81].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[81].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[81].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[81].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[81].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[81].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[81].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[81].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[81].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[81].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[81].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[81].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[81].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[81].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[81].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[81].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[81].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[81].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[81].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[82].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[82].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[82].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[82].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[82].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[82].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[82].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[82].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[82].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[82].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[82].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[82].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[82].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[82].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[82].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[82].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[82].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[82].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[82].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[82].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[82].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[82].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[82].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[82].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[82].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[82].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[82].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[82].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[82].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[82].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[82].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[82].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[82].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[82].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[82].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[82].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[82].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[82].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[82].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[82].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[82].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[82].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[82].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[82].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[82].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[82].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[82].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[82].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[83].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[83].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[83].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[83].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[83].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[83].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[83].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[83].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[83].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[83].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[83].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[83].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[83].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[83].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[83].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[83].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[83].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[83].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[83].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[83].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[83].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[83].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[83].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[83].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[83].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[83].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[83].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[83].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[83].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[83].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[83].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[83].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[83].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[83].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[83].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[83].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[83].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[83].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[83].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[83].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[83].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[83].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[83].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[83].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[83].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[83].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[83].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[83].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[84].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[84].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[84].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[84].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[84].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[84].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[84].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[84].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[84].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[84].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[84].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[84].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[84].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[84].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[84].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[84].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[84].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[84].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[84].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[84].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[84].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[84].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[84].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[84].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[84].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[84].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[84].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[84].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[84].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[84].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[84].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[84].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[84].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[84].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[84].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[84].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[84].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[84].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[84].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[84].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[84].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[84].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[84].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[84].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[84].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[84].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[84].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[84].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[85].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[85].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[85].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[85].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[85].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[85].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[85].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[85].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[85].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[85].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[85].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[85].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[85].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[85].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[85].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[85].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[85].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[85].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[85].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[85].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[85].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[85].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[85].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[85].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[85].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[85].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[85].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[85].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[85].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[85].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[85].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[85].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[85].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[85].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[85].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[85].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[85].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[85].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[85].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[85].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[85].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[85].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[85].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[85].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[85].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[85].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[85].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[85].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[86].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[86].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[86].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[86].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[86].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[86].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[86].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[86].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[86].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[86].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[86].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[86].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[86].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[86].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[86].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[86].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[86].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[86].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[86].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[86].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[86].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[86].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[86].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[86].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[86].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[86].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[86].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[86].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[86].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[86].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[86].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[86].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[86].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[86].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[86].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[86].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[86].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[86].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[86].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[86].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[86].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[86].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[86].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[86].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[86].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[86].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[86].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[86].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[87].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[87].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[87].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[87].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[87].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[87].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[87].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[87].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[87].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[87].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[87].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[87].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[87].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[87].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[87].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[87].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[87].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[87].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[87].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[87].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[87].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[87].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[87].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[87].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[87].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[87].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[87].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[87].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[87].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[87].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[87].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[87].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[87].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[87].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[87].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[87].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[87].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[87].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[87].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[87].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[87].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[87].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[87].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[87].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[87].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[87].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[87].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[87].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[88].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[88].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[88].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[88].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[88].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[88].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[88].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[88].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[88].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[88].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[88].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[88].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[88].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[88].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[88].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[88].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[88].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[88].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[88].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[88].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[88].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[88].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[88].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[88].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[88].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[88].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[88].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[88].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[88].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[88].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[88].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[88].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[88].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[88].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[88].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[88].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[88].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[88].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[88].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[88].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[88].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[88].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[88].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[88].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[88].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[88].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[88].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[88].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[89].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[89].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[89].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[89].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[89].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[89].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[89].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[89].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[89].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[89].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[89].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[89].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[89].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[89].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[89].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[89].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[89].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[89].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[89].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[89].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[89].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[89].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[89].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[89].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[89].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[89].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[89].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[89].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[89].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[89].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[89].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[89].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[89].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[89].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[89].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[89].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[89].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[89].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[89].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[89].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[89].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[89].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[89].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[89].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[89].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[89].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[89].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[89].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[90].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[90].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[90].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[90].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[90].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[90].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[90].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[90].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[90].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[90].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[90].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[90].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[90].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[90].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[90].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[90].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[90].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[90].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[90].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[90].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[90].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[90].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[90].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[90].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[90].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[90].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[90].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[90].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[90].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[90].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[90].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[90].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[90].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[90].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[90].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[90].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[90].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[90].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[90].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[90].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[90].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[90].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[90].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[90].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[90].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[90].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[90].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[90].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[91].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[91].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[91].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[91].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[91].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[91].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[91].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[91].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[91].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[91].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[91].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[91].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[91].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[91].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[91].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[91].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[91].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[91].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[91].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[91].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[91].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[91].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[91].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[91].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[91].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[91].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[91].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[91].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[91].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[91].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[91].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[91].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[91].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[91].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[91].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[91].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[91].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[91].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[91].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[91].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[91].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[91].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[91].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[91].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[91].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[91].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[91].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[91].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[92].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[92].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[92].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[92].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[92].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[92].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[92].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[92].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[92].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[92].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[92].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[92].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[92].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[92].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[92].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[92].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[92].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[92].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[92].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[92].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[92].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[92].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[92].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[92].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[92].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[92].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[92].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[92].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[92].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[92].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[92].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[92].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[92].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[92].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[92].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[92].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[92].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[92].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[92].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[92].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[92].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[92].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[92].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[92].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[92].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[92].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[92].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[92].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[93].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[93].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[93].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[93].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[93].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[93].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[93].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[93].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[93].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[93].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[93].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[93].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[93].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[93].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[93].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[93].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[93].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[93].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[93].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[93].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[93].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[93].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[93].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[93].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[93].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[93].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[93].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[93].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[93].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[93].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[93].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[93].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[93].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[93].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[93].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[93].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[93].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[93].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[93].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[93].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[93].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[93].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[93].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[93].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[93].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[93].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[93].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[93].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[94].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[94].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[94].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[94].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[94].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[94].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[94].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[94].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[94].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[94].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[94].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[94].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[94].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[94].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[94].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[94].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[94].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[94].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[94].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[94].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[94].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[94].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[94].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[94].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[94].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[94].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[94].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[94].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[94].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[94].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[94].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[94].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[94].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[94].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[94].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[94].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[94].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[94].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[94].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[94].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[94].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[94].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[94].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[94].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[94].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[94].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[94].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[94].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[95].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[95].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[95].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[95].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[95].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[95].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[95].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[95].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[95].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[95].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[95].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[95].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[95].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[95].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[95].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[95].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[95].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[95].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[95].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[95].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[95].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[95].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[95].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[95].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[95].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[95].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[95].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[95].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[95].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[95].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[95].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[95].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[95].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[95].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[95].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[95].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[95].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[95].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[95].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[95].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[95].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[95].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[95].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[95].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[95].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[95].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[95].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[95].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {Rl2[96].al[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {Rl2[96].al[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {Rl2[96].al[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {Rl2[96].al[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {Rl2[96].al[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {Rl2[96].al[2].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {Rl2[96].al[2].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {Rl2[96].al[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[96].al[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[96].al[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[96].al[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[96].al[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[96].al[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[96].al[3].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[96].al[3].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[96].al[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[96].al[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[96].al[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[96].al[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[96].al[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[96].al[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[96].al[4].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[96].al[4].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[96].al[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[96].al[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[96].al[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[96].al[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[96].al[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[96].al[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[96].al[5].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[96].al[5].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[96].al[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {Rl2[96].al[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {Rl2[96].al[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {Rl2[96].al[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {Rl2[96].al[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {Rl2[96].al[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {Rl2[96].al[6].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {Rl2[96].al[6].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {Rl2[96].al[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {Rl2[96].al[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {Rl2[96].al[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {Rl2[96].al[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {Rl2[96].al[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {Rl2[96].al[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {Rl2[96].al[7].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {Rl2[96].al[7].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {Rl2[96].al[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[49].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[49].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[49].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[49].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[49].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[49].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[49].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[49].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[49].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[49].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[49].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[49].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[49].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[49].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[49].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[49].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[49].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[49].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[49].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[49].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[49].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[49].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[49].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[49].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[49].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[49].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[49].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[49].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[49].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[49].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[49].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[49].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[49].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[49].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[49].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[49].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[49].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[49].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[49].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[49].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[49].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[49].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[49].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[49].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[49].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[49].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[49].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[49].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[49].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[49].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[49].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[49].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[49].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[49].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[49].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[49].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[49].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[49].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[49].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[49].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[49].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[49].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[49].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[49].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[49].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[49].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[49].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[49].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[49].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[49].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[49].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[49].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[49].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[49].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[49].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[49].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[49].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[49].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[49].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[49].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[49].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[49].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[49].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[49].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[49].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[49].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[49].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[49].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[49].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[49].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[49].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[49].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[49].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[49].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[49].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[49].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[49].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[49].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[49].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[49].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[49].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[49].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[49].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[49].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[49].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[49].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[49].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[49].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[49].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[49].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[49].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[49].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[49].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[49].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[49].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[49].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[49].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[49].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[49].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[49].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[49].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[49].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[49].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[49].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[49].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[49].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[49].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[49].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[49].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[49].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[49].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[49].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[49].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[49].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[49].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[49].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[49].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[49].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[49].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[49].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[49].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[49].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[49].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[49].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[49].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[49].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[49].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[49].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[49].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[49].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[49].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[49].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[49].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[49].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[49].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[49].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[49].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[49].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[49].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[49].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[49].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[49].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[49].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[49].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[49].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[49].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[49].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[49].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[49].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[49].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[49].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[49].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[49].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[49].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[49].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[49].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[49].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[49].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[49].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[49].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[49].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[49].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[49].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[49].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[49].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[49].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[49].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[49].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[49].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[49].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[49].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[49].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[49].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[49].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[49].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[49].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[49].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[49].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[49].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[49].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[50].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[50].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[50].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[50].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[50].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[50].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[50].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[50].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[50].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[50].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[50].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[50].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[50].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[50].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[50].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[50].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[50].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[50].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[50].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[50].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[50].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[50].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[50].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[50].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[50].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[50].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[50].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[50].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[50].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[50].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[50].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[50].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[50].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[50].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[50].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[50].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[50].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[50].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[50].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[50].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[50].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[50].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[50].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[50].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[50].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[50].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[50].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[50].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[50].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[50].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[50].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[50].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[50].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[50].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[50].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[50].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[50].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[50].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[50].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[50].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[50].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[50].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[50].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[50].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[50].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[50].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[50].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[50].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[50].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[50].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[50].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[50].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[50].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[50].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[50].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[50].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[50].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[50].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[50].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[50].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[50].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[50].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[50].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[50].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[50].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[50].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[50].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[50].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[50].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[50].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[50].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[50].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[50].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[50].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[50].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[50].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[50].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[50].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[50].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[50].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[50].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[50].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[50].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[50].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[50].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[50].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[50].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[50].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[50].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[50].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[50].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[50].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[50].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[50].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[50].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[50].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[50].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[50].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[50].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[50].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[50].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[50].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[50].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[50].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[50].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[50].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[50].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[50].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[50].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[50].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[50].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[50].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[50].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[50].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[50].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[50].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[50].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[50].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[50].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[50].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[50].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[50].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[50].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[50].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[50].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[50].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[50].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[50].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[50].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[50].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[50].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[50].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[50].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[50].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[50].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[50].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[50].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[50].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[50].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[50].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[50].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[50].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[50].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[50].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[50].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[50].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[50].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[50].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[50].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[50].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[50].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[50].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[50].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[50].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[50].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[50].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[50].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[50].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[50].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[50].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[50].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[50].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[50].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[50].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[50].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[50].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[50].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[50].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[50].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[50].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[50].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[50].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[50].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[50].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[50].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[50].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[50].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[50].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[50].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[50].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[51].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[51].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[51].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[51].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[51].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[51].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[51].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[51].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[51].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[51].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[51].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[51].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[51].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[51].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[51].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[51].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[51].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[51].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[51].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[51].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[51].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[51].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[51].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[51].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[51].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[51].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[51].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[51].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[51].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[51].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[51].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[51].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[51].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[51].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[51].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[51].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[51].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[51].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[51].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[51].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[51].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[51].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[51].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[51].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[51].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[51].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[51].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[51].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[51].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[51].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[51].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[51].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[51].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[51].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[51].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[51].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[51].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[51].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[51].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[51].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[51].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[51].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[51].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[51].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[51].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[51].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[51].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[51].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[51].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[51].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[51].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[51].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[51].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[51].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[51].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[51].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[51].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[51].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[51].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[51].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[51].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[51].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[51].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[51].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[51].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[51].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[51].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[51].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[51].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[51].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[51].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[51].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[51].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[51].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[51].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[51].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[51].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[51].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[51].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[51].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[51].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[51].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[51].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[51].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[51].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[51].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[51].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[51].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[51].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[51].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[51].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[51].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[51].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[51].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[51].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[51].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[51].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[51].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[51].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[51].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[51].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[51].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[51].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[51].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[51].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[51].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[51].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[51].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[51].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[51].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[51].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[51].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[51].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[51].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[51].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[51].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[51].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[51].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[51].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[51].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[51].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[51].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[51].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[51].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[51].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[51].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[51].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[51].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[51].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[51].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[51].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[51].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[51].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[51].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[51].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[51].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[51].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[51].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[51].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[51].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[51].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[51].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[51].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[51].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[51].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[51].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[51].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[51].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[51].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[51].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[51].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[51].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[51].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[51].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[51].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[51].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[51].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[51].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[51].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[51].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[51].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[51].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[51].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[51].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[51].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[51].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[51].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[51].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[51].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[51].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[51].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[51].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[51].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[51].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[51].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[51].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[51].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[51].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[51].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[51].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[52].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[52].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[52].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[52].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[52].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[52].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[52].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[52].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[52].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[52].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[52].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[52].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[52].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[52].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[52].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[52].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[52].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[52].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[52].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[52].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[52].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[52].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[52].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[52].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[52].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[52].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[52].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[52].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[52].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[52].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[52].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[52].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[52].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[52].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[52].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[52].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[52].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[52].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[52].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[52].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[52].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[52].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[52].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[52].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[52].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[52].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[52].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[52].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[52].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[52].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[52].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[52].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[52].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[52].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[52].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[52].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[52].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[52].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[52].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[52].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[52].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[52].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[52].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[52].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[52].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[52].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[52].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[52].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[52].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[52].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[52].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[52].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[52].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[52].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[52].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[52].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[52].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[52].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[52].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[52].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[52].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[52].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[52].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[52].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[52].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[52].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[52].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[52].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[52].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[52].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[52].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[52].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[52].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[52].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[52].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[52].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[52].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[52].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[52].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[52].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[52].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[52].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[52].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[52].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[52].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[52].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[52].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[52].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[52].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[52].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[52].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[52].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[52].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[52].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[52].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[52].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[52].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[52].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[52].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[52].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[52].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[52].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[52].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[52].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[52].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[52].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[52].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[52].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[52].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[52].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[52].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[52].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[52].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[52].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[52].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[52].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[52].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[52].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[52].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[52].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[52].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[52].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[52].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[52].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[52].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[52].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[52].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[52].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[52].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[52].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[52].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[52].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[52].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[52].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[52].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[52].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[52].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[52].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[52].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[52].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[52].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[52].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[52].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[52].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[52].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[52].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[52].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[52].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[52].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[52].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[52].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[52].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[52].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[52].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[52].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[52].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[52].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[52].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[52].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[52].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[52].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[52].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[52].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[52].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[52].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[52].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[52].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[52].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[52].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[52].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[52].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[52].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[52].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[52].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[52].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[52].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[52].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[52].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[52].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[52].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[53].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[53].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[53].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[53].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[53].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[53].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[53].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[53].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[53].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[53].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[53].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[53].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[53].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[53].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[53].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[53].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[53].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[53].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[53].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[53].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[53].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[53].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[53].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[53].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[53].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[53].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[53].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[53].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[53].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[53].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[53].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[53].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[53].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[53].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[53].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[53].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[53].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[53].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[53].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[53].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[53].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[53].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[53].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[53].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[53].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[53].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[53].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[53].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[53].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[53].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[53].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[53].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[53].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[53].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[53].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[53].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[53].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[53].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[53].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[53].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[53].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[53].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[53].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[53].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[53].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[53].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[53].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[53].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[53].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[53].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[53].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[53].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[53].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[53].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[53].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[53].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[53].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[53].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[53].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[53].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[53].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[53].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[53].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[53].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[53].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[53].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[53].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[53].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[53].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[53].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[53].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[53].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[53].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[53].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[53].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[53].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[53].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[53].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[53].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[53].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[53].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[53].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[53].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[53].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[53].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[53].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[53].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[53].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[53].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[53].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[53].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[53].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[53].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[53].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[53].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[53].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[53].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[53].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[53].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[53].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[53].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[53].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[53].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[53].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[53].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[53].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[53].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[53].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[53].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[53].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[53].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[53].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[53].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[53].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[53].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[53].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[53].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[53].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[53].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[53].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[53].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[53].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[53].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[53].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[53].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[53].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[53].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[53].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[53].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[53].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[53].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[53].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[53].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[53].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[53].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[53].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[53].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[53].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[53].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[53].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[53].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[53].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[53].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[53].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[53].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[53].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[53].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[53].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[53].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[53].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[53].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[53].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[53].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[53].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[53].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[53].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[53].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[53].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[53].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[53].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[53].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[53].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[53].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[53].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[53].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[53].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[53].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[53].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[53].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[53].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[53].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[53].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[53].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[53].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[53].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[53].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[53].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[53].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[53].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[53].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[54].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[54].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[54].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[54].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[54].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[54].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[54].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[54].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[54].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[54].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[54].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[54].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[54].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[54].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[54].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[54].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[54].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[54].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[54].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[54].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[54].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[54].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[54].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[54].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[54].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[54].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[54].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[54].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[54].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[54].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[54].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[54].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[54].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[54].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[54].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[54].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[54].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[54].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[54].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[54].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[54].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[54].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[54].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[54].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[54].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[54].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[54].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[54].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[54].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[54].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[54].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[54].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[54].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[54].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[54].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[54].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[54].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[54].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[54].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[54].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[54].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[54].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[54].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[54].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[54].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[54].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[54].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[54].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[54].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[54].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[54].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[54].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[54].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[54].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[54].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[54].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[54].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[54].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[54].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[54].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[54].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[54].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[54].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[54].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[54].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[54].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[54].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[54].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[54].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[54].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[54].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[54].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[54].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[54].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[54].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[54].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[54].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[54].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[54].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[54].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[54].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[54].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[54].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[54].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[54].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[54].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[54].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[54].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[54].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[54].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[54].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[54].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[54].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[54].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[54].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[54].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[54].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[54].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[54].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[54].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[54].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[54].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[54].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[54].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[54].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[54].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[54].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[54].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[54].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[54].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[54].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[54].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[54].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[54].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[54].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[54].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[54].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[54].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[54].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[54].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[54].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[54].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[54].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[54].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[54].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[54].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[54].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[54].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[54].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[54].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[54].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[54].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[54].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[54].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[54].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[54].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[54].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[54].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[54].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[54].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[54].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[54].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[54].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[54].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[54].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[54].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[54].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[54].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[54].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[54].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[54].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[54].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[54].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[54].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[54].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[54].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[54].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[54].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[54].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[54].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[54].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[54].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[54].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[54].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[54].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[54].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[54].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[54].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[54].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[54].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[54].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[54].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[54].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[54].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[54].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[54].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[54].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[54].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[54].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[54].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[55].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[55].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[55].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[55].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[55].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[55].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[55].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[55].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[55].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[55].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[55].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[55].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[55].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[55].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[55].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[55].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[55].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[55].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[55].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[55].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[55].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[55].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[55].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[55].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[55].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[55].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[55].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[55].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[55].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[55].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[55].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[55].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[55].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[55].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[55].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[55].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[55].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[55].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[55].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[55].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[55].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[55].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[55].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[55].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[55].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[55].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[55].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[55].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[55].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[55].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[55].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[55].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[55].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[55].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[55].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[55].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[55].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[55].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[55].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[55].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[55].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[55].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[55].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[55].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[55].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[55].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[55].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[55].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[55].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[55].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[55].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[55].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[55].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[55].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[55].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[55].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[55].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[55].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[55].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[55].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[55].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[55].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[55].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[55].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[55].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[55].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[55].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[55].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[55].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[55].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[55].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[55].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[55].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[55].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[55].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[55].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[55].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[55].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[55].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[55].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[55].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[55].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[55].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[55].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[55].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[55].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[55].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[55].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[55].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[55].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[55].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[55].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[55].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[55].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[55].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[55].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[55].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[55].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[55].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[55].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[55].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[55].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[55].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[55].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[55].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[55].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[55].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[55].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[55].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[55].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[55].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[55].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[55].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[55].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[55].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[55].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[55].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[55].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[55].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[55].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[55].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[55].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[55].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[55].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[55].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[55].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[55].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[55].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[55].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[55].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[55].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[55].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[55].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[55].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[55].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[55].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[55].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[55].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[55].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[55].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[55].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[55].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[55].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[55].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[55].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[55].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[55].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[55].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[55].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[55].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[55].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[55].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[55].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[55].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[55].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[55].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[55].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[55].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[55].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[55].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[55].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[55].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[55].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[55].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[55].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[55].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[55].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[55].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[55].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[55].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[55].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[55].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[55].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[55].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[55].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[55].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[55].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[55].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[55].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[55].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[56].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[56].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[56].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[56].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[56].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[56].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[56].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[56].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[56].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[56].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[56].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[56].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[56].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[56].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[56].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[56].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[56].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[56].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[56].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[56].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[56].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[56].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[56].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[56].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[56].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[56].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[56].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[56].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[56].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[56].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[56].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[56].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[56].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[56].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[56].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[56].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[56].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[56].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[56].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[56].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[56].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[56].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[56].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[56].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[56].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[56].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[56].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[56].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[56].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[56].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[56].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[56].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[56].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[56].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[56].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[56].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[56].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[56].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[56].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[56].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[56].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[56].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[56].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[56].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[56].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[56].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[56].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[56].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[56].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[56].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[56].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[56].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[56].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[56].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[56].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[56].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[56].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[56].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[56].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[56].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[56].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[56].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[56].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[56].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[56].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[56].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[56].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[56].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[56].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[56].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[56].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[56].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[56].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[56].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[56].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[56].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[56].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[56].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[56].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[56].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[56].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[56].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[56].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[56].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[56].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[56].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[56].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[56].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[56].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[56].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[56].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[56].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[56].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[56].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[56].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[56].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[56].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[56].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[56].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[56].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[56].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[56].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[56].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[56].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[56].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[56].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[56].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[56].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[56].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[56].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[56].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[56].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[56].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[56].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[56].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[56].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[56].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[56].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[56].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[56].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[56].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[56].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[56].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[56].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[56].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[56].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[56].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[56].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[56].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[56].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[56].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[56].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[56].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[56].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[56].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[56].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[56].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[56].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[56].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[56].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[56].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[56].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[56].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[56].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[56].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[56].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[56].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[56].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[56].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[56].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[56].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[56].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[56].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[56].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[56].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[56].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[56].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[56].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[56].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[56].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[56].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[56].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[56].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[56].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[56].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[56].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[56].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[56].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[56].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[56].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[56].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[56].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[56].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[56].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[56].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[56].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[56].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[56].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[56].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[56].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[57].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[57].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[57].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[57].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[57].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[57].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[57].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[57].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[57].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[57].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[57].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[57].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[57].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[57].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[57].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[57].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[57].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[57].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[57].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[57].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[57].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[57].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[57].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[57].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[57].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[57].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[57].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[57].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[57].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[57].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[57].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[57].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[57].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[57].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[57].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[57].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[57].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[57].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[57].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[57].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[57].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[57].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[57].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[57].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[57].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[57].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[57].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[57].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[57].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[57].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[57].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[57].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[57].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[57].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[57].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[57].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[57].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[57].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[57].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[57].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[57].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[57].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[57].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[57].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[57].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[57].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[57].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[57].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[57].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[57].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[57].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[57].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[57].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[57].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[57].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[57].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[57].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[57].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[57].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[57].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[57].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[57].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[57].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[57].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[57].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[57].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[57].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[57].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[57].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[57].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[57].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[57].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[57].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[57].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[57].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[57].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[57].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[57].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[57].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[57].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[57].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[57].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[57].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[57].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[57].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[57].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[57].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[57].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[57].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[57].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[57].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[57].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[57].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[57].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[57].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[57].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[57].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[57].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[57].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[57].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[57].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[57].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[57].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[57].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[57].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[57].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[57].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[57].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[57].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[57].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[57].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[57].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[57].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[57].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[57].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[57].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[57].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[57].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[57].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[57].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[57].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[57].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[57].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[57].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[57].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[57].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[57].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[57].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[57].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[57].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[57].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[57].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[57].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[57].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[57].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[57].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[57].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[57].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[57].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[57].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[57].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[57].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[57].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[57].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[57].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[57].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[57].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[57].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[57].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[57].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[57].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[57].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[57].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[57].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[57].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[57].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[57].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[57].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[57].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[57].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[57].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[57].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[57].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[57].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[57].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[57].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[57].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[57].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[57].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[57].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[57].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[57].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[57].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[57].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[57].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[57].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[57].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[57].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[57].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[57].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[58].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[58].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[58].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[58].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[58].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[58].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[58].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[58].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[58].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[58].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[58].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[58].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[58].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[58].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[58].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[58].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[58].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[58].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[58].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[58].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[58].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[58].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[58].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[58].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[58].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[58].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[58].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[58].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[58].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[58].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[58].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[58].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[58].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[58].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[58].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[58].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[58].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[58].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[58].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[58].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[58].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[58].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[58].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[58].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[58].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[58].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[58].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[58].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[58].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[58].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[58].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[58].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[58].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[58].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[58].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[58].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[58].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[58].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[58].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[58].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[58].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[58].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[58].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[58].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[58].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[58].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[58].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[58].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[58].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[58].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[58].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[58].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[58].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[58].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[58].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[58].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[58].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[58].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[58].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[58].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[58].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[58].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[58].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[58].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[58].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[58].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[58].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[58].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[58].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[58].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[58].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[58].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[58].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[58].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[58].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[58].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[58].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[58].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[58].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[58].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[58].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[58].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[58].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[58].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[58].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[58].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[58].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[58].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[58].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[58].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[58].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[58].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[58].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[58].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[58].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[58].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[58].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[58].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[58].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[58].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[58].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[58].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[58].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[58].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[58].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[58].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[58].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[58].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[58].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[58].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[58].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[58].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[58].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[58].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[58].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[58].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[58].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[58].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[58].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[58].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[58].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[58].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[58].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[58].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[58].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[58].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[58].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[58].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[58].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[58].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[58].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[58].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[58].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[58].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[58].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[58].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[58].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[58].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[58].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[58].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[58].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[58].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[58].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[58].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[58].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[58].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[58].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[58].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[58].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[58].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[58].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[58].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[58].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[58].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[58].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[58].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[58].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[58].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[58].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[58].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[58].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[58].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[58].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[58].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[58].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[58].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[58].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[58].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[58].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[58].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[58].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[58].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[58].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[58].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[58].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[58].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[58].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[58].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[58].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[58].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[59].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[59].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[59].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[59].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[59].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[59].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[59].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[59].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[59].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[59].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[59].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[59].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[59].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[59].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[59].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[59].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[59].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[59].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[59].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[59].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[59].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[59].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[59].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[59].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[59].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[59].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[59].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[59].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[59].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[59].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[59].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[59].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[59].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[59].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[59].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[59].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[59].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[59].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[59].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[59].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[59].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[59].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[59].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[59].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[59].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[59].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[59].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[59].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[59].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[59].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[59].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[59].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[59].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[59].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[59].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[59].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[59].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[59].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[59].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[59].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[59].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[59].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[59].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[59].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[59].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[59].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[59].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[59].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[59].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[59].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[59].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[59].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[59].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[59].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[59].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[59].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[59].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[59].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[59].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[59].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[59].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[59].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[59].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[59].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[59].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[59].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[59].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[59].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[59].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[59].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[59].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[59].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[59].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[59].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[59].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[59].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[59].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[59].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[59].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[59].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[59].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[59].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[59].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[59].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[59].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[59].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[59].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[59].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[59].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[59].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[59].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[59].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[59].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[59].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[59].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[59].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[59].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[59].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[59].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[59].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[59].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[59].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[59].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[59].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[59].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[59].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[59].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[59].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[59].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[59].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[59].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[59].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[59].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[59].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[59].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[59].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[59].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[59].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[59].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[59].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[59].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[59].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[59].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[59].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[59].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[59].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[59].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[59].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[59].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[59].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[59].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[59].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[59].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[59].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[59].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[59].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[59].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[59].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[59].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[59].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[59].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[59].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[59].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[59].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[59].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[59].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[59].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[59].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[59].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[59].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[59].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[59].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[59].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[59].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[59].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[59].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[59].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[59].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[59].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[59].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[59].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[59].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[59].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[59].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[59].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[59].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[59].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[59].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[59].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[59].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[59].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[59].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[59].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[59].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[59].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[59].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[59].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[59].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[59].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[59].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[60].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[60].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[60].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[60].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[60].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[60].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[60].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[60].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[60].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[60].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[60].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[60].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[60].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[60].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[60].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[60].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[60].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[60].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[60].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[60].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[60].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[60].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[60].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[60].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[60].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[60].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[60].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[60].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[60].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[60].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[60].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[60].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[60].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[60].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[60].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[60].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[60].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[60].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[60].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[60].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[60].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[60].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[60].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[60].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[60].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[60].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[60].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[60].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[60].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[60].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[60].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[60].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[60].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[60].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[60].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[60].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[60].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[60].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[60].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[60].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[60].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[60].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[60].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[60].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[60].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[60].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[60].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[60].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[60].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[60].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[60].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[60].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[60].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[60].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[60].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[60].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[60].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[60].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[60].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[60].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[60].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[60].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[60].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[60].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[60].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[60].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[60].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[60].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[60].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[60].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[60].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[60].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[60].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[60].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[60].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[60].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[60].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[60].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[60].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[60].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[60].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[60].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[60].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[60].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[60].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[60].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[60].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[60].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[60].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[60].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[60].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[60].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[60].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[60].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[60].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[60].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[60].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[60].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[60].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[60].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[60].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[60].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[60].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[60].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[60].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[60].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[60].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[60].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[60].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[60].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[60].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[60].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[60].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[60].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[60].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[60].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[60].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[60].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[60].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[60].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[60].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[60].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[60].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[60].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[60].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[60].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[60].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[60].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[60].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[60].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[60].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[60].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[60].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[60].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[60].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[60].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[60].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[60].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[60].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[60].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[60].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[60].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[60].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[60].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[60].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[60].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[60].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[60].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[60].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[60].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[60].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[60].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[60].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[60].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[60].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[60].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[60].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[60].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[60].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[60].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[60].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[60].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[60].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[60].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[60].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[60].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[60].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[60].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[60].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[60].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[60].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[60].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[60].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[60].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[60].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[60].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[60].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[60].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[60].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[60].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[61].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[61].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[61].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[61].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[61].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[61].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[61].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[61].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[61].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[61].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[61].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[61].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[61].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[61].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[61].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[61].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[61].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[61].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[61].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[61].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[61].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[61].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[61].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[61].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[61].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[61].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[61].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[61].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[61].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[61].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[61].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[61].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[61].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[61].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[61].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[61].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[61].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[61].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[61].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[61].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[61].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[61].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[61].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[61].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[61].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[61].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[61].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[61].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[61].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[61].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[61].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[61].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[61].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[61].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[61].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[61].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[61].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[61].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[61].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[61].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[61].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[61].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[61].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[61].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[61].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[61].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[61].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[61].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[61].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[61].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[61].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[61].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[61].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[61].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[61].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[61].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[61].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[61].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[61].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[61].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[61].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[61].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[61].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[61].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[61].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[61].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[61].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[61].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[61].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[61].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[61].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[61].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[61].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[61].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[61].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[61].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[61].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[61].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[61].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[61].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[61].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[61].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[61].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[61].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[61].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[61].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[61].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[61].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[61].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[61].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[61].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[61].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[61].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[61].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[61].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[61].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[61].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[61].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[61].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[61].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[61].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[61].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[61].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[61].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[61].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[61].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[61].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[61].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[61].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[61].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[61].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[61].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[61].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[61].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[61].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[61].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[61].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[61].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[61].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[61].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[61].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[61].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[61].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[61].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[61].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[61].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[61].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[61].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[61].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[61].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[61].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[61].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[61].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[61].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[61].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[61].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[61].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[61].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[61].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[61].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[61].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[61].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[61].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[61].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[61].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[61].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[61].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[61].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[61].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[61].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[61].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[61].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[61].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[61].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[61].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[61].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[61].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[61].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[61].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[61].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[61].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[61].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[61].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[61].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[61].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[61].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[61].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[61].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[61].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[61].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[61].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[61].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[61].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[61].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[61].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[61].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[61].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[61].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[61].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[61].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[62].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[62].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[62].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[62].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[62].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[62].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[62].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[62].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[62].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[62].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[62].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[62].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[62].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[62].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[62].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[62].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[62].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[62].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[62].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[62].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[62].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[62].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[62].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[62].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[62].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[62].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[62].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[62].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[62].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[62].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[62].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[62].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[62].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[62].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[62].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[62].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[62].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[62].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[62].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[62].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[62].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[62].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[62].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[62].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[62].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[62].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[62].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[62].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[62].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[62].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[62].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[62].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[62].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[62].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[62].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[62].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[62].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[62].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[62].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[62].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[62].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[62].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[62].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[62].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[62].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[62].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[62].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[62].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[62].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[62].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[62].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[62].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[62].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[62].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[62].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[62].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[62].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[62].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[62].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[62].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[62].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[62].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[62].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[62].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[62].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[62].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[62].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[62].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[62].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[62].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[62].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[62].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[62].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[62].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[62].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[62].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[62].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[62].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[62].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[62].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[62].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[62].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[62].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[62].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[62].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[62].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[62].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[62].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[62].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[62].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[62].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[62].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[62].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[62].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[62].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[62].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[62].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[62].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[62].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[62].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[62].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[62].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[62].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[62].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[62].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[62].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[62].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[62].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[62].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[62].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[62].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[62].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[62].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[62].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[62].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[62].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[62].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[62].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[62].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[62].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[62].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[62].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[62].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[62].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[62].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[62].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[62].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[62].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[62].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[62].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[62].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[62].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[62].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[62].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[62].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[62].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[62].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[62].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[62].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[62].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[62].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[62].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[62].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[62].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[62].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[62].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[62].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[62].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[62].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[62].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[62].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[62].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[62].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[62].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[62].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[62].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[62].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[62].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[62].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[62].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[62].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[62].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[62].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[62].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[62].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[62].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[62].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[62].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[62].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[62].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[62].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[62].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[62].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[62].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[62].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[62].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[62].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[62].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[62].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[62].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[63].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[63].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[63].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[63].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[63].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[63].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[63].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[63].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[63].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[63].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[63].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[63].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[63].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[63].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[63].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[63].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[63].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[63].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[63].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[63].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[63].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[63].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[63].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[63].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[63].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[63].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[63].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[63].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[63].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[63].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[63].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[63].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[63].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[63].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[63].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[63].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[63].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[63].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[63].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[63].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[63].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[63].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[63].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[63].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[63].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[63].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[63].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[63].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[63].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[63].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[63].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[63].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[63].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[63].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[63].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[63].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[63].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[63].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[63].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[63].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[63].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[63].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[63].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[63].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[63].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[63].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[63].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[63].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[63].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[63].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[63].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[63].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[63].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[63].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[63].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[63].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[63].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[63].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[63].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[63].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[63].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[63].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[63].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[63].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[63].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[63].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[63].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[63].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[63].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[63].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[63].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[63].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[63].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[63].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[63].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[63].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[63].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[63].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[63].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[63].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[63].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[63].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[63].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[63].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[63].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[63].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[63].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[63].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[63].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[63].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[63].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[63].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[63].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[63].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[63].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[63].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[63].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[63].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[63].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[63].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[63].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[63].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[63].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[63].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[63].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[63].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[63].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[63].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[63].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[63].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[63].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[63].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[63].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[63].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[63].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[63].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[63].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[63].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[63].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[63].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[63].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[63].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[63].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[63].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[63].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[63].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[63].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[63].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[63].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[63].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[63].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[63].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[63].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[63].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[63].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[63].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[63].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[63].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[63].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[63].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[63].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[63].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[63].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[63].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[63].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[63].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[63].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[63].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[63].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[63].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[63].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[63].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[63].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[63].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[63].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[63].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[63].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[63].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[63].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[63].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[63].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[63].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[63].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[63].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[63].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[63].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[63].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[63].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[63].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[63].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[63].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[63].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[63].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[63].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[63].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[63].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[63].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[63].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[63].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[63].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[64].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[64].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[64].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[64].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[64].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[64].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[64].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[64].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[64].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[64].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[64].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[64].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[64].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[64].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[64].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[64].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[64].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[64].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[64].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[64].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[64].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[64].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[64].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[64].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[64].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[64].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[64].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[64].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[64].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[64].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[64].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[64].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[64].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[64].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[64].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[64].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[64].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[64].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[64].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[64].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[64].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[64].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[64].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[64].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[64].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[64].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[64].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[64].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[64].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[64].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[64].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[64].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[64].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[64].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[64].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[64].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[64].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[64].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[64].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[64].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[64].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[64].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[64].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[64].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[64].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[64].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[64].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[64].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[64].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[64].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[64].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[64].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[64].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[64].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[64].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[64].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[64].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[64].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[64].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[64].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[64].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[64].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[64].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[64].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[64].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[64].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[64].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[64].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[64].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[64].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[64].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[64].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[64].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[64].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[64].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[64].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[64].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[64].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[64].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[64].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[64].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[64].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[64].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[64].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[64].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[64].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[64].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[64].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[64].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[64].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[64].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[64].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[64].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[64].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[64].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[64].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[64].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[64].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[64].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[64].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[64].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[64].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[64].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[64].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[64].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[64].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[64].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[64].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[64].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[64].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[64].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[64].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[64].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[64].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[64].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[64].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[64].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[64].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[64].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[64].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[64].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[64].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[64].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[64].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[64].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[64].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[64].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[64].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[64].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[64].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[64].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[64].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[64].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[64].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[64].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[64].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[64].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[64].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[64].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[64].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[64].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[64].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[64].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[64].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[64].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[64].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[64].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[64].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[64].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[64].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[64].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[64].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[64].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[64].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[64].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[64].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[64].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[64].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[64].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[64].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[64].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[64].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[64].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[64].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[64].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[64].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[64].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[64].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[64].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[64].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[64].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[64].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[64].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[64].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[64].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[64].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[64].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[64].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[64].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[64].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[65].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[65].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[65].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[65].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[65].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[65].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[65].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[65].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[65].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[65].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[65].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[65].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[65].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[65].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[65].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[65].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[65].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[65].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[65].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[65].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[65].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[65].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[65].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[65].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[65].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[65].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[65].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[65].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[65].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[65].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[65].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[65].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[65].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[65].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[65].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[65].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[65].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[65].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[65].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[65].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[65].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[65].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[65].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[65].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[65].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[65].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[65].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[65].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[65].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[65].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[65].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[65].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[65].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[65].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[65].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[65].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[65].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[65].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[65].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[65].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[65].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[65].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[65].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[65].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[65].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[65].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[65].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[65].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[65].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[65].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[65].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[65].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[65].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[65].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[65].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[65].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[65].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[65].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[65].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[65].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[65].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[65].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[65].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[65].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[65].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[65].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[65].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[65].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[65].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[65].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[65].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[65].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[65].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[65].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[65].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[65].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[65].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[65].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[65].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[65].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[65].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[65].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[65].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[65].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[65].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[65].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[65].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[65].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[65].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[65].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[65].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[65].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[65].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[65].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[65].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[65].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[65].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[65].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[65].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[65].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[65].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[65].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[65].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[65].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[65].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[65].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[65].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[65].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[65].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[65].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[65].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[65].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[65].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[65].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[65].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[65].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[65].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[65].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[65].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[65].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[65].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[65].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[65].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[65].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[65].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[65].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[65].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[65].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[65].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[65].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[65].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[65].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[65].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[65].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[65].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[65].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[65].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[65].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[65].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[65].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[65].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[65].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[65].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[65].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[65].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[65].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[65].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[65].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[65].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[65].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[65].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[65].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[65].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[65].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[65].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[65].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[65].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[65].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[65].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[65].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[65].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[65].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[65].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[65].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[65].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[65].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[65].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[65].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[65].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[65].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[65].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[65].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[65].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[65].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[65].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[65].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[65].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[65].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[65].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[65].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[66].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[66].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[66].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[66].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[66].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[66].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[66].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[66].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[66].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[66].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[66].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[66].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[66].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[66].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[66].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[66].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[66].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[66].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[66].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[66].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[66].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[66].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[66].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[66].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[66].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[66].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[66].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[66].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[66].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[66].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[66].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[66].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[66].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[66].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[66].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[66].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[66].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[66].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[66].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[66].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[66].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[66].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[66].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[66].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[66].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[66].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[66].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[66].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[66].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[66].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[66].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[66].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[66].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[66].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[66].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[66].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[66].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[66].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[66].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[66].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[66].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[66].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[66].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[66].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[66].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[66].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[66].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[66].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[66].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[66].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[66].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[66].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[66].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[66].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[66].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[66].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[66].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[66].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[66].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[66].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[66].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[66].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[66].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[66].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[66].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[66].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[66].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[66].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[66].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[66].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[66].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[66].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[66].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[66].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[66].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[66].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[66].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[66].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[66].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[66].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[66].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[66].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[66].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[66].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[66].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[66].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[66].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[66].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[66].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[66].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[66].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[66].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[66].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[66].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[66].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[66].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[66].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[66].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[66].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[66].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[66].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[66].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[66].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[66].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[66].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[66].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[66].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[66].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[66].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[66].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[66].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[66].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[66].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[66].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[66].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[66].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[66].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[66].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[66].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[66].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[66].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[66].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[66].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[66].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[66].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[66].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[66].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[66].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[66].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[66].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[66].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[66].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[66].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[66].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[66].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[66].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[66].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[66].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[66].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[66].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[66].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[66].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[66].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[66].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[66].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[66].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[66].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[66].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[66].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[66].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[66].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[66].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[66].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[66].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[66].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[66].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[66].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[66].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[66].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[66].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[66].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[66].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[66].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[66].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[66].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[66].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[66].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[66].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[66].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[66].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[66].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[66].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[66].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[66].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[66].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[66].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[66].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[66].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[66].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[66].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[67].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[67].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[67].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[67].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[67].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[67].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[67].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[67].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[67].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[67].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[67].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[67].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[67].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[67].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[67].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[67].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[67].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[67].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[67].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[67].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[67].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[67].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[67].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[67].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[67].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[67].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[67].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[67].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[67].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[67].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[67].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[67].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[67].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[67].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[67].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[67].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[67].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[67].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[67].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[67].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[67].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[67].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[67].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[67].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[67].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[67].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[67].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[67].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[67].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[67].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[67].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[67].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[67].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[67].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[67].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[67].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[67].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[67].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[67].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[67].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[67].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[67].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[67].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[67].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[67].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[67].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[67].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[67].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[67].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[67].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[67].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[67].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[67].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[67].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[67].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[67].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[67].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[67].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[67].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[67].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[67].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[67].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[67].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[67].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[67].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[67].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[67].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[67].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[67].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[67].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[67].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[67].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[67].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[67].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[67].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[67].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[67].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[67].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[67].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[67].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[67].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[67].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[67].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[67].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[67].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[67].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[67].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[67].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[67].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[67].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[67].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[67].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[67].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[67].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[67].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[67].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[67].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[67].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[67].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[67].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[67].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[67].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[67].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[67].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[67].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[67].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[67].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[67].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[67].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[67].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[67].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[67].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[67].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[67].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[67].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[67].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[67].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[67].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[67].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[67].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[67].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[67].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[67].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[67].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[67].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[67].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[67].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[67].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[67].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[67].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[67].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[67].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[67].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[67].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[67].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[67].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[67].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[67].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[67].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[67].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[67].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[67].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[67].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[67].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[67].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[67].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[67].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[67].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[67].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[67].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[67].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[67].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[67].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[67].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[67].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[67].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[67].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[67].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[67].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[67].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[67].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[67].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[67].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[67].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[67].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[67].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[67].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[67].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[67].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[67].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[67].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[67].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[67].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[67].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[67].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[67].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[67].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[67].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[67].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[67].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[68].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[68].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[68].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[68].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[68].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[68].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[68].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[68].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[68].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[68].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[68].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[68].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[68].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[68].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[68].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[68].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[68].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[68].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[68].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[68].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[68].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[68].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[68].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[68].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[68].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[68].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[68].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[68].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[68].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[68].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[68].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[68].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[68].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[68].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[68].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[68].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[68].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[68].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[68].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[68].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[68].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[68].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[68].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[68].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[68].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[68].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[68].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[68].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[68].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[68].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[68].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[68].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[68].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[68].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[68].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[68].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[68].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[68].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[68].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[68].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[68].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[68].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[68].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[68].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[68].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[68].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[68].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[68].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[68].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[68].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[68].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[68].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[68].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[68].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[68].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[68].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[68].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[68].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[68].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[68].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[68].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[68].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[68].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[68].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[68].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[68].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[68].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[68].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[68].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[68].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[68].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[68].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[68].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[68].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[68].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[68].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[68].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[68].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[68].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[68].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[68].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[68].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[68].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[68].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[68].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[68].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[68].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[68].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[68].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[68].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[68].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[68].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[68].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[68].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[68].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[68].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[68].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[68].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[68].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[68].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[68].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[68].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[68].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[68].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[68].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[68].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[68].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[68].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[68].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[68].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[68].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[68].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[68].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[68].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[68].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[68].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[68].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[68].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[68].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[68].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[68].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[68].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[68].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[68].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[68].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[68].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[68].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[68].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[68].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[68].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[68].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[68].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[68].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[68].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[68].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[68].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[68].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[68].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[68].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[68].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[68].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[68].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[68].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[68].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[68].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[68].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[68].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[68].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[68].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[68].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[68].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[68].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[68].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[68].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[68].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[68].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[68].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[68].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[68].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[68].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[68].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[68].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[68].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[68].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[68].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[68].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[68].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[68].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[68].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[68].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[68].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[68].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[68].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[68].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[68].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[68].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[68].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[68].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[68].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[68].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[69].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[69].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[69].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[69].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[69].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[69].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[69].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[69].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[69].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[69].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[69].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[69].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[69].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[69].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[69].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[69].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[69].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[69].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[69].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[69].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[69].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[69].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[69].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[69].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[69].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[69].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[69].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[69].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[69].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[69].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[69].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[69].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[69].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[69].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[69].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[69].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[69].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[69].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[69].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[69].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[69].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[69].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[69].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[69].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[69].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[69].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[69].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[69].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[69].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[69].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[69].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[69].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[69].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[69].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[69].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[69].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[69].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[69].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[69].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[69].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[69].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[69].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[69].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[69].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[69].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[69].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[69].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[69].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[69].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[69].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[69].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[69].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[69].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[69].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[69].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[69].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[69].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[69].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[69].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[69].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[69].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[69].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[69].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[69].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[69].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[69].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[69].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[69].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[69].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[69].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[69].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[69].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[69].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[69].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[69].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[69].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[69].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[69].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[69].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[69].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[69].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[69].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[69].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[69].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[69].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[69].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[69].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[69].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[69].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[69].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[69].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[69].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[69].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[69].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[69].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[69].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[69].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[69].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[69].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[69].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[69].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[69].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[69].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[69].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[69].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[69].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[69].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[69].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[69].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[69].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[69].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[69].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[69].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[69].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[69].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[69].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[69].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[69].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[69].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[69].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[69].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[69].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[69].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[69].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[69].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[69].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[69].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[69].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[69].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[69].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[69].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[69].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[69].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[69].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[69].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[69].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[69].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[69].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[69].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[69].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[69].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[69].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[69].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[69].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[69].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[69].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[69].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[69].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[69].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[69].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[69].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[69].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[69].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[69].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[69].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[69].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[69].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[69].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[69].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[69].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[69].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[69].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[69].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[69].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[69].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[69].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[69].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[69].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[69].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[69].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[69].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[69].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[69].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[69].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[69].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[69].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[69].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[69].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[69].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[69].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[70].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[70].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[70].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[70].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[70].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[70].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[70].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[70].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[70].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[70].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[70].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[70].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[70].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[70].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[70].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[70].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[70].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[70].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[70].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[70].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[70].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[70].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[70].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[70].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[70].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[70].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[70].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[70].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[70].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[70].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[70].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[70].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[70].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[70].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[70].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[70].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[70].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[70].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[70].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[70].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[70].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[70].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[70].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[70].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[70].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[70].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[70].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[70].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[70].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[70].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[70].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[70].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[70].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[70].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[70].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[70].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[70].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[70].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[70].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[70].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[70].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[70].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[70].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[70].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[70].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[70].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[70].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[70].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[70].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[70].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[70].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[70].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[70].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[70].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[70].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[70].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[70].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[70].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[70].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[70].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[70].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[70].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[70].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[70].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[70].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[70].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[70].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[70].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[70].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[70].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[70].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[70].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[70].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[70].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[70].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[70].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[70].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[70].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[70].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[70].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[70].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[70].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[70].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[70].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[70].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[70].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[70].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[70].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[70].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[70].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[70].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[70].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[70].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[70].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[70].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[70].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[70].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[70].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[70].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[70].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[70].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[70].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[70].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[70].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[70].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[70].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[70].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[70].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[70].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[70].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[70].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[70].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[70].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[70].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[70].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[70].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[70].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[70].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[70].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[70].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[70].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[70].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[70].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[70].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[70].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[70].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[70].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[70].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[70].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[70].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[70].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[70].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[70].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[70].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[70].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[70].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[70].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[70].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[70].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[70].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[70].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[70].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[70].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[70].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[70].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[70].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[70].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[70].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[70].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[70].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[70].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[70].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[70].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[70].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[70].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[70].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[70].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[70].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[70].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[70].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[70].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[70].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[70].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[70].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[70].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[70].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[70].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[70].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[70].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[70].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[70].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[70].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[70].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[70].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[70].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[70].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[70].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[70].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[70].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[70].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[71].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[71].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[71].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[71].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[71].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[71].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[71].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[71].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[71].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[71].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[71].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[71].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[71].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[71].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[71].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[71].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[71].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[71].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[71].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[71].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[71].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[71].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[71].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[71].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[71].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[71].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[71].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[71].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[71].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[71].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[71].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[71].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[71].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[71].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[71].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[71].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[71].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[71].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[71].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[71].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[71].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[71].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[71].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[71].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[71].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[71].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[71].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[71].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[71].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[71].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[71].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[71].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[71].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[71].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[71].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[71].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[71].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[71].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[71].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[71].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[71].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[71].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[71].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[71].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[71].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[71].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[71].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[71].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[71].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[71].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[71].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[71].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[71].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[71].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[71].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[71].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[71].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[71].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[71].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[71].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[71].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[71].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[71].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[71].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[71].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[71].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[71].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[71].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[71].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[71].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[71].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[71].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[71].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[71].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[71].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[71].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[71].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[71].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[71].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[71].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[71].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[71].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[71].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[71].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[71].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[71].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[71].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[71].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[71].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[71].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[71].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[71].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[71].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[71].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[71].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[71].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[71].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[71].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[71].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[71].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[71].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[71].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[71].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[71].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[71].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[71].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[71].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[71].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[71].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[71].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[71].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[71].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[71].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[71].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[71].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[71].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[71].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[71].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[71].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[71].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[71].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[71].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[71].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[71].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[71].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[71].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[71].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[71].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[71].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[71].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[71].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[71].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[71].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[71].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[71].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[71].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[71].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[71].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[71].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[71].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[71].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[71].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[71].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[71].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[71].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[71].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[71].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[71].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[71].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[71].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[71].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[71].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[71].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[71].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[71].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[71].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[71].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[71].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[71].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[71].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[71].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[71].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[71].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[71].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[71].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[71].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[71].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[71].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[71].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[71].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[71].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[71].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[71].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[71].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[71].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[71].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[71].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[71].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[71].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[71].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[72].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[72].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[72].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[72].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[72].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[72].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[72].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[72].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[72].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[72].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[72].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[72].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[72].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[72].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[72].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[72].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[72].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[72].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[72].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[72].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[72].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[72].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[72].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[72].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[72].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[72].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[72].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[72].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[72].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[72].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[72].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[72].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[72].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[72].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[72].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[72].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[72].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[72].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[72].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[72].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[72].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[72].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[72].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[72].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[72].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[72].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[72].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[72].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[72].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[72].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[72].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[72].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[72].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[72].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[72].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[72].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[72].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[72].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[72].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[72].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[72].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[72].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[72].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[72].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[72].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[72].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[72].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[72].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[72].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[72].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[72].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[72].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[72].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[72].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[72].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[72].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[72].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[72].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[72].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[72].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[72].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[72].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[72].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[72].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[72].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[72].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[72].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[72].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[72].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[72].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[72].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[72].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[72].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[72].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[72].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[72].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[72].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[72].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[72].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[72].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[72].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[72].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[72].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[72].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[72].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[72].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[72].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[72].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[72].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[72].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[72].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[72].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[72].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[72].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[72].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[72].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[72].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[72].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[72].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[72].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[72].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[72].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[72].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[72].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[72].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[72].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[72].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[72].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[72].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[72].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[72].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[72].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[72].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[72].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[72].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[72].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[72].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[72].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[72].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[72].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[72].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[72].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[72].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[72].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[72].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[72].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[72].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[72].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[72].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[72].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[72].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[72].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[72].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[72].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[72].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[72].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[72].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[72].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[72].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[72].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[72].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[72].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[72].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[72].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[72].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[72].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[72].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[72].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[72].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[72].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[72].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[72].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[72].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[72].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[72].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[72].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[72].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[72].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[72].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[72].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[72].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[72].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[72].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[72].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[72].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[72].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[72].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[72].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[72].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[72].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[72].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[72].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[72].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[72].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[72].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[72].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[72].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[72].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[72].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[72].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[73].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[73].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[73].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[73].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[73].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[73].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[73].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[73].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[73].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[73].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[73].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[73].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[73].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[73].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[73].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[73].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[73].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[73].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[73].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[73].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[73].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[73].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[73].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[73].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[73].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[73].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[73].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[73].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[73].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[73].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[73].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[73].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[73].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[73].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[73].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[73].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[73].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[73].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[73].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[73].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[73].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[73].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[73].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[73].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[73].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[73].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[73].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[73].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[73].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[73].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[73].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[73].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[73].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[73].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[73].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[73].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[73].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[73].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[73].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[73].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[73].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[73].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[73].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[73].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[73].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[73].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[73].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[73].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[73].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[73].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[73].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[73].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[73].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[73].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[73].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[73].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[73].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[73].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[73].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[73].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[73].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[73].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[73].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[73].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[73].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[73].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[73].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[73].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[73].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[73].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[73].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[73].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[73].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[73].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[73].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[73].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[73].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[73].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[73].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[73].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[73].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[73].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[73].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[73].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[73].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[73].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[73].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[73].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[73].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[73].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[73].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[73].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[73].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[73].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[73].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[73].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[73].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[73].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[73].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[73].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[73].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[73].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[73].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[73].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[73].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[73].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[73].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[73].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[73].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[73].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[73].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[73].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[73].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[73].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[73].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[73].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[73].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[73].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[73].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[73].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[73].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[73].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[73].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[73].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[73].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[73].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[73].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[73].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[73].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[73].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[73].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[73].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[73].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[73].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[73].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[73].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[73].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[73].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[73].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[73].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[73].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[73].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[73].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[73].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[73].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[73].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[73].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[73].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[73].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[73].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[73].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[73].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[73].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[73].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[73].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[73].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[73].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[73].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[73].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[73].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[73].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[73].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[73].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[73].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[73].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[73].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[73].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[73].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[73].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[73].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[73].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[73].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[73].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[73].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[73].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[73].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[73].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[73].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[73].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[73].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[74].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[74].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[74].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[74].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[74].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[74].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[74].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[74].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[74].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[74].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[74].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[74].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[74].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[74].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[74].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[74].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[74].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[74].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[74].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[74].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[74].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[74].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[74].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[74].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[74].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[74].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[74].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[74].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[74].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[74].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[74].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[74].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[74].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[74].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[74].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[74].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[74].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[74].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[74].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[74].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[74].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[74].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[74].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[74].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[74].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[74].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[74].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[74].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[74].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[74].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[74].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[74].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[74].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[74].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[74].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[74].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[74].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[74].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[74].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[74].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[74].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[74].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[74].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[74].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[74].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[74].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[74].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[74].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[74].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[74].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[74].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[74].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[74].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[74].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[74].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[74].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[74].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[74].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[74].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[74].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[74].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[74].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[74].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[74].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[74].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[74].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[74].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[74].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[74].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[74].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[74].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[74].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[74].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[74].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[74].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[74].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[74].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[74].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[74].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[74].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[74].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[74].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[74].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[74].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[74].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[74].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[74].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[74].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[74].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[74].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[74].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[74].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[74].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[74].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[74].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[74].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[74].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[74].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[74].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[74].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[74].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[74].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[74].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[74].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[74].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[74].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[74].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[74].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[74].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[74].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[74].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[74].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[74].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[74].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[74].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[74].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[74].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[74].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[74].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[74].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[74].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[74].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[74].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[74].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[74].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[74].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[74].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[74].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[74].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[74].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[74].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[74].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[74].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[74].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[74].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[74].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[74].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[74].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[74].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[74].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[74].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[74].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[74].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[74].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[74].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[74].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[74].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[74].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[74].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[74].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[74].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[74].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[74].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[74].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[74].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[74].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[74].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[74].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[74].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[74].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[74].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[74].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[74].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[74].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[74].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[74].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[74].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[74].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[74].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[74].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[74].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[74].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[74].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[74].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[74].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[74].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[74].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[74].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[74].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[74].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[75].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[75].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[75].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[75].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[75].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[75].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[75].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[75].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[75].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[75].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[75].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[75].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[75].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[75].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[75].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[75].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[75].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[75].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[75].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[75].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[75].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[75].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[75].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[75].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[75].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[75].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[75].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[75].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[75].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[75].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[75].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[75].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[75].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[75].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[75].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[75].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[75].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[75].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[75].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[75].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[75].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[75].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[75].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[75].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[75].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[75].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[75].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[75].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[75].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[75].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[75].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[75].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[75].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[75].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[75].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[75].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[75].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[75].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[75].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[75].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[75].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[75].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[75].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[75].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[75].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[75].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[75].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[75].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[75].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[75].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[75].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[75].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[75].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[75].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[75].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[75].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[75].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[75].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[75].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[75].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[75].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[75].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[75].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[75].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[75].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[75].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[75].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[75].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[75].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[75].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[75].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[75].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[75].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[75].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[75].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[75].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[75].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[75].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[75].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[75].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[75].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[75].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[75].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[75].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[75].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[75].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[75].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[75].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[75].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[75].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[75].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[75].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[75].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[75].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[75].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[75].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[75].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[75].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[75].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[75].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[75].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[75].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[75].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[75].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[75].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[75].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[75].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[75].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[75].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[75].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[75].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[75].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[75].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[75].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[75].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[75].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[75].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[75].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[75].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[75].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[75].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[75].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[75].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[75].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[75].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[75].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[75].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[75].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[75].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[75].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[75].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[75].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[75].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[75].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[75].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[75].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[75].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[75].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[75].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[75].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[75].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[75].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[75].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[75].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[75].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[75].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[75].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[75].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[75].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[75].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[75].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[75].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[75].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[75].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[75].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[75].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[75].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[75].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[75].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[75].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[75].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[75].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[75].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[75].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[75].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[75].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[75].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[75].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[75].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[75].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[75].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[75].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[75].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[75].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[75].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[75].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[75].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[75].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[75].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[75].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[76].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[76].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[76].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[76].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[76].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[76].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[76].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[76].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[76].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[76].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[76].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[76].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[76].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[76].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[76].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[76].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[76].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[76].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[76].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[76].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[76].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[76].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[76].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[76].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[76].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[76].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[76].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[76].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[76].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[76].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[76].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[76].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[76].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[76].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[76].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[76].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[76].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[76].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[76].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[76].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[76].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[76].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[76].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[76].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[76].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[76].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[76].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[76].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[76].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[76].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[76].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[76].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[76].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[76].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[76].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[76].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[76].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[76].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[76].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[76].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[76].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[76].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[76].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[76].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[76].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[76].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[76].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[76].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[76].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[76].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[76].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[76].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[76].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[76].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[76].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[76].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[76].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[76].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[76].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[76].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[76].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[76].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[76].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[76].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[76].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[76].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[76].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[76].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[76].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[76].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[76].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[76].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[76].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[76].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[76].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[76].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[76].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[76].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[76].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[76].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[76].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[76].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[76].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[76].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[76].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[76].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[76].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[76].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[76].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[76].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[76].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[76].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[76].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[76].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[76].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[76].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[76].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[76].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[76].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[76].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[76].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[76].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[76].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[76].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[76].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[76].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[76].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[76].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[76].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[76].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[76].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[76].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[76].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[76].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[76].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[76].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[76].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[76].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[76].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[76].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[76].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[76].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[76].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[76].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[76].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[76].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[76].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[76].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[76].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[76].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[76].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[76].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[76].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[76].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[76].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[76].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[76].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[76].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[76].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[76].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[76].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[76].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[76].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[76].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[76].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[76].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[76].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[76].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[76].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[76].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[76].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[76].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[76].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[76].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[76].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[76].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[76].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[76].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[76].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[76].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[76].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[76].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[76].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[76].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[76].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[76].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[76].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[76].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[76].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[76].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[76].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[76].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[76].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[76].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[76].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[76].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[76].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[76].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[76].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[76].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[77].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[77].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[77].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[77].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[77].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[77].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[77].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[77].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[77].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[77].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[77].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[77].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[77].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[77].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[77].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[77].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[77].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[77].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[77].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[77].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[77].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[77].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[77].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[77].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[77].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[77].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[77].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[77].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[77].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[77].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[77].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[77].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[77].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[77].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[77].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[77].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[77].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[77].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[77].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[77].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[77].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[77].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[77].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[77].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[77].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[77].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[77].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[77].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[77].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[77].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[77].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[77].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[77].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[77].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[77].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[77].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[77].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[77].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[77].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[77].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[77].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[77].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[77].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[77].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[77].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[77].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[77].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[77].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[77].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[77].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[77].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[77].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[77].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[77].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[77].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[77].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[77].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[77].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[77].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[77].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[77].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[77].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[77].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[77].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[77].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[77].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[77].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[77].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[77].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[77].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[77].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[77].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[77].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[77].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[77].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[77].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[77].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[77].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[77].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[77].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[77].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[77].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[77].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[77].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[77].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[77].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[77].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[77].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[77].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[77].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[77].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[77].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[77].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[77].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[77].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[77].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[77].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[77].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[77].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[77].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[77].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[77].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[77].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[77].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[77].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[77].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[77].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[77].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[77].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[77].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[77].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[77].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[77].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[77].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[77].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[77].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[77].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[77].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[77].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[77].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[77].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[77].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[77].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[77].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[77].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[77].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[77].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[77].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[77].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[77].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[77].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[77].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[77].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[77].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[77].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[77].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[77].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[77].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[77].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[77].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[77].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[77].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[77].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[77].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[77].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[77].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[77].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[77].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[77].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[77].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[77].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[77].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[77].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[77].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[77].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[77].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[77].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[77].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[77].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[77].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[77].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[77].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[77].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[77].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[77].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[77].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[77].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[77].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[77].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[77].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[77].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[77].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[77].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[77].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[77].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[77].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[77].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[77].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[77].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[77].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[78].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[78].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[78].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[78].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[78].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[78].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[78].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[78].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[78].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[78].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[78].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[78].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[78].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[78].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[78].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[78].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[78].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[78].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[78].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[78].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[78].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[78].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[78].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[78].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[78].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[78].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[78].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[78].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[78].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[78].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[78].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[78].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[78].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[78].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[78].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[78].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[78].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[78].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[78].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[78].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[78].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[78].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[78].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[78].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[78].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[78].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[78].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[78].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[78].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[78].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[78].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[78].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[78].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[78].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[78].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[78].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[78].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[78].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[78].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[78].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[78].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[78].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[78].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[78].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[78].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[78].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[78].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[78].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[78].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[78].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[78].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[78].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[78].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[78].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[78].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[78].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[78].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[78].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[78].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[78].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[78].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[78].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[78].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[78].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[78].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[78].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[78].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[78].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[78].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[78].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[78].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[78].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[78].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[78].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[78].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[78].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[78].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[78].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[78].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[78].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[78].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[78].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[78].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[78].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[78].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[78].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[78].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[78].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[78].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[78].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[78].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[78].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[78].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[78].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[78].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[78].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[78].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[78].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[78].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[78].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[78].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[78].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[78].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[78].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[78].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[78].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[78].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[78].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[78].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[78].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[78].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[78].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[78].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[78].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[78].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[78].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[78].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[78].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[78].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[78].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[78].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[78].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[78].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[78].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[78].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[78].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[78].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[78].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[78].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[78].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[78].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[78].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[78].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[78].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[78].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[78].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[78].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[78].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[78].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[78].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[78].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[78].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[78].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[78].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[78].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[78].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[78].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[78].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[78].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[78].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[78].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[78].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[78].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[78].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[78].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[78].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[78].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[78].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[78].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[78].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[78].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[78].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[78].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[78].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[78].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[78].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[78].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[78].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[78].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[78].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[78].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[78].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[78].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[78].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[78].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[78].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[78].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[78].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[78].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[78].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[79].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[79].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[79].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[79].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[79].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[79].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[79].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[79].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[79].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[79].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[79].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[79].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[79].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[79].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[79].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[79].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[79].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[79].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[79].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[79].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[79].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[79].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[79].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[79].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[79].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[79].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[79].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[79].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[79].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[79].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[79].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[79].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[79].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[79].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[79].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[79].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[79].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[79].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[79].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[79].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[79].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[79].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[79].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[79].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[79].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[79].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[79].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[79].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[79].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[79].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[79].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[79].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[79].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[79].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[79].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[79].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[79].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[79].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[79].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[79].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[79].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[79].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[79].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[79].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[79].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[79].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[79].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[79].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[79].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[79].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[79].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[79].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[79].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[79].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[79].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[79].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[79].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[79].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[79].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[79].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[79].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[79].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[79].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[79].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[79].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[79].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[79].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[79].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[79].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[79].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[79].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[79].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[79].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[79].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[79].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[79].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[79].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[79].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[79].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[79].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[79].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[79].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[79].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[79].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[79].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[79].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[79].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[79].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[79].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[79].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[79].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[79].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[79].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[79].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[79].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[79].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[79].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[79].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[79].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[79].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[79].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[79].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[79].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[79].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[79].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[79].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[79].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[79].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[79].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[79].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[79].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[79].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[79].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[79].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[79].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[79].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[79].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[79].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[79].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[79].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[79].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[79].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[79].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[79].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[79].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[79].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[79].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[79].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[79].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[79].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[79].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[79].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[79].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[79].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[79].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[79].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[79].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[79].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[79].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[79].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[79].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[79].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[79].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[79].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[79].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[79].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[79].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[79].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[79].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[79].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[79].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[79].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[79].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[79].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[79].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[79].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[79].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[79].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[79].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[79].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[79].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[79].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[79].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[79].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[79].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[79].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[79].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[79].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[79].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[79].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[79].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[79].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[79].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[79].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[79].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[79].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[79].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[79].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[79].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[79].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[80].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[80].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[80].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[80].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[80].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[80].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[80].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[80].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[80].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[80].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[80].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[80].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[80].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[80].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[80].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[80].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[80].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[80].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[80].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[80].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[80].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[80].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[80].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[80].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[80].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[80].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[80].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[80].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[80].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[80].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[80].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[80].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[80].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[80].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[80].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[80].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[80].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[80].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[80].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[80].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[80].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[80].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[80].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[80].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[80].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[80].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[80].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[80].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[80].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[80].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[80].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[80].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[80].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[80].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[80].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[80].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[80].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[80].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[80].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[80].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[80].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[80].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[80].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[80].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[80].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[80].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[80].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[80].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[80].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[80].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[80].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[80].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[80].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[80].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[80].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[80].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[80].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[80].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[80].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[80].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[80].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[80].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[80].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[80].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[80].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[80].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[80].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[80].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[80].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[80].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[80].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[80].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[80].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[80].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[80].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[80].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[80].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[80].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[80].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[80].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[80].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[80].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[80].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[80].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[80].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[80].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[80].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[80].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[80].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[80].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[80].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[80].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[80].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[80].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[80].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[80].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[80].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[80].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[80].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[80].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[80].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[80].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[80].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[80].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[80].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[80].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[80].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[80].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[80].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[80].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[80].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[80].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[80].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[80].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[80].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[80].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[80].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[80].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[80].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[80].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[80].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[80].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[80].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[80].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[80].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[80].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[80].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[80].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[80].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[80].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[80].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[80].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[80].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[80].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[80].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[80].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[80].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[80].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[80].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[80].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[80].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[80].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[80].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[80].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[80].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[80].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[80].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[80].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[80].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[80].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[80].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[80].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[80].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[80].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[80].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[80].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[80].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[80].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[80].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[80].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[80].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[80].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[80].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[80].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[80].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[80].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[80].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[80].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[80].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[80].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[80].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[80].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[80].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[80].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[80].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[80].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[80].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[80].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[80].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[80].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[81].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[81].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[81].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[81].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[81].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[81].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[81].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[81].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[81].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[81].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[81].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[81].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[81].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[81].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[81].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[81].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[81].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[81].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[81].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[81].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[81].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[81].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[81].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[81].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[81].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[81].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[81].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[81].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[81].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[81].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[81].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[81].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[81].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[81].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[81].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[81].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[81].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[81].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[81].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[81].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[81].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[81].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[81].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[81].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[81].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[81].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[81].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[81].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[81].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[81].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[81].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[81].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[81].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[81].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[81].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[81].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[81].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[81].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[81].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[81].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[81].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[81].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[81].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[81].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[81].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[81].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[81].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[81].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[81].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[81].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[81].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[81].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[81].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[81].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[81].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[81].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[81].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[81].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[81].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[81].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[81].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[81].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[81].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[81].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[81].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[81].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[81].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[81].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[81].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[81].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[81].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[81].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[81].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[81].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[81].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[81].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[81].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[81].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[81].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[81].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[81].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[81].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[81].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[81].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[81].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[81].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[81].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[81].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[81].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[81].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[81].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[81].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[81].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[81].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[81].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[81].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[81].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[81].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[81].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[81].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[81].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[81].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[81].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[81].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[81].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[81].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[81].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[81].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[81].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[81].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[81].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[81].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[81].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[81].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[81].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[81].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[81].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[81].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[81].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[81].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[81].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[81].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[81].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[81].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[81].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[81].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[81].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[81].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[81].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[81].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[81].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[81].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[81].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[81].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[81].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[81].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[81].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[81].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[81].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[81].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[81].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[81].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[81].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[81].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[81].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[81].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[81].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[81].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[81].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[81].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[81].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[81].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[81].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[81].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[81].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[81].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[81].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[81].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[81].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[81].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[81].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[81].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[81].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[81].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[81].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[81].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[81].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[81].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[81].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[81].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[81].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[81].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[81].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[81].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[81].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[81].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[81].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[81].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[81].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[81].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[82].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[82].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[82].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[82].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[82].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[82].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[82].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[82].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[82].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[82].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[82].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[82].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[82].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[82].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[82].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[82].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[82].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[82].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[82].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[82].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[82].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[82].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[82].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[82].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[82].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[82].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[82].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[82].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[82].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[82].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[82].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[82].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[82].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[82].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[82].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[82].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[82].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[82].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[82].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[82].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[82].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[82].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[82].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[82].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[82].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[82].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[82].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[82].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[82].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[82].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[82].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[82].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[82].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[82].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[82].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[82].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[82].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[82].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[82].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[82].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[82].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[82].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[82].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[82].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[82].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[82].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[82].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[82].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[82].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[82].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[82].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[82].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[82].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[82].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[82].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[82].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[82].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[82].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[82].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[82].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[82].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[82].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[82].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[82].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[82].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[82].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[82].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[82].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[82].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[82].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[82].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[82].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[82].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[82].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[82].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[82].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[82].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[82].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[82].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[82].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[82].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[82].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[82].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[82].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[82].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[82].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[82].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[82].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[82].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[82].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[82].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[82].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[82].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[82].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[82].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[82].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[82].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[82].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[82].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[82].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[82].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[82].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[82].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[82].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[82].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[82].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[82].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[82].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[82].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[82].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[82].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[82].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[82].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[82].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[82].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[82].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[82].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[82].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[82].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[82].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[82].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[82].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[82].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[82].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[82].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[82].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[82].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[82].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[82].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[82].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[82].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[82].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[82].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[82].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[82].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[82].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[82].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[82].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[82].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[82].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[82].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[82].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[82].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[82].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[82].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[82].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[82].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[82].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[82].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[82].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[82].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[82].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[82].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[82].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[82].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[82].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[82].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[82].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[82].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[82].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[82].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[82].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[82].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[82].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[82].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[82].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[82].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[82].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[82].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[82].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[82].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[82].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[82].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[82].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[82].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[82].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[82].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[82].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[82].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[82].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[83].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[83].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[83].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[83].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[83].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[83].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[83].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[83].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[83].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[83].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[83].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[83].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[83].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[83].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[83].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[83].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[83].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[83].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[83].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[83].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[83].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[83].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[83].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[83].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[83].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[83].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[83].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[83].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[83].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[83].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[83].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[83].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[83].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[83].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[83].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[83].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[83].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[83].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[83].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[83].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[83].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[83].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[83].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[83].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[83].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[83].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[83].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[83].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[83].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[83].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[83].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[83].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[83].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[83].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[83].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[83].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[83].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[83].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[83].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[83].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[83].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[83].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[83].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[83].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[83].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[83].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[83].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[83].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[83].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[83].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[83].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[83].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[83].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[83].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[83].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[83].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[83].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[83].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[83].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[83].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[83].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[83].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[83].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[83].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[83].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[83].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[83].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[83].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[83].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[83].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[83].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[83].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[83].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[83].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[83].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[83].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[83].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[83].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[83].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[83].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[83].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[83].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[83].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[83].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[83].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[83].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[83].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[83].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[83].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[83].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[83].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[83].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[83].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[83].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[83].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[83].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[83].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[83].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[83].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[83].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[83].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[83].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[83].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[83].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[83].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[83].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[83].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[83].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[83].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[83].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[83].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[83].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[83].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[83].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[83].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[83].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[83].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[83].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[83].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[83].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[83].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[83].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[83].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[83].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[83].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[83].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[83].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[83].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[83].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[83].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[83].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[83].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[83].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[83].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[83].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[83].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[83].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[83].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[83].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[83].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[83].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[83].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[83].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[83].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[83].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[83].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[83].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[83].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[83].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[83].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[83].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[83].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[83].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[83].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[83].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[83].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[83].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[83].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[83].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[83].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[83].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[83].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[83].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[83].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[83].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[83].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[83].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[83].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[83].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[83].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[83].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[83].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[83].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[83].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[83].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[83].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[83].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[83].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[83].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[83].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[84].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[84].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[84].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[84].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[84].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[84].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[84].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[84].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[84].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[84].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[84].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[84].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[84].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[84].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[84].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[84].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[84].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[84].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[84].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[84].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[84].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[84].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[84].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[84].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[84].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[84].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[84].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[84].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[84].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[84].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[84].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[84].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[84].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[84].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[84].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[84].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[84].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[84].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[84].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[84].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[84].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[84].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[84].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[84].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[84].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[84].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[84].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[84].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[84].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[84].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[84].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[84].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[84].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[84].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[84].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[84].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[84].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[84].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[84].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[84].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[84].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[84].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[84].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[84].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[84].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[84].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[84].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[84].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[84].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[84].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[84].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[84].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[84].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[84].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[84].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[84].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[84].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[84].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[84].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[84].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[84].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[84].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[84].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[84].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[84].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[84].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[84].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[84].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[84].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[84].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[84].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[84].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[84].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[84].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[84].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[84].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[84].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[84].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[84].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[84].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[84].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[84].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[84].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[84].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[84].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[84].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[84].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[84].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[84].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[84].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[84].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[84].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[84].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[84].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[84].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[84].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[84].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[84].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[84].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[84].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[84].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[84].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[84].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[84].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[84].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[84].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[84].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[84].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[84].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[84].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[84].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[84].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[84].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[84].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[84].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[84].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[84].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[84].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[84].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[84].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[84].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[84].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[84].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[84].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[84].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[84].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[84].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[84].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[84].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[84].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[84].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[84].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[84].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[84].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[84].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[84].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[84].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[84].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[84].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[84].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[84].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[84].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[84].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[84].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[84].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[84].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[84].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[84].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[84].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[84].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[84].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[84].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[84].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[84].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[84].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[84].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[84].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[84].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[84].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[84].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[84].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[84].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[84].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[84].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[84].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[84].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[84].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[84].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[84].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[84].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[84].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[84].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[84].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[84].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[84].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[84].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[84].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[84].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[84].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[84].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[85].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[85].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[85].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[85].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[85].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[85].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[85].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[85].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[85].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[85].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[85].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[85].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[85].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[85].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[85].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[85].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[85].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[85].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[85].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[85].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[85].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[85].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[85].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[85].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[85].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[85].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[85].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[85].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[85].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[85].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[85].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[85].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[85].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[85].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[85].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[85].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[85].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[85].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[85].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[85].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[85].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[85].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[85].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[85].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[85].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[85].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[85].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[85].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[85].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[85].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[85].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[85].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[85].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[85].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[85].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[85].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[85].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[85].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[85].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[85].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[85].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[85].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[85].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[85].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[85].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[85].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[85].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[85].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[85].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[85].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[85].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[85].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[85].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[85].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[85].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[85].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[85].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[85].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[85].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[85].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[85].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[85].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[85].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[85].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[85].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[85].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[85].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[85].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[85].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[85].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[85].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[85].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[85].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[85].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[85].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[85].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[85].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[85].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[85].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[85].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[85].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[85].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[85].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[85].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[85].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[85].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[85].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[85].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[85].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[85].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[85].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[85].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[85].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[85].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[85].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[85].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[85].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[85].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[85].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[85].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[85].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[85].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[85].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[85].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[85].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[85].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[85].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[85].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[85].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[85].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[85].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[85].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[85].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[85].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[85].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[85].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[85].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[85].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[85].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[85].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[85].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[85].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[85].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[85].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[85].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[85].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[85].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[85].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[85].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[85].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[85].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[85].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[85].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[85].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[85].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[85].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[85].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[85].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[85].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[85].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[85].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[85].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[85].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[85].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[85].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[85].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[85].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[85].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[85].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[85].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[85].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[85].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[85].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[85].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[85].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[85].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[85].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[85].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[85].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[85].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[85].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[85].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[85].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[85].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[85].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[85].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[85].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[85].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[85].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[85].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[85].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[85].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[85].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[85].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[85].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[85].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[85].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[85].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[85].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[85].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[86].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[86].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[86].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[86].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[86].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[86].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[86].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[86].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[86].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[86].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[86].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[86].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[86].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[86].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[86].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[86].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[86].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[86].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[86].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[86].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[86].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[86].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[86].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[86].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[86].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[86].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[86].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[86].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[86].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[86].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[86].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[86].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[86].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[86].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[86].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[86].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[86].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[86].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[86].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[86].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[86].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[86].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[86].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[86].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[86].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[86].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[86].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[86].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[86].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[86].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[86].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[86].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[86].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[86].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[86].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[86].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[86].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[86].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[86].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[86].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[86].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[86].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[86].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[86].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[86].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[86].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[86].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[86].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[86].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[86].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[86].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[86].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[86].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[86].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[86].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[86].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[86].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[86].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[86].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[86].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[86].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[86].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[86].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[86].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[86].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[86].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[86].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[86].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[86].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[86].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[86].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[86].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[86].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[86].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[86].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[86].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[86].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[86].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[86].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[86].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[86].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[86].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[86].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[86].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[86].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[86].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[86].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[86].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[86].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[86].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[86].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[86].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[86].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[86].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[86].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[86].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[86].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[86].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[86].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[86].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[86].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[86].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[86].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[86].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[86].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[86].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[86].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[86].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[86].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[86].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[86].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[86].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[86].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[86].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[86].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[86].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[86].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[86].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[86].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[86].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[86].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[86].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[86].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[86].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[86].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[86].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[86].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[86].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[86].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[86].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[86].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[86].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[86].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[86].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[86].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[86].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[86].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[86].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[86].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[86].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[86].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[86].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[86].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[86].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[86].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[86].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[86].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[86].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[86].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[86].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[86].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[86].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[86].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[86].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[86].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[86].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[86].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[86].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[86].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[86].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[86].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[86].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[86].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[86].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[86].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[86].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[86].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[86].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[86].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[86].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[86].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[86].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[86].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[86].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[86].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[86].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[86].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[86].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[86].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[86].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[87].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[87].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[87].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[87].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[87].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[87].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[87].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[87].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[87].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[87].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[87].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[87].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[87].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[87].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[87].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[87].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[87].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[87].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[87].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[87].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[87].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[87].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[87].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[87].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[87].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[87].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[87].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[87].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[87].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[87].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[87].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[87].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[87].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[87].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[87].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[87].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[87].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[87].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[87].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[87].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[87].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[87].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[87].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[87].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[87].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[87].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[87].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[87].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[87].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[87].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[87].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[87].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[87].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[87].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[87].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[87].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[87].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[87].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[87].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[87].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[87].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[87].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[87].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[87].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[87].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[87].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[87].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[87].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[87].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[87].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[87].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[87].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[87].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[87].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[87].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[87].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[87].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[87].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[87].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[87].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[87].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[87].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[87].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[87].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[87].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[87].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[87].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[87].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[87].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[87].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[87].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[87].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[87].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[87].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[87].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[87].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[87].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[87].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[87].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[87].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[87].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[87].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[87].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[87].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[87].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[87].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[87].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[87].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[87].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[87].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[87].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[87].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[87].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[87].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[87].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[87].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[87].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[87].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[87].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[87].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[87].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[87].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[87].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[87].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[87].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[87].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[87].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[87].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[87].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[87].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[87].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[87].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[87].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[87].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[87].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[87].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[87].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[87].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[87].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[87].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[87].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[87].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[87].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[87].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[87].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[87].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[87].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[87].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[87].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[87].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[87].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[87].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[87].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[87].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[87].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[87].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[87].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[87].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[87].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[87].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[87].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[87].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[87].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[87].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[87].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[87].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[87].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[87].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[87].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[87].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[87].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[87].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[87].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[87].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[87].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[87].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[87].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[87].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[87].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[87].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[87].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[87].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[87].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[87].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[87].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[87].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[87].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[87].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[87].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[87].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[87].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[87].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[87].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[87].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[87].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[87].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[87].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[87].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[87].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[87].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[88].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[88].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[88].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[88].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[88].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[88].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[88].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[88].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[88].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[88].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[88].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[88].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[88].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[88].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[88].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[88].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[88].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[88].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[88].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[88].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[88].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[88].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[88].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[88].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[88].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[88].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[88].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[88].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[88].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[88].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[88].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[88].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[88].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[88].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[88].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[88].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[88].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[88].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[88].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[88].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[88].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[88].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[88].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[88].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[88].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[88].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[88].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[88].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[88].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[88].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[88].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[88].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[88].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[88].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[88].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[88].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[88].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[88].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[88].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[88].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[88].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[88].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[88].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[88].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[88].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[88].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[88].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[88].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[88].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[88].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[88].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[88].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[88].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[88].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[88].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[88].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[88].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[88].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[88].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[88].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[88].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[88].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[88].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[88].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[88].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[88].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[88].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[88].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[88].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[88].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[88].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[88].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[88].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[88].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[88].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[88].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[88].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[88].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[88].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[88].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[88].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[88].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[88].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[88].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[88].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[88].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[88].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[88].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[88].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[88].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[88].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[88].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[88].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[88].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[88].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[88].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[88].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[88].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[88].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[88].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[88].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[88].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[88].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[88].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[88].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[88].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[88].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[88].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[88].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[88].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[88].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[88].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[88].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[88].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[88].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[88].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[88].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[88].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[88].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[88].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[88].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[88].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[88].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[88].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[88].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[88].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[88].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[88].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[88].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[88].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[88].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[88].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[88].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[88].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[88].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[88].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[88].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[88].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[88].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[88].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[88].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[88].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[88].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[88].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[88].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[88].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[88].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[88].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[88].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[88].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[88].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[88].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[88].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[88].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[88].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[88].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[88].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[88].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[88].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[88].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[88].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[88].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[88].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[88].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[88].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[88].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[88].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[88].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[88].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[88].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[88].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[88].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[88].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[88].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[88].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[88].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[88].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[88].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[88].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[88].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[89].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[89].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[89].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[89].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[89].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[89].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[89].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[89].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[89].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[89].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[89].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[89].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[89].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[89].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[89].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[89].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[89].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[89].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[89].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[89].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[89].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[89].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[89].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[89].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[89].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[89].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[89].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[89].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[89].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[89].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[89].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[89].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[89].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[89].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[89].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[89].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[89].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[89].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[89].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[89].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[89].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[89].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[89].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[89].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[89].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[89].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[89].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[89].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[89].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[89].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[89].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[89].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[89].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[89].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[89].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[89].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[89].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[89].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[89].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[89].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[89].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[89].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[89].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[89].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[89].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[89].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[89].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[89].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[89].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[89].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[89].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[89].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[89].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[89].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[89].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[89].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[89].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[89].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[89].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[89].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[89].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[89].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[89].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[89].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[89].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[89].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[89].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[89].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[89].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[89].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[89].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[89].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[89].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[89].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[89].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[89].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[89].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[89].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[89].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[89].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[89].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[89].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[89].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[89].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[89].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[89].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[89].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[89].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[89].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[89].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[89].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[89].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[89].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[89].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[89].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[89].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[89].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[89].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[89].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[89].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[89].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[89].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[89].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[89].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[89].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[89].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[89].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[89].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[89].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[89].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[89].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[89].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[89].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[89].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[89].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[89].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[89].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[89].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[89].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[89].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[89].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[89].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[89].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[89].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[89].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[89].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[89].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[89].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[89].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[89].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[89].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[89].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[89].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[89].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[89].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[89].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[89].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[89].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[89].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[89].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[89].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[89].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[89].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[89].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[89].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[89].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[89].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[89].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[89].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[89].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[89].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[89].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[89].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[89].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[89].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[89].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[89].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[89].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[89].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[89].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[89].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[89].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[89].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[89].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[89].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[89].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[89].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[89].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[89].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[89].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[89].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[89].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[89].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[89].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[89].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[89].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[89].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[89].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[89].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[89].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[90].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[90].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[90].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[90].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[90].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[90].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[90].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[90].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[90].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[90].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[90].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[90].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[90].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[90].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[90].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[90].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[90].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[90].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[90].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[90].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[90].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[90].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[90].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[90].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[90].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[90].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[90].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[90].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[90].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[90].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[90].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[90].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[90].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[90].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[90].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[90].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[90].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[90].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[90].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[90].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[90].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[90].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[90].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[90].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[90].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[90].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[90].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[90].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[90].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[90].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[90].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[90].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[90].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[90].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[90].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[90].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[90].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[90].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[90].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[90].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[90].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[90].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[90].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[90].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[90].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[90].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[90].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[90].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[90].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[90].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[90].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[90].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[90].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[90].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[90].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[90].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[90].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[90].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[90].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[90].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[90].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[90].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[90].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[90].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[90].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[90].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[90].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[90].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[90].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[90].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[90].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[90].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[90].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[90].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[90].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[90].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[90].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[90].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[90].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[90].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[90].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[90].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[90].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[90].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[90].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[90].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[90].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[90].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[90].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[90].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[90].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[90].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[90].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[90].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[90].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[90].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[90].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[90].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[90].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[90].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[90].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[90].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[90].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[90].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[90].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[90].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[90].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[90].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[90].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[90].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[90].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[90].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[90].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[90].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[90].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[90].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[90].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[90].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[90].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[90].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[90].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[90].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[90].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[90].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[90].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[90].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[90].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[90].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[90].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[90].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[90].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[90].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[90].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[90].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[90].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[90].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[90].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[90].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[90].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[90].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[90].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[90].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[90].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[90].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[90].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[90].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[90].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[90].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[90].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[90].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[90].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[90].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[90].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[90].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[90].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[90].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[90].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[90].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[90].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[90].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[90].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[90].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[90].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[90].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[90].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[90].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[90].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[90].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[90].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[90].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[90].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[90].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[90].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[90].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[90].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[90].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[90].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[90].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[90].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[90].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[91].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[91].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[91].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[91].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[91].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[91].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[91].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[91].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[91].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[91].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[91].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[91].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[91].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[91].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[91].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[91].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[91].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[91].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[91].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[91].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[91].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[91].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[91].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[91].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[91].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[91].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[91].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[91].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[91].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[91].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[91].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[91].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[91].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[91].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[91].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[91].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[91].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[91].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[91].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[91].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[91].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[91].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[91].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[91].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[91].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[91].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[91].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[91].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[91].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[91].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[91].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[91].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[91].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[91].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[91].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[91].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[91].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[91].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[91].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[91].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[91].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[91].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[91].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[91].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[91].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[91].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[91].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[91].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[91].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[91].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[91].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[91].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[91].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[91].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[91].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[91].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[91].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[91].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[91].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[91].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[91].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[91].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[91].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[91].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[91].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[91].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[91].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[91].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[91].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[91].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[91].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[91].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[91].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[91].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[91].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[91].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[91].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[91].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[91].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[91].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[91].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[91].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[91].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[91].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[91].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[91].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[91].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[91].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[91].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[91].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[91].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[91].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[91].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[91].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[91].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[91].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[91].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[91].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[91].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[91].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[91].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[91].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[91].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[91].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[91].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[91].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[91].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[91].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[91].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[91].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[91].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[91].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[91].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[91].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[91].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[91].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[91].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[91].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[91].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[91].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[91].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[91].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[91].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[91].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[91].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[91].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[91].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[91].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[91].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[91].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[91].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[91].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[91].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[91].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[91].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[91].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[91].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[91].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[91].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[91].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[91].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[91].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[91].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[91].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[91].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[91].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[91].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[91].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[91].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[91].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[91].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[91].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[91].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[91].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[91].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[91].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[91].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[91].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[91].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[91].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[91].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[91].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[91].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[91].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[91].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[91].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[91].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[91].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[91].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[91].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[91].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[91].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[91].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[91].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[91].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[91].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[91].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[91].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[91].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[91].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[92].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[92].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[92].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[92].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[92].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[92].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[92].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[92].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[92].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[92].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[92].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[92].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[92].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[92].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[92].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[92].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[92].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[92].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[92].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[92].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[92].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[92].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[92].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[92].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[92].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[92].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[92].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[92].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[92].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[92].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[92].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[92].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[92].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[92].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[92].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[92].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[92].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[92].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[92].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[92].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[92].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[92].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[92].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[92].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[92].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[92].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[92].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[92].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[92].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[92].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[92].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[92].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[92].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[92].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[92].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[92].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[92].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[92].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[92].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[92].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[92].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[92].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[92].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[92].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[92].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[92].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[92].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[92].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[92].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[92].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[92].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[92].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[92].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[92].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[92].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[92].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[92].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[92].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[92].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[92].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[92].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[92].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[92].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[92].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[92].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[92].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[92].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[92].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[92].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[92].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[92].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[92].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[92].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[92].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[92].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[92].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[92].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[92].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[92].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[92].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[92].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[92].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[92].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[92].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[92].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[92].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[92].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[92].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[92].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[92].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[92].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[92].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[92].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[92].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[92].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[92].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[92].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[92].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[92].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[92].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[92].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[92].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[92].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[92].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[92].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[92].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[92].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[92].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[92].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[92].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[92].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[92].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[92].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[92].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[92].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[92].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[92].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[92].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[92].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[92].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[92].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[92].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[92].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[92].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[92].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[92].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[92].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[92].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[92].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[92].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[92].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[92].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[92].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[92].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[92].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[92].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[92].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[92].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[92].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[92].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[92].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[92].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[92].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[92].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[92].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[92].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[92].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[92].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[92].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[92].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[92].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[92].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[92].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[92].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[92].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[92].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[92].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[92].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[92].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[92].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[92].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[92].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[92].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[92].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[92].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[92].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[92].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[92].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[92].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[92].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[92].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[92].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[92].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[92].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[92].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[92].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[92].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[92].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[92].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[92].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[93].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[93].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[93].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[93].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[93].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[93].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[93].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[93].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[93].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[93].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[93].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[93].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[93].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[93].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[93].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[93].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[93].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[93].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[93].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[93].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[93].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[93].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[93].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[93].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[93].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[93].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[93].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[93].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[93].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[93].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[93].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[93].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[93].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[93].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[93].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[93].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[93].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[93].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[93].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[93].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[93].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[93].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[93].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[93].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[93].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[93].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[93].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[93].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[93].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[93].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[93].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[93].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[93].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[93].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[93].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[93].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[93].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[93].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[93].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[93].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[93].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[93].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[93].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[93].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[93].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[93].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[93].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[93].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[93].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[93].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[93].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[93].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[93].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[93].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[93].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[93].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[93].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[93].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[93].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[93].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[93].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[93].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[93].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[93].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[93].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[93].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[93].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[93].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[93].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[93].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[93].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[93].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[93].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[93].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[93].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[93].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[93].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[93].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[93].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[93].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[93].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[93].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[93].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[93].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[93].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[93].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[93].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[93].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[93].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[93].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[93].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[93].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[93].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[93].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[93].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[93].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[93].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[93].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[93].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[93].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[93].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[93].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[93].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[93].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[93].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[93].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[93].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[93].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[93].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[93].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[93].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[93].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[93].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[93].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[93].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[93].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[93].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[93].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[93].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[93].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[93].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[93].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[93].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[93].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[93].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[93].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[93].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[93].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[93].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[93].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[93].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[93].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[93].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[93].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[93].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[93].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[93].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[93].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[93].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[93].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[93].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[93].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[93].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[93].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[93].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[93].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[93].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[93].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[93].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[93].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[93].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[93].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[93].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[93].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[93].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[93].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[93].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[93].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[93].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[93].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[93].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[93].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[93].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[93].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[93].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[93].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[93].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[93].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[93].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[93].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[93].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[93].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[93].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[93].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[93].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[93].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[93].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[93].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[93].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[93].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[94].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[94].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[94].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[94].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[94].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[94].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[94].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[94].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[94].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[94].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[94].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[94].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[94].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[94].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[94].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[94].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[94].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[94].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[94].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[94].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[94].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[94].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[94].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[94].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[94].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[94].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[94].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[94].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[94].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[94].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[94].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[94].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[94].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[94].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[94].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[94].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[94].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[94].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[94].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[94].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[94].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[94].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[94].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[94].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[94].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[94].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[94].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[94].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[94].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[94].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[94].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[94].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[94].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[94].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[94].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[94].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[94].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[94].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[94].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[94].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[94].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[94].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[94].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[94].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[94].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[94].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[94].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[94].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[94].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[94].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[94].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[94].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[94].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[94].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[94].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[94].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[94].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[94].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[94].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[94].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[94].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[94].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[94].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[94].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[94].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[94].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[94].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[94].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[94].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[94].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[94].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[94].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[94].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[94].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[94].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[94].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[94].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[94].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[94].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[94].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[94].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[94].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[94].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[94].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[94].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[94].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[94].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[94].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[94].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[94].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[94].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[94].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[94].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[94].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[94].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[94].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[94].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[94].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[94].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[94].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[94].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[94].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[94].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[94].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[94].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[94].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[94].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[94].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[94].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[94].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[94].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[94].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[94].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[94].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[94].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[94].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[94].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[94].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[94].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[94].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[94].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[94].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[94].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[94].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[94].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[94].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[94].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[94].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[94].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[94].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[94].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[94].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[94].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[94].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[94].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[94].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[94].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[94].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[94].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[94].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[94].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[94].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[94].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[94].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[94].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[94].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[94].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[94].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[94].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[94].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[94].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[94].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[94].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[94].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[94].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[94].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[94].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[94].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[94].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[94].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[94].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[94].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[94].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[94].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[94].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[94].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[94].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[94].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[94].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[94].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[94].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[94].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[94].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[94].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[94].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[94].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[94].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[94].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[94].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[94].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[95].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[95].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[95].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[95].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[95].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[95].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[95].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[95].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[95].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[95].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[95].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[95].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[95].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[95].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[95].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[95].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[95].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[95].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[95].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[95].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[95].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[95].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[95].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[95].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[95].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[95].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[95].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[95].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[95].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[95].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[95].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[95].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[95].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[95].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[95].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[95].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[95].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[95].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[95].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[95].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[95].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[95].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[95].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[95].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[95].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[95].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[95].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[95].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[95].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[95].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[95].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[95].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[95].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[95].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[95].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[95].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[95].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[95].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[95].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[95].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[95].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[95].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[95].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[95].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[95].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[95].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[95].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[95].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[95].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[95].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[95].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[95].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[95].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[95].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[95].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[95].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[95].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[95].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[95].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[95].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[95].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[95].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[95].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[95].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[95].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[95].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[95].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[95].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[95].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[95].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[95].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[95].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[95].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[95].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[95].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[95].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[95].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[95].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[95].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[95].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[95].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[95].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[95].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[95].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[95].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[95].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[95].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[95].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[95].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[95].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[95].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[95].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[95].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[95].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[95].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[95].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[95].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[95].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[95].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[95].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[95].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[95].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[95].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[95].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[95].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[95].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[95].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[95].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[95].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[95].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[95].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[95].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[95].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[95].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[95].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[95].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[95].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[95].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[95].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[95].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[95].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[95].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[95].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[95].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[95].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[95].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[95].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[95].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[95].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[95].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[95].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[95].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[95].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[95].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[95].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[95].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[95].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[95].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[95].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[95].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[95].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[95].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[95].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[95].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[95].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[95].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[95].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[95].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[95].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[95].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[95].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[95].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[95].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[95].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[95].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[95].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[95].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[95].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[95].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[95].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[95].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[95].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[95].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[95].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[95].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[95].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[95].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[95].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[95].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[95].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[95].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[95].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[95].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[95].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[95].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[95].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[95].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[95].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[95].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[95].a[32].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[96].a[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[96].a[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[96].a[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[96].a[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[96].a[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[96].a[8].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[96].a[8].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[96].a[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[96].a[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[96].a[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[96].a[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[96].a[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[96].a[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[96].a[9].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[96].a[9].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[96].a[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[96].a[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[96].a[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[96].a[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[96].a[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[96].a[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[96].a[10].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[96].a[10].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[96].a[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[96].a[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[96].a[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[96].a[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[96].a[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[96].a[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[96].a[11].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[96].a[11].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[96].a[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[96].a[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[96].a[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[96].a[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[96].a[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[96].a[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[96].a[12].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[96].a[12].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[96].a[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[96].a[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[96].a[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[96].a[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[96].a[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[96].a[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[96].a[13].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[96].a[13].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[96].a[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[96].a[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[96].a[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[96].a[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[96].a[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[96].a[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[96].a[14].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[96].a[14].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[96].a[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[96].a[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[96].a[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[96].a[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[96].a[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[96].a[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[96].a[15].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[96].a[15].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[96].a[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[96].a[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[96].a[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[96].a[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[96].a[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[96].a[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[96].a[16].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[96].a[16].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[96].a[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[96].a[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[96].a[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[96].a[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[96].a[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[96].a[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[96].a[17].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[96].a[17].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[96].a[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[96].a[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[96].a[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[96].a[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[96].a[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[96].a[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[96].a[18].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[96].a[18].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[96].a[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[96].a[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[96].a[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[96].a[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[96].a[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[96].a[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[96].a[19].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[96].a[19].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[96].a[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[96].a[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[96].a[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[96].a[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[96].a[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[96].a[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[96].a[20].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[96].a[20].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[96].a[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[96].a[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[96].a[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[96].a[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[96].a[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[96].a[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[96].a[21].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[96].a[21].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[96].a[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[96].a[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[96].a[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[96].a[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[96].a[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[96].a[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[96].a[22].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[96].a[22].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[96].a[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[96].a[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[96].a[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[96].a[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[96].a[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[96].a[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[96].a[23].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[96].a[23].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[96].a[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[96].a[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[96].a[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[96].a[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[96].a[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[96].a[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[96].a[24].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[96].a[24].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[96].a[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[96].a[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[96].a[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[96].a[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[96].a[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[96].a[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[96].a[25].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[96].a[25].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[96].a[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[96].a[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[96].a[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[96].a[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[96].a[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[96].a[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[96].a[26].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[96].a[26].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[96].a[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[96].a[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[96].a[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[96].a[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[96].a[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[96].a[27].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[96].a[27].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[96].a[27].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[96].a[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L46 CLBLL_L_D5 }  } [get_nets {R2[96].a[28].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLL_L_C3 }  } [get_nets {R2[96].a[28].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L21 CLBLL_L_C4 }  } [get_nets {R2[96].a[28].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }  } [get_nets {R2[96].a[28].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLL_L_CLK }  IMUX_L37 CLBLL_L_D4 } } [get_nets {R2[96].a[28].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 } } [get_nets {R2[96].a[28].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  } [get_nets {R2[96].a[28].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }  } [get_nets {R2[96].a[28].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[96].a[29].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[96].a[29].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[96].a[29].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[96].a[29].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[96].a[29].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[96].a[29].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[96].a[29].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[96].a[29].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX46 CLBLL_L_D5 }  } [get_nets {R2[96].a[30].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLL_L_C3 }  } [get_nets {R2[96].a[30].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX21 CLBLL_L_C4 }  } [get_nets {R2[96].a[30].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX25 CLBLL_L_B5 }  } [get_nets {R2[96].a[30].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLL_L_CLK }  IMUX37 CLBLL_L_D4 } } [get_nets {R2[96].a[30].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX3 CLBLL_L_A2 }  IMUX19 CLBLL_L_B2 } } [get_nets {R2[96].a[30].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLL_L_BX }  } [get_nets {R2[96].a[30].ro/toggle}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLL_L_B1 }  } [get_nets {R2[96].a[30].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX_L46 CLBLM_L_D5 }  } [get_nets {R2[96].a[31].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX_L23 CLBLM_L_C3 }  } [get_nets {R2[96].a[31].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX_L21 CLBLM_L_C4 }  } [get_nets {R2[96].a[31].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[96].a[31].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 CLBLM_L_CLK } IMUX_L37 CLBLM_L_D4 } } [get_nets {R2[96].a[31].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 } } [get_nets {R2[96].a[31].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  } [get_nets {R2[96].a[31].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L14 CLBLM_L_B1 }  } [get_nets {R2[96].a[31].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX46 CLBLM_L_D5 }  } [get_nets {R2[96].a[32].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NL1BEG0 IMUX23 CLBLM_L_C3 }  } [get_nets {R2[96].a[32].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX21 CLBLM_L_C4 }  } [get_nets {R2[96].a[32].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[96].a[32].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 BYP_ALT1 BYP_BOUNCE1  { FAN_ALT5 FAN_BOUNCE5 CLK0 CLBLM_L_CLK }  IMUX37 CLBLM_L_D4 } } [get_nets {R2[96].a[32].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 } } [get_nets {R2[96].a[32].ro/clk_div2}]
set_property FIXED_ROUTE { { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }  } [get_nets {R2[96].a[32].ro/toggle}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX14 CLBLM_L_B1 }  } [get_nets {R2[96].a[32].ro/reset}]

