vendor_name = ModelSim
source_file = 1, C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/NOT_A.vwf
source_file = 1, C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/NOT_B.vwf
source_file = 1, C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/OR.vwf
source_file = 1, C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/AND.vwf
source_file = 1, C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/XOR.vwf
source_file = 1, C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/Addition-without-carry.vwf
source_file = 1, C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/Addition-with-carry.vwf
source_file = 1, C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/Subtraction.vwf
source_file = 1, C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALL_OPERATIONS.vwf
source_file = 1, C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/ALU_DESIGN.v
source_file = 1, C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mShiftReg.v
source_file = 1, C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mALU.v
source_file = 1, C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mArithmeticUnit.v
source_file = 1, C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/m16Bitsubtracter.v
source_file = 1, C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mFullsubtracter.v
source_file = 1, C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mHalfsubtracter.v
source_file = 1, C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/m16Bitadder.v
source_file = 1, C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mFulladder.v
source_file = 1, C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mHalfadder.v
source_file = 1, C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mDFF_Risingedge_Resetasynclow.v
source_file = 1, C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mLogicUnit.v
source_file = 1, C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mNOTb.v
source_file = 1, C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mORgate.v
source_file = 1, C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mXORgate.v
source_file = 1, C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mANDgate.v
source_file = 1, C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/mNOTa.v
source_file = 1, C:/Users/JZabala/Documents/jnz_codeDirectory/jnzvl_aluproject0/db/ALU_PROJECT.cbx.xml
design_name = ALU_DESIGN
instance = comp, \ALU_BLOCK|arith_unit|Equal1~0 , ALU_BLOCK|arith_unit|Equal1~0, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~0 , ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~0, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|oX[13]~27 , ALU_BLOCK|logic_unit|oX[13]~27, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~1 , ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~1, ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ~2 , REGA_BLOCK|oQ~2, ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ~3 , REGB_BLOCK|oQ~3, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|nZeroflagin~0 , ALU_BLOCK|nZeroflagin~0, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|nZeroflagin~6 , ALU_BLOCK|nZeroflagin~6, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|nZeroflagin~7 , ALU_BLOCK|nZeroflagin~7, ALU_DESIGN, 1
instance = comp, \iAluOpcode[0]~I , iAluOpcode[0], ALU_DESIGN, 1
instance = comp, \iA[15]~I , iA[15], ALU_DESIGN, 1
instance = comp, \iRegACommand[2]~I , iRegACommand[2], ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ[15]~1 , REGA_BLOCK|oQ[15]~1, ALU_DESIGN, 1
instance = comp, \iRegACommand[1]~I , iRegACommand[1], ALU_DESIGN, 1
instance = comp, \iA[0]~I , iA[0], ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ~5 , REGA_BLOCK|oQ~5, ALU_DESIGN, 1
instance = comp, \iRegACommand[0]~I , iRegACommand[0], ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ[15] , REGA_BLOCK|oQ[15], ALU_DESIGN, 1
instance = comp, \iB[13]~I , iB[13], ALU_DESIGN, 1
instance = comp, \iB[15]~I , iB[15], ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ~6 , REGB_BLOCK|oQ~6, ALU_DESIGN, 1
instance = comp, \iB[14]~I , iB[14], ALU_DESIGN, 1
instance = comp, \iRegBCommand[2]~I , iRegBCommand[2], ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ[14] , REGB_BLOCK|oQ[14], ALU_DESIGN, 1
instance = comp, \iB[11]~I , iB[11], ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ~8 , REGB_BLOCK|oQ~8, ALU_DESIGN, 1
instance = comp, \iB[12]~I , iB[12], ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ[12] , REGB_BLOCK|oQ[12], ALU_DESIGN, 1
instance = comp, \iA[13]~I , iA[13], ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ~8 , REGA_BLOCK|oQ~8, ALU_DESIGN, 1
instance = comp, \iA[12]~I , iA[12], ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ[12] , REGA_BLOCK|oQ[12], ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~0 , ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~0, ALU_DESIGN, 1
instance = comp, \iA[14]~I , iA[14], ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ~7 , REGA_BLOCK|oQ~7, ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ[13] , REGA_BLOCK|oQ[13], ALU_DESIGN, 1
instance = comp, \iB[10]~I , iB[10], ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ~9 , REGB_BLOCK|oQ~9, ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ[11] , REGB_BLOCK|oQ[11], ALU_DESIGN, 1
instance = comp, \iB[9]~I , iB[9], ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ~10 , REGB_BLOCK|oQ~10, ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ[10] , REGB_BLOCK|oQ[10], ALU_DESIGN, 1
instance = comp, \iA[8]~I , iA[8], ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ~11 , REGA_BLOCK|oQ~11, ALU_DESIGN, 1
instance = comp, \iA[9]~I , iA[9], ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ[9] , REGA_BLOCK|oQ[9], ALU_DESIGN, 1
instance = comp, \iRegBCommand[0]~I , iRegBCommand[0], ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ~11 , REGB_BLOCK|oQ~11, ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ[9] , REGB_BLOCK|oQ[9], ALU_DESIGN, 1
instance = comp, \iB[7]~I , iB[7], ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ~12 , REGB_BLOCK|oQ~12, ALU_DESIGN, 1
instance = comp, \iB[8]~I , iB[8], ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ[8] , REGB_BLOCK|oQ[8], ALU_DESIGN, 1
instance = comp, \iA[7]~I , iA[7], ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ~12 , REGA_BLOCK|oQ~12, ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ[8] , REGA_BLOCK|oQ[8], ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~1 , ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~1, ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ~14 , REGA_BLOCK|oQ~14, ALU_DESIGN, 1
instance = comp, \iA[6]~I , iA[6], ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ[6] , REGA_BLOCK|oQ[6], ALU_DESIGN, 1
instance = comp, \iB[5]~I , iB[5], ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ~14 , REGB_BLOCK|oQ~14, ALU_DESIGN, 1
instance = comp, \iB[6]~I , iB[6], ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ[6] , REGB_BLOCK|oQ[6], ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ~15 , REGB_BLOCK|oQ~15, ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ[5] , REGB_BLOCK|oQ[5], ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ~15 , REGA_BLOCK|oQ~15, ALU_DESIGN, 1
instance = comp, \iA[5]~I , iA[5], ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ[5] , REGA_BLOCK|oQ[5], ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ~16 , REGA_BLOCK|oQ~16, ALU_DESIGN, 1
instance = comp, \iA[4]~I , iA[4], ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ[4] , REGA_BLOCK|oQ[4], ALU_DESIGN, 1
instance = comp, \iA[2]~I , iA[2], ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ~17 , REGA_BLOCK|oQ~17, ALU_DESIGN, 1
instance = comp, \iA[3]~I , iA[3], ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ[3] , REGA_BLOCK|oQ[3], ALU_DESIGN, 1
instance = comp, \iB[3]~I , iB[3], ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ~18 , REGB_BLOCK|oQ~18, ALU_DESIGN, 1
instance = comp, \iB[2]~I , iB[2], ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ[2] , REGB_BLOCK|oQ[2], ALU_DESIGN, 1
instance = comp, \iA[1]~I , iA[1], ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ~18 , REGA_BLOCK|oQ~18, ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ[2] , REGA_BLOCK|oQ[2], ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~0 , ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~0, ALU_DESIGN, 1
instance = comp, \iB[0]~I , iB[0], ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ~19 , REGB_BLOCK|oQ~19, ALU_DESIGN, 1
instance = comp, \iB[1]~I , iB[1], ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ[1] , REGB_BLOCK|oQ[1], ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~1 , ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~1, ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ~2 , REGB_BLOCK|oQ~2, ALU_DESIGN, 1
instance = comp, \iRegBCommand[1]~I , iRegBCommand[1], ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ[0]~0 , REGB_BLOCK|oQ[0]~0, ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ~4 , REGB_BLOCK|oQ~4, ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ[0] , REGB_BLOCK|oQ[0], ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ~3 , REGA_BLOCK|oQ~3, ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ[0]~0 , REGA_BLOCK|oQ[0]~0, ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ~4 , REGA_BLOCK|oQ~4, ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ[0] , REGA_BLOCK|oQ[0], ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16Adder|forlooping[0].Fulladder|OR_0~0 , ALU_BLOCK|arith_unit|bit16Adder|forlooping[0].Fulladder|OR_0~0, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~2 , ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~2, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16Adder|forlooping[3].Fulladder|OR_0~0 , ALU_BLOCK|arith_unit|bit16Adder|forlooping[3].Fulladder|OR_0~0, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16Adder|forlooping[4].Fulladder|OR_0~0 , ALU_BLOCK|arith_unit|bit16Adder|forlooping[4].Fulladder|OR_0~0, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16Adder|forlooping[5].Fulladder|OR_0~0 , ALU_BLOCK|arith_unit|bit16Adder|forlooping[5].Fulladder|OR_0~0, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16Adder|forlooping[6].Fulladder|OR_0~0 , ALU_BLOCK|arith_unit|bit16Adder|forlooping[6].Fulladder|OR_0~0, ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ~13 , REGB_BLOCK|oQ~13, ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ[7] , REGB_BLOCK|oQ[7], ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~2 , ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~2, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16Adder|forlooping[9].Fulladder|OR_0~0 , ALU_BLOCK|arith_unit|bit16Adder|forlooping[9].Fulladder|OR_0~0, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16Adder|forlooping[10].Fulladder|OR_0~0 , ALU_BLOCK|arith_unit|bit16Adder|forlooping[10].Fulladder|OR_0~0, ALU_DESIGN, 1
instance = comp, \iA[10]~I , iA[10], ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ~9 , REGA_BLOCK|oQ~9, ALU_DESIGN, 1
instance = comp, \iA[11]~I , iA[11], ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ[11] , REGA_BLOCK|oQ[11], ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~2 , ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~2, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16Adder|forlooping[13].Fulladder|OR_0~0 , ALU_BLOCK|arith_unit|bit16Adder|forlooping[13].Fulladder|OR_0~0, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16Adder|forlooping[14].Fulladder|OR_0~0 , ALU_BLOCK|arith_unit|bit16Adder|forlooping[14].Fulladder|OR_0~0, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16Adder|forlooping[15].Fulladder|OR_0~0 , ALU_BLOCK|arith_unit|bit16Adder|forlooping[15].Fulladder|OR_0~0, ALU_DESIGN, 1
instance = comp, \iAluOpcode[1]~I , iAluOpcode[1], ALU_DESIGN, 1
instance = comp, \iAluOpcode[2]~I , iAluOpcode[2], ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|NOR_resetpin , ALU_BLOCK|arith_unit|NOR_resetpin, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|Carryflag|oQ , ALU_BLOCK|arith_unit|Carryflag|oQ, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|nAdderCin , ALU_BLOCK|arith_unit|nAdderCin, ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ[15]~1 , REGB_BLOCK|oQ[15]~1, ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ~5 , REGB_BLOCK|oQ~5, ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ[15] , REGB_BLOCK|oQ[15], ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ~13 , REGA_BLOCK|oQ~13, ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ[7] , REGA_BLOCK|oQ[7], ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ~16 , REGB_BLOCK|oQ~16, ALU_DESIGN, 1
instance = comp, \iB[4]~I , iB[4], ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ[4] , REGB_BLOCK|oQ[4], ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|LessThan0~1 , ALU_BLOCK|arith_unit|LessThan0~1, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|LessThan0~3 , ALU_BLOCK|arith_unit|LessThan0~3, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|LessThan0~5 , ALU_BLOCK|arith_unit|LessThan0~5, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|LessThan0~7 , ALU_BLOCK|arith_unit|LessThan0~7, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|LessThan0~9 , ALU_BLOCK|arith_unit|LessThan0~9, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|LessThan0~11 , ALU_BLOCK|arith_unit|LessThan0~11, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|LessThan0~13 , ALU_BLOCK|arith_unit|LessThan0~13, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|LessThan0~15 , ALU_BLOCK|arith_unit|LessThan0~15, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|LessThan0~17 , ALU_BLOCK|arith_unit|LessThan0~17, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|LessThan0~19 , ALU_BLOCK|arith_unit|LessThan0~19, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|LessThan0~21 , ALU_BLOCK|arith_unit|LessThan0~21, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|LessThan0~23 , ALU_BLOCK|arith_unit|LessThan0~23, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|LessThan0~25 , ALU_BLOCK|arith_unit|LessThan0~25, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|LessThan0~27 , ALU_BLOCK|arith_unit|LessThan0~27, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|LessThan0~29 , ALU_BLOCK|arith_unit|LessThan0~29, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|LessThan0~30 , ALU_BLOCK|arith_unit|LessThan0~30, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|XORgate|oX[0]~0 , ALU_BLOCK|logic_unit|XORgate|oX[0]~0, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|oAccumulator[0]~10 , ALU_BLOCK|arith_unit|oAccumulator[0]~10, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|LessThan0~0 , ALU_BLOCK|LessThan0~0, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|oX[15]~0 , ALU_BLOCK|logic_unit|oX[15]~0, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|oX[0]~1 , ALU_BLOCK|logic_unit|oX[0]~1, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|oX[0]~2 , ALU_BLOCK|logic_unit|oX[0]~2, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|oAccumulator[0]~0 , ALU_BLOCK|oAccumulator[0]~0, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|Equal0~0 , ALU_BLOCK|arith_unit|Equal0~0, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|oAccumulator[1]~11 , ALU_BLOCK|arith_unit|oAccumulator[1]~11, ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ~19 , REGA_BLOCK|oQ~19, ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ[1] , REGA_BLOCK|oQ[1], ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[1].Fullsubtracter|Halfsubtracter|oDiff , ALU_BLOCK|arith_unit|bit16subtracter|forlooping[1].Fullsubtracter|Halfsubtracter|oDiff, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|oAccumulator[1]~12 , ALU_BLOCK|arith_unit|oAccumulator[1]~12, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|oX[1]~3 , ALU_BLOCK|logic_unit|oX[1]~3, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|XORgate|oX[1]~1 , ALU_BLOCK|logic_unit|XORgate|oX[1]~1, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|oX[1]~4 , ALU_BLOCK|logic_unit|oX[1]~4, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|oAccumulator[1]~1 , ALU_BLOCK|oAccumulator[1]~1, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|XORgate|oX[2]~2 , ALU_BLOCK|logic_unit|XORgate|oX[2]~2, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|oX[2]~5 , ALU_BLOCK|logic_unit|oX[2]~5, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|oX[2]~6 , ALU_BLOCK|logic_unit|oX[2]~6, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|Halfadder_1|oSum , ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|Halfadder_1|oSum, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[1].Fullsubtracter|OR_0 , ALU_BLOCK|arith_unit|bit16subtracter|forlooping[1].Fullsubtracter|OR_0, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[2].Fullsubtracter|Halfsubtracter|oDiff , ALU_BLOCK|arith_unit|bit16subtracter|forlooping[2].Fullsubtracter|Halfsubtracter|oDiff, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|oAccumulator[2]~13 , ALU_BLOCK|arith_unit|oAccumulator[2]~13, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|oAccumulator[2]~2 , ALU_BLOCK|oAccumulator[2]~2, ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ~17 , REGB_BLOCK|oQ~17, ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ[3] , REGB_BLOCK|oQ[3], ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|oX[3]~7 , ALU_BLOCK|logic_unit|oX[3]~7, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|XORgate|oX[3]~3 , ALU_BLOCK|logic_unit|XORgate|oX[3]~3, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|oX[3]~8 , ALU_BLOCK|logic_unit|oX[3]~8, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[2].Fullsubtracter|OR_0 , ALU_BLOCK|arith_unit|bit16subtracter|forlooping[2].Fullsubtracter|OR_0, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[3].Fullsubtracter|Halfsubtracter|oDiff , ALU_BLOCK|arith_unit|bit16subtracter|forlooping[3].Fullsubtracter|Halfsubtracter|oDiff, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16Adder|forlooping[3].Fulladder|Halfadder_1|oSum , ALU_BLOCK|arith_unit|bit16Adder|forlooping[3].Fulladder|Halfadder_1|oSum, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|oAccumulator[15]~14 , ALU_BLOCK|arith_unit|oAccumulator[15]~14, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|oAccumulator[3]~15 , ALU_BLOCK|arith_unit|oAccumulator[3]~15, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|oAccumulator[3]~3 , ALU_BLOCK|oAccumulator[3]~3, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|XORgate|oX[4]~4 , ALU_BLOCK|logic_unit|XORgate|oX[4]~4, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[4].Fullsubtracter|Halfadder|oSum , ALU_BLOCK|arith_unit|bit16subtracter|forlooping[4].Fullsubtracter|Halfadder|oSum, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|oAccumulator[4]~16 , ALU_BLOCK|arith_unit|oAccumulator[4]~16, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|oAccumulator[4]~17 , ALU_BLOCK|arith_unit|oAccumulator[4]~17, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|oX[4]~9 , ALU_BLOCK|logic_unit|oX[4]~9, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|oX[4]~10 , ALU_BLOCK|logic_unit|oX[4]~10, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|oAccumulator[4]~4 , ALU_BLOCK|oAccumulator[4]~4, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|oX[5]~11 , ALU_BLOCK|logic_unit|oX[5]~11, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|XORgate|oX[5]~5 , ALU_BLOCK|logic_unit|XORgate|oX[5]~5, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|oX[5]~12 , ALU_BLOCK|logic_unit|oX[5]~12, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|oAccumulator[5]~18 , ALU_BLOCK|arith_unit|oAccumulator[5]~18, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|oAccumulator[5]~19 , ALU_BLOCK|arith_unit|oAccumulator[5]~19, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|oAccumulator[5]~5 , ALU_BLOCK|oAccumulator[5]~5, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|XORgate|oX[6]~6 , ALU_BLOCK|logic_unit|XORgate|oX[6]~6, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|oX[6]~13 , ALU_BLOCK|logic_unit|oX[6]~13, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|oX[6]~14 , ALU_BLOCK|logic_unit|oX[6]~14, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|oAccumulator[6]~20 , ALU_BLOCK|arith_unit|oAccumulator[6]~20, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|oAccumulator[6]~21 , ALU_BLOCK|arith_unit|oAccumulator[6]~21, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|oAccumulator[6]~6 , ALU_BLOCK|oAccumulator[6]~6, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|XORgate|oX[7]~7 , ALU_BLOCK|logic_unit|XORgate|oX[7]~7, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[4].Fullsubtracter|OR_0~0 , ALU_BLOCK|arith_unit|bit16subtracter|forlooping[4].Fullsubtracter|OR_0~0, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[4].Fullsubtracter|OR_0 , ALU_BLOCK|arith_unit|bit16subtracter|forlooping[4].Fullsubtracter|OR_0, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[5].Fullsubtracter|OR_0 , ALU_BLOCK|arith_unit|bit16subtracter|forlooping[5].Fullsubtracter|OR_0, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[6].Fullsubtracter|OR_0 , ALU_BLOCK|arith_unit|bit16subtracter|forlooping[6].Fullsubtracter|OR_0, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|oAccumulator[7]~22 , ALU_BLOCK|arith_unit|oAccumulator[7]~22, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|oAccumulator[7]~23 , ALU_BLOCK|arith_unit|oAccumulator[7]~23, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|oX[7]~15 , ALU_BLOCK|logic_unit|oX[7]~15, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|oX[7]~16 , ALU_BLOCK|logic_unit|oX[7]~16, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|oAccumulator[7]~7 , ALU_BLOCK|oAccumulator[7]~7, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|XORgate|oX[8]~8 , ALU_BLOCK|logic_unit|XORgate|oX[8]~8, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|oX[8]~17 , ALU_BLOCK|logic_unit|oX[8]~17, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|oX[8]~18 , ALU_BLOCK|logic_unit|oX[8]~18, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|Halfadder_1|oSum , ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|Halfadder_1|oSum, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[7].Fullsubtracter|OR_0 , ALU_BLOCK|arith_unit|bit16subtracter|forlooping[7].Fullsubtracter|OR_0, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|oAccumulator[8]~24 , ALU_BLOCK|arith_unit|oAccumulator[8]~24, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|oAccumulator[8]~35 , ALU_BLOCK|arith_unit|oAccumulator[8]~35, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|oAccumulator[8]~8 , ALU_BLOCK|oAccumulator[8]~8, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|oX[9]~19 , ALU_BLOCK|logic_unit|oX[9]~19, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|XORgate|oX[9]~9 , ALU_BLOCK|logic_unit|XORgate|oX[9]~9, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|oX[9]~20 , ALU_BLOCK|logic_unit|oX[9]~20, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16Adder|forlooping[9].Fulladder|Halfadder_1|oSum , ALU_BLOCK|arith_unit|bit16Adder|forlooping[9].Fulladder|Halfadder_1|oSum, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[8].Fullsubtracter|OR_0 , ALU_BLOCK|arith_unit|bit16subtracter|forlooping[8].Fullsubtracter|OR_0, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|oAccumulator[9]~25 , ALU_BLOCK|arith_unit|oAccumulator[9]~25, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|oAccumulator[9]~36 , ALU_BLOCK|arith_unit|oAccumulator[9]~36, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|oAccumulator[9]~9 , ALU_BLOCK|oAccumulator[9]~9, ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ~10 , REGA_BLOCK|oQ~10, ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ[10] , REGA_BLOCK|oQ[10], ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|XORgate|oX[10]~10 , ALU_BLOCK|logic_unit|XORgate|oX[10]~10, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[9].Fullsubtracter|OR_0 , ALU_BLOCK|arith_unit|bit16subtracter|forlooping[9].Fullsubtracter|OR_0, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|oAccumulator[10]~26 , ALU_BLOCK|arith_unit|oAccumulator[10]~26, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|oAccumulator[10]~27 , ALU_BLOCK|arith_unit|oAccumulator[10]~27, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|oX[10]~21 , ALU_BLOCK|logic_unit|oX[10]~21, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|oX[10]~22 , ALU_BLOCK|logic_unit|oX[10]~22, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|oAccumulator[10]~10 , ALU_BLOCK|oAccumulator[10]~10, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|XORgate|oX[11]~11 , ALU_BLOCK|logic_unit|XORgate|oX[11]~11, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[10].Fullsubtracter|OR_0 , ALU_BLOCK|arith_unit|bit16subtracter|forlooping[10].Fullsubtracter|OR_0, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|oAccumulator[11]~28 , ALU_BLOCK|arith_unit|oAccumulator[11]~28, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|oAccumulator[11]~29 , ALU_BLOCK|arith_unit|oAccumulator[11]~29, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|oX[11]~23 , ALU_BLOCK|logic_unit|oX[11]~23, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|oX[11]~24 , ALU_BLOCK|logic_unit|oX[11]~24, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|oAccumulator[11]~11 , ALU_BLOCK|oAccumulator[11]~11, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|XORgate|oX[12]~12 , ALU_BLOCK|logic_unit|XORgate|oX[12]~12, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|Halfadder_1|oSum , ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|Halfadder_1|oSum, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[11].Fullsubtracter|OR_0 , ALU_BLOCK|arith_unit|bit16subtracter|forlooping[11].Fullsubtracter|OR_0, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|oAccumulator[12]~30 , ALU_BLOCK|arith_unit|oAccumulator[12]~30, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|oAccumulator[12]~37 , ALU_BLOCK|arith_unit|oAccumulator[12]~37, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|oX[12]~25 , ALU_BLOCK|logic_unit|oX[12]~25, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|oX[12]~26 , ALU_BLOCK|logic_unit|oX[12]~26, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|oAccumulator[12]~12 , ALU_BLOCK|oAccumulator[12]~12, ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ~7 , REGB_BLOCK|oQ~7, ALU_DESIGN, 1
instance = comp, \REGB_BLOCK|oQ[13] , REGB_BLOCK|oQ[13], ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|XORgate|oX[13]~13 , ALU_BLOCK|logic_unit|XORgate|oX[13]~13, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|oX[13]~28 , ALU_BLOCK|logic_unit|oX[13]~28, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[13].Fullsubtracter|Halfadder|oSum , ALU_BLOCK|arith_unit|bit16subtracter|forlooping[13].Fullsubtracter|Halfadder|oSum, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|oAccumulator[13]~31 , ALU_BLOCK|arith_unit|oAccumulator[13]~31, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|oAccumulator[13]~32 , ALU_BLOCK|arith_unit|oAccumulator[13]~32, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|oAccumulator[13]~13 , ALU_BLOCK|oAccumulator[13]~13, ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ~6 , REGA_BLOCK|oQ~6, ALU_DESIGN, 1
instance = comp, \REGA_BLOCK|oQ[14] , REGA_BLOCK|oQ[14], ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|oAccumulator[14]~38 , ALU_BLOCK|arith_unit|oAccumulator[14]~38, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[12].Fullsubtracter|OR_0 , ALU_BLOCK|arith_unit|bit16subtracter|forlooping[12].Fullsubtracter|OR_0, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[14].Fullsubtracter|Halfadder|oSum , ALU_BLOCK|arith_unit|bit16subtracter|forlooping[14].Fullsubtracter|Halfadder|oSum, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|oAccumulator[14]~33 , ALU_BLOCK|arith_unit|oAccumulator[14]~33, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|oX[14]~29 , ALU_BLOCK|logic_unit|oX[14]~29, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|XORgate|oX[14]~14 , ALU_BLOCK|logic_unit|XORgate|oX[14]~14, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|oX[14]~30 , ALU_BLOCK|logic_unit|oX[14]~30, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|oAccumulator[14]~14 , ALU_BLOCK|oAccumulator[14]~14, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|oX[15]~31 , ALU_BLOCK|logic_unit|oX[15]~31, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|XORgate|oX[15]~15 , ALU_BLOCK|logic_unit|XORgate|oX[15]~15, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|logic_unit|oX[15]~32 , ALU_BLOCK|logic_unit|oX[15]~32, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16Adder|forlooping[15].Fulladder|Halfadder_1|oSum , ALU_BLOCK|arith_unit|bit16Adder|forlooping[15].Fulladder|Halfadder_1|oSum, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[15].Fullsubtracter|Halfsubtracter|oDiff~0 , ALU_BLOCK|arith_unit|bit16subtracter|forlooping[15].Fullsubtracter|Halfsubtracter|oDiff~0, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[15].Fullsubtracter|Halfsubtracter|oDiff~1 , ALU_BLOCK|arith_unit|bit16subtracter|forlooping[15].Fullsubtracter|Halfsubtracter|oDiff~1, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|arith_unit|oAccumulator[15]~34 , ALU_BLOCK|arith_unit|oAccumulator[15]~34, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|oAccumulator[15]~15 , ALU_BLOCK|oAccumulator[15]~15, ALU_DESIGN, 1
instance = comp, \iClock~I , iClock, ALU_DESIGN, 1
instance = comp, \iClock~clkctrl , iClock~clkctrl, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|nZeroflagin~3 , ALU_BLOCK|nZeroflagin~3, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|nZeroflagin~4 , ALU_BLOCK|nZeroflagin~4, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|nZeroflagin~1 , ALU_BLOCK|nZeroflagin~1, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|nZeroflagin~2 , ALU_BLOCK|nZeroflagin~2, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|nZeroflagin~5 , ALU_BLOCK|nZeroflagin~5, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|nZeroflagin~8 , ALU_BLOCK|nZeroflagin~8, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|nZeroflagin~9 , ALU_BLOCK|nZeroflagin~9, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|nZeroflagin~10 , ALU_BLOCK|nZeroflagin~10, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|nZeroflagin~11 , ALU_BLOCK|nZeroflagin~11, ALU_DESIGN, 1
instance = comp, \ALU_BLOCK|Zeroflag|oQ , ALU_BLOCK|Zeroflag|oQ, ALU_DESIGN, 1
instance = comp, \oAccumulator[0]~I , oAccumulator[0], ALU_DESIGN, 1
instance = comp, \oAccumulator[1]~I , oAccumulator[1], ALU_DESIGN, 1
instance = comp, \oAccumulator[2]~I , oAccumulator[2], ALU_DESIGN, 1
instance = comp, \oAccumulator[3]~I , oAccumulator[3], ALU_DESIGN, 1
instance = comp, \oAccumulator[4]~I , oAccumulator[4], ALU_DESIGN, 1
instance = comp, \oAccumulator[5]~I , oAccumulator[5], ALU_DESIGN, 1
instance = comp, \oAccumulator[6]~I , oAccumulator[6], ALU_DESIGN, 1
instance = comp, \oAccumulator[7]~I , oAccumulator[7], ALU_DESIGN, 1
instance = comp, \oAccumulator[8]~I , oAccumulator[8], ALU_DESIGN, 1
instance = comp, \oAccumulator[9]~I , oAccumulator[9], ALU_DESIGN, 1
instance = comp, \oAccumulator[10]~I , oAccumulator[10], ALU_DESIGN, 1
instance = comp, \oAccumulator[11]~I , oAccumulator[11], ALU_DESIGN, 1
instance = comp, \oAccumulator[12]~I , oAccumulator[12], ALU_DESIGN, 1
instance = comp, \oAccumulator[13]~I , oAccumulator[13], ALU_DESIGN, 1
instance = comp, \oAccumulator[14]~I , oAccumulator[14], ALU_DESIGN, 1
instance = comp, \oAccumulator[15]~I , oAccumulator[15], ALU_DESIGN, 1
instance = comp, \nCarryflagout~I , nCarryflagout, ALU_DESIGN, 1
instance = comp, \nZeroflagout~I , nZeroflagout, ALU_DESIGN, 1
