// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module alveo_hls4ml_myproject (
        input_r_dout,
        input_r_empty_n,
        input_r_read,
        output_r_din,
        output_r_full_n,
        output_r_write,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [15:0] input_r_dout;
input   input_r_empty_n;
output   input_r_read;
output  [15:0] output_r_din;
input   output_r_full_n;
output   output_r_write;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_ap_start;
wire    zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_ap_done;
wire    zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_ap_continue;
wire    zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_ap_idle;
wire    zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_ap_ready;
wire    zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_start_out;
wire    zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_start_write;
wire    zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_input_r_read;
wire   [15:0] zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_layer25_out_din;
wire    zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_layer25_out_write;
wire    conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_ap_start;
wire    conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_ap_done;
wire    conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_ap_continue;
wire    conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_ap_idle;
wire    conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_ap_ready;
wire    conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_layer25_out_read;
wire   [255:0] conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_layer2_out_din;
wire    conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_layer2_out_write;
wire    conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_start_out;
wire    conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_start_write;
wire    relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_ap_start;
wire    relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_ap_done;
wire    relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_ap_continue;
wire    relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_ap_idle;
wire    relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_ap_ready;
wire    relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_layer2_out_read;
wire   [95:0] relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_layer4_out_din;
wire    relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_layer4_out_write;
wire    relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_start_out;
wire    relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_start_write;
wire    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_ap_start;
wire    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_ap_done;
wire    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_ap_continue;
wire    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_ap_idle;
wire    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_ap_ready;
wire    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_start_out;
wire    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_start_write;
wire    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_layer4_out_read;
wire   [255:0] pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_layer5_out_din;
wire    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_layer5_out_write;
wire    zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_start;
wire    zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_done;
wire    zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_continue;
wire    zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_idle;
wire    zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_ready;
wire    zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_start_out;
wire    zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_start_write;
wire    zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_layer5_out_read;
wire   [255:0] zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_layer26_out_din;
wire    zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_layer26_out_write;
wire    conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_ap_start;
wire    conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_ap_done;
wire    conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_ap_continue;
wire    conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_ap_idle;
wire    conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_ap_ready;
wire    conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_layer26_out_read;
wire   [255:0] conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_layer6_out_din;
wire    conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_layer6_out_write;
wire    conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_start_out;
wire    conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_start_write;
wire    relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_ap_start;
wire    relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_ap_done;
wire    relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_ap_continue;
wire    relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_ap_idle;
wire    relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_ap_ready;
wire    relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_layer6_out_read;
wire   [95:0] relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_layer8_out_din;
wire    relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_layer8_out_write;
wire    relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_start_out;
wire    relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_start_write;
wire    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_ap_start;
wire    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_ap_done;
wire    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_ap_continue;
wire    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_ap_idle;
wire    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_ap_ready;
wire    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_start_out;
wire    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_start_write;
wire    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_layer8_out_read;
wire   [255:0] pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_layer9_out_din;
wire    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_layer9_out_write;
wire    zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_ap_start;
wire    zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_ap_done;
wire    zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_ap_continue;
wire    zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_ap_idle;
wire    zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_ap_ready;
wire    zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_start_out;
wire    zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_start_write;
wire    zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_layer9_out_read;
wire   [255:0] zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_layer27_out_din;
wire    zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_layer27_out_write;
wire    conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_ap_start;
wire    conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_ap_done;
wire    conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_ap_continue;
wire    conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_ap_idle;
wire    conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_ap_ready;
wire    conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_layer27_out_read;
wire   [383:0] conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_layer10_out_din;
wire    conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_layer10_out_write;
wire    conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_start_out;
wire    conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_start_write;
wire    relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_ap_start;
wire    relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_ap_done;
wire    relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_ap_continue;
wire    relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_ap_idle;
wire    relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_ap_ready;
wire    relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_layer10_out_read;
wire   [143:0] relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_layer12_out_din;
wire    relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_layer12_out_write;
wire    relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_start_out;
wire    relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_start_write;
wire    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_ap_start;
wire    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_ap_done;
wire    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_ap_continue;
wire    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_ap_idle;
wire    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_ap_ready;
wire    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_start_out;
wire    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_start_write;
wire    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_layer12_out_read;
wire   [383:0] pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_layer13_out_din;
wire    pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_layer13_out_write;
wire    dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_ap_start;
wire    dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_ap_done;
wire    dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_ap_continue;
wire    dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_ap_idle;
wire    dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_ap_ready;
wire    dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_start_out;
wire    dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_start_write;
wire    dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_layer13_out_read;
wire   [671:0] dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_layer15_out_din;
wire    dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_layer15_out_write;
wire    normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_ap_start;
wire    normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_ap_done;
wire    normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_ap_continue;
wire    normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_ap_idle;
wire    normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_ap_ready;
wire    normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_start_out;
wire    normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_start_write;
wire    normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_layer15_out_read;
wire   [671:0] normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_layer17_out_din;
wire    normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_layer17_out_write;
wire    relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_ap_start;
wire    relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_ap_done;
wire    relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_ap_continue;
wire    relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_ap_idle;
wire    relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_ap_ready;
wire    relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_start_out;
wire    relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_start_write;
wire    relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_layer17_out_read;
wire   [251:0] relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_layer18_out_din;
wire    relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_layer18_out_write;
wire    dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_start;
wire    dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_done;
wire    dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_continue;
wire    dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_idle;
wire    dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_ready;
wire    dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_start_out;
wire    dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_start_write;
wire    dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer18_out_read;
wire   [1023:0] dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer19_out_din;
wire    dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer19_out_write;
wire    normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_ap_start;
wire    normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_ap_done;
wire    normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_ap_continue;
wire    normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_ap_idle;
wire    normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_ap_ready;
wire    normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_start_out;
wire    normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_start_write;
wire    normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_layer19_out_read;
wire   [1023:0] normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_layer21_out_din;
wire    normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_layer21_out_write;
wire    relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_ap_start;
wire    relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_ap_done;
wire    relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_ap_continue;
wire    relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_ap_idle;
wire    relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_ap_ready;
wire    relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_start_out;
wire    relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_start_write;
wire    relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_layer21_out_read;
wire   [383:0] relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_layer22_out_din;
wire    relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_layer22_out_write;
wire    dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_ap_start;
wire    dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_ap_done;
wire    dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_ap_continue;
wire    dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_ap_idle;
wire    dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_ap_ready;
wire    dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_layer22_out_read;
wire   [15:0] dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_output_r_din;
wire    dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_output_r_write;
wire    layer25_out_full_n;
wire   [15:0] layer25_out_dout;
wire   [4:0] layer25_out_num_data_valid;
wire   [4:0] layer25_out_fifo_cap;
wire    layer25_out_empty_n;
wire    layer2_out_full_n;
wire   [255:0] layer2_out_dout;
wire   [3:0] layer2_out_num_data_valid;
wire   [3:0] layer2_out_fifo_cap;
wire    layer2_out_empty_n;
wire    layer4_out_full_n;
wire   [95:0] layer4_out_dout;
wire   [3:0] layer4_out_num_data_valid;
wire   [3:0] layer4_out_fifo_cap;
wire    layer4_out_empty_n;
wire    layer5_out_full_n;
wire   [255:0] layer5_out_dout;
wire   [2:0] layer5_out_num_data_valid;
wire   [2:0] layer5_out_fifo_cap;
wire    layer5_out_empty_n;
wire    layer26_out_full_n;
wire   [255:0] layer26_out_dout;
wire   [4:0] layer26_out_num_data_valid;
wire   [4:0] layer26_out_fifo_cap;
wire    layer26_out_empty_n;
wire    layer6_out_full_n;
wire   [255:0] layer6_out_dout;
wire   [2:0] layer6_out_num_data_valid;
wire   [2:0] layer6_out_fifo_cap;
wire    layer6_out_empty_n;
wire    layer8_out_full_n;
wire   [95:0] layer8_out_dout;
wire   [2:0] layer8_out_num_data_valid;
wire   [2:0] layer8_out_fifo_cap;
wire    layer8_out_empty_n;
wire    layer9_out_full_n;
wire   [255:0] layer9_out_dout;
wire   [1:0] layer9_out_num_data_valid;
wire   [1:0] layer9_out_fifo_cap;
wire    layer9_out_empty_n;
wire    layer27_out_full_n;
wire   [255:0] layer27_out_dout;
wire   [4:0] layer27_out_num_data_valid;
wire   [4:0] layer27_out_fifo_cap;
wire    layer27_out_empty_n;
wire    layer10_out_full_n;
wire   [383:0] layer10_out_dout;
wire   [1:0] layer10_out_num_data_valid;
wire   [1:0] layer10_out_fifo_cap;
wire    layer10_out_empty_n;
wire    layer12_out_full_n;
wire   [143:0] layer12_out_dout;
wire   [1:0] layer12_out_num_data_valid;
wire   [1:0] layer12_out_fifo_cap;
wire    layer12_out_empty_n;
wire    layer13_out_full_n;
wire   [383:0] layer13_out_dout;
wire   [1:0] layer13_out_num_data_valid;
wire   [1:0] layer13_out_fifo_cap;
wire    layer13_out_empty_n;
wire    layer15_out_full_n;
wire   [671:0] layer15_out_dout;
wire   [1:0] layer15_out_num_data_valid;
wire   [1:0] layer15_out_fifo_cap;
wire    layer15_out_empty_n;
wire    layer17_out_full_n;
wire   [671:0] layer17_out_dout;
wire   [1:0] layer17_out_num_data_valid;
wire   [1:0] layer17_out_fifo_cap;
wire    layer17_out_empty_n;
wire    layer18_out_full_n;
wire   [251:0] layer18_out_dout;
wire   [1:0] layer18_out_num_data_valid;
wire   [1:0] layer18_out_fifo_cap;
wire    layer18_out_empty_n;
wire    layer19_out_full_n;
wire   [1023:0] layer19_out_dout;
wire   [1:0] layer19_out_num_data_valid;
wire   [1:0] layer19_out_fifo_cap;
wire    layer19_out_empty_n;
wire    layer21_out_full_n;
wire   [1023:0] layer21_out_dout;
wire   [1:0] layer21_out_num_data_valid;
wire   [1:0] layer21_out_fifo_cap;
wire    layer21_out_empty_n;
wire    layer22_out_full_n;
wire   [383:0] layer22_out_dout;
wire   [1:0] layer22_out_num_data_valid;
wire   [1:0] layer22_out_fifo_cap;
wire    layer22_out_empty_n;
wire   [0:0] start_for_conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_din;
wire    start_for_conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_full_n;
wire   [0:0] start_for_conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_dout;
wire    start_for_conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_empty_n;
wire   [0:0] start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_din;
wire    start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_dout;
wire    start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_empty_n;
wire   [0:0] start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_din;
wire    start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_full_n;
wire   [0:0] start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_dout;
wire    start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_empty_n;
wire   [0:0] start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_din;
wire    start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_full_n;
wire   [0:0] start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_dout;
wire    start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_empty_n;
wire   [0:0] start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_din;
wire    start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_full_n;
wire   [0:0] start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_dout;
wire    start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_empty_n;
wire   [0:0] start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_din;
wire    start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_dout;
wire    start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_empty_n;
wire   [0:0] start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_din;
wire    start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_full_n;
wire   [0:0] start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_dout;
wire    start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_empty_n;
wire   [0:0] start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_din;
wire    start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_full_n;
wire   [0:0] start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_dout;
wire    start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_empty_n;
wire   [0:0] start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_din;
wire    start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_full_n;
wire   [0:0] start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_dout;
wire    start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_empty_n;
wire   [0:0] start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_din;
wire    start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_dout;
wire    start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_empty_n;
wire   [0:0] start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_din;
wire    start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_full_n;
wire   [0:0] start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_dout;
wire    start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_empty_n;
wire   [0:0] start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_din;
wire    start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_full_n;
wire   [0:0] start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_dout;
wire    start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_empty_n;
wire   [0:0] start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_din;
wire    start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_full_n;
wire   [0:0] start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_dout;
wire    start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_empty_n;
wire   [0:0] start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_din;
wire    start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_dout;
wire    start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_empty_n;
wire   [0:0] start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_din;
wire    start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_full_n;
wire   [0:0] start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_dout;
wire    start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_empty_n;
wire   [0:0] start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_din;
wire    start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_full_n;
wire   [0:0] start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_dout;
wire    start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_empty_n;
wire   [0:0] start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_din;
wire    start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_dout;
wire    start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_empty_n;
wire   [0:0] start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_din;
wire    start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_full_n;
wire   [0:0] start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_dout;
wire    start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_empty_n;

alveo_hls4ml_zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_s zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_ap_start),
    .start_full_n(start_for_conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_full_n),
    .ap_done(zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_ap_done),
    .ap_continue(zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_ap_continue),
    .ap_idle(zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_ap_idle),
    .ap_ready(zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_ap_ready),
    .start_out(zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_start_out),
    .start_write(zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_start_write),
    .input_r_dout(input_r_dout),
    .input_r_num_data_valid(4'd0),
    .input_r_fifo_cap(4'd0),
    .input_r_empty_n(input_r_empty_n),
    .input_r_read(zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_input_r_read),
    .layer25_out_din(zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_layer25_out_din),
    .layer25_out_num_data_valid(layer25_out_num_data_valid),
    .layer25_out_fifo_cap(layer25_out_fifo_cap),
    .layer25_out_full_n(layer25_out_full_n),
    .layer25_out_write(zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_layer25_out_write)
);

alveo_hls4ml_conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_full_n),
    .ap_done(conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_ap_done),
    .ap_continue(conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_ap_continue),
    .ap_idle(conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_ap_idle),
    .ap_ready(conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_ap_ready),
    .layer25_out_dout(layer25_out_dout),
    .layer25_out_num_data_valid(layer25_out_num_data_valid),
    .layer25_out_fifo_cap(layer25_out_fifo_cap),
    .layer25_out_empty_n(layer25_out_empty_n),
    .layer25_out_read(conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_layer25_out_read),
    .layer2_out_din(conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_layer2_out_din),
    .layer2_out_num_data_valid(layer2_out_num_data_valid),
    .layer2_out_fifo_cap(layer2_out_fifo_cap),
    .layer2_out_full_n(layer2_out_full_n),
    .layer2_out_write(conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_layer2_out_write),
    .start_out(conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_start_out),
    .start_write(conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_start_write)
);

alveo_hls4ml_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_ap_start),
    .start_full_n(start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_full_n),
    .ap_done(relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_ap_ready),
    .layer2_out_dout(layer2_out_dout),
    .layer2_out_num_data_valid(layer2_out_num_data_valid),
    .layer2_out_fifo_cap(layer2_out_fifo_cap),
    .layer2_out_empty_n(layer2_out_empty_n),
    .layer2_out_read(relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_layer2_out_read),
    .layer4_out_din(relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_layer4_out_din),
    .layer4_out_num_data_valid(layer4_out_num_data_valid),
    .layer4_out_fifo_cap(layer4_out_fifo_cap),
    .layer4_out_full_n(layer4_out_full_n),
    .layer4_out_write(relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_layer4_out_write),
    .start_out(relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_start_out),
    .start_write(relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_start_write)
);

alveo_hls4ml_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_ap_start),
    .start_full_n(start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_full_n),
    .ap_done(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_ap_done),
    .ap_continue(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_ap_continue),
    .ap_idle(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_ap_idle),
    .ap_ready(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_ap_ready),
    .start_out(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_start_out),
    .start_write(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_start_write),
    .layer4_out_dout(layer4_out_dout),
    .layer4_out_num_data_valid(layer4_out_num_data_valid),
    .layer4_out_fifo_cap(layer4_out_fifo_cap),
    .layer4_out_empty_n(layer4_out_empty_n),
    .layer4_out_read(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_layer4_out_read),
    .layer5_out_din(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_layer5_out_din),
    .layer5_out_num_data_valid(layer5_out_num_data_valid),
    .layer5_out_fifo_cap(layer5_out_fifo_cap),
    .layer5_out_full_n(layer5_out_full_n),
    .layer5_out_write(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_layer5_out_write)
);

alveo_hls4ml_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_s zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_start),
    .start_full_n(start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_full_n),
    .ap_done(zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_done),
    .ap_continue(zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_continue),
    .ap_idle(zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_idle),
    .ap_ready(zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_ready),
    .start_out(zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_start_out),
    .start_write(zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_start_write),
    .layer5_out_dout(layer5_out_dout),
    .layer5_out_num_data_valid(layer5_out_num_data_valid),
    .layer5_out_fifo_cap(layer5_out_fifo_cap),
    .layer5_out_empty_n(layer5_out_empty_n),
    .layer5_out_read(zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_layer5_out_read),
    .layer26_out_din(zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_layer26_out_din),
    .layer26_out_num_data_valid(layer26_out_num_data_valid),
    .layer26_out_fifo_cap(layer26_out_fifo_cap),
    .layer26_out_full_n(layer26_out_full_n),
    .layer26_out_write(zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_layer26_out_write)
);

alveo_hls4ml_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_full_n),
    .ap_done(conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_ap_done),
    .ap_continue(conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_ap_continue),
    .ap_idle(conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_ap_idle),
    .ap_ready(conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_ap_ready),
    .layer26_out_dout(layer26_out_dout),
    .layer26_out_num_data_valid(layer26_out_num_data_valid),
    .layer26_out_fifo_cap(layer26_out_fifo_cap),
    .layer26_out_empty_n(layer26_out_empty_n),
    .layer26_out_read(conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_layer26_out_read),
    .layer6_out_din(conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_layer6_out_din),
    .layer6_out_num_data_valid(layer6_out_num_data_valid),
    .layer6_out_fifo_cap(layer6_out_fifo_cap),
    .layer6_out_full_n(layer6_out_full_n),
    .layer6_out_write(conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_layer6_out_write),
    .start_out(conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_start_out),
    .start_write(conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_start_write)
);

alveo_hls4ml_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_ap_start),
    .start_full_n(start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_full_n),
    .ap_done(relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_ap_ready),
    .layer6_out_dout(layer6_out_dout),
    .layer6_out_num_data_valid(layer6_out_num_data_valid),
    .layer6_out_fifo_cap(layer6_out_fifo_cap),
    .layer6_out_empty_n(layer6_out_empty_n),
    .layer6_out_read(relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_layer6_out_read),
    .layer8_out_din(relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_layer8_out_din),
    .layer8_out_num_data_valid(layer8_out_num_data_valid),
    .layer8_out_fifo_cap(layer8_out_fifo_cap),
    .layer8_out_full_n(layer8_out_full_n),
    .layer8_out_write(relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_layer8_out_write),
    .start_out(relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_start_out),
    .start_write(relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_start_write)
);

alveo_hls4ml_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_ap_start),
    .start_full_n(start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_full_n),
    .ap_done(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_ap_done),
    .ap_continue(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_ap_continue),
    .ap_idle(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_ap_idle),
    .ap_ready(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_ap_ready),
    .start_out(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_start_out),
    .start_write(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_start_write),
    .layer8_out_dout(layer8_out_dout),
    .layer8_out_num_data_valid(layer8_out_num_data_valid),
    .layer8_out_fifo_cap(layer8_out_fifo_cap),
    .layer8_out_empty_n(layer8_out_empty_n),
    .layer8_out_read(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_layer8_out_read),
    .layer9_out_din(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_layer9_out_din),
    .layer9_out_num_data_valid(layer9_out_num_data_valid),
    .layer9_out_fifo_cap(layer9_out_fifo_cap),
    .layer9_out_full_n(layer9_out_full_n),
    .layer9_out_write(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_layer9_out_write)
);

alveo_hls4ml_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_s zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_ap_start),
    .start_full_n(start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_full_n),
    .ap_done(zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_ap_done),
    .ap_continue(zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_ap_continue),
    .ap_idle(zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_ap_idle),
    .ap_ready(zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_ap_ready),
    .start_out(zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_start_out),
    .start_write(zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_start_write),
    .layer9_out_dout(layer9_out_dout),
    .layer9_out_num_data_valid(layer9_out_num_data_valid),
    .layer9_out_fifo_cap(layer9_out_fifo_cap),
    .layer9_out_empty_n(layer9_out_empty_n),
    .layer9_out_read(zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_layer9_out_read),
    .layer27_out_din(zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_layer27_out_din),
    .layer27_out_num_data_valid(layer27_out_num_data_valid),
    .layer27_out_fifo_cap(layer27_out_fifo_cap),
    .layer27_out_full_n(layer27_out_full_n),
    .layer27_out_write(zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_layer27_out_write)
);

alveo_hls4ml_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_full_n),
    .ap_done(conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_ap_done),
    .ap_continue(conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_ap_continue),
    .ap_idle(conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_ap_idle),
    .ap_ready(conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_ap_ready),
    .layer27_out_dout(layer27_out_dout),
    .layer27_out_num_data_valid(layer27_out_num_data_valid),
    .layer27_out_fifo_cap(layer27_out_fifo_cap),
    .layer27_out_empty_n(layer27_out_empty_n),
    .layer27_out_read(conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_layer27_out_read),
    .layer10_out_din(conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_layer10_out_din),
    .layer10_out_num_data_valid(layer10_out_num_data_valid),
    .layer10_out_fifo_cap(layer10_out_fifo_cap),
    .layer10_out_full_n(layer10_out_full_n),
    .layer10_out_write(conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_layer10_out_write),
    .start_out(conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_start_out),
    .start_write(conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_start_write)
);

alveo_hls4ml_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_ap_start),
    .start_full_n(start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_full_n),
    .ap_done(relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_ap_ready),
    .layer10_out_dout(layer10_out_dout),
    .layer10_out_num_data_valid(layer10_out_num_data_valid),
    .layer10_out_fifo_cap(layer10_out_fifo_cap),
    .layer10_out_empty_n(layer10_out_empty_n),
    .layer10_out_read(relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_layer10_out_read),
    .layer12_out_din(relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_layer12_out_din),
    .layer12_out_num_data_valid(layer12_out_num_data_valid),
    .layer12_out_fifo_cap(layer12_out_fifo_cap),
    .layer12_out_full_n(layer12_out_full_n),
    .layer12_out_write(relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_layer12_out_write),
    .start_out(relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_start_out),
    .start_write(relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_start_write)
);

alveo_hls4ml_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_ap_start),
    .start_full_n(start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_full_n),
    .ap_done(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_ap_done),
    .ap_continue(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_ap_continue),
    .ap_idle(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_ap_idle),
    .ap_ready(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_ap_ready),
    .start_out(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_start_out),
    .start_write(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_start_write),
    .layer12_out_dout(layer12_out_dout),
    .layer12_out_num_data_valid(layer12_out_num_data_valid),
    .layer12_out_fifo_cap(layer12_out_fifo_cap),
    .layer12_out_empty_n(layer12_out_empty_n),
    .layer12_out_read(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_layer12_out_read),
    .layer13_out_din(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_layer13_out_din),
    .layer13_out_num_data_valid(layer13_out_num_data_valid),
    .layer13_out_fifo_cap(layer13_out_fifo_cap),
    .layer13_out_full_n(layer13_out_full_n),
    .layer13_out_write(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_layer13_out_write)
);

alveo_hls4ml_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_ap_start),
    .start_full_n(start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_full_n),
    .ap_done(dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_ap_done),
    .ap_continue(dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_ap_continue),
    .ap_idle(dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_ap_idle),
    .ap_ready(dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_ap_ready),
    .start_out(dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_start_out),
    .start_write(dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_start_write),
    .layer13_out_dout(layer13_out_dout),
    .layer13_out_num_data_valid(layer13_out_num_data_valid),
    .layer13_out_fifo_cap(layer13_out_fifo_cap),
    .layer13_out_empty_n(layer13_out_empty_n),
    .layer13_out_read(dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_layer13_out_read),
    .layer15_out_din(dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_layer15_out_din),
    .layer15_out_num_data_valid(layer15_out_num_data_valid),
    .layer15_out_fifo_cap(layer15_out_fifo_cap),
    .layer15_out_full_n(layer15_out_full_n),
    .layer15_out_write(dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_layer15_out_write)
);

alveo_hls4ml_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_full_n),
    .ap_done(normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_ap_done),
    .ap_continue(normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_ap_continue),
    .ap_idle(normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_ap_idle),
    .ap_ready(normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_ap_ready),
    .start_out(normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_start_out),
    .start_write(normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_start_write),
    .layer15_out_dout(layer15_out_dout),
    .layer15_out_num_data_valid(layer15_out_num_data_valid),
    .layer15_out_fifo_cap(layer15_out_fifo_cap),
    .layer15_out_empty_n(layer15_out_empty_n),
    .layer15_out_read(normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_layer15_out_read),
    .layer17_out_din(normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_layer17_out_din),
    .layer17_out_num_data_valid(layer17_out_num_data_valid),
    .layer17_out_fifo_cap(layer17_out_fifo_cap),
    .layer17_out_full_n(layer17_out_full_n),
    .layer17_out_write(normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_layer17_out_write)
);

alveo_hls4ml_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_s relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_ap_start),
    .start_full_n(start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_full_n),
    .ap_done(relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_ap_ready),
    .start_out(relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_start_out),
    .start_write(relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_start_write),
    .layer17_out_dout(layer17_out_dout),
    .layer17_out_num_data_valid(layer17_out_num_data_valid),
    .layer17_out_fifo_cap(layer17_out_fifo_cap),
    .layer17_out_empty_n(layer17_out_empty_n),
    .layer17_out_read(relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_layer17_out_read),
    .layer18_out_din(relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_layer18_out_din),
    .layer18_out_num_data_valid(layer18_out_num_data_valid),
    .layer18_out_fifo_cap(layer18_out_fifo_cap),
    .layer18_out_full_n(layer18_out_full_n),
    .layer18_out_write(relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_layer18_out_write)
);

alveo_hls4ml_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_start),
    .start_full_n(start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_full_n),
    .ap_done(dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_done),
    .ap_continue(dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_continue),
    .ap_idle(dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_idle),
    .ap_ready(dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_ready),
    .start_out(dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_start_out),
    .start_write(dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_start_write),
    .layer18_out_dout(layer18_out_dout),
    .layer18_out_num_data_valid(layer18_out_num_data_valid),
    .layer18_out_fifo_cap(layer18_out_fifo_cap),
    .layer18_out_empty_n(layer18_out_empty_n),
    .layer18_out_read(dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer18_out_read),
    .layer19_out_din(dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer19_out_din),
    .layer19_out_num_data_valid(layer19_out_num_data_valid),
    .layer19_out_fifo_cap(layer19_out_fifo_cap),
    .layer19_out_full_n(layer19_out_full_n),
    .layer19_out_write(dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer19_out_write)
);

alveo_hls4ml_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_full_n),
    .ap_done(normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_ap_done),
    .ap_continue(normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_ap_continue),
    .ap_idle(normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_ap_idle),
    .ap_ready(normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_ap_ready),
    .start_out(normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_start_out),
    .start_write(normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_start_write),
    .layer19_out_dout(layer19_out_dout),
    .layer19_out_num_data_valid(layer19_out_num_data_valid),
    .layer19_out_fifo_cap(layer19_out_fifo_cap),
    .layer19_out_empty_n(layer19_out_empty_n),
    .layer19_out_read(normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_layer19_out_read),
    .layer21_out_din(normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_layer21_out_din),
    .layer21_out_num_data_valid(layer21_out_num_data_valid),
    .layer21_out_fifo_cap(layer21_out_fifo_cap),
    .layer21_out_full_n(layer21_out_full_n),
    .layer21_out_write(normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_layer21_out_write)
);

alveo_hls4ml_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_s relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_ap_start),
    .start_full_n(start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_full_n),
    .ap_done(relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_ap_ready),
    .start_out(relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_start_out),
    .start_write(relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_start_write),
    .layer21_out_dout(layer21_out_dout),
    .layer21_out_num_data_valid(layer21_out_num_data_valid),
    .layer21_out_fifo_cap(layer21_out_fifo_cap),
    .layer21_out_empty_n(layer21_out_empty_n),
    .layer21_out_read(relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_layer21_out_read),
    .layer22_out_din(relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_layer22_out_din),
    .layer22_out_num_data_valid(layer22_out_num_data_valid),
    .layer22_out_fifo_cap(layer22_out_fifo_cap),
    .layer22_out_full_n(layer22_out_full_n),
    .layer22_out_write(relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_layer22_out_write)
);

alveo_hls4ml_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_s dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_ap_start),
    .ap_done(dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_ap_done),
    .ap_continue(dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_ap_continue),
    .ap_idle(dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_ap_idle),
    .ap_ready(dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_ap_ready),
    .layer22_out_dout(layer22_out_dout),
    .layer22_out_num_data_valid(layer22_out_num_data_valid),
    .layer22_out_fifo_cap(layer22_out_fifo_cap),
    .layer22_out_empty_n(layer22_out_empty_n),
    .layer22_out_read(dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_layer22_out_read),
    .output_r_din(dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_output_r_din),
    .output_r_num_data_valid(2'd0),
    .output_r_fifo_cap(2'd0),
    .output_r_full_n(output_r_full_n),
    .output_r_write(dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_output_r_write)
);

alveo_hls4ml_fifo_w16_d15_S layer25_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_layer25_out_din),
    .if_full_n(layer25_out_full_n),
    .if_write(zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_layer25_out_write),
    .if_dout(layer25_out_dout),
    .if_num_data_valid(layer25_out_num_data_valid),
    .if_fifo_cap(layer25_out_fifo_cap),
    .if_empty_n(layer25_out_empty_n),
    .if_read(conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_layer25_out_read)
);

alveo_hls4ml_fifo_w256_d8_A layer2_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_layer2_out_din),
    .if_full_n(layer2_out_full_n),
    .if_write(conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_layer2_out_write),
    .if_dout(layer2_out_dout),
    .if_num_data_valid(layer2_out_num_data_valid),
    .if_fifo_cap(layer2_out_fifo_cap),
    .if_empty_n(layer2_out_empty_n),
    .if_read(relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_layer2_out_read)
);

alveo_hls4ml_fifo_w96_d8_S layer4_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_layer4_out_din),
    .if_full_n(layer4_out_full_n),
    .if_write(relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_layer4_out_write),
    .if_dout(layer4_out_dout),
    .if_num_data_valid(layer4_out_num_data_valid),
    .if_fifo_cap(layer4_out_fifo_cap),
    .if_empty_n(layer4_out_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_layer4_out_read)
);

alveo_hls4ml_fifo_w256_d4_S layer5_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_layer5_out_din),
    .if_full_n(layer5_out_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_layer5_out_write),
    .if_dout(layer5_out_dout),
    .if_num_data_valid(layer5_out_num_data_valid),
    .if_fifo_cap(layer5_out_fifo_cap),
    .if_empty_n(layer5_out_empty_n),
    .if_read(zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_layer5_out_read)
);

alveo_hls4ml_fifo_w256_d11_A layer26_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_layer26_out_din),
    .if_full_n(layer26_out_full_n),
    .if_write(zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_layer26_out_write),
    .if_dout(layer26_out_dout),
    .if_num_data_valid(layer26_out_num_data_valid),
    .if_fifo_cap(layer26_out_fifo_cap),
    .if_empty_n(layer26_out_empty_n),
    .if_read(conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_layer26_out_read)
);

alveo_hls4ml_fifo_w256_d4_S layer6_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_layer6_out_din),
    .if_full_n(layer6_out_full_n),
    .if_write(conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_layer6_out_write),
    .if_dout(layer6_out_dout),
    .if_num_data_valid(layer6_out_num_data_valid),
    .if_fifo_cap(layer6_out_fifo_cap),
    .if_empty_n(layer6_out_empty_n),
    .if_read(relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_layer6_out_read)
);

alveo_hls4ml_fifo_w96_d4_S layer8_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_layer8_out_din),
    .if_full_n(layer8_out_full_n),
    .if_write(relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_layer8_out_write),
    .if_dout(layer8_out_dout),
    .if_num_data_valid(layer8_out_num_data_valid),
    .if_fifo_cap(layer8_out_fifo_cap),
    .if_empty_n(layer8_out_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_layer8_out_read)
);

alveo_hls4ml_fifo_w256_d2_S layer9_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_layer9_out_din),
    .if_full_n(layer9_out_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_layer9_out_write),
    .if_dout(layer9_out_dout),
    .if_num_data_valid(layer9_out_num_data_valid),
    .if_fifo_cap(layer9_out_fifo_cap),
    .if_empty_n(layer9_out_empty_n),
    .if_read(zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_layer9_out_read)
);

alveo_hls4ml_fifo_w256_d9_A layer27_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_layer27_out_din),
    .if_full_n(layer27_out_full_n),
    .if_write(zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_layer27_out_write),
    .if_dout(layer27_out_dout),
    .if_num_data_valid(layer27_out_num_data_valid),
    .if_fifo_cap(layer27_out_fifo_cap),
    .if_empty_n(layer27_out_empty_n),
    .if_read(conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_layer27_out_read)
);

alveo_hls4ml_fifo_w384_d2_S layer10_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_layer10_out_din),
    .if_full_n(layer10_out_full_n),
    .if_write(conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_layer10_out_write),
    .if_dout(layer10_out_dout),
    .if_num_data_valid(layer10_out_num_data_valid),
    .if_fifo_cap(layer10_out_fifo_cap),
    .if_empty_n(layer10_out_empty_n),
    .if_read(relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_layer10_out_read)
);

alveo_hls4ml_fifo_w144_d2_S layer12_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_layer12_out_din),
    .if_full_n(layer12_out_full_n),
    .if_write(relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_layer12_out_write),
    .if_dout(layer12_out_dout),
    .if_num_data_valid(layer12_out_num_data_valid),
    .if_fifo_cap(layer12_out_fifo_cap),
    .if_empty_n(layer12_out_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_layer12_out_read)
);

alveo_hls4ml_fifo_w384_d1_S layer13_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_layer13_out_din),
    .if_full_n(layer13_out_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_layer13_out_write),
    .if_dout(layer13_out_dout),
    .if_num_data_valid(layer13_out_num_data_valid),
    .if_fifo_cap(layer13_out_fifo_cap),
    .if_empty_n(layer13_out_empty_n),
    .if_read(dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_layer13_out_read)
);

alveo_hls4ml_fifo_w672_d1_S layer15_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_layer15_out_din),
    .if_full_n(layer15_out_full_n),
    .if_write(dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_layer15_out_write),
    .if_dout(layer15_out_dout),
    .if_num_data_valid(layer15_out_num_data_valid),
    .if_fifo_cap(layer15_out_fifo_cap),
    .if_empty_n(layer15_out_empty_n),
    .if_read(normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_layer15_out_read)
);

alveo_hls4ml_fifo_w672_d1_S layer17_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_layer17_out_din),
    .if_full_n(layer17_out_full_n),
    .if_write(normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_layer17_out_write),
    .if_dout(layer17_out_dout),
    .if_num_data_valid(layer17_out_num_data_valid),
    .if_fifo_cap(layer17_out_fifo_cap),
    .if_empty_n(layer17_out_empty_n),
    .if_read(relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_layer17_out_read)
);

alveo_hls4ml_fifo_w252_d1_S layer18_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_layer18_out_din),
    .if_full_n(layer18_out_full_n),
    .if_write(relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_layer18_out_write),
    .if_dout(layer18_out_dout),
    .if_num_data_valid(layer18_out_num_data_valid),
    .if_fifo_cap(layer18_out_fifo_cap),
    .if_empty_n(layer18_out_empty_n),
    .if_read(dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer18_out_read)
);

alveo_hls4ml_fifo_w1024_d1_S layer19_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer19_out_din),
    .if_full_n(layer19_out_full_n),
    .if_write(dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer19_out_write),
    .if_dout(layer19_out_dout),
    .if_num_data_valid(layer19_out_num_data_valid),
    .if_fifo_cap(layer19_out_fifo_cap),
    .if_empty_n(layer19_out_empty_n),
    .if_read(normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_layer19_out_read)
);

alveo_hls4ml_fifo_w1024_d1_S layer21_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_layer21_out_din),
    .if_full_n(layer21_out_full_n),
    .if_write(normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_layer21_out_write),
    .if_dout(layer21_out_dout),
    .if_num_data_valid(layer21_out_num_data_valid),
    .if_fifo_cap(layer21_out_fifo_cap),
    .if_empty_n(layer21_out_empty_n),
    .if_read(relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_layer21_out_read)
);

alveo_hls4ml_fifo_w384_d1_S layer22_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_layer22_out_din),
    .if_full_n(layer22_out_full_n),
    .if_write(relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_layer22_out_write),
    .if_dout(layer22_out_dout),
    .if_num_data_valid(layer22_out_num_data_valid),
    .if_fifo_cap(layer22_out_fifo_cap),
    .if_empty_n(layer22_out_empty_n),
    .if_read(dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_layer22_out_read)
);

alveo_hls4ml_start_for_conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0 start_for_conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_din),
    .if_full_n(start_for_conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_full_n),
    .if_write(zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_start_write),
    .if_dout(start_for_conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_dout),
    .if_empty_n(start_for_conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_empty_n),
    .if_read(conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_ap_ready)
);

alveo_hls4ml_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0 start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_full_n),
    .if_write(conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_empty_n),
    .if_read(relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_ap_ready)
);

alveo_hls4ml_start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0 start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_din),
    .if_full_n(start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_full_n),
    .if_write(relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_start_write),
    .if_dout(start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_dout),
    .if_empty_n(start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_ap_ready)
);

alveo_hls4ml_start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0 start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_din),
    .if_full_n(start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_start_write),
    .if_dout(start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_dout),
    .if_empty_n(start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_empty_n),
    .if_read(zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_ready)
);

alveo_hls4ml_start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6bkb start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6bkb_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_din),
    .if_full_n(start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_full_n),
    .if_write(zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_start_write),
    .if_dout(start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_dout),
    .if_empty_n(start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_empty_n),
    .if_read(conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_ap_ready)
);

alveo_hls4ml_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0 start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_full_n),
    .if_write(conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_empty_n),
    .if_read(relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_ap_ready)
);

alveo_hls4ml_start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0 start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_din),
    .if_full_n(start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_full_n),
    .if_write(relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_start_write),
    .if_dout(start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_dout),
    .if_empty_n(start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_ap_ready)
);

alveo_hls4ml_start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0 start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_din),
    .if_full_n(start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_start_write),
    .if_dout(start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_dout),
    .if_empty_n(start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_empty_n),
    .if_read(zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_ap_ready)
);

alveo_hls4ml_start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config1cud start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config1cud_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_din),
    .if_full_n(start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_full_n),
    .if_write(zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_start_write),
    .if_dout(start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_dout),
    .if_empty_n(start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_empty_n),
    .if_read(conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_ap_ready)
);

alveo_hls4ml_start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12dEe start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12dEe_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_full_n),
    .if_write(conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_empty_n),
    .if_read(relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_ap_ready)
);

alveo_hls4ml_start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0 start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_din),
    .if_full_n(start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_full_n),
    .if_write(relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_start_write),
    .if_dout(start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_dout),
    .if_empty_n(start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_empty_n),
    .if_read(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_ap_ready)
);

alveo_hls4ml_start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0 start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_din),
    .if_full_n(start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_full_n),
    .if_write(pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_start_write),
    .if_dout(start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_dout),
    .if_empty_n(start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_empty_n),
    .if_read(dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_ap_ready)
);

alveo_hls4ml_start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17eOg start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17eOg_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_din),
    .if_full_n(start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_full_n),
    .if_write(dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_start_write),
    .if_dout(start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_dout),
    .if_empty_n(start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_empty_n),
    .if_read(normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_ap_ready)
);

alveo_hls4ml_start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18fYi start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18fYi_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_full_n),
    .if_write(normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_empty_n),
    .if_read(relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_ap_ready)
);

alveo_hls4ml_start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0 start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_din),
    .if_full_n(start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_full_n),
    .if_write(relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_start_write),
    .if_dout(start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_dout),
    .if_empty_n(start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_empty_n),
    .if_read(dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_ready)
);

alveo_hls4ml_start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21g8j start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21g8j_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_din),
    .if_full_n(start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_full_n),
    .if_write(dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_start_write),
    .if_dout(start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_dout),
    .if_empty_n(start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_empty_n),
    .if_read(normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_ap_ready)
);

alveo_hls4ml_start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22hbi start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22hbi_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_full_n),
    .if_write(normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_empty_n),
    .if_read(relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_ap_ready)
);

alveo_hls4ml_start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0 start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_din),
    .if_full_n(start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_full_n),
    .if_write(relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_start_write),
    .if_dout(start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_dout),
    .if_empty_n(start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_empty_n),
    .if_read(dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_ap_ready)
);

assign ap_done = dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_ap_done;

assign ap_idle = (zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_ap_idle & zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_idle & zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_ap_idle & relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_ap_idle & relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_ap_idle & relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_ap_idle & relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_ap_idle & relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_ap_idle & pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_ap_idle & pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_ap_idle & pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_ap_idle & normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_ap_idle & normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_ap_idle & dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_ap_idle & dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_idle & dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_ap_idle & conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_ap_idle & conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_ap_idle & conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_ap_idle);

assign ap_ready = zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_ap_ready;

assign conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_ap_continue = 1'b1;

assign conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_ap_start = start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_empty_n;

assign conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_ap_continue = 1'b1;

assign conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_ap_start = start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_empty_n;

assign conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_ap_continue = 1'b1;

assign conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_ap_start = start_for_conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_empty_n;

assign dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_ap_continue = 1'b1;

assign dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_ap_start = start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_empty_n;

assign dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_continue = 1'b1;

assign dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_start = start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_empty_n;

assign dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_ap_continue = ap_continue;

assign dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_ap_start = start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_empty_n;

assign input_r_read = zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_input_r_read;

assign normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_ap_continue = 1'b1;

assign normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_ap_start = start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_empty_n;

assign normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_ap_continue = 1'b1;

assign normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_ap_start = start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_empty_n;

assign output_r_din = dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_output_r_din;

assign output_r_write = dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_output_r_write;

assign pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_ap_continue = 1'b1;

assign pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_ap_start = start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_empty_n;

assign pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_ap_continue = 1'b1;

assign pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_ap_start = start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_empty_n;

assign pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_ap_continue = 1'b1;

assign pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_ap_start = start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_empty_n;

assign relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_ap_start = start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_empty_n;

assign relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_ap_start = start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_empty_n;

assign relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_ap_start = start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_empty_n;

assign relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_ap_start = start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_empty_n;

assign relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_ap_start = start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_empty_n;

assign start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0_din = 1'b1;

assign start_for_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0_din = 1'b1;

assign start_for_conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0_din = 1'b1;

assign start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0_din = 1'b1;

assign start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0_din = 1'b1;

assign start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_U0_din = 1'b1;

assign start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0_din = 1'b1;

assign start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0_din = 1'b1;

assign start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_din = 1'b1;

assign start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0_din = 1'b1;

assign start_for_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0_din = 1'b1;

assign start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_din = 1'b1;

assign start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_din = 1'b1;

assign zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_ap_continue = 1'b1;

assign zeropad1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config25_U0_ap_start = ap_start;

assign zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_continue = 1'b1;

assign zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_ap_start = start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_empty_n;

assign zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_ap_continue = 1'b1;

assign zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_ap_start = start_for_zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_U0_empty_n;

endmodule //alveo_hls4ml_myproject
