
---------- Begin Simulation Statistics ----------
final_tick                               398071184000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 217672                       # Simulator instruction rate (inst/s)
host_mem_usage                                 815748                       # Number of bytes of host memory used
host_op_rate                                   433844                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    22.97                       # Real time elapsed on the host
host_tick_rate                            17329647488                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5000001                       # Number of instructions simulated
sim_ops                                       9965606                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.398071                       # Number of seconds simulated
sim_ticks                                398071184000                       # Number of ticks simulated
system.cachebus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cachebus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cachebus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cachebus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cachebus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cachebus.snoop_filter.tot_snoops             0                       # Total number of snoops made to the snoop filter.
system.cpu.Branches                           1055107                       # Number of branches fetched
system.cpu.committedInsts                     5000001                       # Number of instructions committed
system.cpu.committedOps                       9965606                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1148433                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2240                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      865763                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           934                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     6485910                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           364                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        398071184                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  398071184                       # Number of busy cycles
system.cpu.num_cc_register_reads              5795737                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             3170344                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       757531                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 400796                       # Number of float alu accesses
system.cpu.num_fp_insts                        400796                       # number of float instructions
system.cpu.num_fp_register_reads               612636                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              264846                       # number of times the floating registers were written
system.cpu.num_func_calls                      209194                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               9678796                       # Number of integer alu accesses
system.cpu.num_int_insts                      9678796                       # number of integer instructions
system.cpu.num_int_register_reads            19082932                       # number of times the integer registers were read
system.cpu.num_int_register_writes            7846681                       # number of times the integer registers were written
system.cpu.num_load_insts                     1146735                       # Number of load instructions
system.cpu.num_mem_refs                       2012399                       # number of memory refs
system.cpu.num_store_insts                     865664                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 70202      0.70%      0.70% # Class of executed instruction
system.cpu.op_class::IntAlu                   7565936     75.92%     76.62% # Class of executed instruction
system.cpu.op_class::IntMult                    34403      0.35%     76.97% # Class of executed instruction
system.cpu.op_class::IntDiv                     34245      0.34%     77.31% # Class of executed instruction
system.cpu.op_class::FloatAdd                    4101      0.04%     77.35% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::SimdAdd                    10940      0.11%     77.46% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.46% # Class of executed instruction
system.cpu.op_class::SimdAlu                   110866      1.11%     78.57% # Class of executed instruction
system.cpu.op_class::SimdCmp                      164      0.00%     78.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                    52686      0.53%     79.10% # Class of executed instruction
system.cpu.op_class::SimdMisc                   67700      0.68%     79.78% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.78% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.78% # Class of executed instruction
system.cpu.op_class::SimdShift                   2248      0.02%     79.81% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   2      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  21      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   1      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 12      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::MemRead                  1094322     10.98%     90.79% # Class of executed instruction
system.cpu.op_class::MemWrite                  770881      7.74%     98.52% # Class of executed instruction
system.cpu.op_class::FloatMemRead               52413      0.53%     99.05% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              94783      0.95%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    9965930                       # Class of executed instruction
system.cpu.workload.numSyscalls                    39                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          197                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11035                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadReq             7337330                       # Transaction distribution
system.membus.trans_dist::ReadResp            7339284                       # Transaction distribution
system.membus.trans_dist::WriteReq             595177                       # Transaction distribution
system.membus.trans_dist::WriteResp            595177                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          137                       # Transaction distribution
system.membus.trans_dist::CleanEvict               60                       # Transaction distribution
system.membus.trans_dist::SoftPFReq              1141                       # Transaction distribution
system.membus.trans_dist::SoftPFResp             1141                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8883                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8883                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1955                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrl.port     12971819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total     12971819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.memobj.mem_side::system.mem_ctrl.port      2895476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.memobj.mem_side::total      2895476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port        21873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cache.mem_side::total        21873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15889168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrl.port     51887272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total     51887272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.memobj.mem_side::system.mem_ctrl.port      9799427                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.memobj.mem_side::total      9799427                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port       702400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::total       702400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                62389099                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7944486                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7944486    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7944486                       # Request fanout histogram
system.membus.reqLayer2.occupancy          8540408000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2573942000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer0.occupancy        14734752500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy           58984250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 398071184000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst        51887272                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         6244144                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            58131416                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst     51887272                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total       51887272                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         8768                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::.cpu.data      4248915                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          4257683                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst          6485909                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data           863399                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total              7349308                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           137                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::.cpu.data          595177                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total              595314                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          130346717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           15685999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              146032716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     130346717                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         130346717                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           22026                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.cpu.data          10673757                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              10695783                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           22026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         130346717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          26359755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             156728499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples       136.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples   6485910.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    810560.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.146468194500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds          2638                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds          2638                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState             15202610                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState               39664                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                      7349309                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      595314                       # Number of write requests accepted
system.mem_ctrl.readBursts                    7349309                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    595314                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                   94995                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                 553022                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0             561240                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1             657410                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2             390560                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3             585875                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4             970755                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5             146325                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              40158                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7             519946                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              65812                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9             250309                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10            116800                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11            356399                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12            428243                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13            443290                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14           1113954                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15            607238                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0               1182                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1               1140                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2               1236                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3               2330                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4               4396                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5               1637                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6               1628                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7              12891                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8               2081                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9               1540                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10              2360                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11              1846                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12              2776                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13              1686                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14              1988                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15              1553                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       25.90                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                   25803238000                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                 36271570000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat             161821625500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       3556.95                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 22306.95                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                   6469378                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                    30401                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  89.18                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 71.88                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                  96720                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                  38875                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                  89304                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                7113572                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  10838                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                 20261                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                 18758                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                 64513                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                491645                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   137                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                  7252591                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     1723                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      27                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      31                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                    2623                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                    2639                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                    2641                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                    2640                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                    2640                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                    2638                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                    2650                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                    2639                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                    2638                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                    2643                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                    2638                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                    2638                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                    2638                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                    2638                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                    2638                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                    2638                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples       796803                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     586.068476                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    373.647954                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    413.817164                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127        157455     19.76%     19.76% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255       111342     13.97%     33.73% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383        61642      7.74%     41.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511        36142      4.54%     46.01% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639        32796      4.12%     50.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767        24894      3.12%     53.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895        28506      3.58%     56.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023        23238      2.92%     59.74% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151       320788     40.26%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total        796803                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples         2638                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean     2748.347612                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev   21969.151434                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-32767         2614     99.09%     99.09% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::32768-65535           14      0.53%     99.62% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::65536-98303            7      0.27%     99.89% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::327680-360447            2      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::950272-983039            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total           2638                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples         2638                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.023503                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.021825                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.245199                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16              2611     98.98%     98.98% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 1      0.04%     99.01% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                21      0.80%     99.81% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 2      0.08%     99.89% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20                 2      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::21                 1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total           2638                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM               464276096                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                  6079680                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                  2705280                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 58131424                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys               4257683                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                       1166.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          6.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     146.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      10.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          9.16                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      9.11                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.05                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   398071107000                       # Total gap between requests
system.mem_ctrl.avgGap                       50105.73                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst     51887280                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      5588489                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         7296                       # Per-master bytes write to memory
system.mem_ctrl.masterWriteBytes::.cpu.data       288147                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 130346737.180554106832                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 14038918.727661531419                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 18328.380182374618                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.cpu.data 723857.972095764591                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst      6485910                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data       863399                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks          137                       # Per-master write serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.cpu.data       595177                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst 141342358250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data  20479267250                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 866206552500                       # Per-master write total memory access latency
system.mem_ctrl.masterWriteTotalLat::.cpu.data 9169059730000                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     21792.22                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     23719.35                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 6322675565.69                       # Per-master write average memory access latency
system.mem_ctrl.masterWriteAvgLat::.cpu.data  15405601.58                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     89.08                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy            2595247200                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy            1379406600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy          24147801300                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy            82632600                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      31422855360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy      152972885310                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       24040063200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy        236640891570                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         594.468781                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  60764172250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF  13292240000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT 324014771750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy            3093940500                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy            1644460785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy          27648000660                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy           138016800                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      31422855360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy      166862290770                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       12343721760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy        243153286635                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         610.828657                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  29946194250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF  13292240000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT 354832749750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 398071184000                       # Cumulative time (in ticks) in various power states
system.cache.demand_hits::.cpu.data            554180                       # number of demand (read+write) hits
system.cache.demand_hits::total                554180                       # number of demand (read+write) hits
system.cache.overall_hits::.cpu.data           555296                       # number of overall hits
system.cache.overall_hits::total               555296                       # number of overall hits
system.cache.demand_misses::.cpu.data           10456                       # number of demand (read+write) misses
system.cache.demand_misses::total               10456                       # number of demand (read+write) misses
system.cache.overall_misses::.cpu.data          10838                       # number of overall misses
system.cache.overall_misses::total              10838                       # number of overall misses
system.cache.demand_miss_latency::.cpu.data    698820000                       # number of demand (read+write) miss cycles
system.cache.demand_miss_latency::total     698820000                       # number of demand (read+write) miss cycles
system.cache.overall_miss_latency::.cpu.data    698820000                       # number of overall miss cycles
system.cache.overall_miss_latency::total    698820000                       # number of overall miss cycles
system.cache.demand_accesses::.cpu.data        564636                       # number of demand (read+write) accesses
system.cache.demand_accesses::total            564636                       # number of demand (read+write) accesses
system.cache.overall_accesses::.cpu.data       566134                       # number of overall (read+write) accesses
system.cache.overall_accesses::total           566134                       # number of overall (read+write) accesses
system.cache.demand_miss_rate::.cpu.data     0.018518                       # miss rate for demand accesses
system.cache.demand_miss_rate::total         0.018518                       # miss rate for demand accesses
system.cache.overall_miss_rate::.cpu.data     0.019144                       # miss rate for overall accesses
system.cache.overall_miss_rate::total        0.019144                       # miss rate for overall accesses
system.cache.demand_avg_miss_latency::.cpu.data 66834.353481                       # average overall miss latency
system.cache.demand_avg_miss_latency::total 66834.353481                       # average overall miss latency
system.cache.overall_avg_miss_latency::.cpu.data 64478.686104                       # average overall miss latency
system.cache.overall_avg_miss_latency::total 64478.686104                       # average overall miss latency
system.cache.blocked_cycles::no_mshrs               0                       # number of cycles access was blocked
system.cache.blocked_cycles::no_targets             0                       # number of cycles access was blocked
system.cache.blocked::no_mshrs                      0                       # number of cycles access was blocked
system.cache.blocked::no_targets                    0                       # number of cycles access was blocked
system.cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache.writebacks::.writebacks              137                       # number of writebacks
system.cache.writebacks::total                    137                       # number of writebacks
system.cache.demand_mshr_misses::.cpu.data        10456                       # number of demand (read+write) MSHR misses
system.cache.demand_mshr_misses::total          10456                       # number of demand (read+write) MSHR misses
system.cache.overall_mshr_misses::.cpu.data        10838                       # number of overall MSHR misses
system.cache.overall_mshr_misses::total         10838                       # number of overall MSHR misses
system.cache.demand_mshr_miss_latency::.cpu.data    677908000                       # number of demand (read+write) MSHR miss cycles
system.cache.demand_mshr_miss_latency::total    677908000                       # number of demand (read+write) MSHR miss cycles
system.cache.overall_mshr_miss_latency::.cpu.data    702573000                       # number of overall MSHR miss cycles
system.cache.overall_mshr_miss_latency::total    702573000                       # number of overall MSHR miss cycles
system.cache.demand_mshr_miss_rate::.cpu.data     0.018518                       # mshr miss rate for demand accesses
system.cache.demand_mshr_miss_rate::total     0.018518                       # mshr miss rate for demand accesses
system.cache.overall_mshr_miss_rate::.cpu.data     0.019144                       # mshr miss rate for overall accesses
system.cache.overall_mshr_miss_rate::total     0.019144                       # mshr miss rate for overall accesses
system.cache.demand_avg_mshr_miss_latency::.cpu.data 64834.353481                       # average overall mshr miss latency
system.cache.demand_avg_mshr_miss_latency::total 64834.353481                       # average overall mshr miss latency
system.cache.overall_avg_mshr_miss_latency::.cpu.data 64824.967706                       # average overall mshr miss latency
system.cache.overall_avg_mshr_miss_latency::total 64824.967706                       # average overall mshr miss latency
system.cache.replacements                         197                       # number of replacements
system.cache.ReadReq_hits::.cpu.data           292763                       # number of ReadReq hits
system.cache.ReadReq_hits::total               292763                       # number of ReadReq hits
system.cache.ReadReq_misses::.cpu.data           1573                       # number of ReadReq misses
system.cache.ReadReq_misses::total               1573                       # number of ReadReq misses
system.cache.ReadReq_miss_latency::.cpu.data    111302000                       # number of ReadReq miss cycles
system.cache.ReadReq_miss_latency::total    111302000                       # number of ReadReq miss cycles
system.cache.ReadReq_accesses::.cpu.data       294336                       # number of ReadReq accesses(hits+misses)
system.cache.ReadReq_accesses::total           294336                       # number of ReadReq accesses(hits+misses)
system.cache.ReadReq_miss_rate::.cpu.data     0.005344                       # miss rate for ReadReq accesses
system.cache.ReadReq_miss_rate::total        0.005344                       # miss rate for ReadReq accesses
system.cache.ReadReq_avg_miss_latency::.cpu.data 70757.787667                       # average ReadReq miss latency
system.cache.ReadReq_avg_miss_latency::total 70757.787667                       # average ReadReq miss latency
system.cache.ReadReq_mshr_misses::.cpu.data         1573                       # number of ReadReq MSHR misses
system.cache.ReadReq_mshr_misses::total          1573                       # number of ReadReq MSHR misses
system.cache.ReadReq_mshr_miss_latency::.cpu.data    108156000                       # number of ReadReq MSHR miss cycles
system.cache.ReadReq_mshr_miss_latency::total    108156000                       # number of ReadReq MSHR miss cycles
system.cache.ReadReq_mshr_miss_rate::.cpu.data     0.005344                       # mshr miss rate for ReadReq accesses
system.cache.ReadReq_mshr_miss_rate::total     0.005344                       # mshr miss rate for ReadReq accesses
system.cache.ReadReq_avg_mshr_miss_latency::.cpu.data 68757.787667                       # average ReadReq mshr miss latency
system.cache.ReadReq_avg_mshr_miss_latency::total 68757.787667                       # average ReadReq mshr miss latency
system.cache.WriteReq_hits::.cpu.data          261417                       # number of WriteReq hits
system.cache.WriteReq_hits::total              261417                       # number of WriteReq hits
system.cache.WriteReq_misses::.cpu.data          8883                       # number of WriteReq misses
system.cache.WriteReq_misses::total              8883                       # number of WriteReq misses
system.cache.WriteReq_miss_latency::.cpu.data    587518000                       # number of WriteReq miss cycles
system.cache.WriteReq_miss_latency::total    587518000                       # number of WriteReq miss cycles
system.cache.WriteReq_accesses::.cpu.data       270300                       # number of WriteReq accesses(hits+misses)
system.cache.WriteReq_accesses::total          270300                       # number of WriteReq accesses(hits+misses)
system.cache.WriteReq_miss_rate::.cpu.data     0.032863                       # miss rate for WriteReq accesses
system.cache.WriteReq_miss_rate::total       0.032863                       # miss rate for WriteReq accesses
system.cache.WriteReq_avg_miss_latency::.cpu.data 66139.592480                       # average WriteReq miss latency
system.cache.WriteReq_avg_miss_latency::total 66139.592480                       # average WriteReq miss latency
system.cache.WriteReq_mshr_misses::.cpu.data         8883                       # number of WriteReq MSHR misses
system.cache.WriteReq_mshr_misses::total         8883                       # number of WriteReq MSHR misses
system.cache.WriteReq_mshr_miss_latency::.cpu.data    569752000                       # number of WriteReq MSHR miss cycles
system.cache.WriteReq_mshr_miss_latency::total    569752000                       # number of WriteReq MSHR miss cycles
system.cache.WriteReq_mshr_miss_rate::.cpu.data     0.032863                       # mshr miss rate for WriteReq accesses
system.cache.WriteReq_mshr_miss_rate::total     0.032863                       # mshr miss rate for WriteReq accesses
system.cache.WriteReq_avg_mshr_miss_latency::.cpu.data 64139.592480                       # average WriteReq mshr miss latency
system.cache.WriteReq_avg_mshr_miss_latency::total 64139.592480                       # average WriteReq mshr miss latency
system.cache.SoftPFReq_hits::.cpu.data           1116                       # number of SoftPFReq hits
system.cache.SoftPFReq_hits::total               1116                       # number of SoftPFReq hits
system.cache.SoftPFReq_misses::.cpu.data          382                       # number of SoftPFReq misses
system.cache.SoftPFReq_misses::total              382                       # number of SoftPFReq misses
system.cache.SoftPFReq_accesses::.cpu.data         1498                       # number of SoftPFReq accesses(hits+misses)
system.cache.SoftPFReq_accesses::total           1498                       # number of SoftPFReq accesses(hits+misses)
system.cache.SoftPFReq_miss_rate::.cpu.data     0.255007                       # miss rate for SoftPFReq accesses
system.cache.SoftPFReq_miss_rate::total      0.255007                       # miss rate for SoftPFReq accesses
system.cache.SoftPFReq_mshr_misses::.cpu.data          382                       # number of SoftPFReq MSHR misses
system.cache.SoftPFReq_mshr_misses::total          382                       # number of SoftPFReq MSHR misses
system.cache.SoftPFReq_mshr_miss_latency::.cpu.data     24665000                       # number of SoftPFReq MSHR miss cycles
system.cache.SoftPFReq_mshr_miss_latency::total     24665000                       # number of SoftPFReq MSHR miss cycles
system.cache.SoftPFReq_mshr_miss_rate::.cpu.data     0.255007                       # mshr miss rate for SoftPFReq accesses
system.cache.SoftPFReq_mshr_miss_rate::total     0.255007                       # mshr miss rate for SoftPFReq accesses
system.cache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 64568.062827                       # average SoftPFReq mshr miss latency
system.cache.SoftPFReq_avg_mshr_miss_latency::total 64568.062827                       # average SoftPFReq mshr miss latency
system.cache.power_state.pwrStateResidencyTicks::UNDEFINED 398071184000                       # Cumulative time (in ticks) in various power states
system.cache.tags.tagsinuse                950.905854                       # Cycle average of tags in use
system.cache.tags.total_refs                   566134                       # Total number of references to valid blocks.
system.cache.tags.sampled_refs                  10838                       # Sample count of references to valid blocks.
system.cache.tags.avg_refs                  52.236021                       # Average number of references to valid blocks.
system.cache.tags.warmup_cycle           300676192000                       # Cycle when the warmup percentage was hit.
system.cache.tags.occ_blocks::.cpu.data    950.905854                       # Average occupied blocks per requestor
system.cache.tags.occ_percent::.cpu.data     0.029019                       # Average percentage of cache occupancy
system.cache.tags.occ_percent::total         0.029019                       # Average percentage of cache occupancy
system.cache.tags.occ_task_id_blocks::1024        10641                       # Occupied blocks per task id
system.cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cache.tags.age_task_id_blocks_1024::2          208                       # Occupied blocks per task id
system.cache.tags.age_task_id_blocks_1024::3         2085                       # Occupied blocks per task id
system.cache.tags.age_task_id_blocks_1024::4         8325                       # Occupied blocks per task id
system.cache.tags.occ_task_id_percent::1024     0.324738                       # Percentage of cache occupancy per task id
system.cache.tags.tag_accesses                 576972                       # Number of tag accesses
system.cache.tags.data_accesses                576972                       # Number of data accesses
system.cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 398071184000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cachebus.trans_dist::ReadReq            294336                       # Transaction distribution
system.cachebus.trans_dist::ReadResp           294336                       # Transaction distribution
system.cachebus.trans_dist::WriteReq           270300                       # Transaction distribution
system.cachebus.trans_dist::WriteResp          270300                       # Transaction distribution
system.cachebus.trans_dist::WritebackDirty          137                       # Transaction distribution
system.cachebus.trans_dist::CleanEvict             60                       # Transaction distribution
system.cachebus.trans_dist::SoftPFReq            1498                       # Transaction distribution
system.cachebus.trans_dist::SoftPFResp           1498                       # Transaction distribution
system.cachebus.pkt_count_system.memobj.cache_side::system.cache.cpu_side      1132268                       # Packet count per connected master and slave (bytes)
system.cachebus.pkt_size_system.memobj.cache_side::system.cache.cpu_side      3614648                       # Cumulative packet size per connected master and slave (bytes)
system.cachebus.snoops                            197                       # Total snoops (count)
system.cachebus.snoopTraffic                     8768                       # Total snoop traffic (bytes)
system.cachebus.snoop_fanout::samples          566331                       # Request fanout histogram
system.cachebus.snoop_fanout::mean                  0                       # Request fanout histogram
system.cachebus.snoop_fanout::stdev                 0                       # Request fanout histogram
system.cachebus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cachebus.snoop_fanout::0                566331    100.00%    100.00% # Request fanout histogram
system.cachebus.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.cachebus.snoop_fanout::min_value             0                       # Request fanout histogram
system.cachebus.snoop_fanout::max_value             0                       # Request fanout histogram
system.cachebus.snoop_fanout::total            566331                       # Request fanout histogram
system.cachebus.reqLayer0.occupancy         836434000                       # Layer occupancy (ticks)
system.cachebus.reqLayer0.utilization             0.2                       # Layer utilization (%)
system.cachebus.respLayer0.occupancy        861968000                       # Layer occupancy (ticks)
system.cachebus.respLayer0.utilization            0.2                       # Layer utilization (%)
system.cachebus.power_state.pwrStateResidencyTicks::UNDEFINED 398071184000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 398071184000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 398071184000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 398071184000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
