

================================================================
== Vivado HLS Report for 'matrix_mult'
================================================================
* Date:           Fri Nov 24 23:12:51 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        mm.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    35364|    35364| 0.354 ms | 0.354 ms |  35364|  35364|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |      840|      840|        42|          -|          -|    20|    no    |
        | + Loop 1.1      |       40|       40|         2|          -|          -|    20|    no    |
        |- Loop 2         |      840|      840|        42|          -|          -|    20|    no    |
        | + Loop 2.1      |       40|       40|         2|          -|          -|    20|    no    |
        |- Loop 3         |    32840|    32840|      1642|          -|          -|    20|    no    |
        | + Loop 3.1      |     1640|     1640|        82|          -|          -|    20|    no    |
        |  ++ Loop 3.1.1  |       80|       80|         4|          -|          -|    20|    no    |
        |- Loop 4         |      840|      840|        42|          -|          -|    20|    no    |
        | + Loop 4.1      |       40|       40|         2|          -|          -|    20|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      3|       0|    529|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        3|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    220|    -|
|Register         |        -|      -|     339|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      3|     339|    749|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      1|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +----------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |a_buff_U  |matrix_mult_a_buff  |        1|  0|   0|    0|   400|   32|     1|        12800|
    |b_buff_U  |matrix_mult_a_buff  |        1|  0|   0|    0|   400|   32|     1|        12800|
    |c_buff_U  |matrix_mult_a_buff  |        1|  0|   0|    0|   400|   32|     1|        12800|
    +----------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                    |        3|  0|   0|    0|  1200|   96|     3|        38400|
    +----------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |mul_ln33_fu_572_p2    |     *    |      3|  0|  20|          32|          32|
    |accum_fu_576_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln18_1_fu_316_p2  |     +    |      0|  0|  15|           7|           7|
    |add_ln18_2_fu_294_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln18_3_fu_339_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln18_fu_325_p2    |     +    |      0|  0|  15|           9|           9|
    |add_ln24_1_fu_406_p2  |     +    |      0|  0|  15|           7|           7|
    |add_ln24_2_fu_384_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln24_3_fu_429_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln24_fu_415_p2    |     +    |      0|  0|  15|           9|           9|
    |add_ln33_1_fu_522_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln33_2_fu_556_p2  |     +    |      0|  0|  10|          10|          10|
    |add_ln33_3_fu_562_p2  |     +    |      0|  0|  10|          10|          10|
    |add_ln33_fu_474_p2    |     +    |      0|  0|  14|          10|          10|
    |add_ln35_fu_496_p2    |     +    |      0|  0|  14|          10|          10|
    |add_ln42_1_fu_653_p2  |     +    |      0|  0|  15|           7|           7|
    |add_ln42_2_fu_617_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln42_3_fu_643_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln42_fu_662_p2    |     +    |      0|  0|  15|           9|           9|
    |i_1_fu_354_p2         |     +    |      0|  0|  15|           5|           1|
    |i_2_fu_587_p2         |     +    |      0|  0|  15|           5|           1|
    |i_fu_264_p2           |     +    |      0|  0|  15|           5|           1|
    |j_1_fu_400_p2         |     +    |      0|  0|  15|           5|           1|
    |j_2_fu_633_p2         |     +    |      0|  0|  15|           5|           1|
    |j_fu_310_p2           |     +    |      0|  0|  15|           5|           1|
    |m_fu_444_p2           |     +    |      0|  0|  15|           5|           1|
    |n_fu_512_p2           |     +    |      0|  0|  15|           5|           1|
    |o_fu_486_p2           |     +    |      0|  0|  15|           5|           1|
    |icmp_ln16_fu_258_p2   |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln17_fu_304_p2   |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln22_fu_348_p2   |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln23_fu_394_p2   |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln29_fu_438_p2   |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln30_fu_480_p2   |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln32_fu_506_p2   |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln40_fu_581_p2   |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln41_fu_627_p2   |   icmp   |      0|  0|  11|           5|           5|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      3|  0| 529|         312|         276|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |a_buff_address0  |  15|          3|    9|         27|
    |accum_0_reg_212  |   9|          2|   32|         64|
    |ap_NS_fsm        |  85|         17|    1|         17|
    |b_buff_address0  |  15|          3|    9|         27|
    |c_buff_address0  |  15|          3|    9|         27|
    |i1_0_reg_168     |   9|          2|    5|         10|
    |i3_0_reg_236     |   9|          2|    5|         10|
    |i_0_reg_146      |   9|          2|    5|         10|
    |j2_0_reg_179     |   9|          2|    5|         10|
    |j4_0_reg_247     |   9|          2|    5|         10|
    |j_0_reg_157      |   9|          2|    5|         10|
    |m_0_reg_190      |   9|          2|    5|         10|
    |n_0_reg_225      |   9|          2|    5|         10|
    |o_0_reg_201      |   9|          2|    5|         10|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 220|         46|  105|        252|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |a_buff_load_reg_803    |  32|   0|   32|          0|
    |accum_0_reg_212        |  32|   0|   32|          0|
    |add_ln18_2_reg_689     |   8|   0|   10|          2|
    |add_ln18_3_reg_707     |  10|   0|   10|          0|
    |add_ln24_2_reg_730     |   8|   0|   10|          2|
    |add_ln24_3_reg_748     |  10|   0|   10|          0|
    |add_ln33_reg_761       |   8|   0|   10|          2|
    |add_ln42_2_reg_841     |   8|   0|   10|          2|
    |add_ln42_reg_859       |   9|   0|    9|          0|
    |ap_CS_fsm              |  16|   0|   16|          0|
    |b_buff_load_reg_808    |  32|   0|   32|          0|
    |c_buff_addr_1_reg_780  |   9|   0|    9|          0|
    |i1_0_reg_168           |   5|   0|    5|          0|
    |i3_0_reg_236           |   5|   0|    5|          0|
    |i_0_reg_146            |   5|   0|    5|          0|
    |i_1_reg_715            |   5|   0|    5|          0|
    |i_2_reg_826            |   5|   0|    5|          0|
    |i_reg_674              |   5|   0|    5|          0|
    |j2_0_reg_179           |   5|   0|    5|          0|
    |j4_0_reg_247           |   5|   0|    5|          0|
    |j_0_reg_157            |   5|   0|    5|          0|
    |j_1_reg_738            |   5|   0|    5|          0|
    |j_2_reg_849            |   5|   0|    5|          0|
    |j_reg_697              |   5|   0|    5|          0|
    |m_0_reg_190            |   5|   0|    5|          0|
    |m_reg_756              |   5|   0|    5|          0|
    |mul_ln33_reg_813       |  32|   0|   32|          0|
    |n_0_reg_225            |   5|   0|    5|          0|
    |n_reg_788              |   5|   0|    5|          0|
    |o_0_reg_201            |   5|   0|    5|          0|
    |o_reg_770              |   5|   0|    5|          0|
    |shl_ln18_1_reg_684     |   5|   0|    7|          2|
    |shl_ln1_reg_720        |   5|   0|    9|          4|
    |shl_ln24_1_reg_725     |   5|   0|    7|          2|
    |shl_ln_reg_679         |   5|   0|    9|          4|
    |tmp_6_reg_831          |   5|   0|    9|          4|
    |tmp_7_reg_836          |   5|   0|    7|          2|
    |zext_ln35_reg_775      |   5|   0|   10|          5|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 339|   0|  370|         31|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_start    |  in |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_done     | out |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_idle     | out |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_ready    | out |    1| ap_ctrl_hs |  matrix_mult | return value |
|a_address0  | out |    9|  ap_memory |       a      |     array    |
|a_ce0       | out |    1|  ap_memory |       a      |     array    |
|a_q0        |  in |   32|  ap_memory |       a      |     array    |
|b_address0  | out |    9|  ap_memory |       b      |     array    |
|b_ce0       | out |    1|  ap_memory |       b      |     array    |
|b_q0        |  in |   32|  ap_memory |       b      |     array    |
|c_address0  | out |    9|  ap_memory |       c      |     array    |
|c_ce0       | out |    1|  ap_memory |       c      |     array    |
|c_we0       | out |    1|  ap_memory |       c      |     array    |
|c_d0        | out |   32|  ap_memory |       c      |     array    |
+------------+-----+-----+------------+--------------+--------------+

