/*
 * OMAP54xx CTRL_MODULE_CORE_PAD registers and bitfields
 *
 * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com
 *
 * Benoit Cousson (b-cousson@ti.com)
 *
 * This file is automatically generated from the OMAP hardware databases.
 * We respectfully ask that any modifications to this file be coordinated
 * with the public linux-omap@vger.kernel.org mailing list and the
 * authors above to ensure that the autogeneration scripts are kept
 * up-to-date with the file contents.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef __ARCH_ARM_MACH_OMAP2_CTRL_MODULE_CORE_PAD_54XX_H
#define __ARCH_ARM_MACH_OMAP2_CTRL_MODULE_CORE_PAD_54XX_H

/* Base address */
#define OMAP5_CTRL_MODULE_CORE_PAD				0x4a002800

#define OMAP44XX_CTRL_MODULE_CORE_PAD_REGADDR(reg)	\
		OMAP2_L4_IO_ADDRESS(OMAP4_CTRL_MODULE_CORE_PAD + (reg))

/* Registers offset */
#define OMAP5_CTRL_MODULE_CORE_PAD_IP_REVISION			0x0000
#define OMAP5_CTRL_MODULE_CORE_PAD_IP_HWINFO			0x0004
#define OMAP5_CTRL_MODULE_CORE_PAD_IP_SYSCONFIG			0x0010
#define OMAP5_CTRL_MODULE_CORE_PAD_PADCONF_WAKEUPEVENT_0	0x01fc
#define OMAP5_CTRL_MODULE_CORE_PAD_PADCONF_WAKEUPEVENT_1	0x0200
#define OMAP5_CTRL_MODULE_CORE_PAD_PADCONF_WAKEUPEVENT_2	0x0204
#define OMAP5_CTRL_MODULE_CORE_PAD_PADCONF_WAKEUPEVENT_3	0x0208
#define OMAP5_CTRL_MODULE_CORE_PAD_PADCONF_WAKEUPEVENT_4	0x020c
#define OMAP5_CTRL_MODULE_CORE_PAD_PADCONF_WAKEUPEVENT_5	0x0210
#define OMAP5_CTRL_MODULE_CORE_PAD_PADCONF_WAKEUPEVENT_6	0x0214
#define OMAP5_CTRL_MODULE_CORE_PAD_CONTROL_PADCONF_GLOBAL	0x05a0
#define OMAP5_CTRL_MODULE_CORE_PAD_CONTROL_PADCONF_MODE		0x05a4
#define OMAP5_CTRL_MODULE_CORE_PAD_CONTROL_SMART1IO_PADCONF_0	0x05a8
#define OMAP5_CTRL_MODULE_CORE_PAD_CONTROL_SMART1IO_PADCONF_1	0x05ac
#define OMAP5_CTRL_MODULE_CORE_PAD_CONTROL_SMART1IO_PADCONF_2	0x05b0
#define OMAP5_CTRL_MODULE_CORE_PAD_CONTROL_SMART2IO_PADCONF_0	0x05b4
#define OMAP5_CTRL_MODULE_CORE_PAD_CONTROL_SMART2IO_PADCONF_1	0x05b8
#define OMAP5_CTRL_MODULE_CORE_PAD_CONTROL_SMART2IO_PADCONF_2	0x05bc
#define OMAP5_CTRL_MODULE_CORE_PAD_CONTROL_SMART3IO_PADCONF_0	0x05c0
#define OMAP5_CTRL_MODULE_CORE_PAD_CONTROL_SMART3IO_PADCONF_1	0x05c4
#define OMAP5_CTRL_MODULE_CORE_PAD_CONTROL_PBIAS		0x0600
#define OMAP5_CTRL_MODULE_CORE_PAD_CONTROL_I2C_0		0x0604
#define OMAP5_CTRL_MODULE_CORE_PAD_CONTROL_CAMERA_RX		0x0608
#define OMAP5_CTRL_MODULE_CORE_PAD_CONTROL_HDMI_TX_PHY		0x060c
#define OMAP5_CTRL_MODULE_CORE_PAD_CONTROL_UNIPORTM		0x0610
#define OMAP5_CTRL_MODULE_CORE_PAD_CONTROL_DSIPHY		0x0614
#define OMAP5_CTRL_MODULE_CORE_PAD_CONTROL_MCBSPLP		0x0618
#define OMAP5_CTRL_MODULE_CORE_PAD_CONTROL_USB2PHYCORE		0x061c
#define OMAP5_CTRL_MODULE_CORE_PAD_CONTROL_HDMI_1		0x0620
#define OMAP5_CTRL_MODULE_CORE_PAD_CONTROL_DDR3CH1_0		0x0630
#define OMAP5_CTRL_MODULE_CORE_PAD_CONTROL_DDR3CH2_0		0x0634
#define OMAP5_CTRL_MODULE_CORE_PAD_CONTROL_DDRCH1_0		0x0638
#define OMAP5_CTRL_MODULE_CORE_PAD_CONTROL_DDRCH1_1		0x063c
#define OMAP5_CTRL_MODULE_CORE_PAD_CONTROL_DDRCH2_0		0x0640
#define OMAP5_CTRL_MODULE_CORE_PAD_CONTROL_DDRCH2_1		0x0644
#define OMAP5_CTRL_MODULE_CORE_PAD_CONTROL_LPDDR2CH1_0		0x0648
#define OMAP5_CTRL_MODULE_CORE_PAD_CONTROL_LPDDR2CH1_1		0x064c
#define OMAP5_CTRL_MODULE_CORE_PAD_CONTROL_DDRIO_0		0x0650
#define OMAP5_CTRL_MODULE_CORE_PAD_CONTROL_DDRIO_1		0x0654
#define OMAP5_CTRL_MODULE_CORE_PAD_CONTROL_DDRIO_2		0x0658
#define OMAP5_CTRL_MODULE_CORE_PAD_CONTROL_HYST_1		0x065c
#define OMAP5_CTRL_MODULE_CORE_PAD_USBB_HSIC_CONTROL		0x0660
#define OMAP5_CTRL_MODULE_CORE_PAD_CONTROL_C2C			0x0664
#define OMAP5_CTRL_MODULE_CORE_PAD_CORE_CONTROL_SPARE_RW	0x0668
#define OMAP5_CTRL_MODULE_CORE_PAD_CORE_CONTROL_SPARE_R		0x066c
#define OMAP5_CTRL_MODULE_CORE_PAD_CORE_CONTROL_SPARE_R_C0	0x0670
#define OMAP5_CTRL_MODULE_CORE_PAD_SRCOMP_NORTH_SIDE		0x0674
#define OMAP5_CTRL_MODULE_CORE_PAD_SRCOMP_SOUTH_SIDE		0x0678
#define OMAP5_CTRL_MODULE_CORE_PAD_SRCOMP_EAST_SIDE		0x067c
#define OMAP5_CTRL_MODULE_CORE_PAD_SRCOMP_WEST_SIDE		0x0680
#define OMAP5_CTRL_MODULE_CORE_PAD_SRCOMP_CODE_LATCH		0x0684
#define OMAP5_CTRL_MODULE_CORE_PAD_CONTROL_DDRIO_EXT_0		0x0688

/* Registers shifts and masks */

/* IP_REVISION */
#define OMAP5_IP_REV_SCHEME_SHIFT				30
#define OMAP5_IP_REV_SCHEME_MASK				(0x3 << 30)
#define OMAP5_IP_REV_FUNC_SHIFT					16
#define OMAP5_IP_REV_FUNC_MASK					(0xfff << 16)
#define OMAP5_IP_REV_RTL_SHIFT					11
#define OMAP5_IP_REV_RTL_MASK					(0x1f << 11)
#define OMAP5_IP_REV_MAJOR_SHIFT				8
#define OMAP5_IP_REV_MAJOR_MASK					(0x7 << 8)
#define OMAP5_IP_REV_CUSTOM_SHIFT				6
#define OMAP5_IP_REV_CUSTOM_MASK				(0x3 << 6)
#define OMAP5_IP_REV_MINOR_SHIFT				0
#define OMAP5_IP_REV_MINOR_MASK					(0x3f << 0)

/* IP_HWINFO */
#define OMAP5_IP_HWINFO_SHIFT					0
#define OMAP5_IP_HWINFO_MASK					(0xffffffff << 0)

/* IP_SYSCONFIG */
#define OMAP5_IP_SYSCONFIG_IDLEMODE_SHIFT			2
#define OMAP5_IP_SYSCONFIG_IDLEMODE_MASK			(0x3 << 2)

/* PADCONF_WAKEUPEVENT_0 */
#define OMAP5_C2C_DATA9_DUPLICATEWAKEUPEVENT_SHIFT		31
#define OMAP5_C2C_DATA9_DUPLICATEWAKEUPEVENT_MASK		(1 << 31)
#define OMAP5_C2C_DATA8_DUPLICATEWAKEUPEVENT_SHIFT		30
#define OMAP5_C2C_DATA8_DUPLICATEWAKEUPEVENT_MASK		(1 << 30)
#define OMAP5_C2C_DATAOUT7_DUPLICATEWAKEUPEVENT_SHIFT		29
#define OMAP5_C2C_DATAOUT7_DUPLICATEWAKEUPEVENT_MASK		(1 << 29)
#define OMAP5_C2C_DATAOUT6_DUPLICATEWAKEUPEVENT_SHIFT		28
#define OMAP5_C2C_DATAOUT6_DUPLICATEWAKEUPEVENT_MASK		(1 << 28)
#define OMAP5_C2C_DATAOUT5_DUPLICATEWAKEUPEVENT_SHIFT		27
#define OMAP5_C2C_DATAOUT5_DUPLICATEWAKEUPEVENT_MASK		(1 << 27)
#define OMAP5_C2C_DATAOUT4_DUPLICATEWAKEUPEVENT_SHIFT		26
#define OMAP5_C2C_DATAOUT4_DUPLICATEWAKEUPEVENT_MASK		(1 << 26)
#define OMAP5_C2C_DATAOUT3_DUPLICATEWAKEUPEVENT_SHIFT		25
#define OMAP5_C2C_DATAOUT3_DUPLICATEWAKEUPEVENT_MASK		(1 << 25)
#define OMAP5_C2C_DATAOUT2_DUPLICATEWAKEUPEVENT_SHIFT		24
#define OMAP5_C2C_DATAOUT2_DUPLICATEWAKEUPEVENT_MASK		(1 << 24)
#define OMAP5_C2C_DATAOUT1_DUPLICATEWAKEUPEVENT_SHIFT		23
#define OMAP5_C2C_DATAOUT1_DUPLICATEWAKEUPEVENT_MASK		(1 << 23)
#define OMAP5_C2C_DATAOUT0_DUPLICATEWAKEUPEVENT_SHIFT		22
#define OMAP5_C2C_DATAOUT0_DUPLICATEWAKEUPEVENT_MASK		(1 << 22)
#define OMAP5_C2C_DATAIN7_DUPLICATEWAKEUPEVENT_SHIFT		21
#define OMAP5_C2C_DATAIN7_DUPLICATEWAKEUPEVENT_MASK		(1 << 21)
#define OMAP5_C2C_DATAIN6_DUPLICATEWAKEUPEVENT_SHIFT		20
#define OMAP5_C2C_DATAIN6_DUPLICATEWAKEUPEVENT_MASK		(1 << 20)
#define OMAP5_C2C_DATAIN5_DUPLICATEWAKEUPEVENT_SHIFT		19
#define OMAP5_C2C_DATAIN5_DUPLICATEWAKEUPEVENT_MASK		(1 << 19)
#define OMAP5_C2C_DATAIN4_DUPLICATEWAKEUPEVENT_SHIFT		18
#define OMAP5_C2C_DATAIN4_DUPLICATEWAKEUPEVENT_MASK		(1 << 18)
#define OMAP5_C2C_DATAIN3_DUPLICATEWAKEUPEVENT_SHIFT		17
#define OMAP5_C2C_DATAIN3_DUPLICATEWAKEUPEVENT_MASK		(1 << 17)
#define OMAP5_C2C_DATAIN2_DUPLICATEWAKEUPEVENT_SHIFT		16
#define OMAP5_C2C_DATAIN2_DUPLICATEWAKEUPEVENT_MASK		(1 << 16)
#define OMAP5_C2C_DATAIN1_DUPLICATEWAKEUPEVENT_SHIFT		15
#define OMAP5_C2C_DATAIN1_DUPLICATEWAKEUPEVENT_MASK		(1 << 15)
#define OMAP5_C2C_DATAIN0_DUPLICATEWAKEUPEVENT_SHIFT		14
#define OMAP5_C2C_DATAIN0_DUPLICATEWAKEUPEVENT_MASK		(1 << 14)
#define OMAP5_C2C_CLKIN1_DUPLICATEWAKEUPEVENT_SHIFT		13
#define OMAP5_C2C_CLKIN1_DUPLICATEWAKEUPEVENT_MASK		(1 << 13)
#define OMAP5_C2C_CLKIN0_DUPLICATEWAKEUPEVENT_SHIFT		12
#define OMAP5_C2C_CLKIN0_DUPLICATEWAKEUPEVENT_MASK		(1 << 12)
#define OMAP5_C2C_CLKOUT1_DUPLICATEWAKEUPEVENT_SHIFT		11
#define OMAP5_C2C_CLKOUT1_DUPLICATEWAKEUPEVENT_MASK		(1 << 11)
#define OMAP5_C2C_CLKOUT0_DUPLICATEWAKEUPEVENT_SHIFT		10
#define OMAP5_C2C_CLKOUT0_DUPLICATEWAKEUPEVENT_MASK		(1 << 10)
#define OMAP5_EMMC_DATA7_DUPLICATEWAKEUPEVENT_SHIFT		9
#define OMAP5_EMMC_DATA7_DUPLICATEWAKEUPEVENT_MASK		(1 << 9)
#define OMAP5_EMMC_DATA6_DUPLICATEWAKEUPEVENT_SHIFT		8
#define OMAP5_EMMC_DATA6_DUPLICATEWAKEUPEVENT_MASK		(1 << 8)
#define OMAP5_EMMC_DATA5_DUPLICATEWAKEUPEVENT_SHIFT		7
#define OMAP5_EMMC_DATA5_DUPLICATEWAKEUPEVENT_MASK		(1 << 7)
#define OMAP5_EMMC_DATA4_DUPLICATEWAKEUPEVENT_SHIFT		6
#define OMAP5_EMMC_DATA4_DUPLICATEWAKEUPEVENT_MASK		(1 << 6)
#define OMAP5_EMMC_DATA3_DUPLICATEWAKEUPEVENT_SHIFT		5
#define OMAP5_EMMC_DATA3_DUPLICATEWAKEUPEVENT_MASK		(1 << 5)
#define OMAP5_EMMC_DATA2_DUPLICATEWAKEUPEVENT_SHIFT		4
#define OMAP5_EMMC_DATA2_DUPLICATEWAKEUPEVENT_MASK		(1 << 4)
#define OMAP5_EMMC_DATA1_DUPLICATEWAKEUPEVENT_SHIFT		3
#define OMAP5_EMMC_DATA1_DUPLICATEWAKEUPEVENT_MASK		(1 << 3)
#define OMAP5_EMMC_DATA0_DUPLICATEWAKEUPEVENT_SHIFT		2
#define OMAP5_EMMC_DATA0_DUPLICATEWAKEUPEVENT_MASK		(1 << 2)
#define OMAP5_EMMC_CMD_DUPLICATEWAKEUPEVENT_SHIFT		1
#define OMAP5_EMMC_CMD_DUPLICATEWAKEUPEVENT_MASK		(1 << 1)
#define OMAP5_EMMC_CLK_DUPLICATEWAKEUPEVENT_SHIFT		0
#define OMAP5_EMMC_CLK_DUPLICATEWAKEUPEVENT_MASK		(1 << 0)

/* PADCONF_WAKEUPEVENT_1 */
#define OMAP5_UART2_TX_DUPLICATEWAKEUPEVENT_SHIFT		31
#define OMAP5_UART2_TX_DUPLICATEWAKEUPEVENT_MASK		(1 << 31)
#define OMAP5_UART2_RX_DUPLICATEWAKEUPEVENT_SHIFT		30
#define OMAP5_UART2_RX_DUPLICATEWAKEUPEVENT_MASK		(1 << 30)
#define OMAP5_UART2_CTS_DUPLICATEWAKEUPEVENT_SHIFT		29
#define OMAP5_UART2_CTS_DUPLICATEWAKEUPEVENT_MASK		(1 << 29)
#define OMAP5_UART2_RTS_DUPLICATEWAKEUPEVENT_SHIFT		28
#define OMAP5_UART2_RTS_DUPLICATEWAKEUPEVENT_MASK		(1 << 28)
#define OMAP5_HSI2_ACDATA_DUPLICATEWAKEUPEVENT_SHIFT		27
#define OMAP5_HSI2_ACDATA_DUPLICATEWAKEUPEVENT_MASK		(1 << 27)
#define OMAP5_HSI2_ACFLAG_DUPLICATEWAKEUPEVENT_SHIFT		26
#define OMAP5_HSI2_ACFLAG_DUPLICATEWAKEUPEVENT_MASK		(1 << 26)
#define OMAP5_HSI2_CADATA_DUPLICATEWAKEUPEVENT_SHIFT		25
#define OMAP5_HSI2_CADATA_DUPLICATEWAKEUPEVENT_MASK		(1 << 25)
#define OMAP5_HSI2_CAFLAG_DUPLICATEWAKEUPEVENT_SHIFT		24
#define OMAP5_HSI2_CAFLAG_DUPLICATEWAKEUPEVENT_MASK		(1 << 24)
#define OMAP5_HSI2_ACWAKE_DUPLICATEWAKEUPEVENT_SHIFT		23
#define OMAP5_HSI2_ACWAKE_DUPLICATEWAKEUPEVENT_MASK		(1 << 23)
#define OMAP5_HSI2_CAWAKE_DUPLICATEWAKEUPEVENT_SHIFT		22
#define OMAP5_HSI2_CAWAKE_DUPLICATEWAKEUPEVENT_MASK		(1 << 22)
#define OMAP5_HSI2_ACREADY_DUPLICATEWAKEUPEVENT_SHIFT		21
#define OMAP5_HSI2_ACREADY_DUPLICATEWAKEUPEVENT_MASK		(1 << 21)
#define OMAP5_HSI2_CAREADY_DUPLICATEWAKEUPEVENT_SHIFT		20
#define OMAP5_HSI2_CAREADY_DUPLICATEWAKEUPEVENT_MASK		(1 << 20)
#define OMAP5_UART1_RTS_DUPLICATEWAKEUPEVENT_SHIFT		19
#define OMAP5_UART1_RTS_DUPLICATEWAKEUPEVENT_MASK		(1 << 19)
#define OMAP5_UART1_RX_DUPLICATEWAKEUPEVENT_SHIFT		18
#define OMAP5_UART1_RX_DUPLICATEWAKEUPEVENT_MASK		(1 << 18)
#define OMAP5_UART1_CTS_DUPLICATEWAKEUPEVENT_SHIFT		17
#define OMAP5_UART1_CTS_DUPLICATEWAKEUPEVENT_MASK		(1 << 17)
#define OMAP5_UART1_TX_DUPLICATEWAKEUPEVENT_SHIFT		16
#define OMAP5_UART1_TX_DUPLICATEWAKEUPEVENT_MASK		(1 << 16)
#define OMAP5_HSI1_CADATA_DUPLICATEWAKEUPEVENT_SHIFT		15
#define OMAP5_HSI1_CADATA_DUPLICATEWAKEUPEVENT_MASK		(1 << 15)
#define OMAP5_HSI1_CAFLAG_DUPLICATEWAKEUPEVENT_SHIFT		14
#define OMAP5_HSI1_CAFLAG_DUPLICATEWAKEUPEVENT_MASK		(1 << 14)
#define OMAP5_HSI1_ACDATA_DUPLICATEWAKEUPEVENT_SHIFT		13
#define OMAP5_HSI1_ACDATA_DUPLICATEWAKEUPEVENT_MASK		(1 << 13)
#define OMAP5_HSI1_ACFLAG_DUPLICATEWAKEUPEVENT_SHIFT		12
#define OMAP5_HSI1_ACFLAG_DUPLICATEWAKEUPEVENT_MASK		(1 << 12)
#define OMAP5_HSI1_CAWAKE_DUPLICATEWAKEUPEVENT_SHIFT		11
#define OMAP5_HSI1_CAWAKE_DUPLICATEWAKEUPEVENT_MASK		(1 << 11)
#define OMAP5_HSI1_ACWAKE_DUPLICATEWAKEUPEVENT_SHIFT		10
#define OMAP5_HSI1_ACWAKE_DUPLICATEWAKEUPEVENT_MASK		(1 << 10)
#define OMAP5_HSI1_CAREADY_DUPLICATEWAKEUPEVENT_SHIFT		9
#define OMAP5_HSI1_CAREADY_DUPLICATEWAKEUPEVENT_MASK		(1 << 9)
#define OMAP5_HSI1_ACREADY_DUPLICATEWAKEUPEVENT_SHIFT		8
#define OMAP5_HSI1_ACREADY_DUPLICATEWAKEUPEVENT_MASK		(1 << 8)
#define OMAP5_LLIB_WAKEREQOUT_DUPLICATEWAKEUPEVENT_SHIFT	7
#define OMAP5_LLIB_WAKEREQOUT_DUPLICATEWAKEUPEVENT_MASK		(1 << 7)
#define OMAP5_LLIA_WAKEREQOUT_DUPLICATEWAKEUPEVENT_SHIFT	6
#define OMAP5_LLIA_WAKEREQOUT_DUPLICATEWAKEUPEVENT_MASK		(1 << 6)
#define OMAP5_C2C_DATA15_DUPLICATEWAKEUPEVENT_SHIFT		5
#define OMAP5_C2C_DATA15_DUPLICATEWAKEUPEVENT_MASK		(1 << 5)
#define OMAP5_C2C_DATA14_DUPLICATEWAKEUPEVENT_SHIFT		4
#define OMAP5_C2C_DATA14_DUPLICATEWAKEUPEVENT_MASK		(1 << 4)
#define OMAP5_C2C_DATA13_DUPLICATEWAKEUPEVENT_SHIFT		3
#define OMAP5_C2C_DATA13_DUPLICATEWAKEUPEVENT_MASK		(1 << 3)
#define OMAP5_C2C_DATA12_DUPLICATEWAKEUPEVENT_SHIFT		2
#define OMAP5_C2C_DATA12_DUPLICATEWAKEUPEVENT_MASK		(1 << 2)
#define OMAP5_C2C_DATA11_DUPLICATEWAKEUPEVENT_SHIFT		1
#define OMAP5_C2C_DATA11_DUPLICATEWAKEUPEVENT_MASK		(1 << 1)
#define OMAP5_C2C_DATA10_DUPLICATEWAKEUPEVENT_SHIFT		0
#define OMAP5_C2C_DATA10_DUPLICATEWAKEUPEVENT_MASK		(1 << 0)

/* PADCONF_WAKEUPEVENT_2 */
#define OMAP5_RFBI_CS0_DUPLICATEWAKEUPEVENT_SHIFT		31
#define OMAP5_RFBI_CS0_DUPLICATEWAKEUPEVENT_MASK		(1 << 31)
#define OMAP5_RFBI_WE_DUPLICATEWAKEUPEVENT_SHIFT		30
#define OMAP5_RFBI_WE_DUPLICATEWAKEUPEVENT_MASK			(1 << 30)
#define OMAP5_RFBI_DATA0_DUPLICATEWAKEUPEVENT_SHIFT		29
#define OMAP5_RFBI_DATA0_DUPLICATEWAKEUPEVENT_MASK		(1 << 29)
#define OMAP5_RFBI_DATA1_DUPLICATEWAKEUPEVENT_SHIFT		28
#define OMAP5_RFBI_DATA1_DUPLICATEWAKEUPEVENT_MASK		(1 << 28)
#define OMAP5_RFBI_DATA2_DUPLICATEWAKEUPEVENT_SHIFT		27
#define OMAP5_RFBI_DATA2_DUPLICATEWAKEUPEVENT_MASK		(1 << 27)
#define OMAP5_RFBI_DATA3_DUPLICATEWAKEUPEVENT_SHIFT		26
#define OMAP5_RFBI_DATA3_DUPLICATEWAKEUPEVENT_MASK		(1 << 26)
#define OMAP5_RFBI_DATA4_DUPLICATEWAKEUPEVENT_SHIFT		25
#define OMAP5_RFBI_DATA4_DUPLICATEWAKEUPEVENT_MASK		(1 << 25)
#define OMAP5_RFBI_DATA5_DUPLICATEWAKEUPEVENT_SHIFT		24
#define OMAP5_RFBI_DATA5_DUPLICATEWAKEUPEVENT_MASK		(1 << 24)
#define OMAP5_RFBI_DATA6_DUPLICATEWAKEUPEVENT_SHIFT		23
#define OMAP5_RFBI_DATA6_DUPLICATEWAKEUPEVENT_MASK		(1 << 23)
#define OMAP5_RFBI_DATA7_DUPLICATEWAKEUPEVENT_SHIFT		22
#define OMAP5_RFBI_DATA7_DUPLICATEWAKEUPEVENT_MASK		(1 << 22)
#define OMAP5_RFBI_DATA8_DUPLICATEWAKEUPEVENT_SHIFT		21
#define OMAP5_RFBI_DATA8_DUPLICATEWAKEUPEVENT_MASK		(1 << 21)
#define OMAP5_RFBI_DATA9_DUPLICATEWAKEUPEVENT_SHIFT		20
#define OMAP5_RFBI_DATA9_DUPLICATEWAKEUPEVENT_MASK		(1 << 20)
#define OMAP5_RFBI_DATA10_DUPLICATEWAKEUPEVENT_SHIFT		19
#define OMAP5_RFBI_DATA10_DUPLICATEWAKEUPEVENT_MASK		(1 << 19)
#define OMAP5_RFBI_DATA11_DUPLICATEWAKEUPEVENT_SHIFT		18
#define OMAP5_RFBI_DATA11_DUPLICATEWAKEUPEVENT_MASK		(1 << 18)
#define OMAP5_RFBI_DATA12_DUPLICATEWAKEUPEVENT_SHIFT		17
#define OMAP5_RFBI_DATA12_DUPLICATEWAKEUPEVENT_MASK		(1 << 17)
#define OMAP5_RFBI_DATA13_DUPLICATEWAKEUPEVENT_SHIFT		16
#define OMAP5_RFBI_DATA13_DUPLICATEWAKEUPEVENT_MASK		(1 << 16)
#define OMAP5_RFBI_DATA14_DUPLICATEWAKEUPEVENT_SHIFT		15
#define OMAP5_RFBI_DATA14_DUPLICATEWAKEUPEVENT_MASK		(1 << 15)
#define OMAP5_RFBI_DATA15_DUPLICATEWAKEUPEVENT_SHIFT		14
#define OMAP5_RFBI_DATA15_DUPLICATEWAKEUPEVENT_MASK		(1 << 14)
#define OMAP5_MCSPI2_CS0_DUPLICATEWAKEUPEVENT_SHIFT		13
#define OMAP5_MCSPI2_CS0_DUPLICATEWAKEUPEVENT_MASK		(1 << 13)
#define OMAP5_MCSPI2_SOMI_DUPLICATEWAKEUPEVENT_SHIFT		12
#define OMAP5_MCSPI2_SOMI_DUPLICATEWAKEUPEVENT_MASK		(1 << 12)
#define OMAP5_MCSPI2_SIMO_DUPLICATEWAKEUPEVENT_SHIFT		11
#define OMAP5_MCSPI2_SIMO_DUPLICATEWAKEUPEVENT_MASK		(1 << 11)
#define OMAP5_MCSPI2_CLK_DUPLICATEWAKEUPEVENT_SHIFT		10
#define OMAP5_MCSPI2_CLK_DUPLICATEWAKEUPEVENT_MASK		(1 << 10)
#define OMAP5_I2C4_SDA_DUPLICATEWAKEUPEVENT_SHIFT		9
#define OMAP5_I2C4_SDA_DUPLICATEWAKEUPEVENT_MASK		(1 << 9)
#define OMAP5_I2C4_SCL_DUPLICATEWAKEUPEVENT_SHIFT		8
#define OMAP5_I2C4_SCL_DUPLICATEWAKEUPEVENT_MASK		(1 << 8)
#define OMAP5_TIMER9_PWM_EVT_DUPLICATEWAKEUPEVENT_SHIFT		7
#define OMAP5_TIMER9_PWM_EVT_DUPLICATEWAKEUPEVENT_MASK		(1 << 7)
#define OMAP5_DSIPORTC_TE0_DUPLICATEWAKEUPEVENT_SHIFT		6
#define OMAP5_DSIPORTC_TE0_DUPLICATEWAKEUPEVENT_MASK		(1 << 6)
#define OMAP5_DSIPORTA_TE0_DUPLICATEWAKEUPEVENT_SHIFT		5
#define OMAP5_DSIPORTA_TE0_DUPLICATEWAKEUPEVENT_MASK		(1 << 5)
#define OMAP5_TIMER10_PWM_EVT_DUPLICATEWAKEUPEVENT_SHIFT	4
#define OMAP5_TIMER10_PWM_EVT_DUPLICATEWAKEUPEVENT_MASK		(1 << 4)
#define OMAP5_USBB2_HSIC_DATA_DUPLICATEWAKEUPEVENT_SHIFT	3
#define OMAP5_USBB2_HSIC_DATA_DUPLICATEWAKEUPEVENT_MASK		(1 << 3)
#define OMAP5_USBB2_HSIC_STROBE_DUPLICATEWAKEUPEVENT_SHIFT	2
#define OMAP5_USBB2_HSIC_STROBE_DUPLICATEWAKEUPEVENT_MASK	(1 << 2)
#define OMAP5_USBB1_HSIC_DATA_DUPLICATEWAKEUPEVENT_SHIFT	1
#define OMAP5_USBB1_HSIC_DATA_DUPLICATEWAKEUPEVENT_MASK		(1 << 1)
#define OMAP5_USBB1_HSIC_STROBE_DUPLICATEWAKEUPEVENT_SHIFT	0
#define OMAP5_USBB1_HSIC_STROBE_DUPLICATEWAKEUPEVENT_MASK	(1 << 0)

/* PADCONF_WAKEUPEVENT_3 */
#define OMAP5_CSIPORTA_LANE3Y_DUPLICATEWAKEUPEVENT_SHIFT	31
#define OMAP5_CSIPORTA_LANE3Y_DUPLICATEWAKEUPEVENT_MASK		(1 << 31)
#define OMAP5_CSIPORTA_LANE3X_DUPLICATEWAKEUPEVENT_SHIFT	30
#define OMAP5_CSIPORTA_LANE3X_DUPLICATEWAKEUPEVENT_MASK		(1 << 30)
#define OMAP5_CSIPORTA_LANE2Y_DUPLICATEWAKEUPEVENT_SHIFT	29
#define OMAP5_CSIPORTA_LANE2Y_DUPLICATEWAKEUPEVENT_MASK		(1 << 29)
#define OMAP5_CSIPORTA_LANE2X_DUPLICATEWAKEUPEVENT_SHIFT	28
#define OMAP5_CSIPORTA_LANE2X_DUPLICATEWAKEUPEVENT_MASK		(1 << 28)
#define OMAP5_CSIPORTA_LANE1Y_DUPLICATEWAKEUPEVENT_SHIFT	27
#define OMAP5_CSIPORTA_LANE1Y_DUPLICATEWAKEUPEVENT_MASK		(1 << 27)
#define OMAP5_CSIPORTA_LANE1X_DUPLICATEWAKEUPEVENT_SHIFT	26
#define OMAP5_CSIPORTA_LANE1X_DUPLICATEWAKEUPEVENT_MASK		(1 << 26)
#define OMAP5_CSIPORTA_LANE0Y_DUPLICATEWAKEUPEVENT_SHIFT	25
#define OMAP5_CSIPORTA_LANE0Y_DUPLICATEWAKEUPEVENT_MASK		(1 << 25)
#define OMAP5_CSIPORTA_LANE0X_DUPLICATEWAKEUPEVENT_SHIFT	24
#define OMAP5_CSIPORTA_LANE0X_DUPLICATEWAKEUPEVENT_MASK		(1 << 24)
#define OMAP5_CSIPORTB_LANE2Y_DUPLICATEWAKEUPEVENT_SHIFT	23
#define OMAP5_CSIPORTB_LANE2Y_DUPLICATEWAKEUPEVENT_MASK		(1 << 23)
#define OMAP5_CSIPORTB_LANE2X_DUPLICATEWAKEUPEVENT_SHIFT	22
#define OMAP5_CSIPORTB_LANE2X_DUPLICATEWAKEUPEVENT_MASK		(1 << 22)
#define OMAP5_CSIPORTB_LANE1Y_DUPLICATEWAKEUPEVENT_SHIFT	21
#define OMAP5_CSIPORTB_LANE1Y_DUPLICATEWAKEUPEVENT_MASK		(1 << 21)
#define OMAP5_CSIPORTB_LANE1X_DUPLICATEWAKEUPEVENT_SHIFT	20
#define OMAP5_CSIPORTB_LANE1X_DUPLICATEWAKEUPEVENT_MASK		(1 << 20)
#define OMAP5_CSIPORTB_LANE0Y_DUPLICATEWAKEUPEVENT_SHIFT	19
#define OMAP5_CSIPORTB_LANE0Y_DUPLICATEWAKEUPEVENT_MASK		(1 << 19)
#define OMAP5_CSIPORTB_LANE0X_DUPLICATEWAKEUPEVENT_SHIFT	18
#define OMAP5_CSIPORTB_LANE0X_DUPLICATEWAKEUPEVENT_MASK		(1 << 18)
#define OMAP5_CSIPORTC_LANE1Y_DUPLICATEWAKEUPEVENT_SHIFT	17
#define OMAP5_CSIPORTC_LANE1Y_DUPLICATEWAKEUPEVENT_MASK		(1 << 17)
#define OMAP5_CSIPORTC_LANE1X_DUPLICATEWAKEUPEVENT_SHIFT	16
#define OMAP5_CSIPORTC_LANE1X_DUPLICATEWAKEUPEVENT_MASK		(1 << 16)
#define OMAP5_CSIPORTC_LANE0Y_DUPLICATEWAKEUPEVENT_SHIFT	15
#define OMAP5_CSIPORTC_LANE0Y_DUPLICATEWAKEUPEVENT_MASK		(1 << 15)
#define OMAP5_CSIPORTC_LANE0X_DUPLICATEWAKEUPEVENT_SHIFT	14
#define OMAP5_CSIPORTC_LANE0X_DUPLICATEWAKEUPEVENT_MASK		(1 << 14)
#define OMAP5_HDMI_DDC_SDA_DUPLICATEWAKEUPEVENT_SHIFT		13
#define OMAP5_HDMI_DDC_SDA_DUPLICATEWAKEUPEVENT_MASK		(1 << 13)
#define OMAP5_HDMI_DDC_SCL_DUPLICATEWAKEUPEVENT_SHIFT		12
#define OMAP5_HDMI_DDC_SCL_DUPLICATEWAKEUPEVENT_MASK		(1 << 12)
#define OMAP5_HDMI_HPD_DUPLICATEWAKEUPEVENT_SHIFT		11
#define OMAP5_HDMI_HPD_DUPLICATEWAKEUPEVENT_MASK		(1 << 11)
#define OMAP5_HDMI_CEC_DUPLICATEWAKEUPEVENT_SHIFT		10
#define OMAP5_HDMI_CEC_DUPLICATEWAKEUPEVENT_MASK		(1 << 10)
#define OMAP5_GPIO6_187_DUPLICATEWAKEUPEVENT_SHIFT		9
#define OMAP5_GPIO6_187_DUPLICATEWAKEUPEVENT_MASK		(1 << 9)
#define OMAP5_GPIO6_186_DUPLICATEWAKEUPEVENT_SHIFT		8
#define OMAP5_GPIO6_186_DUPLICATEWAKEUPEVENT_MASK		(1 << 8)
#define OMAP5_GPIO6_185_DUPLICATEWAKEUPEVENT_SHIFT		7
#define OMAP5_GPIO6_185_DUPLICATEWAKEUPEVENT_MASK		(1 << 7)
#define OMAP5_GPIO6_184_DUPLICATEWAKEUPEVENT_SHIFT		6
#define OMAP5_GPIO6_184_DUPLICATEWAKEUPEVENT_MASK		(1 << 6)
#define OMAP5_GPIO6_183_DUPLICATEWAKEUPEVENT_SHIFT		5
#define OMAP5_GPIO6_183_DUPLICATEWAKEUPEVENT_MASK		(1 << 5)
#define OMAP5_GPIO6_182_DUPLICATEWAKEUPEVENT_SHIFT		4
#define OMAP5_GPIO6_182_DUPLICATEWAKEUPEVENT_MASK		(1 << 4)
#define OMAP5_RFBI_TE_VSYNC0_DUPLICATEWAKEUPEVENT_SHIFT		3
#define OMAP5_RFBI_TE_VSYNC0_DUPLICATEWAKEUPEVENT_MASK		(1 << 3)
#define OMAP5_RFBI_HSYNC0_DUPLICATEWAKEUPEVENT_SHIFT		2
#define OMAP5_RFBI_HSYNC0_DUPLICATEWAKEUPEVENT_MASK		(1 << 2)
#define OMAP5_RFBI_RE_DUPLICATEWAKEUPEVENT_SHIFT		1
#define OMAP5_RFBI_RE_DUPLICATEWAKEUPEVENT_MASK			(1 << 1)
#define OMAP5_RFBI_A0_DUPLICATEWAKEUPEVENT_SHIFT		0
#define OMAP5_RFBI_A0_DUPLICATEWAKEUPEVENT_MASK			(1 << 0)

/* PADCONF_WAKEUPEVENT_4 */
#define OMAP5_WLSDIO_DATA0_DUPLICATEWAKEUPEVENT_SHIFT		31
#define OMAP5_WLSDIO_DATA0_DUPLICATEWAKEUPEVENT_MASK		(1 << 31)
#define OMAP5_WLSDIO_CMD_DUPLICATEWAKEUPEVENT_SHIFT		30
#define OMAP5_WLSDIO_CMD_DUPLICATEWAKEUPEVENT_MASK		(1 << 30)
#define OMAP5_ABEMCPDM_LB_CLK_DUPLICATEWAKEUPEVENT_SHIFT	29
#define OMAP5_ABEMCPDM_LB_CLK_DUPLICATEWAKEUPEVENT_MASK		(1 << 29)
#define OMAP5_ABEMCPDM_FRAME_DUPLICATEWAKEUPEVENT_SHIFT		28
#define OMAP5_ABEMCPDM_FRAME_DUPLICATEWAKEUPEVENT_MASK		(1 << 28)
#define OMAP5_ABEMCPDM_DL_DATA_DUPLICATEWAKEUPEVENT_SHIFT	27
#define OMAP5_ABEMCPDM_DL_DATA_DUPLICATEWAKEUPEVENT_MASK	(1 << 27)
#define OMAP5_ABEMCPDM_UL_DATA_DUPLICATEWAKEUPEVENT_SHIFT	26
#define OMAP5_ABEMCPDM_UL_DATA_DUPLICATEWAKEUPEVENT_MASK	(1 << 26)
#define OMAP5_ABEMCBSP2_CLKX_DUPLICATEWAKEUPEVENT_SHIFT		25
#define OMAP5_ABEMCBSP2_CLKX_DUPLICATEWAKEUPEVENT_MASK		(1 << 25)
#define OMAP5_ABEMCBSP2_FSX_DUPLICATEWAKEUPEVENT_SHIFT		24
#define OMAP5_ABEMCBSP2_FSX_DUPLICATEWAKEUPEVENT_MASK		(1 << 24)
#define OMAP5_ABEMCBSP2_DX_DUPLICATEWAKEUPEVENT_SHIFT		23
#define OMAP5_ABEMCBSP2_DX_DUPLICATEWAKEUPEVENT_MASK		(1 << 23)
#define OMAP5_ABEMCBSP2_DR_DUPLICATEWAKEUPEVENT_SHIFT		22
#define OMAP5_ABEMCBSP2_DR_DUPLICATEWAKEUPEVENT_MASK		(1 << 22)
#define OMAP5_ABESLIMBUS1_DATA_DUPLICATEWAKEUPEVENT_SHIFT	21
#define OMAP5_ABESLIMBUS1_DATA_DUPLICATEWAKEUPEVENT_MASK	(1 << 21)
#define OMAP5_ABESLIMBUS1_CLOCK_DUPLICATEWAKEUPEVENT_SHIFT	20
#define OMAP5_ABESLIMBUS1_CLOCK_DUPLICATEWAKEUPEVENT_MASK	(1 << 20)
#define OMAP5_ABEDMIC_CLK3_DUPLICATEWAKEUPEVENT_SHIFT		19
#define OMAP5_ABEDMIC_CLK3_DUPLICATEWAKEUPEVENT_MASK		(1 << 19)
#define OMAP5_ABEDMIC_CLK2_DUPLICATEWAKEUPEVENT_SHIFT		18
#define OMAP5_ABEDMIC_CLK2_DUPLICATEWAKEUPEVENT_MASK		(1 << 18)
#define OMAP5_ABEDMIC_CLK1_DUPLICATEWAKEUPEVENT_SHIFT		17
#define OMAP5_ABEDMIC_CLK1_DUPLICATEWAKEUPEVENT_MASK		(1 << 17)
#define OMAP5_ABEDMIC_DIN3_DUPLICATEWAKEUPEVENT_SHIFT		16
#define OMAP5_ABEDMIC_DIN3_DUPLICATEWAKEUPEVENT_MASK		(1 << 16)
#define OMAP5_ABEDMIC_DIN2_DUPLICATEWAKEUPEVENT_SHIFT		15
#define OMAP5_ABEDMIC_DIN2_DUPLICATEWAKEUPEVENT_MASK		(1 << 15)
#define OMAP5_ABEDMIC_DIN1_DUPLICATEWAKEUPEVENT_SHIFT		14
#define OMAP5_ABEDMIC_DIN1_DUPLICATEWAKEUPEVENT_MASK		(1 << 14)
#define OMAP5_ABE_CLKS_DUPLICATEWAKEUPEVENT_SHIFT		13
#define OMAP5_ABE_CLKS_DUPLICATEWAKEUPEVENT_MASK		(1 << 13)
#define OMAP5_GPIO8_234_DUPLICATEWAKEUPEVENT_SHIFT		12
#define OMAP5_GPIO8_234_DUPLICATEWAKEUPEVENT_MASK		(1 << 12)
#define OMAP5_GPIO8_233_DUPLICATEWAKEUPEVENT_SHIFT		11
#define OMAP5_GPIO8_233_DUPLICATEWAKEUPEVENT_MASK		(1 << 11)
#define OMAP5_I2C3_SDA_DUPLICATEWAKEUPEVENT_SHIFT		10
#define OMAP5_I2C3_SDA_DUPLICATEWAKEUPEVENT_MASK		(1 << 10)
#define OMAP5_I2C3_SCL_DUPLICATEWAKEUPEVENT_SHIFT		9
#define OMAP5_I2C3_SCL_DUPLICATEWAKEUPEVENT_MASK		(1 << 9)
#define OMAP5_TIMER8_PWM_EVT_DUPLICATEWAKEUPEVENT_SHIFT		8
#define OMAP5_TIMER8_PWM_EVT_DUPLICATEWAKEUPEVENT_MASK		(1 << 8)
#define OMAP5_TIMER6_PWM_EVT_DUPLICATEWAKEUPEVENT_SHIFT		7
#define OMAP5_TIMER6_PWM_EVT_DUPLICATEWAKEUPEVENT_MASK		(1 << 7)
#define OMAP5_TIMER5_PWM_EVT_DUPLICATEWAKEUPEVENT_SHIFT		6
#define OMAP5_TIMER5_PWM_EVT_DUPLICATEWAKEUPEVENT_MASK		(1 << 6)
#define OMAP5_TIMER11_PWM_EVT_DUPLICATEWAKEUPEVENT_SHIFT	5
#define OMAP5_TIMER11_PWM_EVT_DUPLICATEWAKEUPEVENT_MASK		(1 << 5)
#define OMAP5_CAM_GLOBALRESET_DUPLICATEWAKEUPEVENT_SHIFT	4
#define OMAP5_CAM_GLOBALRESET_DUPLICATEWAKEUPEVENT_MASK		(1 << 4)
#define OMAP5_CAM_STROBE_DUPLICATEWAKEUPEVENT_SHIFT		3
#define OMAP5_CAM_STROBE_DUPLICATEWAKEUPEVENT_MASK		(1 << 3)
#define OMAP5_CAM_SHUTTER_DUPLICATEWAKEUPEVENT_SHIFT		2
#define OMAP5_CAM_SHUTTER_DUPLICATEWAKEUPEVENT_MASK		(1 << 2)
#define OMAP5_CSIPORTA_LANE4Y_DUPLICATEWAKEUPEVENT_SHIFT	1
#define OMAP5_CSIPORTA_LANE4Y_DUPLICATEWAKEUPEVENT_MASK		(1 << 1)
#define OMAP5_CSIPORTA_LANE4X_DUPLICATEWAKEUPEVENT_SHIFT	0
#define OMAP5_CSIPORTA_LANE4X_DUPLICATEWAKEUPEVENT_MASK		(1 << 0)

/* PADCONF_WAKEUPEVENT_5 */
#define OMAP5_SDCARD_DATA3_DUPLICATEWAKEUPEVENT_SHIFT		31
#define OMAP5_SDCARD_DATA3_DUPLICATEWAKEUPEVENT_MASK		(1 << 31)
#define OMAP5_SDCARD_DATA2_DUPLICATEWAKEUPEVENT_SHIFT		30
#define OMAP5_SDCARD_DATA2_DUPLICATEWAKEUPEVENT_MASK		(1 << 30)
#define OMAP5_SDCARD_CMD_DUPLICATEWAKEUPEVENT_SHIFT		29
#define OMAP5_SDCARD_CMD_DUPLICATEWAKEUPEVENT_MASK		(1 << 29)
#define OMAP5_SDCARD_CLK_DUPLICATEWAKEUPEVENT_SHIFT		28
#define OMAP5_SDCARD_CLK_DUPLICATEWAKEUPEVENT_MASK		(1 << 28)
#define OMAP5_USBB3_HSIC_DATA_DUPLICATEWAKEUPEVENT_SHIFT	27
#define OMAP5_USBB3_HSIC_DATA_DUPLICATEWAKEUPEVENT_MASK		(1 << 27)
#define OMAP5_USBB3_HSIC_STROBE_DUPLICATEWAKEUPEVENT_SHIFT	26
#define OMAP5_USBB3_HSIC_STROBE_DUPLICATEWAKEUPEVENT_MASK	(1 << 26)
#define OMAP5_UART3_RX_IRRX_DUPLICATEWAKEUPEVENT_SHIFT		25
#define OMAP5_UART3_RX_IRRX_DUPLICATEWAKEUPEVENT_MASK		(1 << 25)
#define OMAP5_UART3_TX_IRTX_DUPLICATEWAKEUPEVENT_SHIFT		24
#define OMAP5_UART3_TX_IRTX_DUPLICATEWAKEUPEVENT_MASK		(1 << 24)
#define OMAP5_UART3_RTS_IRSD_DUPLICATEWAKEUPEVENT_SHIFT		23
#define OMAP5_UART3_RTS_IRSD_DUPLICATEWAKEUPEVENT_MASK		(1 << 23)
#define OMAP5_UART3_CTS_RCTX_DUPLICATEWAKEUPEVENT_SHIFT		22
#define OMAP5_UART3_CTS_RCTX_DUPLICATEWAKEUPEVENT_MASK		(1 << 22)
#define OMAP5_UART6_RTS_DUPLICATEWAKEUPEVENT_SHIFT		21
#define OMAP5_UART6_RTS_DUPLICATEWAKEUPEVENT_MASK		(1 << 21)
#define OMAP5_UART6_CTS_DUPLICATEWAKEUPEVENT_SHIFT		20
#define OMAP5_UART6_CTS_DUPLICATEWAKEUPEVENT_MASK		(1 << 20)
#define OMAP5_UART6_RX_DUPLICATEWAKEUPEVENT_SHIFT		19
#define OMAP5_UART6_RX_DUPLICATEWAKEUPEVENT_MASK		(1 << 19)
#define OMAP5_UART6_TX_DUPLICATEWAKEUPEVENT_SHIFT		18
#define OMAP5_UART6_TX_DUPLICATEWAKEUPEVENT_MASK		(1 << 18)
#define OMAP5_GPIO5_146_DUPLICATEWAKEUPEVENT_SHIFT		17
#define OMAP5_GPIO5_146_DUPLICATEWAKEUPEVENT_MASK		(1 << 17)
#define OMAP5_GPIO5_145_DUPLICATEWAKEUPEVENT_SHIFT		16
#define OMAP5_GPIO5_145_DUPLICATEWAKEUPEVENT_MASK		(1 << 16)
#define OMAP5_I2C5_SDA_DUPLICATEWAKEUPEVENT_SHIFT		15
#define OMAP5_I2C5_SDA_DUPLICATEWAKEUPEVENT_MASK		(1 << 15)
#define OMAP5_I2C5_SCL_DUPLICATEWAKEUPEVENT_SHIFT		14
#define OMAP5_I2C5_SCL_DUPLICATEWAKEUPEVENT_MASK		(1 << 14)
#define OMAP5_MCSPI1_CS1_DUPLICATEWAKEUPEVENT_SHIFT		13
#define OMAP5_MCSPI1_CS1_DUPLICATEWAKEUPEVENT_MASK		(1 << 13)
#define OMAP5_MCSPI1_CS0_DUPLICATEWAKEUPEVENT_SHIFT		12
#define OMAP5_MCSPI1_CS0_DUPLICATEWAKEUPEVENT_MASK		(1 << 12)
#define OMAP5_MCSPI1_SIMO_DUPLICATEWAKEUPEVENT_SHIFT		11
#define OMAP5_MCSPI1_SIMO_DUPLICATEWAKEUPEVENT_MASK		(1 << 11)
#define OMAP5_MCSPI1_SOMI_DUPLICATEWAKEUPEVENT_SHIFT		10
#define OMAP5_MCSPI1_SOMI_DUPLICATEWAKEUPEVENT_MASK		(1 << 10)
#define OMAP5_MCSPI1_CLK_DUPLICATEWAKEUPEVENT_SHIFT		9
#define OMAP5_MCSPI1_CLK_DUPLICATEWAKEUPEVENT_MASK		(1 << 9)
#define OMAP5_I2C2_SDA_DUPLICATEWAKEUPEVENT_SHIFT		8
#define OMAP5_I2C2_SDA_DUPLICATEWAKEUPEVENT_MASK		(1 << 8)
#define OMAP5_I2C2_SCL_DUPLICATEWAKEUPEVENT_SHIFT		7
#define OMAP5_I2C2_SCL_DUPLICATEWAKEUPEVENT_MASK		(1 << 7)
#define OMAP5_UART5_RTS_DUPLICATEWAKEUPEVENT_SHIFT		6
#define OMAP5_UART5_RTS_DUPLICATEWAKEUPEVENT_MASK		(1 << 6)
#define OMAP5_UART5_CTS_DUPLICATEWAKEUPEVENT_SHIFT		5
#define OMAP5_UART5_CTS_DUPLICATEWAKEUPEVENT_MASK		(1 << 5)
#define OMAP5_UART5_TX_DUPLICATEWAKEUPEVENT_SHIFT		4
#define OMAP5_UART5_TX_DUPLICATEWAKEUPEVENT_MASK		(1 << 4)
#define OMAP5_UART5_RX_DUPLICATEWAKEUPEVENT_SHIFT		3
#define OMAP5_UART5_RX_DUPLICATEWAKEUPEVENT_MASK		(1 << 3)
#define OMAP5_WLSDIO_DATA3_DUPLICATEWAKEUPEVENT_SHIFT		2
#define OMAP5_WLSDIO_DATA3_DUPLICATEWAKEUPEVENT_MASK		(1 << 2)
#define OMAP5_WLSDIO_DATA2_DUPLICATEWAKEUPEVENT_SHIFT		1
#define OMAP5_WLSDIO_DATA2_DUPLICATEWAKEUPEVENT_MASK		(1 << 1)
#define OMAP5_WLSDIO_DATA1_DUPLICATEWAKEUPEVENT_SHIFT		0
#define OMAP5_WLSDIO_DATA1_DUPLICATEWAKEUPEVENT_MASK		(1 << 0)

/* PADCONF_WAKEUPEVENT_6 */
#define OMAP5_USBD0_SS_RX_DUPLICATEWAKEUPEVENT_SHIFT		3
#define OMAP5_USBD0_SS_RX_DUPLICATEWAKEUPEVENT_MASK		(1 << 3)
#define OMAP5_USBD0_HS_DP_DUPLICATEWAKEUPEVENT_SHIFT		2
#define OMAP5_USBD0_HS_DP_DUPLICATEWAKEUPEVENT_MASK		(1 << 2)
#define OMAP5_SDCARD_DATA1_DUPLICATEWAKEUPEVENT_SHIFT		1
#define OMAP5_SDCARD_DATA1_DUPLICATEWAKEUPEVENT_MASK		(1 << 1)
#define OMAP5_SDCARD_DATA0_DUPLICATEWAKEUPEVENT_SHIFT		0
#define OMAP5_SDCARD_DATA0_DUPLICATEWAKEUPEVENT_MASK		(1 << 0)

/* CONTROL_PADCONF_GLOBAL */
#define OMAP5_FORCE_OFFMODE_EN_SHIFT				31
#define OMAP5_FORCE_OFFMODE_EN_MASK				(1 << 31)

/* CONTROL_PADCONF_MODE */
#define OMAP5_VDDS_10_MODE_SHIFT				31
#define OMAP5_VDDS_10_MODE_MASK					(1 << 31)
#define OMAP5_VDDS_11_MODE_SHIFT				30
#define OMAP5_VDDS_11_MODE_MASK					(1 << 30)
#define OMAP5_VDDS_12_MODE_SHIFT				29
#define OMAP5_VDDS_12_MODE_MASK					(1 << 29)
#define OMAP5_VDDS_14_MODE_SHIFT				28
#define OMAP5_VDDS_14_MODE_MASK					(1 << 28)
#define OMAP5_VDDS_15_MODE_SHIFT				27
#define OMAP5_VDDS_15_MODE_MASK					(1 << 27)
#define OMAP5_VDDS_16_MODE_SHIFT				26
#define OMAP5_VDDS_16_MODE_MASK					(1 << 26)
#define OMAP5_VDDS_18_MODE_SHIFT				25
#define OMAP5_VDDS_18_MODE_MASK					(1 << 25)
#define OMAP5_VDDS_19_MODE_SHIFT				24
#define OMAP5_VDDS_19_MODE_MASK					(1 << 24)
#define OMAP5_VDDS_21_MODE_SHIFT				23
#define OMAP5_VDDS_21_MODE_MASK					(1 << 23)
#define OMAP5_VDDS_5_MODE_SHIFT					22
#define OMAP5_VDDS_5_MODE_MASK					(1 << 22)
#define OMAP5_VDDS_8_MODE_SHIFT					21
#define OMAP5_VDDS_8_MODE_MASK					(1 << 21)
#define OMAP5_VDDS_2_MODE_SHIFT					20
#define OMAP5_VDDS_2_MODE_MASK					(1 << 20)
#define OMAP5_VDDS_4_MODE_SHIFT					19
#define OMAP5_VDDS_4_MODE_MASK					(1 << 19)
#define OMAP5_VDDS_9_MODE_SHIFT					18
#define OMAP5_VDDS_9_MODE_MASK					(1 << 18)
#define OMAP5_VDDS_EMMC_MODE_SHIFT				17
#define OMAP5_VDDS_EMMC_MODE_MASK				(1 << 17)
#define OMAP5_VDDS_HDMI_MODE_SHIFT				16
#define OMAP5_VDDS_HDMI_MODE_MASK				(1 << 16)
#define OMAP5_VDDA_DSIPORTA_MODE_SHIFT				15
#define OMAP5_VDDA_DSIPORTA_MODE_MASK				(1 << 15)
#define OMAP5_VDDA_DSIPORTC_MODE_SHIFT				14
#define OMAP5_VDDA_DSIPORTC_MODE_MASK				(1 << 14)
#define OMAP5_VDDS_C2C_MODE_SHIFT				13
#define OMAP5_VDDS_C2C_MODE_MASK				(1 << 13)

/* CONTROL_SMART1IO_PADCONF_0 */
#define OMAP5_ABE_PART0_DS_SHIFT				30
#define OMAP5_ABE_PART0_DS_MASK					(0x3 << 30)
#define OMAP5_ABE_PART1_DS_SHIFT				28
#define OMAP5_ABE_PART1_DS_MASK					(0x3 << 28)
#define OMAP5_ABE_PART2_DS_SHIFT				26
#define OMAP5_ABE_PART2_DS_MASK					(0x3 << 26)
#define OMAP5_ABE_PART3C_DS_SHIFT				24
#define OMAP5_ABE_PART3C_DS_MASK				(0x3 << 24)
#define OMAP5_ABE_PART4_DS_SHIFT				22
#define OMAP5_ABE_PART4_DS_MASK					(0x3 << 22)
#define OMAP5_ABE_PART5_DS_SHIFT				20
#define OMAP5_ABE_PART5_DS_MASK					(0x3 << 20)
#define OMAP5_C2C_PART1_DS_SHIFT				18
#define OMAP5_C2C_PART1_DS_MASK					(0x3 << 18)
#define OMAP5_C2C_PART2_DS_SHIFT				16
#define OMAP5_C2C_PART2_DS_MASK					(0x3 << 16)
#define OMAP5_CAM_DS_SHIFT					14
#define OMAP5_CAM_DS_MASK					(0x3 << 14)
#define OMAP5_DSIPORTA_DS_SHIFT					12
#define OMAP5_DSIPORTA_DS_MASK					(0x3 << 12)
#define OMAP5_DSIPORTC_DS_SHIFT					10
#define OMAP5_DSIPORTC_DS_MASK					(0x3 << 10)
#define OMAP5_EMMC_DS_SHIFT					8
#define OMAP5_EMMC_DS_MASK					(0x3 << 8)
#define OMAP5_HDMI_PART1_DS_SHIFT				6
#define OMAP5_HDMI_PART1_DS_MASK				(0x3 << 6)
#define OMAP5_HSI1_DS_SHIFT					4
#define OMAP5_HSI1_DS_MASK					(0x3 << 4)
#define OMAP5_HSI2_DS_SHIFT					2
#define OMAP5_HSI2_DS_MASK					(0x3 << 2)
#define OMAP5_MCSPI1_DS_SHIFT					0
#define OMAP5_MCSPI1_DS_MASK					(0x3 << 0)

/* CONTROL_SMART1IO_PADCONF_1 */
#define OMAP5_MCSPI2_DS_SHIFT					30
#define OMAP5_MCSPI2_DS_MASK					(0x3 << 30)
#define OMAP5_GPIO_DS_SHIFT					28
#define OMAP5_GPIO_DS_MASK					(0x3 << 28)
#define OMAP5_SECURE_DS_SHIFT					26
#define OMAP5_SECURE_DS_MASK					(0x3 << 26)
#define OMAP5_TIMER10_DS_SHIFT					24
#define OMAP5_TIMER10_DS_MASK					(0x3 << 24)
#define OMAP5_TIMER11_DS_SHIFT					22
#define OMAP5_TIMER11_DS_MASK					(0x3 << 22)
#define OMAP5_TIMER5_DS_SHIFT					20
#define OMAP5_TIMER5_DS_MASK					(0x3 << 20)
#define OMAP5_TIMER6_DS_SHIFT					18
#define OMAP5_TIMER6_DS_MASK					(0x3 << 18)
#define OMAP5_TIMER8_DS_SHIFT					16
#define OMAP5_TIMER8_DS_MASK					(0x3 << 16)
#define OMAP5_TIMER9_DS_SHIFT					14
#define OMAP5_TIMER9_DS_MASK					(0x3 << 14)
#define OMAP5_TIMER9_SC_SHIFT					12
#define OMAP5_TIMER9_SC_MASK					(0x3 << 12)
#define OMAP5_UART1_DS_SHIFT					10
#define OMAP5_UART1_DS_MASK					(0x3 << 10)
#define OMAP5_UART2_PART1_DS_SHIFT				8
#define OMAP5_UART2_PART1_DS_MASK				(0x3 << 8)
#define OMAP5_UART3_PART1_DS_SHIFT				6
#define OMAP5_UART3_PART1_DS_MASK				(0x3 << 6)
#define OMAP5_UART3_PART2_DS_SHIFT				4
#define OMAP5_UART3_PART2_DS_MASK				(0x3 << 4)
#define OMAP5_ABE_PART3D_DS_SHIFT				2
#define OMAP5_ABE_PART3D_DS_MASK				(0x3 << 2)

/* CONTROL_SMART1IO_PADCONF_2 */
#define OMAP5_UART5_PART1_DS_SHIFT				30
#define OMAP5_UART5_PART1_DS_MASK				(0x3 << 30)
#define OMAP5_UART5_PART2_DS_SHIFT				28
#define OMAP5_UART5_PART2_DS_MASK				(0x3 << 28)
#define OMAP5_UART6_PART1_DS_SHIFT				26
#define OMAP5_UART6_PART1_DS_MASK				(0x3 << 26)
#define OMAP5_UART6_PART2_DS_SHIFT				24
#define OMAP5_UART6_PART2_DS_MASK				(0x3 << 24)
#define OMAP5_WLSDIO_DS_SHIFT					22
#define OMAP5_WLSDIO_DS_MASK					(0x3 << 22)
#define OMAP5_DSS_PART1_DS_SHIFT				20
#define OMAP5_DSS_PART1_DS_MASK					(0x3 << 20)
#define OMAP5_DSS_PART2_DS_SHIFT				18
#define OMAP5_DSS_PART2_DS_MASK					(0x3 << 18)
#define OMAP5_C2C_PART3_DS_SHIFT				16
#define OMAP5_C2C_PART3_DS_MASK					(0x3 << 16)
#define OMAP5_C2C_PART4_DS_SHIFT				14
#define OMAP5_C2C_PART4_DS_MASK					(0x3 << 14)
#define OMAP5_UART2_PART2_DS_SHIFT				12
#define OMAP5_UART2_PART2_DS_MASK				(0x3 << 12)
#define OMAP5_LLIA_WKUP1_DS_SHIFT				10
#define OMAP5_LLIA_WKUP1_DS_MASK				(0x3 << 10)

/* CONTROL_SMART2IO_PADCONF_0 */
#define OMAP5_ABE_PART0_SC_SHIFT				30
#define OMAP5_ABE_PART0_SC_MASK					(0x3 << 30)
#define OMAP5_ABE_PART1_SC_SHIFT				28
#define OMAP5_ABE_PART1_SC_MASK					(0x3 << 28)
#define OMAP5_ABE_PART2_SC_SHIFT				26
#define OMAP5_ABE_PART2_SC_MASK					(0x3 << 26)
#define OMAP5_ABE_PART3C_SC_SHIFT				24
#define OMAP5_ABE_PART3C_SC_MASK				(0x3 << 24)
#define OMAP5_ABE_PART4_SC_SHIFT				22
#define OMAP5_ABE_PART4_SC_MASK					(0x3 << 22)
#define OMAP5_ABE_PART5_SC_SHIFT				20
#define OMAP5_ABE_PART5_SC_MASK					(0x3 << 20)
#define OMAP5_C2C_PART1_SC_SHIFT				18
#define OMAP5_C2C_PART1_SC_MASK					(0x3 << 18)
#define OMAP5_C2C_PART2_SC_SHIFT				16
#define OMAP5_C2C_PART2_SC_MASK					(0x3 << 16)
#define OMAP5_CAM_SC_SHIFT					14
#define OMAP5_CAM_SC_MASK					(0x3 << 14)
#define OMAP5_DSIPORTA_SC_SHIFT					12
#define OMAP5_DSIPORTA_SC_MASK					(0x3 << 12)
#define OMAP5_DSIPORTC_SC_SHIFT					10
#define OMAP5_DSIPORTC_SC_MASK					(0x3 << 10)
#define OMAP5_EMMC_SC_SHIFT					8
#define OMAP5_EMMC_SC_MASK					(0x3 << 8)
#define OMAP5_HDMI_PART1_SC_SHIFT				6
#define OMAP5_HDMI_PART1_SC_MASK				(0x3 << 6)
#define OMAP5_DSS_PART1_SC_SHIFT				4
#define OMAP5_DSS_PART1_SC_MASK					(0x3 << 4)
#define OMAP5_DSS_PART2_SC_SHIFT				2
#define OMAP5_DSS_PART2_SC_MASK					(0x3 << 2)
#define OMAP5_ABE_PART3D_SC_SHIFT				0
#define OMAP5_ABE_PART3D_SC_MASK				(0x3 << 0)

/* CONTROL_SMART2IO_PADCONF_1 */
#define OMAP5_HSI1_SC_SHIFT					30
#define OMAP5_HSI1_SC_MASK					(0x3 << 30)
#define OMAP5_HSI2_SC_SHIFT					28
#define OMAP5_HSI2_SC_MASK					(0x3 << 28)
#define OMAP5_MCSPI1_SC_SHIFT					26
#define OMAP5_MCSPI1_SC_MASK					(0x3 << 26)
#define OMAP5_MCSPI2_SC_SHIFT					24
#define OMAP5_MCSPI2_SC_MASK					(0x3 << 24)
#define OMAP5_GPIO_SC_SHIFT					22
#define OMAP5_GPIO_SC_MASK					(0x3 << 22)
#define OMAP5_SECURE_SC_SHIFT					20
#define OMAP5_SECURE_SC_MASK					(0x3 << 20)
#define OMAP5_TIMER10_SC_SHIFT					18
#define OMAP5_TIMER10_SC_MASK					(0x3 << 18)
#define OMAP5_TIMER11_SC_SHIFT					16
#define OMAP5_TIMER11_SC_MASK					(0x3 << 16)
#define OMAP5_TIMER5_SC_SHIFT					14
#define OMAP5_TIMER5_SC_MASK					(0x3 << 14)
#define OMAP5_TIMER6_SC_SHIFT					12
#define OMAP5_TIMER6_SC_MASK					(0x3 << 12)
#define OMAP5_TIMER8_SC_SHIFT					10
#define OMAP5_TIMER8_SC_MASK					(0x3 << 10)
#define OMAP5_UART1_SC_SHIFT					8
#define OMAP5_UART1_SC_MASK					(0x3 << 8)
#define OMAP5_UART2_PART1_SC_SHIFT				6
#define OMAP5_UART2_PART1_SC_MASK				(0x3 << 6)
#define OMAP5_UART3_PART1_SC_SHIFT				4
#define OMAP5_UART3_PART1_SC_MASK				(0x3 << 4)

/* CONTROL_SMART2IO_PADCONF_2 */
#define OMAP5_UART3_PART2_SC_SHIFT				30
#define OMAP5_UART3_PART2_SC_MASK				(0x3 << 30)
#define OMAP5_UART5_PART1_SC_SHIFT				28
#define OMAP5_UART5_PART1_SC_MASK				(0x3 << 28)
#define OMAP5_UART5_PART2_SC_SHIFT				26
#define OMAP5_UART5_PART2_SC_MASK				(0x3 << 26)
#define OMAP5_UART6_PART1_SC_SHIFT				24
#define OMAP5_UART6_PART1_SC_MASK				(0x3 << 24)
#define OMAP5_UART6_PART2_SC_SHIFT				22
#define OMAP5_UART6_PART2_SC_MASK				(0x3 << 22)
#define OMAP5_WLSDIO_SC_SHIFT					20
#define OMAP5_WLSDIO_SC_MASK					(0x3 << 20)
#define OMAP5_C2C_PART3_SC_SHIFT				18
#define OMAP5_C2C_PART3_SC_MASK					(0x3 << 18)
#define OMAP5_C2C_PART4_SC_SHIFT				16
#define OMAP5_C2C_PART4_SC_MASK					(0x3 << 16)
#define OMAP5_UART2_PART2_SC_SHIFT				14
#define OMAP5_UART2_PART2_SC_MASK				(0x3 << 14)
#define OMAP5_LLIA_WKUP1_SC_SHIFT				12
#define OMAP5_LLIA_WKUP1_SC_MASK				(0x3 << 12)

/* CONTROL_SMART3IO_PADCONF_0 */
#define OMAP5_HDMI_PART2_LB_SHIFT				24
#define OMAP5_HDMI_PART2_LB_MASK				(0x3 << 24)
#define OMAP5_I2C1_LB_SHIFT					22
#define OMAP5_I2C1_LB_MASK					(0x3 << 22)
#define OMAP5_I2C2_LB_SHIFT					20
#define OMAP5_I2C2_LB_MASK					(0x3 << 20)
#define OMAP5_I2C3_LB_SHIFT					18
#define OMAP5_I2C3_LB_MASK					(0x3 << 18)
#define OMAP5_I2C4_LB_SHIFT					16
#define OMAP5_I2C4_LB_MASK					(0x3 << 16)
#define OMAP5_I2C5_LB_SHIFT					14
#define OMAP5_I2C5_LB_MASK					(0x3 << 14)

/* CONTROL_SMART3IO_PADCONF_1 */
#define OMAP5_USBB1_I_SHIFT					29
#define OMAP5_USBB1_I_MASK					(0x7 << 29)
#define OMAP5_USBB2_I_SHIFT					26
#define OMAP5_USBB2_I_MASK					(0x7 << 26)
#define OMAP5_USBB3_I_SHIFT					23
#define OMAP5_USBB3_I_MASK					(0x7 << 23)
#define OMAP5_USBB1_SR_SHIFT					20
#define OMAP5_USBB1_SR_MASK					(0x7 << 20)
#define OMAP5_USBB2_SR_SHIFT					17
#define OMAP5_USBB2_SR_MASK					(0x7 << 17)
#define OMAP5_USBB3_SR_SHIFT					14
#define OMAP5_USBB3_SR_MASK					(0x7 << 14)
#define OMAP5_USBB1_HSIC_DATA_WD_SHIFT				12
#define OMAP5_USBB1_HSIC_DATA_WD_MASK				(0x3 << 12)
#define OMAP5_USBB1_HSIC_STROBE_WD_SHIFT			10
#define OMAP5_USBB1_HSIC_STROBE_WD_MASK				(0x3 << 10)
#define OMAP5_USBB2_HSIC_DATA_WD_SHIFT				8
#define OMAP5_USBB2_HSIC_DATA_WD_MASK				(0x3 << 8)
#define OMAP5_USBB2_HSIC_STROBE_WD_SHIFT			6
#define OMAP5_USBB2_HSIC_STROBE_WD_MASK				(0x3 << 6)
#define OMAP5_USBB3_HSIC_DATA_WD_SHIFT				4
#define OMAP5_USBB3_HSIC_DATA_WD_MASK				(0x3 << 4)
#define OMAP5_USBB3_HSIC_STROBE_WD_SHIFT			2
#define OMAP5_USBB3_HSIC_STROBE_WD_MASK				(0x3 << 2)

/* CONTROL_PBIAS */
#define OMAP5_SDCARD_BIAS_PWRDNZ_SHIFT				27
#define OMAP5_SDCARD_BIAS_PWRDNZ_MASK				(1 << 27)
#define OMAP5_SDCARD_IO_PWRDNZ_SHIFT				26
#define OMAP5_SDCARD_IO_PWRDNZ_MASK				(1 << 26)
#define OMAP5_SDCARD_BIAS_HIZ_MODE_SHIFT			25
#define OMAP5_SDCARD_BIAS_HIZ_MODE_MASK				(1 << 25)
#define OMAP5_SDCARD_BIAS_SUPPLY_HI_OUT_SHIFT			24
#define OMAP5_SDCARD_BIAS_SUPPLY_HI_OUT_MASK			(1 << 24)
#define OMAP5_SDCARD_BIAS_VMODE_ERROR_SHIFT			23
#define OMAP5_SDCARD_BIAS_VMODE_ERROR_MASK			(1 << 23)
#define OMAP5_SDCARD_BIAS_VMODE_SHIFT				21
#define OMAP5_SDCARD_BIAS_VMODE_MASK				(1 << 21)

/* CONTROL_I2C_0 */
#define OMAP5_I2C4_SDA_GLFENB_SHIFT				31
#define OMAP5_I2C4_SDA_GLFENB_MASK				(1 << 31)
#define OMAP5_I2C4_SDA_PULLUPRESX_SHIFT				30
#define OMAP5_I2C4_SDA_PULLUPRESX_MASK				(1 << 30)
#define OMAP5_I2C3_SDA_GLFENB_SHIFT				29
#define OMAP5_I2C3_SDA_GLFENB_MASK				(1 << 29)
#define OMAP5_I2C3_SDA_PULLUPRESX_SHIFT				28
#define OMAP5_I2C3_SDA_PULLUPRESX_MASK				(1 << 28)
#define OMAP5_I2C2_SDA_GLFENB_SHIFT				27
#define OMAP5_I2C2_SDA_GLFENB_MASK				(1 << 27)
#define OMAP5_I2C2_SDA_PULLUPRESX_SHIFT				26
#define OMAP5_I2C2_SDA_PULLUPRESX_MASK				(1 << 26)
#define OMAP5_I2C1_PMIC_SDA_GLFENB_SHIFT			25
#define OMAP5_I2C1_PMIC_SDA_GLFENB_MASK				(1 << 25)
#define OMAP5_I2C1_PMIC_SDA_PULLUPRESX_SHIFT			24
#define OMAP5_I2C1_PMIC_SDA_PULLUPRESX_MASK			(1 << 24)
#define OMAP5_I2C4_SCL_GLFENB_SHIFT				23
#define OMAP5_I2C4_SCL_GLFENB_MASK				(1 << 23)
#define OMAP5_I2C4_SCL_PULLUPRESX_SHIFT				22
#define OMAP5_I2C4_SCL_PULLUPRESX_MASK				(1 << 22)
#define OMAP5_I2C3_SCL_GLFENB_SHIFT				21
#define OMAP5_I2C3_SCL_GLFENB_MASK				(1 << 21)
#define OMAP5_I2C3_SCL_PULLUPRESX_SHIFT				20
#define OMAP5_I2C3_SCL_PULLUPRESX_MASK				(1 << 20)
#define OMAP5_I2C2_SCL_GLFENB_SHIFT				19
#define OMAP5_I2C2_SCL_GLFENB_MASK				(1 << 19)
#define OMAP5_I2C2_SCL_PULLUPRESX_SHIFT				18
#define OMAP5_I2C2_SCL_PULLUPRESX_MASK				(1 << 18)
#define OMAP5_I2C1_PMIC_SCL_GLFENB_SHIFT			17
#define OMAP5_I2C1_PMIC_SCL_GLFENB_MASK				(1 << 17)
#define OMAP5_I2C1_PMIC_SCL_PULLUPRESX_SHIFT			16
#define OMAP5_I2C1_PMIC_SCL_PULLUPRESX_MASK			(1 << 16)
#define OMAP5_I2C5_SDA_GLFENB_SHIFT				15
#define OMAP5_I2C5_SDA_GLFENB_MASK				(1 << 15)
#define OMAP5_I2C5_SDA_PULLUPRESX_SHIFT				14
#define OMAP5_I2C5_SDA_PULLUPRESX_MASK				(1 << 14)
#define OMAP5_I2C5_SCL_GLFENB_SHIFT				13
#define OMAP5_I2C5_SCL_GLFENB_MASK				(1 << 13)
#define OMAP5_I2C5_SCL_PULLUPRESX_SHIFT				12
#define OMAP5_I2C5_SCL_PULLUPRESX_MASK				(1 << 12)

/* CONTROL_CAMERA_RX */
#define OMAP5_CSIPORTC_MODE_SHIFT				26
#define OMAP5_CSIPORTC_MODE_MASK				(1 << 26)
#define OMAP5_CSIPORTC_LANEENABLE_SHIFT				24
#define OMAP5_CSIPORTC_LANEENABLE_MASK				(0x3 << 24)
#define OMAP5_CSIPORTC_CAMMODE_SHIFT				22
#define OMAP5_CSIPORTC_CAMMODE_MASK				(0x3 << 22)
#define OMAP5_CSIPORTC_CTRLCLKEN_SHIFT				21
#define OMAP5_CSIPORTC_CTRLCLKEN_MASK				(1 << 21)
#define OMAP5_CSIPORTC_SEL_N_SHIFT				20
#define OMAP5_CSIPORTC_SEL_N_MASK				(1 << 20)
#define OMAP5_CSIPORTB_MODE_SHIFT				16
#define OMAP5_CSIPORTB_MODE_MASK				(1 << 16)
#define OMAP5_CSIPORTB_LANEENABLE_SHIFT				13
#define OMAP5_CSIPORTB_LANEENABLE_MASK				(0x7 << 13)
#define OMAP5_CSIPORTB_CAMMODE_SHIFT				11
#define OMAP5_CSIPORTB_CAMMODE_MASK				(0x3 << 11)
#define OMAP5_CSIPORTB_CTRLCLKEN_SHIFT				10
#define OMAP5_CSIPORTB_CTRLCLKEN_MASK				(1 << 10)
#define OMAP5_CSIPORTA_MODE_SHIFT				8
#define OMAP5_CSIPORTA_MODE_MASK				(1 << 8)
#define OMAP5_CSIPORTA_LANEENABLE_SHIFT				3
#define OMAP5_CSIPORTA_LANEENABLE_MASK				(0x1f << 3)
#define OMAP5_CSIPORTA_CAMMODE_SHIFT				1
#define OMAP5_CSIPORTA_CAMMODE_MASK				(0x3 << 1)
#define OMAP5_CSIPORTA_CTRLCLKEN_SHIFT				0
#define OMAP5_CSIPORTA_CTRLCLKEN_MASK				(1 << 0)

/* CONTROL_HDMI_TX_PHY */
#define OMAP5_HDMITXPHY_PADORDER_SHIFT				31
#define OMAP5_HDMITXPHY_PADORDER_MASK				(1 << 31)
#define OMAP5_HDMITXPHY_TXVALID_SHIFT				30
#define OMAP5_HDMITXPHY_TXVALID_MASK				(1 << 30)
#define OMAP5_HDMITXPHY_ENBYPASSCLK_SHIFT			29
#define OMAP5_HDMITXPHY_ENBYPASSCLK_MASK			(1 << 29)
#define OMAP5_HDMITXPHY_PD_PULLUPDET_SHIFT			28
#define OMAP5_HDMITXPHY_PD_PULLUPDET_MASK			(1 << 28)

/* CONTROL_UNIPORTM */
#define OMAP5_UNIPORTM_CSI_T0_EN_TSYNC_PULSE_SHIFT		31
#define OMAP5_UNIPORTM_CSI_T0_EN_TSYNC_PULSE_MASK		(1 << 31)
#define OMAP5_UNIPORTM_CSI_T1_EN_TSYNC_PULSE_SHIFT		30
#define OMAP5_UNIPORTM_CSI_T1_EN_TSYNC_PULSE_MASK		(1 << 30)

/* CONTROL_DSIPHY */
#define OMAP5_DSIPORTA_LANEENABLE_SHIFT				24
#define OMAP5_DSIPORTA_LANEENABLE_MASK				(0x1f << 24)
#define OMAP5_DSIPORTC_LANEENABLE_SHIFT				19
#define OMAP5_DSIPORTC_LANEENABLE_MASK				(0x1f << 19)

/* CONTROL_MCBSPLP */
#define OMAP5_ALBCTRLRX_FSX_SHIFT				31
#define OMAP5_ALBCTRLRX_FSX_MASK				(1 << 31)
#define OMAP5_ALBCTRLRX_CLKX_SHIFT				30
#define OMAP5_ALBCTRLRX_CLKX_MASK				(1 << 30)

/* CONTROL_USB2PHYCORE */
#define OMAP5_USB2PHY_AUTORESUME_EN_SHIFT			31
#define OMAP5_USB2PHY_AUTORESUME_EN_MASK			(1 << 31)
#define OMAP5_USB2PHY_DISCHGDET_SHIFT				30
#define OMAP5_USB2PHY_DISCHGDET_MASK				(1 << 30)
#define OMAP5_USB2PHY_GPIOMODE_SHIFT				29
#define OMAP5_USB2PHY_GPIOMODE_MASK				(1 << 29)
#define OMAP5_USB2PHY_CHG_DET_EXT_CTL_SHIFT			28
#define OMAP5_USB2PHY_CHG_DET_EXT_CTL_MASK			(1 << 28)
#define OMAP5_USB2PHY_RDM_PD_CHGDET_EN_SHIFT			27
#define OMAP5_USB2PHY_RDM_PD_CHGDET_EN_MASK			(1 << 27)
#define OMAP5_USB2PHY_RDP_PU_CHGDET_EN_SHIFT			26
#define OMAP5_USB2PHY_RDP_PU_CHGDET_EN_MASK			(1 << 26)
#define OMAP5_USB2PHY_CHG_VSRC_EN_SHIFT				25
#define OMAP5_USB2PHY_CHG_VSRC_EN_MASK				(1 << 25)
#define OMAP5_USB2PHY_CHG_ISINK_EN_SHIFT			24
#define OMAP5_USB2PHY_CHG_ISINK_EN_MASK				(1 << 24)
#define OMAP5_USB2PHY_CHG_DET_STATUS_SHIFT			21
#define OMAP5_USB2PHY_CHG_DET_STATUS_MASK			(0x7 << 21)
#define OMAP5_USB2PHY_CHG_DET_DM_COMP_SHIFT			20
#define OMAP5_USB2PHY_CHG_DET_DM_COMP_MASK			(1 << 20)
#define OMAP5_USB2PHY_CHG_DET_DP_COMP_SHIFT			19
#define OMAP5_USB2PHY_CHG_DET_DP_COMP_MASK			(1 << 19)
#define OMAP5_USB2PHY_DATADET_SHIFT				18
#define OMAP5_USB2PHY_DATADET_MASK				(1 << 18)
#define OMAP5_USB2PHY_SINKONDP_SHIFT				17
#define OMAP5_USB2PHY_SINKONDP_MASK				(1 << 17)
#define OMAP5_USB2PHY_SRCONDM_SHIFT				16
#define OMAP5_USB2PHY_SRCONDM_MASK				(1 << 16)
#define OMAP5_USB2PHY_RESTARTCHGDET_SHIFT			15
#define OMAP5_USB2PHY_RESTARTCHGDET_MASK			(1 << 15)
#define OMAP5_USB2PHY_CHGDETDONE_SHIFT				14
#define OMAP5_USB2PHY_CHGDETDONE_MASK				(1 << 14)
#define OMAP5_USB2PHY_CHGDETECTED_SHIFT				13
#define OMAP5_USB2PHY_CHGDETECTED_MASK				(1 << 13)
#define OMAP5_USB2PHY_MCPCPUEN_SHIFT				12
#define OMAP5_USB2PHY_MCPCPUEN_MASK				(1 << 12)
#define OMAP5_USB2PHY_MCPCMODEEN_SHIFT				11
#define OMAP5_USB2PHY_MCPCMODEEN_MASK				(1 << 11)
#define OMAP5_USB2PHY_RESETDONEMCLK_SHIFT			10
#define OMAP5_USB2PHY_RESETDONEMCLK_MASK			(1 << 10)
#define OMAP5_USB2PHY_UTMIRESETDONE_SHIFT			9
#define OMAP5_USB2PHY_UTMIRESETDONE_MASK			(1 << 9)
#define OMAP5_USB2PHY_DATAPOLARITYN_SHIFT			7
#define OMAP5_USB2PHY_DATAPOLARITYN_MASK			(1 << 7)
#define OMAP5_USBDPLL_FREQLOCK_SHIFT				6
#define OMAP5_USBDPLL_FREQLOCK_MASK				(1 << 6)
#define OMAP5_USB2PHY_RESETDONETCLK_SHIFT			5
#define OMAP5_USB2PHY_RESETDONETCLK_MASK			(1 << 5)

/* CONTROL_HDMI_1 */
#define OMAP5_HDMI_DDC_SDA_GLFENB_SHIFT				31
#define OMAP5_HDMI_DDC_SDA_GLFENB_MASK				(1 << 31)
#define OMAP5_HDMI_DDC_SDA_PULLUPRESX_SHIFT			30
#define OMAP5_HDMI_DDC_SDA_PULLUPRESX_MASK			(1 << 30)
#define OMAP5_HDMI_DDC_SCL_GLFENB_SHIFT				29
#define OMAP5_HDMI_DDC_SCL_GLFENB_MASK				(1 << 29)
#define OMAP5_HDMI_DDC_SCL_PULLUPRESX_SHIFT			28
#define OMAP5_HDMI_DDC_SCL_PULLUPRESX_MASK			(1 << 28)
#define OMAP5_HDMI_DDC_SDA_HSMODE_SHIFT				27
#define OMAP5_HDMI_DDC_SDA_HSMODE_MASK				(1 << 27)
#define OMAP5_HDMI_DDC_SCL_HSMODE_SHIFT				26
#define OMAP5_HDMI_DDC_SCL_HSMODE_MASK				(1 << 26)

/* CONTROL_DDR3CH1_0 */
#define OMAP5_DDR3CH1_PART0_I_SHIFT				29
#define OMAP5_DDR3CH1_PART0_I_MASK				(0x7 << 29)
#define OMAP5_DDR3CH1_PART0_SR_SHIFT				26
#define OMAP5_DDR3CH1_PART0_SR_MASK				(0x7 << 26)
#define OMAP5_DDR3CH1_PART0_WD_SHIFT				24
#define OMAP5_DDR3CH1_PART0_WD_MASK				(0x3 << 24)
#define OMAP5_DDR3CH1_PART5A_I_SHIFT				21
#define OMAP5_DDR3CH1_PART5A_I_MASK				(0x7 << 21)
#define OMAP5_DDR3CH1_PART5A_SR_SHIFT				18
#define OMAP5_DDR3CH1_PART5A_SR_MASK				(0x7 << 18)
#define OMAP5_DDR3CH1_PART5A_WD_SHIFT				16
#define OMAP5_DDR3CH1_PART5A_WD_MASK				(0x3 << 16)
#define OMAP5_DDR3CH1_PART5B_I_SHIFT				13
#define OMAP5_DDR3CH1_PART5B_I_MASK				(0x7 << 13)
#define OMAP5_DDR3CH1_PART5B_SR_SHIFT				10
#define OMAP5_DDR3CH1_PART5B_SR_MASK				(0x7 << 10)
#define OMAP5_DDR3CH1_PART5B_WD_SHIFT				8
#define OMAP5_DDR3CH1_PART5B_WD_MASK				(0x3 << 8)
#define OMAP5_DDR3CH1_PART6_I_SHIFT				5
#define OMAP5_DDR3CH1_PART6_I_MASK				(0x7 << 5)
#define OMAP5_DDR3CH1_PART6_SR_SHIFT				2
#define OMAP5_DDR3CH1_PART6_SR_MASK				(0x7 << 2)
#define OMAP5_DDR3CH1_PART6_WD_SHIFT				0
#define OMAP5_DDR3CH1_PART6_WD_MASK				(0x3 << 0)

/* CONTROL_DDR3CH2_0 */
#define OMAP5_DDR3CH2_PART0_I_SHIFT				29
#define OMAP5_DDR3CH2_PART0_I_MASK				(0x7 << 29)
#define OMAP5_DDR3CH2_PART0_SR_SHIFT				26
#define OMAP5_DDR3CH2_PART0_SR_MASK				(0x7 << 26)
#define OMAP5_DDR3CH2_PART0_WD_SHIFT				24
#define OMAP5_DDR3CH2_PART0_WD_MASK				(0x3 << 24)
#define OMAP5_DDR3CH2_PART5A_I_SHIFT				21
#define OMAP5_DDR3CH2_PART5A_I_MASK				(0x7 << 21)
#define OMAP5_DDR3CH2_PART5A_SR_SHIFT				18
#define OMAP5_DDR3CH2_PART5A_SR_MASK				(0x7 << 18)
#define OMAP5_DDR3CH2_PART5A_WD_SHIFT				16
#define OMAP5_DDR3CH2_PART5A_WD_MASK				(0x3 << 16)
#define OMAP5_DDR3CH2_PART5B_I_SHIFT				13
#define OMAP5_DDR3CH2_PART5B_I_MASK				(0x7 << 13)
#define OMAP5_DDR3CH2_PART5B_SR_SHIFT				10
#define OMAP5_DDR3CH2_PART5B_SR_MASK				(0x7 << 10)
#define OMAP5_DDR3CH2_PART5B_WD_SHIFT				8
#define OMAP5_DDR3CH2_PART5B_WD_MASK				(0x3 << 8)
#define OMAP5_DDR3CH2_PART6_I_SHIFT				5
#define OMAP5_DDR3CH2_PART6_I_MASK				(0x7 << 5)
#define OMAP5_DDR3CH2_PART6_SR_SHIFT				2
#define OMAP5_DDR3CH2_PART6_SR_MASK				(0x7 << 2)
#define OMAP5_DDR3CH2_PART6_WD_SHIFT				0
#define OMAP5_DDR3CH2_PART6_WD_MASK				(0x3 << 0)

/* CONTROL_DDRCH1_0 */
#define OMAP5_DDRCH1_PART1A_I_SHIFT				29
#define OMAP5_DDRCH1_PART1A_I_MASK				(0x7 << 29)
#define OMAP5_DDRCH1_PART1A_SR_SHIFT				26
#define OMAP5_DDRCH1_PART1A_SR_MASK				(0x7 << 26)
#define OMAP5_DDRCH1_PART1A_WD_SHIFT				24
#define OMAP5_DDRCH1_PART1A_WD_MASK				(0x3 << 24)
#define OMAP5_DDRCH1_PART1B_I_SHIFT				21
#define OMAP5_DDRCH1_PART1B_I_MASK				(0x7 << 21)
#define OMAP5_DDRCH1_PART1B_SR_SHIFT				18
#define OMAP5_DDRCH1_PART1B_SR_MASK				(0x7 << 18)
#define OMAP5_DDRCH1_PART1B_WD_SHIFT				16
#define OMAP5_DDRCH1_PART1B_WD_MASK				(0x3 << 16)
#define OMAP5_DDRCH1_PART2A_I_SHIFT				13
#define OMAP5_DDRCH1_PART2A_I_MASK				(0x7 << 13)
#define OMAP5_DDRCH1_PART2A_SR_SHIFT				10
#define OMAP5_DDRCH1_PART2A_SR_MASK				(0x7 << 10)
#define OMAP5_DDRCH1_PART2A_WD_SHIFT				8
#define OMAP5_DDRCH1_PART2A_WD_MASK				(0x3 << 8)
#define OMAP5_DDRCH1_PART2B_I_SHIFT				5
#define OMAP5_DDRCH1_PART2B_I_MASK				(0x7 << 5)
#define OMAP5_DDRCH1_PART2B_SR_SHIFT				2
#define OMAP5_DDRCH1_PART2B_SR_MASK				(0x7 << 2)
#define OMAP5_DDRCH1_PART2B_WD_SHIFT				0
#define OMAP5_DDRCH1_PART2B_WD_MASK				(0x3 << 0)

/* CONTROL_DDRCH1_1 */
#define OMAP5_DDRCH1_PART3A_I_SHIFT				29
#define OMAP5_DDRCH1_PART3A_I_MASK				(0x7 << 29)
#define OMAP5_DDRCH1_PART3A_SR_SHIFT				26
#define OMAP5_DDRCH1_PART3A_SR_MASK				(0x7 << 26)
#define OMAP5_DDRCH1_PART3A_WD_SHIFT				24
#define OMAP5_DDRCH1_PART3A_WD_MASK				(0x3 << 24)
#define OMAP5_DDRCH1_PART3B_I_SHIFT				21
#define OMAP5_DDRCH1_PART3B_I_MASK				(0x7 << 21)
#define OMAP5_DDRCH1_PART3B_SR_SHIFT				18
#define OMAP5_DDRCH1_PART3B_SR_MASK				(0x7 << 18)
#define OMAP5_DDRCH1_PART3B_WD_SHIFT				16
#define OMAP5_DDRCH1_PART3B_WD_MASK				(0x3 << 16)
#define OMAP5_DDRCH1_PART4A_I_SHIFT				13
#define OMAP5_DDRCH1_PART4A_I_MASK				(0x7 << 13)
#define OMAP5_DDRCH1_PART4A_SR_SHIFT				10
#define OMAP5_DDRCH1_PART4A_SR_MASK				(0x7 << 10)
#define OMAP5_DDRCH1_PART4A_WD_SHIFT				8
#define OMAP5_DDRCH1_PART4A_WD_MASK				(0x3 << 8)
#define OMAP5_DDRCH1_PART4B_I_SHIFT				5
#define OMAP5_DDRCH1_PART4B_I_MASK				(0x7 << 5)
#define OMAP5_DDRCH1_PART4B_SR_SHIFT				2
#define OMAP5_DDRCH1_PART4B_SR_MASK				(0x7 << 2)
#define OMAP5_DDRCH1_PART4B_WD_SHIFT				0
#define OMAP5_DDRCH1_PART4B_WD_MASK				(0x3 << 0)

/* CONTROL_DDRCH2_0 */
#define OMAP5_DDRCH2_PART1A_I_SHIFT				29
#define OMAP5_DDRCH2_PART1A_I_MASK				(0x7 << 29)
#define OMAP5_DDRCH2_PART1A_SR_SHIFT				26
#define OMAP5_DDRCH2_PART1A_SR_MASK				(0x7 << 26)
#define OMAP5_DDRCH2_PART1A_WD_SHIFT				24
#define OMAP5_DDRCH2_PART1A_WD_MASK				(0x3 << 24)
#define OMAP5_DDRCH2_PART1B_I_SHIFT				21
#define OMAP5_DDRCH2_PART1B_I_MASK				(0x7 << 21)
#define OMAP5_DDRCH2_PART1B_SR_SHIFT				18
#define OMAP5_DDRCH2_PART1B_SR_MASK				(0x7 << 18)
#define OMAP5_DDRCH2_PART1B_WD_SHIFT				16
#define OMAP5_DDRCH2_PART1B_WD_MASK				(0x3 << 16)
#define OMAP5_DDRCH2_PART2A_I_SHIFT				13
#define OMAP5_DDRCH2_PART2A_I_MASK				(0x7 << 13)
#define OMAP5_DDRCH2_PART2A_SR_SHIFT				10
#define OMAP5_DDRCH2_PART2A_SR_MASK				(0x7 << 10)
#define OMAP5_DDRCH2_PART2A_WD_SHIFT				8
#define OMAP5_DDRCH2_PART2A_WD_MASK				(0x3 << 8)
#define OMAP5_DDRCH2_PART2B_I_SHIFT				5
#define OMAP5_DDRCH2_PART2B_I_MASK				(0x7 << 5)
#define OMAP5_DDRCH2_PART2B_SR_SHIFT				2
#define OMAP5_DDRCH2_PART2B_SR_MASK				(0x7 << 2)
#define OMAP5_DDRCH2_PART2B_WD_SHIFT				0
#define OMAP5_DDRCH2_PART2B_WD_MASK				(0x3 << 0)

/* CONTROL_DDRCH2_1 */
#define OMAP5_DDRCH2_PART3A_I_SHIFT				29
#define OMAP5_DDRCH2_PART3A_I_MASK				(0x7 << 29)
#define OMAP5_DDRCH2_PART3A_SR_SHIFT				26
#define OMAP5_DDRCH2_PART3A_SR_MASK				(0x7 << 26)
#define OMAP5_DDRCH2_PART3A_WD_SHIFT				24
#define OMAP5_DDRCH2_PART3A_WD_MASK				(0x3 << 24)
#define OMAP5_DDRCH2_PART3B_I_SHIFT				21
#define OMAP5_DDRCH2_PART3B_I_MASK				(0x7 << 21)
#define OMAP5_DDRCH2_PART3B_SR_SHIFT				18
#define OMAP5_DDRCH2_PART3B_SR_MASK				(0x7 << 18)
#define OMAP5_DDRCH2_PART3B_WD_SHIFT				16
#define OMAP5_DDRCH2_PART3B_WD_MASK				(0x3 << 16)
#define OMAP5_DDRCH2_PART4A_I_SHIFT				13
#define OMAP5_DDRCH2_PART4A_I_MASK				(0x7 << 13)
#define OMAP5_DDRCH2_PART4A_SR_SHIFT				10
#define OMAP5_DDRCH2_PART4A_SR_MASK				(0x7 << 10)
#define OMAP5_DDRCH2_PART4A_WD_SHIFT				8
#define OMAP5_DDRCH2_PART4A_WD_MASK				(0x3 << 8)
#define OMAP5_DDRCH2_PART4B_I_SHIFT				5
#define OMAP5_DDRCH2_PART4B_I_MASK				(0x7 << 5)
#define OMAP5_DDRCH2_PART4B_SR_SHIFT				2
#define OMAP5_DDRCH2_PART4B_SR_MASK				(0x7 << 2)
#define OMAP5_DDRCH2_PART4B_WD_SHIFT				0
#define OMAP5_DDRCH2_PART4B_WD_MASK				(0x3 << 0)

/* CONTROL_LPDDR2CH1_0 */
#define OMAP5_LPDDR2CH1_PART0_I_SHIFT				29
#define OMAP5_LPDDR2CH1_PART0_I_MASK				(0x7 << 29)
#define OMAP5_LPDDR2CH1_PART0_SR_SHIFT				26
#define OMAP5_LPDDR2CH1_PART0_SR_MASK				(0x7 << 26)
#define OMAP5_LPDDR2CH1_PART0_WD_SHIFT				24
#define OMAP5_LPDDR2CH1_PART0_WD_MASK				(0x3 << 24)
#define OMAP5_LPDDR2CH1_PART5_I_SHIFT				21
#define OMAP5_LPDDR2CH1_PART5_I_MASK				(0x7 << 21)
#define OMAP5_LPDDR2CH1_PART5_SR_SHIFT				18
#define OMAP5_LPDDR2CH1_PART5_SR_MASK				(0x7 << 18)
#define OMAP5_LPDDR2CH1_PART5_WD_SHIFT				16
#define OMAP5_LPDDR2CH1_PART5_WD_MASK				(0x3 << 16)
#define OMAP5_LPDDR2CH1_PART6_I_SHIFT				13
#define OMAP5_LPDDR2CH1_PART6_I_MASK				(0x7 << 13)
#define OMAP5_LPDDR2CH1_PART6_SR_SHIFT				10
#define OMAP5_LPDDR2CH1_PART6_SR_MASK				(0x7 << 10)
#define OMAP5_LPDDR2CH1_PART6_WD_SHIFT				8
#define OMAP5_LPDDR2CH1_PART6_WD_MASK				(0x3 << 8)

/* CONTROL_LPDDR2CH1_1 */
#define OMAP5_LPDDR2CH2_PART0_I_SHIFT				29
#define OMAP5_LPDDR2CH2_PART0_I_MASK				(0x7 << 29)
#define OMAP5_LPDDR2CH2_PART0_SR_SHIFT				26
#define OMAP5_LPDDR2CH2_PART0_SR_MASK				(0x7 << 26)
#define OMAP5_LPDDR2CH2_PART0_WD_SHIFT				24
#define OMAP5_LPDDR2CH2_PART0_WD_MASK				(0x3 << 24)
#define OMAP5_LPDDR2CH2_PART5_I_SHIFT				21
#define OMAP5_LPDDR2CH2_PART5_I_MASK				(0x7 << 21)
#define OMAP5_LPDDR2CH2_PART5_SR_SHIFT				18
#define OMAP5_LPDDR2CH2_PART5_SR_MASK				(0x7 << 18)
#define OMAP5_LPDDR2CH2_PART5_WD_SHIFT				16
#define OMAP5_LPDDR2CH2_PART5_WD_MASK				(0x3 << 16)
#define OMAP5_LPDDR2CH2_PART6_I_SHIFT				13
#define OMAP5_LPDDR2CH2_PART6_I_MASK				(0x7 << 13)
#define OMAP5_LPDDR2CH2_PART6_SR_SHIFT				10
#define OMAP5_LPDDR2CH2_PART6_SR_MASK				(0x7 << 10)
#define OMAP5_LPDDR2CH2_PART6_WD_SHIFT				8
#define OMAP5_LPDDR2CH2_PART6_WD_MASK				(0x3 << 8)

/* CONTROL_DDRIO_0 */
#define OMAP5_DDR3CH1_VREF_CA0_CCAP0_SHIFT			31
#define OMAP5_DDR3CH1_VREF_CA0_CCAP0_MASK			(1 << 31)
#define OMAP5_DDR3CH1_VREF_CA0_CCAP1_SHIFT			30
#define OMAP5_DDR3CH1_VREF_CA0_CCAP1_MASK			(1 << 30)
#define OMAP5_DDR3CH1_VREF_CA0_TAP0_SHIFT			29
#define OMAP5_DDR3CH1_VREF_CA0_TAP0_MASK			(1 << 29)
#define OMAP5_DDR3CH1_VREF_CA0_TAP1_SHIFT			28
#define OMAP5_DDR3CH1_VREF_CA0_TAP1_MASK			(1 << 28)
#define OMAP5_DDR3CH1_VREF_CA0_EN_SHIFT				27
#define OMAP5_DDR3CH1_VREF_CA0_EN_MASK				(1 << 27)
#define OMAP5_DDR3CH2_VREF_CA0_CCAP0_SHIFT			25
#define OMAP5_DDR3CH2_VREF_CA0_CCAP0_MASK			(1 << 25)
#define OMAP5_DDR3CH2_VREF_CA0_CCAP1_SHIFT			24
#define OMAP5_DDR3CH2_VREF_CA0_CCAP1_MASK			(1 << 24)
#define OMAP5_DDR3CH2_VREF_CA0_TAP0_SHIFT			23
#define OMAP5_DDR3CH2_VREF_CA0_TAP0_MASK			(1 << 23)
#define OMAP5_DDR3CH2_VREF_CA0_TAP1_SHIFT			22
#define OMAP5_DDR3CH2_VREF_CA0_TAP1_MASK			(1 << 22)
#define OMAP5_DDR3CH2_VREF_CA0_EN_SHIFT				21
#define OMAP5_DDR3CH2_VREF_CA0_EN_MASK				(1 << 21)
#define OMAP5_DDRCH1_VREF_DQ0_INT_CCAP0_SHIFT			19
#define OMAP5_DDRCH1_VREF_DQ0_INT_CCAP0_MASK			(1 << 19)
#define OMAP5_DDRCH1_VREF_DQ0_INT_CCAP1_SHIFT			18
#define OMAP5_DDRCH1_VREF_DQ0_INT_CCAP1_MASK			(1 << 18)
#define OMAP5_DDRCH1_VREF_DQ0_INT_TAP0_SHIFT			17
#define OMAP5_DDRCH1_VREF_DQ0_INT_TAP0_MASK			(1 << 17)
#define OMAP5_DDRCH1_VREF_DQ0_INT_TAP1_SHIFT			16
#define OMAP5_DDRCH1_VREF_DQ0_INT_TAP1_MASK			(1 << 16)
#define OMAP5_DDRCH1_VREF_DQ0_INT_EN_SHIFT			15
#define OMAP5_DDRCH1_VREF_DQ0_INT_EN_MASK			(1 << 15)
#define OMAP5_DDRCH1_VREF_DQ1_INT_CCAP0_SHIFT			14
#define OMAP5_DDRCH1_VREF_DQ1_INT_CCAP0_MASK			(1 << 14)
#define OMAP5_DDRCH1_VREF_DQ1_INT_CCAP1_SHIFT			13
#define OMAP5_DDRCH1_VREF_DQ1_INT_CCAP1_MASK			(1 << 13)
#define OMAP5_DDRCH1_VREF_DQ1_INT_TAP0_SHIFT			12
#define OMAP5_DDRCH1_VREF_DQ1_INT_TAP0_MASK			(1 << 12)
#define OMAP5_DDRCH1_VREF_DQ1_INT_TAP1_SHIFT			11
#define OMAP5_DDRCH1_VREF_DQ1_INT_TAP1_MASK			(1 << 11)
#define OMAP5_DDRCH1_VREF_DQ1_INT_EN_SHIFT			10
#define OMAP5_DDRCH1_VREF_DQ1_INT_EN_MASK			(1 << 10)
#define OMAP5_DDRCH1_VREF_DQ2_INT_CCAP0_SHIFT			9
#define OMAP5_DDRCH1_VREF_DQ2_INT_CCAP0_MASK			(1 << 9)
#define OMAP5_DDRCH1_VREF_DQ2_INT_CCAP1_SHIFT			8
#define OMAP5_DDRCH1_VREF_DQ2_INT_CCAP1_MASK			(1 << 8)
#define OMAP5_DDRCH1_VREF_DQ2_INT_TAP0_SHIFT			7
#define OMAP5_DDRCH1_VREF_DQ2_INT_TAP0_MASK			(1 << 7)
#define OMAP5_DDRCH1_VREF_DQ2_INT_TAP1_SHIFT			6
#define OMAP5_DDRCH1_VREF_DQ2_INT_TAP1_MASK			(1 << 6)
#define OMAP5_DDRCH1_VREF_DQ2_INT_EN_SHIFT			5
#define OMAP5_DDRCH1_VREF_DQ2_INT_EN_MASK			(1 << 5)
#define OMAP5_DDRCH1_VREF_DQ3_INT_CCAP0_SHIFT			4
#define OMAP5_DDRCH1_VREF_DQ3_INT_CCAP0_MASK			(1 << 4)
#define OMAP5_DDRCH1_VREF_DQ3_INT_CCAP1_SHIFT			3
#define OMAP5_DDRCH1_VREF_DQ3_INT_CCAP1_MASK			(1 << 3)
#define OMAP5_DDRCH1_VREF_DQ3_INT_TAP0_SHIFT			2
#define OMAP5_DDRCH1_VREF_DQ3_INT_TAP0_MASK			(1 << 2)
#define OMAP5_DDRCH1_VREF_DQ3_INT_TAP1_SHIFT			1
#define OMAP5_DDRCH1_VREF_DQ3_INT_TAP1_MASK			(1 << 1)
#define OMAP5_DDRCH1_VREF_DQ3_INT_EN_SHIFT			0
#define OMAP5_DDRCH1_VREF_DQ3_INT_EN_MASK			(1 << 0)

/* CONTROL_DDRIO_1 */
#define OMAP5_DDRCH1_VREF_DQ_OUT_CCAP0_SHIFT			31
#define OMAP5_DDRCH1_VREF_DQ_OUT_CCAP0_MASK			(1 << 31)
#define OMAP5_DDRCH1_VREF_DQ_OUT_CCAP1_SHIFT			30
#define OMAP5_DDRCH1_VREF_DQ_OUT_CCAP1_MASK			(1 << 30)
#define OMAP5_DDRCH1_VREF_DQ_OUT_TAP0_SHIFT			29
#define OMAP5_DDRCH1_VREF_DQ_OUT_TAP0_MASK			(1 << 29)
#define OMAP5_DDRCH1_VREF_DQ_OUT_TAP1_SHIFT			28
#define OMAP5_DDRCH1_VREF_DQ_OUT_TAP1_MASK			(1 << 28)
#define OMAP5_DDRCH1_VREF_DQ_OUT_EN_SHIFT			27
#define OMAP5_DDRCH1_VREF_DQ_OUT_EN_MASK			(1 << 27)
#define OMAP5_DDRCH2_VREF_DQ0_INT_CCAP0_SHIFT			26
#define OMAP5_DDRCH2_VREF_DQ0_INT_CCAP0_MASK			(1 << 26)
#define OMAP5_DDRCH2_VREF_DQ0_INT_CCAP1_SHIFT			25
#define OMAP5_DDRCH2_VREF_DQ0_INT_CCAP1_MASK			(1 << 25)
#define OMAP5_DDRCH2_VREF_DQ0_INT_TAP0_SHIFT			24
#define OMAP5_DDRCH2_VREF_DQ0_INT_TAP0_MASK			(1 << 24)
#define OMAP5_DDRCH2_VREF_DQ0_INT_TAP1_SHIFT			23
#define OMAP5_DDRCH2_VREF_DQ0_INT_TAP1_MASK			(1 << 23)
#define OMAP5_DDRCH2_VREF_DQ0_INT_EN_SHIFT			22
#define OMAP5_DDRCH2_VREF_DQ0_INT_EN_MASK			(1 << 22)
#define OMAP5_DDRCH2_VREF_DQ1_INT_CCAP0_SHIFT			21
#define OMAP5_DDRCH2_VREF_DQ1_INT_CCAP0_MASK			(1 << 21)
#define OMAP5_DDRCH2_VREF_DQ1_INT_CCAP1_SHIFT			20
#define OMAP5_DDRCH2_VREF_DQ1_INT_CCAP1_MASK			(1 << 20)
#define OMAP5_DDRCH2_VREF_DQ1_INT_TAP0_SHIFT			19
#define OMAP5_DDRCH2_VREF_DQ1_INT_TAP0_MASK			(1 << 19)
#define OMAP5_DDRCH2_VREF_DQ1_INT_TAP1_SHIFT			18
#define OMAP5_DDRCH2_VREF_DQ1_INT_TAP1_MASK			(1 << 18)
#define OMAP5_DDRCH2_VREF_DQ1_INT_EN_SHIFT			17
#define OMAP5_DDRCH2_VREF_DQ1_INT_EN_MASK			(1 << 17)
#define OMAP5_DDRCH2_VREF_DQ2_INT_CCAP0_SHIFT			16
#define OMAP5_DDRCH2_VREF_DQ2_INT_CCAP0_MASK			(1 << 16)
#define OMAP5_DDRCH2_VREF_DQ2_INT_CCAP1_SHIFT			15
#define OMAP5_DDRCH2_VREF_DQ2_INT_CCAP1_MASK			(1 << 15)
#define OMAP5_DDRCH2_VREF_DQ2_INT_TAP0_SHIFT			14
#define OMAP5_DDRCH2_VREF_DQ2_INT_TAP0_MASK			(1 << 14)
#define OMAP5_DDRCH2_VREF_DQ2_INT_TAP1_SHIFT			13
#define OMAP5_DDRCH2_VREF_DQ2_INT_TAP1_MASK			(1 << 13)
#define OMAP5_DDRCH2_VREF_DQ2_INT_EN_SHIFT			12
#define OMAP5_DDRCH2_VREF_DQ2_INT_EN_MASK			(1 << 12)
#define OMAP5_DDRCH2_VREF_DQ3_INT_CCAP0_SHIFT			11
#define OMAP5_DDRCH2_VREF_DQ3_INT_CCAP0_MASK			(1 << 11)
#define OMAP5_DDRCH2_VREF_DQ3_INT_CCAP1_SHIFT			10
#define OMAP5_DDRCH2_VREF_DQ3_INT_CCAP1_MASK			(1 << 10)
#define OMAP5_DDRCH2_VREF_DQ3_INT_TAP0_SHIFT			9
#define OMAP5_DDRCH2_VREF_DQ3_INT_TAP0_MASK			(1 << 9)
#define OMAP5_DDRCH2_VREF_DQ3_INT_TAP1_SHIFT			8
#define OMAP5_DDRCH2_VREF_DQ3_INT_TAP1_MASK			(1 << 8)
#define OMAP5_DDRCH2_VREF_DQ3_INT_EN_SHIFT			7
#define OMAP5_DDRCH2_VREF_DQ3_INT_EN_MASK			(1 << 7)
#define OMAP5_DDRCH2_VREF_DQ_OUT_CCAP0_SHIFT			6
#define OMAP5_DDRCH2_VREF_DQ_OUT_CCAP0_MASK			(1 << 6)
#define OMAP5_DDRCH2_VREF_DQ_OUT_CCAP1_SHIFT			5
#define OMAP5_DDRCH2_VREF_DQ_OUT_CCAP1_MASK			(1 << 5)
#define OMAP5_DDRCH2_VREF_DQ_OUT_TAP0_SHIFT			4
#define OMAP5_DDRCH2_VREF_DQ_OUT_TAP0_MASK			(1 << 4)
#define OMAP5_DDRCH2_VREF_DQ_OUT_TAP1_SHIFT			3
#define OMAP5_DDRCH2_VREF_DQ_OUT_TAP1_MASK			(1 << 3)
#define OMAP5_DDRCH2_VREF_DQ_OUT_EN_SHIFT			2
#define OMAP5_DDRCH2_VREF_DQ_OUT_EN_MASK			(1 << 2)

/* CONTROL_DDRIO_2 */
#define OMAP5_LPDDR2CH1_VREF_CA_INT_CCAP0_SHIFT			31
#define OMAP5_LPDDR2CH1_VREF_CA_INT_CCAP0_MASK			(1 << 31)
#define OMAP5_LPDDR2CH1_VREF_CA_INT_CCAP1_SHIFT			30
#define OMAP5_LPDDR2CH1_VREF_CA_INT_CCAP1_MASK			(1 << 30)
#define OMAP5_LPDDR2CH1_VREF_CA_INT_TAP0_SHIFT			29
#define OMAP5_LPDDR2CH1_VREF_CA_INT_TAP0_MASK			(1 << 29)
#define OMAP5_LPDDR2CH1_VREF_CA_INT_TAP1_SHIFT			28
#define OMAP5_LPDDR2CH1_VREF_CA_INT_TAP1_MASK			(1 << 28)
#define OMAP5_LPDDR2CH1_VREF_CA_INT_EN_SHIFT			27
#define OMAP5_LPDDR2CH1_VREF_CA_INT_EN_MASK			(1 << 27)
#define OMAP5_LPDDR2CH1_VREF_CA_OUT_CCAP0_SHIFT			26
#define OMAP5_LPDDR2CH1_VREF_CA_OUT_CCAP0_MASK			(1 << 26)
#define OMAP5_LPDDR2CH1_VREF_CA_OUT_CCAP1_SHIFT			25
#define OMAP5_LPDDR2CH1_VREF_CA_OUT_CCAP1_MASK			(1 << 25)
#define OMAP5_LPDDR2CH1_VREF_CA_OUT_TAP0_SHIFT			24
#define OMAP5_LPDDR2CH1_VREF_CA_OUT_TAP0_MASK			(1 << 24)
#define OMAP5_LPDDR2CH1_VREF_CA_OUT_TAP1_SHIFT			23
#define OMAP5_LPDDR2CH1_VREF_CA_OUT_TAP1_MASK			(1 << 23)
#define OMAP5_LPDDR2CH1_VREF_CA_OUT_EN_SHIFT			22
#define OMAP5_LPDDR2CH1_VREF_CA_OUT_EN_MASK			(1 << 22)
#define OMAP5_LPDDR2CH2_VREF_CA_INT_CCAP0_SHIFT			21
#define OMAP5_LPDDR2CH2_VREF_CA_INT_CCAP0_MASK			(1 << 21)
#define OMAP5_LPDDR2CH2_VREF_CA_INT_CCAP1_SHIFT			20
#define OMAP5_LPDDR2CH2_VREF_CA_INT_CCAP1_MASK			(1 << 20)
#define OMAP5_LPDDR2CH2_VREF_CA_INT_TAP0_SHIFT			19
#define OMAP5_LPDDR2CH2_VREF_CA_INT_TAP0_MASK			(1 << 19)
#define OMAP5_LPDDR2CH2_VREF_CA_INT_TAP1_SHIFT			18
#define OMAP5_LPDDR2CH2_VREF_CA_INT_TAP1_MASK			(1 << 18)
#define OMAP5_LPDDR2CH2_VREF_CA_INT_EN_SHIFT			17
#define OMAP5_LPDDR2CH2_VREF_CA_INT_EN_MASK			(1 << 17)
#define OMAP5_LPDDR2CH2_VREF_CA_OUT_CCAP0_SHIFT			16
#define OMAP5_LPDDR2CH2_VREF_CA_OUT_CCAP0_MASK			(1 << 16)
#define OMAP5_LPDDR2CH2_VREF_CA_OUT_CCAP1_SHIFT			15
#define OMAP5_LPDDR2CH2_VREF_CA_OUT_CCAP1_MASK			(1 << 15)
#define OMAP5_LPDDR2CH2_VREF_CA_OUT_TAP0_SHIFT			14
#define OMAP5_LPDDR2CH2_VREF_CA_OUT_TAP0_MASK			(1 << 14)
#define OMAP5_LPDDR2CH2_VREF_CA_OUT_TAP1_SHIFT			13
#define OMAP5_LPDDR2CH2_VREF_CA_OUT_TAP1_MASK			(1 << 13)
#define OMAP5_LPDDR2CH2_VREF_CA_OUT_EN_SHIFT			12
#define OMAP5_LPDDR2CH2_VREF_CA_OUT_EN_MASK			(1 << 12)

/* CONTROL_HYST_1 */
#define OMAP5_SDCARD_HYST_SHIFT					31
#define OMAP5_SDCARD_HYST_MASK					(1 << 31)
#define OMAP5_SDCARD_IC_SHIFT					29
#define OMAP5_SDCARD_IC_MASK					(0x3 << 29)

/* USBB_HSIC_CONTROL */
#define OMAP5_USBB1_HSIC_STROBE_OFFMODEWD0VALUE_SHIFT		31
#define OMAP5_USBB1_HSIC_STROBE_OFFMODEWD0VALUE_MASK		(1 << 31)
#define OMAP5_USBB1_HSIC_STROBE_OFFMODEWD1VALUE_SHIFT		30
#define OMAP5_USBB1_HSIC_STROBE_OFFMODEWD1VALUE_MASK		(1 << 30)
#define OMAP5_USBB1_HSIC_DATA_OFFMODEWD0VALUE_SHIFT		29
#define OMAP5_USBB1_HSIC_DATA_OFFMODEWD0VALUE_MASK		(1 << 29)
#define OMAP5_USBB1_HSIC_DATA_OFFMODEWD1VALUE_SHIFT		28
#define OMAP5_USBB1_HSIC_DATA_OFFMODEWD1VALUE_MASK		(1 << 28)
#define OMAP5_USBB2_HSIC_STROBE_OFFMODEWD0VALUE_SHIFT		27
#define OMAP5_USBB2_HSIC_STROBE_OFFMODEWD0VALUE_MASK		(1 << 27)
#define OMAP5_USBB2_HSIC_STROBE_OFFMODEWD1VALUE_SHIFT		26
#define OMAP5_USBB2_HSIC_STROBE_OFFMODEWD1VALUE_MASK		(1 << 26)
#define OMAP5_USBB2_HSIC_DATA_OFFMODEWD0VALUE_SHIFT		25
#define OMAP5_USBB2_HSIC_DATA_OFFMODEWD0VALUE_MASK		(1 << 25)
#define OMAP5_USBB2_HSIC_DATA_OFFMODEWD1VALUE_SHIFT		24
#define OMAP5_USBB2_HSIC_DATA_OFFMODEWD1VALUE_MASK		(1 << 24)
#define OMAP5_USBB3_HSIC_STROBE_OFFMODEWD0VALUE_SHIFT		23
#define OMAP5_USBB3_HSIC_STROBE_OFFMODEWD0VALUE_MASK		(1 << 23)
#define OMAP5_USBB3_HSIC_STROBE_OFFMODEWD1VALUE_SHIFT		22
#define OMAP5_USBB3_HSIC_STROBE_OFFMODEWD1VALUE_MASK		(1 << 22)
#define OMAP5_USBB3_HSIC_DATA_OFFMODEWD0VALUE_SHIFT		21
#define OMAP5_USBB3_HSIC_DATA_OFFMODEWD0VALUE_MASK		(1 << 21)
#define OMAP5_USBB3_HSIC_DATA_OFFMODEWD1VALUE_SHIFT		20
#define OMAP5_USBB3_HSIC_DATA_OFFMODEWD1VALUE_MASK		(1 << 20)

/* CONTROL_C2C */
#define OMAP5_MIRROR_MODE_EN_SHIFT				31
#define OMAP5_MIRROR_MODE_EN_MASK				(1 << 31)
#define OMAP5_C2C_SPARE_SHIFT					24
#define OMAP5_C2C_SPARE_MASK					(0x7f << 24)

/* CORE_CONTROL_SPARE_RW */
#define OMAP5_CORE_CONTROL_SPARE_RW_SHIFT			0
#define OMAP5_CORE_CONTROL_SPARE_RW_MASK			(0xffffffff << 0)

/* CORE_CONTROL_SPARE_R */
#define OMAP5_CORE_CONTROL_SPARE_R_SHIFT			0
#define OMAP5_CORE_CONTROL_SPARE_R_MASK				(0xffffffff << 0)

/* CORE_CONTROL_SPARE_R_C0 */
#define OMAP5_CORE_CONTROL_SPARE_R_C0_SHIFT			31
#define OMAP5_CORE_CONTROL_SPARE_R_C0_MASK			(1 << 31)
#define OMAP5_CORE_CONTROL_SPARE_R_C1_SHIFT			30
#define OMAP5_CORE_CONTROL_SPARE_R_C1_MASK			(1 << 30)
#define OMAP5_CORE_CONTROL_SPARE_R_C2_SHIFT			29
#define OMAP5_CORE_CONTROL_SPARE_R_C2_MASK			(1 << 29)
#define OMAP5_CORE_CONTROL_SPARE_R_C3_SHIFT			28
#define OMAP5_CORE_CONTROL_SPARE_R_C3_MASK			(1 << 28)
#define OMAP5_CORE_CONTROL_SPARE_R_C4_SHIFT			27
#define OMAP5_CORE_CONTROL_SPARE_R_C4_MASK			(1 << 27)
#define OMAP5_CORE_CONTROL_SPARE_R_C5_SHIFT			26
#define OMAP5_CORE_CONTROL_SPARE_R_C5_MASK			(1 << 26)
#define OMAP5_CORE_CONTROL_SPARE_R_C6_SHIFT			25
#define OMAP5_CORE_CONTROL_SPARE_R_C6_MASK			(1 << 25)
#define OMAP5_CORE_CONTROL_SPARE_R_C7_SHIFT			24
#define OMAP5_CORE_CONTROL_SPARE_R_C7_MASK			(1 << 24)

/* SRCOMP_NORTH_SIDE */
#define OMAP5_OVERFLOW_NS_SHIFT					31
#define OMAP5_OVERFLOW_NS_MASK					(1 << 31)
#define OMAP5_OVERRIDE_IO_NS_SHIFT				30
#define OMAP5_OVERRIDE_IO_NS_MASK				(1 << 30)
#define OMAP5_SRCODE_OVERRIDE_NS_SHIFT				22
#define OMAP5_SRCODE_OVERRIDE_NS_MASK				(0xff << 22)
#define OMAP5_CODE_UPDATE_NS_SHIFT				20
#define OMAP5_CODE_UPDATE_NS_MASK				(1 << 20)
#define OMAP5_SRCODE_READ_NS_SHIFT				12
#define OMAP5_SRCODE_READ_NS_MASK				(0xff << 12)
#define OMAP5_DIVIDE_FACTOR_NS_SHIFT				4
#define OMAP5_DIVIDE_FACTOR_NS_MASK				(0x7f << 4)
#define OMAP5_MULTIPLY_FACTOR_NS_SHIFT				1
#define OMAP5_MULTIPLY_FACTOR_NS_MASK				(0x7 << 1)
#define OMAP5_SRCODE_OVERRIDE_SEL_NS_SHIFT			0
#define OMAP5_SRCODE_OVERRIDE_SEL_NS_MASK			(1 << 0)

/* SRCOMP_SOUTH_SIDE */
#define OMAP5_OVERFLOW_SS_SHIFT					31
#define OMAP5_OVERFLOW_SS_MASK					(1 << 31)
#define OMAP5_OVERRIDE_IO_SS_SHIFT				30
#define OMAP5_OVERRIDE_IO_SS_MASK				(1 << 30)
#define OMAP5_SRCODE_OVERRIDE_SS_SHIFT				22
#define OMAP5_SRCODE_OVERRIDE_SS_MASK				(0xff << 22)
#define OMAP5_CODE_UPDATE_SS_SHIFT				20
#define OMAP5_CODE_UPDATE_SS_MASK				(1 << 20)
#define OMAP5_SRCODE_READ_SS_SHIFT				12
#define OMAP5_SRCODE_READ_SS_MASK				(0xff << 12)
#define OMAP5_DIVIDE_FACTOR_SS_SHIFT				4
#define OMAP5_DIVIDE_FACTOR_SS_MASK				(0x7f << 4)
#define OMAP5_MULTIPLY_FACTOR_SS_SHIFT				1
#define OMAP5_MULTIPLY_FACTOR_SS_MASK				(0x7 << 1)
#define OMAP5_SRCODE_OVERRIDE_SEL_SS_SHIFT			0
#define OMAP5_SRCODE_OVERRIDE_SEL_SS_MASK			(1 << 0)

/* SRCOMP_EAST_SIDE */
#define OMAP5_OVERFLOW_ES_SHIFT					31
#define OMAP5_OVERFLOW_ES_MASK					(1 << 31)
#define OMAP5_OVERRIDE_IO_ES_SHIFT				30
#define OMAP5_OVERRIDE_IO_ES_MASK				(1 << 30)
#define OMAP5_SRCODE_OVERRIDE_ES_SHIFT				22
#define OMAP5_SRCODE_OVERRIDE_ES_MASK				(0xff << 22)
#define OMAP5_CODE_UPDATE_ES_SHIFT				20
#define OMAP5_CODE_UPDATE_ES_MASK				(1 << 20)
#define OMAP5_SRCODE_READ_ES_SHIFT				12
#define OMAP5_SRCODE_READ_ES_MASK				(0xff << 12)
#define OMAP5_DIVIDE_FACTOR_ES_SHIFT				4
#define OMAP5_DIVIDE_FACTOR_ES_MASK				(0x7f << 4)
#define OMAP5_MULTIPLY_FACTOR_ES_SHIFT				1
#define OMAP5_MULTIPLY_FACTOR_ES_MASK				(0x7 << 1)
#define OMAP5_SRCODE_OVERRIDE_SEL_ES_SHIFT			0
#define OMAP5_SRCODE_OVERRIDE_SEL_ES_MASK			(1 << 0)

/* SRCOMP_WEST_SIDE */
#define OMAP5_OVERFLOW_WS_SHIFT					31
#define OMAP5_OVERFLOW_WS_MASK					(1 << 31)
#define OMAP5_OVERRIDE_IO_WS_SHIFT				30
#define OMAP5_OVERRIDE_IO_WS_MASK				(1 << 30)
#define OMAP5_SRCODE_OVERRIDE_WS_SHIFT				22
#define OMAP5_SRCODE_OVERRIDE_WS_MASK				(0xff << 22)
#define OMAP5_CODE_UPDATE_WS_SHIFT				20
#define OMAP5_CODE_UPDATE_WS_MASK				(1 << 20)
#define OMAP5_SRCODE_READ_WS_SHIFT				12
#define OMAP5_SRCODE_READ_WS_MASK				(0xff << 12)
#define OMAP5_DIVIDE_FACTOR_WS_SHIFT				4
#define OMAP5_DIVIDE_FACTOR_WS_MASK				(0x7f << 4)
#define OMAP5_MULTIPLY_FACTOR_WS_SHIFT				1
#define OMAP5_MULTIPLY_FACTOR_WS_MASK				(0x7 << 1)
#define OMAP5_SRCODE_OVERRIDE_SEL_WS_SHIFT			0
#define OMAP5_SRCODE_OVERRIDE_SEL_WS_MASK			(1 << 0)

/* SRCOMP_CODE_LATCH */
#define OMAP5_CODE_LATCH_NS_SHIFT				3
#define OMAP5_CODE_LATCH_NS_MASK				(1 << 3)
#define OMAP5_CODE_LATCH_SS_SHIFT				2
#define OMAP5_CODE_LATCH_SS_MASK				(1 << 2)
#define OMAP5_CODE_LATCH_ES_SHIFT				1
#define OMAP5_CODE_LATCH_ES_MASK				(1 << 1)
#define OMAP5_CODE_LATCH_WS_SHIFT				0
#define OMAP5_CODE_LATCH_WS_MASK				(1 << 0)

/* CONTROL_DDRIO_EXT_0 */
#define OMAP5_DDR3CH1_VREF_CA1_CCAP0_SHIFT			31
#define OMAP5_DDR3CH1_VREF_CA1_CCAP0_MASK			(1 << 31)
#define OMAP5_DDR3CH1_VREF_CA1_CCAP1_SHIFT			30
#define OMAP5_DDR3CH1_VREF_CA1_CCAP1_MASK			(1 << 30)
#define OMAP5_DDR3CH1_VREF_CA1_TAP0_SHIFT			29
#define OMAP5_DDR3CH1_VREF_CA1_TAP0_MASK			(1 << 29)
#define OMAP5_DDR3CH1_VREF_CA1_TAP1_SHIFT			28
#define OMAP5_DDR3CH1_VREF_CA1_TAP1_MASK			(1 << 28)
#define OMAP5_DDR3CH1_VREF_CA1_EN_SHIFT				27
#define OMAP5_DDR3CH1_VREF_CA1_EN_MASK				(1 << 27)
#define OMAP5_DDR3CH2_VREF_CA1_CCAP0_SHIFT			25
#define OMAP5_DDR3CH2_VREF_CA1_CCAP0_MASK			(1 << 25)
#define OMAP5_DDR3CH2_VREF_CA1_CCAP1_SHIFT			24
#define OMAP5_DDR3CH2_VREF_CA1_CCAP1_MASK			(1 << 24)
#define OMAP5_DDR3CH2_VREF_CA1_TAP0_SHIFT			23
#define OMAP5_DDR3CH2_VREF_CA1_TAP0_MASK			(1 << 23)
#define OMAP5_DDR3CH2_VREF_CA1_TAP1_SHIFT			22
#define OMAP5_DDR3CH2_VREF_CA1_TAP1_MASK			(1 << 22)
#define OMAP5_DDR3CH2_VREF_CA1_EN_SHIFT				21
#define OMAP5_DDR3CH2_VREF_CA1_EN_MASK				(1 << 21)

#endif
