IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.73        Core1: 30.40        
Core2: 25.86        Core3: 32.12        
Core4: 24.78        Core5: 34.56        
Core6: 24.74        Core7: 22.29        
Core8: 24.43        Core9: 28.06        
Core10: 23.09        Core11: 32.65        
Core12: 22.53        Core13: 32.38        
Core14: 24.69        Core15: 39.41        
Core16: 25.27        Core17: 47.01        
Core18: 23.12        Core19: 37.68        
Core20: 24.35        Core21: 26.88        
Core22: 26.51        Core23: 25.85        
Core24: 26.31        Core25: 24.39        
Core26: 27.84        Core27: 46.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.08
Socket1: 32.58
DDR read Latency(ns)
Socket0: 47736.18
Socket1: 205.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.22        Core1: 32.78        
Core2: 26.44        Core3: 33.05        
Core4: 24.92        Core5: 30.67        
Core6: 26.05        Core7: 23.93        
Core8: 26.23        Core9: 28.77        
Core10: 24.35        Core11: 32.30        
Core12: 23.23        Core13: 32.83        
Core14: 22.91        Core15: 44.22        
Core16: 24.45        Core17: 47.96        
Core18: 22.79        Core19: 37.78        
Core20: 24.91        Core21: 26.99        
Core22: 25.89        Core23: 27.07        
Core24: 26.11        Core25: 24.25        
Core26: 28.28        Core27: 47.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.01
Socket1: 33.17
DDR read Latency(ns)
Socket0: 48047.98
Socket1: 205.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.08        Core1: 33.12        
Core2: 27.84        Core3: 29.35        
Core4: 26.18        Core5: 25.96        
Core6: 25.76        Core7: 21.27        
Core8: 25.64        Core9: 28.60        
Core10: 23.73        Core11: 34.45        
Core12: 22.09        Core13: 29.51        
Core14: 14.60        Core15: 35.65        
Core16: 19.83        Core17: 45.13        
Core18: 19.53        Core19: 36.60        
Core20: 19.88        Core21: 25.60        
Core22: 25.32        Core23: 23.80        
Core24: 26.11        Core25: 23.12        
Core26: 26.77        Core27: 33.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.61
Socket1: 29.66
DDR read Latency(ns)
Socket0: 46285.05
Socket1: 228.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.34        Core1: 28.12        
Core2: 26.43        Core3: 35.33        
Core4: 24.95        Core5: 28.01        
Core6: 25.68        Core7: 22.18        
Core8: 24.19        Core9: 26.59        
Core10: 23.06        Core11: 33.83        
Core12: 24.07        Core13: 40.69        
Core14: 22.27        Core15: 42.32        
Core16: 24.49        Core17: 45.65        
Core18: 24.11        Core19: 36.70        
Core20: 25.56        Core21: 24.05        
Core22: 25.74        Core23: 25.29        
Core24: 25.60        Core25: 23.06        
Core26: 26.27        Core27: 21.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.73
Socket1: 30.09
DDR read Latency(ns)
Socket0: 47472.44
Socket1: 225.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.04        Core1: 35.13        
Core2: 27.91        Core3: 34.06        
Core4: 25.57        Core5: 36.92        
Core6: 26.29        Core7: 24.45        
Core8: 25.78        Core9: 29.44        
Core10: 24.18        Core11: 34.79        
Core12: 25.79        Core13: 34.81        
Core14: 22.94        Core15: 45.32        
Core16: 24.52        Core17: 49.07        
Core18: 23.28        Core19: 38.48        
Core20: 25.98        Core21: 28.92        
Core22: 25.56        Core23: 27.67        
Core24: 26.53        Core25: 24.68        
Core26: 29.45        Core27: 48.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.04
Socket1: 35.05
DDR read Latency(ns)
Socket0: 49157.04
Socket1: 195.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.80        Core1: 32.91        
Core2: 26.19        Core3: 31.66        
Core4: 25.97        Core5: 33.04        
Core6: 24.78        Core7: 23.41        
Core8: 25.27        Core9: 28.48        
Core10: 23.25        Core11: 31.90        
Core12: 23.26        Core13: 46.56        
Core14: 23.49        Core15: 46.42        
Core16: 24.12        Core17: 47.94        
Core18: 23.55        Core19: 38.22        
Core20: 24.61        Core21: 26.83        
Core22: 23.79        Core23: 24.69        
Core24: 26.06        Core25: 24.73        
Core26: 25.69        Core27: 47.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.37
Socket1: 33.80
DDR read Latency(ns)
Socket0: 47655.28
Socket1: 204.46
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.76        Core1: 27.59        
Core2: 25.42        Core3: 27.45        
Core4: 26.08        Core5: 29.87        
Core6: 26.34        Core7: 24.38        
Core8: 24.81        Core9: 23.07        
Core10: 23.60        Core11: 36.43        
Core12: 23.48        Core13: 24.54        
Core14: 24.77        Core15: 21.38        
Core16: 26.15        Core17: 31.89        
Core18: 24.95        Core19: 25.18        
Core20: 26.63        Core21: 25.81        
Core22: 25.88        Core23: 18.25        
Core24: 25.88        Core25: 24.21        
Core26: 25.04        Core27: 20.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.74
Socket1: 26.02
DDR read Latency(ns)
Socket0: 48400.03
Socket1: 240.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.91        Core1: 26.89        
Core2: 25.73        Core3: 28.49        
Core4: 26.00        Core5: 30.50        
Core6: 25.94        Core7: 24.61        
Core8: 24.55        Core9: 21.91        
Core10: 23.63        Core11: 36.26        
Core12: 23.42        Core13: 26.01        
Core14: 23.15        Core15: 29.17        
Core16: 24.03        Core17: 32.43        
Core18: 24.60        Core19: 23.40        
Core20: 26.03        Core21: 26.34        
Core22: 26.03        Core23: 20.82        
Core24: 26.71        Core25: 24.14        
Core26: 25.17        Core27: 11.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.33
Socket1: 26.06
DDR read Latency(ns)
Socket0: 49115.88
Socket1: 240.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.95        Core1: 29.74        
Core2: 26.05        Core3: 29.85        
Core4: 25.08        Core5: 31.54        
Core6: 27.23        Core7: 24.85        
Core8: 24.06        Core9: 24.94        
Core10: 23.25        Core11: 38.14        
Core12: 23.80        Core13: 27.07        
Core14: 23.06        Core15: 32.83        
Core16: 23.41        Core17: 33.92        
Core18: 23.41        Core19: 25.72        
Core20: 13.66        Core21: 28.02        
Core22: 19.33        Core23: 19.71        
Core24: 19.88        Core25: 25.19        
Core26: 21.31        Core27: 26.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.43
Socket1: 28.52
DDR read Latency(ns)
Socket0: 48608.08
Socket1: 223.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.59        Core1: 29.75        
Core2: 25.17        Core3: 30.84        
Core4: 26.17        Core5: 33.33        
Core6: 26.79        Core7: 25.44        
Core8: 24.16        Core9: 31.47        
Core10: 22.80        Core11: 39.47        
Core12: 22.85        Core13: 28.68        
Core14: 23.48        Core15: 33.41        
Core16: 22.09        Core17: 35.56        
Core18: 24.50        Core19: 26.17        
Core20: 24.49        Core21: 28.40        
Core22: 24.96        Core23: 20.22        
Core24: 25.35        Core25: 25.97        
Core26: 25.05        Core27: 46.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.77
Socket1: 30.61
DDR read Latency(ns)
Socket0: 48241.44
Socket1: 213.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.82        Core1: 29.24        
Core2: 25.02        Core3: 30.71        
Core4: 25.22        Core5: 32.87        
Core6: 26.56        Core7: 25.91        
Core8: 24.02        Core9: 31.82        
Core10: 22.95        Core11: 39.82        
Core12: 23.02        Core13: 27.18        
Core14: 22.71        Core15: 31.03        
Core16: 25.15        Core17: 33.96        
Core18: 23.69        Core19: 26.80        
Core20: 25.97        Core21: 28.53        
Core22: 25.42        Core23: 19.65        
Core24: 24.79        Core25: 25.60        
Core26: 25.81        Core27: 46.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.80
Socket1: 30.27
DDR read Latency(ns)
Socket0: 48315.13
Socket1: 212.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.48        Core1: 30.12        
Core2: 24.43        Core3: 30.74        
Core4: 24.35        Core5: 33.12        
Core6: 23.94        Core7: 25.46        
Core8: 24.40        Core9: 32.70        
Core10: 22.85        Core11: 38.59        
Core12: 22.96        Core13: 28.56        
Core14: 22.76        Core15: 30.51        
Core16: 23.20        Core17: 35.33        
Core18: 23.91        Core19: 26.79        
Core20: 24.88        Core21: 28.53        
Core22: 24.84        Core23: 19.88        
Core24: 24.43        Core25: 25.66        
Core26: 24.67        Core27: 46.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.44
Socket1: 30.40
DDR read Latency(ns)
Socket0: 48984.65
Socket1: 212.84
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.59        Core1: 34.99        
Core2: 24.40        Core3: 31.74        
Core4: 24.15        Core5: 29.35        
Core6: 24.45        Core7: 21.92        
Core8: 23.86        Core9: 27.93        
Core10: 25.29        Core11: 43.99        
Core12: 24.09        Core13: 44.73        
Core14: 26.07        Core15: 25.36        
Core16: 22.78        Core17: 41.87        
Core18: 24.51        Core19: 22.26        
Core20: 25.40        Core21: 25.81        
Core22: 25.41        Core23: 20.26        
Core24: 24.92        Core25: 30.27        
Core26: 24.64        Core27: 40.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.65
Socket1: 30.92
DDR read Latency(ns)
Socket0: 41827.76
Socket1: 210.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.97        Core1: 34.92        
Core2: 24.08        Core3: 33.18        
Core4: 24.01        Core5: 26.77        
Core6: 23.93        Core7: 22.47        
Core8: 24.38        Core9: 31.24        
Core10: 24.90        Core11: 44.92        
Core12: 24.86        Core13: 43.14        
Core14: 25.38        Core15: 27.44        
Core16: 24.39        Core17: 46.83        
Core18: 24.33        Core19: 22.24        
Core20: 25.26        Core21: 25.68        
Core22: 25.20        Core23: 18.75        
Core24: 26.56        Core25: 30.67        
Core26: 25.60        Core27: 45.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.47
Socket1: 31.20
DDR read Latency(ns)
Socket0: 40898.37
Socket1: 210.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.02        Core1: 31.98        
Core2: 24.15        Core3: 32.09        
Core4: 24.57        Core5: 28.93        
Core6: 24.31        Core7: 21.51        
Core8: 25.43        Core9: 30.06        
Core10: 24.83        Core11: 38.20        
Core12: 25.19        Core13: 42.60        
Core14: 25.61        Core15: 20.83        
Core16: 24.38        Core17: 45.58        
Core18: 20.51        Core19: 22.74        
Core20: 20.02        Core21: 24.92        
Core22: 20.28        Core23: 18.55        
Core24: 20.33        Core25: 30.12        
Core26: 17.59        Core27: 44.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.96
Socket1: 29.92
DDR read Latency(ns)
Socket0: 39811.13
Socket1: 218.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.63        Core1: 36.03        
Core2: 25.75        Core3: 34.84        
Core4: 27.81        Core5: 28.17        
Core6: 26.01        Core7: 22.21        
Core8: 24.96        Core9: 31.52        
Core10: 25.57        Core11: 44.84        
Core12: 25.36        Core13: 43.27        
Core14: 25.66        Core15: 28.26        
Core16: 23.80        Core17: 46.39        
Core18: 24.42        Core19: 22.54        
Core20: 25.16        Core21: 24.90        
Core22: 25.13        Core23: 18.55        
Core24: 24.49        Core25: 31.75        
Core26: 25.27        Core27: 45.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.88
Socket1: 31.57
DDR read Latency(ns)
Socket0: 40709.53
Socket1: 208.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.97        Core1: 27.91        
Core2: 23.50        Core3: 31.83        
Core4: 23.37        Core5: 27.01        
Core6: 24.28        Core7: 20.50        
Core8: 24.60        Core9: 28.32        
Core10: 26.23        Core11: 42.88        
Core12: 25.33        Core13: 42.13        
Core14: 26.14        Core15: 28.24        
Core16: 23.35        Core17: 43.49        
Core18: 23.82        Core19: 23.05        
Core20: 23.93        Core21: 24.11        
Core22: 24.13        Core23: 18.89        
Core24: 24.14        Core25: 30.40        
Core26: 24.88        Core27: 42.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.03
Socket1: 29.61
DDR read Latency(ns)
Socket0: 40752.63
Socket1: 222.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.20        Core1: 26.53        
Core2: 23.93        Core3: 31.56        
Core4: 25.58        Core5: 28.49        
Core6: 25.21        Core7: 19.57        
Core8: 24.47        Core9: 26.32        
Core10: 24.96        Core11: 25.77        
Core12: 24.09        Core13: 41.24        
Core14: 27.41        Core15: 18.13        
Core16: 25.20        Core17: 38.81        
Core18: 24.96        Core19: 21.76        
Core20: 25.00        Core21: 23.32        
Core22: 24.74        Core23: 17.50        
Core24: 24.74        Core25: 29.57        
Core26: 24.45        Core27: 39.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.93
Socket1: 26.96
DDR read Latency(ns)
Socket0: 41817.18
Socket1: 241.26
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.82        Core1: 30.46        
Core2: 27.17        Core3: 35.72        
Core4: 26.09        Core5: 39.04        
Core6: 26.89        Core7: 23.78        
Core8: 27.08        Core9: 25.59        
Core10: 25.41        Core11: 32.74        
Core12: 24.93        Core13: 47.81        
Core14: 25.33        Core15: 45.27        
Core16: 25.72        Core17: 18.61        
Core18: 26.87        Core19: 24.41        
Core20: 26.15        Core21: 28.53        
Core22: 25.65        Core23: 27.83        
Core24: 25.73        Core25: 25.70        
Core26: 25.80        Core27: 45.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.51
Socket1: 31.92
DDR read Latency(ns)
Socket0: 44126.56
Socket1: 204.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.84        Core1: 30.80        
Core2: 26.98        Core3: 35.88        
Core4: 27.29        Core5: 38.15        
Core6: 28.87        Core7: 24.03        
Core8: 26.39        Core9: 25.55        
Core10: 28.19        Core11: 32.69        
Core12: 27.65        Core13: 49.79        
Core14: 26.83        Core15: 46.80        
Core16: 26.68        Core17: 18.40        
Core18: 26.62        Core19: 25.06        
Core20: 25.84        Core21: 27.66        
Core22: 26.21        Core23: 27.70        
Core24: 24.70        Core25: 26.15        
Core26: 24.77        Core27: 45.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.50
Socket1: 32.08
DDR read Latency(ns)
Socket0: 44732.29
Socket1: 202.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.24        Core1: 28.63        
Core2: 27.51        Core3: 35.77        
Core4: 20.08        Core5: 38.41        
Core6: 14.41        Core7: 24.31        
Core8: 19.54        Core9: 25.09        
Core10: 17.52        Core11: 35.84        
Core12: 26.69        Core13: 49.89        
Core14: 26.48        Core15: 46.67        
Core16: 24.01        Core17: 17.64        
Core18: 26.36        Core19: 24.36        
Core20: 25.74        Core21: 28.29        
Core22: 24.78        Core23: 28.29        
Core24: 26.08        Core25: 25.75        
Core26: 24.22        Core27: 45.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.53
Socket1: 31.90
DDR read Latency(ns)
Socket0: 43672.48
Socket1: 203.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.69        Core1: 29.74        
Core2: 26.82        Core3: 36.01        
Core4: 26.45        Core5: 38.88        
Core6: 24.65        Core7: 23.69        
Core8: 25.86        Core9: 25.55        
Core10: 25.83        Core11: 37.52        
Core12: 24.83        Core13: 50.10        
Core14: 26.83        Core15: 46.86        
Core16: 25.97        Core17: 17.59        
Core18: 26.23        Core19: 24.63        
Core20: 25.11        Core21: 28.19        
Core22: 25.38        Core23: 28.75        
Core24: 25.10        Core25: 26.09        
Core26: 25.12        Core27: 45.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.94
Socket1: 32.23
DDR read Latency(ns)
Socket0: 44594.87
Socket1: 201.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.52        Core1: 32.87        
Core2: 27.61        Core3: 36.23        
Core4: 27.37        Core5: 37.81        
Core6: 26.56        Core7: 24.93        
Core8: 26.33        Core9: 25.48        
Core10: 25.56        Core11: 38.21        
Core12: 25.48        Core13: 50.14        
Core14: 25.26        Core15: 46.38        
Core16: 26.36        Core17: 21.63        
Core18: 26.80        Core19: 24.96        
Core20: 25.93        Core21: 27.71        
Core22: 25.62        Core23: 27.85        
Core24: 26.04        Core25: 27.00        
Core26: 24.93        Core27: 46.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.37
Socket1: 32.95
DDR read Latency(ns)
Socket0: 44702.41
Socket1: 199.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.18        Core1: 30.92        
Core2: 25.57        Core3: 36.07        
Core4: 27.29        Core5: 38.86        
Core6: 25.76        Core7: 23.70        
Core8: 24.75        Core9: 25.26        
Core10: 25.57        Core11: 34.00        
Core12: 23.39        Core13: 50.17        
Core14: 23.75        Core15: 46.87        
Core16: 24.49        Core17: 17.96        
Core18: 25.81        Core19: 24.27        
Core20: 26.45        Core21: 28.13        
Core22: 24.41        Core23: 28.53        
Core24: 26.19        Core25: 26.66        
Core26: 23.92        Core27: 45.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.10
Socket1: 32.24
DDR read Latency(ns)
Socket0: 44432.10
Socket1: 201.85
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.07        Core1: 34.35        
Core2: 25.06        Core3: 26.21        
Core4: 24.60        Core5: 24.56        
Core6: 25.47        Core7: 26.06        
Core8: 26.24        Core9: 23.89        
Core10: 25.08        Core11: 28.13        
Core12: 25.27        Core13: 25.74        
Core14: 25.46        Core15: 39.81        
Core16: 26.23        Core17: 34.52        
Core18: 26.82        Core19: 21.54        
Core20: 26.00        Core21: 28.28        
Core22: 26.84        Core23: 23.66        
Core24: 26.94        Core25: 25.54        
Core26: 27.55        Core27: 35.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.95
Socket1: 28.40
DDR read Latency(ns)
Socket0: 49674.36
Socket1: 219.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.84        Core1: 36.93        
Core2: 25.37        Core3: 26.24        
Core4: 26.05        Core5: 23.98        
Core6: 25.50        Core7: 27.44        
Core8: 26.17        Core9: 26.25        
Core10: 25.45        Core11: 27.90        
Core12: 26.48        Core13: 25.38        
Core14: 25.31        Core15: 44.40        
Core16: 25.24        Core17: 27.87        
Core18: 27.69        Core19: 21.81        
Core20: 26.60        Core21: 29.29        
Core22: 27.11        Core23: 23.23        
Core24: 26.87        Core25: 24.75        
Core26: 25.57        Core27: 40.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.97
Socket1: 29.08
DDR read Latency(ns)
Socket0: 50612.72
Socket1: 215.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.11        Core1: 37.98        
Core2: 25.17        Core3: 26.93        
Core4: 25.48        Core5: 24.67        
Core6: 13.99        Core7: 26.83        
Core8: 17.29        Core9: 26.91        
Core10: 24.95        Core11: 34.85        
Core12: 16.89        Core13: 25.94        
Core14: 24.94        Core15: 44.26        
Core16: 25.45        Core17: 27.70        
Core18: 25.31        Core19: 22.56        
Core20: 26.33        Core21: 29.70        
Core22: 25.57        Core23: 23.66        
Core24: 26.24        Core25: 25.48        
Core26: 26.15        Core27: 41.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.33
Socket1: 30.03
DDR read Latency(ns)
Socket0: 49865.56
Socket1: 210.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.20        Core1: 32.01        
Core2: 25.29        Core3: 24.45        
Core4: 26.26        Core5: 20.03        
Core6: 24.63        Core7: 25.30        
Core8: 25.00        Core9: 23.04        
Core10: 24.70        Core11: 28.89        
Core12: 26.26        Core13: 24.23        
Core14: 25.16        Core15: 38.86        
Core16: 25.87        Core17: 21.52        
Core18: 25.63        Core19: 21.49        
Core20: 26.18        Core21: 27.04        
Core22: 26.62        Core23: 21.88        
Core24: 26.29        Core25: 24.33        
Core26: 25.50        Core27: 33.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.82
Socket1: 26.27
DDR read Latency(ns)
Socket0: 49880.25
Socket1: 241.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.60        Core1: 32.99        
Core2: 26.08        Core3: 24.42        
Core4: 25.53        Core5: 20.59        
Core6: 24.71        Core7: 25.44        
Core8: 26.56        Core9: 22.82        
Core10: 24.23        Core11: 25.37        
Core12: 26.49        Core13: 24.04        
Core14: 25.07        Core15: 36.38        
Core16: 26.56        Core17: 26.05        
Core18: 26.32        Core19: 20.67        
Core20: 25.66        Core21: 27.01        
Core22: 26.26        Core23: 23.40        
Core24: 26.76        Core25: 24.12        
Core26: 26.43        Core27: 34.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.23
Socket1: 26.44
DDR read Latency(ns)
Socket0: 50077.82
Socket1: 241.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.42        Core1: 33.65        
Core2: 25.12        Core3: 25.44        
Core4: 24.47        Core5: 22.43        
Core6: 24.19        Core7: 25.41        
Core8: 25.42        Core9: 24.48        
Core10: 24.63        Core11: 29.34        
Core12: 23.74        Core13: 24.88        
Core14: 24.98        Core15: 42.41        
Core16: 25.10        Core17: 27.22        
Core18: 25.42        Core19: 21.68        
Core20: 25.86        Core21: 27.12        
Core22: 26.29        Core23: 23.25        
Core24: 25.19        Core25: 24.44        
Core26: 25.42        Core27: 35.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.66
Socket1: 27.72
DDR read Latency(ns)
Socket0: 49726.59
Socket1: 229.39
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.23        Core1: 34.34        
Core2: 26.53        Core3: 35.53        
Core4: 25.95        Core5: 25.77        
Core6: 23.94        Core7: 24.52        
Core8: 24.62        Core9: 28.78        
Core10: 23.17        Core11: 38.03        
Core12: 24.17        Core13: 44.31        
Core14: 25.13        Core15: 39.58        
Core16: 24.70        Core17: 21.40        
Core18: 24.34        Core19: 19.60        
Core20: 25.83        Core21: 25.42        
Core22: 26.78        Core23: 25.77        
Core24: 26.57        Core25: 25.71        
Core26: 26.32        Core27: 39.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.15
Socket1: 29.88
DDR read Latency(ns)
Socket0: 46753.16
Socket1: 211.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.89        Core1: 33.63        
Core2: 26.62        Core3: 35.05        
Core4: 27.00        Core5: 24.62        
Core6: 24.78        Core7: 22.95        
Core8: 25.75        Core9: 28.13        
Core10: 25.97        Core11: 36.85        
Core12: 25.02        Core13: 43.50        
Core14: 23.80        Core15: 34.20        
Core16: 23.66        Core17: 10.72        
Core18: 25.09        Core19: 17.69        
Core20: 27.33        Core21: 24.10        
Core22: 26.12        Core23: 25.13        
Core24: 27.17        Core25: 25.11        
Core26: 26.40        Core27: 39.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.77
Socket1: 27.84
DDR read Latency(ns)
Socket0: 47632.18
Socket1: 220.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.42        Core1: 34.59        
Core2: 27.92        Core3: 36.50        
Core4: 24.40        Core5: 25.22        
Core6: 13.86        Core7: 23.91        
Core8: 25.24        Core9: 29.43        
Core10: 21.00        Core11: 37.86        
Core12: 20.55        Core13: 44.75        
Core14: 25.81        Core15: 39.29        
Core16: 24.58        Core17: 11.06        
Core18: 24.25        Core19: 20.57        
Core20: 27.63        Core21: 24.68        
Core22: 25.24        Core23: 25.34        
Core24: 25.89        Core25: 25.81        
Core26: 24.51        Core27: 40.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.07
Socket1: 29.19
DDR read Latency(ns)
Socket0: 47392.06
Socket1: 216.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.51        Core1: 35.60        
Core2: 26.16        Core3: 35.23        
Core4: 25.66        Core5: 27.44        
Core6: 24.53        Core7: 24.83        
Core8: 24.60        Core9: 30.54        
Core10: 24.23        Core11: 37.64        
Core12: 22.95        Core13: 43.72        
Core14: 23.40        Core15: 37.19        
Core16: 24.18        Core17: 44.57        
Core18: 22.92        Core19: 22.35        
Core20: 26.28        Core21: 26.11        
Core22: 25.65        Core23: 27.42        
Core24: 25.89        Core25: 26.37        
Core26: 26.89        Core27: 38.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.90
Socket1: 31.88
DDR read Latency(ns)
Socket0: 43111.88
Socket1: 202.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.13        Core1: 33.50        
Core2: 25.80        Core3: 26.28        
Core4: 28.85        Core5: 25.52        
Core6: 23.84        Core7: 23.59        
Core8: 24.52        Core9: 29.72        
Core10: 23.77        Core11: 37.28        
Core12: 23.32        Core13: 41.15        
Core14: 23.08        Core15: 30.45        
Core16: 22.55        Core17: 45.94        
Core18: 24.29        Core19: 18.35        
Core20: 26.23        Core21: 24.93        
Core22: 24.96        Core23: 26.55        
Core24: 26.67        Core25: 25.46        
Core26: 27.80        Core27: 31.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.63
Socket1: 28.84
DDR read Latency(ns)
Socket0: 42561.18
Socket1: 215.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.77        Core1: 36.11        
Core2: 24.93        Core3: 34.42        
Core4: 24.55        Core5: 25.91        
Core6: 23.43        Core7: 25.09        
Core8: 25.08        Core9: 30.04        
Core10: 23.31        Core11: 38.31        
Core12: 22.25        Core13: 43.89        
Core14: 22.74        Core15: 41.29        
Core16: 22.10        Core17: 40.88        
Core18: 22.62        Core19: 22.49        
Core20: 24.58        Core21: 25.75        
Core22: 24.03        Core23: 27.30        
Core24: 24.54        Core25: 26.69        
Core26: 23.05        Core27: 38.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.52
Socket1: 31.84
DDR read Latency(ns)
Socket0: 43612.96
Socket1: 201.18
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.12        Core1: 34.55        
Core2: 26.26        Core3: 33.19        
Core4: 24.99        Core5: 32.11        
Core6: 24.37        Core7: 20.91        
Core8: 25.01        Core9: 30.65        
Core10: 24.24        Core11: 42.27        
Core12: 24.18        Core13: 45.37        
Core14: 22.59        Core15: 38.35        
Core16: 23.69        Core17: 29.62        
Core18: 23.73        Core19: 18.36        
Core20: 24.80        Core21: 28.05        
Core22: 23.97        Core23: 32.77        
Core24: 26.19        Core25: 23.20        
Core26: 25.14        Core27: 28.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.70
Socket1: 30.65
DDR read Latency(ns)
Socket0: 45672.92
Socket1: 209.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.54        Core1: 26.75        
Core2: 25.32        Core3: 31.49        
Core4: 23.74        Core5: 31.74        
Core6: 24.83        Core7: 18.81        
Core8: 24.47        Core9: 28.12        
Core10: 23.62        Core11: 39.72        
Core12: 23.70        Core13: 43.57        
Core14: 23.53        Core15: 43.70        
Core16: 22.56        Core17: 28.57        
Core18: 23.60        Core19: 17.69        
Core20: 24.03        Core21: 26.69        
Core22: 25.06        Core23: 31.19        
Core24: 25.53        Core25: 22.30        
Core26: 25.49        Core27: 29.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.29
Socket1: 29.03
DDR read Latency(ns)
Socket0: 46089.02
Socket1: 221.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.65        Core1: 28.06        
Core2: 27.00        Core3: 30.75        
Core4: 25.74        Core5: 30.60        
Core6: 25.31        Core7: 19.11        
Core8: 24.49        Core9: 28.36        
Core10: 23.21        Core11: 36.30        
Core12: 23.93        Core13: 42.37        
Core14: 23.49        Core15: 42.13        
Core16: 23.58        Core17: 28.00        
Core18: 25.33        Core19: 17.41        
Core20: 24.84        Core21: 26.23        
Core22: 21.24        Core23: 30.81        
Core24: 15.49        Core25: 21.85        
Core26: 22.41        Core27: 22.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.27
Socket1: 28.10
DDR read Latency(ns)
Socket0: 44690.37
Socket1: 227.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.99        Core1: 33.61        
Core2: 27.16        Core3: 31.63        
Core4: 27.08        Core5: 31.97        
Core6: 27.27        Core7: 20.95        
Core8: 24.82        Core9: 29.15        
Core10: 24.15        Core11: 42.18        
Core12: 23.61        Core13: 44.02        
Core14: 23.53        Core15: 44.79        
Core16: 24.75        Core17: 24.30        
Core18: 24.08        Core19: 17.53        
Core20: 25.09        Core21: 26.87        
Core22: 25.71        Core23: 32.63        
Core24: 25.48        Core25: 23.45        
Core26: 26.21        Core27: 27.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.44
Socket1: 30.13
DDR read Latency(ns)
Socket0: 46810.21
Socket1: 214.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.11        Core1: 35.81        
Core2: 25.86        Core3: 33.50        
Core4: 26.54        Core5: 31.81        
Core6: 26.88        Core7: 21.77        
Core8: 25.95        Core9: 29.70        
Core10: 29.44        Core11: 42.20        
Core12: 23.48        Core13: 45.34        
Core14: 23.72        Core15: 45.58        
Core16: 24.52        Core17: 33.20        
Core18: 23.81        Core19: 18.07        
Core20: 24.18        Core21: 27.21        
Core22: 24.36        Core23: 33.00        
Core24: 24.49        Core25: 22.02        
Core26: 25.86        Core27: 18.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.72
Socket1: 30.50
DDR read Latency(ns)
Socket0: 45171.20
Socket1: 208.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.52        Core1: 32.42        
Core2: 26.46        Core3: 32.04        
Core4: 25.40        Core5: 31.58        
Core6: 25.09        Core7: 20.47        
Core8: 27.56        Core9: 28.99        
Core10: 25.57        Core11: 39.84        
Core12: 23.69        Core13: 44.18        
Core14: 23.26        Core15: 43.34        
Core16: 23.09        Core17: 28.64        
Core18: 23.71        Core19: 17.27        
Core20: 24.44        Core21: 27.85        
Core22: 25.15        Core23: 32.03        
Core24: 25.73        Core25: 19.55        
Core26: 24.31        Core27: 16.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.23
Socket1: 28.84
DDR read Latency(ns)
Socket0: 45117.05
Socket1: 218.85
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.03        Core1: 33.07        
Core2: 26.04        Core3: 33.70        
Core4: 27.46        Core5: 34.30        
Core6: 26.10        Core7: 23.90        
Core8: 24.94        Core9: 33.45        
Core10: 26.72        Core11: 45.62        
Core12: 24.58        Core13: 22.12        
Core14: 26.02        Core15: 40.51        
Core16: 26.02        Core17: 14.47        
Core18: 25.24        Core19: 21.94        
Core20: 27.08        Core21: 22.86        
Core22: 25.72        Core23: 22.73        
Core24: 25.43        Core25: 24.61        
Core26: 26.93        Core27: 26.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.72
Socket1: 28.24
DDR read Latency(ns)
Socket0: 48110.68
Socket1: 221.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.47        Core1: 34.60        
Core2: 26.03        Core3: 36.11        
Core4: 24.47        Core5: 35.51        
Core6: 26.12        Core7: 26.18        
Core8: 28.41        Core9: 33.95        
Core10: 30.30        Core11: 46.99        
Core12: 26.75        Core13: 27.32        
Core14: 25.59        Core15: 45.37        
Core16: 25.21        Core17: 42.83        
Core18: 25.96        Core19: 24.09        
Core20: 25.31        Core21: 22.86        
Core22: 25.15        Core23: 23.37        
Core24: 24.72        Core25: 26.83        
Core26: 25.54        Core27: 29.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.61
Socket1: 31.96
DDR read Latency(ns)
Socket0: 47603.22
Socket1: 207.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.07        Core1: 34.51        
Core2: 18.32        Core3: 34.73        
Core4: 19.82        Core5: 33.70        
Core6: 26.24        Core7: 25.72        
Core8: 26.25        Core9: 33.42        
Core10: 27.01        Core11: 44.10        
Core12: 25.50        Core13: 27.85        
Core14: 24.47        Core15: 42.40        
Core16: 25.12        Core17: 45.73        
Core18: 25.09        Core19: 23.73        
Core20: 26.80        Core21: 24.32        
Core22: 24.72        Core23: 23.51        
Core24: 25.16        Core25: 26.11        
Core26: 23.85        Core27: 26.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.55
Socket1: 31.26
DDR read Latency(ns)
Socket0: 46689.71
Socket1: 210.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.96        Core1: 37.07        
Core2: 25.42        Core3: 37.59        
Core4: 25.93        Core5: 37.81        
Core6: 25.41        Core7: 27.00        
Core8: 25.88        Core9: 35.52        
Core10: 26.67        Core11: 47.44        
Core12: 24.09        Core13: 38.19        
Core14: 25.35        Core15: 44.85        
Core16: 24.97        Core17: 46.01        
Core18: 26.80        Core19: 23.38        
Core20: 26.63        Core21: 25.01        
Core22: 24.57        Core23: 24.10        
Core24: 24.99        Core25: 26.86        
Core26: 24.76        Core27: 32.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.22
Socket1: 33.87
DDR read Latency(ns)
Socket0: 48154.09
Socket1: 196.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.20        Core1: 36.78        
Core2: 25.19        Core3: 37.79        
Core4: 26.03        Core5: 37.77        
Core6: 26.99        Core7: 26.37        
Core8: 26.17        Core9: 35.42        
Core10: 26.82        Core11: 48.14        
Core12: 24.81        Core13: 37.89        
Core14: 25.73        Core15: 45.04        
Core16: 26.85        Core17: 37.56        
Core18: 26.89        Core19: 24.05        
Core20: 26.38        Core21: 23.53        
Core22: 24.46        Core23: 23.67        
Core24: 24.51        Core25: 27.62        
Core26: 25.93        Core27: 31.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.08
Socket1: 33.31
DDR read Latency(ns)
Socket0: 47770.73
Socket1: 199.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.80        Core1: 37.43        
Core2: 25.04        Core3: 38.36        
Core4: 24.70        Core5: 38.24        
Core6: 25.85        Core7: 26.81        
Core8: 25.59        Core9: 35.98        
Core10: 27.30        Core11: 48.78        
Core12: 26.06        Core13: 39.97        
Core14: 25.71        Core15: 47.11        
Core16: 27.13        Core17: 47.51        
Core18: 25.28        Core19: 23.59        
Core20: 25.63        Core21: 23.61        
Core22: 24.64        Core23: 24.31        
Core24: 24.10        Core25: 28.28        
Core26: 26.63        Core27: 33.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.91
Socket1: 34.48
DDR read Latency(ns)
Socket0: 46889.88
Socket1: 194.27
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.41        Core1: 35.73        
Core2: 26.17        Core3: 30.81        
Core4: 26.69        Core5: 35.97        
Core6: 26.25        Core7: 25.15        
Core8: 26.19        Core9: 30.53        
Core10: 25.78        Core11: 46.42        
Core12: 25.54        Core13: 24.78        
Core14: 25.26        Core15: 43.25        
Core16: 25.91        Core17: 20.92        
Core18: 25.06        Core19: 21.72        
Core20: 27.21        Core21: 26.23        
Core22: 26.89        Core23: 24.90        
Core24: 28.11        Core25: 26.24        
Core26: 28.21        Core27: 33.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.41
Socket1: 30.23
DDR read Latency(ns)
Socket0: 48500.51
Socket1: 211.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.29        Core1: 34.98        
Core2: 25.64        Core3: 34.60        
Core4: 25.54        Core5: 36.31        
Core6: 25.81        Core7: 25.89        
Core8: 27.51        Core9: 31.57        
Core10: 24.83        Core11: 47.55        
Core12: 25.81        Core13: 32.63        
Core14: 26.52        Core15: 44.57        
Core16: 25.85        Core17: 26.25        
Core18: 27.80        Core19: 21.31        
Core20: 26.88        Core21: 26.97        
Core22: 28.93        Core23: 25.36        
Core24: 28.37        Core25: 27.29        
Core26: 26.96        Core27: 40.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.42
Socket1: 32.08
DDR read Latency(ns)
Socket0: 50581.94
Socket1: 203.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.90        Core1: 36.23        
Core2: 22.27        Core3: 30.51        
Core4: 21.26        Core5: 36.37        
Core6: 17.09        Core7: 25.83        
Core8: 22.75        Core9: 31.03        
Core10: 27.03        Core11: 46.78        
Core12: 25.28        Core13: 27.44        
Core14: 27.69        Core15: 42.61        
Core16: 25.94        Core17: 25.53        
Core18: 27.30        Core19: 21.48        
Core20: 26.24        Core21: 26.73        
Core22: 25.85        Core23: 25.84        
Core24: 27.42        Core25: 27.37        
Core26: 27.54        Core27: 35.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.09
Socket1: 31.09
DDR read Latency(ns)
Socket0: 49276.28
Socket1: 210.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.59        Core1: 35.24        
Core2: 25.77        Core3: 31.56        
Core4: 26.01        Core5: 32.68        
Core6: 27.70        Core7: 24.68        
Core8: 26.67        Core9: 31.49        
Core10: 25.14        Core11: 46.20        
Core12: 25.32        Core13: 24.04        
Core14: 26.03        Core15: 45.46        
Core16: 25.12        Core17: 14.95        
Core18: 25.69        Core19: 21.59        
Core20: 28.22        Core21: 25.43        
Core22: 27.02        Core23: 24.13        
Core24: 26.99        Core25: 26.65        
Core26: 26.74        Core27: 35.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.41
Socket1: 29.39
DDR read Latency(ns)
Socket0: 48872.28
Socket1: 216.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.52        Core1: 37.64        
Core2: 25.94        Core3: 37.08        
Core4: 25.88        Core5: 37.54        
Core6: 27.76        Core7: 27.03        
Core8: 26.53        Core9: 30.95        
Core10: 25.29        Core11: 49.03        
Core12: 25.10        Core13: 37.58        
Core14: 25.98        Core15: 43.30        
Core16: 25.63        Core17: 24.15        
Core18: 26.90        Core19: 22.42        
Core20: 26.50        Core21: 26.90        
Core22: 27.07        Core23: 25.54        
Core24: 26.34        Core25: 28.18        
Core26: 27.07        Core27: 44.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.37
Socket1: 33.34
DDR read Latency(ns)
Socket0: 50418.94
Socket1: 197.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.42        Core1: 35.46        
Core2: 26.97        Core3: 31.23        
Core4: 27.32        Core5: 34.88        
Core6: 27.84        Core7: 25.10        
Core8: 28.35        Core9: 28.37        
Core10: 25.89        Core11: 45.95        
Core12: 26.28        Core13: 29.49        
Core14: 26.82        Core15: 37.15        
Core16: 26.09        Core17: 19.65        
Core18: 26.97        Core19: 20.68        
Core20: 28.07        Core21: 26.20        
Core22: 26.22        Core23: 25.27        
Core24: 26.99        Core25: 26.64        
Core26: 27.60        Core27: 34.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.20
Socket1: 29.94
DDR read Latency(ns)
Socket0: 49891.19
Socket1: 214.76
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.54        Core1: 36.79        
Core2: 25.17        Core3: 37.72        
Core4: 24.59        Core5: 39.67        
Core6: 25.62        Core7: 25.41        
Core8: 25.59        Core9: 28.70        
Core10: 23.42        Core11: 24.54        
Core12: 24.26        Core13: 47.17        
Core14: 24.53        Core15: 38.83        
Core16: 24.32        Core17: 51.56        
Core18: 24.11        Core19: 19.71        
Core20: 26.19        Core21: 27.44        
Core22: 23.87        Core23: 27.25        
Core24: 23.77        Core25: 25.56        
Core26: 24.93        Core27: 30.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.06
Socket1: 32.74
DDR read Latency(ns)
Socket0: 50019.99
Socket1: 202.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.05        Core1: 36.05        
Core2: 24.08        Core3: 37.67        
Core4: 24.53        Core5: 39.75        
Core6: 25.50        Core7: 25.61        
Core8: 25.10        Core9: 28.70        
Core10: 24.09        Core11: 30.96        
Core12: 24.12        Core13: 47.52        
Core14: 24.19        Core15: 38.57        
Core16: 23.38        Core17: 51.75        
Core18: 22.04        Core19: 18.74        
Core20: 24.88        Core21: 27.92        
Core22: 23.60        Core23: 28.15        
Core24: 22.85        Core25: 25.57        
Core26: 23.32        Core27: 29.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.95
Socket1: 32.95
DDR read Latency(ns)
Socket0: 50553.07
Socket1: 203.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.59        Core1: 36.23        
Core2: 26.19        Core3: 37.43        
Core4: 24.61        Core5: 39.50        
Core6: 24.59        Core7: 25.43        
Core8: 22.41        Core9: 28.51        
Core10: 20.83        Core11: 27.56        
Core12: 18.89        Core13: 47.18        
Core14: 14.91        Core15: 39.40        
Core16: 23.37        Core17: 51.44        
Core18: 22.50        Core19: 19.13        
Core20: 24.01        Core21: 27.38        
Core22: 22.53        Core23: 27.58        
Core24: 22.39        Core25: 25.42        
Core26: 22.79        Core27: 29.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.07
Socket1: 32.71
DDR read Latency(ns)
Socket0: 50033.62
Socket1: 203.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.83        Core1: 36.53        
Core2: 26.37        Core3: 36.97        
Core4: 24.18        Core5: 39.04        
Core6: 25.17        Core7: 25.44        
Core8: 25.17        Core9: 28.43        
Core10: 25.00        Core11: 22.86        
Core12: 23.62        Core13: 46.83        
Core14: 23.56        Core15: 38.70        
Core16: 24.07        Core17: 51.02        
Core18: 22.64        Core19: 19.07        
Core20: 23.78        Core21: 26.62        
Core22: 23.55        Core23: 26.85        
Core24: 23.06        Core25: 25.18        
Core26: 23.66        Core27: 30.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.08
Socket1: 32.28
DDR read Latency(ns)
Socket0: 50014.53
Socket1: 207.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.24        Core1: 36.03        
Core2: 25.07        Core3: 37.01        
Core4: 24.47        Core5: 38.62        
Core6: 24.30        Core7: 25.39        
Core8: 26.82        Core9: 28.34        
Core10: 24.77        Core11: 27.99        
Core12: 23.95        Core13: 46.63        
Core14: 24.04        Core15: 38.13        
Core16: 24.21        Core17: 51.03        
Core18: 22.67        Core19: 17.86        
Core20: 24.16        Core21: 27.30        
Core22: 23.29        Core23: 27.84        
Core24: 23.68        Core25: 24.82        
Core26: 23.02        Core27: 29.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.69
Socket1: 32.27
DDR read Latency(ns)
Socket0: 50444.92
Socket1: 206.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.21        Core1: 36.60        
Core2: 23.98        Core3: 37.85        
Core4: 24.63        Core5: 39.80        
Core6: 24.53        Core7: 26.73        
Core8: 25.14        Core9: 28.64        
Core10: 24.80        Core11: 28.96        
Core12: 23.19        Core13: 47.56        
Core14: 24.25        Core15: 39.64        
Core16: 23.84        Core17: 51.71        
Core18: 23.75        Core19: 18.67        
Core20: 24.16        Core21: 26.86        
Core22: 23.34        Core23: 27.47        
Core24: 23.58        Core25: 26.16        
Core26: 22.79        Core27: 29.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.45
Socket1: 33.00
DDR read Latency(ns)
Socket0: 49348.96
Socket1: 202.44
