Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 11:41:28 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.075        0.000                      0                 1137        0.076        0.000                      0                 1137        4.500        0.000                       0                   450  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.075        0.000                      0                 1133        0.076        0.000                      0                 1133        4.500        0.000                       0                   450  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    5.058        0.000                      0                    4        1.009        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.124ns  (logic 2.062ns (22.600%)  route 7.062ns (77.400%))
  Logic Levels:           9  (CARRY4=1 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=124, routed)         1.370     6.976    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X42Y39         LUT2 (Prop_lut2_I0_O)        0.124     7.100 f  sm/D_decrease_timer_q_i_6/O
                         net (fo=6, routed)           1.104     8.204    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.328 r  sm/ram_reg_i_138/O
                         net (fo=1, routed)           0.706     9.034    sm/ram_reg_i_138_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.158 r  sm/ram_reg_i_100/O
                         net (fo=13, routed)          0.673     9.831    L_reg/M_sm_ra2[0]
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.124     9.955 r  L_reg/i__carry_i_17/O
                         net (fo=11, routed)          1.060    11.015    sm/ram_reg_1
    SLICE_X49Y43         LUT6 (Prop_lut6_I5_O)        0.124    11.139 r  sm/out_sig0_carry_i_12/O
                         net (fo=2, routed)           0.000    11.139    alum/S[0]
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.386 r  alum/out_sig0_carry/O[0]
                         net (fo=1, routed)           0.631    12.017    sm/ram_reg_4[0]
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.299    12.316 f  sm/ram_reg_i_93/O
                         net (fo=1, routed)           0.421    12.737    sm/ram_reg_i_93_n_0
    SLICE_X44Y44         LUT2 (Prop_lut2_I1_O)        0.120    12.857 r  sm/ram_reg_i_44/O
                         net (fo=3, routed)           0.556    13.413    display/ram_reg_3
    SLICE_X47Y45         LUT5 (Prop_lut5_I3_O)        0.320    13.733 r  display/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.541    14.274    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.495    14.899    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774    14.350    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.350    
                         arrival time                         -14.274    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.738ns  (logic 1.681ns (17.262%)  route 8.057ns (82.738%))
  Logic Levels:           8  (LUT2=2 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=124, routed)         1.370     6.976    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X42Y39         LUT2 (Prop_lut2_I0_O)        0.124     7.100 f  sm/D_decrease_timer_q_i_6/O
                         net (fo=6, routed)           1.104     8.204    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.328 r  sm/ram_reg_i_138/O
                         net (fo=1, routed)           0.706     9.034    sm/ram_reg_i_138_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.158 r  sm/ram_reg_i_100/O
                         net (fo=13, routed)          0.669     9.827    L_reg/M_sm_ra2[0]
    SLICE_X42Y42         LUT6 (Prop_lut6_I4_O)        0.124     9.951 f  L_reg/i__carry_i_9/O
                         net (fo=6, routed)           1.145    11.096    L_reg/M_sm_rd2[3]
    SLICE_X49Y43         LUT2 (Prop_lut2_I1_O)        0.149    11.245 r  L_reg/D_states_q[0]_i_25/O
                         net (fo=3, routed)           1.064    12.309    L_reg/D_states_q[0]_i_25_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.332    12.641 f  L_reg/D_states_q[1]_i_15/O
                         net (fo=1, routed)           0.748    13.389    sm/D_states_q_reg[1]_rep__0_3
    SLICE_X40Y43         LUT6 (Prop_lut6_I0_O)        0.124    13.513 f  sm/D_states_q[1]_i_4/O
                         net (fo=3, routed)           0.518    14.031    sm/D_states_q[1]_i_4_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I4_O)        0.124    14.155 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.734    14.888    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X51Y42         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.451    14.856    sm/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X51Y42         FDRE (Setup_fdre_C_D)       -0.061    15.019    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -14.888    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.258ns  (logic 2.069ns (22.348%)  route 7.189ns (77.652%))
  Logic Levels:           9  (CARRY4=1 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=124, routed)         1.370     6.976    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X42Y39         LUT2 (Prop_lut2_I0_O)        0.124     7.100 f  sm/D_decrease_timer_q_i_6/O
                         net (fo=6, routed)           1.104     8.204    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.328 r  sm/ram_reg_i_138/O
                         net (fo=1, routed)           0.706     9.034    sm/ram_reg_i_138_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.158 r  sm/ram_reg_i_100/O
                         net (fo=13, routed)          0.673     9.831    L_reg/M_sm_ra2[0]
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.124     9.955 r  L_reg/i__carry_i_17/O
                         net (fo=11, routed)          1.060    11.015    sm/ram_reg_1
    SLICE_X49Y43         LUT6 (Prop_lut6_I5_O)        0.124    11.139 r  sm/out_sig0_carry_i_12/O
                         net (fo=2, routed)           0.000    11.139    alum/S[0]
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.386 r  alum/out_sig0_carry/O[0]
                         net (fo=1, routed)           0.631    12.017    sm/ram_reg_4[0]
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.299    12.316 f  sm/ram_reg_i_93/O
                         net (fo=1, routed)           0.421    12.737    sm/ram_reg_i_93_n_0
    SLICE_X44Y44         LUT2 (Prop_lut2_I1_O)        0.120    12.857 r  sm/ram_reg_i_44/O
                         net (fo=3, routed)           0.556    13.413    sm/ram_reg_i_93_0
    SLICE_X47Y45         LUT5 (Prop_lut5_I4_O)        0.327    13.740 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.668    14.409    brams/bram2/ram_reg_0[0]
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.495    14.899    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    14.558    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -14.409    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.689ns  (logic 2.518ns (25.988%)  route 7.171ns (74.012%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=124, routed)         1.370     6.976    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X42Y39         LUT2 (Prop_lut2_I0_O)        0.124     7.100 f  sm/D_decrease_timer_q_i_6/O
                         net (fo=6, routed)           1.104     8.204    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.328 r  sm/ram_reg_i_138/O
                         net (fo=1, routed)           0.706     9.034    sm/ram_reg_i_138_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.158 r  sm/ram_reg_i_100/O
                         net (fo=13, routed)          0.669     9.827    L_reg/M_sm_ra2[0]
    SLICE_X42Y42         LUT6 (Prop_lut6_I4_O)        0.124     9.951 r  L_reg/i__carry_i_9/O
                         net (fo=6, routed)           1.152    11.103    L_reg/M_sm_rd2[3]
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124    11.227 r  L_reg/D_states_q[5]_i_21/O
                         net (fo=1, routed)           0.000    11.227    L_reg/D_states_q[5]_i_21_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.777 r  L_reg/D_states_q_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.777    L_reg/D_states_q_reg[5]_i_17_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.048 f  L_reg/D_states_q_reg[5]_i_15/CO[0]
                         net (fo=3, routed)           0.333    12.380    sm/CO[0]
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.373    12.753 r  sm/D_states_q[2]_i_8/O
                         net (fo=1, routed)           0.452    13.205    sm/D_states_q[2]_i_8_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124    13.329 r  sm/D_states_q[2]_i_2/O
                         net (fo=3, routed)           0.462    13.791    sm/D_states_q[2]_i_2_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.915 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.925    14.839    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X48Y43         FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.451    14.856    sm/clk_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X48Y43         FDRE (Setup_fdre_C_D)       -0.071    15.009    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -14.839    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.236ns  (logic 2.727ns (29.525%)  route 6.509ns (70.475%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=3 LUT5=1 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=124, routed)         0.994     6.601    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.725 f  sm/ram_reg_i_48/O
                         net (fo=14, routed)          0.319     7.044    sm/ram_reg_i_48_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.168 r  sm/ram_reg_i_169/O
                         net (fo=1, routed)           0.799     7.967    sm/ram_reg_i_169_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.091 f  sm/ram_reg_i_126/O
                         net (fo=1, routed)           0.452     8.543    sm/ram_reg_i_126_n_0
    SLICE_X49Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.667 r  sm/ram_reg_i_62/O
                         net (fo=20, routed)          0.957     9.623    L_reg/M_sm_ra1[2]
    SLICE_X51Y44         LUT3 (Prop_lut3_I1_O)        0.124     9.747 r  L_reg/ram_reg_i_20/O
                         net (fo=16, routed)          0.902    10.649    L_reg/ram_reg_i_20_3[3]
    SLICE_X49Y45         LUT3 (Prop_lut3_I0_O)        0.154    10.803 r  L_reg/out_sig0_carry__1_i_9/O
                         net (fo=2, routed)           0.643    11.445    alum/ram_reg_i_28_0[3]
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.728    12.173 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.173    alum/out_sig0_carry__1_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.395 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.293    12.688    alum/p_1_in
    SLICE_X49Y47         LUT3 (Prop_lut3_I2_O)        0.299    12.987 f  alum/ram_reg_i_54/O
                         net (fo=1, routed)           0.154    13.142    sm/ram_reg_8
    SLICE_X49Y47         LUT6 (Prop_lut6_I1_O)        0.124    13.266 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.424    13.689    display/ram_reg
    SLICE_X49Y47         LUT5 (Prop_lut5_I2_O)        0.124    13.813 r  display/ram_reg_i_1/O
                         net (fo=1, routed)           0.573    14.387    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.495    14.899    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.558    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -14.387    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.226ns  (logic 2.051ns (22.231%)  route 7.175ns (77.769%))
  Logic Levels:           9  (CARRY4=1 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=124, routed)         1.370     6.976    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X42Y39         LUT2 (Prop_lut2_I0_O)        0.124     7.100 f  sm/D_decrease_timer_q_i_6/O
                         net (fo=6, routed)           1.104     8.204    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.328 r  sm/ram_reg_i_138/O
                         net (fo=1, routed)           0.706     9.034    sm/ram_reg_i_138_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.158 r  sm/ram_reg_i_100/O
                         net (fo=13, routed)          0.673     9.831    L_reg/M_sm_ra2[0]
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.124     9.955 r  L_reg/i__carry_i_17/O
                         net (fo=11, routed)          1.060    11.015    sm/ram_reg_1
    SLICE_X49Y43         LUT6 (Prop_lut6_I5_O)        0.124    11.139 r  sm/out_sig0_carry_i_12/O
                         net (fo=2, routed)           0.000    11.139    alum/S[0]
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.563 r  alum/out_sig0_carry/O[1]
                         net (fo=1, routed)           0.670    12.233    sm/ram_reg_4[1]
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.303    12.536 f  sm/ram_reg_i_90/O
                         net (fo=1, routed)           0.303    12.839    sm/ram_reg_i_90_n_0
    SLICE_X43Y43         LUT2 (Prop_lut2_I1_O)        0.124    12.963 r  sm/ram_reg_i_42/O
                         net (fo=3, routed)           0.427    13.391    display/ram_reg_5
    SLICE_X43Y45         LUT5 (Prop_lut5_I3_O)        0.124    13.515 r  display/ram_reg_i_12__0/O
                         net (fo=1, routed)           0.862    14.376    brams/bram1/ADDRARDADDR[1]
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.495    14.899    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    14.558    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -14.376    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.229ns  (logic 2.754ns (29.842%)  route 6.475ns (70.158%))
  Logic Levels:           11  (CARRY4=2 LUT4=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.570     5.154    sm/clk_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  sm/D_states_q_reg[6]/Q
                         net (fo=174, routed)         1.585     7.195    sm/D_states_q_reg_n_0_[6]
    SLICE_X46Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.319 f  sm/i__carry_i_37/O
                         net (fo=1, routed)           0.426     7.745    sm/i__carry_i_37_n_0
    SLICE_X46Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.869 r  sm/i__carry_i_35/O
                         net (fo=1, routed)           0.428     8.297    sm/i__carry_i_35_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.421 r  sm/i__carry_i_28/O
                         net (fo=1, routed)           0.000     8.421    sm/i__carry_i_28_n_0
    SLICE_X47Y43         MUXF7 (Prop_muxf7_I1_O)      0.217     8.638 r  sm/i__carry_i_20/O
                         net (fo=1, routed)           0.293     8.931    sm/i__carry_i_20_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.299     9.230 r  sm/i__carry_i_13/O
                         net (fo=9, routed)           0.451     9.681    sm/M_sm_bsel[0]
    SLICE_X47Y45         LUT4 (Prop_lut4_I3_O)        0.124     9.805 r  sm/i__carry_i_11/O
                         net (fo=8, routed)           1.230    11.035    L_reg/out_sig0_inferred__0/i__carry__0
    SLICE_X48Y42         LUT4 (Prop_lut4_I3_O)        0.124    11.159 r  L_reg/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    11.159    alum/ram_reg_i_93_0[3]
    SLICE_X48Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.560 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.560    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.894 r  alum/out_sig0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.807    12.701    L_reg/data1[2]
    SLICE_X45Y44         LUT6 (Prop_lut6_I3_O)        0.303    13.004 f  L_reg/ram_reg_i_34/O
                         net (fo=3, routed)           0.444    13.448    L_reg/out_sig0_carry__0_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I5_O)        0.124    13.572 r  L_reg/ram_reg_i_8/O
                         net (fo=1, routed)           0.811    14.383    brams/bram2/ram_reg_0[5]
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.495    14.899    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.273    15.173    
                         clock uncertainty           -0.035    15.138    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.572    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -14.383    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.667ns  (logic 2.069ns (21.403%)  route 7.598ns (78.597%))
  Logic Levels:           9  (CARRY4=1 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=124, routed)         1.370     6.976    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X42Y39         LUT2 (Prop_lut2_I0_O)        0.124     7.100 f  sm/D_decrease_timer_q_i_6/O
                         net (fo=6, routed)           1.104     8.204    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.328 r  sm/ram_reg_i_138/O
                         net (fo=1, routed)           0.706     9.034    sm/ram_reg_i_138_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.158 r  sm/ram_reg_i_100/O
                         net (fo=13, routed)          0.673     9.831    L_reg/M_sm_ra2[0]
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.124     9.955 r  L_reg/i__carry_i_17/O
                         net (fo=11, routed)          1.060    11.015    sm/ram_reg_1
    SLICE_X49Y43         LUT6 (Prop_lut6_I5_O)        0.124    11.139 r  sm/out_sig0_carry_i_12/O
                         net (fo=2, routed)           0.000    11.139    alum/S[0]
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.386 r  alum/out_sig0_carry/O[0]
                         net (fo=1, routed)           0.631    12.017    sm/ram_reg_4[0]
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.299    12.316 f  sm/ram_reg_i_93/O
                         net (fo=1, routed)           0.421    12.737    sm/ram_reg_i_93_n_0
    SLICE_X44Y44         LUT2 (Prop_lut2_I1_O)        0.120    12.857 r  sm/ram_reg_i_44/O
                         net (fo=3, routed)           0.641    13.498    sm/ram_reg_i_93_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I1_O)        0.327    13.825 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.993    14.817    L_reg/D[0]
    SLICE_X38Y40         FDRE                                         r  L_reg/D_registers_q_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.443    14.848    L_reg/clk_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  L_reg/D_registers_q_reg[5][0]/C
                         clock pessimism              0.259    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X38Y40         FDRE (Setup_fdre_C_D)       -0.058    15.014    L_reg/D_registers_q_reg[5][0]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -14.817    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.181ns  (logic 2.051ns (22.339%)  route 7.130ns (77.660%))
  Logic Levels:           9  (CARRY4=1 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=124, routed)         1.370     6.976    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X42Y39         LUT2 (Prop_lut2_I0_O)        0.124     7.100 f  sm/D_decrease_timer_q_i_6/O
                         net (fo=6, routed)           1.104     8.204    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.328 r  sm/ram_reg_i_138/O
                         net (fo=1, routed)           0.706     9.034    sm/ram_reg_i_138_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.158 r  sm/ram_reg_i_100/O
                         net (fo=13, routed)          0.673     9.831    L_reg/M_sm_ra2[0]
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.124     9.955 r  L_reg/i__carry_i_17/O
                         net (fo=11, routed)          1.060    11.015    sm/ram_reg_1
    SLICE_X49Y43         LUT6 (Prop_lut6_I5_O)        0.124    11.139 r  sm/out_sig0_carry_i_12/O
                         net (fo=2, routed)           0.000    11.139    alum/S[0]
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.563 r  alum/out_sig0_carry/O[1]
                         net (fo=1, routed)           0.670    12.233    sm/ram_reg_4[1]
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.303    12.536 f  sm/ram_reg_i_90/O
                         net (fo=1, routed)           0.303    12.839    sm/ram_reg_i_90_n_0
    SLICE_X43Y43         LUT2 (Prop_lut2_I1_O)        0.124    12.963 r  sm/ram_reg_i_42/O
                         net (fo=3, routed)           0.426    13.390    sm/ram_reg_i_90_0
    SLICE_X43Y45         LUT5 (Prop_lut5_I4_O)        0.124    13.514 r  sm/ram_reg_i_12/O
                         net (fo=1, routed)           0.818    14.331    brams/bram2/ram_reg_0[1]
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.495    14.899    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    14.558    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -14.331    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 2.736ns (29.823%)  route 6.438ns (70.177%))
  Logic Levels:           11  (CARRY4=2 LUT4=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.570     5.154    sm/clk_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  sm/D_states_q_reg[6]/Q
                         net (fo=174, routed)         1.585     7.195    sm/D_states_q_reg_n_0_[6]
    SLICE_X46Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.319 f  sm/i__carry_i_37/O
                         net (fo=1, routed)           0.426     7.745    sm/i__carry_i_37_n_0
    SLICE_X46Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.869 r  sm/i__carry_i_35/O
                         net (fo=1, routed)           0.428     8.297    sm/i__carry_i_35_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.421 r  sm/i__carry_i_28/O
                         net (fo=1, routed)           0.000     8.421    sm/i__carry_i_28_n_0
    SLICE_X47Y43         MUXF7 (Prop_muxf7_I1_O)      0.217     8.638 r  sm/i__carry_i_20/O
                         net (fo=1, routed)           0.293     8.931    sm/i__carry_i_20_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.299     9.230 r  sm/i__carry_i_13/O
                         net (fo=9, routed)           0.451     9.681    sm/M_sm_bsel[0]
    SLICE_X47Y45         LUT4 (Prop_lut4_I3_O)        0.124     9.805 r  sm/i__carry_i_11/O
                         net (fo=8, routed)           1.230    11.035    L_reg/out_sig0_inferred__0/i__carry__0
    SLICE_X48Y42         LUT4 (Prop_lut4_I3_O)        0.124    11.159 r  L_reg/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    11.159    alum/ram_reg_i_93_0[3]
    SLICE_X48Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.560 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.560    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.873 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.820    12.694    sm/ram_reg_3[3]
    SLICE_X50Y44         LUT6 (Prop_lut6_I3_O)        0.306    13.000 f  sm/ram_reg_i_30/O
                         net (fo=3, routed)           0.477    13.477    sm/ram_reg_i_30_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.124    13.601 r  sm/ram_reg_i_6/O
                         net (fo=1, routed)           0.728    14.328    brams/bram2/ram_reg_0[7]
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.495    14.899    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.273    15.173    
                         clock uncertainty           -0.035    15.138    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.572    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -14.328    
  -------------------------------------------------------------------
                         slack                                  0.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 D_gamecounter_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerclk/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.473%)  route 0.280ns (66.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.563     1.507    clk_IBUF_BUFG
    SLICE_X44Y52         FDRE                                         r  D_gamecounter_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  D_gamecounter_q_reg[23]/Q
                         net (fo=3, routed)           0.280     1.928    timerclk/S[0]
    SLICE_X39Y48         FDRE                                         r  timerclk/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.833     2.023    timerclk/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  timerclk/D_last_q_reg/C
                         clock pessimism             -0.246     1.777    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.075     1.852    timerclk/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_369264417[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_369264417[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.564     1.508    forLoop_idx_0_369264417[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X53Y54         FDRE                                         r  forLoop_idx_0_369264417[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  forLoop_idx_0_369264417[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.705    forLoop_idx_0_369264417[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X53Y54         FDRE                                         r  forLoop_idx_0_369264417[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.834     2.024    forLoop_idx_0_369264417[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X53Y54         FDRE                                         r  forLoop_idx_0_369264417[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.508    
    SLICE_X53Y54         FDRE (Hold_fdre_C_D)         0.075     1.583    forLoop_idx_0_369264417[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.593     1.537    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y53         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.734    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X65Y53         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y53         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X65Y53         FDRE (Hold_fdre_C_D)         0.075     1.612    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 sm/D_accel_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/accel_edge/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.453%)  route 0.074ns (28.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.565     1.509    sm/clk_IBUF_BUFG
    SLICE_X53Y40         FDRE                                         r  sm/D_accel_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sm/D_accel_q_reg[2]/Q
                         net (fo=4, routed)           0.074     1.724    sm/accel_edge/D_accel_q[1]
    SLICE_X52Y40         LUT5 (Prop_lut5_I0_O)        0.045     1.769 r  sm/accel_edge/D_last_q_i_1/O
                         net (fo=1, routed)           0.000     1.769    sm/accel_edge/M_accel_edge_in
    SLICE_X52Y40         FDRE                                         r  sm/accel_edge/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.836     2.026    sm/accel_edge/clk_IBUF_BUFG
    SLICE_X52Y40         FDRE                                         r  sm/accel_edge/D_last_q_reg/C
                         clock pessimism             -0.504     1.522    
    SLICE_X52Y40         FDRE (Hold_fdre_C_D)         0.121     1.643    sm/accel_edge/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_369264417[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_369264417[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.563     1.507    forLoop_idx_0_369264417[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X48Y57         FDRE                                         r  forLoop_idx_0_369264417[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  forLoop_idx_0_369264417[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     1.706    forLoop_idx_0_369264417[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X48Y57         FDRE                                         r  forLoop_idx_0_369264417[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.832     2.022    forLoop_idx_0_369264417[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X48Y57         FDRE                                         r  forLoop_idx_0_369264417[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X48Y57         FDRE (Hold_fdre_C_D)         0.071     1.578    forLoop_idx_0_369264417[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 sm/D_accel_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_accel_edge_buff_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.565     1.509    sm/clk_IBUF_BUFG
    SLICE_X53Y40         FDRE                                         r  sm/D_accel_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  sm/D_accel_q_reg[2]/Q
                         net (fo=4, routed)           0.076     1.726    sm/accel_edge/D_accel_q[1]
    SLICE_X52Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.771 r  sm/accel_edge/D_accel_edge_buff_q_i_1/O
                         net (fo=1, routed)           0.000     1.771    sm/D_accel_edge_buff_d
    SLICE_X52Y40         FDRE                                         r  sm/D_accel_edge_buff_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.836     2.026    sm/clk_IBUF_BUFG
    SLICE_X52Y40         FDRE                                         r  sm/D_accel_edge_buff_q_reg/C
                         clock pessimism             -0.504     1.522    
    SLICE_X52Y40         FDRE (Hold_fdre_C_D)         0.121     1.643    sm/D_accel_edge_buff_q_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_369264417[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_369264417[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.563     1.507    forLoop_idx_0_369264417[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X48Y57         FDRE                                         r  forLoop_idx_0_369264417[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  forLoop_idx_0_369264417[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.713    forLoop_idx_0_369264417[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X48Y57         FDRE                                         r  forLoop_idx_0_369264417[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.832     2.022    forLoop_idx_0_369264417[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X48Y57         FDRE                                         r  forLoop_idx_0_369264417[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X48Y57         FDRE (Hold_fdre_C_D)         0.075     1.582    forLoop_idx_0_369264417[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 D_gamecounter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_gamecounter_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.334%)  route 0.122ns (23.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.565     1.509    clk_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  D_gamecounter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  D_gamecounter_q_reg[6]/Q
                         net (fo=1, routed)           0.121     1.771    D_gamecounter_q_reg_n_0_[6]
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.931 r  D_gamecounter_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.931    D_gamecounter_q_reg[4]_i_1_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.970 r  D_gamecounter_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    D_gamecounter_q_reg[8]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.025 r  D_gamecounter_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.025    D_gamecounter_q_reg[12]_i_1_n_7
    SLICE_X44Y50         FDRE                                         r  D_gamecounter_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.833     2.022    clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  D_gamecounter_q_reg[12]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.882    D_gamecounter_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 D_gamecounter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_gamecounter_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.828%)  route 0.122ns (23.172%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.565     1.509    clk_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  D_gamecounter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  D_gamecounter_q_reg[6]/Q
                         net (fo=1, routed)           0.121     1.771    D_gamecounter_q_reg_n_0_[6]
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.931 r  D_gamecounter_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.931    D_gamecounter_q_reg[4]_i_1_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.970 r  D_gamecounter_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    D_gamecounter_q_reg[8]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.036 r  D_gamecounter_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.036    D_gamecounter_q_reg[12]_i_1_n_5
    SLICE_X44Y50         FDRE                                         r  D_gamecounter_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.833     2.022    clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  D_gamecounter_q_reg[14]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.882    D_gamecounter_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_160594565[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_160594565[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.592     1.536    forLoop_idx_0_160594565[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_160594565[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  forLoop_idx_0_160594565[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.756    forLoop_idx_0_160594565[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_160594565[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.861     2.051    forLoop_idx_0_160594565[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_160594565[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X60Y56         FDRE (Hold_fdre_C_D)         0.060     1.596    forLoop_idx_0_160594565[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y18   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y19   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y47   D_gamecounter_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y49   D_gamecounter_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y47   D_gamecounter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y47   D_gamecounter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y47   D_gamecounter_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y47   D_gamecounter_q_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.009ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.058ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 0.704ns (15.877%)  route 3.730ns (84.123%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=124, routed)         0.852     6.459    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  sm/D_stage_q[3]_i_3/O
                         net (fo=7, routed)           2.119     8.702    sm/D_stage_q[3]_i_3_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.826 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.759     9.585    fifo_reset_cond/AS[0]
    SLICE_X35Y46         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.444    14.849    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y46         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.187    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X35Y46         FDPE (Recov_fdpe_C_PRE)     -0.359    14.642    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                  5.058    

Slack (MET) :             5.058ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 0.704ns (15.877%)  route 3.730ns (84.123%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=124, routed)         0.852     6.459    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  sm/D_stage_q[3]_i_3/O
                         net (fo=7, routed)           2.119     8.702    sm/D_stage_q[3]_i_3_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.826 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.759     9.585    fifo_reset_cond/AS[0]
    SLICE_X35Y46         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.444    14.849    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y46         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.187    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X35Y46         FDPE (Recov_fdpe_C_PRE)     -0.359    14.642    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                  5.058    

Slack (MET) :             5.058ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 0.704ns (15.877%)  route 3.730ns (84.123%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=124, routed)         0.852     6.459    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  sm/D_stage_q[3]_i_3/O
                         net (fo=7, routed)           2.119     8.702    sm/D_stage_q[3]_i_3_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.826 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.759     9.585    fifo_reset_cond/AS[0]
    SLICE_X35Y46         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.444    14.849    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y46         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.187    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X35Y46         FDPE (Recov_fdpe_C_PRE)     -0.359    14.642    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                  5.058    

Slack (MET) :             5.058ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 0.704ns (15.877%)  route 3.730ns (84.123%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=124, routed)         0.852     6.459    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  sm/D_stage_q[3]_i_3/O
                         net (fo=7, routed)           2.119     8.702    sm/D_stage_q[3]_i_3_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.826 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.759     9.585    fifo_reset_cond/AS[0]
    SLICE_X35Y46         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.444    14.849    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y46         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.187    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X35Y46         FDPE (Recov_fdpe_C_PRE)     -0.359    14.642    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                  5.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.231ns (19.643%)  route 0.945ns (80.357%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X47Y43         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDSE (Prop_fdse_C_Q)         0.141     1.649 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=99, routed)          0.284     1.933    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X46Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.978 r  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          0.375     2.353    sm/D_stage_q[3]_i_2_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I0_O)        0.045     2.398 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.286     2.684    fifo_reset_cond/AS[0]
    SLICE_X35Y46         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y46         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X35Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     1.675    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.231ns (19.643%)  route 0.945ns (80.357%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X47Y43         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDSE (Prop_fdse_C_Q)         0.141     1.649 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=99, routed)          0.284     1.933    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X46Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.978 r  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          0.375     2.353    sm/D_stage_q[3]_i_2_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I0_O)        0.045     2.398 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.286     2.684    fifo_reset_cond/AS[0]
    SLICE_X35Y46         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y46         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X35Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     1.675    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.231ns (19.643%)  route 0.945ns (80.357%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X47Y43         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDSE (Prop_fdse_C_Q)         0.141     1.649 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=99, routed)          0.284     1.933    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X46Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.978 r  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          0.375     2.353    sm/D_stage_q[3]_i_2_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I0_O)        0.045     2.398 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.286     2.684    fifo_reset_cond/AS[0]
    SLICE_X35Y46         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y46         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X35Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     1.675    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.231ns (19.643%)  route 0.945ns (80.357%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X47Y43         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDSE (Prop_fdse_C_Q)         0.141     1.649 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=99, routed)          0.284     1.933    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X46Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.978 r  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          0.375     2.353    sm/D_stage_q[3]_i_2_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I0_O)        0.045     2.398 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.286     2.684    fifo_reset_cond/AS[0]
    SLICE_X35Y46         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y46         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X35Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     1.675    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  1.009    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.518ns  (logic 11.402ns (33.031%)  route 23.117ns (66.969%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=1 LUT4=8 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.565     5.149    L_reg/clk_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  L_reg/D_registers_q_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.419     5.568 f  L_reg/D_registers_q_reg[4][9]/Q
                         net (fo=15, routed)          1.630     7.198    L_reg/D_registers_q_reg[4][9]_0[3]
    SLICE_X44Y28         LUT2 (Prop_lut2_I0_O)        0.299     7.497 r  L_reg/L_3640316f_remainder0__0_carry_i_20/O
                         net (fo=3, routed)           0.659     8.156    L_reg/L_3640316f_remainder0__0_carry_i_20_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.280 r  L_reg/L_3640316f_remainder0__0_carry_i_15__0/O
                         net (fo=2, routed)           0.637     8.917    L_reg/L_3640316f_remainder0__0_carry_i_15__0_n_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124     9.041 f  L_reg/L_3640316f_remainder0__0_carry_i_21__0/O
                         net (fo=3, routed)           0.869     9.910    L_reg/L_3640316f_remainder0__0_carry_i_21__0_n_0
    SLICE_X45Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.034 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.668    10.702    L_reg/D_registers_q_reg[4][6]_0
    SLICE_X44Y27         LUT4 (Prop_lut4_I2_O)        0.152    10.854 r  L_reg/L_3640316f_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.743    11.598    L_reg/L_3640316f_remainder0__0_carry_i_9_n_0
    SLICE_X43Y26         LUT5 (Prop_lut5_I3_O)        0.326    11.924 r  L_reg/L_3640316f_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.924    timerseg_driver/decimal_renderer/i__carry__0_i_17__1_0[1]
    SLICE_X43Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.474 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.474    timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.588 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.588    timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry__0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.922 f  timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.843    13.765    L_reg/L_3640316f_remainder0_1[9]
    SLICE_X40Y27         LUT5 (Prop_lut5_I2_O)        0.303    14.068 f  L_reg/i__carry__0_i_17__2/O
                         net (fo=11, routed)          0.667    14.735    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.152    14.887 r  L_reg/i__carry__0_i_25/O
                         net (fo=4, routed)           0.671    15.558    L_reg/i__carry__0_i_25_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I0_O)        0.332    15.890 r  L_reg/i__carry_i_18__3/O
                         net (fo=4, routed)           1.069    16.958    L_reg/i__carry_i_18__3_n_0
    SLICE_X40Y25         LUT5 (Prop_lut5_I1_O)        0.152    17.110 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.681    17.792    L_reg/i__carry_i_12__1_n_0
    SLICE_X38Y25         LUT3 (Prop_lut3_I1_O)        0.355    18.147 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.676    18.822    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X38Y26         LUT4 (Prop_lut4_I3_O)        0.331    19.153 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.879    20.033    L_reg/D_registers_q_reg[4][8]_0[2]
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    20.157 r  L_reg/i__carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    20.157    timerseg_driver/decimal_renderer/i__carry__0_i_12__2_0[2]
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.555 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.555    timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.889 f  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.937    21.826    L_reg/i__carry__0_i_10__3[1]
    SLICE_X39Y24         LUT5 (Prop_lut5_I4_O)        0.303    22.129 r  L_reg/i__carry_i_25__1/O
                         net (fo=13, routed)          1.195    23.324    L_reg/D_registers_q_reg[4][2]_1
    SLICE_X39Y23         LUT6 (Prop_lut6_I4_O)        0.124    23.448 f  L_reg/i__carry_i_18__2/O
                         net (fo=2, routed)           0.824    24.272    L_reg/i__carry_i_18__2_n_0
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.124    24.396 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.624    25.020    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.124    25.144 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.824    25.968    L_reg/i__carry_i_12__3_n_0
    SLICE_X40Y21         LUT4 (Prop_lut4_I0_O)        0.124    26.092 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.092    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_13_0[1]
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.642 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.642    timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.756 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.756    timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.069 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    27.697    timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.306    28.003 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.403    28.406    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X41Y22         LUT5 (Prop_lut5_I4_O)        0.124    28.530 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=3, routed)           0.809    29.339    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I5_O)        0.124    29.463 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           1.032    30.495    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X44Y25         LUT6 (Prop_lut6_I0_O)        0.124    30.619 f  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.031    31.650    L_reg/timerseg[1]
    SLICE_X48Y25         LUT4 (Prop_lut4_I3_O)        0.154    31.804 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.117    35.921    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.747    39.668 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.668    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.359ns  (logic 11.151ns (32.454%)  route 23.208ns (67.546%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=1 LUT4=8 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.565     5.149    L_reg/clk_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  L_reg/D_registers_q_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.419     5.568 f  L_reg/D_registers_q_reg[4][9]/Q
                         net (fo=15, routed)          1.630     7.198    L_reg/D_registers_q_reg[4][9]_0[3]
    SLICE_X44Y28         LUT2 (Prop_lut2_I0_O)        0.299     7.497 r  L_reg/L_3640316f_remainder0__0_carry_i_20/O
                         net (fo=3, routed)           0.659     8.156    L_reg/L_3640316f_remainder0__0_carry_i_20_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.280 r  L_reg/L_3640316f_remainder0__0_carry_i_15__0/O
                         net (fo=2, routed)           0.637     8.917    L_reg/L_3640316f_remainder0__0_carry_i_15__0_n_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124     9.041 f  L_reg/L_3640316f_remainder0__0_carry_i_21__0/O
                         net (fo=3, routed)           0.869     9.910    L_reg/L_3640316f_remainder0__0_carry_i_21__0_n_0
    SLICE_X45Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.034 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.668    10.702    L_reg/D_registers_q_reg[4][6]_0
    SLICE_X44Y27         LUT4 (Prop_lut4_I2_O)        0.152    10.854 r  L_reg/L_3640316f_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.743    11.598    L_reg/L_3640316f_remainder0__0_carry_i_9_n_0
    SLICE_X43Y26         LUT5 (Prop_lut5_I3_O)        0.326    11.924 r  L_reg/L_3640316f_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.924    timerseg_driver/decimal_renderer/i__carry__0_i_17__1_0[1]
    SLICE_X43Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.474 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.474    timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.588 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.588    timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry__0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.922 f  timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.843    13.765    L_reg/L_3640316f_remainder0_1[9]
    SLICE_X40Y27         LUT5 (Prop_lut5_I2_O)        0.303    14.068 f  L_reg/i__carry__0_i_17__2/O
                         net (fo=11, routed)          0.667    14.735    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.152    14.887 r  L_reg/i__carry__0_i_25/O
                         net (fo=4, routed)           0.671    15.558    L_reg/i__carry__0_i_25_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I0_O)        0.332    15.890 r  L_reg/i__carry_i_18__3/O
                         net (fo=4, routed)           1.069    16.958    L_reg/i__carry_i_18__3_n_0
    SLICE_X40Y25         LUT5 (Prop_lut5_I1_O)        0.152    17.110 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.681    17.792    L_reg/i__carry_i_12__1_n_0
    SLICE_X38Y25         LUT3 (Prop_lut3_I1_O)        0.355    18.147 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.676    18.822    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X38Y26         LUT4 (Prop_lut4_I3_O)        0.331    19.153 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.879    20.033    L_reg/D_registers_q_reg[4][8]_0[2]
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    20.157 r  L_reg/i__carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    20.157    timerseg_driver/decimal_renderer/i__carry__0_i_12__2_0[2]
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.555 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.555    timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.889 f  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.937    21.826    L_reg/i__carry__0_i_10__3[1]
    SLICE_X39Y24         LUT5 (Prop_lut5_I4_O)        0.303    22.129 r  L_reg/i__carry_i_25__1/O
                         net (fo=13, routed)          1.195    23.324    L_reg/D_registers_q_reg[4][2]_1
    SLICE_X39Y23         LUT6 (Prop_lut6_I4_O)        0.124    23.448 f  L_reg/i__carry_i_18__2/O
                         net (fo=2, routed)           0.824    24.272    L_reg/i__carry_i_18__2_n_0
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.124    24.396 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.624    25.020    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.124    25.144 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.824    25.968    L_reg/i__carry_i_12__3_n_0
    SLICE_X40Y21         LUT4 (Prop_lut4_I0_O)        0.124    26.092 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.092    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_13_0[1]
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.642 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.642    timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.756 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.756    timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.069 f  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    27.697    timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.306    28.003 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.403    28.406    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X41Y22         LUT5 (Prop_lut5_I4_O)        0.124    28.530 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=3, routed)           0.809    29.339    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I5_O)        0.124    29.463 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           1.032    30.495    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X44Y25         LUT6 (Prop_lut6_I0_O)        0.124    30.619 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.236    31.854    L_reg/timerseg[1]
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124    31.978 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.004    35.982    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    39.508 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.508    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.147ns  (logic 11.172ns (32.717%)  route 22.975ns (67.283%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=2 LUT4=7 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.565     5.149    L_reg/clk_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  L_reg/D_registers_q_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.419     5.568 f  L_reg/D_registers_q_reg[4][9]/Q
                         net (fo=15, routed)          1.630     7.198    L_reg/D_registers_q_reg[4][9]_0[3]
    SLICE_X44Y28         LUT2 (Prop_lut2_I0_O)        0.299     7.497 r  L_reg/L_3640316f_remainder0__0_carry_i_20/O
                         net (fo=3, routed)           0.659     8.156    L_reg/L_3640316f_remainder0__0_carry_i_20_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.280 r  L_reg/L_3640316f_remainder0__0_carry_i_15__0/O
                         net (fo=2, routed)           0.637     8.917    L_reg/L_3640316f_remainder0__0_carry_i_15__0_n_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124     9.041 f  L_reg/L_3640316f_remainder0__0_carry_i_21__0/O
                         net (fo=3, routed)           0.869     9.910    L_reg/L_3640316f_remainder0__0_carry_i_21__0_n_0
    SLICE_X45Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.034 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.668    10.702    L_reg/D_registers_q_reg[4][6]_0
    SLICE_X44Y27         LUT4 (Prop_lut4_I2_O)        0.152    10.854 r  L_reg/L_3640316f_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.743    11.598    L_reg/L_3640316f_remainder0__0_carry_i_9_n_0
    SLICE_X43Y26         LUT5 (Prop_lut5_I3_O)        0.326    11.924 r  L_reg/L_3640316f_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.924    timerseg_driver/decimal_renderer/i__carry__0_i_17__1_0[1]
    SLICE_X43Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.474 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.474    timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.588 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.588    timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry__0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.922 f  timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.843    13.765    L_reg/L_3640316f_remainder0_1[9]
    SLICE_X40Y27         LUT5 (Prop_lut5_I2_O)        0.303    14.068 f  L_reg/i__carry__0_i_17__2/O
                         net (fo=11, routed)          0.667    14.735    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.152    14.887 r  L_reg/i__carry__0_i_25/O
                         net (fo=4, routed)           0.671    15.558    L_reg/i__carry__0_i_25_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I0_O)        0.332    15.890 r  L_reg/i__carry_i_18__3/O
                         net (fo=4, routed)           1.069    16.958    L_reg/i__carry_i_18__3_n_0
    SLICE_X40Y25         LUT5 (Prop_lut5_I1_O)        0.152    17.110 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.681    17.792    L_reg/i__carry_i_12__1_n_0
    SLICE_X38Y25         LUT3 (Prop_lut3_I1_O)        0.355    18.147 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.676    18.822    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X38Y26         LUT4 (Prop_lut4_I3_O)        0.331    19.153 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.879    20.033    L_reg/D_registers_q_reg[4][8]_0[2]
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    20.157 r  L_reg/i__carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    20.157    timerseg_driver/decimal_renderer/i__carry__0_i_12__2_0[2]
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.555 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.555    timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.889 f  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.937    21.826    L_reg/i__carry__0_i_10__3[1]
    SLICE_X39Y24         LUT5 (Prop_lut5_I4_O)        0.303    22.129 r  L_reg/i__carry_i_25__1/O
                         net (fo=13, routed)          1.195    23.324    L_reg/D_registers_q_reg[4][2]_1
    SLICE_X39Y23         LUT6 (Prop_lut6_I4_O)        0.124    23.448 f  L_reg/i__carry_i_18__2/O
                         net (fo=2, routed)           0.824    24.272    L_reg/i__carry_i_18__2_n_0
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.124    24.396 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.624    25.020    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.124    25.144 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.824    25.968    L_reg/i__carry_i_12__3_n_0
    SLICE_X40Y21         LUT4 (Prop_lut4_I0_O)        0.124    26.092 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.092    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_13_0[1]
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.642 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.642    timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.756 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.756    timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.069 f  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    27.697    timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.306    28.003 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.403    28.406    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X41Y22         LUT5 (Prop_lut5_I4_O)        0.124    28.530 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=3, routed)           0.677    29.207    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124    29.331 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.637    29.967    L_reg/timerseg_OBUF[1]_inst_i_1_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I4_O)        0.124    30.091 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.156    31.247    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X48Y25         LUT3 (Prop_lut3_I0_O)        0.124    31.371 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.378    35.750    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    39.297 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.297    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.132ns  (logic 11.378ns (33.335%)  route 22.754ns (66.665%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=1 LUT4=8 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.565     5.149    L_reg/clk_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  L_reg/D_registers_q_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.419     5.568 f  L_reg/D_registers_q_reg[4][9]/Q
                         net (fo=15, routed)          1.630     7.198    L_reg/D_registers_q_reg[4][9]_0[3]
    SLICE_X44Y28         LUT2 (Prop_lut2_I0_O)        0.299     7.497 r  L_reg/L_3640316f_remainder0__0_carry_i_20/O
                         net (fo=3, routed)           0.659     8.156    L_reg/L_3640316f_remainder0__0_carry_i_20_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.280 r  L_reg/L_3640316f_remainder0__0_carry_i_15__0/O
                         net (fo=2, routed)           0.637     8.917    L_reg/L_3640316f_remainder0__0_carry_i_15__0_n_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124     9.041 f  L_reg/L_3640316f_remainder0__0_carry_i_21__0/O
                         net (fo=3, routed)           0.869     9.910    L_reg/L_3640316f_remainder0__0_carry_i_21__0_n_0
    SLICE_X45Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.034 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.668    10.702    L_reg/D_registers_q_reg[4][6]_0
    SLICE_X44Y27         LUT4 (Prop_lut4_I2_O)        0.152    10.854 r  L_reg/L_3640316f_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.743    11.598    L_reg/L_3640316f_remainder0__0_carry_i_9_n_0
    SLICE_X43Y26         LUT5 (Prop_lut5_I3_O)        0.326    11.924 r  L_reg/L_3640316f_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.924    timerseg_driver/decimal_renderer/i__carry__0_i_17__1_0[1]
    SLICE_X43Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.474 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.474    timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.588 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.588    timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry__0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.922 f  timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.843    13.765    L_reg/L_3640316f_remainder0_1[9]
    SLICE_X40Y27         LUT5 (Prop_lut5_I2_O)        0.303    14.068 f  L_reg/i__carry__0_i_17__2/O
                         net (fo=11, routed)          0.667    14.735    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.152    14.887 r  L_reg/i__carry__0_i_25/O
                         net (fo=4, routed)           0.671    15.558    L_reg/i__carry__0_i_25_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I0_O)        0.332    15.890 r  L_reg/i__carry_i_18__3/O
                         net (fo=4, routed)           1.069    16.958    L_reg/i__carry_i_18__3_n_0
    SLICE_X40Y25         LUT5 (Prop_lut5_I1_O)        0.152    17.110 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.681    17.792    L_reg/i__carry_i_12__1_n_0
    SLICE_X38Y25         LUT3 (Prop_lut3_I1_O)        0.355    18.147 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.676    18.822    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X38Y26         LUT4 (Prop_lut4_I3_O)        0.331    19.153 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.879    20.033    L_reg/D_registers_q_reg[4][8]_0[2]
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    20.157 r  L_reg/i__carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    20.157    timerseg_driver/decimal_renderer/i__carry__0_i_12__2_0[2]
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.555 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.555    timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.889 f  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.937    21.826    L_reg/i__carry__0_i_10__3[1]
    SLICE_X39Y24         LUT5 (Prop_lut5_I4_O)        0.303    22.129 r  L_reg/i__carry_i_25__1/O
                         net (fo=13, routed)          1.195    23.324    L_reg/D_registers_q_reg[4][2]_1
    SLICE_X39Y23         LUT6 (Prop_lut6_I4_O)        0.124    23.448 f  L_reg/i__carry_i_18__2/O
                         net (fo=2, routed)           0.824    24.272    L_reg/i__carry_i_18__2_n_0
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.124    24.396 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.624    25.020    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.124    25.144 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.824    25.968    L_reg/i__carry_i_12__3_n_0
    SLICE_X40Y21         LUT4 (Prop_lut4_I0_O)        0.124    26.092 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.092    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_13_0[1]
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.642 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.642    timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.756 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.756    timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.069 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    27.697    timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.306    28.003 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.403    28.406    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X41Y22         LUT5 (Prop_lut5_I4_O)        0.124    28.530 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=3, routed)           0.809    29.339    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I5_O)        0.124    29.463 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           1.032    30.495    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X44Y25         LUT6 (Prop_lut6_I0_O)        0.124    30.619 f  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.236    31.854    L_reg/timerseg[1]
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.152    32.006 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.550    35.557    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.725    39.281 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.281    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.999ns  (logic 11.378ns (33.465%)  route 22.621ns (66.535%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=1 LUT4=8 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.565     5.149    L_reg/clk_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  L_reg/D_registers_q_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.419     5.568 f  L_reg/D_registers_q_reg[4][9]/Q
                         net (fo=15, routed)          1.630     7.198    L_reg/D_registers_q_reg[4][9]_0[3]
    SLICE_X44Y28         LUT2 (Prop_lut2_I0_O)        0.299     7.497 r  L_reg/L_3640316f_remainder0__0_carry_i_20/O
                         net (fo=3, routed)           0.659     8.156    L_reg/L_3640316f_remainder0__0_carry_i_20_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.280 r  L_reg/L_3640316f_remainder0__0_carry_i_15__0/O
                         net (fo=2, routed)           0.637     8.917    L_reg/L_3640316f_remainder0__0_carry_i_15__0_n_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124     9.041 f  L_reg/L_3640316f_remainder0__0_carry_i_21__0/O
                         net (fo=3, routed)           0.869     9.910    L_reg/L_3640316f_remainder0__0_carry_i_21__0_n_0
    SLICE_X45Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.034 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.668    10.702    L_reg/D_registers_q_reg[4][6]_0
    SLICE_X44Y27         LUT4 (Prop_lut4_I2_O)        0.152    10.854 r  L_reg/L_3640316f_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.743    11.598    L_reg/L_3640316f_remainder0__0_carry_i_9_n_0
    SLICE_X43Y26         LUT5 (Prop_lut5_I3_O)        0.326    11.924 r  L_reg/L_3640316f_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.924    timerseg_driver/decimal_renderer/i__carry__0_i_17__1_0[1]
    SLICE_X43Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.474 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.474    timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.588 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.588    timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry__0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.922 f  timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.843    13.765    L_reg/L_3640316f_remainder0_1[9]
    SLICE_X40Y27         LUT5 (Prop_lut5_I2_O)        0.303    14.068 f  L_reg/i__carry__0_i_17__2/O
                         net (fo=11, routed)          0.667    14.735    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.152    14.887 r  L_reg/i__carry__0_i_25/O
                         net (fo=4, routed)           0.671    15.558    L_reg/i__carry__0_i_25_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I0_O)        0.332    15.890 r  L_reg/i__carry_i_18__3/O
                         net (fo=4, routed)           1.069    16.958    L_reg/i__carry_i_18__3_n_0
    SLICE_X40Y25         LUT5 (Prop_lut5_I1_O)        0.152    17.110 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.681    17.792    L_reg/i__carry_i_12__1_n_0
    SLICE_X38Y25         LUT3 (Prop_lut3_I1_O)        0.355    18.147 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.676    18.822    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X38Y26         LUT4 (Prop_lut4_I3_O)        0.331    19.153 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.879    20.033    L_reg/D_registers_q_reg[4][8]_0[2]
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    20.157 r  L_reg/i__carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    20.157    timerseg_driver/decimal_renderer/i__carry__0_i_12__2_0[2]
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.555 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.555    timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.889 f  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.937    21.826    L_reg/i__carry__0_i_10__3[1]
    SLICE_X39Y24         LUT5 (Prop_lut5_I4_O)        0.303    22.129 r  L_reg/i__carry_i_25__1/O
                         net (fo=13, routed)          1.195    23.324    L_reg/D_registers_q_reg[4][2]_1
    SLICE_X39Y23         LUT6 (Prop_lut6_I4_O)        0.124    23.448 f  L_reg/i__carry_i_18__2/O
                         net (fo=2, routed)           0.824    24.272    L_reg/i__carry_i_18__2_n_0
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.124    24.396 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.624    25.020    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.124    25.144 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.824    25.968    L_reg/i__carry_i_12__3_n_0
    SLICE_X40Y21         LUT4 (Prop_lut4_I0_O)        0.124    26.092 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.092    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_13_0[1]
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.642 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.642    timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.756 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.756    timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.069 f  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    27.697    timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.306    28.003 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.403    28.406    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X41Y22         LUT5 (Prop_lut5_I4_O)        0.124    28.530 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=3, routed)           0.809    29.339    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I5_O)        0.124    29.463 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           1.032    30.495    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X44Y25         LUT6 (Prop_lut6_I0_O)        0.124    30.619 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.243    31.862    L_reg/timerseg[1]
    SLICE_X48Y25         LUT4 (Prop_lut4_I1_O)        0.152    32.014 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.410    35.423    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.725    39.148 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.148    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.988ns  (logic 11.204ns (32.966%)  route 22.783ns (67.034%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=1 LUT4=8 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.565     5.149    L_reg/clk_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  L_reg/D_registers_q_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.419     5.568 f  L_reg/D_registers_q_reg[4][9]/Q
                         net (fo=15, routed)          1.630     7.198    L_reg/D_registers_q_reg[4][9]_0[3]
    SLICE_X44Y28         LUT2 (Prop_lut2_I0_O)        0.299     7.497 r  L_reg/L_3640316f_remainder0__0_carry_i_20/O
                         net (fo=3, routed)           0.659     8.156    L_reg/L_3640316f_remainder0__0_carry_i_20_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.280 r  L_reg/L_3640316f_remainder0__0_carry_i_15__0/O
                         net (fo=2, routed)           0.637     8.917    L_reg/L_3640316f_remainder0__0_carry_i_15__0_n_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124     9.041 f  L_reg/L_3640316f_remainder0__0_carry_i_21__0/O
                         net (fo=3, routed)           0.869     9.910    L_reg/L_3640316f_remainder0__0_carry_i_21__0_n_0
    SLICE_X45Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.034 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.668    10.702    L_reg/D_registers_q_reg[4][6]_0
    SLICE_X44Y27         LUT4 (Prop_lut4_I2_O)        0.152    10.854 r  L_reg/L_3640316f_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.743    11.598    L_reg/L_3640316f_remainder0__0_carry_i_9_n_0
    SLICE_X43Y26         LUT5 (Prop_lut5_I3_O)        0.326    11.924 r  L_reg/L_3640316f_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.924    timerseg_driver/decimal_renderer/i__carry__0_i_17__1_0[1]
    SLICE_X43Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.474 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.474    timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.588 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.588    timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry__0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.922 f  timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.843    13.765    L_reg/L_3640316f_remainder0_1[9]
    SLICE_X40Y27         LUT5 (Prop_lut5_I2_O)        0.303    14.068 f  L_reg/i__carry__0_i_17__2/O
                         net (fo=11, routed)          0.667    14.735    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.152    14.887 r  L_reg/i__carry__0_i_25/O
                         net (fo=4, routed)           0.671    15.558    L_reg/i__carry__0_i_25_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I0_O)        0.332    15.890 r  L_reg/i__carry_i_18__3/O
                         net (fo=4, routed)           1.069    16.958    L_reg/i__carry_i_18__3_n_0
    SLICE_X40Y25         LUT5 (Prop_lut5_I1_O)        0.152    17.110 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.681    17.792    L_reg/i__carry_i_12__1_n_0
    SLICE_X38Y25         LUT3 (Prop_lut3_I1_O)        0.355    18.147 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.676    18.822    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X38Y26         LUT4 (Prop_lut4_I3_O)        0.331    19.153 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.879    20.033    L_reg/D_registers_q_reg[4][8]_0[2]
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    20.157 r  L_reg/i__carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    20.157    timerseg_driver/decimal_renderer/i__carry__0_i_12__2_0[2]
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.555 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.555    timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.889 f  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.937    21.826    L_reg/i__carry__0_i_10__3[1]
    SLICE_X39Y24         LUT5 (Prop_lut5_I4_O)        0.303    22.129 r  L_reg/i__carry_i_25__1/O
                         net (fo=13, routed)          1.195    23.324    L_reg/D_registers_q_reg[4][2]_1
    SLICE_X39Y23         LUT6 (Prop_lut6_I4_O)        0.124    23.448 f  L_reg/i__carry_i_18__2/O
                         net (fo=2, routed)           0.824    24.272    L_reg/i__carry_i_18__2_n_0
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.124    24.396 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.624    25.020    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.124    25.144 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.824    25.968    L_reg/i__carry_i_12__3_n_0
    SLICE_X40Y21         LUT4 (Prop_lut4_I0_O)        0.124    26.092 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.092    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_13_0[1]
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.642 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.642    timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.756 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.756    timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.069 f  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    27.697    timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.306    28.003 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.403    28.406    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X41Y22         LUT5 (Prop_lut5_I4_O)        0.124    28.530 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=3, routed)           0.809    29.339    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I5_O)        0.124    29.463 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           1.032    30.495    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X44Y25         LUT6 (Prop_lut6_I0_O)        0.124    30.619 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.031    31.650    L_reg/timerseg[1]
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124    31.774 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.784    35.558    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    39.137 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.137    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.861ns  (logic 11.199ns (33.073%)  route 22.662ns (66.927%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=1 LUT4=8 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.565     5.149    L_reg/clk_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  L_reg/D_registers_q_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.419     5.568 f  L_reg/D_registers_q_reg[4][9]/Q
                         net (fo=15, routed)          1.630     7.198    L_reg/D_registers_q_reg[4][9]_0[3]
    SLICE_X44Y28         LUT2 (Prop_lut2_I0_O)        0.299     7.497 r  L_reg/L_3640316f_remainder0__0_carry_i_20/O
                         net (fo=3, routed)           0.659     8.156    L_reg/L_3640316f_remainder0__0_carry_i_20_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.280 r  L_reg/L_3640316f_remainder0__0_carry_i_15__0/O
                         net (fo=2, routed)           0.637     8.917    L_reg/L_3640316f_remainder0__0_carry_i_15__0_n_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I1_O)        0.124     9.041 f  L_reg/L_3640316f_remainder0__0_carry_i_21__0/O
                         net (fo=3, routed)           0.869     9.910    L_reg/L_3640316f_remainder0__0_carry_i_21__0_n_0
    SLICE_X45Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.034 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.668    10.702    L_reg/D_registers_q_reg[4][6]_0
    SLICE_X44Y27         LUT4 (Prop_lut4_I2_O)        0.152    10.854 r  L_reg/L_3640316f_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.743    11.598    L_reg/L_3640316f_remainder0__0_carry_i_9_n_0
    SLICE_X43Y26         LUT5 (Prop_lut5_I3_O)        0.326    11.924 r  L_reg/L_3640316f_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.924    timerseg_driver/decimal_renderer/i__carry__0_i_17__1_0[1]
    SLICE_X43Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.474 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.474    timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.588 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.588    timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry__0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.922 f  timerseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.843    13.765    L_reg/L_3640316f_remainder0_1[9]
    SLICE_X40Y27         LUT5 (Prop_lut5_I2_O)        0.303    14.068 f  L_reg/i__carry__0_i_17__2/O
                         net (fo=11, routed)          0.667    14.735    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.152    14.887 r  L_reg/i__carry__0_i_25/O
                         net (fo=4, routed)           0.671    15.558    L_reg/i__carry__0_i_25_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I0_O)        0.332    15.890 r  L_reg/i__carry_i_18__3/O
                         net (fo=4, routed)           1.069    16.958    L_reg/i__carry_i_18__3_n_0
    SLICE_X40Y25         LUT5 (Prop_lut5_I1_O)        0.152    17.110 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.681    17.792    L_reg/i__carry_i_12__1_n_0
    SLICE_X38Y25         LUT3 (Prop_lut3_I1_O)        0.355    18.147 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.676    18.822    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X38Y26         LUT4 (Prop_lut4_I3_O)        0.331    19.153 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.879    20.033    L_reg/D_registers_q_reg[4][8]_0[2]
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    20.157 r  L_reg/i__carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    20.157    timerseg_driver/decimal_renderer/i__carry__0_i_12__2_0[2]
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.555 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.555    timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.889 f  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.937    21.826    L_reg/i__carry__0_i_10__3[1]
    SLICE_X39Y24         LUT5 (Prop_lut5_I4_O)        0.303    22.129 r  L_reg/i__carry_i_25__1/O
                         net (fo=13, routed)          1.195    23.324    L_reg/D_registers_q_reg[4][2]_1
    SLICE_X39Y23         LUT6 (Prop_lut6_I4_O)        0.124    23.448 f  L_reg/i__carry_i_18__2/O
                         net (fo=2, routed)           0.824    24.272    L_reg/i__carry_i_18__2_n_0
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.124    24.396 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.624    25.020    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.124    25.144 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.824    25.968    L_reg/i__carry_i_12__3_n_0
    SLICE_X40Y21         LUT4 (Prop_lut4_I0_O)        0.124    26.092 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.092    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_13_0[1]
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.642 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.642    timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.756 r  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.756    timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.069 f  timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    27.697    timerseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X41Y23         LUT4 (Prop_lut4_I0_O)        0.306    28.003 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.403    28.406    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X41Y22         LUT5 (Prop_lut5_I4_O)        0.124    28.530 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=3, routed)           0.809    29.339    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I5_O)        0.124    29.463 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           1.032    30.495    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X44Y25         LUT6 (Prop_lut6_I0_O)        0.124    30.619 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.243    31.862    L_reg/timerseg[1]
    SLICE_X48Y25         LUT4 (Prop_lut4_I3_O)        0.124    31.986 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.451    35.437    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    39.011 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.011    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[5][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.467ns  (logic 11.139ns (33.284%)  route 22.328ns (66.716%))
  Logic Levels:           30  (CARRY4=7 LUT2=5 LUT3=1 LUT4=4 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  L_reg/D_registers_q_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.478     5.625 f  L_reg/D_registers_q_reg[5][8]/Q
                         net (fo=17, routed)          1.495     7.121    L_reg/Q[1]
    SLICE_X41Y32         LUT3 (Prop_lut3_I1_O)        0.323     7.444 f  L_reg/L_3640316f_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.618     8.062    L_reg/L_3640316f_remainder0__0_carry_i_19_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I5_O)        0.326     8.388 r  L_reg/L_3640316f_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.702     9.090    L_reg/L_3640316f_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y31         LUT2 (Prop_lut2_I1_O)        0.124     9.214 f  L_reg/L_3640316f_remainder0__0_carry_i_14/O
                         net (fo=6, routed)           0.694     9.908    L_reg/L_3640316f_remainder0__0_carry_i_14_n_0
    SLICE_X42Y32         LUT4 (Prop_lut4_I0_O)        0.148    10.056 r  L_reg/L_3640316f_remainder0__0_carry_i_12/O
                         net (fo=4, routed)           1.056    11.112    L_reg/L_3640316f_remainder0__0_carry_i_12_n_0
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.356    11.468 r  L_reg/L_3640316f_remainder0__0_carry_i_17__0/O
                         net (fo=1, routed)           0.415    11.883    L_reg/L_3640316f_remainder0__0_carry_i_17__0_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.326    12.209 r  L_reg/L_3640316f_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.209    aseg_driver/decimal_renderer/i__carry__1_i_12__0_0[2]
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.607 r  aseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.607    aseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.721 r  aseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.721    aseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry__0_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.960 r  aseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.955    13.915    L_reg/L_3640316f_remainder0[10]
    SLICE_X41Y34         LUT5 (Prop_lut5_I1_O)        0.302    14.217 r  L_reg/i__carry__1_i_11__0/O
                         net (fo=8, routed)           0.656    14.874    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X40Y34         LUT4 (Prop_lut4_I3_O)        0.150    15.024 r  L_reg/i__carry__0_i_16/O
                         net (fo=7, routed)           0.932    15.956    L_reg/i__carry__0_i_16_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I0_O)        0.326    16.282 f  L_reg/i__carry_i_17__0/O
                         net (fo=4, routed)           1.211    17.492    L_reg/i__carry_i_17__0_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I3_O)        0.124    17.616 f  L_reg/i__carry_i_11__0/O
                         net (fo=4, routed)           1.038    18.654    L_reg/i__carry_i_11__0_n_0
    SLICE_X38Y32         LUT2 (Prop_lut2_I1_O)        0.146    18.800 f  L_reg/i__carry_i_13__0/O
                         net (fo=3, routed)           0.336    19.137    L_reg/i__carry_i_13__0_n_0
    SLICE_X38Y31         LUT2 (Prop_lut2_I1_O)        0.328    19.465 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.472    19.936    aseg_driver/decimal_renderer/i__carry__0_i_10__1[0]
    SLICE_X39Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.462 r  aseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.462    aseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.701 r  aseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.807    21.508    L_reg/i__carry__0_i_14[2]
    SLICE_X35Y33         LUT5 (Prop_lut5_I1_O)        0.302    21.810 r  L_reg/i__carry_i_22__0/O
                         net (fo=6, routed)           0.825    22.635    aseg_driver/decimal_renderer/i__carry__0_i_11__0
    SLICE_X34Y31         LUT5 (Prop_lut5_I0_O)        0.124    22.759 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.433    24.192    L_reg/i__carry_i_18__0_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I0_O)        0.124    24.316 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.631    24.947    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X34Y31         LUT5 (Prop_lut5_I3_O)        0.124    25.071 r  L_reg/i__carry_i_18__0/O
                         net (fo=3, routed)           0.967    26.038    L_reg/i__carry_i_18__0_n_0
    SLICE_X33Y32         LUT2 (Prop_lut2_I1_O)        0.124    26.162 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.477    26.639    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X32Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.165 r  aseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.165    aseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.478 r  aseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    28.106    aseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X33Y33         LUT4 (Prop_lut4_I0_O)        0.306    28.412 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.288    28.700    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.124    28.824 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.820    29.644    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X31Y32         LUT4 (Prop_lut4_I0_O)        0.124    29.768 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_9/O
                         net (fo=3, routed)           1.008    30.776    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_0
    SLICE_X35Y32         LUT5 (Prop_lut5_I3_O)        0.124    30.900 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_6/O
                         net (fo=6, routed)           0.825    31.726    L_reg/aseg[1]
    SLICE_X35Y33         LUT5 (Prop_lut5_I4_O)        0.154    31.880 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.038    34.917    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.697    38.615 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.615    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[5][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.333ns  (logic 10.935ns (32.805%)  route 22.398ns (67.195%))
  Logic Levels:           30  (CARRY4=7 LUT2=5 LUT3=1 LUT4=4 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  L_reg/D_registers_q_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.478     5.625 f  L_reg/D_registers_q_reg[5][8]/Q
                         net (fo=17, routed)          1.495     7.121    L_reg/Q[1]
    SLICE_X41Y32         LUT3 (Prop_lut3_I1_O)        0.323     7.444 f  L_reg/L_3640316f_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.618     8.062    L_reg/L_3640316f_remainder0__0_carry_i_19_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I5_O)        0.326     8.388 r  L_reg/L_3640316f_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.702     9.090    L_reg/L_3640316f_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y31         LUT2 (Prop_lut2_I1_O)        0.124     9.214 f  L_reg/L_3640316f_remainder0__0_carry_i_14/O
                         net (fo=6, routed)           0.694     9.908    L_reg/L_3640316f_remainder0__0_carry_i_14_n_0
    SLICE_X42Y32         LUT4 (Prop_lut4_I0_O)        0.148    10.056 r  L_reg/L_3640316f_remainder0__0_carry_i_12/O
                         net (fo=4, routed)           1.056    11.112    L_reg/L_3640316f_remainder0__0_carry_i_12_n_0
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.356    11.468 r  L_reg/L_3640316f_remainder0__0_carry_i_17__0/O
                         net (fo=1, routed)           0.415    11.883    L_reg/L_3640316f_remainder0__0_carry_i_17__0_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.326    12.209 r  L_reg/L_3640316f_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.209    aseg_driver/decimal_renderer/i__carry__1_i_12__0_0[2]
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.607 r  aseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.607    aseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.721 r  aseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.721    aseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry__0_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.960 r  aseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.955    13.915    L_reg/L_3640316f_remainder0[10]
    SLICE_X41Y34         LUT5 (Prop_lut5_I1_O)        0.302    14.217 r  L_reg/i__carry__1_i_11__0/O
                         net (fo=8, routed)           0.656    14.874    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X40Y34         LUT4 (Prop_lut4_I3_O)        0.150    15.024 r  L_reg/i__carry__0_i_16/O
                         net (fo=7, routed)           0.932    15.956    L_reg/i__carry__0_i_16_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I0_O)        0.326    16.282 f  L_reg/i__carry_i_17__0/O
                         net (fo=4, routed)           1.211    17.492    L_reg/i__carry_i_17__0_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I3_O)        0.124    17.616 f  L_reg/i__carry_i_11__0/O
                         net (fo=4, routed)           1.038    18.654    L_reg/i__carry_i_11__0_n_0
    SLICE_X38Y32         LUT2 (Prop_lut2_I1_O)        0.146    18.800 f  L_reg/i__carry_i_13__0/O
                         net (fo=3, routed)           0.336    19.137    L_reg/i__carry_i_13__0_n_0
    SLICE_X38Y31         LUT2 (Prop_lut2_I1_O)        0.328    19.465 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.472    19.936    aseg_driver/decimal_renderer/i__carry__0_i_10__1[0]
    SLICE_X39Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.462 r  aseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.462    aseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.701 r  aseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.807    21.508    L_reg/i__carry__0_i_14[2]
    SLICE_X35Y33         LUT5 (Prop_lut5_I1_O)        0.302    21.810 r  L_reg/i__carry_i_22__0/O
                         net (fo=6, routed)           0.825    22.635    aseg_driver/decimal_renderer/i__carry__0_i_11__0
    SLICE_X34Y31         LUT5 (Prop_lut5_I0_O)        0.124    22.759 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.433    24.192    L_reg/i__carry_i_18__0_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I0_O)        0.124    24.316 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.631    24.947    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X34Y31         LUT5 (Prop_lut5_I3_O)        0.124    25.071 r  L_reg/i__carry_i_18__0/O
                         net (fo=3, routed)           0.967    26.038    L_reg/i__carry_i_18__0_n_0
    SLICE_X33Y32         LUT2 (Prop_lut2_I1_O)        0.124    26.162 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.477    26.639    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X32Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.165 r  aseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.165    aseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.478 f  aseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    28.106    aseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X33Y33         LUT4 (Prop_lut4_I0_O)        0.306    28.412 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.288    28.700    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.124    28.824 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.820    29.644    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X31Y32         LUT4 (Prop_lut4_I0_O)        0.124    29.768 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_9/O
                         net (fo=3, routed)           1.008    30.776    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_0
    SLICE_X35Y32         LUT5 (Prop_lut5_I3_O)        0.124    30.900 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_6/O
                         net (fo=6, routed)           0.825    31.726    L_reg/aseg[1]
    SLICE_X35Y33         LUT5 (Prop_lut5_I0_O)        0.124    31.850 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.108    34.958    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    38.481 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.481    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[5][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.078ns  (logic 11.171ns (33.771%)  route 21.907ns (66.229%))
  Logic Levels:           30  (CARRY4=7 LUT2=5 LUT3=1 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  L_reg/D_registers_q_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.478     5.625 f  L_reg/D_registers_q_reg[5][8]/Q
                         net (fo=17, routed)          1.495     7.121    L_reg/Q[1]
    SLICE_X41Y32         LUT3 (Prop_lut3_I1_O)        0.323     7.444 f  L_reg/L_3640316f_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.618     8.062    L_reg/L_3640316f_remainder0__0_carry_i_19_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I5_O)        0.326     8.388 r  L_reg/L_3640316f_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.702     9.090    L_reg/L_3640316f_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y31         LUT2 (Prop_lut2_I1_O)        0.124     9.214 f  L_reg/L_3640316f_remainder0__0_carry_i_14/O
                         net (fo=6, routed)           0.694     9.908    L_reg/L_3640316f_remainder0__0_carry_i_14_n_0
    SLICE_X42Y32         LUT4 (Prop_lut4_I0_O)        0.148    10.056 r  L_reg/L_3640316f_remainder0__0_carry_i_12/O
                         net (fo=4, routed)           1.056    11.112    L_reg/L_3640316f_remainder0__0_carry_i_12_n_0
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.356    11.468 r  L_reg/L_3640316f_remainder0__0_carry_i_17__0/O
                         net (fo=1, routed)           0.415    11.883    L_reg/L_3640316f_remainder0__0_carry_i_17__0_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.326    12.209 r  L_reg/L_3640316f_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.209    aseg_driver/decimal_renderer/i__carry__1_i_12__0_0[2]
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.607 r  aseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.607    aseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.721 r  aseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.721    aseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry__0_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.960 r  aseg_driver/decimal_renderer/L_3640316f_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.955    13.915    L_reg/L_3640316f_remainder0[10]
    SLICE_X41Y34         LUT5 (Prop_lut5_I1_O)        0.302    14.217 r  L_reg/i__carry__1_i_11__0/O
                         net (fo=8, routed)           0.656    14.874    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X40Y34         LUT4 (Prop_lut4_I3_O)        0.150    15.024 r  L_reg/i__carry__0_i_16/O
                         net (fo=7, routed)           0.932    15.956    L_reg/i__carry__0_i_16_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I0_O)        0.326    16.282 f  L_reg/i__carry_i_17__0/O
                         net (fo=4, routed)           1.211    17.492    L_reg/i__carry_i_17__0_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I3_O)        0.124    17.616 f  L_reg/i__carry_i_11__0/O
                         net (fo=4, routed)           1.038    18.654    L_reg/i__carry_i_11__0_n_0
    SLICE_X38Y32         LUT2 (Prop_lut2_I1_O)        0.146    18.800 f  L_reg/i__carry_i_13__0/O
                         net (fo=3, routed)           0.336    19.137    L_reg/i__carry_i_13__0_n_0
    SLICE_X38Y31         LUT2 (Prop_lut2_I1_O)        0.328    19.465 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.472    19.936    aseg_driver/decimal_renderer/i__carry__0_i_10__1[0]
    SLICE_X39Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.462 r  aseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.462    aseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.701 r  aseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.807    21.508    L_reg/i__carry__0_i_14[2]
    SLICE_X35Y33         LUT5 (Prop_lut5_I1_O)        0.302    21.810 r  L_reg/i__carry_i_22__0/O
                         net (fo=6, routed)           0.825    22.635    aseg_driver/decimal_renderer/i__carry__0_i_11__0
    SLICE_X34Y31         LUT5 (Prop_lut5_I0_O)        0.124    22.759 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.433    24.192    L_reg/i__carry_i_18__0_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I0_O)        0.124    24.316 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.631    24.947    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X34Y31         LUT5 (Prop_lut5_I3_O)        0.124    25.071 r  L_reg/i__carry_i_18__0/O
                         net (fo=3, routed)           0.967    26.038    L_reg/i__carry_i_18__0_n_0
    SLICE_X33Y32         LUT2 (Prop_lut2_I1_O)        0.124    26.162 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.477    26.639    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X32Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.165 r  aseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.165    aseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.478 r  aseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    28.106    aseg_driver/decimal_renderer/L_3640316f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X33Y33         LUT4 (Prop_lut4_I0_O)        0.306    28.412 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.288    28.700    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.124    28.824 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.815    29.639    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X31Y32         LUT6 (Prop_lut6_I5_O)        0.124    29.763 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.632    30.396    L_reg/aseg_OBUF[1]_inst_i_1_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I0_O)        0.124    30.520 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.043    31.562    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I4_O)        0.152    31.714 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.780    34.494    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.731    38.225 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    38.225    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     2.025    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.247 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.247    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     2.008    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.284 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.284    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.802ns  (logic 1.367ns (75.822%)  route 0.436ns (24.178%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.436     2.113    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.338 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.338    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.812ns  (logic 1.396ns (77.067%)  route 0.415ns (22.933%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.593     1.537    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDPE (Prop_fdpe_C_Q)         0.164     1.701 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.415     2.116    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.348 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.348    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     2.098    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.379 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.379    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.062ns  (logic 1.439ns (69.780%)  route 0.623ns (30.220%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X64Y54         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  cond_butt_next_play/D_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.216     1.917    cond_butt_next_play/D_ctr_q_reg[13]
    SLICE_X65Y52         LUT6 (Prop_lut6_I3_O)        0.045     1.962 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.407     2.369    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.599 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.599    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_160594565[1].cond_butt_sel_desel/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.084ns  (logic 1.415ns (67.915%)  route 0.669ns (32.085%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.593     1.537    forLoop_idx_0_160594565[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  forLoop_idx_0_160594565[1].cond_butt_sel_desel/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_160594565[1].cond_butt_sel_desel/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.230     1.908    forLoop_idx_0_160594565[1].cond_butt_sel_desel/D_ctr_q_reg[15]
    SLICE_X63Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.953 r  forLoop_idx_0_160594565[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=5, routed)           0.438     2.391    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.621 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.621    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.406ns (63.173%)  route 0.820ns (36.827%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.820     2.491    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.733 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.733    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.253ns  (logic 1.448ns (64.271%)  route 0.805ns (35.729%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.567     1.511    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X56Y42         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y42         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.246     1.921    bseg_driver/ctr/S[0]
    SLICE_X54Y42         LUT3 (Prop_lut3_I2_O)        0.045     1.966 r  bseg_driver/ctr/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.559     2.525    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         1.239     3.764 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.764    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.522ns (67.477%)  route 0.734ns (32.523%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.567     1.511    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X56Y42         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y42         FDRE (Prop_fdre_C_Q)         0.164     1.675 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          0.193     1.868    sr2/M_ctr_value[1]
    SLICE_X54Y42         LUT4 (Prop_lut4_I1_O)        0.048     1.916 r  sr2/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.541     2.456    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         1.310     3.767 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.767    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_369264417[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.385ns  (logic 1.619ns (36.913%)  route 2.766ns (63.087%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.766     4.261    forLoop_idx_0_369264417[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X48Y57         LUT1 (Prop_lut1_I0_O)        0.124     4.385 r  forLoop_idx_0_369264417[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.385    forLoop_idx_0_369264417[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X48Y57         FDRE                                         r  forLoop_idx_0_369264417[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.440     4.844    forLoop_idx_0_369264417[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X48Y57         FDRE                                         r  forLoop_idx_0_369264417[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_369264417[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.289ns  (logic 1.617ns (37.713%)  route 2.671ns (62.287%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.671     4.165    forLoop_idx_0_369264417[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X53Y54         LUT1 (Prop_lut1_I0_O)        0.124     4.289 r  forLoop_idx_0_369264417[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.289    forLoop_idx_0_369264417[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X53Y54         FDRE                                         r  forLoop_idx_0_369264417[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.442     4.846    forLoop_idx_0_369264417[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X53Y54         FDRE                                         r  forLoop_idx_0_369264417[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.204ns  (logic 1.628ns (38.723%)  route 2.576ns (61.277%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.377    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.501 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.703     4.204    reset_cond/M_reset_cond_in
    SLICE_X65Y56         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y56         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.204ns  (logic 1.628ns (38.723%)  route 2.576ns (61.277%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.377    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.501 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.703     4.204    reset_cond/M_reset_cond_in
    SLICE_X64Y56         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.204ns  (logic 1.628ns (38.723%)  route 2.576ns (61.277%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.377    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.501 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.703     4.204    reset_cond/M_reset_cond_in
    SLICE_X64Y56         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.204ns  (logic 1.628ns (38.723%)  route 2.576ns (61.277%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.377    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.501 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.703     4.204    reset_cond/M_reset_cond_in
    SLICE_X64Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.204ns  (logic 1.628ns (38.723%)  route 2.576ns (61.277%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.377    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.501 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.703     4.204    reset_cond/M_reset_cond_in
    SLICE_X64Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_369264417[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.155ns  (logic 1.615ns (38.870%)  route 2.540ns (61.130%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.540     4.031    forLoop_idx_0_369264417[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X48Y57         LUT1 (Prop_lut1_I0_O)        0.124     4.155 r  forLoop_idx_0_369264417[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.155    forLoop_idx_0_369264417[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X48Y57         FDRE                                         r  forLoop_idx_0_369264417[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.440     4.844    forLoop_idx_0_369264417[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X48Y57         FDRE                                         r  forLoop_idx_0_369264417[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_369264417[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.148ns  (logic 1.625ns (39.167%)  route 2.524ns (60.833%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.524     4.024    forLoop_idx_0_369264417[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y50         LUT1 (Prop_lut1_I0_O)        0.124     4.148 r  forLoop_idx_0_369264417[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.148    forLoop_idx_0_369264417[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X56Y50         FDRE                                         r  forLoop_idx_0_369264417[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.444     4.848    forLoop_idx_0_369264417[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  forLoop_idx_0_369264417[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.623ns  (logic 1.622ns (44.779%)  route 2.001ns (55.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.001     3.499    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y53         LUT1 (Prop_lut1_I0_O)        0.124     3.623 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.623    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X65Y53         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y53         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_160594565[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.880ns  (logic 0.307ns (34.908%)  route 0.573ns (65.092%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.573     0.835    forLoop_idx_0_160594565[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.045     0.880 r  forLoop_idx_0_160594565[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.880    forLoop_idx_0_160594565[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_160594565[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.861     2.051    forLoop_idx_0_160594565[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_160594565[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_160594565[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.944ns  (logic 0.300ns (31.735%)  route 0.645ns (68.265%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.645     0.899    forLoop_idx_0_160594565[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.045     0.944 r  forLoop_idx_0_160594565[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.944    forLoop_idx_0_160594565[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_160594565[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.861     2.051    forLoop_idx_0_160594565[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_160594565[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.093ns  (logic 0.311ns (28.467%)  route 0.782ns (71.533%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.782     1.048    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.093 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.093    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X65Y53         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y53         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_369264417[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.313ns (23.762%)  route 1.006ns (76.238%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.006     1.274    forLoop_idx_0_369264417[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.319 r  forLoop_idx_0_369264417[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.319    forLoop_idx_0_369264417[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X56Y50         FDRE                                         r  forLoop_idx_0_369264417[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.835     2.025    forLoop_idx_0_369264417[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  forLoop_idx_0_369264417[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.325ns  (logic 0.316ns (23.873%)  route 1.009ns (76.127%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.743     1.014    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.059 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.266     1.325    reset_cond/M_reset_cond_in
    SLICE_X65Y56         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y56         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.325ns  (logic 0.316ns (23.873%)  route 1.009ns (76.127%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.743     1.014    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.059 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.266     1.325    reset_cond/M_reset_cond_in
    SLICE_X64Y56         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.325ns  (logic 0.316ns (23.873%)  route 1.009ns (76.127%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.743     1.014    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.059 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.266     1.325    reset_cond/M_reset_cond_in
    SLICE_X64Y56         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.325ns  (logic 0.316ns (23.873%)  route 1.009ns (76.127%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.743     1.014    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.059 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.266     1.325    reset_cond/M_reset_cond_in
    SLICE_X64Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.325ns  (logic 0.316ns (23.873%)  route 1.009ns (76.127%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.743     1.014    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.059 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.266     1.325    reset_cond/M_reset_cond_in
    SLICE_X64Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_369264417[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.379ns  (logic 0.304ns (22.014%)  route 1.076ns (77.986%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.076     1.334    forLoop_idx_0_369264417[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X48Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.379 r  forLoop_idx_0_369264417[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.379    forLoop_idx_0_369264417[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X48Y57         FDRE                                         r  forLoop_idx_0_369264417[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.832     2.022    forLoop_idx_0_369264417[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X48Y57         FDRE                                         r  forLoop_idx_0_369264417[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





