<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>media driver document: C:/Users/xiaoganx/temp/media-driver/media_driver/linux/common/os/i915/include/uapi/drm_fourcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">media driver document
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_28e1bb8382970ac72e8ae3b23df4a891.html">temp</a></li><li class="navelem"><a class="el" href="dir_1d943bac6d50e50732e5db1ae822ac5e.html">media-driver</a></li><li class="navelem"><a class="el" href="dir_e456d6ee09c70639d68f908051a4c34a.html">media_driver</a></li><li class="navelem"><a class="el" href="dir_242e2e001be5bb95096e4904f7c65eed.html">linux</a></li><li class="navelem"><a class="el" href="dir_0a61327d65b138644f4cc721ddf634b9.html">common</a></li><li class="navelem"><a class="el" href="dir_65fce0d38a31f6efb96d645599576d58.html">os</a></li><li class="navelem"><a class="el" href="dir_73d3937b82dd1adb76138e3b16f7aa83.html">i915</a></li><li class="navelem"><a class="el" href="dir_09d037048446052a9ebdf7431ce51783.html">include</a></li><li class="navelem"><a class="el" href="dir_2cab6224f96c9e07d717ba5be36d8093.html">uapi</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">drm_fourcc.h</div></div>
</div><!--header-->
<div class="contents">
<a href="drm__fourcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright 2011 Intel Corporation</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * Permission is hereby granted, free of charge, to any person obtaining a</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> * to deal in the Software without restriction, including without limitation</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> * and/or sell copies of the Software, and to permit persons to whom the</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> * Software is furnished to do so, subject to the following conditions:</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> *</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> * The above copyright notice and this permission notice (including the next</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> * paragraph) shall be included in all copies or substantial portions of the</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> * Software.</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> *</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> * VA LINUX SYSTEMS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment"> * OTHER DEALINGS IN THE SOFTWARE.</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment"> */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#ifndef DRM_FOURCC_H</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#define DRM_FOURCC_H</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="drm_8h.html">drm.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#if defined(__cplusplus)</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#aa22aaae0f0619113f80ec577f4cf7944">   93</a></span><span class="preprocessor">#define fourcc_code(a, b, c, d) ((__u32)(a) | ((__u32)(b) &lt;&lt; 8) | \</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">                 ((__u32)(c) &lt;&lt; 16) | ((__u32)(d) &lt;&lt; 24))</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#add1aa546a6054458dc10cc04dbe177b2">   96</a></span><span class="preprocessor">#define DRM_FORMAT_BIG_ENDIAN (1U&lt;&lt;31) </span><span class="comment">/* format is big endian instead of little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">/* Reserve 0 for the invalid format specifier */</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a0727faa756b29ca44f06c9112d5db2fd">   99</a></span><span class="preprocessor">#define DRM_FORMAT_INVALID  0</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">/* color index */</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a26038de6b025e3af7c27d14de2a9a80b">  102</a></span><span class="preprocessor">#define DRM_FORMAT_C8       fourcc_code(&#39;C&#39;, &#39;8&#39;, &#39; &#39;, &#39; &#39;) </span><span class="comment">/* [7:0] C */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span> </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">/* 8 bpp Red */</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a46e94a8f8657c3d036171293e337c2f7">  105</a></span><span class="preprocessor">#define DRM_FORMAT_R8       fourcc_code(&#39;R&#39;, &#39;8&#39;, &#39; &#39;, &#39; &#39;) </span><span class="comment">/* [7:0] R */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">/* 10 bpp Red */</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a14c9310cc1abfa843ec8fc2d56e1a47a">  108</a></span><span class="preprocessor">#define DRM_FORMAT_R10      fourcc_code(&#39;R&#39;, &#39;1&#39;, &#39;0&#39;, &#39; &#39;) </span><span class="comment">/* [15:0] x:R 6:10 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">/* 12 bpp Red */</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a11afe933c9e0fa77cd417413cd563b1c">  111</a></span><span class="preprocessor">#define DRM_FORMAT_R12      fourcc_code(&#39;R&#39;, &#39;1&#39;, &#39;2&#39;, &#39; &#39;) </span><span class="comment">/* [15:0] x:R 4:12 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">/* 16 bpp Red */</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a1f1e0254e71347fe36dca3a2c713d456">  114</a></span><span class="preprocessor">#define DRM_FORMAT_R16      fourcc_code(&#39;R&#39;, &#39;1&#39;, &#39;6&#39;, &#39; &#39;) </span><span class="comment">/* [15:0] R little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">/* 16 bpp RG */</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a78b2d25c5a7e3dec169802edf12f6fb8">  117</a></span><span class="preprocessor">#define DRM_FORMAT_RG88     fourcc_code(&#39;R&#39;, &#39;G&#39;, &#39;8&#39;, &#39;8&#39;) </span><span class="comment">/* [15:0] R:G 8:8 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a737e2928777991d58b5e8cd65bc5c949">  118</a></span><span class="preprocessor">#define DRM_FORMAT_GR88     fourcc_code(&#39;G&#39;, &#39;R&#39;, &#39;8&#39;, &#39;8&#39;) </span><span class="comment">/* [15:0] G:R 8:8 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">/* 32 bpp RG */</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#adb32a8796ec9acfc0f787313a3ef8017">  121</a></span><span class="preprocessor">#define DRM_FORMAT_RG1616   fourcc_code(&#39;R&#39;, &#39;G&#39;, &#39;3&#39;, &#39;2&#39;) </span><span class="comment">/* [31:0] R:G 16:16 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#aa34ab4830b6df29f78f2760e02742daa">  122</a></span><span class="preprocessor">#define DRM_FORMAT_GR1616   fourcc_code(&#39;G&#39;, &#39;R&#39;, &#39;3&#39;, &#39;2&#39;) </span><span class="comment">/* [31:0] G:R 16:16 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">/* 8 bpp RGB */</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#aea4070ce3549584f88c41c4d8b561777">  125</a></span><span class="preprocessor">#define DRM_FORMAT_RGB332   fourcc_code(&#39;R&#39;, &#39;G&#39;, &#39;B&#39;, &#39;8&#39;) </span><span class="comment">/* [7:0] R:G:B 3:3:2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ae5e6a7a51c0baae7caa16176b9868d83">  126</a></span><span class="preprocessor">#define DRM_FORMAT_BGR233   fourcc_code(&#39;B&#39;, &#39;G&#39;, &#39;R&#39;, &#39;8&#39;) </span><span class="comment">/* [7:0] B:G:R 2:3:3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">/* 16 bpp RGB */</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a0854d1353b434cb3e3bf99e86359512e">  129</a></span><span class="preprocessor">#define DRM_FORMAT_XRGB4444 fourcc_code(&#39;X&#39;, &#39;R&#39;, &#39;1&#39;, &#39;2&#39;) </span><span class="comment">/* [15:0] x:R:G:B 4:4:4:4 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a0bc05bae43a5abc4de16770a4bf64b11">  130</a></span><span class="preprocessor">#define DRM_FORMAT_XBGR4444 fourcc_code(&#39;X&#39;, &#39;B&#39;, &#39;1&#39;, &#39;2&#39;) </span><span class="comment">/* [15:0] x:B:G:R 4:4:4:4 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a1e0efa5c30d3d3b02df08b651e1b3ccf">  131</a></span><span class="preprocessor">#define DRM_FORMAT_RGBX4444 fourcc_code(&#39;R&#39;, &#39;X&#39;, &#39;1&#39;, &#39;2&#39;) </span><span class="comment">/* [15:0] R:G:B:x 4:4:4:4 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a8f6b74184391a45a7ebbd72ef99db0b0">  132</a></span><span class="preprocessor">#define DRM_FORMAT_BGRX4444 fourcc_code(&#39;B&#39;, &#39;X&#39;, &#39;1&#39;, &#39;2&#39;) </span><span class="comment">/* [15:0] B:G:R:x 4:4:4:4 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#aab62fef30b293a192627a34d60dad562">  134</a></span><span class="preprocessor">#define DRM_FORMAT_ARGB4444 fourcc_code(&#39;A&#39;, &#39;R&#39;, &#39;1&#39;, &#39;2&#39;) </span><span class="comment">/* [15:0] A:R:G:B 4:4:4:4 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a191481cc320561aa9eba55c50312e9cf">  135</a></span><span class="preprocessor">#define DRM_FORMAT_ABGR4444 fourcc_code(&#39;A&#39;, &#39;B&#39;, &#39;1&#39;, &#39;2&#39;) </span><span class="comment">/* [15:0] A:B:G:R 4:4:4:4 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#afba0d101e73d1ed3ce7a94b1a6081d00">  136</a></span><span class="preprocessor">#define DRM_FORMAT_RGBA4444 fourcc_code(&#39;R&#39;, &#39;A&#39;, &#39;1&#39;, &#39;2&#39;) </span><span class="comment">/* [15:0] R:G:B:A 4:4:4:4 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ac653c3953969a322fec94ae816853e5e">  137</a></span><span class="preprocessor">#define DRM_FORMAT_BGRA4444 fourcc_code(&#39;B&#39;, &#39;A&#39;, &#39;1&#39;, &#39;2&#39;) </span><span class="comment">/* [15:0] B:G:R:A 4:4:4:4 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a44e694966b989b51426d204bf3683f03">  139</a></span><span class="preprocessor">#define DRM_FORMAT_XRGB1555 fourcc_code(&#39;X&#39;, &#39;R&#39;, &#39;1&#39;, &#39;5&#39;) </span><span class="comment">/* [15:0] x:R:G:B 1:5:5:5 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a3bbacacd26edf62d86a3743539b4e078">  140</a></span><span class="preprocessor">#define DRM_FORMAT_XBGR1555 fourcc_code(&#39;X&#39;, &#39;B&#39;, &#39;1&#39;, &#39;5&#39;) </span><span class="comment">/* [15:0] x:B:G:R 1:5:5:5 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a9dbf9098084cfba9cbd4f7495d09613d">  141</a></span><span class="preprocessor">#define DRM_FORMAT_RGBX5551 fourcc_code(&#39;R&#39;, &#39;X&#39;, &#39;1&#39;, &#39;5&#39;) </span><span class="comment">/* [15:0] R:G:B:x 5:5:5:1 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ad43d5e039d62584881d412ed51fae9f5">  142</a></span><span class="preprocessor">#define DRM_FORMAT_BGRX5551 fourcc_code(&#39;B&#39;, &#39;X&#39;, &#39;1&#39;, &#39;5&#39;) </span><span class="comment">/* [15:0] B:G:R:x 5:5:5:1 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span> </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a75f0b2c3062eda00a663414ebbb91693">  144</a></span><span class="preprocessor">#define DRM_FORMAT_ARGB1555 fourcc_code(&#39;A&#39;, &#39;R&#39;, &#39;1&#39;, &#39;5&#39;) </span><span class="comment">/* [15:0] A:R:G:B 1:5:5:5 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a353384d6bc5f138862727aec670c636d">  145</a></span><span class="preprocessor">#define DRM_FORMAT_ABGR1555 fourcc_code(&#39;A&#39;, &#39;B&#39;, &#39;1&#39;, &#39;5&#39;) </span><span class="comment">/* [15:0] A:B:G:R 1:5:5:5 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#abdd06ef1b3e8e73afbfea6420a54fc5c">  146</a></span><span class="preprocessor">#define DRM_FORMAT_RGBA5551 fourcc_code(&#39;R&#39;, &#39;A&#39;, &#39;1&#39;, &#39;5&#39;) </span><span class="comment">/* [15:0] R:G:B:A 5:5:5:1 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a6136d6d3246106d6c1ce1124146af01b">  147</a></span><span class="preprocessor">#define DRM_FORMAT_BGRA5551 fourcc_code(&#39;B&#39;, &#39;A&#39;, &#39;1&#39;, &#39;5&#39;) </span><span class="comment">/* [15:0] B:G:R:A 5:5:5:1 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a29b5f1b515f36495476ec097d7a14212">  149</a></span><span class="preprocessor">#define DRM_FORMAT_RGB565   fourcc_code(&#39;R&#39;, &#39;G&#39;, &#39;1&#39;, &#39;6&#39;) </span><span class="comment">/* [15:0] R:G:B 5:6:5 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a198b6e3d5234d2aabf731f190ec0ad35">  150</a></span><span class="preprocessor">#define DRM_FORMAT_BGR565   fourcc_code(&#39;B&#39;, &#39;G&#39;, &#39;1&#39;, &#39;6&#39;) </span><span class="comment">/* [15:0] B:G:R 5:6:5 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">/* 24 bpp RGB */</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a36abf24ce8be4c2357c1cb8cf2fb74ca">  153</a></span><span class="preprocessor">#define DRM_FORMAT_RGB888   fourcc_code(&#39;R&#39;, &#39;G&#39;, &#39;2&#39;, &#39;4&#39;) </span><span class="comment">/* [23:0] R:G:B little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a0d9b89ee1afd439e88f28b59f4a4333c">  154</a></span><span class="preprocessor">#define DRM_FORMAT_BGR888   fourcc_code(&#39;B&#39;, &#39;G&#39;, &#39;2&#39;, &#39;4&#39;) </span><span class="comment">/* [23:0] B:G:R little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">/* 32 bpp RGB */</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a40b16890149e09f0ffc2b6ed074c2c5c">  157</a></span><span class="preprocessor">#define DRM_FORMAT_XRGB8888 fourcc_code(&#39;X&#39;, &#39;R&#39;, &#39;2&#39;, &#39;4&#39;) </span><span class="comment">/* [31:0] x:R:G:B 8:8:8:8 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a87ceb8320cd768f73896e52ee8420c56">  158</a></span><span class="preprocessor">#define DRM_FORMAT_XBGR8888 fourcc_code(&#39;X&#39;, &#39;B&#39;, &#39;2&#39;, &#39;4&#39;) </span><span class="comment">/* [31:0] x:B:G:R 8:8:8:8 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a3bd162f32d0eb6029482c66ff11af157">  159</a></span><span class="preprocessor">#define DRM_FORMAT_RGBX8888 fourcc_code(&#39;R&#39;, &#39;X&#39;, &#39;2&#39;, &#39;4&#39;) </span><span class="comment">/* [31:0] R:G:B:x 8:8:8:8 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#acec1ee66700e0092f47aba74b8b164ae">  160</a></span><span class="preprocessor">#define DRM_FORMAT_BGRX8888 fourcc_code(&#39;B&#39;, &#39;X&#39;, &#39;2&#39;, &#39;4&#39;) </span><span class="comment">/* [31:0] B:G:R:x 8:8:8:8 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span> </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a317515a3b13b26749c4f805ce5c45489">  162</a></span><span class="preprocessor">#define DRM_FORMAT_ARGB8888 fourcc_code(&#39;A&#39;, &#39;R&#39;, &#39;2&#39;, &#39;4&#39;) </span><span class="comment">/* [31:0] A:R:G:B 8:8:8:8 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a6d0edaaa9ca207b7f3203a3d0aa84be2">  163</a></span><span class="preprocessor">#define DRM_FORMAT_ABGR8888 fourcc_code(&#39;A&#39;, &#39;B&#39;, &#39;2&#39;, &#39;4&#39;) </span><span class="comment">/* [31:0] A:B:G:R 8:8:8:8 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#aaa9b704fc52c0679b2e32500fa49362d">  164</a></span><span class="preprocessor">#define DRM_FORMAT_RGBA8888 fourcc_code(&#39;R&#39;, &#39;A&#39;, &#39;2&#39;, &#39;4&#39;) </span><span class="comment">/* [31:0] R:G:B:A 8:8:8:8 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a833c368761f70d0a2379a6a082f9cda7">  165</a></span><span class="preprocessor">#define DRM_FORMAT_BGRA8888 fourcc_code(&#39;B&#39;, &#39;A&#39;, &#39;2&#39;, &#39;4&#39;) </span><span class="comment">/* [31:0] B:G:R:A 8:8:8:8 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ac0ae550ab373f5ab01ce74addfa55b79">  167</a></span><span class="preprocessor">#define DRM_FORMAT_XRGB2101010  fourcc_code(&#39;X&#39;, &#39;R&#39;, &#39;3&#39;, &#39;0&#39;) </span><span class="comment">/* [31:0] x:R:G:B 2:10:10:10 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#aa69587d1b0198a06634ed881e230b744">  168</a></span><span class="preprocessor">#define DRM_FORMAT_XBGR2101010  fourcc_code(&#39;X&#39;, &#39;B&#39;, &#39;3&#39;, &#39;0&#39;) </span><span class="comment">/* [31:0] x:B:G:R 2:10:10:10 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a273af584b38e6599fa575e1b3a3ef86a">  169</a></span><span class="preprocessor">#define DRM_FORMAT_RGBX1010102  fourcc_code(&#39;R&#39;, &#39;X&#39;, &#39;3&#39;, &#39;0&#39;) </span><span class="comment">/* [31:0] R:G:B:x 10:10:10:2 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a75055673434fd192b03a4a8e222dfa0e">  170</a></span><span class="preprocessor">#define DRM_FORMAT_BGRX1010102  fourcc_code(&#39;B&#39;, &#39;X&#39;, &#39;3&#39;, &#39;0&#39;) </span><span class="comment">/* [31:0] B:G:R:x 10:10:10:2 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a2ea0e7e8f39de4619865010e96de365a">  172</a></span><span class="preprocessor">#define DRM_FORMAT_ARGB2101010  fourcc_code(&#39;A&#39;, &#39;R&#39;, &#39;3&#39;, &#39;0&#39;) </span><span class="comment">/* [31:0] A:R:G:B 2:10:10:10 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ae8c03476ba4d332c73abcf3a36f5feb4">  173</a></span><span class="preprocessor">#define DRM_FORMAT_ABGR2101010  fourcc_code(&#39;A&#39;, &#39;B&#39;, &#39;3&#39;, &#39;0&#39;) </span><span class="comment">/* [31:0] A:B:G:R 2:10:10:10 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a1dfc35627ee0184af6450d2556389904">  174</a></span><span class="preprocessor">#define DRM_FORMAT_RGBA1010102  fourcc_code(&#39;R&#39;, &#39;A&#39;, &#39;3&#39;, &#39;0&#39;) </span><span class="comment">/* [31:0] R:G:B:A 10:10:10:2 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a7fa4b4898636791ecf348ec06e86b1d3">  175</a></span><span class="preprocessor">#define DRM_FORMAT_BGRA1010102  fourcc_code(&#39;B&#39;, &#39;A&#39;, &#39;3&#39;, &#39;0&#39;) </span><span class="comment">/* [31:0] B:G:R:A 10:10:10:2 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span> </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">/* 64 bpp RGB */</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#af2cd1ae8215abd36cf29c3a92197ea7f">  178</a></span><span class="preprocessor">#define DRM_FORMAT_XRGB16161616 fourcc_code(&#39;X&#39;, &#39;R&#39;, &#39;4&#39;, &#39;8&#39;) </span><span class="comment">/* [63:0] x:R:G:B 16:16:16:16 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a2c7d5488a5715057fd796ad05b9f1788">  179</a></span><span class="preprocessor">#define DRM_FORMAT_XBGR16161616 fourcc_code(&#39;X&#39;, &#39;B&#39;, &#39;4&#39;, &#39;8&#39;) </span><span class="comment">/* [63:0] x:B:G:R 16:16:16:16 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a5fe68e8d96749843c961e77a1b1b8d77">  181</a></span><span class="preprocessor">#define DRM_FORMAT_ARGB16161616 fourcc_code(&#39;A&#39;, &#39;R&#39;, &#39;4&#39;, &#39;8&#39;) </span><span class="comment">/* [63:0] A:R:G:B 16:16:16:16 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a9b37338b030d81c800e8462c94f76aae">  182</a></span><span class="preprocessor">#define DRM_FORMAT_ABGR16161616 fourcc_code(&#39;A&#39;, &#39;B&#39;, &#39;4&#39;, &#39;8&#39;) </span><span class="comment">/* [63:0] A:B:G:R 16:16:16:16 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">/*</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment"> * Floating point 64bpp RGB</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment"> * IEEE 754-2008 binary16 half-precision float</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment"> * [15:0] sign:exponent:mantissa 1:5:10</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment"> */</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a59f38ad847b2740b5547d52019dbc5b3">  189</a></span><span class="preprocessor">#define DRM_FORMAT_XRGB16161616F fourcc_code(&#39;X&#39;, &#39;R&#39;, &#39;4&#39;, &#39;H&#39;) </span><span class="comment">/* [63:0] x:R:G:B 16:16:16:16 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ad59a653af77b2f8c568bdd61ef09c003">  190</a></span><span class="preprocessor">#define DRM_FORMAT_XBGR16161616F fourcc_code(&#39;X&#39;, &#39;B&#39;, &#39;4&#39;, &#39;H&#39;) </span><span class="comment">/* [63:0] x:B:G:R 16:16:16:16 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span> </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a66cbdbb315692bfc81dc3d4da18a6229">  192</a></span><span class="preprocessor">#define DRM_FORMAT_ARGB16161616F fourcc_code(&#39;A&#39;, &#39;R&#39;, &#39;4&#39;, &#39;H&#39;) </span><span class="comment">/* [63:0] A:R:G:B 16:16:16:16 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ae11e439336501a3fe6b606b6c829b6fb">  193</a></span><span class="preprocessor">#define DRM_FORMAT_ABGR16161616F fourcc_code(&#39;A&#39;, &#39;B&#39;, &#39;4&#39;, &#39;H&#39;) </span><span class="comment">/* [63:0] A:B:G:R 16:16:16:16 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span> </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">/*</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment"> * RGBA format with 10-bit components packed in 64-bit per pixel, with 6 bits</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment"> * of unused padding per component:</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment"> */</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a99479f593171c11a9c1e9be407c2437a">  199</a></span><span class="preprocessor">#define DRM_FORMAT_AXBXGXRX106106106106 fourcc_code(&#39;A&#39;, &#39;B&#39;, &#39;1&#39;, &#39;0&#39;) </span><span class="comment">/* [63:0] A:x:B:x:G:x:R:x 10:6:10:6:10:6:10:6 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span> </div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment">/* packed YCbCr */</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a9092a9966df69d69be3073eb310ba2d6">  202</a></span><span class="preprocessor">#define DRM_FORMAT_YUYV     fourcc_code(&#39;Y&#39;, &#39;U&#39;, &#39;Y&#39;, &#39;V&#39;) </span><span class="comment">/* [31:0] Cr0:Y1:Cb0:Y0 8:8:8:8 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a5e8596eeb7d050fd98968f02de92846c">  203</a></span><span class="preprocessor">#define DRM_FORMAT_YVYU     fourcc_code(&#39;Y&#39;, &#39;V&#39;, &#39;Y&#39;, &#39;U&#39;) </span><span class="comment">/* [31:0] Cb0:Y1:Cr0:Y0 8:8:8:8 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a38d3298ba23a4972a4f2b71d4e734fcc">  204</a></span><span class="preprocessor">#define DRM_FORMAT_UYVY     fourcc_code(&#39;U&#39;, &#39;Y&#39;, &#39;V&#39;, &#39;Y&#39;) </span><span class="comment">/* [31:0] Y1:Cr0:Y0:Cb0 8:8:8:8 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a3802adf7a978c3245a6d9d7c3d4f8c08">  205</a></span><span class="preprocessor">#define DRM_FORMAT_VYUY     fourcc_code(&#39;V&#39;, &#39;Y&#39;, &#39;U&#39;, &#39;Y&#39;) </span><span class="comment">/* [31:0] Y1:Cb0:Y0:Cr0 8:8:8:8 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span> </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a2e6e9cf0b410067acf2a01098c3e6358">  207</a></span><span class="preprocessor">#define DRM_FORMAT_AYUV     fourcc_code(&#39;A&#39;, &#39;Y&#39;, &#39;U&#39;, &#39;V&#39;) </span><span class="comment">/* [31:0] A:Y:Cb:Cr 8:8:8:8 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#afca680b5ff6a5aa09c8f3d28af5e4993">  208</a></span><span class="preprocessor">#define DRM_FORMAT_XYUV8888 fourcc_code(&#39;X&#39;, &#39;Y&#39;, &#39;U&#39;, &#39;V&#39;) </span><span class="comment">/* [31:0] X:Y:Cb:Cr 8:8:8:8 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a77fbb3798b669d38867a7cc623227cdf">  209</a></span><span class="preprocessor">#define DRM_FORMAT_VUY888   fourcc_code(&#39;V&#39;, &#39;U&#39;, &#39;2&#39;, &#39;4&#39;) </span><span class="comment">/* [23:0] Cr:Cb:Y 8:8:8 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a51769fd28dbfcdf50b373663e3940108">  210</a></span><span class="preprocessor">#define DRM_FORMAT_VUY101010    fourcc_code(&#39;V&#39;, &#39;U&#39;, &#39;3&#39;, &#39;0&#39;) </span><span class="comment">/* Y followed by U then V, 10:10:10. Non-linear modifier only */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment">/*</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment"> * packed Y2xx indicate for each component, xx valid data occupy msb</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment"> * 16-xx padding occupy lsb</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"> */</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#aa171c4c58f255bc0eb9c279ef5c11757">  216</a></span><span class="preprocessor">#define DRM_FORMAT_Y210         fourcc_code(&#39;Y&#39;, &#39;2&#39;, &#39;1&#39;, &#39;0&#39;) </span><span class="comment">/* [63:0] Cr0:0:Y1:0:Cb0:0:Y0:0 10:6:10:6:10:6:10:6 little endian per 2 Y pixels */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a9348b66d8ac8ca923492096e2bfc4a3b">  217</a></span><span class="preprocessor">#define DRM_FORMAT_Y212         fourcc_code(&#39;Y&#39;, &#39;2&#39;, &#39;1&#39;, &#39;2&#39;) </span><span class="comment">/* [63:0] Cr0:0:Y1:0:Cb0:0:Y0:0 12:4:12:4:12:4:12:4 little endian per 2 Y pixels */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#aeaedb6a6d524118fc055c4e80fbb08c3">  218</a></span><span class="preprocessor">#define DRM_FORMAT_Y216         fourcc_code(&#39;Y&#39;, &#39;2&#39;, &#39;1&#39;, &#39;6&#39;) </span><span class="comment">/* [63:0] Cr0:Y1:Cb0:Y0 16:16:16:16 little endian per 2 Y pixels */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span> </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">/*</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"> * packed Y4xx indicate for each component, xx valid data occupy msb</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment"> * 16-xx padding occupy lsb except Y410</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment"> */</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#aa95788fc3b45c40d1807bed8cd940c87">  224</a></span><span class="preprocessor">#define DRM_FORMAT_Y410         fourcc_code(&#39;Y&#39;, &#39;4&#39;, &#39;1&#39;, &#39;0&#39;) </span><span class="comment">/* [31:0] A:Cr:Y:Cb 2:10:10:10 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a121e23e6aa73e216994d20583a0dcdf8">  225</a></span><span class="preprocessor">#define DRM_FORMAT_Y412         fourcc_code(&#39;Y&#39;, &#39;4&#39;, &#39;1&#39;, &#39;2&#39;) </span><span class="comment">/* [63:0] A:0:Cr:0:Y:0:Cb:0 12:4:12:4:12:4:12:4 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a421a499910e26643483edc08b387e128">  226</a></span><span class="preprocessor">#define DRM_FORMAT_Y416         fourcc_code(&#39;Y&#39;, &#39;4&#39;, &#39;1&#39;, &#39;6&#39;) </span><span class="comment">/* [63:0] A:Cr:Y:Cb 16:16:16:16 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span> </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a064f66b265afc6028dc8f49ca1b27379">  228</a></span><span class="preprocessor">#define DRM_FORMAT_XVYU2101010  fourcc_code(&#39;X&#39;, &#39;V&#39;, &#39;3&#39;, &#39;0&#39;) </span><span class="comment">/* [31:0] X:Cr:Y:Cb 2:10:10:10 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ad1eb2ad4036f562348f825b340cf27af">  229</a></span><span class="preprocessor">#define DRM_FORMAT_XVYU12_16161616  fourcc_code(&#39;X&#39;, &#39;V&#39;, &#39;3&#39;, &#39;6&#39;) </span><span class="comment">/* [63:0] X:0:Cr:0:Y:0:Cb:0 12:4:12:4:12:4:12:4 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#aaf4061c9e9022cf6682d3182c25b4894">  230</a></span><span class="preprocessor">#define DRM_FORMAT_XVYU16161616 fourcc_code(&#39;X&#39;, &#39;V&#39;, &#39;4&#39;, &#39;8&#39;) </span><span class="comment">/* [63:0] X:Cr:Y:Cb 16:16:16:16 little endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span> </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment">/*</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment"> * packed YCbCr420 2x2 tiled formats</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment"> * first 64 bits will contain Y,Cb,Cr components for a 2x2 tile</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"> */</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment">/* [63:0]   A3:A2:Y3:0:Cr0:0:Y2:0:A1:A0:Y1:0:Cb0:0:Y0:0  1:1:8:2:8:2:8:2:1:1:8:2:8:2:8:2 little endian */</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a92ba7fde1304353261d3498523cf4cde">  237</a></span><span class="preprocessor">#define DRM_FORMAT_Y0L0     fourcc_code(&#39;Y&#39;, &#39;0&#39;, &#39;L&#39;, &#39;0&#39;)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">/* [63:0]   X3:X2:Y3:0:Cr0:0:Y2:0:X1:X0:Y1:0:Cb0:0:Y0:0  1:1:8:2:8:2:8:2:1:1:8:2:8:2:8:2 little endian */</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a9db1ec0a774b7176d1b9212cb87ec43d">  239</a></span><span class="preprocessor">#define DRM_FORMAT_X0L0     fourcc_code(&#39;X&#39;, &#39;0&#39;, &#39;L&#39;, &#39;0&#39;)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span> </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment">/* [63:0]   A3:A2:Y3:Cr0:Y2:A1:A0:Y1:Cb0:Y0  1:1:10:10:10:1:1:10:10:10 little endian */</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a29ddf1ddee96f3903f8f7908cb153bef">  242</a></span><span class="preprocessor">#define DRM_FORMAT_Y0L2     fourcc_code(&#39;Y&#39;, &#39;0&#39;, &#39;L&#39;, &#39;2&#39;)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment">/* [63:0]   X3:X2:Y3:Cr0:Y2:X1:X0:Y1:Cb0:Y0  1:1:10:10:10:1:1:10:10:10 little endian */</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#acea9186abdd2f844c750b4b9eff902f5">  244</a></span><span class="preprocessor">#define DRM_FORMAT_X0L2     fourcc_code(&#39;X&#39;, &#39;0&#39;, &#39;L&#39;, &#39;2&#39;)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span> </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment">/*</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment"> * 1-plane YUV 4:2:0</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment"> * In these formats, the component ordering is specified (Y, followed by U</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment"> * then V), but the exact Linear layout is undefined.</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment"> * These formats can only be used with a non-Linear modifier.</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"> */</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a4aa818faf9b9514c2dc861c1a105aa0b">  252</a></span><span class="preprocessor">#define DRM_FORMAT_YUV420_8BIT  fourcc_code(&#39;Y&#39;, &#39;U&#39;, &#39;0&#39;, &#39;8&#39;)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a31ba8fbe8b4ca83750b746a08ab224a9">  253</a></span><span class="preprocessor">#define DRM_FORMAT_YUV420_10BIT fourcc_code(&#39;Y&#39;, &#39;U&#39;, &#39;1&#39;, &#39;0&#39;)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span> </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment">/*</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"> * 2 plane RGB + A</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment"> * index 0 = RGB plane, same format as the corresponding non _A8 format has</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment"> * index 1 = A plane, [7:0] A</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment"> */</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a2330b7d2785193d97e283a692596d5fd">  260</a></span><span class="preprocessor">#define DRM_FORMAT_XRGB8888_A8  fourcc_code(&#39;X&#39;, &#39;R&#39;, &#39;A&#39;, &#39;8&#39;)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a7cfac1be9141887033420654dbe96d1e">  261</a></span><span class="preprocessor">#define DRM_FORMAT_XBGR8888_A8  fourcc_code(&#39;X&#39;, &#39;B&#39;, &#39;A&#39;, &#39;8&#39;)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#abba4e63257877ddbf60d38be9fae3f10">  262</a></span><span class="preprocessor">#define DRM_FORMAT_RGBX8888_A8  fourcc_code(&#39;R&#39;, &#39;X&#39;, &#39;A&#39;, &#39;8&#39;)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a9ba45223f94f8508cbeff5d5911c66c4">  263</a></span><span class="preprocessor">#define DRM_FORMAT_BGRX8888_A8  fourcc_code(&#39;B&#39;, &#39;X&#39;, &#39;A&#39;, &#39;8&#39;)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a9459f9c25dc0984e5118ea8438c2e88f">  264</a></span><span class="preprocessor">#define DRM_FORMAT_RGB888_A8    fourcc_code(&#39;R&#39;, &#39;8&#39;, &#39;A&#39;, &#39;8&#39;)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a1d27a5a78dc8454c3d5a148e04b127f2">  265</a></span><span class="preprocessor">#define DRM_FORMAT_BGR888_A8    fourcc_code(&#39;B&#39;, &#39;8&#39;, &#39;A&#39;, &#39;8&#39;)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a28f9ee7b98ae89d95f171a92899cd72d">  266</a></span><span class="preprocessor">#define DRM_FORMAT_RGB565_A8    fourcc_code(&#39;R&#39;, &#39;5&#39;, &#39;A&#39;, &#39;8&#39;)</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ac3cd31afd2cc2920654c62d8683ddbd6">  267</a></span><span class="preprocessor">#define DRM_FORMAT_BGR565_A8    fourcc_code(&#39;B&#39;, &#39;5&#39;, &#39;A&#39;, &#39;8&#39;)</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span> </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">/*</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment"> * 2 plane YCbCr</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment"> * index 0 = Y plane, [7:0] Y</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment"> * index 1 = Cr:Cb plane, [15:0] Cr:Cb little endian</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment"> * or</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment"> * index 1 = Cb:Cr plane, [15:0] Cb:Cr little endian</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment"> */</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ab5733c9a6685ab6a7f8ab5c7abd21995">  276</a></span><span class="preprocessor">#define DRM_FORMAT_NV12     fourcc_code(&#39;N&#39;, &#39;V&#39;, &#39;1&#39;, &#39;2&#39;) </span><span class="comment">/* 2x2 subsampled Cr:Cb plane */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a520be4355841cda58de408520b7334b7">  277</a></span><span class="preprocessor">#define DRM_FORMAT_NV21     fourcc_code(&#39;N&#39;, &#39;V&#39;, &#39;2&#39;, &#39;1&#39;) </span><span class="comment">/* 2x2 subsampled Cb:Cr plane */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ac456f21e181bfc1a111f6dad27b8ad17">  278</a></span><span class="preprocessor">#define DRM_FORMAT_NV16     fourcc_code(&#39;N&#39;, &#39;V&#39;, &#39;1&#39;, &#39;6&#39;) </span><span class="comment">/* 2x1 subsampled Cr:Cb plane */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a5021bd8b27c7758e786602e38a26ad7d">  279</a></span><span class="preprocessor">#define DRM_FORMAT_NV61     fourcc_code(&#39;N&#39;, &#39;V&#39;, &#39;6&#39;, &#39;1&#39;) </span><span class="comment">/* 2x1 subsampled Cb:Cr plane */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#aa9a5af74508080941c3ab4de2a2f6371">  280</a></span><span class="preprocessor">#define DRM_FORMAT_NV24     fourcc_code(&#39;N&#39;, &#39;V&#39;, &#39;2&#39;, &#39;4&#39;) </span><span class="comment">/* non-subsampled Cr:Cb plane */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a93621f292ddd931ad87fe28541b08556">  281</a></span><span class="preprocessor">#define DRM_FORMAT_NV42     fourcc_code(&#39;N&#39;, &#39;V&#39;, &#39;4&#39;, &#39;2&#39;) </span><span class="comment">/* non-subsampled Cb:Cr plane */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment">/*</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment"> * 2 plane YCbCr</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment"> * index 0 = Y plane, [39:0] Y3:Y2:Y1:Y0 little endian</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment"> * index 1 = Cr:Cb plane, [39:0] Cr1:Cb1:Cr0:Cb0 little endian</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"> */</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a4f4d31bf6dcf165c23a8c219895ba8ae">  287</a></span><span class="preprocessor">#define DRM_FORMAT_NV15     fourcc_code(&#39;N&#39;, &#39;V&#39;, &#39;1&#39;, &#39;5&#39;) </span><span class="comment">/* 2x2 subsampled Cr:Cb plane */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">/*</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment"> * 2 plane YCbCr MSB aligned</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"> * index 0 = Y plane, [15:0] Y:x [10:6] little endian</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment"> * index 1 = Cr:Cb plane, [31:0] Cr:x:Cb:x [10:6:10:6] little endian</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment"> */</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a5a0c27b303d220132a6b4d441309f2e2">  294</a></span><span class="preprocessor">#define DRM_FORMAT_P210     fourcc_code(&#39;P&#39;, &#39;2&#39;, &#39;1&#39;, &#39;0&#39;) </span><span class="comment">/* 2x1 subsampled Cr:Cb plane, 10 bit per channel */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span> </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment">/*</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment"> * 2 plane YCbCr MSB aligned</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment"> * index 0 = Y plane, [15:0] Y:x [10:6] little endian</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment"> * index 1 = Cr:Cb plane, [31:0] Cr:x:Cb:x [10:6:10:6] little endian</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment"> */</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a96d182dc172ba22ccac394fa56d1b318">  301</a></span><span class="preprocessor">#define DRM_FORMAT_P010     fourcc_code(&#39;P&#39;, &#39;0&#39;, &#39;1&#39;, &#39;0&#39;) </span><span class="comment">/* 2x2 subsampled Cr:Cb plane 10 bits per channel */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span> </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">/*</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"> * 2 plane YCbCr MSB aligned</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"> * index 0 = Y plane, [15:0] Y:x [12:4] little endian</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment"> * index 1 = Cr:Cb plane, [31:0] Cr:x:Cb:x [12:4:12:4] little endian</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment"> */</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#aa472bb45b57d6ef99a501e6dd9b805e9">  308</a></span><span class="preprocessor">#define DRM_FORMAT_P012     fourcc_code(&#39;P&#39;, &#39;0&#39;, &#39;1&#39;, &#39;2&#39;) </span><span class="comment">/* 2x2 subsampled Cr:Cb plane 12 bits per channel */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span> </div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">/*</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment"> * 2 plane YCbCr MSB aligned</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment"> * index 0 = Y plane, [15:0] Y little endian</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment"> * index 1 = Cr:Cb plane, [31:0] Cr:Cb [16:16] little endian</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment"> */</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a2354a6ff35b57af305afc195bb482fbf">  315</a></span><span class="preprocessor">#define DRM_FORMAT_P016     fourcc_code(&#39;P&#39;, &#39;0&#39;, &#39;1&#39;, &#39;6&#39;) </span><span class="comment">/* 2x2 subsampled Cr:Cb plane 16 bits per channel */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span> </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment">/* 2 plane YCbCr420.</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment"> * 3 10 bit components and 2 padding bits packed into 4 bytes.</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment"> * index 0 = Y plane, [31:0] x:Y2:Y1:Y0 2:10:10:10 little endian</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment"> * index 1 = Cr:Cb plane, [63:0] x:Cr2:Cb2:Cr1:x:Cb1:Cr0:Cb0 [2:10:10:10:2:10:10:10] little endian</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment"> */</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#aefc59c7f775898b8f447f7cb6e0c5d61">  322</a></span><span class="preprocessor">#define DRM_FORMAT_P030     fourcc_code(&#39;P&#39;, &#39;0&#39;, &#39;3&#39;, &#39;0&#39;) </span><span class="comment">/* 2x2 subsampled Cr:Cb plane 10 bits per channel packed */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span> </div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment">/* 3 plane non-subsampled (444) YCbCr</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment"> * 16 bits per component, but only 10 bits are used and 6 bits are padded</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment"> * index 0: Y plane, [15:0] Y:x [10:6] little endian</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment"> * index 1: Cb plane, [15:0] Cb:x [10:6] little endian</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment"> * index 2: Cr plane, [15:0] Cr:x [10:6] little endian</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment"> */</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a1c0f81d59b11330af7c3feab8a0df449">  330</a></span><span class="preprocessor">#define DRM_FORMAT_Q410     fourcc_code(&#39;Q&#39;, &#39;4&#39;, &#39;1&#39;, &#39;0&#39;)</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span> </div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment">/* 3 plane non-subsampled (444) YCrCb</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment"> * 16 bits per component, but only 10 bits are used and 6 bits are padded</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment"> * index 0: Y plane, [15:0] Y:x [10:6] little endian</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment"> * index 1: Cr plane, [15:0] Cr:x [10:6] little endian</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment"> * index 2: Cb plane, [15:0] Cb:x [10:6] little endian</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment"> */</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a0b6789a662f3a1d4bdb0f98488e755c4">  338</a></span><span class="preprocessor">#define DRM_FORMAT_Q401     fourcc_code(&#39;Q&#39;, &#39;4&#39;, &#39;0&#39;, &#39;1&#39;)</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span> </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment">/*</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment"> * 3 plane YCbCr</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment"> * index 0: Y plane, [7:0] Y</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment"> * index 1: Cb plane, [7:0] Cb</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment"> * index 2: Cr plane, [7:0] Cr</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment"> * or</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment"> * index 1: Cr plane, [7:0] Cr</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment"> * index 2: Cb plane, [7:0] Cb</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment"> */</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a633aa3bb7517028bed376ff03dabe9c2">  349</a></span><span class="preprocessor">#define DRM_FORMAT_YUV410   fourcc_code(&#39;Y&#39;, &#39;U&#39;, &#39;V&#39;, &#39;9&#39;) </span><span class="comment">/* 4x4 subsampled Cb (1) and Cr (2) planes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ae50ee42ceb15cc37e002f3022199708b">  350</a></span><span class="preprocessor">#define DRM_FORMAT_YVU410   fourcc_code(&#39;Y&#39;, &#39;V&#39;, &#39;U&#39;, &#39;9&#39;) </span><span class="comment">/* 4x4 subsampled Cr (1) and Cb (2) planes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a66465b72a65a2630a20f19ecae2c2249">  351</a></span><span class="preprocessor">#define DRM_FORMAT_YUV411   fourcc_code(&#39;Y&#39;, &#39;U&#39;, &#39;1&#39;, &#39;1&#39;) </span><span class="comment">/* 4x1 subsampled Cb (1) and Cr (2) planes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#afef4b2d38107a33f710315c9eb9df81a">  352</a></span><span class="preprocessor">#define DRM_FORMAT_YVU411   fourcc_code(&#39;Y&#39;, &#39;V&#39;, &#39;1&#39;, &#39;1&#39;) </span><span class="comment">/* 4x1 subsampled Cr (1) and Cb (2) planes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ab5ec3da8b1ee1fde09810846d3efcac2">  353</a></span><span class="preprocessor">#define DRM_FORMAT_YUV420   fourcc_code(&#39;Y&#39;, &#39;U&#39;, &#39;1&#39;, &#39;2&#39;) </span><span class="comment">/* 2x2 subsampled Cb (1) and Cr (2) planes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a5ac25515fcd3642f3992530c21372b75">  354</a></span><span class="preprocessor">#define DRM_FORMAT_YVU420   fourcc_code(&#39;Y&#39;, &#39;V&#39;, &#39;1&#39;, &#39;2&#39;) </span><span class="comment">/* 2x2 subsampled Cr (1) and Cb (2) planes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a376020b45a16affd50497489de0acd87">  355</a></span><span class="preprocessor">#define DRM_FORMAT_YUV422   fourcc_code(&#39;Y&#39;, &#39;U&#39;, &#39;1&#39;, &#39;6&#39;) </span><span class="comment">/* 2x1 subsampled Cb (1) and Cr (2) planes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ab9764ddc8c3701d3787026dd894526ca">  356</a></span><span class="preprocessor">#define DRM_FORMAT_YVU422   fourcc_code(&#39;Y&#39;, &#39;V&#39;, &#39;1&#39;, &#39;6&#39;) </span><span class="comment">/* 2x1 subsampled Cr (1) and Cb (2) planes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a0c322451e5ae0630015e86c9db9b17bc">  357</a></span><span class="preprocessor">#define DRM_FORMAT_YUV444   fourcc_code(&#39;Y&#39;, &#39;U&#39;, &#39;2&#39;, &#39;4&#39;) </span><span class="comment">/* non-subsampled Cb (1) and Cr (2) planes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a53226981d1d105705b943178193eb375">  358</a></span><span class="preprocessor">#define DRM_FORMAT_YVU444   fourcc_code(&#39;Y&#39;, &#39;V&#39;, &#39;2&#39;, &#39;4&#39;) </span><span class="comment">/* non-subsampled Cr (1) and Cb (2) planes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span> </div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span> </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment">/*</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment"> * Format Modifiers:</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment"> *</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment"> * Format modifiers describe, typically, a re-ordering or modification</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment"> * of the data in a plane of an FB.  This can be used to express tiled/</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment"> * swizzled formats, or compression, or a combination of the two.</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment"> *</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment"> * The upper 8 bits of the format modifier are a vendor-id as assigned</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment"> * below.  The lower 56 bits are assigned as vendor sees fit.</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment"> */</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span> </div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment">/* Vendor Ids: */</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a4c6571b9be3d0247d5f2a7160412c540">  373</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_VENDOR_NONE    0</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a3134048965fb627abf3ff3b64e5282fb">  374</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_VENDOR_INTEL   0x01</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a44cc6834bed1a54741b6b06538dac1ec">  375</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_VENDOR_AMD     0x02</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ae3aed93b25957a581273639e89f30fa7">  376</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_VENDOR_NVIDIA  0x03</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ae733de8cc7573aa6d10317fa0f9dc021">  377</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_VENDOR_SAMSUNG 0x04</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#af9d6d519105726ebbec16b84ae8a22b1">  378</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_VENDOR_QCOM    0x05</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ab8c9b7aeab4650b210403d90b2973d32">  379</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_VENDOR_VIVANTE 0x06</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a678fb7ef092d6fb660dd8a2e79e9e7a9">  380</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_VENDOR_BROADCOM 0x07</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a3f7027b77af3ff652128e94ccb6fdb16">  381</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_VENDOR_ARM     0x08</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ab69e48d22bb7a5c17f1dcaf966746ae4">  382</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_VENDOR_ALLWINNER 0x09</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#aa989ddb01b7a990ee8623a9225525296">  383</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_VENDOR_AMLOGIC 0x0a</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span> </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment">/* add more to the end as needed */</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span> </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#afadce1ac869e5e80e3de72c78e657784">  387</a></span><span class="preprocessor">#define DRM_FORMAT_RESERVED       ((1ULL &lt;&lt; 56) - 1)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span> </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ace00903636ad101a21fe4fc204d955ba">  389</a></span><span class="preprocessor">#define fourcc_mod_get_vendor(modifier) \</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="preprocessor">    (((modifier) &gt;&gt; 56) &amp; 0xff)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span> </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a38c142a0ef6abebdf99323a37b372743">  392</a></span><span class="preprocessor">#define fourcc_mod_is_vendor(modifier, vendor) \</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="preprocessor">    (fourcc_mod_get_vendor(modifier) == DRM_FORMAT_MOD_VENDOR_## vendor)</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span> </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ae34909604573f5cdc407be4d8af1f1ab">  395</a></span><span class="preprocessor">#define fourcc_mod_code(vendor, val) \</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="preprocessor">    ((((__u64)DRM_FORMAT_MOD_VENDOR_## vendor) &lt;&lt; 56) | ((val) &amp; 0x00ffffffffffffffULL))</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span> </div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment">/*</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment"> * Format Modifier tokens:</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment"> *</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment"> * When adding a new token please document the layout with a code comment,</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment"> * similar to the fourcc codes above. drm_fourcc.h is considered the</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment"> * authoritative source for all of these.</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment"> *</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment"> * Generic modifier names:</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment"> *</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment"> * DRM_FORMAT_MOD_GENERIC_* definitions are used to provide vendor-neutral names</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment"> * for layouts which are common across multiple vendors. To preserve</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment"> * compatibility, in cases where a vendor-specific definition already exists and</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment"> * a generic name for it is desired, the common name is a purely symbolic alias</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment"> * and must use the same numerical value as the original definition.</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment"> *</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"> * Note that generic names should only be used for modifiers which describe</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment"> * generic layouts (such as pixel re-ordering), which may have</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment"> * independently-developed support across multiple vendors.</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment"> *</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment"> * In future cases where a generic layout is identified before merging with a</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment"> * vendor-specific modifier, a new &#39;GENERIC&#39; vendor or modifier using vendor</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment"> * &#39;NONE&#39; could be considered. This should only be for obvious, exceptional</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment"> * cases to avoid polluting the &#39;GENERIC&#39; namespace with modifiers which only</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment"> * apply to a single vendor.</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment"> *</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"> * Generic names should not be used for cases where multiple hardware vendors</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment"> * have implementations of the same standardised compression scheme (such as</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment"> * AFBC). In those cases, all implementations should use the same format</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment"> * modifier(s), reflecting the vendor of the standard.</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment"> */</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span> </div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a461e90453ad6741fb351b07ab8988db0">  429</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_GENERIC_16_16_TILE DRM_FORMAT_MOD_SAMSUNG_16_16_TILE</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span> </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">/*</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment"> * Invalid Modifier</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment"> *</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment"> * This modifier can be used as a sentinel to terminate the format modifiers</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment"> * list, or to initialize a variable with an invalid modifier. It might also be</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment"> * used to report an error back to userspace for certain APIs.</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment"> */</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ae7d1b8e0c4ef70d518ffc304de13032c">  438</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_INVALID  fourcc_mod_code(NONE, DRM_FORMAT_RESERVED)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span> </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment">/*</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment"> * Linear Layout</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment"> *</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment"> * Just plain linear layout. Note that this is different from no specifying any</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment"> * modifier (e.g. not setting DRM_MODE_FB_MODIFIERS in the DRM_ADDFB2 ioctl),</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment"> * which tells the driver to also take driver-internal information into account</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment"> * and so might actually result in a tiled framebuffer.</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment"> */</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#abf308a762bde9e033f32571144d4cd0a">  448</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_LINEAR   fourcc_mod_code(NONE, 0)</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span> </div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment">/*</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment"> * Deprecated: use DRM_FORMAT_MOD_LINEAR instead</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment"> *</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment"> * The &quot;none&quot; format modifier doesn&#39;t actually mean that the modifier is</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment"> * implicit, instead it means that the layout is linear. Whether modifiers are</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment"> * used is out-of-band information carried in an API-specific way (e.g. in a</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment"> * flag for drm_mode_fb_cmd2).</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment"> */</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a5e0b6f54c6fa123146f9942f8c6613c7">  458</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_NONE 0</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span> </div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment">/* Intel framebuffer modifiers */</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span> </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment">/*</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment"> * Intel X-tiling layout</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment"> *</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment"> * This is a tiled layout using 4Kb tiles (except on gen2 where the tiles 2Kb)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment"> * in row-major layout. Within the tile bytes are laid out row-major, with</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment"> * a platform-dependent stride. On top of that the memory can apply</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment"> * platform-depending swizzling of some higher address bits into bit6.</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment"> *</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment"> * Note that this layout is only accurate on intel gen 8+ or valleyview chipsets.</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment"> * On earlier platforms the is highly platforms specific and not useful for</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment"> * cross-driver sharing. It exists since on a given platform it does uniquely</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment"> * identify the layout in a simple way for i915-specific userspace, which</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment"> * facilitated conversion of userspace to modifiers. Additionally the exact</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment"> * format on some really old platforms is not known.</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment"> */</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a3f4b246df71d916d7e0c574753e29e31">  477</a></span><span class="preprocessor">#define I915_FORMAT_MOD_X_TILED fourcc_mod_code(INTEL, 1)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span> </div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment">/*</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment"> * Intel Y-tiling layout</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment"> *</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment"> * This is a tiled layout using 4Kb tiles (except on gen2 where the tiles 2Kb)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment"> * in row-major layout. Within the tile bytes are laid out in OWORD (16 bytes)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment"> * chunks column-major, with a platform-dependent height. On top of that the</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment"> * memory can apply platform-depending swizzling of some higher address bits</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment"> * into bit6.</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment"> *</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment"> * Note that this layout is only accurate on intel gen 8+ or valleyview chipsets.</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment"> * On earlier platforms the is highly platforms specific and not useful for</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment"> * cross-driver sharing. It exists since on a given platform it does uniquely</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment"> * identify the layout in a simple way for i915-specific userspace, which</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment"> * facilitated conversion of userspace to modifiers. Additionally the exact</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment"> * format on some really old platforms is not known.</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment"> */</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#aabf7bc48b2fd340c31335029fd9f5d60">  495</a></span><span class="preprocessor">#define I915_FORMAT_MOD_Y_TILED fourcc_mod_code(INTEL, 2)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span> </div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment">/*</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment"> * Intel Yf-tiling layout</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment"> *</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment"> * This is a tiled layout using 4Kb tiles in row-major layout.</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment"> * Within the tile pixels are laid out in 16 256 byte units / sub-tiles which</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment"> * are arranged in four groups (two wide, two high) with column-major layout.</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment"> * Each group therefore consits out of four 256 byte units, which are also laid</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment"> * out as 2x2 column-major.</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="comment"> * 256 byte units are made out of four 64 byte blocks of pixels, producing</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment"> * either a square block or a 2:1 unit.</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment"> * 64 byte blocks of pixels contain four pixel rows of 16 bytes, where the width</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment"> * in pixel depends on the pixel depth.</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment"> */</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ae5086796f66dc7befe25aec948fd9cf2">  510</a></span><span class="preprocessor">#define I915_FORMAT_MOD_Yf_TILED fourcc_mod_code(INTEL, 3)</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span> </div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment">/*</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment"> * Intel color control surface (CCS) for render compression</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment"> *</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment"> * The framebuffer format must be one of the 8:8:8:8 RGB formats.</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment"> * The main surface will be plane index 0 and must be Y/Yf-tiled,</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment"> * the CCS will be plane index 1.</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment"> *</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment"> * Each CCS tile matches a 1024x512 pixel area of the main surface.</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment"> * To match certain aspects of the 3D hardware the CCS is</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment"> * considered to be made up of normal 128Bx32 Y tiles, Thus</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment"> * the CCS pitch must be specified in multiples of 128 bytes.</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment"> *</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment"> * In reality the CCS tile appears to be a 64Bx64 Y tile, composed</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment"> * of QWORD (8 bytes) chunks instead of OWORD (16 bytes) chunks.</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment"> * But that fact is not relevant unless the memory is accessed</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment"> * directly.</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment"> */</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a6e79f5ae824b275f8a540b3400b5f1de">  529</a></span><span class="preprocessor">#define I915_FORMAT_MOD_Y_TILED_CCS fourcc_mod_code(INTEL, 4)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a7ec20a06166e0701babdbab1473f3c05">  530</a></span><span class="preprocessor">#define I915_FORMAT_MOD_Yf_TILED_CCS    fourcc_mod_code(INTEL, 5)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span> </div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment">/*</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment"> * Intel color control surfaces (CCS) for Gen-12 render compression.</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment"> *</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment"> * The main surface is Y-tiled and at plane index 0, the CCS is linear and</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment"> * at index 1. A 64B CCS cache line corresponds to an area of 4x1 tiles in</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment"> * main surface. In other words, 4 bits in CCS map to a main surface cache</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment"> * line pair. The main surface pitch is required to be a multiple of four</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment"> * Y-tile widths.</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment"> */</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a63368169bf202eb616ffb4d9089fdeb1">  541</a></span><span class="preprocessor">#define I915_FORMAT_MOD_Y_TILED_GEN12_RC_CCS fourcc_mod_code(INTEL, 6)</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span> </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment">/*</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment"> * Intel color control surfaces (CCS) for Gen-12 media compression</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment"> *</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment"> * The main surface is Y-tiled and at plane index 0, the CCS is linear and</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment"> * at index 1. A 64B CCS cache line corresponds to an area of 4x1 tiles in</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment"> * main surface. In other words, 4 bits in CCS map to a main surface cache</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment"> * line pair. The main surface pitch is required to be a multiple of four</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment"> * Y-tile widths. For semi-planar formats like NV12, CCS planes follow the</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment"> * Y and UV planes i.e., planes 0 and 1 are used for Y and UV surfaces,</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment"> * planes 2 and 3 for the respective CCS.</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment"> */</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a291ee82ee4199fbc16b72d4b74bdab9e">  554</a></span><span class="preprocessor">#define I915_FORMAT_MOD_Y_TILED_GEN12_MC_CCS fourcc_mod_code(INTEL, 7)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span> </div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment">/*</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment"> * Intel Color Control Surface with Clear Color (CCS) for Gen-12 render</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment"> * compression.</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment"> *</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment"> * The main surface is Y-tiled and is at plane index 0 whereas CCS is linear</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment"> * and at index 1. The clear color is stored at index 2, and the pitch should</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment"> * be ignored. The clear color structure is 256 bits. The first 128 bits</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment"> * represents Raw Clear Color Red, Green, Blue and Alpha color each represented</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment"> * by 32 bits. The raw clear color is consumed by the 3d engine and generates</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment"> * the converted clear color of size 64 bits. The first 32 bits store the Lower</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment"> * Converted Clear Color value and the next 32 bits store the Higher Converted</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment"> * Clear Color value when applicable. The Converted Clear Color values are</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment"> * consumed by the DE. The last 64 bits are used to store Color Discard Enable</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment"> * and Depth Clear Value Valid which are ignored by the DE. A CCS cache line</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment"> * corresponds to an area of 4x1 tiles in the main surface. The main surface</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment"> * pitch is required to be a multiple of 4 tile widths.</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment"> */</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a8d75200626ad65f5dd6f9c811ebf6cce">  573</a></span><span class="preprocessor">#define I915_FORMAT_MOD_Y_TILED_GEN12_RC_CCS_CC fourcc_mod_code(INTEL, 8)</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span> </div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment">/*</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment"> * Intel Tile 4 layout</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment"> *</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment"> * This is a tiled layout using 4KB tiles in a row-major layout. It has the same</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment"> * shape as Tile Y at two granularities: 4KB (128B x 32) and 64B (16B x 4). It</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment"> * only differs from Tile Y at the 256B granularity in between. At this</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment"> * granularity, Tile Y has a shape of 16B x 32 rows, but this tiling has a shape</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment"> * of 64B x 8 rows.</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment"> */</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a0644008ecd9e2128888ed8b16b87ae97">  584</a></span><span class="preprocessor">#define I915_FORMAT_MOD_4_TILED         fourcc_mod_code(INTEL, 9)</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span> </div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment">/*</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment"> * Intel color control surfaces (CCS) for DG2 render compression.</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment"> *</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment"> * The main surface is Tile 4 and at plane index 0. The CCS data is stored</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment"> * outside of the GEM object in a reserved memory area dedicated for the</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment"> * storage of the CCS data for all RC/RC_CC/MC compressible GEM objects. The</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment"> * main surface pitch is required to be a multiple of four Tile 4 widths.</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment"> */</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#afd97d863e4facf3bad2b39181f251d5c">  594</a></span><span class="preprocessor">#define I915_FORMAT_MOD_4_TILED_DG2_RC_CCS fourcc_mod_code(INTEL, 10)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span> </div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment">/*</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment"> * Intel color control surfaces (CCS) for DG2 media compression.</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment"> *</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment"> * The main surface is Tile 4 and at plane index 0. For semi-planar formats</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment"> * like NV12, the Y and UV planes are Tile 4 and are located at plane indices</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment"> * 0 and 1, respectively. The CCS for all planes are stored outside of the</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment"> * GEM object in a reserved memory area dedicated for the storage of the</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment"> * CCS data for all RC/RC_CC/MC compressible GEM objects. The main surface</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment"> * pitch is required to be a multiple of four Tile 4 widths.</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment"> */</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a00e00b11e461bb8796bea74f624d12b3">  606</a></span><span class="preprocessor">#define I915_FORMAT_MOD_4_TILED_DG2_MC_CCS fourcc_mod_code(INTEL, 11)</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span> </div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment">/*</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment"> * Intel Color Control Surface with Clear Color (CCS) for DG2 render compression.</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment"> *</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment"> * The main surface is Tile 4 and at plane index 0. The CCS data is stored</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment"> * outside of the GEM object in a reserved memory area dedicated for the</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment"> * storage of the CCS data for all RC/RC_CC/MC compressible GEM objects. The</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment"> * main surface pitch is required to be a multiple of four Tile 4 widths. The</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment"> * clear color is stored at plane index 1 and the pitch should be ignored. The</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment"> * format of the 256 bits of clear color data matches the one used for the</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment"> * I915_FORMAT_MOD_Y_TILED_GEN12_RC_CCS_CC modifier, see its description</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment"> * for details.</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment"> */</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a5c7690ac2ef6c1fdc34898f3500619ed">  620</a></span><span class="preprocessor">#define I915_FORMAT_MOD_4_TILED_DG2_RC_CCS_CC fourcc_mod_code(INTEL, 12)</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span> </div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment">/*</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment"> * Tiled, NV12MT, grouped in 64 (pixels) x 32 (lines) -sized macroblocks</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment"> *</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment"> * Macroblocks are laid in a Z-shape, and each pixel data is following the</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment"> * standard NV12 style.</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment"> * As for NV12, an image is the result of two frame buffers: one for Y,</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment"> * one for the interleaved Cb/Cr components (1/2 the height of the Y buffer).</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment"> * Alignment requirements are (for each buffer):</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment"> * - multiple of 128 pixels for the width</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment"> * - multiple of  32 pixels for the height</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment"> *</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment"> * For more information: see https://linuxtv.org/downloads/v4l-dvb-apis/re32.html</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment"> */</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#afaf4798c8ba33ae9fcdedb81c1d535c3">  635</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_SAMSUNG_64_32_TILE   fourcc_mod_code(SAMSUNG, 1)</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span> </div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment">/*</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment"> * Tiled, 16 (pixels) x 16 (lines) - sized macroblocks</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment"> *</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment"> * This is a simple tiled layout using tiles of 16x16 pixels in a row-major</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment"> * layout. For YCbCr formats Cb/Cr components are taken in such a way that</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment"> * they correspond to their 16x16 luma block.</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment"> */</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a38630a155333bfc58823a81cf25c6b21">  644</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_SAMSUNG_16_16_TILE   fourcc_mod_code(SAMSUNG, 2)</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span> </div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="comment">/*</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="comment"> * Qualcomm Compressed Format</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment"> *</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="comment"> * Refers to a compressed variant of the base format that is compressed.</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment"> * Implementation may be platform and base-format specific.</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment"> *</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment"> * Each macrotile consists of m x n (mostly 4 x 4) tiles.</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment"> * Pixel data pitch/stride is aligned with macrotile width.</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="comment"> * Pixel data height is aligned with macrotile height.</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment"> * Entire pixel data buffer is aligned with 4k(bytes).</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment"> */</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ad63aa9943e9acfda27cb27278eb86334">  657</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_QCOM_COMPRESSED  fourcc_mod_code(QCOM, 1)</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span> </div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment">/* Vivante framebuffer modifiers */</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span> </div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="comment">/*</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment"> * Vivante 4x4 tiling layout</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment"> *</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="comment"> * This is a simple tiled layout using tiles of 4x4 pixels in a row-major</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="comment"> * layout.</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment"> */</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a7d75a18b3c43542368f21a10f4dd41c5">  667</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_VIVANTE_TILED        fourcc_mod_code(VIVANTE, 1)</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span> </div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment">/*</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment"> * Vivante 64x64 super-tiling layout</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment"> *</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment"> * This is a tiled layout using 64x64 pixel super-tiles, where each super-tile</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="comment"> * contains 8x4 groups of 2x4 tiles of 4x4 pixels (like above) each, all in row-</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="comment"> * major layout.</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment"> *</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment"> * For more information: see</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment"> * https://github.com/etnaviv/etna_viv/blob/master/doc/hardware.md#texture-tiling</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment"> */</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a9a42f87b6699bbb94e943b9cb0d7f908">  679</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_VIVANTE_SUPER_TILED  fourcc_mod_code(VIVANTE, 2)</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span> </div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment">/*</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment"> * Vivante 4x4 tiling layout for dual-pipe</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment"> *</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment"> * Same as the 4x4 tiling layout, except every second 4x4 pixel tile starts at a</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment"> * different base address. Offsets from the base addresses are therefore halved</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment"> * compared to the non-split tiled layout.</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment"> */</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#acb2d2f85c54117f12a70c46bb99d6b7b">  688</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_VIVANTE_SPLIT_TILED  fourcc_mod_code(VIVANTE, 3)</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span> </div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment">/*</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment"> * Vivante 64x64 super-tiling layout for dual-pipe</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment"> *</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment"> * Same as the 64x64 super-tiling layout, except every second 4x4 pixel tile</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment"> * starts at a different base address. Offsets from the base addresses are</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment"> * therefore halved compared to the non-split super-tiled layout.</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment"> */</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a3b8ab56a38869c0e0e7e59cb1d574ea2">  697</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_VIVANTE_SPLIT_SUPER_TILED fourcc_mod_code(VIVANTE, 4)</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span> </div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment">/* NVIDIA frame buffer modifiers */</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span> </div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment">/*</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment"> * Tegra Tiled Layout, used by Tegra 2, 3 and 4.</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment"> *</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment"> * Pixels are arranged in simple tiles of 16 x 16 bytes.</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment"> */</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#aea9d71f2803879ae8383af9a786371ff">  706</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_NVIDIA_TEGRA_TILED fourcc_mod_code(NVIDIA, 1)</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span> </div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="comment">/*</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="comment"> * Generalized Block Linear layout, used by desktop GPUs starting with NV50/G80,</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="comment"> * and Tegra GPUs starting with Tegra K1.</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment"> *</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment"> * Pixels are arranged in Groups of Bytes (GOBs).  GOB size and layout varies</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment"> * based on the architecture generation.  GOBs themselves are then arranged in</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment"> * 3D blocks, with the block dimensions (in terms of GOBs) always being a power</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment"> * of two, and hence expressible as their log2 equivalent (E.g., &quot;2&quot; represents</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment"> * a block depth or height of &quot;4&quot;).</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment"> *</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment"> * Chapter 20 &quot;Pixel Memory Formats&quot; of the Tegra X1 TRM describes this format</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment"> * in full detail.</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="comment"> *</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment"> *       Macro</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment"> * Bits  Param Description</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment"> * ----  ----- -----------------------------------------------------------------</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment"> *</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment"> *  3:0  h     log2(height) of each block, in GOBs.  Placed here for</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment"> *             compatibility with the existing</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment"> *             DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK()-based modifiers.</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment"> *</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment"> *  4:4  -     Must be 1, to indicate block-linear layout.  Necessary for</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment"> *             compatibility with the existing</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment"> *             DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK()-based modifiers.</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment"> *</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="comment"> *  8:5  -     Reserved (To support 3D-surfaces with variable log2(depth) block</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment"> *             size).  Must be zero.</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment"> *</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment"> *             Note there is no log2(width) parameter.  Some portions of the</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment"> *             hardware support a block width of two gobs, but it is impractical</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment"> *             to use due to lack of support elsewhere, and has no known</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment"> *             benefits.</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="comment"> *</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment"> * 11:9  -     Reserved (To support 2D-array textures with variable array stride</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment"> *             in blocks, specified via log2(tile width in blocks)).  Must be</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment"> *             zero.</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment"> *</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment"> * 19:12 k     Page Kind.  This value directly maps to a field in the page</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="comment"> *             tables of all GPUs &gt;= NV50.  It affects the exact layout of bits</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment"> *             in memory and can be derived from the tuple</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment"> *</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment"> *               (format, GPU model, compression type, samples per pixel)</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment"> *</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment"> *             Where compression type is defined below.  If GPU model were</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="comment"> *             implied by the format modifier, format, or memory buffer, page</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="comment"> *             kind would not need to be included in the modifier itself, but</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="comment"> *             since the modifier should define the layout of the associated</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment"> *             memory buffer independent from any device or other context, it</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment"> *             must be included here.</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment"> *</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment"> * 21:20 g     GOB Height and Page Kind Generation.  The height of a GOB changed</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment"> *             starting with Fermi GPUs.  Additionally, the mapping between page</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment"> *             kind and bit layout has changed at various points.</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment"> *</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment"> *               0 = Gob Height 8, Fermi - Volta, Tegra K1+ Page Kind mapping</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment"> *               1 = Gob Height 4, G80 - GT2XX Page Kind mapping</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment"> *               2 = Gob Height 8, Turing+ Page Kind mapping</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="comment"> *               3 = Reserved for future use.</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="comment"> *</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="comment"> * 22:22 s     Sector layout.  On Tegra GPUs prior to Xavier, there is a further</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="comment"> *             bit remapping step that occurs at an even lower level than the</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="comment"> *             page kind and block linear swizzles.  This causes the layout of</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="comment"> *             surfaces mapped in those SOC&#39;s GPUs to be incompatible with the</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="comment"> *             equivalent mapping on other GPUs in the same system.</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="comment"> *</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment"> *               0 = Tegra K1 - Tegra Parker/TX2 Layout.</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="comment"> *               1 = Desktop GPU and Tegra Xavier+ Layout</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="comment"> *</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="comment"> * 25:23 c     Lossless Framebuffer Compression type.</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="comment"> *</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="comment"> *               0 = none</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment"> *               1 = ROP/3D, layout 1, exact compression format implied by Page</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment"> *                   Kind field</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment"> *               2 = ROP/3D, layout 2, exact compression format implied by Page</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment"> *                   Kind field</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment"> *               3 = CDE horizontal</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment"> *               4 = CDE vertical</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="comment"> *               5 = Reserved for future use</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment"> *               6 = Reserved for future use</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="comment"> *               7 = Reserved for future use</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment"> *</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment"> * 55:25 -     Reserved for future use.  Must be zero.</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment"> */</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a665dda2df303b435a606636eb0874db9">  791</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_NVIDIA_BLOCK_LINEAR_2D(c, s, g, k, h) \</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="preprocessor">    fourcc_mod_code(NVIDIA, (0x10 | \</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="preprocessor">                 ((h) &amp; 0xf) | \</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="preprocessor">                 (((k) &amp; 0xff) &lt;&lt; 12) | \</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="preprocessor">                 (((g) &amp; 0x3) &lt;&lt; 20) | \</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="preprocessor">                 (((s) &amp; 0x1) &lt;&lt; 22) | \</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="preprocessor">                 (((c) &amp; 0x7) &lt;&lt; 23)))</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span> </div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment">/* To grandfather in prior block linear format modifiers to the above layout,</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment"> * the page kind &quot;0&quot;, which corresponds to &quot;pitch/linear&quot; and hence is unusable</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment"> * with block-linear layouts, is remapped within drivers to the value 0xfe,</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment"> * which corresponds to the &quot;generic&quot; kind used for simple single-sample</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment"> * uncompressed color formats on Fermi - Volta GPUs.</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment"> */</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="keyword">static</span> __inline__ <a class="code hl_typedef" href="drm_8h.html#ac2a2bfb32105ffe8e74b67670b7ec440">__u64</a></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>drm_fourcc_canonicalize_nvidia_format_mod(<a class="code hl_typedef" href="drm_8h.html#ac2a2bfb32105ffe8e74b67670b7ec440">__u64</a> modifier)</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>{</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>    <span class="keywordflow">if</span> (!(modifier &amp; 0x10) || (modifier &amp; (0xff &lt;&lt; 12)))</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>        <span class="keywordflow">return</span> modifier;</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>        <span class="keywordflow">return</span> modifier | (0xfe &lt;&lt; 12);</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>}</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span> </div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="comment">/*</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment"> * 16Bx2 Block Linear layout, used by Tegra K1 and later</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment"> *</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment"> * Pixels are arranged in 64x8 Groups Of Bytes (GOBs). GOBs are then stacked</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment"> * vertically by a power of 2 (1 to 32 GOBs) to form a block.</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="comment"> *</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="comment"> * Within a GOB, data is ordered as 16B x 2 lines sectors laid in Z-shape.</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="comment"> *</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="comment"> * Parameter &#39;v&#39; is the log2 encoding of the number of GOBs stacked vertically.</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="comment"> * Valid values are:</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="comment"> *</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment"> * 0 == ONE_GOB</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment"> * 1 == TWO_GOBS</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment"> * 2 == FOUR_GOBS</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment"> * 3 == EIGHT_GOBS</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment"> * 4 == SIXTEEN_GOBS</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="comment"> * 5 == THIRTYTWO_GOBS</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment"> *</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="comment"> * Chapter 20 &quot;Pixel Memory Formats&quot; of the Tegra X1 TRM describes this format</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="comment"> * in full detail.</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="comment"> */</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ae6f6dadeeb30102c39dc2a317520b30e">  835</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK(v) \</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="preprocessor">    DRM_FORMAT_MOD_NVIDIA_BLOCK_LINEAR_2D(0, 0, 0, 0, (v))</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span> </div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#adfdefe43041f19a94f461343dd569c3c">  838</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_ONE_GOB \</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="preprocessor">    DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK(0)</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a3f191aad0d92cbd8aeecf25ddb17be72">  840</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_TWO_GOB \</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="preprocessor">    DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK(1)</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a19048f3420e4ed9d2ed894facaefd9bb">  842</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_FOUR_GOB \</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="preprocessor">    DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK(2)</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a45c3251b5dd76926201414e900a869c2">  844</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_EIGHT_GOB \</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="preprocessor">    DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK(3)</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a64cd4d3d054d63548c627bf5aa47f55e">  846</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_SIXTEEN_GOB \</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="preprocessor">    DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK(4)</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ab531f2868ffd933535a2060f53fe150e">  848</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_THIRTYTWO_GOB \</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="preprocessor">    DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK(5)</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span> </div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="comment">/*</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="comment"> * Some Broadcom modifiers take parameters, for example the number of</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="comment"> * vertical lines in the image. Reserve the lower 32 bits for modifier</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment"> * type, and the next 24 bits for parameters. Top 8 bits are the</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="comment"> * vendor code.</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment"> */</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a2378ff723e0ab097521a5997ef8a286d">  857</a></span><span class="preprocessor">#define __fourcc_mod_broadcom_param_shift 8</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a89f7102a0a6d4fd2e4e55e0337fda474">  858</a></span><span class="preprocessor">#define __fourcc_mod_broadcom_param_bits 48</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a91ca6e2b435b71b2afe67ac3c50673a8">  859</a></span><span class="preprocessor">#define fourcc_mod_broadcom_code(val, params) \</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="preprocessor">    fourcc_mod_code(BROADCOM, ((((__u64)params) &lt;&lt; __fourcc_mod_broadcom_param_shift) | val))</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a2e012b3a8445cf8be36214fd6bc380df">  861</a></span><span class="preprocessor">#define fourcc_mod_broadcom_param(m) \</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="preprocessor">    ((int)(((m) &gt;&gt; __fourcc_mod_broadcom_param_shift) &amp; \</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><span class="preprocessor">           ((1ULL &lt;&lt; __fourcc_mod_broadcom_param_bits) - 1)))</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#aa1d0e9d0f5b860e26b48be4c284697a4">  864</a></span><span class="preprocessor">#define fourcc_mod_broadcom_mod(m) \</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="preprocessor">    ((m) &amp; ~(((1ULL &lt;&lt; __fourcc_mod_broadcom_param_bits) - 1) &lt;&lt;    \</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="preprocessor">         __fourcc_mod_broadcom_param_shift))</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span> </div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="comment">/*</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="comment"> * Broadcom VC4 &quot;T&quot; format</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="comment"> *</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment"> * This is the primary layout that the V3D GPU can texture from (it</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="comment"> * can&#39;t do linear).  The T format has:</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="comment"> *</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="comment"> * - 64b utiles of pixels in a raster-order grid according to cpp.  It&#39;s 4x4</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="comment"> *   pixels at 32 bit depth.</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="comment"> *</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="comment"> * - 1k subtiles made of a 4x4 raster-order grid of 64b utiles (so usually</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span><span class="comment"> *   16x16 pixels).</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="comment"> *</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="comment"> * - 4k tiles made of a 2x2 grid of 1k subtiles (so usually 32x32 pixels).  On</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="comment"> *   even 4k tile rows, they&#39;re arranged as (BL, TL, TR, BR), and on odd rows</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="comment"> *   they&#39;re (TR, BR, BL, TL), where bottom left is start of memory.</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="comment"> *</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment"> * - an image made of 4k tiles in rows either left-to-right (even rows of 4k</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment"> *   tiles) or right-to-left (odd rows of 4k tiles).</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="comment"> */</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a8a4b8e983ce1df59e12cbe921f050979">  887</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_BROADCOM_VC4_T_TILED fourcc_mod_code(BROADCOM, 1)</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span> </div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="comment">/*</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="comment"> * Broadcom SAND format</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="comment"> *</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment"> * This is the native format that the H.264 codec block uses.  For VC4</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment"> * HVS, it is only valid for H.264 (NV12/21) and RGBA modes.</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment"> *</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="comment"> * The image can be considered to be split into columns, and the</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="comment"> * columns are placed consecutively into memory.  The width of those</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="comment"> * columns can be either 32, 64, 128, or 256 pixels, but in practice</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="comment"> * only 128 pixel columns are used.</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="comment"> *</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="comment"> * The pitch between the start of each column is set to optimally</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="comment"> * switch between SDRAM banks. This is passed as the number of lines</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="comment"> * of column width in the modifier (we can&#39;t use the stride value due</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment"> * to various core checks that look at it , so you should set the</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="comment"> * stride to width*cpp).</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="comment"> *</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="comment"> * Note that the column height for this format modifier is the same</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="comment"> * for all of the planes, assuming that each column contains both Y</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="comment"> * and UV.  Some SAND-using hardware stores UV in a separate tiled</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="comment"> * image from Y to reduce the column height, which is not supported</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="comment"> * with these modifiers.</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="comment"> *</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="comment"> * The DRM_FORMAT_MOD_BROADCOM_SAND128_COL_HEIGHT modifier is also</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="comment"> * supported for DRM_FORMAT_P030 where the columns remain as 128 bytes</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="comment"> * wide, but as this is a 10 bpp format that translates to 96 pixels.</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="comment"> */</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span> </div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#afef633d82b81f7f2744da236f35297f9">  917</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_BROADCOM_SAND32_COL_HEIGHT(v) \</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="preprocessor">    fourcc_mod_broadcom_code(2, v)</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a29eae9e23a2e05e9f96495d2a37de7a7">  919</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_BROADCOM_SAND64_COL_HEIGHT(v) \</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="preprocessor">    fourcc_mod_broadcom_code(3, v)</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a367fe485a303c45111df13e137778bdd">  921</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_BROADCOM_SAND128_COL_HEIGHT(v) \</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="preprocessor">    fourcc_mod_broadcom_code(4, v)</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ae30881d5167c56903beec8f2b3aff705">  923</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_BROADCOM_SAND256_COL_HEIGHT(v) \</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="preprocessor">    fourcc_mod_broadcom_code(5, v)</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span> </div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#afba0eb84ba9b4b9ddfd6b1c05848726a">  926</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_BROADCOM_SAND32 \</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="preprocessor">    DRM_FORMAT_MOD_BROADCOM_SAND32_COL_HEIGHT(0)</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#af1e639311dab747dfe07e996279be59e">  928</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_BROADCOM_SAND64 \</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="preprocessor">    DRM_FORMAT_MOD_BROADCOM_SAND64_COL_HEIGHT(0)</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#afb1d525ddd92e8f9b0d7dab868955714">  930</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_BROADCOM_SAND128 \</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="preprocessor">    DRM_FORMAT_MOD_BROADCOM_SAND128_COL_HEIGHT(0)</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#aa9734899de281af89712a226f9b6ba2b">  932</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_BROADCOM_SAND256 \</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="preprocessor">    DRM_FORMAT_MOD_BROADCOM_SAND256_COL_HEIGHT(0)</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span> </div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="comment">/* Broadcom UIF format</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="comment"> *</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment"> * This is the common format for the current Broadcom multimedia</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment"> * blocks, including V3D 3.x and newer, newer video codecs, and</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="comment"> * displays.</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="comment"> *</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="comment"> * The image consists of utiles (64b blocks), UIF blocks (2x2 utiles),</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="comment"> * and macroblocks (4x4 UIF blocks).  Those 4x4 UIF block groups are</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="comment"> * stored in columns, with padding between the columns to ensure that</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="comment"> * moving from one column to the next doesn&#39;t hit the same SDRAM page</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="comment"> * bank.</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="comment"> *</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment"> * To calculate the padding, it is assumed that each hardware block</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment"> * and the software driving it knows the platform&#39;s SDRAM page size,</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="comment"> * number of banks, and XOR address, and that it&#39;s identical between</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="comment"> * all blocks using the format.  This tiling modifier will use XOR as</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="comment"> * necessary to reduce the padding.  If a hardware block can&#39;t do XOR,</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="comment"> * the assumption is that a no-XOR tiling modifier will be created.</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="comment"> */</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ab81b1216e2f5e3771bd4ab124f83ce04">  954</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_BROADCOM_UIF fourcc_mod_code(BROADCOM, 6)</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span> </div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="comment">/*</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="comment"> * Arm Framebuffer Compression (AFBC) modifiers</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="comment"> *</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="comment"> * AFBC is a proprietary lossless image compression protocol and format.</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="comment"> * It provides fine-grained random access and minimizes the amount of data</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="comment"> * transferred between IP blocks.</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="comment"> *</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment"> * AFBC has several features which may be supported and/or used, which are</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="comment"> * represented using bits in the modifier. Not all combinations are valid,</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="comment"> * and different devices or use-cases may support different combinations.</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="comment"> *</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="comment"> * Further information on the use of AFBC modifiers can be found in</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="comment"> * Documentation/gpu/afbc.rst</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="comment"> */</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span> </div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="comment">/*</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment"> * The top 4 bits (out of the 56 bits alloted for specifying vendor specific</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="comment"> * modifiers) denote the category for modifiers. Currently we have three</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment"> * categories of modifiers ie AFBC, MISC and AFRC. We can have a maximum of</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="comment"> * sixteen different categories.</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="comment"> */</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ab58fae9c742edd0e06d5c72c19015948">  977</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_ARM_CODE(__type, __val) \</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="preprocessor">    fourcc_mod_code(ARM, ((__u64)(__type) &lt;&lt; 52) | ((__val) &amp; 0x000fffffffffffffULL))</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span> </div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a30266e40c7761146a6e18f1dc3191406">  980</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_ARM_TYPE_AFBC 0x00</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a2e2f24234764da4eb001722573087f15">  981</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_ARM_TYPE_MISC 0x01</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span> </div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ae325e56fd9a2e4b961843c5bb2b40c9f">  983</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_ARM_AFBC(__afbc_mode) \</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="preprocessor">    DRM_FORMAT_MOD_ARM_CODE(DRM_FORMAT_MOD_ARM_TYPE_AFBC, __afbc_mode)</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span> </div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="comment">/*</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="comment"> * AFBC superblock size</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="comment"> *</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="comment"> * Indicates the superblock size(s) used for the AFBC buffer. The buffer</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="comment"> * size (in pixels) must be aligned to a multiple of the superblock size.</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="comment"> * Four lowest significant bits(LSBs) are reserved for block size.</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="comment"> *</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="comment"> * Where one superblock size is specified, it applies to all planes of the</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="comment"> * buffer (e.g. 16x16, 32x8). When multiple superblock sizes are specified,</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="comment"> * the first applies to the Luma plane and the second applies to the Chroma</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="comment"> * plane(s). e.g. (32x8_64x4 means 32x8 Luma, with 64x4 Chroma).</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="comment"> * Multiple superblock sizes are only valid for multi-plane YCbCr formats.</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="comment"> */</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#aff29d1977851fb8ebdab71e9e49d8099">  999</a></span><span class="preprocessor">#define AFBC_FORMAT_MOD_BLOCK_SIZE_MASK      0xf</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a2a9ffffd0150b181019d5c121ae6c231"> 1000</a></span><span class="preprocessor">#define AFBC_FORMAT_MOD_BLOCK_SIZE_16x16     (1ULL)</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a8b3270bcbc7a0b3372d2888864cfbc15"> 1001</a></span><span class="preprocessor">#define AFBC_FORMAT_MOD_BLOCK_SIZE_32x8      (2ULL)</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a5cb0bbe2c797527951c2beba17997845"> 1002</a></span><span class="preprocessor">#define AFBC_FORMAT_MOD_BLOCK_SIZE_64x4      (3ULL)</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a5d052e53a67e3456f6fcfb0b1e11fcd1"> 1003</a></span><span class="preprocessor">#define AFBC_FORMAT_MOD_BLOCK_SIZE_32x8_64x4 (4ULL)</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span> </div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="comment">/*</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="comment"> * AFBC lossless colorspace transform</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="comment"> *</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="comment"> * Indicates that the buffer makes use of the AFBC lossless colorspace</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="comment"> * transform.</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="comment"> */</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a181c66065fb0b42a9e255c0cb08a6296"> 1011</a></span><span class="preprocessor">#define AFBC_FORMAT_MOD_YTR     (1ULL &lt;&lt;  4)</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span> </div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="comment">/*</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="comment"> * AFBC block-split</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="comment"> *</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="comment"> * Indicates that the payload of each superblock is split. The second</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="comment"> * half of the payload is positioned at a predefined offset from the start</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="comment"> * of the superblock payload.</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="comment"> */</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#abdec1b79dfd965511b804cceac629689"> 1020</a></span><span class="preprocessor">#define AFBC_FORMAT_MOD_SPLIT   (1ULL &lt;&lt;  5)</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span> </div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="comment">/*</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="comment"> * AFBC sparse layout</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="comment"> *</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="comment"> * This flag indicates that the payload of each superblock must be stored at a</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="comment"> * predefined position relative to the other superblocks in the same AFBC</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="comment"> * buffer. This order is the same order used by the header buffer. In this mode</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="comment"> * each superblock is given the same amount of space as an uncompressed</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="comment"> * superblock of the particular format would require, rounding up to the next</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="comment"> * multiple of 128 bytes in size.</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="comment"> */</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a311dfa9388d2191c68265cbb8903e9aa"> 1032</a></span><span class="preprocessor">#define AFBC_FORMAT_MOD_SPARSE  (1ULL &lt;&lt;  6)</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span> </div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="comment">/*</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="comment"> * AFBC copy-block restrict</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="comment"> *</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="comment"> * Buffers with this flag must obey the copy-block restriction. The restriction</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="comment"> * is such that there are no copy-blocks referring across the border of 8x8</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="comment"> * blocks. For the subsampled data the 8x8 limitation is also subsampled.</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="comment"> */</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a7fc466f7d3bcfde52225774d972fffe8"> 1041</a></span><span class="preprocessor">#define AFBC_FORMAT_MOD_CBR     (1ULL &lt;&lt;  7)</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span> </div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="comment">/*</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="comment"> * AFBC tiled layout</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="comment"> *</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="comment"> * The tiled layout groups superblocks in 8x8 or 4x4 tiles, where all</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="comment"> * superblocks inside a tile are stored together in memory. 8x8 tiles are used</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="comment"> * for pixel formats up to and including 32 bpp while 4x4 tiles are used for</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="comment"> * larger bpp formats. The order between the tiles is scan line.</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="comment"> * When the tiled layout is used, the buffer size (in pixels) must be aligned</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="comment"> * to the tile size.</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="comment"> */</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a338df58526b4c1399cf1382fca1a64ab"> 1053</a></span><span class="preprocessor">#define AFBC_FORMAT_MOD_TILED   (1ULL &lt;&lt;  8)</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span> </div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="comment">/*</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="comment"> * AFBC solid color blocks</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="comment"> *</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="comment"> * Indicates that the buffer makes use of solid-color blocks, whereby bandwidth</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="comment"> * can be reduced if a whole superblock is a single color.</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="comment"> */</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#aba994d767336602d3498deeeab0b3e7f"> 1061</a></span><span class="preprocessor">#define AFBC_FORMAT_MOD_SC      (1ULL &lt;&lt;  9)</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span> </div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="comment">/*</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="comment"> * AFBC double-buffer</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="comment"> *</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="comment"> * Indicates that the buffer is allocated in a layout safe for front-buffer</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="comment"> * rendering.</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="comment"> */</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a9668046567612f586b0b96d7c7959fa7"> 1069</a></span><span class="preprocessor">#define AFBC_FORMAT_MOD_DB      (1ULL &lt;&lt; 10)</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span> </div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span><span class="comment">/*</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span><span class="comment"> * AFBC buffer content hints</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span><span class="comment"> *</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span><span class="comment"> * Indicates that the buffer includes per-superblock content hints.</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="comment"> */</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#aa882900c55a83dc2b0c97a6b392a4cad"> 1076</a></span><span class="preprocessor">#define AFBC_FORMAT_MOD_BCH     (1ULL &lt;&lt; 11)</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span> </div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="comment">/* AFBC uncompressed storage mode</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="comment"> *</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="comment"> * Indicates that the buffer is using AFBC uncompressed storage mode.</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="comment"> * In this mode all superblock payloads in the buffer use the uncompressed</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="comment"> * storage mode, which is usually only used for data which cannot be compressed.</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="comment"> * The buffer layout is the same as for AFBC buffers without USM set, this only</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="comment"> * affects the storage mode of the individual superblocks. Note that even a</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="comment"> * buffer without USM set may use uncompressed storage mode for some or all</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="comment"> * superblocks, USM just guarantees it for all.</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="comment"> */</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#acc159335ef897efe26de4a10412bffe0"> 1088</a></span><span class="preprocessor">#define AFBC_FORMAT_MOD_USM (1ULL &lt;&lt; 12)</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span> </div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="comment">/*</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="comment"> * Arm Fixed-Rate Compression (AFRC) modifiers</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="comment"> *</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="comment"> * AFRC is a proprietary fixed rate image compression protocol and format,</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="comment"> * designed to provide guaranteed bandwidth and memory footprint</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="comment"> * reductions in graphics and media use-cases.</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><span class="comment"> *</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span><span class="comment"> * AFRC buffers consist of one or more planes, with the same components</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span><span class="comment"> * and meaning as an uncompressed buffer using the same pixel format.</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span><span class="comment"> *</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="comment"> * Within each plane, the pixel/luma/chroma values are grouped into</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="comment"> * &quot;coding unit&quot; blocks which are individually compressed to a</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="comment"> * fixed size (in bytes). All coding units within a given plane of a buffer</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="comment"> * store the same number of values, and have the same compressed size.</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="comment"> *</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span><span class="comment"> * The coding unit size is configurable, allowing different rates of compression.</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="comment"> *</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span><span class="comment"> * The start of each AFRC buffer plane must be aligned to an alignment granule which</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="comment"> * depends on the coding unit size.</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><span class="comment"> *</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span><span class="comment"> * Coding Unit Size   Plane Alignment</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="comment"> * ----------------   ---------------</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="comment"> * 16 bytes           1024 bytes</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="comment"> * 24 bytes           512  bytes</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="comment"> * 32 bytes           2048 bytes</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="comment"> *</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span><span class="comment"> * Coding units are grouped into paging tiles. AFRC buffer dimensions must be aligned</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="comment"> * to a multiple of the paging tile dimensions.</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><span class="comment"> * The dimensions of each paging tile depend on whether the buffer is optimised for</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span><span class="comment"> * scanline (SCAN layout) or rotated (ROT layout) access.</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span><span class="comment"> *</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="comment"> * Layout   Paging Tile Width   Paging Tile Height</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span><span class="comment"> * ------   -----------------   ------------------</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span><span class="comment"> * SCAN     16 coding units     4 coding units</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><span class="comment"> * ROT      8  coding units     8 coding units</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span><span class="comment"> *</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="comment"> * The dimensions of each coding unit depend on the number of components</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="comment"> * in the compressed plane and whether the buffer is optimised for</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="comment"> * scanline (SCAN layout) or rotated (ROT layout) access.</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="comment"> *</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span><span class="comment"> * Number of Components in Plane   Layout      Coding Unit Width   Coding Unit Height</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="comment"> * -----------------------------   ---------   -----------------   ------------------</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="comment"> * 1                               SCAN        16 samples          4 samples</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="comment"> * Example: 16x4 luma samples in a &#39;Y&#39; plane</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span><span class="comment"> *          16x4 chroma &#39;V&#39; values, in the &#39;V&#39; plane of a fully-planar YUV buffer</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="comment"> * -----------------------------   ---------   -----------------   ------------------</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="comment"> * 1                               ROT         8 samples           8 samples</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="comment"> * Example: 8x8 luma samples in a &#39;Y&#39; plane</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="comment"> *          8x8 chroma &#39;V&#39; values, in the &#39;V&#39; plane of a fully-planar YUV buffer</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="comment"> * -----------------------------   ---------   -----------------   ------------------</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="comment"> * 2                               DONT CARE   8 samples           4 samples</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="comment"> * Example: 8x4 chroma pairs in the &#39;UV&#39; plane of a semi-planar YUV buffer</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="comment"> * -----------------------------   ---------   -----------------   ------------------</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="comment"> * 3                               DONT CARE   4 samples           4 samples</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="comment"> * Example: 4x4 pixels in an RGB buffer without alpha</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="comment"> * -----------------------------   ---------   -----------------   ------------------</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span><span class="comment"> * 4                               DONT CARE   4 samples           4 samples</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span><span class="comment"> * Example: 4x4 pixels in an RGB buffer with alpha</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span><span class="comment"> */</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span> </div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#aa8d110f7f58b731a8ffbed1d17c1664e"> 1150</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_ARM_TYPE_AFRC 0x02</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span> </div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a00d93a6352fbb6f71f3dab24188c0bcb"> 1152</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_ARM_AFRC(__afrc_mode) \</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="preprocessor">    DRM_FORMAT_MOD_ARM_CODE(DRM_FORMAT_MOD_ARM_TYPE_AFRC, __afrc_mode)</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span> </div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span><span class="comment">/*</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span><span class="comment"> * AFRC coding unit size modifier.</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="comment"> *</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><span class="comment"> * Indicates the number of bytes used to store each compressed coding unit for</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span><span class="comment"> * one or more planes in an AFRC encoded buffer. The coding unit size for chrominance</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="comment"> * is the same for both Cb and Cr, which may be stored in separate planes.</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="comment"> *</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span><span class="comment"> * AFRC_FORMAT_MOD_CU_SIZE_P0 indicates the number of bytes used to store</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="comment"> * each compressed coding unit in the first plane of the buffer. For RGBA buffers</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="comment"> * this is the only plane, while for semi-planar and fully-planar YUV buffers,</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="comment"> * this corresponds to the luma plane.</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="comment"> *</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="comment"> * AFRC_FORMAT_MOD_CU_SIZE_P12 indicates the number of bytes used to store</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><span class="comment"> * each compressed coding unit in the second and third planes in the buffer.</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="comment"> * For semi-planar and fully-planar YUV buffers, this corresponds to the chroma plane(s).</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span><span class="comment"> *</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="comment"> * For single-plane buffers, AFRC_FORMAT_MOD_CU_SIZE_P0 must be specified</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="comment"> * and AFRC_FORMAT_MOD_CU_SIZE_P12 must be zero.</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="comment"> * For semi-planar and fully-planar buffers, both AFRC_FORMAT_MOD_CU_SIZE_P0 and</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="comment"> * AFRC_FORMAT_MOD_CU_SIZE_P12 must be specified.</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="comment"> */</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ab1a03ba0fdcc7376e587f429d36dbcfc"> 1176</a></span><span class="preprocessor">#define AFRC_FORMAT_MOD_CU_SIZE_MASK 0xf</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a13a7563ff8140e1244eb78e3f7834562"> 1177</a></span><span class="preprocessor">#define AFRC_FORMAT_MOD_CU_SIZE_16 (1ULL)</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a239fd96f3c378a74f7d30961dddf8c18"> 1178</a></span><span class="preprocessor">#define AFRC_FORMAT_MOD_CU_SIZE_24 (2ULL)</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#af3c8dc7177d873b2bca7170e73505a41"> 1179</a></span><span class="preprocessor">#define AFRC_FORMAT_MOD_CU_SIZE_32 (3ULL)</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span> </div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a06d0b9d9f55413ad92ca8efcebc70617"> 1181</a></span><span class="preprocessor">#define AFRC_FORMAT_MOD_CU_SIZE_P0(__afrc_cu_size) (__afrc_cu_size)</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a113a4d8d8e856da1a680dd38598480ca"> 1182</a></span><span class="preprocessor">#define AFRC_FORMAT_MOD_CU_SIZE_P12(__afrc_cu_size) ((__afrc_cu_size) &lt;&lt; 4)</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span> </div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="comment">/*</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="comment"> * AFRC scanline memory layout.</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span><span class="comment"> *</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="comment"> * Indicates if the buffer uses the scanline-optimised layout</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="comment"> * for an AFRC encoded buffer, otherwise, it uses the rotation-optimised layout.</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="comment"> * The memory layout is the same for all planes.</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="comment"> */</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a5a27b4ff47b2d7446aae5b5f016564b4"> 1191</a></span><span class="preprocessor">#define AFRC_FORMAT_MOD_LAYOUT_SCAN (1ULL &lt;&lt; 8)</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span> </div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="comment">/*</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span><span class="comment"> * Arm 16x16 Block U-Interleaved modifier</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="comment"> *</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span><span class="comment"> * This is used by Arm Mali Utgard and Midgard GPUs. It divides the image</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="comment"> * into 16x16 pixel blocks. Blocks are stored linearly in order, but pixels</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><span class="comment"> * in the block are reordered.</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="comment"> */</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#abf2aeb8ebd4b7c98b73f9ff8bf853bad"> 1200</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_ARM_16X16_BLOCK_U_INTERLEAVED \</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span><span class="preprocessor">    DRM_FORMAT_MOD_ARM_CODE(DRM_FORMAT_MOD_ARM_TYPE_MISC, 1ULL)</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span> </div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span><span class="comment">/*</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="comment"> * Allwinner tiled modifier</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span><span class="comment"> *</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="comment"> * This tiling mode is implemented by the VPU found on all Allwinner platforms,</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="comment"> * codenamed sunxi. It is associated with a YUV format that uses either 2 or 3</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="comment"> * planes.</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="comment"> *</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="comment"> * With this tiling, the luminance samples are disposed in tiles representing</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="comment"> * 32x32 pixels and the chrominance samples in tiles representing 32x64 pixels.</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="comment"> * The pixel order in each tile is linear and the tiles are disposed linearly,</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span><span class="comment"> * both in row-major order.</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span><span class="comment"> */</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a8986e9ba911329d414551b2da2848b93"> 1215</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_ALLWINNER_TILED fourcc_mod_code(ALLWINNER, 1)</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span> </div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="comment">/*</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="comment"> * Amlogic Video Framebuffer Compression modifiers</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span><span class="comment"> *</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="comment"> * Amlogic uses a proprietary lossless image compression protocol and format</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="comment"> * for their hardware video codec accelerators, either video decoders or</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="comment"> * video input encoders.</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="comment"> *</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span><span class="comment"> * It considerably reduces memory bandwidth while writing and reading</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span><span class="comment"> * frames in memory.</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span><span class="comment"> *</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span><span class="comment"> * The underlying storage is considered to be 3 components, 8bit or 10-bit</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span><span class="comment"> * per component YCbCr 420, single plane :</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span><span class="comment"> * - DRM_FORMAT_YUV420_8BIT</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="comment"> * - DRM_FORMAT_YUV420_10BIT</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span><span class="comment"> *</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><span class="comment"> * The first 8 bits of the mode defines the layout, then the following 8 bits</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="comment"> * defines the options changing the layout.</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span><span class="comment"> *</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="comment"> * Not all combinations are valid, and different SoCs may support different</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span><span class="comment"> * combinations of layout and options.</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span><span class="comment"> */</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ac4d779ce635fec653dc2d8e7844d4b15"> 1238</a></span><span class="preprocessor">#define __fourcc_mod_amlogic_layout_mask 0xff</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a012c0046b26634bc48528b4bdd2ca4ee"> 1239</a></span><span class="preprocessor">#define __fourcc_mod_amlogic_options_shift 8</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a546f8618bd0f2356ad6649927102ded3"> 1240</a></span><span class="preprocessor">#define __fourcc_mod_amlogic_options_mask 0xff</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span> </div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#adf9c67b84382d6fb40c6ae4f106f6d71"> 1242</a></span><span class="preprocessor">#define DRM_FORMAT_MOD_AMLOGIC_FBC(__layout, __options) \</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="preprocessor">    fourcc_mod_code(AMLOGIC, \</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="preprocessor">            ((__layout) &amp; __fourcc_mod_amlogic_layout_mask) | \</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span><span class="preprocessor">            (((__options) &amp; __fourcc_mod_amlogic_options_mask) \</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span><span class="preprocessor">             &lt;&lt; __fourcc_mod_amlogic_options_shift))</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span> </div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span><span class="comment">/* Amlogic FBC Layouts */</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span> </div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="comment">/*</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="comment"> * Amlogic FBC Basic Layout</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="comment"> *</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span><span class="comment"> * The basic layout is composed of:</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="comment"> * - a body content organized in 64x32 superblocks with 4096 bytes per</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span><span class="comment"> *   superblock in default mode.</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span><span class="comment"> * - a 32 bytes per 128x64 header block</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span><span class="comment"> *</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span><span class="comment"> * This layout is transferrable between Amlogic SoCs supporting this modifier.</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="comment"> */</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#aa9dcfcdb52c18dc29d40799cfba22aa1"> 1260</a></span><span class="preprocessor">#define AMLOGIC_FBC_LAYOUT_BASIC        (1ULL)</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span> </div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="comment">/*</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="comment"> * Amlogic FBC Scatter Memory layout</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span><span class="comment"> *</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span><span class="comment"> * Indicates the header contains IOMMU references to the compressed</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span><span class="comment"> * frames content to optimize memory access and layout.</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span><span class="comment"> *</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span><span class="comment"> * In this mode, only the header memory address is needed, thus the</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="comment"> * content memory organization is tied to the current producer</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="comment"> * execution and cannot be saved/dumped neither transferrable between</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="comment"> * Amlogic SoCs supporting this modifier.</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span><span class="comment"> *</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span><span class="comment"> * Due to the nature of the layout, these buffers are not expected to</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span><span class="comment"> * be accessible by the user-space clients, but only accessible by the</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span><span class="comment"> * hardware producers and consumers.</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span><span class="comment"> *</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="comment"> * The user-space clients should expect a failure while trying to mmap</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="comment"> * the DMA-BUF handle returned by the producer.</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="comment"> */</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a25ce6f5186cb9931ab026d28a4c7dc95"> 1280</a></span><span class="preprocessor">#define AMLOGIC_FBC_LAYOUT_SCATTER      (2ULL)</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span> </div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span><span class="comment">/* Amlogic FBC Layout Options Bit Mask */</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span> </div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span><span class="comment">/*</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span><span class="comment"> * Amlogic FBC Memory Saving mode</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span><span class="comment"> *</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span><span class="comment"> * Indicates the storage is packed when pixel size is multiple of word</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span><span class="comment"> * boudaries, i.e. 8bit should be stored in this mode to save allocation</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="comment"> * memory.</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="comment"> *</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="comment"> * This mode reduces body layout to 3072 bytes per 64x32 superblock with</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="comment"> * the basic layout and 3200 bytes per 64x32 superblock combined with</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="comment"> * the scatter layout.</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="comment"> */</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ac4e11f797a65939c18fbdbb4ee84d245"> 1295</a></span><span class="preprocessor">#define AMLOGIC_FBC_OPTION_MEM_SAVING       (1ULL &lt;&lt; 0)</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span> </div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span><span class="comment">/*</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span><span class="comment"> * AMD modifiers</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="comment"> *</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="comment"> * Memory layout:</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span><span class="comment"> *</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><span class="comment"> * without DCC:</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span><span class="comment"> *   - main surface</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span><span class="comment"> *</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="comment"> * with DCC &amp; without DCC_RETILE:</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="comment"> *   - main surface in plane 0</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="comment"> *   - DCC surface in plane 1 (RB-aligned, pipe-aligned if DCC_PIPE_ALIGN is set)</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="comment"> *</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span><span class="comment"> * with DCC &amp; DCC_RETILE:</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span><span class="comment"> *   - main surface in plane 0</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span><span class="comment"> *   - displayable DCC surface in plane 1 (not RB-aligned &amp; not pipe-aligned)</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span><span class="comment"> *   - pipe-aligned DCC surface in plane 2 (RB-aligned &amp; pipe-aligned)</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span><span class="comment"> *</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span><span class="comment"> * For multi-plane formats the above surfaces get merged into one plane for</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span><span class="comment"> * each format plane, based on the required alignment only.</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="comment"> *</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span><span class="comment"> * Bits  Parameter                Notes</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="comment"> * ----- ------------------------ ---------------------------------------------</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span><span class="comment"> *</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span><span class="comment"> *   7:0 TILE_VERSION             Values are AMD_FMT_MOD_TILE_VER_*</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span><span class="comment"> *  12:8 TILE                     Values are AMD_FMT_MOD_TILE_&lt;version&gt;_*</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span><span class="comment"> *    13 DCC</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span><span class="comment"> *    14 DCC_RETILE</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span><span class="comment"> *    15 DCC_PIPE_ALIGN</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><span class="comment"> *    16 DCC_INDEPENDENT_64B</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="comment"> *    17 DCC_INDEPENDENT_128B</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span><span class="comment"> * 19:18 DCC_MAX_COMPRESSED_BLOCK Values are AMD_FMT_MOD_DCC_BLOCK_*</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><span class="comment"> *    20 DCC_CONSTANT_ENCODE</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="comment"> * 23:21 PIPE_XOR_BITS            Only for some chips</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span><span class="comment"> * 26:24 BANK_XOR_BITS            Only for some chips</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span><span class="comment"> * 29:27 PACKERS                  Only for some chips</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span><span class="comment"> * 32:30 RB                       Only for some chips</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span><span class="comment"> * 35:33 PIPE                     Only for some chips</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span><span class="comment"> * 55:36 -                        Reserved for future use, must be zero</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span><span class="comment"> */</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#aaa83130ad924be4397bf88328a0ddf86"> 1336</a></span><span class="preprocessor">#define AMD_FMT_MOD fourcc_mod_code(AMD, 0)</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span> </div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a6bc6c9e0f7916fe00ecbd5647129c7f6"> 1338</a></span><span class="preprocessor">#define IS_AMD_FMT_MOD(val) (((val) &gt;&gt; 56) == DRM_FORMAT_MOD_VENDOR_AMD)</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span> </div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span><span class="comment">/* Reserve 0 for GFX8 and older */</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a90f211b847b48a44966386fc18583c34"> 1341</a></span><span class="preprocessor">#define AMD_FMT_MOD_TILE_VER_GFX9 1</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a2f3b9d4b2939e753bbf4a2c5010e81ab"> 1342</a></span><span class="preprocessor">#define AMD_FMT_MOD_TILE_VER_GFX10 2</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a3594bb568182048564bfc857f2b20f2d"> 1343</a></span><span class="preprocessor">#define AMD_FMT_MOD_TILE_VER_GFX10_RBPLUS 3</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span> </div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span><span class="comment">/*</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span><span class="comment"> * 64K_S is the same for GFX9/GFX10/GFX10_RBPLUS and hence has GFX9 as canonical</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span><span class="comment"> * version.</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span><span class="comment"> */</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a676984d062e34415976630f67334260d"> 1349</a></span><span class="preprocessor">#define AMD_FMT_MOD_TILE_GFX9_64K_S 9</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span> </div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span><span class="comment">/*</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span><span class="comment"> * 64K_D for non-32 bpp is the same for GFX9/GFX10/GFX10_RBPLUS and hence has</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="comment"> * GFX9 as canonical version.</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span><span class="comment"> */</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#aead4ece0758f6f4b9f2dfaa72bea126f"> 1355</a></span><span class="preprocessor">#define AMD_FMT_MOD_TILE_GFX9_64K_D 10</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ae1aadcd29b24e9c21c9ecf8d9dcde6c0"> 1356</a></span><span class="preprocessor">#define AMD_FMT_MOD_TILE_GFX9_64K_S_X 25</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a55872fe0587f798dcfbb51c8322c3cc3"> 1357</a></span><span class="preprocessor">#define AMD_FMT_MOD_TILE_GFX9_64K_D_X 26</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a916348b0457f6ebcdc7f38717d94d0fb"> 1358</a></span><span class="preprocessor">#define AMD_FMT_MOD_TILE_GFX9_64K_R_X 27</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span> </div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a70960e2da6eb2142f242e9eea442ccd7"> 1360</a></span><span class="preprocessor">#define AMD_FMT_MOD_DCC_BLOCK_64B 0</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#af86c2e999637e39ca76f9a137927ecaa"> 1361</a></span><span class="preprocessor">#define AMD_FMT_MOD_DCC_BLOCK_128B 1</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a0499082b12245e605c12fe02937f52f8"> 1362</a></span><span class="preprocessor">#define AMD_FMT_MOD_DCC_BLOCK_256B 2</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span> </div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a871836cafd78f5042c1417fa9326e37a"> 1364</a></span><span class="preprocessor">#define AMD_FMT_MOD_TILE_VERSION_SHIFT 0</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#aa7a5ab3a4eb72f55fd2ca49b4541ef84"> 1365</a></span><span class="preprocessor">#define AMD_FMT_MOD_TILE_VERSION_MASK 0xFF</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a561fd913a5da323826c32c7f4b762e5f"> 1366</a></span><span class="preprocessor">#define AMD_FMT_MOD_TILE_SHIFT 8</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#afe17f6f90292391eb9fbfb3314a7cc61"> 1367</a></span><span class="preprocessor">#define AMD_FMT_MOD_TILE_MASK 0x1F</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span> </div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span><span class="comment">/* Whether DCC compression is enabled. */</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a7cb7ab8d3d2c8f17b31b9e483df3014d"> 1370</a></span><span class="preprocessor">#define AMD_FMT_MOD_DCC_SHIFT 13</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a0cbeb26287ecd1415225114a63d0867d"> 1371</a></span><span class="preprocessor">#define AMD_FMT_MOD_DCC_MASK 0x1</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span> </div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span><span class="comment">/*</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span><span class="comment"> * Whether to include two DCC surfaces, one which is rb &amp; pipe aligned, and</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span><span class="comment"> * one which is not-aligned.</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span><span class="comment"> */</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a09bd168c7deabaa85bffe1a2afe7983e"> 1377</a></span><span class="preprocessor">#define AMD_FMT_MOD_DCC_RETILE_SHIFT 14</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a830f0e93ffb9ccab15eae6b043e012e0"> 1378</a></span><span class="preprocessor">#define AMD_FMT_MOD_DCC_RETILE_MASK 0x1</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span> </div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="comment">/* Only set if DCC_RETILE = false */</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a32160c5385b89b8121bb5851a738b7c8"> 1381</a></span><span class="preprocessor">#define AMD_FMT_MOD_DCC_PIPE_ALIGN_SHIFT 15</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a476a6755c5d59cf7619a96dd6a00dc73"> 1382</a></span><span class="preprocessor">#define AMD_FMT_MOD_DCC_PIPE_ALIGN_MASK 0x1</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span> </div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a2ae6d63d4ad117a10b42cc39be21ee82"> 1384</a></span><span class="preprocessor">#define AMD_FMT_MOD_DCC_INDEPENDENT_64B_SHIFT 16</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#aed407fc126692f88703f3b07833bda1e"> 1385</a></span><span class="preprocessor">#define AMD_FMT_MOD_DCC_INDEPENDENT_64B_MASK 0x1</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#af73a6e3f8fdfdb1575ba77f06d907c24"> 1386</a></span><span class="preprocessor">#define AMD_FMT_MOD_DCC_INDEPENDENT_128B_SHIFT 17</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a41f646860a8aeb29a3ead146bbc69654"> 1387</a></span><span class="preprocessor">#define AMD_FMT_MOD_DCC_INDEPENDENT_128B_MASK 0x1</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#aee1ca6873c85316a8e4d53ff4b19bb6c"> 1388</a></span><span class="preprocessor">#define AMD_FMT_MOD_DCC_MAX_COMPRESSED_BLOCK_SHIFT 18</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a9e6893fdbd483d592cbd2ccb3dc3e6b5"> 1389</a></span><span class="preprocessor">#define AMD_FMT_MOD_DCC_MAX_COMPRESSED_BLOCK_MASK 0x3</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span> </div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="comment">/*</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="comment"> * DCC supports embedding some clear colors directly in the DCC surface.</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><span class="comment"> * However, on older GPUs the rendering HW ignores the embedded clear color</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span><span class="comment"> * and prefers the driver provided color. This necessitates doing a fastclear</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span><span class="comment"> * eliminate operation before a process transfers control.</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span><span class="comment"> *</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span><span class="comment"> * If this bit is set that means the fastclear eliminate is not needed for these</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span><span class="comment"> * embeddable colors.</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><span class="comment"> */</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a2348fb4e4d954752c6cb6e0e5738ed62"> 1400</a></span><span class="preprocessor">#define AMD_FMT_MOD_DCC_CONSTANT_ENCODE_SHIFT 20</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a4ef5c394d2448480b4a6bf5019587c94"> 1401</a></span><span class="preprocessor">#define AMD_FMT_MOD_DCC_CONSTANT_ENCODE_MASK 0x1</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span> </div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><span class="comment">/*</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span><span class="comment"> * The below fields are for accounting for per GPU differences. These are only</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="comment"> * relevant for GFX9 and later and if the tile field is *_X/_T.</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span><span class="comment"> *</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span><span class="comment"> * PIPE_XOR_BITS = always needed</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span><span class="comment"> * BANK_XOR_BITS = only for TILE_VER_GFX9</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span><span class="comment"> * PACKERS = only for TILE_VER_GFX10_RBPLUS</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><span class="comment"> * RB = only for TILE_VER_GFX9 &amp; DCC</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span><span class="comment"> * PIPE = only for TILE_VER_GFX9 &amp; DCC &amp; (DCC_RETILE | DCC_PIPE_ALIGN)</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span><span class="comment"> */</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a7d52f74b0b94a2eb0ad697874c300f9e"> 1413</a></span><span class="preprocessor">#define AMD_FMT_MOD_PIPE_XOR_BITS_SHIFT 21</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ad542ae3ebf85d9db95d733d26e158e43"> 1414</a></span><span class="preprocessor">#define AMD_FMT_MOD_PIPE_XOR_BITS_MASK 0x7</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#af7fdbbdc53ee83924ead51683faf2277"> 1415</a></span><span class="preprocessor">#define AMD_FMT_MOD_BANK_XOR_BITS_SHIFT 24</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a960a2ffb92b1036df5391ca977d7af7f"> 1416</a></span><span class="preprocessor">#define AMD_FMT_MOD_BANK_XOR_BITS_MASK 0x7</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a3447a6543a89d6f1b318e1bd0939d1bf"> 1417</a></span><span class="preprocessor">#define AMD_FMT_MOD_PACKERS_SHIFT 27</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a44f12f6d1eac7ee9c9f4ff1f9b14e044"> 1418</a></span><span class="preprocessor">#define AMD_FMT_MOD_PACKERS_MASK 0x7</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ac97c286fa00057e60d122720e6542f9b"> 1419</a></span><span class="preprocessor">#define AMD_FMT_MOD_RB_SHIFT 30</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a9ce0b6173169c8a4b2889a86ee4a31eb"> 1420</a></span><span class="preprocessor">#define AMD_FMT_MOD_RB_MASK 0x7</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ae0d2a9e55f6183a9600db86232fbdeb9"> 1421</a></span><span class="preprocessor">#define AMD_FMT_MOD_PIPE_SHIFT 33</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#afc2fd2a0e183ddf01c767ada6668b0d0"> 1422</a></span><span class="preprocessor">#define AMD_FMT_MOD_PIPE_MASK 0x7</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span> </div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#ae4049c1d9b470674b38ddadcfea2e6c4"> 1424</a></span><span class="preprocessor">#define AMD_FMT_MOD_SET(field, value) \</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="preprocessor">    ((uint64_t)(value) &lt;&lt; AMD_FMT_MOD_##field##_SHIFT)</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a9ac895ac6bae7d2e97fe90689bed0cb2"> 1426</a></span><span class="preprocessor">#define AMD_FMT_MOD_GET(field, value) \</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span><span class="preprocessor">    (((value) &gt;&gt; AMD_FMT_MOD_##field##_SHIFT) &amp; AMD_FMT_MOD_##field##_MASK)</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"><a class="line" href="drm__fourcc_8h.html#a42be82c1f834c1e10cc9a08de33e89ca"> 1428</a></span><span class="preprocessor">#define AMD_FMT_MOD_CLEAR(field) \</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span><span class="preprocessor">    (~((uint64_t)AMD_FMT_MOD_##field##_MASK &lt;&lt; AMD_FMT_MOD_##field##_SHIFT))</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span> </div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span><span class="preprocessor">#if defined(__cplusplus)</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span>}</div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span> </div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span><span class="preprocessor">#endif </span><span class="comment">/* DRM_FOURCC_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="adrm_8h_html"><div class="ttname"><a href="drm_8h.html">drm.h</a></div></div>
<div class="ttc" id="adrm_8h_html_ac2a2bfb32105ffe8e74b67670b7ec440"><div class="ttname"><a href="drm_8h.html#ac2a2bfb32105ffe8e74b67670b7ec440">__u64</a></div><div class="ttdeci">uint64_t __u64</div><div class="ttdef"><b>Definition:</b> <a href="drm_8h_source.html#l00056">drm.h:56</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
