{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587330934740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587330934748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 19 17:15:34 2020 " "Processing started: Sun Apr 19 17:15:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587330934748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587330934748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab06 -c Lab06 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab06 -c Lab06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587330934748 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587330935747 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587330935748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab06.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab06.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab06-structural " "Found design unit 1: Lab06-structural" {  } { { "Lab06.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/Lab06.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587330954462 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab06 " "Found entity 1: Lab06" {  } { { "Lab06.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/Lab06.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587330954462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587330954462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "ALU.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587330954474 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587330954474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587330954474 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "CONTROL.vhd " "Can't analyze file -- file CONTROL.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1587330954491 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DATAPATH.vhd " "Can't analyze file -- file DATAPATH.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1587330954507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_32_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_32_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_32_6-rtl " "Found design unit 1: ROM_32_6-rtl" {  } { { "ROM_32_6.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/ROM_32_6.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587330954517 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_32_6 " "Found entity 1: ROM_32_6" {  } { { "ROM_32_6.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/ROM_32_6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587330954517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587330954517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCOUNTER-structural " "Found design unit 1: PCOUNTER-structural" {  } { { "PCOUNTER.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/PCOUNTER.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587330954529 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCOUNTER " "Found entity 1: PCOUNTER" {  } { { "PCOUNTER.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/PCOUNTER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587330954529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587330954529 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab06 " "Elaborating entity \"Lab06\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587330954598 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "C Lab06.vhd(14) " "VHDL Signal Declaration warning at Lab06.vhd(14): used implicit default value for signal \"C\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Lab06.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/Lab06.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1587330954604 "|Lab06"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Creg Lab06.vhd(106) " "Verilog HDL or VHDL warning at Lab06.vhd(106): object \"Creg\" assigned a value but never read" {  } { { "Lab06.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/Lab06.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587330954604 "|Lab06"}
{ "Warning" "WSGN_SEARCH_FILE" "reg_datapath.vhd 2 1 " "Using design file reg_datapath.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_DATAPATH-structural " "Found design unit 1: REG_DATAPATH-structural" {  } { { "reg_datapath.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/reg_datapath.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587330954635 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_DATAPATH " "Found entity 1: REG_DATAPATH" {  } { { "reg_datapath.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/reg_datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587330954635 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1587330954635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_DATAPATH REG_DATAPATH:TheRegDatapath " "Elaborating entity \"REG_DATAPATH\" for hierarchy \"REG_DATAPATH:TheRegDatapath\"" {  } { { "Lab06.vhd" "TheRegDatapath" { Text "C:/Users/gregm/Desktop/Lab 06/Lab06.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587330954638 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg_alu.vhd 2 1 " "Using design file reg_alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_alu-Behavioral " "Found design unit 1: reg_alu-Behavioral" {  } { { "reg_alu.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/reg_alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587330954664 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_alu " "Found entity 1: reg_alu" {  } { { "reg_alu.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/reg_alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587330954664 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1587330954664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_ALU REG_DATAPATH:TheRegDatapath\|REG_ALU:TheALU " "Elaborating entity \"REG_ALU\" for hierarchy \"REG_DATAPATH:TheRegDatapath\|REG_ALU:TheALU\"" {  } { { "reg_datapath.vhd" "TheALU" { Text "C:/Users/gregm/Desktop/Lab 06/reg_datapath.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587330954666 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CIN reg_alu.vhd(31) " "VHDL Process Statement warning at reg_alu.vhd(31): signal \"CIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_alu.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/reg_alu.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587330954667 "|Lab06|REG_DATAPATH:TheRegDatapath|REG_ALU:TheALU"}
{ "Warning" "WSGN_SEARCH_FILE" "gcpu_controller.vhd 2 1 " "Using design file gcpu_controller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gcpu_controller-Behavioral " "Found design unit 1: gcpu_controller-Behavioral" {  } { { "gcpu_controller.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/gcpu_controller.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587330954693 ""} { "Info" "ISGN_ENTITY_NAME" "1 gcpu_controller " "Found entity 1: gcpu_controller" {  } { { "gcpu_controller.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/gcpu_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587330954693 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1587330954693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gcpu_controller gcpu_controller:Control " "Elaborating entity \"gcpu_controller\" for hierarchy \"gcpu_controller:Control\"" {  } { { "Lab06.vhd" "Control" { Text "C:/Users/gregm/Desktop/Lab 06/Lab06.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587330954696 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCload gcpu_controller.vhd(50) " "VHDL Process Statement warning at gcpu_controller.vhd(50): inferring latch(es) for signal or variable \"PCload\", which holds its previous value in one or more paths through the process" {  } { { "gcpu_controller.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/gcpu_controller.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1587330954702 "|Lab06|gcpu_controller:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCload gcpu_controller.vhd(50) " "Inferred latch for \"PCload\" at gcpu_controller.vhd(50)" {  } { { "gcpu_controller.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/gcpu_controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587330954705 "|Lab06|gcpu_controller:Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_32_6 ROM_32_6:Rom " "Elaborating entity \"ROM_32_6\" for hierarchy \"ROM_32_6:Rom\"" {  } { { "Lab06.vhd" "Rom" { Text "C:/Users/gregm/Desktop/Lab 06/Lab06.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587330954746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCOUNTER PCOUNTER:ProgramCounter " "Elaborating entity \"PCOUNTER\" for hierarchy \"PCOUNTER:ProgramCounter\"" {  } { { "Lab06.vhd" "ProgramCounter" { Text "C:/Users/gregm/Desktop/Lab 06/Lab06.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587330954806 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PAddr PCOUNTER.vhd(40) " "VHDL Process Statement warning at PCOUNTER.vhd(40): signal \"PAddr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PCOUNTER.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/PCOUNTER.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587330954806 "|Lab06|PCOUNTER:ProgramCounter"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ROM_32_6:Rom\|rom " "RAM logic \"ROM_32_6:Rom\|rom\" is uninferred because MIF is not supported for the selected family" {  } { { "ROM_32_6.vhd" "rom" { Text "C:/Users/gregm/Desktop/Lab 06/ROM_32_6.vhd" 89 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1587330955640 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1587330955640 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "C GND " "Pin \"C\" is stuck at GND" {  } { { "Lab06.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/Lab06.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587330956622 "|Lab06|C"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1587330956622 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1587330956796 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1587330957646 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587330958572 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587330958572 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PAddr\[5\] " "No output dependent on input pin \"PAddr\[5\]\"" {  } { { "Lab06.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 06/Lab06.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587330959216 "|Lab06|PAddr[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1587330959216 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "181 " "Implemented 181 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587330959218 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587330959218 ""} { "Info" "ICUT_CUT_TM_LCELLS" "161 " "Implemented 161 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1587330959218 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587330959218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587330959367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 19 17:15:59 2020 " "Processing ended: Sun Apr 19 17:15:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587330959367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587330959367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587330959367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587330959367 ""}
