
msw.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003fe4  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  080040f0  080040f0  000050f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800414c  0800414c  0000602c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800414c  0800414c  0000602c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800414c  0800414c  0000602c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800414c  0800414c  0000514c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004150  08004150  00005150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000002c  20000000  08004154  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004f4  2000002c  08004180  0000602c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000520  08004180  00006520  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000602c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a5c5  00000000  00000000  00006055  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002648  00000000  00000000  0001061a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000aa8  00000000  00000000  00012c68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007f0  00000000  00000000  00013710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016af3  00000000  00000000  00013f00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cc09  00000000  00000000  0002a9f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086ef1  00000000  00000000  000375fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000be4ed  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028c0  00000000  00000000  000be530  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000c0df0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000002c 	.word	0x2000002c
 8000128:	00000000 	.word	0x00000000
 800012c:	080040d8 	.word	0x080040d8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000030 	.word	0x20000030
 8000148:	080040d8 	.word	0x080040d8

0800014c <Buttons_GetState>:
#include "ButtonManager.h"

static uint8_t press_tick_btnup = 0;
static uint8_t press_tick_btndown = 0;

ButtonStatus_t Buttons_GetState(ButtonID_t btn_id){
 800014c:	b580      	push	{r7, lr}
 800014e:	b086      	sub	sp, #24
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	71fb      	strb	r3, [r7, #7]
    GPIO_TypeDef *gpio;
    uint16_t pin;
    uint8_t *tick;

    if(btn_id == BUTTON_UP){
 8000156:	79fb      	ldrb	r3, [r7, #7]
 8000158:	2b00      	cmp	r3, #0
 800015a:	d107      	bne.n	800016c <Buttons_GetState+0x20>
        gpio = BTN_UP_GPIO;
 800015c:	4b22      	ldr	r3, [pc, #136]	@ (80001e8 <Buttons_GetState+0x9c>)
 800015e:	617b      	str	r3, [r7, #20]
        pin = BTN_UP_PIN;
 8000160:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000164:	827b      	strh	r3, [r7, #18]
        tick = &press_tick_btnup;
 8000166:	4b21      	ldr	r3, [pc, #132]	@ (80001ec <Buttons_GetState+0xa0>)
 8000168:	60fb      	str	r3, [r7, #12]
 800016a:	e006      	b.n	800017a <Buttons_GetState+0x2e>
    }else{
        gpio = BTN_DOWN_GPIO;
 800016c:	4b1e      	ldr	r3, [pc, #120]	@ (80001e8 <Buttons_GetState+0x9c>)
 800016e:	617b      	str	r3, [r7, #20]
        pin = BTN_DOWN_PIN;
 8000170:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000174:	827b      	strh	r3, [r7, #18]
        tick = &press_tick_btndown;
 8000176:	4b1e      	ldr	r3, [pc, #120]	@ (80001f0 <Buttons_GetState+0xa4>)
 8000178:	60fb      	str	r3, [r7, #12]
    }

    uint8_t state = HAL_GPIO_ReadPin(gpio, pin);
 800017a:	8a7b      	ldrh	r3, [r7, #18]
 800017c:	4619      	mov	r1, r3
 800017e:	6978      	ldr	r0, [r7, #20]
 8000180:	f002 f8e6 	bl	8002350 <HAL_GPIO_ReadPin>
 8000184:	4603      	mov	r3, r0
 8000186:	72fb      	strb	r3, [r7, #11]

    if(state == GPIO_PIN_RESET){
 8000188:	7afb      	ldrb	r3, [r7, #11]
 800018a:	2b00      	cmp	r3, #0
 800018c:	d111      	bne.n	80001b2 <Buttons_GetState+0x66>
        if (*tick < 255) (*tick)++; 
 800018e:	68fb      	ldr	r3, [r7, #12]
 8000190:	781b      	ldrb	r3, [r3, #0]
 8000192:	2bff      	cmp	r3, #255	@ 0xff
 8000194:	d005      	beq.n	80001a2 <Buttons_GetState+0x56>
 8000196:	68fb      	ldr	r3, [r7, #12]
 8000198:	781b      	ldrb	r3, [r3, #0]
 800019a:	3301      	adds	r3, #1
 800019c:	b2da      	uxtb	r2, r3
 800019e:	68fb      	ldr	r3, [r7, #12]
 80001a0:	701a      	strb	r2, [r3, #0]
        if (*tick > LONG_HOLD) {
 80001a2:	68fb      	ldr	r3, [r7, #12]
 80001a4:	781b      	ldrb	r3, [r3, #0]
 80001a6:	2b0a      	cmp	r3, #10
 80001a8:	d901      	bls.n	80001ae <Buttons_GetState+0x62>
            return BUTTON_HOLD; // удержание (держим)
 80001aa:	2303      	movs	r3, #3
 80001ac:	e017      	b.n	80001de <Buttons_GetState+0x92>
        }
        return BUTTON_NONE;
 80001ae:	2300      	movs	r3, #0
 80001b0:	e015      	b.n	80001de <Buttons_GetState+0x92>
    }else{
        if (*tick >= LONG_CLICK) {
 80001b2:	68fb      	ldr	r3, [r7, #12]
 80001b4:	781b      	ldrb	r3, [r3, #0]
 80001b6:	2b31      	cmp	r3, #49	@ 0x31
 80001b8:	d904      	bls.n	80001c4 <Buttons_GetState+0x78>
            *tick = 0;
 80001ba:	68fb      	ldr	r3, [r7, #12]
 80001bc:	2200      	movs	r2, #0
 80001be:	701a      	strb	r2, [r3, #0]
            return BUTTON_LONG;
 80001c0:	2302      	movs	r3, #2
 80001c2:	e00c      	b.n	80001de <Buttons_GetState+0x92>
        } 
        else if (*tick >= SHORT_CLICK) {
 80001c4:	68fb      	ldr	r3, [r7, #12]
 80001c6:	781b      	ldrb	r3, [r3, #0]
 80001c8:	2b04      	cmp	r3, #4
 80001ca:	d904      	bls.n	80001d6 <Buttons_GetState+0x8a>
            *tick = 0;
 80001cc:	68fb      	ldr	r3, [r7, #12]
 80001ce:	2200      	movs	r2, #0
 80001d0:	701a      	strb	r2, [r3, #0]
            return BUTTON_SHORT;
 80001d2:	2301      	movs	r3, #1
 80001d4:	e003      	b.n	80001de <Buttons_GetState+0x92>
        } 
        else {
            *tick = 0;
 80001d6:	68fb      	ldr	r3, [r7, #12]
 80001d8:	2200      	movs	r2, #0
 80001da:	701a      	strb	r2, [r3, #0]
            return BUTTON_NONE;
 80001dc:	2300      	movs	r3, #0
        }
    }
}
 80001de:	4618      	mov	r0, r3
 80001e0:	3718      	adds	r7, #24
 80001e2:	46bd      	mov	sp, r7
 80001e4:	bd80      	pop	{r7, pc}
 80001e6:	bf00      	nop
 80001e8:	40010800 	.word	0x40010800
 80001ec:	20000048 	.word	0x20000048
 80001f0:	20000049 	.word	0x20000049

080001f4 <Get_Time_Now>:
#include "RTCManager.h"

extern RTC_HandleTypeDef hrtc;
const static char *weekDays[7] = {"Mon", "Tue", "Wed", "Thu", "Fri", "Sat", "Sun"};

void Get_Time_Now(char *timeStr, RTC_TimeTypeDef *clkTime){
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b082      	sub	sp, #8
 80001f8:	af00      	add	r7, sp, #0
 80001fa:	6078      	str	r0, [r7, #4]
 80001fc:	6039      	str	r1, [r7, #0]
		HAL_RTC_GetTime(&hrtc, clkTime, RTC_FORMAT_BIN);
 80001fe:	2200      	movs	r2, #0
 8000200:	6839      	ldr	r1, [r7, #0]
 8000202:	4834      	ldr	r0, [pc, #208]	@ (80002d4 <Get_Time_Now+0xe0>)
 8000204:	f002 ff84 	bl	8003110 <HAL_RTC_GetTime>
		timeStr[0] = '0' + clkTime->Hours / 10;
 8000208:	683b      	ldr	r3, [r7, #0]
 800020a:	781b      	ldrb	r3, [r3, #0]
 800020c:	4a32      	ldr	r2, [pc, #200]	@ (80002d8 <Get_Time_Now+0xe4>)
 800020e:	fba2 2303 	umull	r2, r3, r2, r3
 8000212:	08db      	lsrs	r3, r3, #3
 8000214:	b2db      	uxtb	r3, r3
 8000216:	3330      	adds	r3, #48	@ 0x30
 8000218:	b2da      	uxtb	r2, r3
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	701a      	strb	r2, [r3, #0]
		timeStr[1] = '0' + clkTime->Hours % 10;
 800021e:	683b      	ldr	r3, [r7, #0]
 8000220:	781a      	ldrb	r2, [r3, #0]
 8000222:	4b2d      	ldr	r3, [pc, #180]	@ (80002d8 <Get_Time_Now+0xe4>)
 8000224:	fba3 1302 	umull	r1, r3, r3, r2
 8000228:	08d9      	lsrs	r1, r3, #3
 800022a:	460b      	mov	r3, r1
 800022c:	009b      	lsls	r3, r3, #2
 800022e:	440b      	add	r3, r1
 8000230:	005b      	lsls	r3, r3, #1
 8000232:	1ad3      	subs	r3, r2, r3
 8000234:	b2da      	uxtb	r2, r3
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	3301      	adds	r3, #1
 800023a:	3230      	adds	r2, #48	@ 0x30
 800023c:	b2d2      	uxtb	r2, r2
 800023e:	701a      	strb	r2, [r3, #0]
		timeStr[2] = ':';
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	3302      	adds	r3, #2
 8000244:	223a      	movs	r2, #58	@ 0x3a
 8000246:	701a      	strb	r2, [r3, #0]
		timeStr[3] = '0' + clkTime->Minutes / 10;
 8000248:	683b      	ldr	r3, [r7, #0]
 800024a:	785b      	ldrb	r3, [r3, #1]
 800024c:	4a22      	ldr	r2, [pc, #136]	@ (80002d8 <Get_Time_Now+0xe4>)
 800024e:	fba2 2303 	umull	r2, r3, r2, r3
 8000252:	08db      	lsrs	r3, r3, #3
 8000254:	b2da      	uxtb	r2, r3
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	3303      	adds	r3, #3
 800025a:	3230      	adds	r2, #48	@ 0x30
 800025c:	b2d2      	uxtb	r2, r2
 800025e:	701a      	strb	r2, [r3, #0]
		timeStr[4] = '0' + clkTime->Minutes % 10;
 8000260:	683b      	ldr	r3, [r7, #0]
 8000262:	785a      	ldrb	r2, [r3, #1]
 8000264:	4b1c      	ldr	r3, [pc, #112]	@ (80002d8 <Get_Time_Now+0xe4>)
 8000266:	fba3 1302 	umull	r1, r3, r3, r2
 800026a:	08d9      	lsrs	r1, r3, #3
 800026c:	460b      	mov	r3, r1
 800026e:	009b      	lsls	r3, r3, #2
 8000270:	440b      	add	r3, r1
 8000272:	005b      	lsls	r3, r3, #1
 8000274:	1ad3      	subs	r3, r2, r3
 8000276:	b2da      	uxtb	r2, r3
 8000278:	687b      	ldr	r3, [r7, #4]
 800027a:	3304      	adds	r3, #4
 800027c:	3230      	adds	r2, #48	@ 0x30
 800027e:	b2d2      	uxtb	r2, r2
 8000280:	701a      	strb	r2, [r3, #0]
		timeStr[5] = ':';
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	3305      	adds	r3, #5
 8000286:	223a      	movs	r2, #58	@ 0x3a
 8000288:	701a      	strb	r2, [r3, #0]
		timeStr[6] = '0' + clkTime->Seconds / 10;
 800028a:	683b      	ldr	r3, [r7, #0]
 800028c:	789b      	ldrb	r3, [r3, #2]
 800028e:	4a12      	ldr	r2, [pc, #72]	@ (80002d8 <Get_Time_Now+0xe4>)
 8000290:	fba2 2303 	umull	r2, r3, r2, r3
 8000294:	08db      	lsrs	r3, r3, #3
 8000296:	b2da      	uxtb	r2, r3
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	3306      	adds	r3, #6
 800029c:	3230      	adds	r2, #48	@ 0x30
 800029e:	b2d2      	uxtb	r2, r2
 80002a0:	701a      	strb	r2, [r3, #0]
		timeStr[7] = '0' + clkTime->Seconds % 10;
 80002a2:	683b      	ldr	r3, [r7, #0]
 80002a4:	789a      	ldrb	r2, [r3, #2]
 80002a6:	4b0c      	ldr	r3, [pc, #48]	@ (80002d8 <Get_Time_Now+0xe4>)
 80002a8:	fba3 1302 	umull	r1, r3, r3, r2
 80002ac:	08d9      	lsrs	r1, r3, #3
 80002ae:	460b      	mov	r3, r1
 80002b0:	009b      	lsls	r3, r3, #2
 80002b2:	440b      	add	r3, r1
 80002b4:	005b      	lsls	r3, r3, #1
 80002b6:	1ad3      	subs	r3, r2, r3
 80002b8:	b2da      	uxtb	r2, r3
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	3307      	adds	r3, #7
 80002be:	3230      	adds	r2, #48	@ 0x30
 80002c0:	b2d2      	uxtb	r2, r2
 80002c2:	701a      	strb	r2, [r3, #0]
		timeStr[8] = '\0';
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	3308      	adds	r3, #8
 80002c8:	2200      	movs	r2, #0
 80002ca:	701a      	strb	r2, [r3, #0]
}
 80002cc:	bf00      	nop
 80002ce:	3708      	adds	r7, #8
 80002d0:	46bd      	mov	sp, r7
 80002d2:	bd80      	pop	{r7, pc}
 80002d4:	20000498 	.word	0x20000498
 80002d8:	cccccccd 	.word	0xcccccccd

080002dc <Get_Date_Now>:

void Get_Date_Now(char *dateStr, uint8_t format, RTC_DateTypeDef *clkDate){
 80002dc:	b580      	push	{r7, lr}
 80002de:	b086      	sub	sp, #24
 80002e0:	af00      	add	r7, sp, #0
 80002e2:	60f8      	str	r0, [r7, #12]
 80002e4:	460b      	mov	r3, r1
 80002e6:	607a      	str	r2, [r7, #4]
 80002e8:	72fb      	strb	r3, [r7, #11]
	HAL_RTC_GetDate(&hrtc, clkDate, RTC_FORMAT_BIN);
 80002ea:	2200      	movs	r2, #0
 80002ec:	6879      	ldr	r1, [r7, #4]
 80002ee:	4869      	ldr	r0, [pc, #420]	@ (8000494 <Get_Date_Now+0x1b8>)
 80002f0:	f003 f89c 	bl	800342c <HAL_RTC_GetDate>


		uint8_t pos = 0;
 80002f4:	2300      	movs	r3, #0
 80002f6:	75fb      	strb	r3, [r7, #23]
		if(format >> 0 & 1){
 80002f8:	7afb      	ldrb	r3, [r7, #11]
 80002fa:	f003 0301 	and.w	r3, r3, #1
 80002fe:	2b00      	cmp	r3, #0
 8000300:	d022      	beq.n	8000348 <Get_Date_Now+0x6c>
			const char *day = weekDays[clkDate->WeekDay];
 8000302:	687b      	ldr	r3, [r7, #4]
 8000304:	781b      	ldrb	r3, [r3, #0]
 8000306:	461a      	mov	r2, r3
 8000308:	4b63      	ldr	r3, [pc, #396]	@ (8000498 <Get_Date_Now+0x1bc>)
 800030a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800030e:	613b      	str	r3, [r7, #16]
	        for(uint8_t i = 0; i < 3; i++){
 8000310:	2300      	movs	r3, #0
 8000312:	75bb      	strb	r3, [r7, #22]
 8000314:	e00d      	b.n	8000332 <Get_Date_Now+0x56>
	        	dateStr[pos++] = day[i];
 8000316:	7dbb      	ldrb	r3, [r7, #22]
 8000318:	693a      	ldr	r2, [r7, #16]
 800031a:	441a      	add	r2, r3
 800031c:	7dfb      	ldrb	r3, [r7, #23]
 800031e:	1c59      	adds	r1, r3, #1
 8000320:	75f9      	strb	r1, [r7, #23]
 8000322:	4619      	mov	r1, r3
 8000324:	68fb      	ldr	r3, [r7, #12]
 8000326:	440b      	add	r3, r1
 8000328:	7812      	ldrb	r2, [r2, #0]
 800032a:	701a      	strb	r2, [r3, #0]
	        for(uint8_t i = 0; i < 3; i++){
 800032c:	7dbb      	ldrb	r3, [r7, #22]
 800032e:	3301      	adds	r3, #1
 8000330:	75bb      	strb	r3, [r7, #22]
 8000332:	7dbb      	ldrb	r3, [r7, #22]
 8000334:	2b02      	cmp	r3, #2
 8000336:	d9ee      	bls.n	8000316 <Get_Date_Now+0x3a>
	        }
			dateStr[pos++] = ' ';
 8000338:	7dfb      	ldrb	r3, [r7, #23]
 800033a:	1c5a      	adds	r2, r3, #1
 800033c:	75fa      	strb	r2, [r7, #23]
 800033e:	461a      	mov	r2, r3
 8000340:	68fb      	ldr	r3, [r7, #12]
 8000342:	4413      	add	r3, r2
 8000344:	2220      	movs	r2, #32
 8000346:	701a      	strb	r2, [r3, #0]
		}

		if(format >> 1 & 1){
 8000348:	7afb      	ldrb	r3, [r7, #11]
 800034a:	085b      	lsrs	r3, r3, #1
 800034c:	b2db      	uxtb	r3, r3
 800034e:	f003 0301 	and.w	r3, r3, #1
 8000352:	2b00      	cmp	r3, #0
 8000354:	d02c      	beq.n	80003b0 <Get_Date_Now+0xd4>
			dateStr[pos++] = '0' + clkDate->Date / 10;
 8000356:	687b      	ldr	r3, [r7, #4]
 8000358:	789b      	ldrb	r3, [r3, #2]
 800035a:	4a50      	ldr	r2, [pc, #320]	@ (800049c <Get_Date_Now+0x1c0>)
 800035c:	fba2 2303 	umull	r2, r3, r2, r3
 8000360:	08db      	lsrs	r3, r3, #3
 8000362:	b2da      	uxtb	r2, r3
 8000364:	7dfb      	ldrb	r3, [r7, #23]
 8000366:	1c59      	adds	r1, r3, #1
 8000368:	75f9      	strb	r1, [r7, #23]
 800036a:	4619      	mov	r1, r3
 800036c:	68fb      	ldr	r3, [r7, #12]
 800036e:	440b      	add	r3, r1
 8000370:	3230      	adds	r2, #48	@ 0x30
 8000372:	b2d2      	uxtb	r2, r2
 8000374:	701a      	strb	r2, [r3, #0]
			dateStr[pos++] = '0' + clkDate->Date % 10;
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	789a      	ldrb	r2, [r3, #2]
 800037a:	4b48      	ldr	r3, [pc, #288]	@ (800049c <Get_Date_Now+0x1c0>)
 800037c:	fba3 1302 	umull	r1, r3, r3, r2
 8000380:	08d9      	lsrs	r1, r3, #3
 8000382:	460b      	mov	r3, r1
 8000384:	009b      	lsls	r3, r3, #2
 8000386:	440b      	add	r3, r1
 8000388:	005b      	lsls	r3, r3, #1
 800038a:	1ad3      	subs	r3, r2, r3
 800038c:	b2da      	uxtb	r2, r3
 800038e:	7dfb      	ldrb	r3, [r7, #23]
 8000390:	1c59      	adds	r1, r3, #1
 8000392:	75f9      	strb	r1, [r7, #23]
 8000394:	4619      	mov	r1, r3
 8000396:	68fb      	ldr	r3, [r7, #12]
 8000398:	440b      	add	r3, r1
 800039a:	3230      	adds	r2, #48	@ 0x30
 800039c:	b2d2      	uxtb	r2, r2
 800039e:	701a      	strb	r2, [r3, #0]
			dateStr[pos++] = '.';
 80003a0:	7dfb      	ldrb	r3, [r7, #23]
 80003a2:	1c5a      	adds	r2, r3, #1
 80003a4:	75fa      	strb	r2, [r7, #23]
 80003a6:	461a      	mov	r2, r3
 80003a8:	68fb      	ldr	r3, [r7, #12]
 80003aa:	4413      	add	r3, r2
 80003ac:	222e      	movs	r2, #46	@ 0x2e
 80003ae:	701a      	strb	r2, [r3, #0]
		}

		if(format >> 2 & 1){
 80003b0:	7afb      	ldrb	r3, [r7, #11]
 80003b2:	089b      	lsrs	r3, r3, #2
 80003b4:	b2db      	uxtb	r3, r3
 80003b6:	f003 0301 	and.w	r3, r3, #1
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d02c      	beq.n	8000418 <Get_Date_Now+0x13c>
			dateStr[pos++] = '0' + clkDate->Month / 10;
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	785b      	ldrb	r3, [r3, #1]
 80003c2:	4a36      	ldr	r2, [pc, #216]	@ (800049c <Get_Date_Now+0x1c0>)
 80003c4:	fba2 2303 	umull	r2, r3, r2, r3
 80003c8:	08db      	lsrs	r3, r3, #3
 80003ca:	b2da      	uxtb	r2, r3
 80003cc:	7dfb      	ldrb	r3, [r7, #23]
 80003ce:	1c59      	adds	r1, r3, #1
 80003d0:	75f9      	strb	r1, [r7, #23]
 80003d2:	4619      	mov	r1, r3
 80003d4:	68fb      	ldr	r3, [r7, #12]
 80003d6:	440b      	add	r3, r1
 80003d8:	3230      	adds	r2, #48	@ 0x30
 80003da:	b2d2      	uxtb	r2, r2
 80003dc:	701a      	strb	r2, [r3, #0]
			dateStr[pos++] = '0' + clkDate->Month % 10;
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	785a      	ldrb	r2, [r3, #1]
 80003e2:	4b2e      	ldr	r3, [pc, #184]	@ (800049c <Get_Date_Now+0x1c0>)
 80003e4:	fba3 1302 	umull	r1, r3, r3, r2
 80003e8:	08d9      	lsrs	r1, r3, #3
 80003ea:	460b      	mov	r3, r1
 80003ec:	009b      	lsls	r3, r3, #2
 80003ee:	440b      	add	r3, r1
 80003f0:	005b      	lsls	r3, r3, #1
 80003f2:	1ad3      	subs	r3, r2, r3
 80003f4:	b2da      	uxtb	r2, r3
 80003f6:	7dfb      	ldrb	r3, [r7, #23]
 80003f8:	1c59      	adds	r1, r3, #1
 80003fa:	75f9      	strb	r1, [r7, #23]
 80003fc:	4619      	mov	r1, r3
 80003fe:	68fb      	ldr	r3, [r7, #12]
 8000400:	440b      	add	r3, r1
 8000402:	3230      	adds	r2, #48	@ 0x30
 8000404:	b2d2      	uxtb	r2, r2
 8000406:	701a      	strb	r2, [r3, #0]
			dateStr[pos++] = '.';
 8000408:	7dfb      	ldrb	r3, [r7, #23]
 800040a:	1c5a      	adds	r2, r3, #1
 800040c:	75fa      	strb	r2, [r7, #23]
 800040e:	461a      	mov	r2, r3
 8000410:	68fb      	ldr	r3, [r7, #12]
 8000412:	4413      	add	r3, r2
 8000414:	222e      	movs	r2, #46	@ 0x2e
 8000416:	701a      	strb	r2, [r3, #0]
		}

		if(format >> 3 & 1){
 8000418:	7afb      	ldrb	r3, [r7, #11]
 800041a:	08db      	lsrs	r3, r3, #3
 800041c:	b2db      	uxtb	r3, r3
 800041e:	f003 0301 	and.w	r3, r3, #1
 8000422:	2b00      	cmp	r3, #0
 8000424:	d02c      	beq.n	8000480 <Get_Date_Now+0x1a4>
			dateStr[pos++] = '0' + clkDate->Year / 10;
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	78db      	ldrb	r3, [r3, #3]
 800042a:	4a1c      	ldr	r2, [pc, #112]	@ (800049c <Get_Date_Now+0x1c0>)
 800042c:	fba2 2303 	umull	r2, r3, r2, r3
 8000430:	08db      	lsrs	r3, r3, #3
 8000432:	b2da      	uxtb	r2, r3
 8000434:	7dfb      	ldrb	r3, [r7, #23]
 8000436:	1c59      	adds	r1, r3, #1
 8000438:	75f9      	strb	r1, [r7, #23]
 800043a:	4619      	mov	r1, r3
 800043c:	68fb      	ldr	r3, [r7, #12]
 800043e:	440b      	add	r3, r1
 8000440:	3230      	adds	r2, #48	@ 0x30
 8000442:	b2d2      	uxtb	r2, r2
 8000444:	701a      	strb	r2, [r3, #0]
			dateStr[pos++] = '0' + clkDate->Year % 10;
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	78da      	ldrb	r2, [r3, #3]
 800044a:	4b14      	ldr	r3, [pc, #80]	@ (800049c <Get_Date_Now+0x1c0>)
 800044c:	fba3 1302 	umull	r1, r3, r3, r2
 8000450:	08d9      	lsrs	r1, r3, #3
 8000452:	460b      	mov	r3, r1
 8000454:	009b      	lsls	r3, r3, #2
 8000456:	440b      	add	r3, r1
 8000458:	005b      	lsls	r3, r3, #1
 800045a:	1ad3      	subs	r3, r2, r3
 800045c:	b2da      	uxtb	r2, r3
 800045e:	7dfb      	ldrb	r3, [r7, #23]
 8000460:	1c59      	adds	r1, r3, #1
 8000462:	75f9      	strb	r1, [r7, #23]
 8000464:	4619      	mov	r1, r3
 8000466:	68fb      	ldr	r3, [r7, #12]
 8000468:	440b      	add	r3, r1
 800046a:	3230      	adds	r2, #48	@ 0x30
 800046c:	b2d2      	uxtb	r2, r2
 800046e:	701a      	strb	r2, [r3, #0]
			dateStr[pos++] = '.';
 8000470:	7dfb      	ldrb	r3, [r7, #23]
 8000472:	1c5a      	adds	r2, r3, #1
 8000474:	75fa      	strb	r2, [r7, #23]
 8000476:	461a      	mov	r2, r3
 8000478:	68fb      	ldr	r3, [r7, #12]
 800047a:	4413      	add	r3, r2
 800047c:	222e      	movs	r2, #46	@ 0x2e
 800047e:	701a      	strb	r2, [r3, #0]
		}


		dateStr[pos-1] = '\0';
 8000480:	7dfb      	ldrb	r3, [r7, #23]
 8000482:	3b01      	subs	r3, #1
 8000484:	68fa      	ldr	r2, [r7, #12]
 8000486:	4413      	add	r3, r2
 8000488:	2200      	movs	r2, #0
 800048a:	701a      	strb	r2, [r3, #0]
}
 800048c:	bf00      	nop
 800048e:	3718      	adds	r7, #24
 8000490:	46bd      	mov	sp, r7
 8000492:	bd80      	pop	{r7, pc}
 8000494:	20000498 	.word	0x20000498
 8000498:	20000000 	.word	0x20000000
 800049c:	cccccccd 	.word	0xcccccccd

080004a0 <UI_Init>:

extern uint8_t rtc_tick;
extern RTC_TimeTypeDef clkTime;
extern RTC_DateTypeDef clkDate;

void UI_Init(){
 80004a0:	b580      	push	{r7, lr}
 80004a2:	af00      	add	r7, sp, #0
    Get_Time_Now(timeStr, &clkTime);
 80004a4:	4906      	ldr	r1, [pc, #24]	@ (80004c0 <UI_Init+0x20>)
 80004a6:	4807      	ldr	r0, [pc, #28]	@ (80004c4 <UI_Init+0x24>)
 80004a8:	f7ff fea4 	bl	80001f4 <Get_Time_Now>
    Get_Date_Now(dateStr, dataFormat, &clkDate);
 80004ac:	4b06      	ldr	r3, [pc, #24]	@ (80004c8 <UI_Init+0x28>)
 80004ae:	781b      	ldrb	r3, [r3, #0]
 80004b0:	4a06      	ldr	r2, [pc, #24]	@ (80004cc <UI_Init+0x2c>)
 80004b2:	4619      	mov	r1, r3
 80004b4:	4806      	ldr	r0, [pc, #24]	@ (80004d0 <UI_Init+0x30>)
 80004b6:	f7ff ff11 	bl	80002dc <Get_Date_Now>
}
 80004ba:	bf00      	nop
 80004bc:	bd80      	pop	{r7, pc}
 80004be:	bf00      	nop
 80004c0:	20000508 	.word	0x20000508
 80004c4:	2000004c 	.word	0x2000004c
 80004c8:	2000001d 	.word	0x2000001d
 80004cc:	2000050c 	.word	0x2000050c
 80004d0:	20000058 	.word	0x20000058

080004d4 <UI_getCurrentScreen>:

void UI_Update(){

}

uint8_t UI_getCurrentScreen(){
 80004d4:	b480      	push	{r7}
 80004d6:	af00      	add	r7, sp, #0
    return currentScreen;
 80004d8:	4b02      	ldr	r3, [pc, #8]	@ (80004e4 <UI_getCurrentScreen+0x10>)
 80004da:	781b      	ldrb	r3, [r3, #0]
}
 80004dc:	4618      	mov	r0, r3
 80004de:	46bd      	mov	sp, r7
 80004e0:	bc80      	pop	{r7}
 80004e2:	4770      	bx	lr
 80004e4:	2000001c 	.word	0x2000001c

080004e8 <LCD_Send>:
    { 0x07, 0x0C, 0x0C, 0x38, 0x0C, 0x0C, 0x07, 0x00},   // U+007D (})
    { 0x6E, 0x3B, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00},   // U+007E (~)
    { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}    // U+007F
};

static void LCD_Send(uint8_t data, uint8_t isdata){
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b082      	sub	sp, #8
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	4603      	mov	r3, r0
 80004f0:	460a      	mov	r2, r1
 80004f2:	71fb      	strb	r3, [r7, #7]
 80004f4:	4613      	mov	r3, r2
 80004f6:	71bb      	strb	r3, [r7, #6]

	if(isdata){
 80004f8:	79bb      	ldrb	r3, [r7, #6]
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	d005      	beq.n	800050a <LCD_Send+0x22>
		HAL_GPIO_WritePin(LCD_A0_GPIO_Port, LCD_A0_Pin, GPIO_PIN_SET);
 80004fe:	2201      	movs	r2, #1
 8000500:	2110      	movs	r1, #16
 8000502:	480f      	ldr	r0, [pc, #60]	@ (8000540 <LCD_Send+0x58>)
 8000504:	f001 ff3b 	bl	800237e <HAL_GPIO_WritePin>
 8000508:	e004      	b.n	8000514 <LCD_Send+0x2c>
	}else{
		HAL_GPIO_WritePin(LCD_A0_GPIO_Port, LCD_A0_Pin, GPIO_PIN_RESET);
 800050a:	2200      	movs	r2, #0
 800050c:	2110      	movs	r1, #16
 800050e:	480c      	ldr	r0, [pc, #48]	@ (8000540 <LCD_Send+0x58>)
 8000510:	f001 ff35 	bl	800237e <HAL_GPIO_WritePin>
	}

	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8000514:	2200      	movs	r2, #0
 8000516:	2104      	movs	r1, #4
 8000518:	4809      	ldr	r0, [pc, #36]	@ (8000540 <LCD_Send+0x58>)
 800051a:	f001 ff30 	bl	800237e <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &data, 1, HAL_MAX_DELAY);
 800051e:	1df9      	adds	r1, r7, #7
 8000520:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000524:	2201      	movs	r2, #1
 8000526:	4807      	ldr	r0, [pc, #28]	@ (8000544 <LCD_Send+0x5c>)
 8000528:	f003 fbac 	bl	8003c84 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 800052c:	2201      	movs	r2, #1
 800052e:	2104      	movs	r1, #4
 8000530:	4803      	ldr	r0, [pc, #12]	@ (8000540 <LCD_Send+0x58>)
 8000532:	f001 ff24 	bl	800237e <HAL_GPIO_WritePin>

}
 8000536:	bf00      	nop
 8000538:	3708      	adds	r7, #8
 800053a:	46bd      	mov	sp, r7
 800053c:	bd80      	pop	{r7, pc}
 800053e:	bf00      	nop
 8000540:	40010800 	.word	0x40010800
 8000544:	200004ac 	.word	0x200004ac

08000548 <LCD_Init>:

void LCD_Init(){
 8000548:	b580      	push	{r7, lr}
 800054a:	af00      	add	r7, sp, #0

	  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 800054c:	2200      	movs	r2, #0
 800054e:	2108      	movs	r1, #8
 8000550:	4825      	ldr	r0, [pc, #148]	@ (80005e8 <LCD_Init+0xa0>)
 8000552:	f001 ff14 	bl	800237e <HAL_GPIO_WritePin>
	  HAL_Delay(10);
 8000556:	200a      	movs	r0, #10
 8000558:	f000 fd8c 	bl	8001074 <HAL_Delay>
	  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_SET);
 800055c:	2201      	movs	r2, #1
 800055e:	2108      	movs	r1, #8
 8000560:	4821      	ldr	r0, [pc, #132]	@ (80005e8 <LCD_Init+0xa0>)
 8000562:	f001 ff0c 	bl	800237e <HAL_GPIO_WritePin>
	  HAL_Delay(10);
 8000566:	200a      	movs	r0, #10
 8000568:	f000 fd84 	bl	8001074 <HAL_Delay>

	  // последовательность из даташита
	  LCD_Send(0xAE, 0);   // Display OFF
 800056c:	2100      	movs	r1, #0
 800056e:	20ae      	movs	r0, #174	@ 0xae
 8000570:	f7ff ffba 	bl	80004e8 <LCD_Send>
	  LCD_Send(0xA2, 0);   // Bias 1/9
 8000574:	2100      	movs	r1, #0
 8000576:	20a2      	movs	r0, #162	@ 0xa2
 8000578:	f7ff ffb6 	bl	80004e8 <LCD_Send>
	  LCD_Send(0xA0, 0);   // SEG direction normal
 800057c:	2100      	movs	r1, #0
 800057e:	20a0      	movs	r0, #160	@ 0xa0
 8000580:	f7ff ffb2 	bl	80004e8 <LCD_Send>
	  LCD_Send(0xC8, 0);   // COM direction reverse (твой экран "вверх ногами" — оставить так)
 8000584:	2100      	movs	r1, #0
 8000586:	20c8      	movs	r0, #200	@ 0xc8
 8000588:	f7ff ffae 	bl	80004e8 <LCD_Send>
	  LCD_Send(0x2F, 0);   // Power control: booster, regulator, follower ON
 800058c:	2100      	movs	r1, #0
 800058e:	202f      	movs	r0, #47	@ 0x2f
 8000590:	f7ff ffaa 	bl	80004e8 <LCD_Send>
	  LCD_Send(0x27, 0);   // Regulation ratio (0x24–0x27)
 8000594:	2100      	movs	r1, #0
 8000596:	2027      	movs	r0, #39	@ 0x27
 8000598:	f7ff ffa6 	bl	80004e8 <LCD_Send>
	  LCD_Send(0xF8, 0);   // Booster ratio command
 800059c:	2100      	movs	r1, #0
 800059e:	20f8      	movs	r0, #248	@ 0xf8
 80005a0:	f7ff ffa2 	bl	80004e8 <LCD_Send>
	  LCD_Send(0x01, 0);   // 5x booster
 80005a4:	2100      	movs	r1, #0
 80005a6:	2001      	movs	r0, #1
 80005a8:	f7ff ff9e 	bl	80004e8 <LCD_Send>
	  LCD_Send(0x81, 0);   // Set contrast command
 80005ac:	2100      	movs	r1, #0
 80005ae:	2081      	movs	r0, #129	@ 0x81
 80005b0:	f7ff ff9a 	bl	80004e8 <LCD_Send>
	  LCD_Send(0x10, 0);   // Contrast value (0x20–0x30 обычно видно)
 80005b4:	2100      	movs	r1, #0
 80005b6:	2010      	movs	r0, #16
 80005b8:	f7ff ff96 	bl	80004e8 <LCD_Send>
	  LCD_Send(0xAC, 0);   // Static indicator off
 80005bc:	2100      	movs	r1, #0
 80005be:	20ac      	movs	r0, #172	@ 0xac
 80005c0:	f7ff ff92 	bl	80004e8 <LCD_Send>
	  LCD_Send(0x00, 0);
 80005c4:	2100      	movs	r1, #0
 80005c6:	2000      	movs	r0, #0
 80005c8:	f7ff ff8e 	bl	80004e8 <LCD_Send>
	  LCD_Send(0xA4, 0);   // Normal (not inverted)
 80005cc:	2100      	movs	r1, #0
 80005ce:	20a4      	movs	r0, #164	@ 0xa4
 80005d0:	f7ff ff8a 	bl	80004e8 <LCD_Send>
	  LCD_Send(0xAF, 0);   // Display ON
 80005d4:	2100      	movs	r1, #0
 80005d6:	20af      	movs	r0, #175	@ 0xaf
 80005d8:	f7ff ff86 	bl	80004e8 <LCD_Send>

	  LCD_Clear();
 80005dc:	f000 f806 	bl	80005ec <LCD_Clear>
	  LCD_Update();
 80005e0:	f000 f82a 	bl	8000638 <LCD_Update>
}
 80005e4:	bf00      	nop
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	40010800 	.word	0x40010800

080005ec <LCD_Clear>:

void LCD_Clear(){
 80005ec:	b480      	push	{r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
	for (uint8_t page = 0; page < 8; page++)
 80005f2:	2300      	movs	r3, #0
 80005f4:	71fb      	strb	r3, [r7, #7]
 80005f6:	e014      	b.n	8000622 <LCD_Clear+0x36>
	        for (uint8_t col = 0; col < 128; col++)
 80005f8:	2300      	movs	r3, #0
 80005fa:	71bb      	strb	r3, [r7, #6]
 80005fc:	e00a      	b.n	8000614 <LCD_Clear+0x28>
	            lcd_buffer[page][col] = 0x00;
 80005fe:	79fa      	ldrb	r2, [r7, #7]
 8000600:	79bb      	ldrb	r3, [r7, #6]
 8000602:	490c      	ldr	r1, [pc, #48]	@ (8000634 <LCD_Clear+0x48>)
 8000604:	01d2      	lsls	r2, r2, #7
 8000606:	440a      	add	r2, r1
 8000608:	4413      	add	r3, r2
 800060a:	2200      	movs	r2, #0
 800060c:	701a      	strb	r2, [r3, #0]
	        for (uint8_t col = 0; col < 128; col++)
 800060e:	79bb      	ldrb	r3, [r7, #6]
 8000610:	3301      	adds	r3, #1
 8000612:	71bb      	strb	r3, [r7, #6]
 8000614:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000618:	2b00      	cmp	r3, #0
 800061a:	daf0      	bge.n	80005fe <LCD_Clear+0x12>
	for (uint8_t page = 0; page < 8; page++)
 800061c:	79fb      	ldrb	r3, [r7, #7]
 800061e:	3301      	adds	r3, #1
 8000620:	71fb      	strb	r3, [r7, #7]
 8000622:	79fb      	ldrb	r3, [r7, #7]
 8000624:	2b07      	cmp	r3, #7
 8000626:	d9e7      	bls.n	80005f8 <LCD_Clear+0xc>
}
 8000628:	bf00      	nop
 800062a:	bf00      	nop
 800062c:	370c      	adds	r7, #12
 800062e:	46bd      	mov	sp, r7
 8000630:	bc80      	pop	{r7}
 8000632:	4770      	bx	lr
 8000634:	20000068 	.word	0x20000068

08000638 <LCD_Update>:

void LCD_Update(){
 8000638:	b580      	push	{r7, lr}
 800063a:	b082      	sub	sp, #8
 800063c:	af00      	add	r7, sp, #0
	for (uint8_t page = 0; page < 8; page++) {
 800063e:	2300      	movs	r3, #0
 8000640:	71fb      	strb	r3, [r7, #7]
 8000642:	e02b      	b.n	800069c <LCD_Update+0x64>
		 LCD_Send(0xB0 | page, 0);// Set page address >> SET START LINE
 8000644:	79fb      	ldrb	r3, [r7, #7]
 8000646:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 800064a:	b2db      	uxtb	r3, r3
 800064c:	2100      	movs	r1, #0
 800064e:	4618      	mov	r0, r3
 8000650:	f7ff ff4a 	bl	80004e8 <LCD_Send>
		 LCD_Send(0x10, 0); // Set column address high "16"
 8000654:	2100      	movs	r1, #0
 8000656:	2010      	movs	r0, #16
 8000658:	f7ff ff46 	bl	80004e8 <LCD_Send>
		 LCD_Send(0x00, 0); // Set column address low "0"
 800065c:	2100      	movs	r1, #0
 800065e:	2000      	movs	r0, #0
 8000660:	f7ff ff42 	bl	80004e8 <LCD_Send>
		 HAL_GPIO_WritePin(LCD_A0_GPIO_Port, LCD_A0_Pin, GPIO_PIN_SET);//DATA
 8000664:	2201      	movs	r2, #1
 8000666:	2110      	movs	r1, #16
 8000668:	4810      	ldr	r0, [pc, #64]	@ (80006ac <LCD_Update+0x74>)
 800066a:	f001 fe88 	bl	800237e <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 800066e:	2200      	movs	r2, #0
 8000670:	2104      	movs	r1, #4
 8000672:	480e      	ldr	r0, [pc, #56]	@ (80006ac <LCD_Update+0x74>)
 8000674:	f001 fe83 	bl	800237e <HAL_GPIO_WritePin>
		 HAL_SPI_Transmit(&hspi1, lcd_buffer[page], 128, HAL_MAX_DELAY);
 8000678:	79fb      	ldrb	r3, [r7, #7]
 800067a:	01db      	lsls	r3, r3, #7
 800067c:	4a0c      	ldr	r2, [pc, #48]	@ (80006b0 <LCD_Update+0x78>)
 800067e:	1899      	adds	r1, r3, r2
 8000680:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000684:	2280      	movs	r2, #128	@ 0x80
 8000686:	480b      	ldr	r0, [pc, #44]	@ (80006b4 <LCD_Update+0x7c>)
 8000688:	f003 fafc 	bl	8003c84 <HAL_SPI_Transmit>
		 HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 800068c:	2201      	movs	r2, #1
 800068e:	2104      	movs	r1, #4
 8000690:	4806      	ldr	r0, [pc, #24]	@ (80006ac <LCD_Update+0x74>)
 8000692:	f001 fe74 	bl	800237e <HAL_GPIO_WritePin>
	for (uint8_t page = 0; page < 8; page++) {
 8000696:	79fb      	ldrb	r3, [r7, #7]
 8000698:	3301      	adds	r3, #1
 800069a:	71fb      	strb	r3, [r7, #7]
 800069c:	79fb      	ldrb	r3, [r7, #7]
 800069e:	2b07      	cmp	r3, #7
 80006a0:	d9d0      	bls.n	8000644 <LCD_Update+0xc>
	}
}
 80006a2:	bf00      	nop
 80006a4:	bf00      	nop
 80006a6:	3708      	adds	r7, #8
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bd80      	pop	{r7, pc}
 80006ac:	40010800 	.word	0x40010800
 80006b0:	20000068 	.word	0x20000068
 80006b4:	200004ac 	.word	0x200004ac

080006b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006be:	f000 fc77 	bl	8000fb0 <HAL_Init>

  /* USER CODE BEGIN Init */
  __HAL_RCC_PWR_CLK_ENABLE(); // PWR
 80006c2:	4b2a      	ldr	r3, [pc, #168]	@ (800076c <main+0xb4>)
 80006c4:	69db      	ldr	r3, [r3, #28]
 80006c6:	4a29      	ldr	r2, [pc, #164]	@ (800076c <main+0xb4>)
 80006c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006cc:	61d3      	str	r3, [r2, #28]
 80006ce:	4b27      	ldr	r3, [pc, #156]	@ (800076c <main+0xb4>)
 80006d0:	69db      	ldr	r3, [r3, #28]
 80006d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006d6:	603b      	str	r3, [r7, #0]
 80006d8:	683b      	ldr	r3, [r7, #0]
  HAL_PWR_EnableBkUpAccess();// backup-домену
 80006da:	f001 fe81 	bl	80023e0 <HAL_PWR_EnableBkUpAccess>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006de:	f000 f84d 	bl	800077c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006e2:	f000 fa13 	bl	8000b0c <MX_GPIO_Init>
  MX_SPI1_Init();
 80006e6:	f000 f9db 	bl	8000aa0 <MX_SPI1_Init>
  MX_RTC_Init();
 80006ea:	f000 f911 	bl	8000910 <MX_RTC_Init>
  MX_ADC1_Init();
 80006ee:	f000 f89b 	bl	8000828 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc1);//калебровка
 80006f2:	481f      	ldr	r0, [pc, #124]	@ (8000770 <main+0xb8>)
 80006f4:	f001 f916 	bl	8001924 <HAL_ADCEx_Calibration_Start>
  LCD_Init();
 80006f8:	f7ff ff26 	bl	8000548 <LCD_Init>
  UI_Init();
 80006fc:	f7ff fed0 	bl	80004a0 <UI_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_ADC_Start_IT(&hadc1);
 8000700:	481b      	ldr	r0, [pc, #108]	@ (8000770 <main+0xb8>)
 8000702:	f000 fdb3 	bl	800126c <HAL_ADC_Start_IT>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  ButtonStatus_t btnup_status = Buttons_GetState(BUTTON_UP);
 8000706:	2000      	movs	r0, #0
 8000708:	f7ff fd20 	bl	800014c <Buttons_GetState>
 800070c:	4603      	mov	r3, r0
 800070e:	71fb      	strb	r3, [r7, #7]

	  //============BUTTONS_BEGIN============//

	  // //OFF/ON LIGHT

    if(UI_getCurrentScreen() == MAIN_VIEW){
 8000710:	f7ff fee0 	bl	80004d4 <UI_getCurrentScreen>
 8000714:	4603      	mov	r3, r0
 8000716:	2b0a      	cmp	r3, #10
 8000718:	d120      	bne.n	800075c <main+0xa4>
    	if(btnup_status == BUTTON_LONG){
 800071a:	79fb      	ldrb	r3, [r7, #7]
 800071c:	2b02      	cmp	r3, #2
 800071e:	d103      	bne.n	8000728 <main+0x70>
    		is_lcd_led_on = 1;
 8000720:	4b14      	ldr	r3, [pc, #80]	@ (8000774 <main+0xbc>)
 8000722:	2201      	movs	r2, #1
 8000724:	701a      	strb	r2, [r3, #0]
 8000726:	e005      	b.n	8000734 <main+0x7c>
    	}else if (btnup_status == BUTTON_SHORT){
 8000728:	79fb      	ldrb	r3, [r7, #7]
 800072a:	2b01      	cmp	r3, #1
 800072c:	d102      	bne.n	8000734 <main+0x7c>
    		is_lcd_led_on = 0;
 800072e:	4b11      	ldr	r3, [pc, #68]	@ (8000774 <main+0xbc>)
 8000730:	2200      	movs	r2, #0
 8000732:	701a      	strb	r2, [r3, #0]
    	}
    	if(btnup_status == BUTTON_HOLD || is_lcd_led_on){
 8000734:	79fb      	ldrb	r3, [r7, #7]
 8000736:	2b03      	cmp	r3, #3
 8000738:	d003      	beq.n	8000742 <main+0x8a>
 800073a:	4b0e      	ldr	r3, [pc, #56]	@ (8000774 <main+0xbc>)
 800073c:	781b      	ldrb	r3, [r3, #0]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d006      	beq.n	8000750 <main+0x98>
    		HAL_GPIO_WritePin(LCD_LED_GPIO_Port, LCD_LED_Pin, GPIO_PIN_SET);
 8000742:	2201      	movs	r2, #1
 8000744:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000748:	480b      	ldr	r0, [pc, #44]	@ (8000778 <main+0xc0>)
 800074a:	f001 fe18 	bl	800237e <HAL_GPIO_WritePin>
 800074e:	e005      	b.n	800075c <main+0xa4>
    	}else{
    		HAL_GPIO_WritePin(LCD_LED_GPIO_Port, LCD_LED_Pin, GPIO_PIN_RESET);
 8000750:	2200      	movs	r2, #0
 8000752:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000756:	4808      	ldr	r0, [pc, #32]	@ (8000778 <main+0xc0>)
 8000758:	f001 fe11 	bl	800237e <HAL_GPIO_WritePin>


	  //============BUTTONS_END============//

	  //============DRAW_BEGIN============//
	  LCD_Clear();//CLEAR
 800075c:	f7ff ff46 	bl	80005ec <LCD_Clear>
		//   LCD_DrawText(4, 30, "Set Battery", 0);
		//   LCD_DrawText(4, 42, info, 0);
	  // }


	  LCD_Update();//UPDATE
 8000760:	f7ff ff6a 	bl	8000638 <LCD_Update>
	  //============DRAW_END============//

	  HAL_Delay(50);
 8000764:	2032      	movs	r0, #50	@ 0x32
 8000766:	f000 fc85 	bl	8001074 <HAL_Delay>
  {
 800076a:	e7cc      	b.n	8000706 <main+0x4e>
 800076c:	40021000 	.word	0x40021000
 8000770:	20000468 	.word	0x20000468
 8000774:	20000518 	.word	0x20000518
 8000778:	40010800 	.word	0x40010800

0800077c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b094      	sub	sp, #80	@ 0x50
 8000780:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000782:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000786:	2228      	movs	r2, #40	@ 0x28
 8000788:	2100      	movs	r1, #0
 800078a:	4618      	mov	r0, r3
 800078c:	f003 fc77 	bl	800407e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000790:	f107 0314 	add.w	r3, r7, #20
 8000794:	2200      	movs	r2, #0
 8000796:	601a      	str	r2, [r3, #0]
 8000798:	605a      	str	r2, [r3, #4]
 800079a:	609a      	str	r2, [r3, #8]
 800079c:	60da      	str	r2, [r3, #12]
 800079e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007a0:	1d3b      	adds	r3, r7, #4
 80007a2:	2200      	movs	r2, #0
 80007a4:	601a      	str	r2, [r3, #0]
 80007a6:	605a      	str	r2, [r3, #4]
 80007a8:	609a      	str	r2, [r3, #8]
 80007aa:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80007ac:	2306      	movs	r3, #6
 80007ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80007b0:	2301      	movs	r3, #1
 80007b2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007b4:	2301      	movs	r3, #1
 80007b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007b8:	2310      	movs	r3, #16
 80007ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80007bc:	2300      	movs	r3, #0
 80007be:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007c0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80007c4:	4618      	mov	r0, r3
 80007c6:	f001 fe17 	bl	80023f8 <HAL_RCC_OscConfig>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d001      	beq.n	80007d4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80007d0:	f000 fa20 	bl	8000c14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007d4:	230f      	movs	r3, #15
 80007d6:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80007d8:	2300      	movs	r3, #0
 80007da:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007dc:	2300      	movs	r3, #0
 80007de:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007e0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007e4:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007e6:	2300      	movs	r3, #0
 80007e8:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007ea:	f107 0314 	add.w	r3, r7, #20
 80007ee:	2100      	movs	r1, #0
 80007f0:	4618      	mov	r0, r3
 80007f2:	f002 f883 	bl	80028fc <HAL_RCC_ClockConfig>
 80007f6:	4603      	mov	r3, r0
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d001      	beq.n	8000800 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80007fc:	f000 fa0a 	bl	8000c14 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 8000800:	2303      	movs	r3, #3
 8000802:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000804:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000808:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 800080a:	2300      	movs	r3, #0
 800080c:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800080e:	1d3b      	adds	r3, r7, #4
 8000810:	4618      	mov	r0, r3
 8000812:	f002 f9ed 	bl	8002bf0 <HAL_RCCEx_PeriphCLKConfig>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 800081c:	f000 f9fa 	bl	8000c14 <Error_Handler>
  }
}
 8000820:	bf00      	nop
 8000822:	3750      	adds	r7, #80	@ 0x50
 8000824:	46bd      	mov	sp, r7
 8000826:	bd80      	pop	{r7, pc}

08000828 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b08a      	sub	sp, #40	@ 0x28
 800082c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800082e:	f107 031c 	add.w	r3, r7, #28
 8000832:	2200      	movs	r2, #0
 8000834:	601a      	str	r2, [r3, #0]
 8000836:	605a      	str	r2, [r3, #4]
 8000838:	609a      	str	r2, [r3, #8]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 800083a:	463b      	mov	r3, r7
 800083c:	2200      	movs	r2, #0
 800083e:	601a      	str	r2, [r3, #0]
 8000840:	605a      	str	r2, [r3, #4]
 8000842:	609a      	str	r2, [r3, #8]
 8000844:	60da      	str	r2, [r3, #12]
 8000846:	611a      	str	r2, [r3, #16]
 8000848:	615a      	str	r2, [r3, #20]
 800084a:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800084c:	4b2e      	ldr	r3, [pc, #184]	@ (8000908 <MX_ADC1_Init+0xe0>)
 800084e:	4a2f      	ldr	r2, [pc, #188]	@ (800090c <MX_ADC1_Init+0xe4>)
 8000850:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000852:	4b2d      	ldr	r3, [pc, #180]	@ (8000908 <MX_ADC1_Init+0xe0>)
 8000854:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000858:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800085a:	4b2b      	ldr	r3, [pc, #172]	@ (8000908 <MX_ADC1_Init+0xe0>)
 800085c:	2200      	movs	r2, #0
 800085e:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000860:	4b29      	ldr	r3, [pc, #164]	@ (8000908 <MX_ADC1_Init+0xe0>)
 8000862:	2200      	movs	r2, #0
 8000864:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000866:	4b28      	ldr	r3, [pc, #160]	@ (8000908 <MX_ADC1_Init+0xe0>)
 8000868:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800086c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800086e:	4b26      	ldr	r3, [pc, #152]	@ (8000908 <MX_ADC1_Init+0xe0>)
 8000870:	2200      	movs	r2, #0
 8000872:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000874:	4b24      	ldr	r3, [pc, #144]	@ (8000908 <MX_ADC1_Init+0xe0>)
 8000876:	2201      	movs	r2, #1
 8000878:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800087a:	4823      	ldr	r0, [pc, #140]	@ (8000908 <MX_ADC1_Init+0xe0>)
 800087c:	f000 fc1e 	bl	80010bc <HAL_ADC_Init>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <MX_ADC1_Init+0x62>
  {
    Error_Handler();
 8000886:	f000 f9c5 	bl	8000c14 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800088a:	2308      	movs	r3, #8
 800088c:	61fb      	str	r3, [r7, #28]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800088e:	2301      	movs	r3, #1
 8000890:	623b      	str	r3, [r7, #32]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8000892:	2302      	movs	r3, #2
 8000894:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000896:	f107 031c 	add.w	r3, r7, #28
 800089a:	4619      	mov	r1, r3
 800089c:	481a      	ldr	r0, [pc, #104]	@ (8000908 <MX_ADC1_Init+0xe0>)
 800089e:	f000 fead 	bl	80015fc <HAL_ADC_ConfigChannel>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d001      	beq.n	80008ac <MX_ADC1_Init+0x84>
  {
    Error_Handler();
 80008a8:	f000 f9b4 	bl	8000c14 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 80008ac:	2301      	movs	r3, #1
 80008ae:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 80008b0:	2301      	movs	r3, #1
 80008b2:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedNbrOfConversion = 2;
 80008b4:	2302      	movs	r3, #2
 80008b6:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 80008b8:	2303      	movs	r3, #3
 80008ba:	60bb      	str	r3, [r7, #8]
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 80008bc:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 80008c0:	61bb      	str	r3, [r7, #24]
  sConfigInjected.AutoInjectedConv = ENABLE;
 80008c2:	2301      	movs	r3, #1
 80008c4:	757b      	strb	r3, [r7, #21]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 80008c6:	2300      	movs	r3, #0
 80008c8:	753b      	strb	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 80008ca:	2300      	movs	r3, #0
 80008cc:	60fb      	str	r3, [r7, #12]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80008ce:	463b      	mov	r3, r7
 80008d0:	4619      	mov	r1, r3
 80008d2:	480d      	ldr	r0, [pc, #52]	@ (8000908 <MX_ADC1_Init+0xe0>)
 80008d4:	f001 f90c 	bl	8001af0 <HAL_ADCEx_InjectedConfigChannel>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <MX_ADC1_Init+0xba>
  {
    Error_Handler();
 80008de:	f000 f999 	bl	8000c14 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_8;
 80008e2:	2308      	movs	r3, #8
 80008e4:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 80008e6:	2302      	movs	r3, #2
 80008e8:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80008ea:	463b      	mov	r3, r7
 80008ec:	4619      	mov	r1, r3
 80008ee:	4806      	ldr	r0, [pc, #24]	@ (8000908 <MX_ADC1_Init+0xe0>)
 80008f0:	f001 f8fe 	bl	8001af0 <HAL_ADCEx_InjectedConfigChannel>
 80008f4:	4603      	mov	r3, r0
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d001      	beq.n	80008fe <MX_ADC1_Init+0xd6>
  {
    Error_Handler();
 80008fa:	f000 f98b 	bl	8000c14 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80008fe:	bf00      	nop
 8000900:	3728      	adds	r7, #40	@ 0x28
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	20000468 	.word	0x20000468
 800090c:	40012400 	.word	0x40012400

08000910 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b082      	sub	sp, #8
 8000914:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000916:	1d3b      	adds	r3, r7, #4
 8000918:	2100      	movs	r1, #0
 800091a:	460a      	mov	r2, r1
 800091c:	801a      	strh	r2, [r3, #0]
 800091e:	460a      	mov	r2, r1
 8000920:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8000922:	2300      	movs	r3, #0
 8000924:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000926:	4b5c      	ldr	r3, [pc, #368]	@ (8000a98 <MX_RTC_Init+0x188>)
 8000928:	4a5c      	ldr	r2, [pc, #368]	@ (8000a9c <MX_RTC_Init+0x18c>)
 800092a:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 800092c:	4b5a      	ldr	r3, [pc, #360]	@ (8000a98 <MX_RTC_Init+0x188>)
 800092e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000932:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8000934:	4b58      	ldr	r3, [pc, #352]	@ (8000a98 <MX_RTC_Init+0x188>)
 8000936:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800093a:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800093c:	4856      	ldr	r0, [pc, #344]	@ (8000a98 <MX_RTC_Init+0x188>)
 800093e:	f002 fac3 	bl	8002ec8 <HAL_RTC_Init>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d001      	beq.n	800094c <MX_RTC_Init+0x3c>
  {
    Error_Handler();
 8000948:	f000 f964 	bl	8000c14 <Error_Handler>
  }

  /* USER CODE BEGIN Check_RTC_BKUP */
  if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != 0x32F)
 800094c:	2101      	movs	r1, #1
 800094e:	4852      	ldr	r0, [pc, #328]	@ (8000a98 <MX_RTC_Init+0x188>)
 8000950:	f003 f8f8 	bl	8003b44 <HAL_RTCEx_BKUPRead>
 8000954:	4603      	mov	r3, r0
 8000956:	f240 322f 	movw	r2, #815	@ 0x32f
 800095a:	4293      	cmp	r3, r2
 800095c:	d042      	beq.n	80009e4 <MX_RTC_Init+0xd4>
    {
  	  	sTime.Hours = 0x15;
 800095e:	2315      	movs	r3, #21
 8000960:	713b      	strb	r3, [r7, #4]
  	    sTime.Minutes = 0x18;
 8000962:	2318      	movs	r3, #24
 8000964:	717b      	strb	r3, [r7, #5]
  	    sTime.Seconds = 0x40;
 8000966:	2340      	movs	r3, #64	@ 0x40
 8000968:	71bb      	strb	r3, [r7, #6]

  	    if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800096a:	1d3b      	adds	r3, r7, #4
 800096c:	2201      	movs	r2, #1
 800096e:	4619      	mov	r1, r3
 8000970:	4849      	ldr	r0, [pc, #292]	@ (8000a98 <MX_RTC_Init+0x188>)
 8000972:	f002 fb35 	bl	8002fe0 <HAL_RTC_SetTime>
 8000976:	4603      	mov	r3, r0
 8000978:	2b00      	cmp	r3, #0
 800097a:	d001      	beq.n	8000980 <MX_RTC_Init+0x70>
  	    {
  	      Error_Handler();
 800097c:	f000 f94a 	bl	8000c14 <Error_Handler>
  	    }
  	  DateToUpdate.WeekDay = RTC_WEEKDAY_THURSDAY;
 8000980:	2304      	movs	r3, #4
 8000982:	703b      	strb	r3, [r7, #0]
  	  DateToUpdate.Month = RTC_MONTH_OCTOBER;
 8000984:	2310      	movs	r3, #16
 8000986:	707b      	strb	r3, [r7, #1]
  	  DateToUpdate.Date = 0x16;
 8000988:	2316      	movs	r3, #22
 800098a:	70bb      	strb	r3, [r7, #2]
  	  DateToUpdate.Year = 0x25;
 800098c:	2325      	movs	r3, #37	@ 0x25
 800098e:	70fb      	strb	r3, [r7, #3]

  	    if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8000990:	463b      	mov	r3, r7
 8000992:	2201      	movs	r2, #1
 8000994:	4619      	mov	r1, r3
 8000996:	4840      	ldr	r0, [pc, #256]	@ (8000a98 <MX_RTC_Init+0x188>)
 8000998:	f002 fc92 	bl	80032c0 <HAL_RTC_SetDate>
 800099c:	4603      	mov	r3, r0
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <MX_RTC_Init+0x96>
  	    {
  	      Error_Handler();
 80009a2:	f000 f937 	bl	8000c14 <Error_Handler>
  	    }

  	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x32F);//set flag
 80009a6:	f240 322f 	movw	r2, #815	@ 0x32f
 80009aa:	2101      	movs	r1, #1
 80009ac:	483a      	ldr	r0, [pc, #232]	@ (8000a98 <MX_RTC_Init+0x188>)
 80009ae:	f003 f8af 	bl	8003b10 <HAL_RTCEx_BKUPWrite>
  	    //save DATE wdDDMMYY
  	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR2, DateToUpdate.WeekDay);
 80009b2:	783b      	ldrb	r3, [r7, #0]
 80009b4:	461a      	mov	r2, r3
 80009b6:	2102      	movs	r1, #2
 80009b8:	4837      	ldr	r0, [pc, #220]	@ (8000a98 <MX_RTC_Init+0x188>)
 80009ba:	f003 f8a9 	bl	8003b10 <HAL_RTCEx_BKUPWrite>
  	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR3, DateToUpdate.Date);
 80009be:	78bb      	ldrb	r3, [r7, #2]
 80009c0:	461a      	mov	r2, r3
 80009c2:	2103      	movs	r1, #3
 80009c4:	4834      	ldr	r0, [pc, #208]	@ (8000a98 <MX_RTC_Init+0x188>)
 80009c6:	f003 f8a3 	bl	8003b10 <HAL_RTCEx_BKUPWrite>
  	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR4, DateToUpdate.Month);
 80009ca:	787b      	ldrb	r3, [r7, #1]
 80009cc:	461a      	mov	r2, r3
 80009ce:	2104      	movs	r1, #4
 80009d0:	4831      	ldr	r0, [pc, #196]	@ (8000a98 <MX_RTC_Init+0x188>)
 80009d2:	f003 f89d 	bl	8003b10 <HAL_RTCEx_BKUPWrite>
  	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR5, DateToUpdate.Year);
 80009d6:	78fb      	ldrb	r3, [r7, #3]
 80009d8:	461a      	mov	r2, r3
 80009da:	2105      	movs	r1, #5
 80009dc:	482e      	ldr	r0, [pc, #184]	@ (8000a98 <MX_RTC_Init+0x188>)
 80009de:	f003 f897 	bl	8003b10 <HAL_RTCEx_BKUPWrite>
 80009e2:	e021      	b.n	8000a28 <MX_RTC_Init+0x118>
    }else{
  	    DateToUpdate.WeekDay = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR2);
 80009e4:	2102      	movs	r1, #2
 80009e6:	482c      	ldr	r0, [pc, #176]	@ (8000a98 <MX_RTC_Init+0x188>)
 80009e8:	f003 f8ac 	bl	8003b44 <HAL_RTCEx_BKUPRead>
 80009ec:	4603      	mov	r3, r0
 80009ee:	b2db      	uxtb	r3, r3
 80009f0:	703b      	strb	r3, [r7, #0]
  	    DateToUpdate.Date    = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR3);
 80009f2:	2103      	movs	r1, #3
 80009f4:	4828      	ldr	r0, [pc, #160]	@ (8000a98 <MX_RTC_Init+0x188>)
 80009f6:	f003 f8a5 	bl	8003b44 <HAL_RTCEx_BKUPRead>
 80009fa:	4603      	mov	r3, r0
 80009fc:	b2db      	uxtb	r3, r3
 80009fe:	70bb      	strb	r3, [r7, #2]
  	    DateToUpdate.Month   = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR4);
 8000a00:	2104      	movs	r1, #4
 8000a02:	4825      	ldr	r0, [pc, #148]	@ (8000a98 <MX_RTC_Init+0x188>)
 8000a04:	f003 f89e 	bl	8003b44 <HAL_RTCEx_BKUPRead>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	b2db      	uxtb	r3, r3
 8000a0c:	707b      	strb	r3, [r7, #1]
  	    DateToUpdate.Year    = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR5);
 8000a0e:	2105      	movs	r1, #5
 8000a10:	4821      	ldr	r0, [pc, #132]	@ (8000a98 <MX_RTC_Init+0x188>)
 8000a12:	f003 f897 	bl	8003b44 <HAL_RTCEx_BKUPRead>
 8000a16:	4603      	mov	r3, r0
 8000a18:	b2db      	uxtb	r3, r3
 8000a1a:	70fb      	strb	r3, [r7, #3]
  	    HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD);
 8000a1c:	463b      	mov	r3, r7
 8000a1e:	2201      	movs	r2, #1
 8000a20:	4619      	mov	r1, r3
 8000a22:	481d      	ldr	r0, [pc, #116]	@ (8000a98 <MX_RTC_Init+0x188>)
 8000a24:	f002 fc4c 	bl	80032c0 <HAL_RTC_SetDate>
    }
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x16;
 8000a28:	2316      	movs	r3, #22
 8000a2a:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x14;
 8000a2c:	2314      	movs	r3, #20
 8000a2e:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8000a30:	2300      	movs	r3, #0
 8000a32:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000a34:	1d3b      	adds	r3, r7, #4
 8000a36:	2201      	movs	r2, #1
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4817      	ldr	r0, [pc, #92]	@ (8000a98 <MX_RTC_Init+0x188>)
 8000a3c:	f002 fad0 	bl	8002fe0 <HAL_RTC_SetTime>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d001      	beq.n	8000a4a <MX_RTC_Init+0x13a>
  {
    Error_Handler();
 8000a46:	f000 f8e5 	bl	8000c14 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_THURSDAY;
 8000a4a:	2304      	movs	r3, #4
 8000a4c:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_OCTOBER;
 8000a4e:	2310      	movs	r3, #16
 8000a50:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x16;
 8000a52:	2316      	movs	r3, #22
 8000a54:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x25;
 8000a56:	2325      	movs	r3, #37	@ 0x25
 8000a58:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8000a5a:	463b      	mov	r3, r7
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	4619      	mov	r1, r3
 8000a60:	480d      	ldr	r0, [pc, #52]	@ (8000a98 <MX_RTC_Init+0x188>)
 8000a62:	f002 fc2d 	bl	80032c0 <HAL_RTC_SetDate>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d001      	beq.n	8000a70 <MX_RTC_Init+0x160>
  {
    Error_Handler();
 8000a6c:	f000 f8d2 	bl	8000c14 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8000a70:	2200      	movs	r2, #0
 8000a72:	2100      	movs	r1, #0
 8000a74:	2003      	movs	r0, #3
 8000a76:	f001 faac 	bl	8001fd2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RTC_IRQn);
 8000a7a:	2003      	movs	r0, #3
 8000a7c:	f001 fac5 	bl	800200a <HAL_NVIC_EnableIRQ>
  __HAL_RTC_SECOND_ENABLE_IT(&hrtc, RTC_IT_SEC);
 8000a80:	4b05      	ldr	r3, [pc, #20]	@ (8000a98 <MX_RTC_Init+0x188>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	681a      	ldr	r2, [r3, #0]
 8000a86:	4b04      	ldr	r3, [pc, #16]	@ (8000a98 <MX_RTC_Init+0x188>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	f042 0201 	orr.w	r2, r2, #1
 8000a8e:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTC_Init 2 */

}
 8000a90:	bf00      	nop
 8000a92:	3708      	adds	r7, #8
 8000a94:	46bd      	mov	sp, r7
 8000a96:	bd80      	pop	{r7, pc}
 8000a98:	20000498 	.word	0x20000498
 8000a9c:	40002800 	.word	0x40002800

08000aa0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000aa4:	4b17      	ldr	r3, [pc, #92]	@ (8000b04 <MX_SPI1_Init+0x64>)
 8000aa6:	4a18      	ldr	r2, [pc, #96]	@ (8000b08 <MX_SPI1_Init+0x68>)
 8000aa8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000aaa:	4b16      	ldr	r3, [pc, #88]	@ (8000b04 <MX_SPI1_Init+0x64>)
 8000aac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000ab0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000ab2:	4b14      	ldr	r3, [pc, #80]	@ (8000b04 <MX_SPI1_Init+0x64>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ab8:	4b12      	ldr	r3, [pc, #72]	@ (8000b04 <MX_SPI1_Init+0x64>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000abe:	4b11      	ldr	r3, [pc, #68]	@ (8000b04 <MX_SPI1_Init+0x64>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ac4:	4b0f      	ldr	r3, [pc, #60]	@ (8000b04 <MX_SPI1_Init+0x64>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000aca:	4b0e      	ldr	r3, [pc, #56]	@ (8000b04 <MX_SPI1_Init+0x64>)
 8000acc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ad0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000ad2:	4b0c      	ldr	r3, [pc, #48]	@ (8000b04 <MX_SPI1_Init+0x64>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ad8:	4b0a      	ldr	r3, [pc, #40]	@ (8000b04 <MX_SPI1_Init+0x64>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ade:	4b09      	ldr	r3, [pc, #36]	@ (8000b04 <MX_SPI1_Init+0x64>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ae4:	4b07      	ldr	r3, [pc, #28]	@ (8000b04 <MX_SPI1_Init+0x64>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000aea:	4b06      	ldr	r3, [pc, #24]	@ (8000b04 <MX_SPI1_Init+0x64>)
 8000aec:	220a      	movs	r2, #10
 8000aee:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000af0:	4804      	ldr	r0, [pc, #16]	@ (8000b04 <MX_SPI1_Init+0x64>)
 8000af2:	f003 f843 	bl	8003b7c <HAL_SPI_Init>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d001      	beq.n	8000b00 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000afc:	f000 f88a 	bl	8000c14 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000b00:	bf00      	nop
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	200004ac 	.word	0x200004ac
 8000b08:	40013000 	.word	0x40013000

08000b0c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b088      	sub	sp, #32
 8000b10:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b12:	f107 0310 	add.w	r3, r7, #16
 8000b16:	2200      	movs	r2, #0
 8000b18:	601a      	str	r2, [r3, #0]
 8000b1a:	605a      	str	r2, [r3, #4]
 8000b1c:	609a      	str	r2, [r3, #8]
 8000b1e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b20:	4b38      	ldr	r3, [pc, #224]	@ (8000c04 <MX_GPIO_Init+0xf8>)
 8000b22:	699b      	ldr	r3, [r3, #24]
 8000b24:	4a37      	ldr	r2, [pc, #220]	@ (8000c04 <MX_GPIO_Init+0xf8>)
 8000b26:	f043 0310 	orr.w	r3, r3, #16
 8000b2a:	6193      	str	r3, [r2, #24]
 8000b2c:	4b35      	ldr	r3, [pc, #212]	@ (8000c04 <MX_GPIO_Init+0xf8>)
 8000b2e:	699b      	ldr	r3, [r3, #24]
 8000b30:	f003 0310 	and.w	r3, r3, #16
 8000b34:	60fb      	str	r3, [r7, #12]
 8000b36:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b38:	4b32      	ldr	r3, [pc, #200]	@ (8000c04 <MX_GPIO_Init+0xf8>)
 8000b3a:	699b      	ldr	r3, [r3, #24]
 8000b3c:	4a31      	ldr	r2, [pc, #196]	@ (8000c04 <MX_GPIO_Init+0xf8>)
 8000b3e:	f043 0304 	orr.w	r3, r3, #4
 8000b42:	6193      	str	r3, [r2, #24]
 8000b44:	4b2f      	ldr	r3, [pc, #188]	@ (8000c04 <MX_GPIO_Init+0xf8>)
 8000b46:	699b      	ldr	r3, [r3, #24]
 8000b48:	f003 0304 	and.w	r3, r3, #4
 8000b4c:	60bb      	str	r3, [r7, #8]
 8000b4e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b50:	4b2c      	ldr	r3, [pc, #176]	@ (8000c04 <MX_GPIO_Init+0xf8>)
 8000b52:	699b      	ldr	r3, [r3, #24]
 8000b54:	4a2b      	ldr	r2, [pc, #172]	@ (8000c04 <MX_GPIO_Init+0xf8>)
 8000b56:	f043 0308 	orr.w	r3, r3, #8
 8000b5a:	6193      	str	r3, [r2, #24]
 8000b5c:	4b29      	ldr	r3, [pc, #164]	@ (8000c04 <MX_GPIO_Init+0xf8>)
 8000b5e:	699b      	ldr	r3, [r3, #24]
 8000b60:	f003 0308 	and.w	r3, r3, #8
 8000b64:	607b      	str	r3, [r7, #4]
 8000b66:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(P13_GPIO_Port, P13_Pin, GPIO_PIN_RESET);
 8000b68:	2200      	movs	r2, #0
 8000b6a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b6e:	4826      	ldr	r0, [pc, #152]	@ (8000c08 <MX_GPIO_Init+0xfc>)
 8000b70:	f001 fc05 	bl	800237e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA2CS_Pin|PA3RST_Pin|PA4CD_Pin|LCD_LED_Pin, GPIO_PIN_RESET);
 8000b74:	2200      	movs	r2, #0
 8000b76:	f640 011c 	movw	r1, #2076	@ 0x81c
 8000b7a:	4824      	ldr	r0, [pc, #144]	@ (8000c0c <MX_GPIO_Init+0x100>)
 8000b7c:	f001 fbff 	bl	800237e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_A0_Pin|LCD_RST_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 8000b80:	2200      	movs	r2, #0
 8000b82:	211c      	movs	r1, #28
 8000b84:	4822      	ldr	r0, [pc, #136]	@ (8000c10 <MX_GPIO_Init+0x104>)
 8000b86:	f001 fbfa 	bl	800237e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : P13_Pin */
  GPIO_InitStruct.Pin = P13_Pin;
 8000b8a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b90:	2301      	movs	r3, #1
 8000b92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b94:	2300      	movs	r3, #0
 8000b96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b98:	2302      	movs	r3, #2
 8000b9a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(P13_GPIO_Port, &GPIO_InitStruct);
 8000b9c:	f107 0310 	add.w	r3, r7, #16
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	4819      	ldr	r0, [pc, #100]	@ (8000c08 <MX_GPIO_Init+0xfc>)
 8000ba4:	f001 fa58 	bl	8002058 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2CS_Pin PA3RST_Pin PA4CD_Pin LCD_LED_Pin */
  GPIO_InitStruct.Pin = PA2CS_Pin|PA3RST_Pin|PA4CD_Pin|LCD_LED_Pin;
 8000ba8:	f640 031c 	movw	r3, #2076	@ 0x81c
 8000bac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bae:	2301      	movs	r3, #1
 8000bb0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bb6:	2302      	movs	r3, #2
 8000bb8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bba:	f107 0310 	add.w	r3, r7, #16
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	4812      	ldr	r0, [pc, #72]	@ (8000c0c <MX_GPIO_Init+0x100>)
 8000bc2:	f001 fa49 	bl	8002058 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_A0_Pin LCD_RST_Pin LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_A0_Pin|LCD_RST_Pin|LCD_CS_Pin;
 8000bc6:	231c      	movs	r3, #28
 8000bc8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bca:	2301      	movs	r3, #1
 8000bcc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd2:	2302      	movs	r3, #2
 8000bd4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bd6:	f107 0310 	add.w	r3, r7, #16
 8000bda:	4619      	mov	r1, r3
 8000bdc:	480c      	ldr	r0, [pc, #48]	@ (8000c10 <MX_GPIO_Init+0x104>)
 8000bde:	f001 fa3b 	bl	8002058 <HAL_GPIO_Init>

  /*Configure GPIO pin : CHARG_Pin */
  GPIO_InitStruct.Pin = CHARG_Pin;
 8000be2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000be6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000be8:	2300      	movs	r3, #0
 8000bea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bec:	2300      	movs	r3, #0
 8000bee:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(CHARG_GPIO_Port, &GPIO_InitStruct);
 8000bf0:	f107 0310 	add.w	r3, r7, #16
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	4805      	ldr	r0, [pc, #20]	@ (8000c0c <MX_GPIO_Init+0x100>)
 8000bf8:	f001 fa2e 	bl	8002058 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000bfc:	bf00      	nop
 8000bfe:	3720      	adds	r7, #32
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}
 8000c04:	40021000 	.word	0x40021000
 8000c08:	40011000 	.word	0x40011000
 8000c0c:	40010800 	.word	0x40010800
 8000c10:	40010c00 	.word	0x40010c00

08000c14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c18:	b672      	cpsid	i
}
 8000c1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_TogglePin(P13_GPIO_Port, P13_Pin);
 8000c1c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c20:	4803      	ldr	r0, [pc, #12]	@ (8000c30 <Error_Handler+0x1c>)
 8000c22:	f001 fbc4 	bl	80023ae <HAL_GPIO_TogglePin>
	  HAL_Delay(250);
 8000c26:	20fa      	movs	r0, #250	@ 0xfa
 8000c28:	f000 fa24 	bl	8001074 <HAL_Delay>
	  HAL_GPIO_TogglePin(P13_GPIO_Port, P13_Pin);
 8000c2c:	bf00      	nop
 8000c2e:	e7f5      	b.n	8000c1c <Error_Handler+0x8>
 8000c30:	40011000 	.word	0x40011000

08000c34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	b085      	sub	sp, #20
 8000c38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000c3a:	4b15      	ldr	r3, [pc, #84]	@ (8000c90 <HAL_MspInit+0x5c>)
 8000c3c:	699b      	ldr	r3, [r3, #24]
 8000c3e:	4a14      	ldr	r2, [pc, #80]	@ (8000c90 <HAL_MspInit+0x5c>)
 8000c40:	f043 0301 	orr.w	r3, r3, #1
 8000c44:	6193      	str	r3, [r2, #24]
 8000c46:	4b12      	ldr	r3, [pc, #72]	@ (8000c90 <HAL_MspInit+0x5c>)
 8000c48:	699b      	ldr	r3, [r3, #24]
 8000c4a:	f003 0301 	and.w	r3, r3, #1
 8000c4e:	60bb      	str	r3, [r7, #8]
 8000c50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c52:	4b0f      	ldr	r3, [pc, #60]	@ (8000c90 <HAL_MspInit+0x5c>)
 8000c54:	69db      	ldr	r3, [r3, #28]
 8000c56:	4a0e      	ldr	r2, [pc, #56]	@ (8000c90 <HAL_MspInit+0x5c>)
 8000c58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c5c:	61d3      	str	r3, [r2, #28]
 8000c5e:	4b0c      	ldr	r3, [pc, #48]	@ (8000c90 <HAL_MspInit+0x5c>)
 8000c60:	69db      	ldr	r3, [r3, #28]
 8000c62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c66:	607b      	str	r3, [r7, #4]
 8000c68:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000c6a:	4b0a      	ldr	r3, [pc, #40]	@ (8000c94 <HAL_MspInit+0x60>)
 8000c6c:	685b      	ldr	r3, [r3, #4]
 8000c6e:	60fb      	str	r3, [r7, #12]
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000c76:	60fb      	str	r3, [r7, #12]
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000c7e:	60fb      	str	r3, [r7, #12]
 8000c80:	4a04      	ldr	r2, [pc, #16]	@ (8000c94 <HAL_MspInit+0x60>)
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c86:	bf00      	nop
 8000c88:	3714      	adds	r7, #20
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bc80      	pop	{r7}
 8000c8e:	4770      	bx	lr
 8000c90:	40021000 	.word	0x40021000
 8000c94:	40010000 	.word	0x40010000

08000c98 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b08a      	sub	sp, #40	@ 0x28
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca0:	f107 0318 	add.w	r3, r7, #24
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	601a      	str	r2, [r3, #0]
 8000ca8:	605a      	str	r2, [r3, #4]
 8000caa:	609a      	str	r2, [r3, #8]
 8000cac:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	4a23      	ldr	r2, [pc, #140]	@ (8000d40 <HAL_ADC_MspInit+0xa8>)
 8000cb4:	4293      	cmp	r3, r2
 8000cb6:	d13f      	bne.n	8000d38 <HAL_ADC_MspInit+0xa0>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000cb8:	4b22      	ldr	r3, [pc, #136]	@ (8000d44 <HAL_ADC_MspInit+0xac>)
 8000cba:	699b      	ldr	r3, [r3, #24]
 8000cbc:	4a21      	ldr	r2, [pc, #132]	@ (8000d44 <HAL_ADC_MspInit+0xac>)
 8000cbe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000cc2:	6193      	str	r3, [r2, #24]
 8000cc4:	4b1f      	ldr	r3, [pc, #124]	@ (8000d44 <HAL_ADC_MspInit+0xac>)
 8000cc6:	699b      	ldr	r3, [r3, #24]
 8000cc8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000ccc:	617b      	str	r3, [r7, #20]
 8000cce:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cd0:	4b1c      	ldr	r3, [pc, #112]	@ (8000d44 <HAL_ADC_MspInit+0xac>)
 8000cd2:	699b      	ldr	r3, [r3, #24]
 8000cd4:	4a1b      	ldr	r2, [pc, #108]	@ (8000d44 <HAL_ADC_MspInit+0xac>)
 8000cd6:	f043 0304 	orr.w	r3, r3, #4
 8000cda:	6193      	str	r3, [r2, #24]
 8000cdc:	4b19      	ldr	r3, [pc, #100]	@ (8000d44 <HAL_ADC_MspInit+0xac>)
 8000cde:	699b      	ldr	r3, [r3, #24]
 8000ce0:	f003 0304 	and.w	r3, r3, #4
 8000ce4:	613b      	str	r3, [r7, #16]
 8000ce6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ce8:	4b16      	ldr	r3, [pc, #88]	@ (8000d44 <HAL_ADC_MspInit+0xac>)
 8000cea:	699b      	ldr	r3, [r3, #24]
 8000cec:	4a15      	ldr	r2, [pc, #84]	@ (8000d44 <HAL_ADC_MspInit+0xac>)
 8000cee:	f043 0308 	orr.w	r3, r3, #8
 8000cf2:	6193      	str	r3, [r2, #24]
 8000cf4:	4b13      	ldr	r3, [pc, #76]	@ (8000d44 <HAL_ADC_MspInit+0xac>)
 8000cf6:	699b      	ldr	r3, [r3, #24]
 8000cf8:	f003 0308 	and.w	r3, r3, #8
 8000cfc:	60fb      	str	r3, [r7, #12]
 8000cfe:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = ADC_IN_AKB_Pin;
 8000d00:	2302      	movs	r3, #2
 8000d02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d04:	2303      	movs	r3, #3
 8000d06:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC_IN_AKB_GPIO_Port, &GPIO_InitStruct);
 8000d08:	f107 0318 	add.w	r3, r7, #24
 8000d0c:	4619      	mov	r1, r3
 8000d0e:	480e      	ldr	r0, [pc, #56]	@ (8000d48 <HAL_ADC_MspInit+0xb0>)
 8000d10:	f001 f9a2 	bl	8002058 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000d14:	2301      	movs	r3, #1
 8000d16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d18:	2303      	movs	r3, #3
 8000d1a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d1c:	f107 0318 	add.w	r3, r7, #24
 8000d20:	4619      	mov	r1, r3
 8000d22:	480a      	ldr	r0, [pc, #40]	@ (8000d4c <HAL_ADC_MspInit+0xb4>)
 8000d24:	f001 f998 	bl	8002058 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000d28:	2200      	movs	r2, #0
 8000d2a:	2100      	movs	r1, #0
 8000d2c:	2012      	movs	r0, #18
 8000d2e:	f001 f950 	bl	8001fd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000d32:	2012      	movs	r0, #18
 8000d34:	f001 f969 	bl	800200a <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000d38:	bf00      	nop
 8000d3a:	3728      	adds	r7, #40	@ 0x28
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	40012400 	.word	0x40012400
 8000d44:	40021000 	.word	0x40021000
 8000d48:	40010800 	.word	0x40010800
 8000d4c:	40010c00 	.word	0x40010c00

08000d50 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b084      	sub	sp, #16
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4a13      	ldr	r2, [pc, #76]	@ (8000dac <HAL_RTC_MspInit+0x5c>)
 8000d5e:	4293      	cmp	r3, r2
 8000d60:	d120      	bne.n	8000da4 <HAL_RTC_MspInit+0x54>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8000d62:	f001 fb3d 	bl	80023e0 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8000d66:	4b12      	ldr	r3, [pc, #72]	@ (8000db0 <HAL_RTC_MspInit+0x60>)
 8000d68:	69db      	ldr	r3, [r3, #28]
 8000d6a:	4a11      	ldr	r2, [pc, #68]	@ (8000db0 <HAL_RTC_MspInit+0x60>)
 8000d6c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000d70:	61d3      	str	r3, [r2, #28]
 8000d72:	4b0f      	ldr	r3, [pc, #60]	@ (8000db0 <HAL_RTC_MspInit+0x60>)
 8000d74:	69db      	ldr	r3, [r3, #28]
 8000d76:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000d7a:	60fb      	str	r3, [r7, #12]
 8000d7c:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000d7e:	4b0d      	ldr	r3, [pc, #52]	@ (8000db4 <HAL_RTC_MspInit+0x64>)
 8000d80:	2201      	movs	r2, #1
 8000d82:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8000d84:	2200      	movs	r2, #0
 8000d86:	2100      	movs	r1, #0
 8000d88:	2003      	movs	r0, #3
 8000d8a:	f001 f922 	bl	8001fd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8000d8e:	2003      	movs	r0, #3
 8000d90:	f001 f93b 	bl	800200a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8000d94:	2200      	movs	r2, #0
 8000d96:	2100      	movs	r1, #0
 8000d98:	2029      	movs	r0, #41	@ 0x29
 8000d9a:	f001 f91a 	bl	8001fd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8000d9e:	2029      	movs	r0, #41	@ 0x29
 8000da0:	f001 f933 	bl	800200a <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8000da4:	bf00      	nop
 8000da6:	3710      	adds	r7, #16
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	40002800 	.word	0x40002800
 8000db0:	40021000 	.word	0x40021000
 8000db4:	4242043c 	.word	0x4242043c

08000db8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b088      	sub	sp, #32
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc0:	f107 0310 	add.w	r3, r7, #16
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	601a      	str	r2, [r3, #0]
 8000dc8:	605a      	str	r2, [r3, #4]
 8000dca:	609a      	str	r2, [r3, #8]
 8000dcc:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	4a1b      	ldr	r2, [pc, #108]	@ (8000e40 <HAL_SPI_MspInit+0x88>)
 8000dd4:	4293      	cmp	r3, r2
 8000dd6:	d12f      	bne.n	8000e38 <HAL_SPI_MspInit+0x80>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000dd8:	4b1a      	ldr	r3, [pc, #104]	@ (8000e44 <HAL_SPI_MspInit+0x8c>)
 8000dda:	699b      	ldr	r3, [r3, #24]
 8000ddc:	4a19      	ldr	r2, [pc, #100]	@ (8000e44 <HAL_SPI_MspInit+0x8c>)
 8000dde:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000de2:	6193      	str	r3, [r2, #24]
 8000de4:	4b17      	ldr	r3, [pc, #92]	@ (8000e44 <HAL_SPI_MspInit+0x8c>)
 8000de6:	699b      	ldr	r3, [r3, #24]
 8000de8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000dec:	60fb      	str	r3, [r7, #12]
 8000dee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000df0:	4b14      	ldr	r3, [pc, #80]	@ (8000e44 <HAL_SPI_MspInit+0x8c>)
 8000df2:	699b      	ldr	r3, [r3, #24]
 8000df4:	4a13      	ldr	r2, [pc, #76]	@ (8000e44 <HAL_SPI_MspInit+0x8c>)
 8000df6:	f043 0304 	orr.w	r3, r3, #4
 8000dfa:	6193      	str	r3, [r2, #24]
 8000dfc:	4b11      	ldr	r3, [pc, #68]	@ (8000e44 <HAL_SPI_MspInit+0x8c>)
 8000dfe:	699b      	ldr	r3, [r3, #24]
 8000e00:	f003 0304 	and.w	r3, r3, #4
 8000e04:	60bb      	str	r3, [r7, #8]
 8000e06:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000e08:	23a0      	movs	r3, #160	@ 0xa0
 8000e0a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e0c:	2302      	movs	r3, #2
 8000e0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e10:	2303      	movs	r3, #3
 8000e12:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e14:	f107 0310 	add.w	r3, r7, #16
 8000e18:	4619      	mov	r1, r3
 8000e1a:	480b      	ldr	r0, [pc, #44]	@ (8000e48 <HAL_SPI_MspInit+0x90>)
 8000e1c:	f001 f91c 	bl	8002058 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000e20:	2340      	movs	r3, #64	@ 0x40
 8000e22:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e24:	2300      	movs	r3, #0
 8000e26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e2c:	f107 0310 	add.w	r3, r7, #16
 8000e30:	4619      	mov	r1, r3
 8000e32:	4805      	ldr	r0, [pc, #20]	@ (8000e48 <HAL_SPI_MspInit+0x90>)
 8000e34:	f001 f910 	bl	8002058 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000e38:	bf00      	nop
 8000e3a:	3720      	adds	r7, #32
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	40013000 	.word	0x40013000
 8000e44:	40021000 	.word	0x40021000
 8000e48:	40010800 	.word	0x40010800

08000e4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e50:	bf00      	nop
 8000e52:	e7fd      	b.n	8000e50 <NMI_Handler+0x4>

08000e54 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e58:	bf00      	nop
 8000e5a:	e7fd      	b.n	8000e58 <HardFault_Handler+0x4>

08000e5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e60:	bf00      	nop
 8000e62:	e7fd      	b.n	8000e60 <MemManage_Handler+0x4>

08000e64 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e68:	bf00      	nop
 8000e6a:	e7fd      	b.n	8000e68 <BusFault_Handler+0x4>

08000e6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e70:	bf00      	nop
 8000e72:	e7fd      	b.n	8000e70 <UsageFault_Handler+0x4>

08000e74 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e78:	bf00      	nop
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bc80      	pop	{r7}
 8000e7e:	4770      	bx	lr

08000e80 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e84:	bf00      	nop
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bc80      	pop	{r7}
 8000e8a:	4770      	bx	lr

08000e8c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e90:	bf00      	nop
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bc80      	pop	{r7}
 8000e96:	4770      	bx	lr

08000e98 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e9c:	f000 f8ce 	bl	800103c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 8000ea0:	f001 f8cd 	bl	800203e <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 8000ea4:	bf00      	nop
 8000ea6:	bd80      	pop	{r7, pc}

08000ea8 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt.
  */
void RTC_IRQHandler(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */
	if (RTC->CRL & RTC_CRL_SECF)
 8000eac:	4b0b      	ldr	r3, [pc, #44]	@ (8000edc <RTC_IRQHandler+0x34>)
 8000eae:	685b      	ldr	r3, [r3, #4]
 8000eb0:	f003 0301 	and.w	r3, r3, #1
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d00c      	beq.n	8000ed2 <RTC_IRQHandler+0x2a>
			{
		     RTC->CRL &= ~RTC_CRL_SECF;    //сбросить флаг (обязательно!!!)
 8000eb8:	4b08      	ldr	r3, [pc, #32]	@ (8000edc <RTC_IRQHandler+0x34>)
 8000eba:	685b      	ldr	r3, [r3, #4]
 8000ebc:	4a07      	ldr	r2, [pc, #28]	@ (8000edc <RTC_IRQHandler+0x34>)
 8000ebe:	f023 0301 	bic.w	r3, r3, #1
 8000ec2:	6053      	str	r3, [r2, #4]
		     rtc_tick++;
 8000ec4:	4b06      	ldr	r3, [pc, #24]	@ (8000ee0 <RTC_IRQHandler+0x38>)
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	b2db      	uxtb	r3, r3
 8000eca:	3301      	adds	r3, #1
 8000ecc:	b2da      	uxtb	r2, r3
 8000ece:	4b04      	ldr	r3, [pc, #16]	@ (8000ee0 <RTC_IRQHandler+0x38>)
 8000ed0:	701a      	strb	r2, [r3, #0]
		  }
  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_RTCIRQHandler(&hrtc);
 8000ed2:	4804      	ldr	r0, [pc, #16]	@ (8000ee4 <RTC_IRQHandler+0x3c>)
 8000ed4:	f002 fdd2 	bl	8003a7c <HAL_RTCEx_RTCIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8000ed8:	bf00      	nop
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	40002800 	.word	0x40002800
 8000ee0:	20000504 	.word	0x20000504
 8000ee4:	20000498 	.word	0x20000498

08000ee8 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */
	if(hadc1.Instance == ADC1){
 8000eec:	4b13      	ldr	r3, [pc, #76]	@ (8000f3c <ADC1_2_IRQHandler+0x54>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4a13      	ldr	r2, [pc, #76]	@ (8000f40 <ADC1_2_IRQHandler+0x58>)
 8000ef2:	4293      	cmp	r3, r2
 8000ef4:	d11c      	bne.n	8000f30 <ADC1_2_IRQHandler+0x48>
		_vref = HAL_ADC_GetValue(&hadc1);
 8000ef6:	4811      	ldr	r0, [pc, #68]	@ (8000f3c <ADC1_2_IRQHandler+0x54>)
 8000ef8:	f000 faa2 	bl	8001440 <HAL_ADC_GetValue>
 8000efc:	4603      	mov	r3, r0
 8000efe:	b29a      	uxth	r2, r3
 8000f00:	4b10      	ldr	r3, [pc, #64]	@ (8000f44 <ADC1_2_IRQHandler+0x5c>)
 8000f02:	801a      	strh	r2, [r3, #0]
		adc1_value_battery = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1);
 8000f04:	2101      	movs	r1, #1
 8000f06:	480d      	ldr	r0, [pc, #52]	@ (8000f3c <ADC1_2_IRQHandler+0x54>)
 8000f08:	f000 fdba 	bl	8001a80 <HAL_ADCEx_InjectedGetValue>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	b29a      	uxth	r2, r3
 8000f10:	4b0d      	ldr	r3, [pc, #52]	@ (8000f48 <ADC1_2_IRQHandler+0x60>)
 8000f12:	801a      	strh	r2, [r3, #0]
		adc1_value_thermistor = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_2);
 8000f14:	2102      	movs	r1, #2
 8000f16:	4809      	ldr	r0, [pc, #36]	@ (8000f3c <ADC1_2_IRQHandler+0x54>)
 8000f18:	f000 fdb2 	bl	8001a80 <HAL_ADCEx_InjectedGetValue>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	b29a      	uxth	r2, r3
 8000f20:	4b0a      	ldr	r3, [pc, #40]	@ (8000f4c <ADC1_2_IRQHandler+0x64>)
 8000f22:	801a      	strh	r2, [r3, #0]
		HAL_ADC_Stop_IT(&hadc1);
 8000f24:	4805      	ldr	r0, [pc, #20]	@ (8000f3c <ADC1_2_IRQHandler+0x54>)
 8000f26:	f000 fa57 	bl	80013d8 <HAL_ADC_Stop_IT>
		adc1_tick=1;
 8000f2a:	4b09      	ldr	r3, [pc, #36]	@ (8000f50 <ADC1_2_IRQHandler+0x68>)
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000f30:	4802      	ldr	r0, [pc, #8]	@ (8000f3c <ADC1_2_IRQHandler+0x54>)
 8000f32:	f000 fa91 	bl	8001458 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8000f36:	bf00      	nop
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	20000468 	.word	0x20000468
 8000f40:	40012400 	.word	0x40012400
 8000f44:	20000512 	.word	0x20000512
 8000f48:	20000514 	.word	0x20000514
 8000f4c:	20000516 	.word	0x20000516
 8000f50:	20000510 	.word	0x20000510

08000f54 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000f58:	4802      	ldr	r0, [pc, #8]	@ (8000f64 <RTC_Alarm_IRQHandler+0x10>)
 8000f5a:	f002 fabb 	bl	80034d4 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8000f5e:	bf00      	nop
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	20000498 	.word	0x20000498

08000f68 <Reset_Handler>:
Reset_Handler:

/* Call the clock system initialization function.*    bl  SystemInit

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f68:	480b      	ldr	r0, [pc, #44]	@ (8000f98 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000f6a:	490c      	ldr	r1, [pc, #48]	@ (8000f9c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000f6c:	4a0c      	ldr	r2, [pc, #48]	@ (8000fa0 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000f6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f70:	e002      	b.n	8000f78 <LoopCopyDataInit>

08000f72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f76:	3304      	adds	r3, #4

08000f78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f7c:	d3f9      	bcc.n	8000f72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f7e:	4a09      	ldr	r2, [pc, #36]	@ (8000fa4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000f80:	4c09      	ldr	r4, [pc, #36]	@ (8000fa8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000f82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f84:	e001      	b.n	8000f8a <LoopFillZerobss>

08000f86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f88:	3204      	adds	r2, #4

08000f8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f8c:	d3fb      	bcc.n	8000f86 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f8e:	f003 f87f 	bl	8004090 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f92:	f7ff fb91 	bl	80006b8 <main>
  bx lr
 8000f96:	4770      	bx	lr
  ldr r0, =_sdata
 8000f98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f9c:	2000002c 	.word	0x2000002c
  ldr r2, =_sidata
 8000fa0:	08004154 	.word	0x08004154
  ldr r2, =_sbss
 8000fa4:	2000002c 	.word	0x2000002c
  ldr r4, =_ebss
 8000fa8:	20000520 	.word	0x20000520

08000fac <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000fac:	e7fe      	b.n	8000fac <CAN1_RX1_IRQHandler>
	...

08000fb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fb4:	4b08      	ldr	r3, [pc, #32]	@ (8000fd8 <HAL_Init+0x28>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4a07      	ldr	r2, [pc, #28]	@ (8000fd8 <HAL_Init+0x28>)
 8000fba:	f043 0310 	orr.w	r3, r3, #16
 8000fbe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fc0:	2003      	movs	r0, #3
 8000fc2:	f000 fffb 	bl	8001fbc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fc6:	200f      	movs	r0, #15
 8000fc8:	f000 f808 	bl	8000fdc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fcc:	f7ff fe32 	bl	8000c34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fd0:	2300      	movs	r3, #0
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	40022000 	.word	0x40022000

08000fdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fe4:	4b12      	ldr	r3, [pc, #72]	@ (8001030 <HAL_InitTick+0x54>)
 8000fe6:	681a      	ldr	r2, [r3, #0]
 8000fe8:	4b12      	ldr	r3, [pc, #72]	@ (8001034 <HAL_InitTick+0x58>)
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	4619      	mov	r1, r3
 8000fee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ff2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ff6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f001 f813 	bl	8002026 <HAL_SYSTICK_Config>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001006:	2301      	movs	r3, #1
 8001008:	e00e      	b.n	8001028 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	2b0f      	cmp	r3, #15
 800100e:	d80a      	bhi.n	8001026 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001010:	2200      	movs	r2, #0
 8001012:	6879      	ldr	r1, [r7, #4]
 8001014:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001018:	f000 ffdb 	bl	8001fd2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800101c:	4a06      	ldr	r2, [pc, #24]	@ (8001038 <HAL_InitTick+0x5c>)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001022:	2300      	movs	r3, #0
 8001024:	e000      	b.n	8001028 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001026:	2301      	movs	r3, #1
}
 8001028:	4618      	mov	r0, r3
 800102a:	3708      	adds	r7, #8
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	20000020 	.word	0x20000020
 8001034:	20000028 	.word	0x20000028
 8001038:	20000024 	.word	0x20000024

0800103c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001040:	4b05      	ldr	r3, [pc, #20]	@ (8001058 <HAL_IncTick+0x1c>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	461a      	mov	r2, r3
 8001046:	4b05      	ldr	r3, [pc, #20]	@ (800105c <HAL_IncTick+0x20>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	4413      	add	r3, r2
 800104c:	4a03      	ldr	r2, [pc, #12]	@ (800105c <HAL_IncTick+0x20>)
 800104e:	6013      	str	r3, [r2, #0]
}
 8001050:	bf00      	nop
 8001052:	46bd      	mov	sp, r7
 8001054:	bc80      	pop	{r7}
 8001056:	4770      	bx	lr
 8001058:	20000028 	.word	0x20000028
 800105c:	2000051c 	.word	0x2000051c

08001060 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
  return uwTick;
 8001064:	4b02      	ldr	r3, [pc, #8]	@ (8001070 <HAL_GetTick+0x10>)
 8001066:	681b      	ldr	r3, [r3, #0]
}
 8001068:	4618      	mov	r0, r3
 800106a:	46bd      	mov	sp, r7
 800106c:	bc80      	pop	{r7}
 800106e:	4770      	bx	lr
 8001070:	2000051c 	.word	0x2000051c

08001074 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800107c:	f7ff fff0 	bl	8001060 <HAL_GetTick>
 8001080:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800108c:	d005      	beq.n	800109a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800108e:	4b0a      	ldr	r3, [pc, #40]	@ (80010b8 <HAL_Delay+0x44>)
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	461a      	mov	r2, r3
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	4413      	add	r3, r2
 8001098:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800109a:	bf00      	nop
 800109c:	f7ff ffe0 	bl	8001060 <HAL_GetTick>
 80010a0:	4602      	mov	r2, r0
 80010a2:	68bb      	ldr	r3, [r7, #8]
 80010a4:	1ad3      	subs	r3, r2, r3
 80010a6:	68fa      	ldr	r2, [r7, #12]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	d8f7      	bhi.n	800109c <HAL_Delay+0x28>
  {
  }
}
 80010ac:	bf00      	nop
 80010ae:	bf00      	nop
 80010b0:	3710      	adds	r7, #16
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	20000028 	.word	0x20000028

080010bc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b086      	sub	sp, #24
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80010c4:	2300      	movs	r3, #0
 80010c6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80010c8:	2300      	movs	r3, #0
 80010ca:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80010cc:	2300      	movs	r3, #0
 80010ce:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80010d0:	2300      	movs	r3, #0
 80010d2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d101      	bne.n	80010de <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80010da:	2301      	movs	r3, #1
 80010dc:	e0be      	b.n	800125c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	689b      	ldr	r3, [r3, #8]
 80010e2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d109      	bne.n	8001100 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	2200      	movs	r2, #0
 80010f0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	2200      	movs	r2, #0
 80010f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80010fa:	6878      	ldr	r0, [r7, #4]
 80010fc:	f7ff fdcc 	bl	8000c98 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001100:	6878      	ldr	r0, [r7, #4]
 8001102:	f000 fbcd 	bl	80018a0 <ADC_ConversionStop_Disable>
 8001106:	4603      	mov	r3, r0
 8001108:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800110e:	f003 0310 	and.w	r3, r3, #16
 8001112:	2b00      	cmp	r3, #0
 8001114:	f040 8099 	bne.w	800124a <HAL_ADC_Init+0x18e>
 8001118:	7dfb      	ldrb	r3, [r7, #23]
 800111a:	2b00      	cmp	r3, #0
 800111c:	f040 8095 	bne.w	800124a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001124:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001128:	f023 0302 	bic.w	r3, r3, #2
 800112c:	f043 0202 	orr.w	r2, r3, #2
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800113c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	7b1b      	ldrb	r3, [r3, #12]
 8001142:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001144:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001146:	68ba      	ldr	r2, [r7, #8]
 8001148:	4313      	orrs	r3, r2
 800114a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	689b      	ldr	r3, [r3, #8]
 8001150:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001154:	d003      	beq.n	800115e <HAL_ADC_Init+0xa2>
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	689b      	ldr	r3, [r3, #8]
 800115a:	2b01      	cmp	r3, #1
 800115c:	d102      	bne.n	8001164 <HAL_ADC_Init+0xa8>
 800115e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001162:	e000      	b.n	8001166 <HAL_ADC_Init+0xaa>
 8001164:	2300      	movs	r3, #0
 8001166:	693a      	ldr	r2, [r7, #16]
 8001168:	4313      	orrs	r3, r2
 800116a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	7d1b      	ldrb	r3, [r3, #20]
 8001170:	2b01      	cmp	r3, #1
 8001172:	d119      	bne.n	80011a8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	7b1b      	ldrb	r3, [r3, #12]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d109      	bne.n	8001190 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	699b      	ldr	r3, [r3, #24]
 8001180:	3b01      	subs	r3, #1
 8001182:	035a      	lsls	r2, r3, #13
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	4313      	orrs	r3, r2
 8001188:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800118c:	613b      	str	r3, [r7, #16]
 800118e:	e00b      	b.n	80011a8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001194:	f043 0220 	orr.w	r2, r3, #32
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011a0:	f043 0201 	orr.w	r2, r3, #1
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	685b      	ldr	r3, [r3, #4]
 80011ae:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	693a      	ldr	r2, [r7, #16]
 80011b8:	430a      	orrs	r2, r1
 80011ba:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	689a      	ldr	r2, [r3, #8]
 80011c2:	4b28      	ldr	r3, [pc, #160]	@ (8001264 <HAL_ADC_Init+0x1a8>)
 80011c4:	4013      	ands	r3, r2
 80011c6:	687a      	ldr	r2, [r7, #4]
 80011c8:	6812      	ldr	r2, [r2, #0]
 80011ca:	68b9      	ldr	r1, [r7, #8]
 80011cc:	430b      	orrs	r3, r1
 80011ce:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	689b      	ldr	r3, [r3, #8]
 80011d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80011d8:	d003      	beq.n	80011e2 <HAL_ADC_Init+0x126>
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	689b      	ldr	r3, [r3, #8]
 80011de:	2b01      	cmp	r3, #1
 80011e0:	d104      	bne.n	80011ec <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	691b      	ldr	r3, [r3, #16]
 80011e6:	3b01      	subs	r3, #1
 80011e8:	051b      	lsls	r3, r3, #20
 80011ea:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011f2:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	68fa      	ldr	r2, [r7, #12]
 80011fc:	430a      	orrs	r2, r1
 80011fe:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	689a      	ldr	r2, [r3, #8]
 8001206:	4b18      	ldr	r3, [pc, #96]	@ (8001268 <HAL_ADC_Init+0x1ac>)
 8001208:	4013      	ands	r3, r2
 800120a:	68ba      	ldr	r2, [r7, #8]
 800120c:	429a      	cmp	r2, r3
 800120e:	d10b      	bne.n	8001228 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	2200      	movs	r2, #0
 8001214:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800121a:	f023 0303 	bic.w	r3, r3, #3
 800121e:	f043 0201 	orr.w	r2, r3, #1
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001226:	e018      	b.n	800125a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800122c:	f023 0312 	bic.w	r3, r3, #18
 8001230:	f043 0210 	orr.w	r2, r3, #16
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800123c:	f043 0201 	orr.w	r2, r3, #1
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001244:	2301      	movs	r3, #1
 8001246:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001248:	e007      	b.n	800125a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800124e:	f043 0210 	orr.w	r2, r3, #16
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001256:	2301      	movs	r3, #1
 8001258:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800125a:	7dfb      	ldrb	r3, [r7, #23]
}
 800125c:	4618      	mov	r0, r3
 800125e:	3718      	adds	r7, #24
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}
 8001264:	ffe1f7fd 	.word	0xffe1f7fd
 8001268:	ff1f0efe 	.word	0xff1f0efe

0800126c <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b084      	sub	sp, #16
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001274:	2300      	movs	r3, #0
 8001276:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800127e:	2b01      	cmp	r3, #1
 8001280:	d101      	bne.n	8001286 <HAL_ADC_Start_IT+0x1a>
 8001282:	2302      	movs	r3, #2
 8001284:	e0a0      	b.n	80013c8 <HAL_ADC_Start_IT+0x15c>
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	2201      	movs	r2, #1
 800128a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800128e:	6878      	ldr	r0, [r7, #4]
 8001290:	f000 faac 	bl	80017ec <ADC_Enable>
 8001294:	4603      	mov	r3, r0
 8001296:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001298:	7bfb      	ldrb	r3, [r7, #15]
 800129a:	2b00      	cmp	r3, #0
 800129c:	f040 808f 	bne.w	80013be <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012a4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80012a8:	f023 0301 	bic.w	r3, r3, #1
 80012ac:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a45      	ldr	r2, [pc, #276]	@ (80013d0 <HAL_ADC_Start_IT+0x164>)
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d105      	bne.n	80012ca <HAL_ADC_Start_IT+0x5e>
 80012be:	4b45      	ldr	r3, [pc, #276]	@ (80013d4 <HAL_ADC_Start_IT+0x168>)
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d115      	bne.n	80012f6 <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012ce:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d026      	beq.n	8001332 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012e8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80012ec:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80012f4:	e01d      	b.n	8001332 <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012fa:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4a33      	ldr	r2, [pc, #204]	@ (80013d4 <HAL_ADC_Start_IT+0x168>)
 8001308:	4293      	cmp	r3, r2
 800130a:	d004      	beq.n	8001316 <HAL_ADC_Start_IT+0xaa>
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4a2f      	ldr	r2, [pc, #188]	@ (80013d0 <HAL_ADC_Start_IT+0x164>)
 8001312:	4293      	cmp	r3, r2
 8001314:	d10d      	bne.n	8001332 <HAL_ADC_Start_IT+0xc6>
 8001316:	4b2f      	ldr	r3, [pc, #188]	@ (80013d4 <HAL_ADC_Start_IT+0x168>)
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800131e:	2b00      	cmp	r3, #0
 8001320:	d007      	beq.n	8001332 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001326:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800132a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001336:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800133a:	2b00      	cmp	r3, #0
 800133c:	d006      	beq.n	800134c <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001342:	f023 0206 	bic.w	r2, r3, #6
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	62da      	str	r2, [r3, #44]	@ 0x2c
 800134a:	e002      	b.n	8001352 <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2200      	movs	r2, #0
 8001350:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2200      	movs	r2, #0
 8001356:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f06f 0202 	mvn.w	r2, #2
 8001362:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	685a      	ldr	r2, [r3, #4]
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f042 0220 	orr.w	r2, r2, #32
 8001372:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	689b      	ldr	r3, [r3, #8]
 800137a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800137e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001382:	d113      	bne.n	80013ac <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001388:	4a11      	ldr	r2, [pc, #68]	@ (80013d0 <HAL_ADC_Start_IT+0x164>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d105      	bne.n	800139a <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800138e:	4b11      	ldr	r3, [pc, #68]	@ (80013d4 <HAL_ADC_Start_IT+0x168>)
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001396:	2b00      	cmp	r3, #0
 8001398:	d108      	bne.n	80013ac <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	689a      	ldr	r2, [r3, #8]
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80013a8:	609a      	str	r2, [r3, #8]
 80013aa:	e00c      	b.n	80013c6 <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	689a      	ldr	r2, [r3, #8]
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80013ba:	609a      	str	r2, [r3, #8]
 80013bc:	e003      	b.n	80013c6 <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	2200      	movs	r2, #0
 80013c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 80013c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	3710      	adds	r7, #16
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	40012800 	.word	0x40012800
 80013d4:	40012400 	.word	0x40012400

080013d8 <HAL_ADC_Stop_IT>:
  *         end-of-conversion, disable ADC peripheral.
  * @param  hadc: ADC handle
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b084      	sub	sp, #16
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013e0:	2300      	movs	r3, #0
 80013e2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80013ea:	2b01      	cmp	r3, #1
 80013ec:	d101      	bne.n	80013f2 <HAL_ADC_Stop_IT+0x1a>
 80013ee:	2302      	movs	r3, #2
 80013f0:	e022      	b.n	8001438 <HAL_ADC_Stop_IT+0x60>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	2201      	movs	r2, #1
 80013f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80013fa:	6878      	ldr	r0, [r7, #4]
 80013fc:	f000 fa50 	bl	80018a0 <ADC_ConversionStop_Disable>
 8001400:	4603      	mov	r3, r0
 8001402:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001404:	7bfb      	ldrb	r3, [r7, #15]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d111      	bne.n	800142e <HAL_ADC_Stop_IT+0x56>
  {
    /* Disable ADC end of conversion interrupt for regular group */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	685a      	ldr	r2, [r3, #4]
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f022 0220 	bic.w	r2, r2, #32
 8001418:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800141e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001422:	f023 0301 	bic.w	r3, r3, #1
 8001426:	f043 0201 	orr.w	r2, r3, #1
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	2200      	movs	r2, #0
 8001432:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001436:	7bfb      	ldrb	r3, [r7, #15]
}
 8001438:	4618      	mov	r0, r3
 800143a:	3710      	adds	r7, #16
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}

08001440 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001440:	b480      	push	{r7}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800144e:	4618      	mov	r0, r3
 8001450:	370c      	adds	r7, #12
 8001452:	46bd      	mov	sp, r7
 8001454:	bc80      	pop	{r7}
 8001456:	4770      	bx	lr

08001458 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b084      	sub	sp, #16
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	685b      	ldr	r3, [r3, #4]
 800146e:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8001470:	68bb      	ldr	r3, [r7, #8]
 8001472:	f003 0320 	and.w	r3, r3, #32
 8001476:	2b00      	cmp	r3, #0
 8001478:	d03e      	beq.n	80014f8 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	f003 0302 	and.w	r3, r3, #2
 8001480:	2b00      	cmp	r3, #0
 8001482:	d039      	beq.n	80014f8 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001488:	f003 0310 	and.w	r3, r3, #16
 800148c:	2b00      	cmp	r3, #0
 800148e:	d105      	bne.n	800149c <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001494:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	689b      	ldr	r3, [r3, #8]
 80014a2:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80014a6:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80014aa:	d11d      	bne.n	80014e8 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d119      	bne.n	80014e8 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	685a      	ldr	r2, [r3, #4]
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f022 0220 	bic.w	r2, r2, #32
 80014c2:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d105      	bne.n	80014e8 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014e0:	f043 0201 	orr.w	r2, r3, #1
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80014e8:	6878      	ldr	r0, [r7, #4]
 80014ea:	f000 f874 	bl	80015d6 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f06f 0212 	mvn.w	r2, #18
 80014f6:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 80014f8:	68bb      	ldr	r3, [r7, #8]
 80014fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d04d      	beq.n	800159e <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	f003 0304 	and.w	r3, r3, #4
 8001508:	2b00      	cmp	r3, #0
 800150a:	d048      	beq.n	800159e <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001510:	f003 0310 	and.w	r3, r3, #16
 8001514:	2b00      	cmp	r3, #0
 8001516:	d105      	bne.n	8001524 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800151c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	689b      	ldr	r3, [r3, #8]
 800152a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800152e:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8001532:	d012      	beq.n	800155a <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800153e:	2b00      	cmp	r3, #0
 8001540:	d125      	bne.n	800158e <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	689b      	ldr	r3, [r3, #8]
 8001548:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800154c:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001550:	d11d      	bne.n	800158e <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001556:	2b00      	cmp	r3, #0
 8001558:	d119      	bne.n	800158e <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	685a      	ldr	r2, [r3, #4]
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001568:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800156e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800157a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800157e:	2b00      	cmp	r3, #0
 8001580:	d105      	bne.n	800158e <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001586:	f043 0201 	orr.w	r2, r3, #1
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800158e:	6878      	ldr	r0, [r7, #4]
 8001590:	f000 faa4 	bl	8001adc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f06f 020c 	mvn.w	r2, #12
 800159c:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 800159e:	68bb      	ldr	r3, [r7, #8]
 80015a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d012      	beq.n	80015ce <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	f003 0301 	and.w	r3, r3, #1
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d00d      	beq.n	80015ce <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015b6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f000 f812 	bl	80015e8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f06f 0201 	mvn.w	r2, #1
 80015cc:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 80015ce:	bf00      	nop
 80015d0:	3710      	adds	r7, #16
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}

080015d6 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80015d6:	b480      	push	{r7}
 80015d8:	b083      	sub	sp, #12
 80015da:	af00      	add	r7, sp, #0
 80015dc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80015de:	bf00      	nop
 80015e0:	370c      	adds	r7, #12
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bc80      	pop	{r7}
 80015e6:	4770      	bx	lr

080015e8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80015f0:	bf00      	nop
 80015f2:	370c      	adds	r7, #12
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bc80      	pop	{r7}
 80015f8:	4770      	bx	lr
	...

080015fc <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80015fc:	b480      	push	{r7}
 80015fe:	b085      	sub	sp, #20
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
 8001604:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001606:	2300      	movs	r3, #0
 8001608:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800160a:	2300      	movs	r3, #0
 800160c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001614:	2b01      	cmp	r3, #1
 8001616:	d101      	bne.n	800161c <HAL_ADC_ConfigChannel+0x20>
 8001618:	2302      	movs	r3, #2
 800161a:	e0dc      	b.n	80017d6 <HAL_ADC_ConfigChannel+0x1da>
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2201      	movs	r2, #1
 8001620:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	2b06      	cmp	r3, #6
 800162a:	d81c      	bhi.n	8001666 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	685a      	ldr	r2, [r3, #4]
 8001636:	4613      	mov	r3, r2
 8001638:	009b      	lsls	r3, r3, #2
 800163a:	4413      	add	r3, r2
 800163c:	3b05      	subs	r3, #5
 800163e:	221f      	movs	r2, #31
 8001640:	fa02 f303 	lsl.w	r3, r2, r3
 8001644:	43db      	mvns	r3, r3
 8001646:	4019      	ands	r1, r3
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	6818      	ldr	r0, [r3, #0]
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	685a      	ldr	r2, [r3, #4]
 8001650:	4613      	mov	r3, r2
 8001652:	009b      	lsls	r3, r3, #2
 8001654:	4413      	add	r3, r2
 8001656:	3b05      	subs	r3, #5
 8001658:	fa00 f203 	lsl.w	r2, r0, r3
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	430a      	orrs	r2, r1
 8001662:	635a      	str	r2, [r3, #52]	@ 0x34
 8001664:	e03c      	b.n	80016e0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	2b0c      	cmp	r3, #12
 800166c:	d81c      	bhi.n	80016a8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	685a      	ldr	r2, [r3, #4]
 8001678:	4613      	mov	r3, r2
 800167a:	009b      	lsls	r3, r3, #2
 800167c:	4413      	add	r3, r2
 800167e:	3b23      	subs	r3, #35	@ 0x23
 8001680:	221f      	movs	r2, #31
 8001682:	fa02 f303 	lsl.w	r3, r2, r3
 8001686:	43db      	mvns	r3, r3
 8001688:	4019      	ands	r1, r3
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	6818      	ldr	r0, [r3, #0]
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	685a      	ldr	r2, [r3, #4]
 8001692:	4613      	mov	r3, r2
 8001694:	009b      	lsls	r3, r3, #2
 8001696:	4413      	add	r3, r2
 8001698:	3b23      	subs	r3, #35	@ 0x23
 800169a:	fa00 f203 	lsl.w	r2, r0, r3
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	430a      	orrs	r2, r1
 80016a4:	631a      	str	r2, [r3, #48]	@ 0x30
 80016a6:	e01b      	b.n	80016e0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	685a      	ldr	r2, [r3, #4]
 80016b2:	4613      	mov	r3, r2
 80016b4:	009b      	lsls	r3, r3, #2
 80016b6:	4413      	add	r3, r2
 80016b8:	3b41      	subs	r3, #65	@ 0x41
 80016ba:	221f      	movs	r2, #31
 80016bc:	fa02 f303 	lsl.w	r3, r2, r3
 80016c0:	43db      	mvns	r3, r3
 80016c2:	4019      	ands	r1, r3
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	6818      	ldr	r0, [r3, #0]
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	685a      	ldr	r2, [r3, #4]
 80016cc:	4613      	mov	r3, r2
 80016ce:	009b      	lsls	r3, r3, #2
 80016d0:	4413      	add	r3, r2
 80016d2:	3b41      	subs	r3, #65	@ 0x41
 80016d4:	fa00 f203 	lsl.w	r2, r0, r3
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	430a      	orrs	r2, r1
 80016de:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	2b09      	cmp	r3, #9
 80016e6:	d91c      	bls.n	8001722 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	68d9      	ldr	r1, [r3, #12]
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	681a      	ldr	r2, [r3, #0]
 80016f2:	4613      	mov	r3, r2
 80016f4:	005b      	lsls	r3, r3, #1
 80016f6:	4413      	add	r3, r2
 80016f8:	3b1e      	subs	r3, #30
 80016fa:	2207      	movs	r2, #7
 80016fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001700:	43db      	mvns	r3, r3
 8001702:	4019      	ands	r1, r3
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	6898      	ldr	r0, [r3, #8]
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	4613      	mov	r3, r2
 800170e:	005b      	lsls	r3, r3, #1
 8001710:	4413      	add	r3, r2
 8001712:	3b1e      	subs	r3, #30
 8001714:	fa00 f203 	lsl.w	r2, r0, r3
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	430a      	orrs	r2, r1
 800171e:	60da      	str	r2, [r3, #12]
 8001720:	e019      	b.n	8001756 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	6919      	ldr	r1, [r3, #16]
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	681a      	ldr	r2, [r3, #0]
 800172c:	4613      	mov	r3, r2
 800172e:	005b      	lsls	r3, r3, #1
 8001730:	4413      	add	r3, r2
 8001732:	2207      	movs	r2, #7
 8001734:	fa02 f303 	lsl.w	r3, r2, r3
 8001738:	43db      	mvns	r3, r3
 800173a:	4019      	ands	r1, r3
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	6898      	ldr	r0, [r3, #8]
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	681a      	ldr	r2, [r3, #0]
 8001744:	4613      	mov	r3, r2
 8001746:	005b      	lsls	r3, r3, #1
 8001748:	4413      	add	r3, r2
 800174a:	fa00 f203 	lsl.w	r2, r0, r3
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	430a      	orrs	r2, r1
 8001754:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	2b10      	cmp	r3, #16
 800175c:	d003      	beq.n	8001766 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001762:	2b11      	cmp	r3, #17
 8001764:	d132      	bne.n	80017cc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	4a1d      	ldr	r2, [pc, #116]	@ (80017e0 <HAL_ADC_ConfigChannel+0x1e4>)
 800176c:	4293      	cmp	r3, r2
 800176e:	d125      	bne.n	80017bc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	689b      	ldr	r3, [r3, #8]
 8001776:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800177a:	2b00      	cmp	r3, #0
 800177c:	d126      	bne.n	80017cc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	689a      	ldr	r2, [r3, #8]
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800178c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	2b10      	cmp	r3, #16
 8001794:	d11a      	bne.n	80017cc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001796:	4b13      	ldr	r3, [pc, #76]	@ (80017e4 <HAL_ADC_ConfigChannel+0x1e8>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4a13      	ldr	r2, [pc, #76]	@ (80017e8 <HAL_ADC_ConfigChannel+0x1ec>)
 800179c:	fba2 2303 	umull	r2, r3, r2, r3
 80017a0:	0c9a      	lsrs	r2, r3, #18
 80017a2:	4613      	mov	r3, r2
 80017a4:	009b      	lsls	r3, r3, #2
 80017a6:	4413      	add	r3, r2
 80017a8:	005b      	lsls	r3, r3, #1
 80017aa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80017ac:	e002      	b.n	80017b4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80017ae:	68bb      	ldr	r3, [r7, #8]
 80017b0:	3b01      	subs	r3, #1
 80017b2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80017b4:	68bb      	ldr	r3, [r7, #8]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d1f9      	bne.n	80017ae <HAL_ADC_ConfigChannel+0x1b2>
 80017ba:	e007      	b.n	80017cc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017c0:	f043 0220 	orr.w	r2, r3, #32
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80017c8:	2301      	movs	r3, #1
 80017ca:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2200      	movs	r2, #0
 80017d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80017d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	3714      	adds	r7, #20
 80017da:	46bd      	mov	sp, r7
 80017dc:	bc80      	pop	{r7}
 80017de:	4770      	bx	lr
 80017e0:	40012400 	.word	0x40012400
 80017e4:	20000020 	.word	0x20000020
 80017e8:	431bde83 	.word	0x431bde83

080017ec <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b084      	sub	sp, #16
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80017f4:	2300      	movs	r3, #0
 80017f6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80017f8:	2300      	movs	r3, #0
 80017fa:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	689b      	ldr	r3, [r3, #8]
 8001802:	f003 0301 	and.w	r3, r3, #1
 8001806:	2b01      	cmp	r3, #1
 8001808:	d040      	beq.n	800188c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	689a      	ldr	r2, [r3, #8]
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f042 0201 	orr.w	r2, r2, #1
 8001818:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800181a:	4b1f      	ldr	r3, [pc, #124]	@ (8001898 <ADC_Enable+0xac>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	4a1f      	ldr	r2, [pc, #124]	@ (800189c <ADC_Enable+0xb0>)
 8001820:	fba2 2303 	umull	r2, r3, r2, r3
 8001824:	0c9b      	lsrs	r3, r3, #18
 8001826:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001828:	e002      	b.n	8001830 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800182a:	68bb      	ldr	r3, [r7, #8]
 800182c:	3b01      	subs	r3, #1
 800182e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d1f9      	bne.n	800182a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001836:	f7ff fc13 	bl	8001060 <HAL_GetTick>
 800183a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800183c:	e01f      	b.n	800187e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800183e:	f7ff fc0f 	bl	8001060 <HAL_GetTick>
 8001842:	4602      	mov	r2, r0
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	1ad3      	subs	r3, r2, r3
 8001848:	2b02      	cmp	r3, #2
 800184a:	d918      	bls.n	800187e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	689b      	ldr	r3, [r3, #8]
 8001852:	f003 0301 	and.w	r3, r3, #1
 8001856:	2b01      	cmp	r3, #1
 8001858:	d011      	beq.n	800187e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800185e:	f043 0210 	orr.w	r2, r3, #16
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800186a:	f043 0201 	orr.w	r2, r3, #1
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	2200      	movs	r2, #0
 8001876:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800187a:	2301      	movs	r3, #1
 800187c:	e007      	b.n	800188e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	689b      	ldr	r3, [r3, #8]
 8001884:	f003 0301 	and.w	r3, r3, #1
 8001888:	2b01      	cmp	r3, #1
 800188a:	d1d8      	bne.n	800183e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800188c:	2300      	movs	r3, #0
}
 800188e:	4618      	mov	r0, r3
 8001890:	3710      	adds	r7, #16
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	20000020 	.word	0x20000020
 800189c:	431bde83 	.word	0x431bde83

080018a0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80018a8:	2300      	movs	r3, #0
 80018aa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	689b      	ldr	r3, [r3, #8]
 80018b2:	f003 0301 	and.w	r3, r3, #1
 80018b6:	2b01      	cmp	r3, #1
 80018b8:	d12e      	bne.n	8001918 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	689a      	ldr	r2, [r3, #8]
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f022 0201 	bic.w	r2, r2, #1
 80018c8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80018ca:	f7ff fbc9 	bl	8001060 <HAL_GetTick>
 80018ce:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80018d0:	e01b      	b.n	800190a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80018d2:	f7ff fbc5 	bl	8001060 <HAL_GetTick>
 80018d6:	4602      	mov	r2, r0
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	1ad3      	subs	r3, r2, r3
 80018dc:	2b02      	cmp	r3, #2
 80018de:	d914      	bls.n	800190a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	689b      	ldr	r3, [r3, #8]
 80018e6:	f003 0301 	and.w	r3, r3, #1
 80018ea:	2b01      	cmp	r3, #1
 80018ec:	d10d      	bne.n	800190a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018f2:	f043 0210 	orr.w	r2, r3, #16
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018fe:	f043 0201 	orr.w	r2, r3, #1
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8001906:	2301      	movs	r3, #1
 8001908:	e007      	b.n	800191a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	f003 0301 	and.w	r3, r3, #1
 8001914:	2b01      	cmp	r3, #1
 8001916:	d0dc      	beq.n	80018d2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001918:	2300      	movs	r3, #0
}
 800191a:	4618      	mov	r0, r3
 800191c:	3710      	adds	r7, #16
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
	...

08001924 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8001924:	b590      	push	{r4, r7, lr}
 8001926:	b087      	sub	sp, #28
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800192c:	2300      	movs	r3, #0
 800192e:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8001930:	2300      	movs	r3, #0
 8001932:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800193a:	2b01      	cmp	r3, #1
 800193c:	d101      	bne.n	8001942 <HAL_ADCEx_Calibration_Start+0x1e>
 800193e:	2302      	movs	r3, #2
 8001940:	e097      	b.n	8001a72 <HAL_ADCEx_Calibration_Start+0x14e>
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2201      	movs	r2, #1
 8001946:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800194a:	6878      	ldr	r0, [r7, #4]
 800194c:	f7ff ffa8 	bl	80018a0 <ADC_ConversionStop_Disable>
 8001950:	4603      	mov	r3, r0
 8001952:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8001954:	6878      	ldr	r0, [r7, #4]
 8001956:	f7ff ff49 	bl	80017ec <ADC_Enable>
 800195a:	4603      	mov	r3, r0
 800195c:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 800195e:	7dfb      	ldrb	r3, [r7, #23]
 8001960:	2b00      	cmp	r3, #0
 8001962:	f040 8081 	bne.w	8001a68 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800196a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800196e:	f023 0302 	bic.w	r3, r3, #2
 8001972:	f043 0202 	orr.w	r2, r3, #2
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800197a:	4b40      	ldr	r3, [pc, #256]	@ (8001a7c <HAL_ADCEx_Calibration_Start+0x158>)
 800197c:	681c      	ldr	r4, [r3, #0]
 800197e:	2002      	movs	r0, #2
 8001980:	f001 f9ec 	bl	8002d5c <HAL_RCCEx_GetPeriphCLKFreq>
 8001984:	4603      	mov	r3, r0
 8001986:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 800198a:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 800198c:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 800198e:	e002      	b.n	8001996 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	3b01      	subs	r3, #1
 8001994:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d1f9      	bne.n	8001990 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	689a      	ldr	r2, [r3, #8]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f042 0208 	orr.w	r2, r2, #8
 80019aa:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80019ac:	f7ff fb58 	bl	8001060 <HAL_GetTick>
 80019b0:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80019b2:	e01b      	b.n	80019ec <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80019b4:	f7ff fb54 	bl	8001060 <HAL_GetTick>
 80019b8:	4602      	mov	r2, r0
 80019ba:	693b      	ldr	r3, [r7, #16]
 80019bc:	1ad3      	subs	r3, r2, r3
 80019be:	2b0a      	cmp	r3, #10
 80019c0:	d914      	bls.n	80019ec <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	f003 0308 	and.w	r3, r3, #8
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d00d      	beq.n	80019ec <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019d4:	f023 0312 	bic.w	r3, r3, #18
 80019d8:	f043 0210 	orr.w	r2, r3, #16
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2200      	movs	r2, #0
 80019e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80019e8:	2301      	movs	r3, #1
 80019ea:	e042      	b.n	8001a72 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	689b      	ldr	r3, [r3, #8]
 80019f2:	f003 0308 	and.w	r3, r3, #8
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d1dc      	bne.n	80019b4 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	689a      	ldr	r2, [r3, #8]
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f042 0204 	orr.w	r2, r2, #4
 8001a08:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001a0a:	f7ff fb29 	bl	8001060 <HAL_GetTick>
 8001a0e:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001a10:	e01b      	b.n	8001a4a <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001a12:	f7ff fb25 	bl	8001060 <HAL_GetTick>
 8001a16:	4602      	mov	r2, r0
 8001a18:	693b      	ldr	r3, [r7, #16]
 8001a1a:	1ad3      	subs	r3, r2, r3
 8001a1c:	2b0a      	cmp	r3, #10
 8001a1e:	d914      	bls.n	8001a4a <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	f003 0304 	and.w	r3, r3, #4
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d00d      	beq.n	8001a4a <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a32:	f023 0312 	bic.w	r3, r3, #18
 8001a36:	f043 0210 	orr.w	r2, r3, #16
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2200      	movs	r2, #0
 8001a42:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e013      	b.n	8001a72 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	689b      	ldr	r3, [r3, #8]
 8001a50:	f003 0304 	and.w	r3, r3, #4
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d1dc      	bne.n	8001a12 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a5c:	f023 0303 	bic.w	r3, r3, #3
 8001a60:	f043 0201 	orr.w	r2, r3, #1
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001a70:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	371c      	adds	r7, #28
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd90      	pop	{r4, r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	20000020 	.word	0x20000020

08001a80 <HAL_ADCEx_InjectedGetValue>:
  *            @arg ADC_INJECTED_RANK_3: Injected Channel3 selected
  *            @arg ADC_INJECTED_RANK_4: Injected Channel4 selected
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef* hadc, uint32_t InjectedRank)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b085      	sub	sp, #20
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
 8001a88:	6039      	str	r1, [r7, #0]
  uint32_t tmp_jdr = 0U;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));
  
  /* Get ADC converted value */ 
  switch(InjectedRank)
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	2b04      	cmp	r3, #4
 8001a92:	d009      	beq.n	8001aa8 <HAL_ADCEx_InjectedGetValue+0x28>
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	2b04      	cmp	r3, #4
 8001a98:	d815      	bhi.n	8001ac6 <HAL_ADCEx_InjectedGetValue+0x46>
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	2b02      	cmp	r3, #2
 8001a9e:	d00d      	beq.n	8001abc <HAL_ADCEx_InjectedGetValue+0x3c>
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	2b03      	cmp	r3, #3
 8001aa4:	d005      	beq.n	8001ab2 <HAL_ADCEx_InjectedGetValue+0x32>
 8001aa6:	e00e      	b.n	8001ac6 <HAL_ADCEx_InjectedGetValue+0x46>
  {  
    case ADC_INJECTED_RANK_4: 
      tmp_jdr = hadc->Instance->JDR4;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001aae:	60fb      	str	r3, [r7, #12]
      break;
 8001ab0:	e00e      	b.n	8001ad0 <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_3: 
      tmp_jdr = hadc->Instance->JDR3;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ab8:	60fb      	str	r3, [r7, #12]
      break;
 8001aba:	e009      	b.n	8001ad0 <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_2: 
      tmp_jdr = hadc->Instance->JDR2;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ac2:	60fb      	str	r3, [r7, #12]
      break;
 8001ac4:	e004      	b.n	8001ad0 <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001acc:	60fb      	str	r3, [r7, #12]
      break;
 8001ace:	bf00      	nop
  }
  
  /* Return ADC converted value */ 
  return tmp_jdr;
 8001ad0:	68fb      	ldr	r3, [r7, #12]
}
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	3714      	adds	r7, #20
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bc80      	pop	{r7}
 8001ada:	4770      	bx	lr

08001adc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b083      	sub	sp, #12
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8001ae4:	bf00      	nop
 8001ae6:	370c      	adds	r7, #12
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bc80      	pop	{r7}
 8001aec:	4770      	bx	lr
	...

08001af0 <HAL_ADCEx_InjectedConfigChannel>:
  * @param  sConfigInjected: Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 8001af0:	b490      	push	{r4, r7}
 8001af2:	b084      	sub	sp, #16
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001afa:	2300      	movs	r3, #0
 8001afc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001afe:	2300      	movs	r3, #0
 8001b00:	60bb      	str	r3, [r7, #8]
    assert_param(IS_ADC_INJECTED_NB_CONV(sConfigInjected->InjectedNbrOfConversion));
    assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->InjectedDiscontinuousConvMode));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001b08:	2b01      	cmp	r3, #1
 8001b0a:	d101      	bne.n	8001b10 <HAL_ADCEx_InjectedConfigChannel+0x20>
 8001b0c:	2302      	movs	r3, #2
 8001b0e:	e17d      	b.n	8001e0c <HAL_ADCEx_InjectedConfigChannel+0x31c>
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2201      	movs	r2, #1
 8001b14:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  /*   Note: Scan mode is present by hardware on this device and, if          */
  /*   disabled, discards automatically nb of conversions. Anyway, nb of      */
  /*   conversions is forced to 0x00 for alignment over all STM32 devices.    */
  /* - if scan mode is enabled, injected channels sequence length is set to   */
  /*   parameter "InjectedNbrOfConversion".                                   */
  if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	689b      	ldr	r3, [r3, #8]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d119      	bne.n	8001b54 <HAL_ADCEx_InjectedConfigChannel+0x64>
  {
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	d10c      	bne.n	8001b42 <HAL_ADCEx_InjectedConfigChannel+0x52>
    {
      /* Clear the old SQx bits for all injected ranks */
      MODIFY_REG(hadc->Instance->JSQR                             ,
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b2e:	0d9b      	lsrs	r3, r3, #22
 8001b30:	059b      	lsls	r3, r3, #22
 8001b32:	683a      	ldr	r2, [r7, #0]
 8001b34:	6812      	ldr	r2, [r2, #0]
 8001b36:	03d1      	lsls	r1, r2, #15
 8001b38:	687a      	ldr	r2, [r7, #4]
 8001b3a:	6812      	ldr	r2, [r2, #0]
 8001b3c:	430b      	orrs	r3, r1
 8001b3e:	6393      	str	r3, [r2, #56]	@ 0x38
 8001b40:	e04f      	b.n	8001be2 <HAL_ADCEx_InjectedConfigChannel+0xf2>
    /* If another injected rank than rank1 was intended to be set, and could  */
    /* not due to ScanConvMode disabled, error is reported.                   */
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b46:	f043 0220 	orr.w	r2, r3, #32
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	73fb      	strb	r3, [r7, #15]
 8001b52:	e046      	b.n	8001be2 <HAL_ADCEx_InjectedConfigChannel+0xf2>
  else
  {
    /* Since injected channels rank conv. order depends on total number of   */
    /* injected conversions, selected rank must be below or equal to total   */
    /* number of injected conversions to be updated.                         */
    if (sConfigInjected->InjectedRank <= sConfigInjected->InjectedNbrOfConversion)
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	685a      	ldr	r2, [r3, #4]
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	691b      	ldr	r3, [r3, #16]
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	d82a      	bhi.n	8001bb6 <HAL_ADCEx_InjectedConfigChannel+0xc6>
    {
      /* Clear the old SQx bits for the selected rank */
      /* Set the SQx bits for the selected rank */
      MODIFY_REG(hadc->Instance->JSQR                                         ,
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	685a      	ldr	r2, [r3, #4]
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	691b      	ldr	r3, [r3, #16]
 8001b6e:	1ad2      	subs	r2, r2, r3
 8001b70:	4613      	mov	r3, r2
 8001b72:	009b      	lsls	r3, r3, #2
 8001b74:	4413      	add	r3, r2
 8001b76:	330f      	adds	r3, #15
 8001b78:	221f      	movs	r2, #31
 8001b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7e:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8001b82:	43db      	mvns	r3, r3
 8001b84:	4019      	ands	r1, r3
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	691b      	ldr	r3, [r3, #16]
 8001b8a:	3b01      	subs	r3, #1
 8001b8c:	0518      	lsls	r0, r3, #20
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	681c      	ldr	r4, [r3, #0]
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	685a      	ldr	r2, [r3, #4]
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	691b      	ldr	r3, [r3, #16]
 8001b9a:	1ad2      	subs	r2, r2, r3
 8001b9c:	4613      	mov	r3, r2
 8001b9e:	009b      	lsls	r3, r3, #2
 8001ba0:	4413      	add	r3, r2
 8001ba2:	330f      	adds	r3, #15
 8001ba4:	fa04 f303 	lsl.w	r3, r4, r3
 8001ba8:	ea40 0203 	orr.w	r2, r0, r3
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	430a      	orrs	r2, r1
 8001bb2:	639a      	str	r2, [r3, #56]	@ 0x38
 8001bb4:	e015      	b.n	8001be2 <HAL_ADCEx_InjectedConfigChannel+0xf2>
                                  sConfigInjected->InjectedNbrOfConversion)    );
    }
    else
    {
      /* Clear the old SQx bits for the selected rank */
      MODIFY_REG(hadc->Instance->JSQR                                       ,
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	685a      	ldr	r2, [r3, #4]
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	691b      	ldr	r3, [r3, #16]
 8001bc4:	1ad2      	subs	r2, r2, r3
 8001bc6:	4613      	mov	r3, r2
 8001bc8:	009b      	lsls	r3, r3, #2
 8001bca:	4413      	add	r3, r2
 8001bcc:	330f      	adds	r3, #15
 8001bce:	221f      	movs	r2, #31
 8001bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8001bd8:	43da      	mvns	r2, r3
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	400a      	ands	r2, r1
 8001be0:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Parameters update not conditioned to ADC state:                          */
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  /* Note: In case of ADC already enabled, caution to not launch an unwanted  */
  /*       conversion while modifying register CR2 by writing 1 to bit ADON.  */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	689b      	ldr	r3, [r3, #8]
 8001be8:	f003 0301 	and.w	r3, r3, #1
 8001bec:	2b01      	cmp	r3, #1
 8001bee:	d00c      	beq.n	8001c0a <HAL_ADCEx_InjectedConfigChannel+0x11a>
  {    
    MODIFY_REG(hadc->Instance->CR2                                           ,
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	689b      	ldr	r3, [r3, #8]
 8001bf6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001bfa:	f023 0301 	bic.w	r3, r3, #1
 8001bfe:	683a      	ldr	r2, [r7, #0]
 8001c00:	6991      	ldr	r1, [r2, #24]
 8001c02:	687a      	ldr	r2, [r7, #4]
 8001c04:	6812      	ldr	r2, [r2, #0]
 8001c06:	430b      	orrs	r3, r1
 8001c08:	6093      	str	r3, [r2, #8]
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  
    /* Automatic injected conversion can be enabled if injected group         */
    /* external triggers are disabled.                                        */
    if (sConfigInjected->AutoInjectedConv == ENABLE)
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	7d5b      	ldrb	r3, [r3, #21]
 8001c0e:	2b01      	cmp	r3, #1
 8001c10:	d115      	bne.n	8001c3e <HAL_ADCEx_InjectedConfigChannel+0x14e>
    {
      if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	699b      	ldr	r3, [r3, #24]
 8001c16:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8001c1a:	d108      	bne.n	8001c2e <HAL_ADCEx_InjectedConfigChannel+0x13e>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	685a      	ldr	r2, [r3, #4]
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001c2a:	605a      	str	r2, [r3, #4]
 8001c2c:	e007      	b.n	8001c3e <HAL_ADCEx_InjectedConfigChannel+0x14e>
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c32:	f043 0220 	orr.w	r2, r3, #32
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	629a      	str	r2, [r3, #40]	@ 0x28
        
        tmp_hal_status = HAL_ERROR;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	73fb      	strb	r3, [r7, #15]
      }
    }
    
    /* Injected discontinuous can be enabled only if auto-injected mode is    */
    /* disabled.                                                              */  
    if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	7d1b      	ldrb	r3, [r3, #20]
 8001c42:	2b01      	cmp	r3, #1
 8001c44:	d114      	bne.n	8001c70 <HAL_ADCEx_InjectedConfigChannel+0x180>
    {
      if (sConfigInjected->AutoInjectedConv == DISABLE)
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	7d5b      	ldrb	r3, [r3, #21]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d108      	bne.n	8001c60 <HAL_ADCEx_InjectedConfigChannel+0x170>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JDISCEN);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	685a      	ldr	r2, [r3, #4]
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001c5c:	605a      	str	r2, [r3, #4]
 8001c5e:	e007      	b.n	8001c70 <HAL_ADCEx_InjectedConfigChannel+0x180>
      } 
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c64:	f043 0220 	orr.w	r2, r3, #32
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        tmp_hal_status = HAL_ERROR;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	73fb      	strb	r3, [r7, #15]
    }


  /* InjectedChannel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	2b09      	cmp	r3, #9
 8001c76:	d91c      	bls.n	8001cb2 <HAL_ADCEx_InjectedConfigChannel+0x1c2>
  {
    MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	68d9      	ldr	r1, [r3, #12]
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	4613      	mov	r3, r2
 8001c84:	005b      	lsls	r3, r3, #1
 8001c86:	4413      	add	r3, r2
 8001c88:	3b1e      	subs	r3, #30
 8001c8a:	2207      	movs	r2, #7
 8001c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c90:	43db      	mvns	r3, r3
 8001c92:	4019      	ands	r1, r3
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	6898      	ldr	r0, [r3, #8]
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	4613      	mov	r3, r2
 8001c9e:	005b      	lsls	r3, r3, #1
 8001ca0:	4413      	add	r3, r2
 8001ca2:	3b1e      	subs	r3, #30
 8001ca4:	fa00 f203 	lsl.w	r2, r0, r3
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	430a      	orrs	r2, r1
 8001cae:	60da      	str	r2, [r3, #12]
 8001cb0:	e019      	b.n	8001ce6 <HAL_ADCEx_InjectedConfigChannel+0x1f6>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel)                      ,
               ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	6919      	ldr	r1, [r3, #16]
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	681a      	ldr	r2, [r3, #0]
 8001cbc:	4613      	mov	r3, r2
 8001cbe:	005b      	lsls	r3, r3, #1
 8001cc0:	4413      	add	r3, r2
 8001cc2:	2207      	movs	r2, #7
 8001cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc8:	43db      	mvns	r3, r3
 8001cca:	4019      	ands	r1, r3
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	6898      	ldr	r0, [r3, #8]
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	681a      	ldr	r2, [r3, #0]
 8001cd4:	4613      	mov	r3, r2
 8001cd6:	005b      	lsls	r3, r3, #1
 8001cd8:	4413      	add	r3, r2
 8001cda:	fa00 f203 	lsl.w	r2, r0, r3
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	430a      	orrs	r2, r1
 8001ce4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  
  /* If ADC1 InjectedChannel_16 or InjectedChannel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	2b10      	cmp	r3, #16
 8001cec:	d003      	beq.n	8001cf6 <HAL_ADCEx_InjectedConfigChannel+0x206>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	681b      	ldr	r3, [r3, #0]
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8001cf2:	2b11      	cmp	r3, #17
 8001cf4:	d107      	bne.n	8001d06 <HAL_ADCEx_InjectedConfigChannel+0x216>
  {
    SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	689a      	ldr	r2, [r3, #8]
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001d04:	609a      	str	r2, [r3, #8]
  }
  
  
  /* Configure the offset: offset enable/disable, InjectedChannel, offset value */
  switch(sConfigInjected->InjectedRank)
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	2b03      	cmp	r3, #3
 8001d0c:	d022      	beq.n	8001d54 <HAL_ADCEx_InjectedConfigChannel+0x264>
 8001d0e:	2b03      	cmp	r3, #3
 8001d10:	d82e      	bhi.n	8001d70 <HAL_ADCEx_InjectedConfigChannel+0x280>
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	d002      	beq.n	8001d1c <HAL_ADCEx_InjectedConfigChannel+0x22c>
 8001d16:	2b02      	cmp	r3, #2
 8001d18:	d00e      	beq.n	8001d38 <HAL_ADCEx_InjectedConfigChannel+0x248>
 8001d1a:	e029      	b.n	8001d70 <HAL_ADCEx_InjectedConfigChannel+0x280>
  {
    case 1:
      /* Set injected channel 1 offset */
      MODIFY_REG(hadc->Instance->JOFR1,
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	695b      	ldr	r3, [r3, #20]
 8001d22:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8001d26:	f023 030f 	bic.w	r3, r3, #15
 8001d2a:	683a      	ldr	r2, [r7, #0]
 8001d2c:	68d1      	ldr	r1, [r2, #12]
 8001d2e:	687a      	ldr	r2, [r7, #4]
 8001d30:	6812      	ldr	r2, [r2, #0]
 8001d32:	430b      	orrs	r3, r1
 8001d34:	6153      	str	r3, [r2, #20]
                 ADC_JOFR1_JOFFSET1,
                 sConfigInjected->InjectedOffset);
      break;
 8001d36:	e029      	b.n	8001d8c <HAL_ADCEx_InjectedConfigChannel+0x29c>
    case 2:
      /* Set injected channel 2 offset */
      MODIFY_REG(hadc->Instance->JOFR2,
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	699b      	ldr	r3, [r3, #24]
 8001d3e:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8001d42:	f023 030f 	bic.w	r3, r3, #15
 8001d46:	683a      	ldr	r2, [r7, #0]
 8001d48:	68d1      	ldr	r1, [r2, #12]
 8001d4a:	687a      	ldr	r2, [r7, #4]
 8001d4c:	6812      	ldr	r2, [r2, #0]
 8001d4e:	430b      	orrs	r3, r1
 8001d50:	6193      	str	r3, [r2, #24]
                 ADC_JOFR2_JOFFSET2,
                 sConfigInjected->InjectedOffset);
      break;
 8001d52:	e01b      	b.n	8001d8c <HAL_ADCEx_InjectedConfigChannel+0x29c>
    case 3:
      /* Set injected channel 3 offset */
      MODIFY_REG(hadc->Instance->JOFR3,
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	69db      	ldr	r3, [r3, #28]
 8001d5a:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8001d5e:	f023 030f 	bic.w	r3, r3, #15
 8001d62:	683a      	ldr	r2, [r7, #0]
 8001d64:	68d1      	ldr	r1, [r2, #12]
 8001d66:	687a      	ldr	r2, [r7, #4]
 8001d68:	6812      	ldr	r2, [r2, #0]
 8001d6a:	430b      	orrs	r3, r1
 8001d6c:	61d3      	str	r3, [r2, #28]
                 ADC_JOFR3_JOFFSET3,
                 sConfigInjected->InjectedOffset);
      break;
 8001d6e:	e00d      	b.n	8001d8c <HAL_ADCEx_InjectedConfigChannel+0x29c>
    case 4:
    default:
      MODIFY_REG(hadc->Instance->JOFR4,
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	6a1b      	ldr	r3, [r3, #32]
 8001d76:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8001d7a:	f023 030f 	bic.w	r3, r3, #15
 8001d7e:	683a      	ldr	r2, [r7, #0]
 8001d80:	68d1      	ldr	r1, [r2, #12]
 8001d82:	687a      	ldr	r2, [r7, #4]
 8001d84:	6812      	ldr	r2, [r2, #0]
 8001d86:	430b      	orrs	r3, r1
 8001d88:	6213      	str	r3, [r2, #32]
                 ADC_JOFR4_JOFFSET4,
                 sConfigInjected->InjectedOffset);
      break;
 8001d8a:	bf00      	nop
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	2b10      	cmp	r3, #16
 8001d92:	d003      	beq.n	8001d9c <HAL_ADCEx_InjectedConfigChannel+0x2ac>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	681b      	ldr	r3, [r3, #0]
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8001d98:	2b11      	cmp	r3, #17
 8001d9a:	d132      	bne.n	8001e02 <HAL_ADCEx_InjectedConfigChannel+0x312>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4a1d      	ldr	r2, [pc, #116]	@ (8001e18 <HAL_ADCEx_InjectedConfigChannel+0x328>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d125      	bne.n	8001df2 <HAL_ADCEx_InjectedConfigChannel+0x302>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	689b      	ldr	r3, [r3, #8]
 8001dac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d126      	bne.n	8001e02 <HAL_ADCEx_InjectedConfigChannel+0x312>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	689a      	ldr	r2, [r3, #8]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001dc2:	609a      	str	r2, [r3, #8]
        
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR))
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	2b10      	cmp	r3, #16
 8001dca:	d11a      	bne.n	8001e02 <HAL_ADCEx_InjectedConfigChannel+0x312>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001dcc:	4b13      	ldr	r3, [pc, #76]	@ (8001e1c <HAL_ADCEx_InjectedConfigChannel+0x32c>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a13      	ldr	r2, [pc, #76]	@ (8001e20 <HAL_ADCEx_InjectedConfigChannel+0x330>)
 8001dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8001dd6:	0c9a      	lsrs	r2, r3, #18
 8001dd8:	4613      	mov	r3, r2
 8001dda:	009b      	lsls	r3, r3, #2
 8001ddc:	4413      	add	r3, r2
 8001dde:	005b      	lsls	r3, r3, #1
 8001de0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001de2:	e002      	b.n	8001dea <HAL_ADCEx_InjectedConfigChannel+0x2fa>
          {
            wait_loop_index--;
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	3b01      	subs	r3, #1
 8001de8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d1f9      	bne.n	8001de4 <HAL_ADCEx_InjectedConfigChannel+0x2f4>
 8001df0:	e007      	b.n	8001e02 <HAL_ADCEx_InjectedConfigChannel+0x312>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001df6:	f043 0220 	orr.w	r2, r3, #32
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2200      	movs	r2, #0
 8001e06:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001e0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	3710      	adds	r7, #16
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bc90      	pop	{r4, r7}
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	40012400 	.word	0x40012400
 8001e1c:	20000020 	.word	0x20000020
 8001e20:	431bde83 	.word	0x431bde83

08001e24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b085      	sub	sp, #20
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	f003 0307 	and.w	r3, r3, #7
 8001e32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e34:	4b0c      	ldr	r3, [pc, #48]	@ (8001e68 <__NVIC_SetPriorityGrouping+0x44>)
 8001e36:	68db      	ldr	r3, [r3, #12]
 8001e38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e3a:	68ba      	ldr	r2, [r7, #8]
 8001e3c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e40:	4013      	ands	r3, r2
 8001e42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e4c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e56:	4a04      	ldr	r2, [pc, #16]	@ (8001e68 <__NVIC_SetPriorityGrouping+0x44>)
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	60d3      	str	r3, [r2, #12]
}
 8001e5c:	bf00      	nop
 8001e5e:	3714      	adds	r7, #20
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bc80      	pop	{r7}
 8001e64:	4770      	bx	lr
 8001e66:	bf00      	nop
 8001e68:	e000ed00 	.word	0xe000ed00

08001e6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e70:	4b04      	ldr	r3, [pc, #16]	@ (8001e84 <__NVIC_GetPriorityGrouping+0x18>)
 8001e72:	68db      	ldr	r3, [r3, #12]
 8001e74:	0a1b      	lsrs	r3, r3, #8
 8001e76:	f003 0307 	and.w	r3, r3, #7
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bc80      	pop	{r7}
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	e000ed00 	.word	0xe000ed00

08001e88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b083      	sub	sp, #12
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	4603      	mov	r3, r0
 8001e90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	db0b      	blt.n	8001eb2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e9a:	79fb      	ldrb	r3, [r7, #7]
 8001e9c:	f003 021f 	and.w	r2, r3, #31
 8001ea0:	4906      	ldr	r1, [pc, #24]	@ (8001ebc <__NVIC_EnableIRQ+0x34>)
 8001ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ea6:	095b      	lsrs	r3, r3, #5
 8001ea8:	2001      	movs	r0, #1
 8001eaa:	fa00 f202 	lsl.w	r2, r0, r2
 8001eae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001eb2:	bf00      	nop
 8001eb4:	370c      	adds	r7, #12
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bc80      	pop	{r7}
 8001eba:	4770      	bx	lr
 8001ebc:	e000e100 	.word	0xe000e100

08001ec0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b083      	sub	sp, #12
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	6039      	str	r1, [r7, #0]
 8001eca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ecc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	db0a      	blt.n	8001eea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	b2da      	uxtb	r2, r3
 8001ed8:	490c      	ldr	r1, [pc, #48]	@ (8001f0c <__NVIC_SetPriority+0x4c>)
 8001eda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ede:	0112      	lsls	r2, r2, #4
 8001ee0:	b2d2      	uxtb	r2, r2
 8001ee2:	440b      	add	r3, r1
 8001ee4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ee8:	e00a      	b.n	8001f00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	b2da      	uxtb	r2, r3
 8001eee:	4908      	ldr	r1, [pc, #32]	@ (8001f10 <__NVIC_SetPriority+0x50>)
 8001ef0:	79fb      	ldrb	r3, [r7, #7]
 8001ef2:	f003 030f 	and.w	r3, r3, #15
 8001ef6:	3b04      	subs	r3, #4
 8001ef8:	0112      	lsls	r2, r2, #4
 8001efa:	b2d2      	uxtb	r2, r2
 8001efc:	440b      	add	r3, r1
 8001efe:	761a      	strb	r2, [r3, #24]
}
 8001f00:	bf00      	nop
 8001f02:	370c      	adds	r7, #12
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bc80      	pop	{r7}
 8001f08:	4770      	bx	lr
 8001f0a:	bf00      	nop
 8001f0c:	e000e100 	.word	0xe000e100
 8001f10:	e000ed00 	.word	0xe000ed00

08001f14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b089      	sub	sp, #36	@ 0x24
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	60f8      	str	r0, [r7, #12]
 8001f1c:	60b9      	str	r1, [r7, #8]
 8001f1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	f003 0307 	and.w	r3, r3, #7
 8001f26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f28:	69fb      	ldr	r3, [r7, #28]
 8001f2a:	f1c3 0307 	rsb	r3, r3, #7
 8001f2e:	2b04      	cmp	r3, #4
 8001f30:	bf28      	it	cs
 8001f32:	2304      	movcs	r3, #4
 8001f34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f36:	69fb      	ldr	r3, [r7, #28]
 8001f38:	3304      	adds	r3, #4
 8001f3a:	2b06      	cmp	r3, #6
 8001f3c:	d902      	bls.n	8001f44 <NVIC_EncodePriority+0x30>
 8001f3e:	69fb      	ldr	r3, [r7, #28]
 8001f40:	3b03      	subs	r3, #3
 8001f42:	e000      	b.n	8001f46 <NVIC_EncodePriority+0x32>
 8001f44:	2300      	movs	r3, #0
 8001f46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f48:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001f4c:	69bb      	ldr	r3, [r7, #24]
 8001f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f52:	43da      	mvns	r2, r3
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	401a      	ands	r2, r3
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f5c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	fa01 f303 	lsl.w	r3, r1, r3
 8001f66:	43d9      	mvns	r1, r3
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f6c:	4313      	orrs	r3, r2
         );
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	3724      	adds	r7, #36	@ 0x24
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bc80      	pop	{r7}
 8001f76:	4770      	bx	lr

08001f78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	3b01      	subs	r3, #1
 8001f84:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f88:	d301      	bcc.n	8001f8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e00f      	b.n	8001fae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f8e:	4a0a      	ldr	r2, [pc, #40]	@ (8001fb8 <SysTick_Config+0x40>)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	3b01      	subs	r3, #1
 8001f94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f96:	210f      	movs	r1, #15
 8001f98:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001f9c:	f7ff ff90 	bl	8001ec0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fa0:	4b05      	ldr	r3, [pc, #20]	@ (8001fb8 <SysTick_Config+0x40>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fa6:	4b04      	ldr	r3, [pc, #16]	@ (8001fb8 <SysTick_Config+0x40>)
 8001fa8:	2207      	movs	r2, #7
 8001faa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fac:	2300      	movs	r3, #0
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	3708      	adds	r7, #8
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	e000e010 	.word	0xe000e010

08001fbc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fc4:	6878      	ldr	r0, [r7, #4]
 8001fc6:	f7ff ff2d 	bl	8001e24 <__NVIC_SetPriorityGrouping>
}
 8001fca:	bf00      	nop
 8001fcc:	3708      	adds	r7, #8
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}

08001fd2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001fd2:	b580      	push	{r7, lr}
 8001fd4:	b086      	sub	sp, #24
 8001fd6:	af00      	add	r7, sp, #0
 8001fd8:	4603      	mov	r3, r0
 8001fda:	60b9      	str	r1, [r7, #8]
 8001fdc:	607a      	str	r2, [r7, #4]
 8001fde:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fe4:	f7ff ff42 	bl	8001e6c <__NVIC_GetPriorityGrouping>
 8001fe8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fea:	687a      	ldr	r2, [r7, #4]
 8001fec:	68b9      	ldr	r1, [r7, #8]
 8001fee:	6978      	ldr	r0, [r7, #20]
 8001ff0:	f7ff ff90 	bl	8001f14 <NVIC_EncodePriority>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ffa:	4611      	mov	r1, r2
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f7ff ff5f 	bl	8001ec0 <__NVIC_SetPriority>
}
 8002002:	bf00      	nop
 8002004:	3718      	adds	r7, #24
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}

0800200a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800200a:	b580      	push	{r7, lr}
 800200c:	b082      	sub	sp, #8
 800200e:	af00      	add	r7, sp, #0
 8002010:	4603      	mov	r3, r0
 8002012:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002014:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002018:	4618      	mov	r0, r3
 800201a:	f7ff ff35 	bl	8001e88 <__NVIC_EnableIRQ>
}
 800201e:	bf00      	nop
 8002020:	3708      	adds	r7, #8
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}

08002026 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002026:	b580      	push	{r7, lr}
 8002028:	b082      	sub	sp, #8
 800202a:	af00      	add	r7, sp, #0
 800202c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800202e:	6878      	ldr	r0, [r7, #4]
 8002030:	f7ff ffa2 	bl	8001f78 <SysTick_Config>
 8002034:	4603      	mov	r3, r0
}
 8002036:	4618      	mov	r0, r3
 8002038:	3708      	adds	r7, #8
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}

0800203e <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800203e:	b580      	push	{r7, lr}
 8002040:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8002042:	f000 f802 	bl	800204a <HAL_SYSTICK_Callback>
}
 8002046:	bf00      	nop
 8002048:	bd80      	pop	{r7, pc}

0800204a <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800204a:	b480      	push	{r7}
 800204c:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800204e:	bf00      	nop
 8002050:	46bd      	mov	sp, r7
 8002052:	bc80      	pop	{r7}
 8002054:	4770      	bx	lr
	...

08002058 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002058:	b480      	push	{r7}
 800205a:	b08b      	sub	sp, #44	@ 0x2c
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
 8002060:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002062:	2300      	movs	r3, #0
 8002064:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002066:	2300      	movs	r3, #0
 8002068:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800206a:	e161      	b.n	8002330 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800206c:	2201      	movs	r2, #1
 800206e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002070:	fa02 f303 	lsl.w	r3, r2, r3
 8002074:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	69fa      	ldr	r2, [r7, #28]
 800207c:	4013      	ands	r3, r2
 800207e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002080:	69ba      	ldr	r2, [r7, #24]
 8002082:	69fb      	ldr	r3, [r7, #28]
 8002084:	429a      	cmp	r2, r3
 8002086:	f040 8150 	bne.w	800232a <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	4a97      	ldr	r2, [pc, #604]	@ (80022ec <HAL_GPIO_Init+0x294>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d05e      	beq.n	8002152 <HAL_GPIO_Init+0xfa>
 8002094:	4a95      	ldr	r2, [pc, #596]	@ (80022ec <HAL_GPIO_Init+0x294>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d875      	bhi.n	8002186 <HAL_GPIO_Init+0x12e>
 800209a:	4a95      	ldr	r2, [pc, #596]	@ (80022f0 <HAL_GPIO_Init+0x298>)
 800209c:	4293      	cmp	r3, r2
 800209e:	d058      	beq.n	8002152 <HAL_GPIO_Init+0xfa>
 80020a0:	4a93      	ldr	r2, [pc, #588]	@ (80022f0 <HAL_GPIO_Init+0x298>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d86f      	bhi.n	8002186 <HAL_GPIO_Init+0x12e>
 80020a6:	4a93      	ldr	r2, [pc, #588]	@ (80022f4 <HAL_GPIO_Init+0x29c>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d052      	beq.n	8002152 <HAL_GPIO_Init+0xfa>
 80020ac:	4a91      	ldr	r2, [pc, #580]	@ (80022f4 <HAL_GPIO_Init+0x29c>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d869      	bhi.n	8002186 <HAL_GPIO_Init+0x12e>
 80020b2:	4a91      	ldr	r2, [pc, #580]	@ (80022f8 <HAL_GPIO_Init+0x2a0>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d04c      	beq.n	8002152 <HAL_GPIO_Init+0xfa>
 80020b8:	4a8f      	ldr	r2, [pc, #572]	@ (80022f8 <HAL_GPIO_Init+0x2a0>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d863      	bhi.n	8002186 <HAL_GPIO_Init+0x12e>
 80020be:	4a8f      	ldr	r2, [pc, #572]	@ (80022fc <HAL_GPIO_Init+0x2a4>)
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d046      	beq.n	8002152 <HAL_GPIO_Init+0xfa>
 80020c4:	4a8d      	ldr	r2, [pc, #564]	@ (80022fc <HAL_GPIO_Init+0x2a4>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d85d      	bhi.n	8002186 <HAL_GPIO_Init+0x12e>
 80020ca:	2b12      	cmp	r3, #18
 80020cc:	d82a      	bhi.n	8002124 <HAL_GPIO_Init+0xcc>
 80020ce:	2b12      	cmp	r3, #18
 80020d0:	d859      	bhi.n	8002186 <HAL_GPIO_Init+0x12e>
 80020d2:	a201      	add	r2, pc, #4	@ (adr r2, 80020d8 <HAL_GPIO_Init+0x80>)
 80020d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020d8:	08002153 	.word	0x08002153
 80020dc:	0800212d 	.word	0x0800212d
 80020e0:	0800213f 	.word	0x0800213f
 80020e4:	08002181 	.word	0x08002181
 80020e8:	08002187 	.word	0x08002187
 80020ec:	08002187 	.word	0x08002187
 80020f0:	08002187 	.word	0x08002187
 80020f4:	08002187 	.word	0x08002187
 80020f8:	08002187 	.word	0x08002187
 80020fc:	08002187 	.word	0x08002187
 8002100:	08002187 	.word	0x08002187
 8002104:	08002187 	.word	0x08002187
 8002108:	08002187 	.word	0x08002187
 800210c:	08002187 	.word	0x08002187
 8002110:	08002187 	.word	0x08002187
 8002114:	08002187 	.word	0x08002187
 8002118:	08002187 	.word	0x08002187
 800211c:	08002135 	.word	0x08002135
 8002120:	08002149 	.word	0x08002149
 8002124:	4a76      	ldr	r2, [pc, #472]	@ (8002300 <HAL_GPIO_Init+0x2a8>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d013      	beq.n	8002152 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800212a:	e02c      	b.n	8002186 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	68db      	ldr	r3, [r3, #12]
 8002130:	623b      	str	r3, [r7, #32]
          break;
 8002132:	e029      	b.n	8002188 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	3304      	adds	r3, #4
 800213a:	623b      	str	r3, [r7, #32]
          break;
 800213c:	e024      	b.n	8002188 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	68db      	ldr	r3, [r3, #12]
 8002142:	3308      	adds	r3, #8
 8002144:	623b      	str	r3, [r7, #32]
          break;
 8002146:	e01f      	b.n	8002188 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	68db      	ldr	r3, [r3, #12]
 800214c:	330c      	adds	r3, #12
 800214e:	623b      	str	r3, [r7, #32]
          break;
 8002150:	e01a      	b.n	8002188 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	689b      	ldr	r3, [r3, #8]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d102      	bne.n	8002160 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800215a:	2304      	movs	r3, #4
 800215c:	623b      	str	r3, [r7, #32]
          break;
 800215e:	e013      	b.n	8002188 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	689b      	ldr	r3, [r3, #8]
 8002164:	2b01      	cmp	r3, #1
 8002166:	d105      	bne.n	8002174 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002168:	2308      	movs	r3, #8
 800216a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	69fa      	ldr	r2, [r7, #28]
 8002170:	611a      	str	r2, [r3, #16]
          break;
 8002172:	e009      	b.n	8002188 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002174:	2308      	movs	r3, #8
 8002176:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	69fa      	ldr	r2, [r7, #28]
 800217c:	615a      	str	r2, [r3, #20]
          break;
 800217e:	e003      	b.n	8002188 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002180:	2300      	movs	r3, #0
 8002182:	623b      	str	r3, [r7, #32]
          break;
 8002184:	e000      	b.n	8002188 <HAL_GPIO_Init+0x130>
          break;
 8002186:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002188:	69bb      	ldr	r3, [r7, #24]
 800218a:	2bff      	cmp	r3, #255	@ 0xff
 800218c:	d801      	bhi.n	8002192 <HAL_GPIO_Init+0x13a>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	e001      	b.n	8002196 <HAL_GPIO_Init+0x13e>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	3304      	adds	r3, #4
 8002196:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002198:	69bb      	ldr	r3, [r7, #24]
 800219a:	2bff      	cmp	r3, #255	@ 0xff
 800219c:	d802      	bhi.n	80021a4 <HAL_GPIO_Init+0x14c>
 800219e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a0:	009b      	lsls	r3, r3, #2
 80021a2:	e002      	b.n	80021aa <HAL_GPIO_Init+0x152>
 80021a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a6:	3b08      	subs	r3, #8
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	210f      	movs	r1, #15
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	fa01 f303 	lsl.w	r3, r1, r3
 80021b8:	43db      	mvns	r3, r3
 80021ba:	401a      	ands	r2, r3
 80021bc:	6a39      	ldr	r1, [r7, #32]
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	fa01 f303 	lsl.w	r3, r1, r3
 80021c4:	431a      	orrs	r2, r3
 80021c6:	697b      	ldr	r3, [r7, #20]
 80021c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	f000 80a9 	beq.w	800232a <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80021d8:	4b4a      	ldr	r3, [pc, #296]	@ (8002304 <HAL_GPIO_Init+0x2ac>)
 80021da:	699b      	ldr	r3, [r3, #24]
 80021dc:	4a49      	ldr	r2, [pc, #292]	@ (8002304 <HAL_GPIO_Init+0x2ac>)
 80021de:	f043 0301 	orr.w	r3, r3, #1
 80021e2:	6193      	str	r3, [r2, #24]
 80021e4:	4b47      	ldr	r3, [pc, #284]	@ (8002304 <HAL_GPIO_Init+0x2ac>)
 80021e6:	699b      	ldr	r3, [r3, #24]
 80021e8:	f003 0301 	and.w	r3, r3, #1
 80021ec:	60bb      	str	r3, [r7, #8]
 80021ee:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80021f0:	4a45      	ldr	r2, [pc, #276]	@ (8002308 <HAL_GPIO_Init+0x2b0>)
 80021f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021f4:	089b      	lsrs	r3, r3, #2
 80021f6:	3302      	adds	r3, #2
 80021f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021fc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80021fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002200:	f003 0303 	and.w	r3, r3, #3
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	220f      	movs	r2, #15
 8002208:	fa02 f303 	lsl.w	r3, r2, r3
 800220c:	43db      	mvns	r3, r3
 800220e:	68fa      	ldr	r2, [r7, #12]
 8002210:	4013      	ands	r3, r2
 8002212:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	4a3d      	ldr	r2, [pc, #244]	@ (800230c <HAL_GPIO_Init+0x2b4>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d00d      	beq.n	8002238 <HAL_GPIO_Init+0x1e0>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	4a3c      	ldr	r2, [pc, #240]	@ (8002310 <HAL_GPIO_Init+0x2b8>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d007      	beq.n	8002234 <HAL_GPIO_Init+0x1dc>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	4a3b      	ldr	r2, [pc, #236]	@ (8002314 <HAL_GPIO_Init+0x2bc>)
 8002228:	4293      	cmp	r3, r2
 800222a:	d101      	bne.n	8002230 <HAL_GPIO_Init+0x1d8>
 800222c:	2302      	movs	r3, #2
 800222e:	e004      	b.n	800223a <HAL_GPIO_Init+0x1e2>
 8002230:	2303      	movs	r3, #3
 8002232:	e002      	b.n	800223a <HAL_GPIO_Init+0x1e2>
 8002234:	2301      	movs	r3, #1
 8002236:	e000      	b.n	800223a <HAL_GPIO_Init+0x1e2>
 8002238:	2300      	movs	r3, #0
 800223a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800223c:	f002 0203 	and.w	r2, r2, #3
 8002240:	0092      	lsls	r2, r2, #2
 8002242:	4093      	lsls	r3, r2
 8002244:	68fa      	ldr	r2, [r7, #12]
 8002246:	4313      	orrs	r3, r2
 8002248:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800224a:	492f      	ldr	r1, [pc, #188]	@ (8002308 <HAL_GPIO_Init+0x2b0>)
 800224c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800224e:	089b      	lsrs	r3, r3, #2
 8002250:	3302      	adds	r3, #2
 8002252:	68fa      	ldr	r2, [r7, #12]
 8002254:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002260:	2b00      	cmp	r3, #0
 8002262:	d006      	beq.n	8002272 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002264:	4b2c      	ldr	r3, [pc, #176]	@ (8002318 <HAL_GPIO_Init+0x2c0>)
 8002266:	689a      	ldr	r2, [r3, #8]
 8002268:	492b      	ldr	r1, [pc, #172]	@ (8002318 <HAL_GPIO_Init+0x2c0>)
 800226a:	69bb      	ldr	r3, [r7, #24]
 800226c:	4313      	orrs	r3, r2
 800226e:	608b      	str	r3, [r1, #8]
 8002270:	e006      	b.n	8002280 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002272:	4b29      	ldr	r3, [pc, #164]	@ (8002318 <HAL_GPIO_Init+0x2c0>)
 8002274:	689a      	ldr	r2, [r3, #8]
 8002276:	69bb      	ldr	r3, [r7, #24]
 8002278:	43db      	mvns	r3, r3
 800227a:	4927      	ldr	r1, [pc, #156]	@ (8002318 <HAL_GPIO_Init+0x2c0>)
 800227c:	4013      	ands	r3, r2
 800227e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002288:	2b00      	cmp	r3, #0
 800228a:	d006      	beq.n	800229a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800228c:	4b22      	ldr	r3, [pc, #136]	@ (8002318 <HAL_GPIO_Init+0x2c0>)
 800228e:	68da      	ldr	r2, [r3, #12]
 8002290:	4921      	ldr	r1, [pc, #132]	@ (8002318 <HAL_GPIO_Init+0x2c0>)
 8002292:	69bb      	ldr	r3, [r7, #24]
 8002294:	4313      	orrs	r3, r2
 8002296:	60cb      	str	r3, [r1, #12]
 8002298:	e006      	b.n	80022a8 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800229a:	4b1f      	ldr	r3, [pc, #124]	@ (8002318 <HAL_GPIO_Init+0x2c0>)
 800229c:	68da      	ldr	r2, [r3, #12]
 800229e:	69bb      	ldr	r3, [r7, #24]
 80022a0:	43db      	mvns	r3, r3
 80022a2:	491d      	ldr	r1, [pc, #116]	@ (8002318 <HAL_GPIO_Init+0x2c0>)
 80022a4:	4013      	ands	r3, r2
 80022a6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d006      	beq.n	80022c2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80022b4:	4b18      	ldr	r3, [pc, #96]	@ (8002318 <HAL_GPIO_Init+0x2c0>)
 80022b6:	685a      	ldr	r2, [r3, #4]
 80022b8:	4917      	ldr	r1, [pc, #92]	@ (8002318 <HAL_GPIO_Init+0x2c0>)
 80022ba:	69bb      	ldr	r3, [r7, #24]
 80022bc:	4313      	orrs	r3, r2
 80022be:	604b      	str	r3, [r1, #4]
 80022c0:	e006      	b.n	80022d0 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80022c2:	4b15      	ldr	r3, [pc, #84]	@ (8002318 <HAL_GPIO_Init+0x2c0>)
 80022c4:	685a      	ldr	r2, [r3, #4]
 80022c6:	69bb      	ldr	r3, [r7, #24]
 80022c8:	43db      	mvns	r3, r3
 80022ca:	4913      	ldr	r1, [pc, #76]	@ (8002318 <HAL_GPIO_Init+0x2c0>)
 80022cc:	4013      	ands	r3, r2
 80022ce:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d01f      	beq.n	800231c <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80022dc:	4b0e      	ldr	r3, [pc, #56]	@ (8002318 <HAL_GPIO_Init+0x2c0>)
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	490d      	ldr	r1, [pc, #52]	@ (8002318 <HAL_GPIO_Init+0x2c0>)
 80022e2:	69bb      	ldr	r3, [r7, #24]
 80022e4:	4313      	orrs	r3, r2
 80022e6:	600b      	str	r3, [r1, #0]
 80022e8:	e01f      	b.n	800232a <HAL_GPIO_Init+0x2d2>
 80022ea:	bf00      	nop
 80022ec:	10320000 	.word	0x10320000
 80022f0:	10310000 	.word	0x10310000
 80022f4:	10220000 	.word	0x10220000
 80022f8:	10210000 	.word	0x10210000
 80022fc:	10120000 	.word	0x10120000
 8002300:	10110000 	.word	0x10110000
 8002304:	40021000 	.word	0x40021000
 8002308:	40010000 	.word	0x40010000
 800230c:	40010800 	.word	0x40010800
 8002310:	40010c00 	.word	0x40010c00
 8002314:	40011000 	.word	0x40011000
 8002318:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800231c:	4b0b      	ldr	r3, [pc, #44]	@ (800234c <HAL_GPIO_Init+0x2f4>)
 800231e:	681a      	ldr	r2, [r3, #0]
 8002320:	69bb      	ldr	r3, [r7, #24]
 8002322:	43db      	mvns	r3, r3
 8002324:	4909      	ldr	r1, [pc, #36]	@ (800234c <HAL_GPIO_Init+0x2f4>)
 8002326:	4013      	ands	r3, r2
 8002328:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800232a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800232c:	3301      	adds	r3, #1
 800232e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002336:	fa22 f303 	lsr.w	r3, r2, r3
 800233a:	2b00      	cmp	r3, #0
 800233c:	f47f ae96 	bne.w	800206c <HAL_GPIO_Init+0x14>
  }
}
 8002340:	bf00      	nop
 8002342:	bf00      	nop
 8002344:	372c      	adds	r7, #44	@ 0x2c
 8002346:	46bd      	mov	sp, r7
 8002348:	bc80      	pop	{r7}
 800234a:	4770      	bx	lr
 800234c:	40010400 	.word	0x40010400

08002350 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002350:	b480      	push	{r7}
 8002352:	b085      	sub	sp, #20
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
 8002358:	460b      	mov	r3, r1
 800235a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	689a      	ldr	r2, [r3, #8]
 8002360:	887b      	ldrh	r3, [r7, #2]
 8002362:	4013      	ands	r3, r2
 8002364:	2b00      	cmp	r3, #0
 8002366:	d002      	beq.n	800236e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002368:	2301      	movs	r3, #1
 800236a:	73fb      	strb	r3, [r7, #15]
 800236c:	e001      	b.n	8002372 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800236e:	2300      	movs	r3, #0
 8002370:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002372:	7bfb      	ldrb	r3, [r7, #15]
}
 8002374:	4618      	mov	r0, r3
 8002376:	3714      	adds	r7, #20
 8002378:	46bd      	mov	sp, r7
 800237a:	bc80      	pop	{r7}
 800237c:	4770      	bx	lr

0800237e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800237e:	b480      	push	{r7}
 8002380:	b083      	sub	sp, #12
 8002382:	af00      	add	r7, sp, #0
 8002384:	6078      	str	r0, [r7, #4]
 8002386:	460b      	mov	r3, r1
 8002388:	807b      	strh	r3, [r7, #2]
 800238a:	4613      	mov	r3, r2
 800238c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800238e:	787b      	ldrb	r3, [r7, #1]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d003      	beq.n	800239c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002394:	887a      	ldrh	r2, [r7, #2]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800239a:	e003      	b.n	80023a4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800239c:	887b      	ldrh	r3, [r7, #2]
 800239e:	041a      	lsls	r2, r3, #16
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	611a      	str	r2, [r3, #16]
}
 80023a4:	bf00      	nop
 80023a6:	370c      	adds	r7, #12
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bc80      	pop	{r7}
 80023ac:	4770      	bx	lr

080023ae <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80023ae:	b480      	push	{r7}
 80023b0:	b085      	sub	sp, #20
 80023b2:	af00      	add	r7, sp, #0
 80023b4:	6078      	str	r0, [r7, #4]
 80023b6:	460b      	mov	r3, r1
 80023b8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	68db      	ldr	r3, [r3, #12]
 80023be:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80023c0:	887a      	ldrh	r2, [r7, #2]
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	4013      	ands	r3, r2
 80023c6:	041a      	lsls	r2, r3, #16
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	43d9      	mvns	r1, r3
 80023cc:	887b      	ldrh	r3, [r7, #2]
 80023ce:	400b      	ands	r3, r1
 80023d0:	431a      	orrs	r2, r3
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	611a      	str	r2, [r3, #16]
}
 80023d6:	bf00      	nop
 80023d8:	3714      	adds	r7, #20
 80023da:	46bd      	mov	sp, r7
 80023dc:	bc80      	pop	{r7}
 80023de:	4770      	bx	lr

080023e0 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80023e0:	b480      	push	{r7}
 80023e2:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80023e4:	4b03      	ldr	r3, [pc, #12]	@ (80023f4 <HAL_PWR_EnableBkUpAccess+0x14>)
 80023e6:	2201      	movs	r2, #1
 80023e8:	601a      	str	r2, [r3, #0]
}
 80023ea:	bf00      	nop
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bc80      	pop	{r7}
 80023f0:	4770      	bx	lr
 80023f2:	bf00      	nop
 80023f4:	420e0020 	.word	0x420e0020

080023f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b086      	sub	sp, #24
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d101      	bne.n	800240a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e272      	b.n	80028f0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f003 0301 	and.w	r3, r3, #1
 8002412:	2b00      	cmp	r3, #0
 8002414:	f000 8087 	beq.w	8002526 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002418:	4b92      	ldr	r3, [pc, #584]	@ (8002664 <HAL_RCC_OscConfig+0x26c>)
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	f003 030c 	and.w	r3, r3, #12
 8002420:	2b04      	cmp	r3, #4
 8002422:	d00c      	beq.n	800243e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002424:	4b8f      	ldr	r3, [pc, #572]	@ (8002664 <HAL_RCC_OscConfig+0x26c>)
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	f003 030c 	and.w	r3, r3, #12
 800242c:	2b08      	cmp	r3, #8
 800242e:	d112      	bne.n	8002456 <HAL_RCC_OscConfig+0x5e>
 8002430:	4b8c      	ldr	r3, [pc, #560]	@ (8002664 <HAL_RCC_OscConfig+0x26c>)
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002438:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800243c:	d10b      	bne.n	8002456 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800243e:	4b89      	ldr	r3, [pc, #548]	@ (8002664 <HAL_RCC_OscConfig+0x26c>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002446:	2b00      	cmp	r3, #0
 8002448:	d06c      	beq.n	8002524 <HAL_RCC_OscConfig+0x12c>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d168      	bne.n	8002524 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	e24c      	b.n	80028f0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800245e:	d106      	bne.n	800246e <HAL_RCC_OscConfig+0x76>
 8002460:	4b80      	ldr	r3, [pc, #512]	@ (8002664 <HAL_RCC_OscConfig+0x26c>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a7f      	ldr	r2, [pc, #508]	@ (8002664 <HAL_RCC_OscConfig+0x26c>)
 8002466:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800246a:	6013      	str	r3, [r2, #0]
 800246c:	e02e      	b.n	80024cc <HAL_RCC_OscConfig+0xd4>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d10c      	bne.n	8002490 <HAL_RCC_OscConfig+0x98>
 8002476:	4b7b      	ldr	r3, [pc, #492]	@ (8002664 <HAL_RCC_OscConfig+0x26c>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4a7a      	ldr	r2, [pc, #488]	@ (8002664 <HAL_RCC_OscConfig+0x26c>)
 800247c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002480:	6013      	str	r3, [r2, #0]
 8002482:	4b78      	ldr	r3, [pc, #480]	@ (8002664 <HAL_RCC_OscConfig+0x26c>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a77      	ldr	r2, [pc, #476]	@ (8002664 <HAL_RCC_OscConfig+0x26c>)
 8002488:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800248c:	6013      	str	r3, [r2, #0]
 800248e:	e01d      	b.n	80024cc <HAL_RCC_OscConfig+0xd4>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002498:	d10c      	bne.n	80024b4 <HAL_RCC_OscConfig+0xbc>
 800249a:	4b72      	ldr	r3, [pc, #456]	@ (8002664 <HAL_RCC_OscConfig+0x26c>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a71      	ldr	r2, [pc, #452]	@ (8002664 <HAL_RCC_OscConfig+0x26c>)
 80024a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80024a4:	6013      	str	r3, [r2, #0]
 80024a6:	4b6f      	ldr	r3, [pc, #444]	@ (8002664 <HAL_RCC_OscConfig+0x26c>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a6e      	ldr	r2, [pc, #440]	@ (8002664 <HAL_RCC_OscConfig+0x26c>)
 80024ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024b0:	6013      	str	r3, [r2, #0]
 80024b2:	e00b      	b.n	80024cc <HAL_RCC_OscConfig+0xd4>
 80024b4:	4b6b      	ldr	r3, [pc, #428]	@ (8002664 <HAL_RCC_OscConfig+0x26c>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a6a      	ldr	r2, [pc, #424]	@ (8002664 <HAL_RCC_OscConfig+0x26c>)
 80024ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024be:	6013      	str	r3, [r2, #0]
 80024c0:	4b68      	ldr	r3, [pc, #416]	@ (8002664 <HAL_RCC_OscConfig+0x26c>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4a67      	ldr	r2, [pc, #412]	@ (8002664 <HAL_RCC_OscConfig+0x26c>)
 80024c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024ca:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d013      	beq.n	80024fc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024d4:	f7fe fdc4 	bl	8001060 <HAL_GetTick>
 80024d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024da:	e008      	b.n	80024ee <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024dc:	f7fe fdc0 	bl	8001060 <HAL_GetTick>
 80024e0:	4602      	mov	r2, r0
 80024e2:	693b      	ldr	r3, [r7, #16]
 80024e4:	1ad3      	subs	r3, r2, r3
 80024e6:	2b64      	cmp	r3, #100	@ 0x64
 80024e8:	d901      	bls.n	80024ee <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80024ea:	2303      	movs	r3, #3
 80024ec:	e200      	b.n	80028f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024ee:	4b5d      	ldr	r3, [pc, #372]	@ (8002664 <HAL_RCC_OscConfig+0x26c>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d0f0      	beq.n	80024dc <HAL_RCC_OscConfig+0xe4>
 80024fa:	e014      	b.n	8002526 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024fc:	f7fe fdb0 	bl	8001060 <HAL_GetTick>
 8002500:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002502:	e008      	b.n	8002516 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002504:	f7fe fdac 	bl	8001060 <HAL_GetTick>
 8002508:	4602      	mov	r2, r0
 800250a:	693b      	ldr	r3, [r7, #16]
 800250c:	1ad3      	subs	r3, r2, r3
 800250e:	2b64      	cmp	r3, #100	@ 0x64
 8002510:	d901      	bls.n	8002516 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002512:	2303      	movs	r3, #3
 8002514:	e1ec      	b.n	80028f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002516:	4b53      	ldr	r3, [pc, #332]	@ (8002664 <HAL_RCC_OscConfig+0x26c>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800251e:	2b00      	cmp	r3, #0
 8002520:	d1f0      	bne.n	8002504 <HAL_RCC_OscConfig+0x10c>
 8002522:	e000      	b.n	8002526 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002524:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f003 0302 	and.w	r3, r3, #2
 800252e:	2b00      	cmp	r3, #0
 8002530:	d063      	beq.n	80025fa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002532:	4b4c      	ldr	r3, [pc, #304]	@ (8002664 <HAL_RCC_OscConfig+0x26c>)
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	f003 030c 	and.w	r3, r3, #12
 800253a:	2b00      	cmp	r3, #0
 800253c:	d00b      	beq.n	8002556 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800253e:	4b49      	ldr	r3, [pc, #292]	@ (8002664 <HAL_RCC_OscConfig+0x26c>)
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	f003 030c 	and.w	r3, r3, #12
 8002546:	2b08      	cmp	r3, #8
 8002548:	d11c      	bne.n	8002584 <HAL_RCC_OscConfig+0x18c>
 800254a:	4b46      	ldr	r3, [pc, #280]	@ (8002664 <HAL_RCC_OscConfig+0x26c>)
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002552:	2b00      	cmp	r3, #0
 8002554:	d116      	bne.n	8002584 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002556:	4b43      	ldr	r3, [pc, #268]	@ (8002664 <HAL_RCC_OscConfig+0x26c>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f003 0302 	and.w	r3, r3, #2
 800255e:	2b00      	cmp	r3, #0
 8002560:	d005      	beq.n	800256e <HAL_RCC_OscConfig+0x176>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	691b      	ldr	r3, [r3, #16]
 8002566:	2b01      	cmp	r3, #1
 8002568:	d001      	beq.n	800256e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800256a:	2301      	movs	r3, #1
 800256c:	e1c0      	b.n	80028f0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800256e:	4b3d      	ldr	r3, [pc, #244]	@ (8002664 <HAL_RCC_OscConfig+0x26c>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	695b      	ldr	r3, [r3, #20]
 800257a:	00db      	lsls	r3, r3, #3
 800257c:	4939      	ldr	r1, [pc, #228]	@ (8002664 <HAL_RCC_OscConfig+0x26c>)
 800257e:	4313      	orrs	r3, r2
 8002580:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002582:	e03a      	b.n	80025fa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	691b      	ldr	r3, [r3, #16]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d020      	beq.n	80025ce <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800258c:	4b36      	ldr	r3, [pc, #216]	@ (8002668 <HAL_RCC_OscConfig+0x270>)
 800258e:	2201      	movs	r2, #1
 8002590:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002592:	f7fe fd65 	bl	8001060 <HAL_GetTick>
 8002596:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002598:	e008      	b.n	80025ac <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800259a:	f7fe fd61 	bl	8001060 <HAL_GetTick>
 800259e:	4602      	mov	r2, r0
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	1ad3      	subs	r3, r2, r3
 80025a4:	2b02      	cmp	r3, #2
 80025a6:	d901      	bls.n	80025ac <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80025a8:	2303      	movs	r3, #3
 80025aa:	e1a1      	b.n	80028f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025ac:	4b2d      	ldr	r3, [pc, #180]	@ (8002664 <HAL_RCC_OscConfig+0x26c>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f003 0302 	and.w	r3, r3, #2
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d0f0      	beq.n	800259a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025b8:	4b2a      	ldr	r3, [pc, #168]	@ (8002664 <HAL_RCC_OscConfig+0x26c>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	695b      	ldr	r3, [r3, #20]
 80025c4:	00db      	lsls	r3, r3, #3
 80025c6:	4927      	ldr	r1, [pc, #156]	@ (8002664 <HAL_RCC_OscConfig+0x26c>)
 80025c8:	4313      	orrs	r3, r2
 80025ca:	600b      	str	r3, [r1, #0]
 80025cc:	e015      	b.n	80025fa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025ce:	4b26      	ldr	r3, [pc, #152]	@ (8002668 <HAL_RCC_OscConfig+0x270>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025d4:	f7fe fd44 	bl	8001060 <HAL_GetTick>
 80025d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025da:	e008      	b.n	80025ee <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025dc:	f7fe fd40 	bl	8001060 <HAL_GetTick>
 80025e0:	4602      	mov	r2, r0
 80025e2:	693b      	ldr	r3, [r7, #16]
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	2b02      	cmp	r3, #2
 80025e8:	d901      	bls.n	80025ee <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80025ea:	2303      	movs	r3, #3
 80025ec:	e180      	b.n	80028f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025ee:	4b1d      	ldr	r3, [pc, #116]	@ (8002664 <HAL_RCC_OscConfig+0x26c>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f003 0302 	and.w	r3, r3, #2
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d1f0      	bne.n	80025dc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 0308 	and.w	r3, r3, #8
 8002602:	2b00      	cmp	r3, #0
 8002604:	d03a      	beq.n	800267c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	699b      	ldr	r3, [r3, #24]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d019      	beq.n	8002642 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800260e:	4b17      	ldr	r3, [pc, #92]	@ (800266c <HAL_RCC_OscConfig+0x274>)
 8002610:	2201      	movs	r2, #1
 8002612:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002614:	f7fe fd24 	bl	8001060 <HAL_GetTick>
 8002618:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800261a:	e008      	b.n	800262e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800261c:	f7fe fd20 	bl	8001060 <HAL_GetTick>
 8002620:	4602      	mov	r2, r0
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	2b02      	cmp	r3, #2
 8002628:	d901      	bls.n	800262e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800262a:	2303      	movs	r3, #3
 800262c:	e160      	b.n	80028f0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800262e:	4b0d      	ldr	r3, [pc, #52]	@ (8002664 <HAL_RCC_OscConfig+0x26c>)
 8002630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002632:	f003 0302 	and.w	r3, r3, #2
 8002636:	2b00      	cmp	r3, #0
 8002638:	d0f0      	beq.n	800261c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800263a:	2001      	movs	r0, #1
 800263c:	f000 faba 	bl	8002bb4 <RCC_Delay>
 8002640:	e01c      	b.n	800267c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002642:	4b0a      	ldr	r3, [pc, #40]	@ (800266c <HAL_RCC_OscConfig+0x274>)
 8002644:	2200      	movs	r2, #0
 8002646:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002648:	f7fe fd0a 	bl	8001060 <HAL_GetTick>
 800264c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800264e:	e00f      	b.n	8002670 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002650:	f7fe fd06 	bl	8001060 <HAL_GetTick>
 8002654:	4602      	mov	r2, r0
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	1ad3      	subs	r3, r2, r3
 800265a:	2b02      	cmp	r3, #2
 800265c:	d908      	bls.n	8002670 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800265e:	2303      	movs	r3, #3
 8002660:	e146      	b.n	80028f0 <HAL_RCC_OscConfig+0x4f8>
 8002662:	bf00      	nop
 8002664:	40021000 	.word	0x40021000
 8002668:	42420000 	.word	0x42420000
 800266c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002670:	4b92      	ldr	r3, [pc, #584]	@ (80028bc <HAL_RCC_OscConfig+0x4c4>)
 8002672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002674:	f003 0302 	and.w	r3, r3, #2
 8002678:	2b00      	cmp	r3, #0
 800267a:	d1e9      	bne.n	8002650 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f003 0304 	and.w	r3, r3, #4
 8002684:	2b00      	cmp	r3, #0
 8002686:	f000 80a6 	beq.w	80027d6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800268a:	2300      	movs	r3, #0
 800268c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800268e:	4b8b      	ldr	r3, [pc, #556]	@ (80028bc <HAL_RCC_OscConfig+0x4c4>)
 8002690:	69db      	ldr	r3, [r3, #28]
 8002692:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002696:	2b00      	cmp	r3, #0
 8002698:	d10d      	bne.n	80026b6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800269a:	4b88      	ldr	r3, [pc, #544]	@ (80028bc <HAL_RCC_OscConfig+0x4c4>)
 800269c:	69db      	ldr	r3, [r3, #28]
 800269e:	4a87      	ldr	r2, [pc, #540]	@ (80028bc <HAL_RCC_OscConfig+0x4c4>)
 80026a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026a4:	61d3      	str	r3, [r2, #28]
 80026a6:	4b85      	ldr	r3, [pc, #532]	@ (80028bc <HAL_RCC_OscConfig+0x4c4>)
 80026a8:	69db      	ldr	r3, [r3, #28]
 80026aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026ae:	60bb      	str	r3, [r7, #8]
 80026b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026b2:	2301      	movs	r3, #1
 80026b4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026b6:	4b82      	ldr	r3, [pc, #520]	@ (80028c0 <HAL_RCC_OscConfig+0x4c8>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d118      	bne.n	80026f4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026c2:	4b7f      	ldr	r3, [pc, #508]	@ (80028c0 <HAL_RCC_OscConfig+0x4c8>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a7e      	ldr	r2, [pc, #504]	@ (80028c0 <HAL_RCC_OscConfig+0x4c8>)
 80026c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026ce:	f7fe fcc7 	bl	8001060 <HAL_GetTick>
 80026d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026d4:	e008      	b.n	80026e8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026d6:	f7fe fcc3 	bl	8001060 <HAL_GetTick>
 80026da:	4602      	mov	r2, r0
 80026dc:	693b      	ldr	r3, [r7, #16]
 80026de:	1ad3      	subs	r3, r2, r3
 80026e0:	2b64      	cmp	r3, #100	@ 0x64
 80026e2:	d901      	bls.n	80026e8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80026e4:	2303      	movs	r3, #3
 80026e6:	e103      	b.n	80028f0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026e8:	4b75      	ldr	r3, [pc, #468]	@ (80028c0 <HAL_RCC_OscConfig+0x4c8>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d0f0      	beq.n	80026d6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	68db      	ldr	r3, [r3, #12]
 80026f8:	2b01      	cmp	r3, #1
 80026fa:	d106      	bne.n	800270a <HAL_RCC_OscConfig+0x312>
 80026fc:	4b6f      	ldr	r3, [pc, #444]	@ (80028bc <HAL_RCC_OscConfig+0x4c4>)
 80026fe:	6a1b      	ldr	r3, [r3, #32]
 8002700:	4a6e      	ldr	r2, [pc, #440]	@ (80028bc <HAL_RCC_OscConfig+0x4c4>)
 8002702:	f043 0301 	orr.w	r3, r3, #1
 8002706:	6213      	str	r3, [r2, #32]
 8002708:	e02d      	b.n	8002766 <HAL_RCC_OscConfig+0x36e>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	68db      	ldr	r3, [r3, #12]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d10c      	bne.n	800272c <HAL_RCC_OscConfig+0x334>
 8002712:	4b6a      	ldr	r3, [pc, #424]	@ (80028bc <HAL_RCC_OscConfig+0x4c4>)
 8002714:	6a1b      	ldr	r3, [r3, #32]
 8002716:	4a69      	ldr	r2, [pc, #420]	@ (80028bc <HAL_RCC_OscConfig+0x4c4>)
 8002718:	f023 0301 	bic.w	r3, r3, #1
 800271c:	6213      	str	r3, [r2, #32]
 800271e:	4b67      	ldr	r3, [pc, #412]	@ (80028bc <HAL_RCC_OscConfig+0x4c4>)
 8002720:	6a1b      	ldr	r3, [r3, #32]
 8002722:	4a66      	ldr	r2, [pc, #408]	@ (80028bc <HAL_RCC_OscConfig+0x4c4>)
 8002724:	f023 0304 	bic.w	r3, r3, #4
 8002728:	6213      	str	r3, [r2, #32]
 800272a:	e01c      	b.n	8002766 <HAL_RCC_OscConfig+0x36e>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	68db      	ldr	r3, [r3, #12]
 8002730:	2b05      	cmp	r3, #5
 8002732:	d10c      	bne.n	800274e <HAL_RCC_OscConfig+0x356>
 8002734:	4b61      	ldr	r3, [pc, #388]	@ (80028bc <HAL_RCC_OscConfig+0x4c4>)
 8002736:	6a1b      	ldr	r3, [r3, #32]
 8002738:	4a60      	ldr	r2, [pc, #384]	@ (80028bc <HAL_RCC_OscConfig+0x4c4>)
 800273a:	f043 0304 	orr.w	r3, r3, #4
 800273e:	6213      	str	r3, [r2, #32]
 8002740:	4b5e      	ldr	r3, [pc, #376]	@ (80028bc <HAL_RCC_OscConfig+0x4c4>)
 8002742:	6a1b      	ldr	r3, [r3, #32]
 8002744:	4a5d      	ldr	r2, [pc, #372]	@ (80028bc <HAL_RCC_OscConfig+0x4c4>)
 8002746:	f043 0301 	orr.w	r3, r3, #1
 800274a:	6213      	str	r3, [r2, #32]
 800274c:	e00b      	b.n	8002766 <HAL_RCC_OscConfig+0x36e>
 800274e:	4b5b      	ldr	r3, [pc, #364]	@ (80028bc <HAL_RCC_OscConfig+0x4c4>)
 8002750:	6a1b      	ldr	r3, [r3, #32]
 8002752:	4a5a      	ldr	r2, [pc, #360]	@ (80028bc <HAL_RCC_OscConfig+0x4c4>)
 8002754:	f023 0301 	bic.w	r3, r3, #1
 8002758:	6213      	str	r3, [r2, #32]
 800275a:	4b58      	ldr	r3, [pc, #352]	@ (80028bc <HAL_RCC_OscConfig+0x4c4>)
 800275c:	6a1b      	ldr	r3, [r3, #32]
 800275e:	4a57      	ldr	r2, [pc, #348]	@ (80028bc <HAL_RCC_OscConfig+0x4c4>)
 8002760:	f023 0304 	bic.w	r3, r3, #4
 8002764:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	68db      	ldr	r3, [r3, #12]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d015      	beq.n	800279a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800276e:	f7fe fc77 	bl	8001060 <HAL_GetTick>
 8002772:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002774:	e00a      	b.n	800278c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002776:	f7fe fc73 	bl	8001060 <HAL_GetTick>
 800277a:	4602      	mov	r2, r0
 800277c:	693b      	ldr	r3, [r7, #16]
 800277e:	1ad3      	subs	r3, r2, r3
 8002780:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002784:	4293      	cmp	r3, r2
 8002786:	d901      	bls.n	800278c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002788:	2303      	movs	r3, #3
 800278a:	e0b1      	b.n	80028f0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800278c:	4b4b      	ldr	r3, [pc, #300]	@ (80028bc <HAL_RCC_OscConfig+0x4c4>)
 800278e:	6a1b      	ldr	r3, [r3, #32]
 8002790:	f003 0302 	and.w	r3, r3, #2
 8002794:	2b00      	cmp	r3, #0
 8002796:	d0ee      	beq.n	8002776 <HAL_RCC_OscConfig+0x37e>
 8002798:	e014      	b.n	80027c4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800279a:	f7fe fc61 	bl	8001060 <HAL_GetTick>
 800279e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027a0:	e00a      	b.n	80027b8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027a2:	f7fe fc5d 	bl	8001060 <HAL_GetTick>
 80027a6:	4602      	mov	r2, r0
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	1ad3      	subs	r3, r2, r3
 80027ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d901      	bls.n	80027b8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80027b4:	2303      	movs	r3, #3
 80027b6:	e09b      	b.n	80028f0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027b8:	4b40      	ldr	r3, [pc, #256]	@ (80028bc <HAL_RCC_OscConfig+0x4c4>)
 80027ba:	6a1b      	ldr	r3, [r3, #32]
 80027bc:	f003 0302 	and.w	r3, r3, #2
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d1ee      	bne.n	80027a2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80027c4:	7dfb      	ldrb	r3, [r7, #23]
 80027c6:	2b01      	cmp	r3, #1
 80027c8:	d105      	bne.n	80027d6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027ca:	4b3c      	ldr	r3, [pc, #240]	@ (80028bc <HAL_RCC_OscConfig+0x4c4>)
 80027cc:	69db      	ldr	r3, [r3, #28]
 80027ce:	4a3b      	ldr	r2, [pc, #236]	@ (80028bc <HAL_RCC_OscConfig+0x4c4>)
 80027d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027d4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	69db      	ldr	r3, [r3, #28]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	f000 8087 	beq.w	80028ee <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80027e0:	4b36      	ldr	r3, [pc, #216]	@ (80028bc <HAL_RCC_OscConfig+0x4c4>)
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	f003 030c 	and.w	r3, r3, #12
 80027e8:	2b08      	cmp	r3, #8
 80027ea:	d061      	beq.n	80028b0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	69db      	ldr	r3, [r3, #28]
 80027f0:	2b02      	cmp	r3, #2
 80027f2:	d146      	bne.n	8002882 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027f4:	4b33      	ldr	r3, [pc, #204]	@ (80028c4 <HAL_RCC_OscConfig+0x4cc>)
 80027f6:	2200      	movs	r2, #0
 80027f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027fa:	f7fe fc31 	bl	8001060 <HAL_GetTick>
 80027fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002800:	e008      	b.n	8002814 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002802:	f7fe fc2d 	bl	8001060 <HAL_GetTick>
 8002806:	4602      	mov	r2, r0
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	1ad3      	subs	r3, r2, r3
 800280c:	2b02      	cmp	r3, #2
 800280e:	d901      	bls.n	8002814 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002810:	2303      	movs	r3, #3
 8002812:	e06d      	b.n	80028f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002814:	4b29      	ldr	r3, [pc, #164]	@ (80028bc <HAL_RCC_OscConfig+0x4c4>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800281c:	2b00      	cmp	r3, #0
 800281e:	d1f0      	bne.n	8002802 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6a1b      	ldr	r3, [r3, #32]
 8002824:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002828:	d108      	bne.n	800283c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800282a:	4b24      	ldr	r3, [pc, #144]	@ (80028bc <HAL_RCC_OscConfig+0x4c4>)
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	4921      	ldr	r1, [pc, #132]	@ (80028bc <HAL_RCC_OscConfig+0x4c4>)
 8002838:	4313      	orrs	r3, r2
 800283a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800283c:	4b1f      	ldr	r3, [pc, #124]	@ (80028bc <HAL_RCC_OscConfig+0x4c4>)
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6a19      	ldr	r1, [r3, #32]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800284c:	430b      	orrs	r3, r1
 800284e:	491b      	ldr	r1, [pc, #108]	@ (80028bc <HAL_RCC_OscConfig+0x4c4>)
 8002850:	4313      	orrs	r3, r2
 8002852:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002854:	4b1b      	ldr	r3, [pc, #108]	@ (80028c4 <HAL_RCC_OscConfig+0x4cc>)
 8002856:	2201      	movs	r2, #1
 8002858:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800285a:	f7fe fc01 	bl	8001060 <HAL_GetTick>
 800285e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002860:	e008      	b.n	8002874 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002862:	f7fe fbfd 	bl	8001060 <HAL_GetTick>
 8002866:	4602      	mov	r2, r0
 8002868:	693b      	ldr	r3, [r7, #16]
 800286a:	1ad3      	subs	r3, r2, r3
 800286c:	2b02      	cmp	r3, #2
 800286e:	d901      	bls.n	8002874 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002870:	2303      	movs	r3, #3
 8002872:	e03d      	b.n	80028f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002874:	4b11      	ldr	r3, [pc, #68]	@ (80028bc <HAL_RCC_OscConfig+0x4c4>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800287c:	2b00      	cmp	r3, #0
 800287e:	d0f0      	beq.n	8002862 <HAL_RCC_OscConfig+0x46a>
 8002880:	e035      	b.n	80028ee <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002882:	4b10      	ldr	r3, [pc, #64]	@ (80028c4 <HAL_RCC_OscConfig+0x4cc>)
 8002884:	2200      	movs	r2, #0
 8002886:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002888:	f7fe fbea 	bl	8001060 <HAL_GetTick>
 800288c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800288e:	e008      	b.n	80028a2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002890:	f7fe fbe6 	bl	8001060 <HAL_GetTick>
 8002894:	4602      	mov	r2, r0
 8002896:	693b      	ldr	r3, [r7, #16]
 8002898:	1ad3      	subs	r3, r2, r3
 800289a:	2b02      	cmp	r3, #2
 800289c:	d901      	bls.n	80028a2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800289e:	2303      	movs	r3, #3
 80028a0:	e026      	b.n	80028f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028a2:	4b06      	ldr	r3, [pc, #24]	@ (80028bc <HAL_RCC_OscConfig+0x4c4>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d1f0      	bne.n	8002890 <HAL_RCC_OscConfig+0x498>
 80028ae:	e01e      	b.n	80028ee <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	69db      	ldr	r3, [r3, #28]
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d107      	bne.n	80028c8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80028b8:	2301      	movs	r3, #1
 80028ba:	e019      	b.n	80028f0 <HAL_RCC_OscConfig+0x4f8>
 80028bc:	40021000 	.word	0x40021000
 80028c0:	40007000 	.word	0x40007000
 80028c4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80028c8:	4b0b      	ldr	r3, [pc, #44]	@ (80028f8 <HAL_RCC_OscConfig+0x500>)
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6a1b      	ldr	r3, [r3, #32]
 80028d8:	429a      	cmp	r2, r3
 80028da:	d106      	bne.n	80028ea <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028e6:	429a      	cmp	r2, r3
 80028e8:	d001      	beq.n	80028ee <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
 80028ec:	e000      	b.n	80028f0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80028ee:	2300      	movs	r3, #0
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	3718      	adds	r7, #24
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	40021000 	.word	0x40021000

080028fc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b084      	sub	sp, #16
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
 8002904:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d101      	bne.n	8002910 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	e0d0      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002910:	4b6a      	ldr	r3, [pc, #424]	@ (8002abc <HAL_RCC_ClockConfig+0x1c0>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f003 0307 	and.w	r3, r3, #7
 8002918:	683a      	ldr	r2, [r7, #0]
 800291a:	429a      	cmp	r2, r3
 800291c:	d910      	bls.n	8002940 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800291e:	4b67      	ldr	r3, [pc, #412]	@ (8002abc <HAL_RCC_ClockConfig+0x1c0>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f023 0207 	bic.w	r2, r3, #7
 8002926:	4965      	ldr	r1, [pc, #404]	@ (8002abc <HAL_RCC_ClockConfig+0x1c0>)
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	4313      	orrs	r3, r2
 800292c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800292e:	4b63      	ldr	r3, [pc, #396]	@ (8002abc <HAL_RCC_ClockConfig+0x1c0>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f003 0307 	and.w	r3, r3, #7
 8002936:	683a      	ldr	r2, [r7, #0]
 8002938:	429a      	cmp	r2, r3
 800293a:	d001      	beq.n	8002940 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800293c:	2301      	movs	r3, #1
 800293e:	e0b8      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f003 0302 	and.w	r3, r3, #2
 8002948:	2b00      	cmp	r3, #0
 800294a:	d020      	beq.n	800298e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f003 0304 	and.w	r3, r3, #4
 8002954:	2b00      	cmp	r3, #0
 8002956:	d005      	beq.n	8002964 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002958:	4b59      	ldr	r3, [pc, #356]	@ (8002ac0 <HAL_RCC_ClockConfig+0x1c4>)
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	4a58      	ldr	r2, [pc, #352]	@ (8002ac0 <HAL_RCC_ClockConfig+0x1c4>)
 800295e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002962:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f003 0308 	and.w	r3, r3, #8
 800296c:	2b00      	cmp	r3, #0
 800296e:	d005      	beq.n	800297c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002970:	4b53      	ldr	r3, [pc, #332]	@ (8002ac0 <HAL_RCC_ClockConfig+0x1c4>)
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	4a52      	ldr	r2, [pc, #328]	@ (8002ac0 <HAL_RCC_ClockConfig+0x1c4>)
 8002976:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800297a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800297c:	4b50      	ldr	r3, [pc, #320]	@ (8002ac0 <HAL_RCC_ClockConfig+0x1c4>)
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	494d      	ldr	r1, [pc, #308]	@ (8002ac0 <HAL_RCC_ClockConfig+0x1c4>)
 800298a:	4313      	orrs	r3, r2
 800298c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f003 0301 	and.w	r3, r3, #1
 8002996:	2b00      	cmp	r3, #0
 8002998:	d040      	beq.n	8002a1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	2b01      	cmp	r3, #1
 80029a0:	d107      	bne.n	80029b2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029a2:	4b47      	ldr	r3, [pc, #284]	@ (8002ac0 <HAL_RCC_ClockConfig+0x1c4>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d115      	bne.n	80029da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	e07f      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	d107      	bne.n	80029ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029ba:	4b41      	ldr	r3, [pc, #260]	@ (8002ac0 <HAL_RCC_ClockConfig+0x1c4>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d109      	bne.n	80029da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e073      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029ca:	4b3d      	ldr	r3, [pc, #244]	@ (8002ac0 <HAL_RCC_ClockConfig+0x1c4>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f003 0302 	and.w	r3, r3, #2
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d101      	bne.n	80029da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029d6:	2301      	movs	r3, #1
 80029d8:	e06b      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029da:	4b39      	ldr	r3, [pc, #228]	@ (8002ac0 <HAL_RCC_ClockConfig+0x1c4>)
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	f023 0203 	bic.w	r2, r3, #3
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	4936      	ldr	r1, [pc, #216]	@ (8002ac0 <HAL_RCC_ClockConfig+0x1c4>)
 80029e8:	4313      	orrs	r3, r2
 80029ea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029ec:	f7fe fb38 	bl	8001060 <HAL_GetTick>
 80029f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029f2:	e00a      	b.n	8002a0a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029f4:	f7fe fb34 	bl	8001060 <HAL_GetTick>
 80029f8:	4602      	mov	r2, r0
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	1ad3      	subs	r3, r2, r3
 80029fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d901      	bls.n	8002a0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a06:	2303      	movs	r3, #3
 8002a08:	e053      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a0a:	4b2d      	ldr	r3, [pc, #180]	@ (8002ac0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	f003 020c 	and.w	r2, r3, #12
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d1eb      	bne.n	80029f4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a1c:	4b27      	ldr	r3, [pc, #156]	@ (8002abc <HAL_RCC_ClockConfig+0x1c0>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f003 0307 	and.w	r3, r3, #7
 8002a24:	683a      	ldr	r2, [r7, #0]
 8002a26:	429a      	cmp	r2, r3
 8002a28:	d210      	bcs.n	8002a4c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a2a:	4b24      	ldr	r3, [pc, #144]	@ (8002abc <HAL_RCC_ClockConfig+0x1c0>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f023 0207 	bic.w	r2, r3, #7
 8002a32:	4922      	ldr	r1, [pc, #136]	@ (8002abc <HAL_RCC_ClockConfig+0x1c0>)
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	4313      	orrs	r3, r2
 8002a38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a3a:	4b20      	ldr	r3, [pc, #128]	@ (8002abc <HAL_RCC_ClockConfig+0x1c0>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f003 0307 	and.w	r3, r3, #7
 8002a42:	683a      	ldr	r2, [r7, #0]
 8002a44:	429a      	cmp	r2, r3
 8002a46:	d001      	beq.n	8002a4c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	e032      	b.n	8002ab2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 0304 	and.w	r3, r3, #4
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d008      	beq.n	8002a6a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a58:	4b19      	ldr	r3, [pc, #100]	@ (8002ac0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	4916      	ldr	r1, [pc, #88]	@ (8002ac0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a66:	4313      	orrs	r3, r2
 8002a68:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f003 0308 	and.w	r3, r3, #8
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d009      	beq.n	8002a8a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002a76:	4b12      	ldr	r3, [pc, #72]	@ (8002ac0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	691b      	ldr	r3, [r3, #16]
 8002a82:	00db      	lsls	r3, r3, #3
 8002a84:	490e      	ldr	r1, [pc, #56]	@ (8002ac0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a86:	4313      	orrs	r3, r2
 8002a88:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002a8a:	f000 f821 	bl	8002ad0 <HAL_RCC_GetSysClockFreq>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	4b0b      	ldr	r3, [pc, #44]	@ (8002ac0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	091b      	lsrs	r3, r3, #4
 8002a96:	f003 030f 	and.w	r3, r3, #15
 8002a9a:	490a      	ldr	r1, [pc, #40]	@ (8002ac4 <HAL_RCC_ClockConfig+0x1c8>)
 8002a9c:	5ccb      	ldrb	r3, [r1, r3]
 8002a9e:	fa22 f303 	lsr.w	r3, r2, r3
 8002aa2:	4a09      	ldr	r2, [pc, #36]	@ (8002ac8 <HAL_RCC_ClockConfig+0x1cc>)
 8002aa4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002aa6:	4b09      	ldr	r3, [pc, #36]	@ (8002acc <HAL_RCC_ClockConfig+0x1d0>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f7fe fa96 	bl	8000fdc <HAL_InitTick>

  return HAL_OK;
 8002ab0:	2300      	movs	r3, #0
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	3710      	adds	r7, #16
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	40022000 	.word	0x40022000
 8002ac0:	40021000 	.word	0x40021000
 8002ac4:	0800410c 	.word	0x0800410c
 8002ac8:	20000020 	.word	0x20000020
 8002acc:	20000024 	.word	0x20000024

08002ad0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b087      	sub	sp, #28
 8002ad4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	60fb      	str	r3, [r7, #12]
 8002ada:	2300      	movs	r3, #0
 8002adc:	60bb      	str	r3, [r7, #8]
 8002ade:	2300      	movs	r3, #0
 8002ae0:	617b      	str	r3, [r7, #20]
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002aea:	4b1e      	ldr	r3, [pc, #120]	@ (8002b64 <HAL_RCC_GetSysClockFreq+0x94>)
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	f003 030c 	and.w	r3, r3, #12
 8002af6:	2b04      	cmp	r3, #4
 8002af8:	d002      	beq.n	8002b00 <HAL_RCC_GetSysClockFreq+0x30>
 8002afa:	2b08      	cmp	r3, #8
 8002afc:	d003      	beq.n	8002b06 <HAL_RCC_GetSysClockFreq+0x36>
 8002afe:	e027      	b.n	8002b50 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002b00:	4b19      	ldr	r3, [pc, #100]	@ (8002b68 <HAL_RCC_GetSysClockFreq+0x98>)
 8002b02:	613b      	str	r3, [r7, #16]
      break;
 8002b04:	e027      	b.n	8002b56 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	0c9b      	lsrs	r3, r3, #18
 8002b0a:	f003 030f 	and.w	r3, r3, #15
 8002b0e:	4a17      	ldr	r2, [pc, #92]	@ (8002b6c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002b10:	5cd3      	ldrb	r3, [r2, r3]
 8002b12:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d010      	beq.n	8002b40 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002b1e:	4b11      	ldr	r3, [pc, #68]	@ (8002b64 <HAL_RCC_GetSysClockFreq+0x94>)
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	0c5b      	lsrs	r3, r3, #17
 8002b24:	f003 0301 	and.w	r3, r3, #1
 8002b28:	4a11      	ldr	r2, [pc, #68]	@ (8002b70 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002b2a:	5cd3      	ldrb	r3, [r2, r3]
 8002b2c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	4a0d      	ldr	r2, [pc, #52]	@ (8002b68 <HAL_RCC_GetSysClockFreq+0x98>)
 8002b32:	fb03 f202 	mul.w	r2, r3, r2
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b3c:	617b      	str	r3, [r7, #20]
 8002b3e:	e004      	b.n	8002b4a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	4a0c      	ldr	r2, [pc, #48]	@ (8002b74 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002b44:	fb02 f303 	mul.w	r3, r2, r3
 8002b48:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	613b      	str	r3, [r7, #16]
      break;
 8002b4e:	e002      	b.n	8002b56 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002b50:	4b05      	ldr	r3, [pc, #20]	@ (8002b68 <HAL_RCC_GetSysClockFreq+0x98>)
 8002b52:	613b      	str	r3, [r7, #16]
      break;
 8002b54:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b56:	693b      	ldr	r3, [r7, #16]
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	371c      	adds	r7, #28
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bc80      	pop	{r7}
 8002b60:	4770      	bx	lr
 8002b62:	bf00      	nop
 8002b64:	40021000 	.word	0x40021000
 8002b68:	007a1200 	.word	0x007a1200
 8002b6c:	08004124 	.word	0x08004124
 8002b70:	08004134 	.word	0x08004134
 8002b74:	003d0900 	.word	0x003d0900

08002b78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b7c:	4b02      	ldr	r3, [pc, #8]	@ (8002b88 <HAL_RCC_GetHCLKFreq+0x10>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bc80      	pop	{r7}
 8002b86:	4770      	bx	lr
 8002b88:	20000020 	.word	0x20000020

08002b8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002b90:	f7ff fff2 	bl	8002b78 <HAL_RCC_GetHCLKFreq>
 8002b94:	4602      	mov	r2, r0
 8002b96:	4b05      	ldr	r3, [pc, #20]	@ (8002bac <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	0adb      	lsrs	r3, r3, #11
 8002b9c:	f003 0307 	and.w	r3, r3, #7
 8002ba0:	4903      	ldr	r1, [pc, #12]	@ (8002bb0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ba2:	5ccb      	ldrb	r3, [r1, r3]
 8002ba4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	bd80      	pop	{r7, pc}
 8002bac:	40021000 	.word	0x40021000
 8002bb0:	0800411c 	.word	0x0800411c

08002bb4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b085      	sub	sp, #20
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002bbc:	4b0a      	ldr	r3, [pc, #40]	@ (8002be8 <RCC_Delay+0x34>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a0a      	ldr	r2, [pc, #40]	@ (8002bec <RCC_Delay+0x38>)
 8002bc2:	fba2 2303 	umull	r2, r3, r2, r3
 8002bc6:	0a5b      	lsrs	r3, r3, #9
 8002bc8:	687a      	ldr	r2, [r7, #4]
 8002bca:	fb02 f303 	mul.w	r3, r2, r3
 8002bce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002bd0:	bf00      	nop
  }
  while (Delay --);
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	1e5a      	subs	r2, r3, #1
 8002bd6:	60fa      	str	r2, [r7, #12]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d1f9      	bne.n	8002bd0 <RCC_Delay+0x1c>
}
 8002bdc:	bf00      	nop
 8002bde:	bf00      	nop
 8002be0:	3714      	adds	r7, #20
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bc80      	pop	{r7}
 8002be6:	4770      	bx	lr
 8002be8:	20000020 	.word	0x20000020
 8002bec:	10624dd3 	.word	0x10624dd3

08002bf0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b086      	sub	sp, #24
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	613b      	str	r3, [r7, #16]
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f003 0301 	and.w	r3, r3, #1
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d07d      	beq.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c10:	4b4f      	ldr	r3, [pc, #316]	@ (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c12:	69db      	ldr	r3, [r3, #28]
 8002c14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d10d      	bne.n	8002c38 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c1c:	4b4c      	ldr	r3, [pc, #304]	@ (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c1e:	69db      	ldr	r3, [r3, #28]
 8002c20:	4a4b      	ldr	r2, [pc, #300]	@ (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c22:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c26:	61d3      	str	r3, [r2, #28]
 8002c28:	4b49      	ldr	r3, [pc, #292]	@ (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c2a:	69db      	ldr	r3, [r3, #28]
 8002c2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c30:	60bb      	str	r3, [r7, #8]
 8002c32:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c34:	2301      	movs	r3, #1
 8002c36:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c38:	4b46      	ldr	r3, [pc, #280]	@ (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d118      	bne.n	8002c76 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c44:	4b43      	ldr	r3, [pc, #268]	@ (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a42      	ldr	r2, [pc, #264]	@ (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c4e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c50:	f7fe fa06 	bl	8001060 <HAL_GetTick>
 8002c54:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c56:	e008      	b.n	8002c6a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c58:	f7fe fa02 	bl	8001060 <HAL_GetTick>
 8002c5c:	4602      	mov	r2, r0
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	1ad3      	subs	r3, r2, r3
 8002c62:	2b64      	cmp	r3, #100	@ 0x64
 8002c64:	d901      	bls.n	8002c6a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002c66:	2303      	movs	r3, #3
 8002c68:	e06d      	b.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c6a:	4b3a      	ldr	r3, [pc, #232]	@ (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d0f0      	beq.n	8002c58 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002c76:	4b36      	ldr	r3, [pc, #216]	@ (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c78:	6a1b      	ldr	r3, [r3, #32]
 8002c7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c7e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d02e      	beq.n	8002ce4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c8e:	68fa      	ldr	r2, [r7, #12]
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d027      	beq.n	8002ce4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002c94:	4b2e      	ldr	r3, [pc, #184]	@ (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c96:	6a1b      	ldr	r3, [r3, #32]
 8002c98:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002c9c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002c9e:	4b2e      	ldr	r3, [pc, #184]	@ (8002d58 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002ca4:	4b2c      	ldr	r3, [pc, #176]	@ (8002d58 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002caa:	4a29      	ldr	r2, [pc, #164]	@ (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	f003 0301 	and.w	r3, r3, #1
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d014      	beq.n	8002ce4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cba:	f7fe f9d1 	bl	8001060 <HAL_GetTick>
 8002cbe:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cc0:	e00a      	b.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cc2:	f7fe f9cd 	bl	8001060 <HAL_GetTick>
 8002cc6:	4602      	mov	r2, r0
 8002cc8:	693b      	ldr	r3, [r7, #16]
 8002cca:	1ad3      	subs	r3, r2, r3
 8002ccc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d901      	bls.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002cd4:	2303      	movs	r3, #3
 8002cd6:	e036      	b.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cd8:	4b1d      	ldr	r3, [pc, #116]	@ (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cda:	6a1b      	ldr	r3, [r3, #32]
 8002cdc:	f003 0302 	and.w	r3, r3, #2
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d0ee      	beq.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ce4:	4b1a      	ldr	r3, [pc, #104]	@ (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ce6:	6a1b      	ldr	r3, [r3, #32]
 8002ce8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	4917      	ldr	r1, [pc, #92]	@ (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002cf6:	7dfb      	ldrb	r3, [r7, #23]
 8002cf8:	2b01      	cmp	r3, #1
 8002cfa:	d105      	bne.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cfc:	4b14      	ldr	r3, [pc, #80]	@ (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cfe:	69db      	ldr	r3, [r3, #28]
 8002d00:	4a13      	ldr	r2, [pc, #76]	@ (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d06:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f003 0302 	and.w	r3, r3, #2
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d008      	beq.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002d14:	4b0e      	ldr	r3, [pc, #56]	@ (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	490b      	ldr	r1, [pc, #44]	@ (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d22:	4313      	orrs	r3, r2
 8002d24:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 0310 	and.w	r3, r3, #16
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d008      	beq.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002d32:	4b07      	ldr	r3, [pc, #28]	@ (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	68db      	ldr	r3, [r3, #12]
 8002d3e:	4904      	ldr	r1, [pc, #16]	@ (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d40:	4313      	orrs	r3, r2
 8002d42:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002d44:	2300      	movs	r3, #0
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	3718      	adds	r7, #24
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	40021000 	.word	0x40021000
 8002d54:	40007000 	.word	0x40007000
 8002d58:	42420440 	.word	0x42420440

08002d5c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b088      	sub	sp, #32
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8002d64:	2300      	movs	r3, #0
 8002d66:	617b      	str	r3, [r7, #20]
 8002d68:	2300      	movs	r3, #0
 8002d6a:	61fb      	str	r3, [r7, #28]
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8002d70:	2300      	movs	r3, #0
 8002d72:	60fb      	str	r3, [r7, #12]
 8002d74:	2300      	movs	r3, #0
 8002d76:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2b10      	cmp	r3, #16
 8002d7c:	d00a      	beq.n	8002d94 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2b10      	cmp	r3, #16
 8002d82:	f200 808a 	bhi.w	8002e9a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2b01      	cmp	r3, #1
 8002d8a:	d045      	beq.n	8002e18 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2b02      	cmp	r3, #2
 8002d90:	d075      	beq.n	8002e7e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8002d92:	e082      	b.n	8002e9a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8002d94:	4b46      	ldr	r3, [pc, #280]	@ (8002eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8002d9a:	4b45      	ldr	r3, [pc, #276]	@ (8002eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d07b      	beq.n	8002e9e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	0c9b      	lsrs	r3, r3, #18
 8002daa:	f003 030f 	and.w	r3, r3, #15
 8002dae:	4a41      	ldr	r2, [pc, #260]	@ (8002eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8002db0:	5cd3      	ldrb	r3, [r2, r3]
 8002db2:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d015      	beq.n	8002dea <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002dbe:	4b3c      	ldr	r3, [pc, #240]	@ (8002eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	0c5b      	lsrs	r3, r3, #17
 8002dc4:	f003 0301 	and.w	r3, r3, #1
 8002dc8:	4a3b      	ldr	r2, [pc, #236]	@ (8002eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8002dca:	5cd3      	ldrb	r3, [r2, r3]
 8002dcc:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d00d      	beq.n	8002df4 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8002dd8:	4a38      	ldr	r2, [pc, #224]	@ (8002ebc <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	fbb2 f2f3 	udiv	r2, r2, r3
 8002de0:	693b      	ldr	r3, [r7, #16]
 8002de2:	fb02 f303 	mul.w	r3, r2, r3
 8002de6:	61fb      	str	r3, [r7, #28]
 8002de8:	e004      	b.n	8002df4 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002dea:	693b      	ldr	r3, [r7, #16]
 8002dec:	4a34      	ldr	r2, [pc, #208]	@ (8002ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8002dee:	fb02 f303 	mul.w	r3, r2, r3
 8002df2:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002df4:	4b2e      	ldr	r3, [pc, #184]	@ (8002eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002dfc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e00:	d102      	bne.n	8002e08 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8002e02:	69fb      	ldr	r3, [r7, #28]
 8002e04:	61bb      	str	r3, [r7, #24]
      break;
 8002e06:	e04a      	b.n	8002e9e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8002e08:	69fb      	ldr	r3, [r7, #28]
 8002e0a:	005b      	lsls	r3, r3, #1
 8002e0c:	4a2d      	ldr	r2, [pc, #180]	@ (8002ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002e0e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e12:	085b      	lsrs	r3, r3, #1
 8002e14:	61bb      	str	r3, [r7, #24]
      break;
 8002e16:	e042      	b.n	8002e9e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8002e18:	4b25      	ldr	r3, [pc, #148]	@ (8002eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002e1a:	6a1b      	ldr	r3, [r3, #32]
 8002e1c:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e28:	d108      	bne.n	8002e3c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	f003 0302 	and.w	r3, r3, #2
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d003      	beq.n	8002e3c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8002e34:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002e38:	61bb      	str	r3, [r7, #24]
 8002e3a:	e01f      	b.n	8002e7c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e42:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e46:	d109      	bne.n	8002e5c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8002e48:	4b19      	ldr	r3, [pc, #100]	@ (8002eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e4c:	f003 0302 	and.w	r3, r3, #2
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d003      	beq.n	8002e5c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8002e54:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8002e58:	61bb      	str	r3, [r7, #24]
 8002e5a:	e00f      	b.n	8002e7c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e62:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002e66:	d11c      	bne.n	8002ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002e68:	4b11      	ldr	r3, [pc, #68]	@ (8002eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d016      	beq.n	8002ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8002e74:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8002e78:	61bb      	str	r3, [r7, #24]
      break;
 8002e7a:	e012      	b.n	8002ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002e7c:	e011      	b.n	8002ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002e7e:	f7ff fe85 	bl	8002b8c <HAL_RCC_GetPCLK2Freq>
 8002e82:	4602      	mov	r2, r0
 8002e84:	4b0a      	ldr	r3, [pc, #40]	@ (8002eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	0b9b      	lsrs	r3, r3, #14
 8002e8a:	f003 0303 	and.w	r3, r3, #3
 8002e8e:	3301      	adds	r3, #1
 8002e90:	005b      	lsls	r3, r3, #1
 8002e92:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e96:	61bb      	str	r3, [r7, #24]
      break;
 8002e98:	e004      	b.n	8002ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002e9a:	bf00      	nop
 8002e9c:	e002      	b.n	8002ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002e9e:	bf00      	nop
 8002ea0:	e000      	b.n	8002ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002ea2:	bf00      	nop
    }
  }
  return (frequency);
 8002ea4:	69bb      	ldr	r3, [r7, #24]
}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	3720      	adds	r7, #32
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	40021000 	.word	0x40021000
 8002eb4:	08004138 	.word	0x08004138
 8002eb8:	08004148 	.word	0x08004148
 8002ebc:	007a1200 	.word	0x007a1200
 8002ec0:	003d0900 	.word	0x003d0900
 8002ec4:	aaaaaaab 	.word	0xaaaaaaab

08002ec8 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b084      	sub	sp, #16
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d101      	bne.n	8002ede <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e07a      	b.n	8002fd4 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	7c5b      	ldrb	r3, [r3, #17]
 8002ee2:	b2db      	uxtb	r3, r3
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d105      	bne.n	8002ef4 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2200      	movs	r2, #0
 8002eec:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8002eee:	6878      	ldr	r0, [r7, #4]
 8002ef0:	f7fd ff2e 	bl	8000d50 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2202      	movs	r2, #2
 8002ef8:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002efa:	6878      	ldr	r0, [r7, #4]
 8002efc:	f000 fb1d 	bl	800353a <HAL_RTC_WaitForSynchro>
 8002f00:	4603      	mov	r3, r0
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d004      	beq.n	8002f10 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2204      	movs	r2, #4
 8002f0a:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e061      	b.n	8002fd4 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002f10:	6878      	ldr	r0, [r7, #4]
 8002f12:	f000 fbd6 	bl	80036c2 <RTC_EnterInitMode>
 8002f16:	4603      	mov	r3, r0
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d004      	beq.n	8002f26 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2204      	movs	r2, #4
 8002f20:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	e056      	b.n	8002fd4 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	685a      	ldr	r2, [r3, #4]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f022 0207 	bic.w	r2, r2, #7
 8002f34:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d005      	beq.n	8002f4a <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8002f3e:	4b27      	ldr	r3, [pc, #156]	@ (8002fdc <HAL_RTC_Init+0x114>)
 8002f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f42:	4a26      	ldr	r2, [pc, #152]	@ (8002fdc <HAL_RTC_Init+0x114>)
 8002f44:	f023 0301 	bic.w	r3, r3, #1
 8002f48:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8002f4a:	4b24      	ldr	r3, [pc, #144]	@ (8002fdc <HAL_RTC_Init+0x114>)
 8002f4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f4e:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	689b      	ldr	r3, [r3, #8]
 8002f56:	4921      	ldr	r1, [pc, #132]	@ (8002fdc <HAL_RTC_Init+0x114>)
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002f64:	d003      	beq.n	8002f6e <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	60fb      	str	r3, [r7, #12]
 8002f6c:	e00e      	b.n	8002f8c <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8002f6e:	2001      	movs	r0, #1
 8002f70:	f7ff fef4 	bl	8002d5c <HAL_RCCEx_GetPeriphCLKFreq>
 8002f74:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d104      	bne.n	8002f86 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2204      	movs	r2, #4
 8002f80:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8002f82:	2301      	movs	r3, #1
 8002f84:	e026      	b.n	8002fd4 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	3b01      	subs	r3, #1
 8002f8a:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	0c1a      	lsrs	r2, r3, #16
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f002 020f 	and.w	r2, r2, #15
 8002f98:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	68fa      	ldr	r2, [r7, #12]
 8002fa0:	b292      	uxth	r2, r2
 8002fa2:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8002fa4:	6878      	ldr	r0, [r7, #4]
 8002fa6:	f000 fbb4 	bl	8003712 <RTC_ExitInitMode>
 8002faa:	4603      	mov	r3, r0
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d004      	beq.n	8002fba <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2204      	movs	r2, #4
 8002fb4:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e00c      	b.n	8002fd4 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2201      	movs	r2, #1
 8002fca:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2201      	movs	r2, #1
 8002fd0:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8002fd2:	2300      	movs	r3, #0
  }
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	3710      	adds	r7, #16
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}
 8002fdc:	40006c00 	.word	0x40006c00

08002fe0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002fe0:	b590      	push	{r4, r7, lr}
 8002fe2:	b087      	sub	sp, #28
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	60f8      	str	r0, [r7, #12]
 8002fe8:	60b9      	str	r1, [r7, #8]
 8002fea:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8002fec:	2300      	movs	r3, #0
 8002fee:	617b      	str	r3, [r7, #20]
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d002      	beq.n	8003000 <HAL_RTC_SetTime+0x20>
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d101      	bne.n	8003004 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	e080      	b.n	8003106 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	7c1b      	ldrb	r3, [r3, #16]
 8003008:	2b01      	cmp	r3, #1
 800300a:	d101      	bne.n	8003010 <HAL_RTC_SetTime+0x30>
 800300c:	2302      	movs	r3, #2
 800300e:	e07a      	b.n	8003106 <HAL_RTC_SetTime+0x126>
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	2201      	movs	r2, #1
 8003014:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	2202      	movs	r2, #2
 800301a:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d113      	bne.n	800304a <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	781b      	ldrb	r3, [r3, #0]
 8003026:	461a      	mov	r2, r3
 8003028:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 800302c:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	785b      	ldrb	r3, [r3, #1]
 8003034:	4619      	mov	r1, r3
 8003036:	460b      	mov	r3, r1
 8003038:	011b      	lsls	r3, r3, #4
 800303a:	1a5b      	subs	r3, r3, r1
 800303c:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800303e:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8003040:	68ba      	ldr	r2, [r7, #8]
 8003042:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003044:	4413      	add	r3, r2
 8003046:	617b      	str	r3, [r7, #20]
 8003048:	e01e      	b.n	8003088 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	781b      	ldrb	r3, [r3, #0]
 800304e:	4618      	mov	r0, r3
 8003050:	f000 fba4 	bl	800379c <RTC_Bcd2ToByte>
 8003054:	4603      	mov	r3, r0
 8003056:	461a      	mov	r2, r3
 8003058:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 800305c:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	785b      	ldrb	r3, [r3, #1]
 8003064:	4618      	mov	r0, r3
 8003066:	f000 fb99 	bl	800379c <RTC_Bcd2ToByte>
 800306a:	4603      	mov	r3, r0
 800306c:	461a      	mov	r2, r3
 800306e:	4613      	mov	r3, r2
 8003070:	011b      	lsls	r3, r3, #4
 8003072:	1a9b      	subs	r3, r3, r2
 8003074:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003076:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	789b      	ldrb	r3, [r3, #2]
 800307c:	4618      	mov	r0, r3
 800307e:	f000 fb8d 	bl	800379c <RTC_Bcd2ToByte>
 8003082:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003084:	4423      	add	r3, r4
 8003086:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003088:	6979      	ldr	r1, [r7, #20]
 800308a:	68f8      	ldr	r0, [r7, #12]
 800308c:	f000 fab2 	bl	80035f4 <RTC_WriteTimeCounter>
 8003090:	4603      	mov	r3, r0
 8003092:	2b00      	cmp	r3, #0
 8003094:	d007      	beq.n	80030a6 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2204      	movs	r2, #4
 800309a:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2200      	movs	r2, #0
 80030a0:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	e02f      	b.n	8003106 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	685a      	ldr	r2, [r3, #4]
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f022 0205 	bic.w	r2, r2, #5
 80030b4:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80030b6:	68f8      	ldr	r0, [r7, #12]
 80030b8:	f000 fac3 	bl	8003642 <RTC_ReadAlarmCounter>
 80030bc:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80030be:	693b      	ldr	r3, [r7, #16]
 80030c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80030c4:	d018      	beq.n	80030f8 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 80030c6:	693a      	ldr	r2, [r7, #16]
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	429a      	cmp	r2, r3
 80030cc:	d214      	bcs.n	80030f8 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 80030d4:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80030d8:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80030da:	6939      	ldr	r1, [r7, #16]
 80030dc:	68f8      	ldr	r0, [r7, #12]
 80030de:	f000 fac9 	bl	8003674 <RTC_WriteAlarmCounter>
 80030e2:	4603      	mov	r3, r0
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d007      	beq.n	80030f8 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	2204      	movs	r2, #4
 80030ec:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2200      	movs	r2, #0
 80030f2:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 80030f4:	2301      	movs	r3, #1
 80030f6:	e006      	b.n	8003106 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	2201      	movs	r2, #1
 80030fc:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	2200      	movs	r2, #0
 8003102:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8003104:	2300      	movs	r3, #0
  }
}
 8003106:	4618      	mov	r0, r3
 8003108:	371c      	adds	r7, #28
 800310a:	46bd      	mov	sp, r7
 800310c:	bd90      	pop	{r4, r7, pc}
	...

08003110 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b088      	sub	sp, #32
 8003114:	af00      	add	r7, sp, #0
 8003116:	60f8      	str	r0, [r7, #12]
 8003118:	60b9      	str	r1, [r7, #8]
 800311a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 800311c:	2300      	movs	r3, #0
 800311e:	61bb      	str	r3, [r7, #24]
 8003120:	2300      	movs	r3, #0
 8003122:	61fb      	str	r3, [r7, #28]
 8003124:	2300      	movs	r3, #0
 8003126:	617b      	str	r3, [r7, #20]
 8003128:	2300      	movs	r3, #0
 800312a:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d002      	beq.n	8003138 <HAL_RTC_GetTime+0x28>
 8003132:	68bb      	ldr	r3, [r7, #8]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d101      	bne.n	800313c <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	e0b5      	b.n	80032a8 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	f003 0304 	and.w	r3, r3, #4
 8003146:	2b00      	cmp	r3, #0
 8003148:	d001      	beq.n	800314e <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	e0ac      	b.n	80032a8 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800314e:	68f8      	ldr	r0, [r7, #12]
 8003150:	f000 fa20 	bl	8003594 <RTC_ReadTimeCounter>
 8003154:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8003156:	69bb      	ldr	r3, [r7, #24]
 8003158:	4a55      	ldr	r2, [pc, #340]	@ (80032b0 <HAL_RTC_GetTime+0x1a0>)
 800315a:	fba2 2303 	umull	r2, r3, r2, r3
 800315e:	0adb      	lsrs	r3, r3, #11
 8003160:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8003162:	69ba      	ldr	r2, [r7, #24]
 8003164:	4b52      	ldr	r3, [pc, #328]	@ (80032b0 <HAL_RTC_GetTime+0x1a0>)
 8003166:	fba3 1302 	umull	r1, r3, r3, r2
 800316a:	0adb      	lsrs	r3, r3, #11
 800316c:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8003170:	fb01 f303 	mul.w	r3, r1, r3
 8003174:	1ad3      	subs	r3, r2, r3
 8003176:	4a4f      	ldr	r2, [pc, #316]	@ (80032b4 <HAL_RTC_GetTime+0x1a4>)
 8003178:	fba2 2303 	umull	r2, r3, r2, r3
 800317c:	095b      	lsrs	r3, r3, #5
 800317e:	b2da      	uxtb	r2, r3
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8003184:	69bb      	ldr	r3, [r7, #24]
 8003186:	4a4a      	ldr	r2, [pc, #296]	@ (80032b0 <HAL_RTC_GetTime+0x1a0>)
 8003188:	fba2 1203 	umull	r1, r2, r2, r3
 800318c:	0ad2      	lsrs	r2, r2, #11
 800318e:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8003192:	fb01 f202 	mul.w	r2, r1, r2
 8003196:	1a9a      	subs	r2, r3, r2
 8003198:	4b46      	ldr	r3, [pc, #280]	@ (80032b4 <HAL_RTC_GetTime+0x1a4>)
 800319a:	fba3 1302 	umull	r1, r3, r3, r2
 800319e:	0959      	lsrs	r1, r3, #5
 80031a0:	460b      	mov	r3, r1
 80031a2:	011b      	lsls	r3, r3, #4
 80031a4:	1a5b      	subs	r3, r3, r1
 80031a6:	009b      	lsls	r3, r3, #2
 80031a8:	1ad1      	subs	r1, r2, r3
 80031aa:	b2ca      	uxtb	r2, r1
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 80031b0:	693b      	ldr	r3, [r7, #16]
 80031b2:	2b17      	cmp	r3, #23
 80031b4:	d955      	bls.n	8003262 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 80031b6:	693b      	ldr	r3, [r7, #16]
 80031b8:	4a3f      	ldr	r2, [pc, #252]	@ (80032b8 <HAL_RTC_GetTime+0x1a8>)
 80031ba:	fba2 2303 	umull	r2, r3, r2, r3
 80031be:	091b      	lsrs	r3, r3, #4
 80031c0:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 80031c2:	6939      	ldr	r1, [r7, #16]
 80031c4:	4b3c      	ldr	r3, [pc, #240]	@ (80032b8 <HAL_RTC_GetTime+0x1a8>)
 80031c6:	fba3 2301 	umull	r2, r3, r3, r1
 80031ca:	091a      	lsrs	r2, r3, #4
 80031cc:	4613      	mov	r3, r2
 80031ce:	005b      	lsls	r3, r3, #1
 80031d0:	4413      	add	r3, r2
 80031d2:	00db      	lsls	r3, r3, #3
 80031d4:	1aca      	subs	r2, r1, r3
 80031d6:	b2d2      	uxtb	r2, r2
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80031dc:	68f8      	ldr	r0, [r7, #12]
 80031de:	f000 fa30 	bl	8003642 <RTC_ReadAlarmCounter>
 80031e2:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 80031e4:	69fb      	ldr	r3, [r7, #28]
 80031e6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80031ea:	d008      	beq.n	80031fe <HAL_RTC_GetTime+0xee>
 80031ec:	69fa      	ldr	r2, [r7, #28]
 80031ee:	69bb      	ldr	r3, [r7, #24]
 80031f0:	429a      	cmp	r2, r3
 80031f2:	d904      	bls.n	80031fe <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 80031f4:	69fa      	ldr	r2, [r7, #28]
 80031f6:	69bb      	ldr	r3, [r7, #24]
 80031f8:	1ad3      	subs	r3, r2, r3
 80031fa:	61fb      	str	r3, [r7, #28]
 80031fc:	e002      	b.n	8003204 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 80031fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003202:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	4a2d      	ldr	r2, [pc, #180]	@ (80032bc <HAL_RTC_GetTime+0x1ac>)
 8003208:	fb02 f303 	mul.w	r3, r2, r3
 800320c:	69ba      	ldr	r2, [r7, #24]
 800320e:	1ad3      	subs	r3, r2, r3
 8003210:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003212:	69b9      	ldr	r1, [r7, #24]
 8003214:	68f8      	ldr	r0, [r7, #12]
 8003216:	f000 f9ed 	bl	80035f4 <RTC_WriteTimeCounter>
 800321a:	4603      	mov	r3, r0
 800321c:	2b00      	cmp	r3, #0
 800321e:	d001      	beq.n	8003224 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8003220:	2301      	movs	r3, #1
 8003222:	e041      	b.n	80032a8 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003224:	69fb      	ldr	r3, [r7, #28]
 8003226:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800322a:	d00c      	beq.n	8003246 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 800322c:	69fa      	ldr	r2, [r7, #28]
 800322e:	69bb      	ldr	r3, [r7, #24]
 8003230:	4413      	add	r3, r2
 8003232:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003234:	69f9      	ldr	r1, [r7, #28]
 8003236:	68f8      	ldr	r0, [r7, #12]
 8003238:	f000 fa1c 	bl	8003674 <RTC_WriteAlarmCounter>
 800323c:	4603      	mov	r3, r0
 800323e:	2b00      	cmp	r3, #0
 8003240:	d00a      	beq.n	8003258 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8003242:	2301      	movs	r3, #1
 8003244:	e030      	b.n	80032a8 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003246:	69f9      	ldr	r1, [r7, #28]
 8003248:	68f8      	ldr	r0, [r7, #12]
 800324a:	f000 fa13 	bl	8003674 <RTC_WriteAlarmCounter>
 800324e:	4603      	mov	r3, r0
 8003250:	2b00      	cmp	r3, #0
 8003252:	d001      	beq.n	8003258 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8003254:	2301      	movs	r3, #1
 8003256:	e027      	b.n	80032a8 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8003258:	6979      	ldr	r1, [r7, #20]
 800325a:	68f8      	ldr	r0, [r7, #12]
 800325c:	f000 fabb 	bl	80037d6 <RTC_DateUpdate>
 8003260:	e003      	b.n	800326a <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	b2da      	uxtb	r2, r3
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d01a      	beq.n	80032a6 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8003270:	68bb      	ldr	r3, [r7, #8]
 8003272:	781b      	ldrb	r3, [r3, #0]
 8003274:	4618      	mov	r0, r3
 8003276:	f000 fa74 	bl	8003762 <RTC_ByteToBcd2>
 800327a:	4603      	mov	r3, r0
 800327c:	461a      	mov	r2, r3
 800327e:	68bb      	ldr	r3, [r7, #8]
 8003280:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8003282:	68bb      	ldr	r3, [r7, #8]
 8003284:	785b      	ldrb	r3, [r3, #1]
 8003286:	4618      	mov	r0, r3
 8003288:	f000 fa6b 	bl	8003762 <RTC_ByteToBcd2>
 800328c:	4603      	mov	r3, r0
 800328e:	461a      	mov	r2, r3
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	789b      	ldrb	r3, [r3, #2]
 8003298:	4618      	mov	r0, r3
 800329a:	f000 fa62 	bl	8003762 <RTC_ByteToBcd2>
 800329e:	4603      	mov	r3, r0
 80032a0:	461a      	mov	r2, r3
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80032a6:	2300      	movs	r3, #0
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	3720      	adds	r7, #32
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	91a2b3c5 	.word	0x91a2b3c5
 80032b4:	88888889 	.word	0x88888889
 80032b8:	aaaaaaab 	.word	0xaaaaaaab
 80032bc:	00015180 	.word	0x00015180

080032c0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b088      	sub	sp, #32
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	60f8      	str	r0, [r7, #12]
 80032c8:	60b9      	str	r1, [r7, #8]
 80032ca:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 80032cc:	2300      	movs	r3, #0
 80032ce:	61fb      	str	r3, [r7, #28]
 80032d0:	2300      	movs	r3, #0
 80032d2:	61bb      	str	r3, [r7, #24]
 80032d4:	2300      	movs	r3, #0
 80032d6:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d002      	beq.n	80032e4 <HAL_RTC_SetDate+0x24>
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d101      	bne.n	80032e8 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 80032e4:	2301      	movs	r3, #1
 80032e6:	e097      	b.n	8003418 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	7c1b      	ldrb	r3, [r3, #16]
 80032ec:	2b01      	cmp	r3, #1
 80032ee:	d101      	bne.n	80032f4 <HAL_RTC_SetDate+0x34>
 80032f0:	2302      	movs	r3, #2
 80032f2:	e091      	b.n	8003418 <HAL_RTC_SetDate+0x158>
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2201      	movs	r2, #1
 80032f8:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2202      	movs	r2, #2
 80032fe:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d10c      	bne.n	8003320 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	78da      	ldrb	r2, [r3, #3]
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	785a      	ldrb	r2, [r3, #1]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	789a      	ldrb	r2, [r3, #2]
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	739a      	strb	r2, [r3, #14]
 800331e:	e01a      	b.n	8003356 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8003320:	68bb      	ldr	r3, [r7, #8]
 8003322:	78db      	ldrb	r3, [r3, #3]
 8003324:	4618      	mov	r0, r3
 8003326:	f000 fa39 	bl	800379c <RTC_Bcd2ToByte>
 800332a:	4603      	mov	r3, r0
 800332c:	461a      	mov	r2, r3
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	785b      	ldrb	r3, [r3, #1]
 8003336:	4618      	mov	r0, r3
 8003338:	f000 fa30 	bl	800379c <RTC_Bcd2ToByte>
 800333c:	4603      	mov	r3, r0
 800333e:	461a      	mov	r2, r3
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	789b      	ldrb	r3, [r3, #2]
 8003348:	4618      	mov	r0, r3
 800334a:	f000 fa27 	bl	800379c <RTC_Bcd2ToByte>
 800334e:	4603      	mov	r3, r0
 8003350:	461a      	mov	r2, r3
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	7bdb      	ldrb	r3, [r3, #15]
 800335a:	4618      	mov	r0, r3
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	7b59      	ldrb	r1, [r3, #13]
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	7b9b      	ldrb	r3, [r3, #14]
 8003364:	461a      	mov	r2, r3
 8003366:	f000 fb11 	bl	800398c <RTC_WeekDayNum>
 800336a:	4603      	mov	r3, r0
 800336c:	461a      	mov	r2, r3
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	7b1a      	ldrb	r2, [r3, #12]
 8003376:	68bb      	ldr	r3, [r7, #8]
 8003378:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800337a:	68f8      	ldr	r0, [r7, #12]
 800337c:	f000 f90a 	bl	8003594 <RTC_ReadTimeCounter>
 8003380:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8003382:	69fb      	ldr	r3, [r7, #28]
 8003384:	4a26      	ldr	r2, [pc, #152]	@ (8003420 <HAL_RTC_SetDate+0x160>)
 8003386:	fba2 2303 	umull	r2, r3, r2, r3
 800338a:	0adb      	lsrs	r3, r3, #11
 800338c:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	2b18      	cmp	r3, #24
 8003392:	d93a      	bls.n	800340a <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	4a23      	ldr	r2, [pc, #140]	@ (8003424 <HAL_RTC_SetDate+0x164>)
 8003398:	fba2 2303 	umull	r2, r3, r2, r3
 800339c:	091b      	lsrs	r3, r3, #4
 800339e:	4a22      	ldr	r2, [pc, #136]	@ (8003428 <HAL_RTC_SetDate+0x168>)
 80033a0:	fb02 f303 	mul.w	r3, r2, r3
 80033a4:	69fa      	ldr	r2, [r7, #28]
 80033a6:	1ad3      	subs	r3, r2, r3
 80033a8:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80033aa:	69f9      	ldr	r1, [r7, #28]
 80033ac:	68f8      	ldr	r0, [r7, #12]
 80033ae:	f000 f921 	bl	80035f4 <RTC_WriteTimeCounter>
 80033b2:	4603      	mov	r3, r0
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d007      	beq.n	80033c8 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	2204      	movs	r2, #4
 80033bc:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	2200      	movs	r2, #0
 80033c2:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	e027      	b.n	8003418 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80033c8:	68f8      	ldr	r0, [r7, #12]
 80033ca:	f000 f93a 	bl	8003642 <RTC_ReadAlarmCounter>
 80033ce:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80033d0:	69bb      	ldr	r3, [r7, #24]
 80033d2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80033d6:	d018      	beq.n	800340a <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 80033d8:	69ba      	ldr	r2, [r7, #24]
 80033da:	69fb      	ldr	r3, [r7, #28]
 80033dc:	429a      	cmp	r2, r3
 80033de:	d214      	bcs.n	800340a <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80033e0:	69bb      	ldr	r3, [r7, #24]
 80033e2:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 80033e6:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80033ea:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80033ec:	69b9      	ldr	r1, [r7, #24]
 80033ee:	68f8      	ldr	r0, [r7, #12]
 80033f0:	f000 f940 	bl	8003674 <RTC_WriteAlarmCounter>
 80033f4:	4603      	mov	r3, r0
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d007      	beq.n	800340a <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	2204      	movs	r2, #4
 80033fe:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2200      	movs	r2, #0
 8003404:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e006      	b.n	8003418 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2201      	movs	r2, #1
 800340e:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	2200      	movs	r2, #0
 8003414:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003416:	2300      	movs	r3, #0
}
 8003418:	4618      	mov	r0, r3
 800341a:	3720      	adds	r7, #32
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}
 8003420:	91a2b3c5 	.word	0x91a2b3c5
 8003424:	aaaaaaab 	.word	0xaaaaaaab
 8003428:	00015180 	.word	0x00015180

0800342c <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b086      	sub	sp, #24
 8003430:	af00      	add	r7, sp, #0
 8003432:	60f8      	str	r0, [r7, #12]
 8003434:	60b9      	str	r1, [r7, #8]
 8003436:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 8003438:	f107 0314 	add.w	r3, r7, #20
 800343c:	2100      	movs	r1, #0
 800343e:	460a      	mov	r2, r1
 8003440:	801a      	strh	r2, [r3, #0]
 8003442:	460a      	mov	r2, r1
 8003444:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d002      	beq.n	8003452 <HAL_RTC_GetDate+0x26>
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d101      	bne.n	8003456 <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	e03a      	b.n	80034cc <HAL_RTC_GetDate+0xa0>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8003456:	f107 0314 	add.w	r3, r7, #20
 800345a:	2200      	movs	r2, #0
 800345c:	4619      	mov	r1, r3
 800345e:	68f8      	ldr	r0, [r7, #12]
 8003460:	f7ff fe56 	bl	8003110 <HAL_RTC_GetTime>
 8003464:	4603      	mov	r3, r0
 8003466:	2b00      	cmp	r3, #0
 8003468:	d001      	beq.n	800346e <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	e02e      	b.n	80034cc <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	7b1a      	ldrb	r2, [r3, #12]
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	7bda      	ldrb	r2, [r3, #15]
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	7b5a      	ldrb	r2, [r3, #13]
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	7b9a      	ldrb	r2, [r3, #14]
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d01a      	beq.n	80034ca <HAL_RTC_GetDate+0x9e>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	78db      	ldrb	r3, [r3, #3]
 8003498:	4618      	mov	r0, r3
 800349a:	f000 f962 	bl	8003762 <RTC_ByteToBcd2>
 800349e:	4603      	mov	r3, r0
 80034a0:	461a      	mov	r2, r3
 80034a2:	68bb      	ldr	r3, [r7, #8]
 80034a4:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	785b      	ldrb	r3, [r3, #1]
 80034aa:	4618      	mov	r0, r3
 80034ac:	f000 f959 	bl	8003762 <RTC_ByteToBcd2>
 80034b0:	4603      	mov	r3, r0
 80034b2:	461a      	mov	r2, r3
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	789b      	ldrb	r3, [r3, #2]
 80034bc:	4618      	mov	r0, r3
 80034be:	f000 f950 	bl	8003762 <RTC_ByteToBcd2>
 80034c2:	4603      	mov	r3, r0
 80034c4:	461a      	mov	r2, r3
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80034ca:	2300      	movs	r3, #0
}
 80034cc:	4618      	mov	r0, r3
 80034ce:	3718      	adds	r7, #24
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bd80      	pop	{r7, pc}

080034d4 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b082      	sub	sp, #8
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 0302 	and.w	r3, r3, #2
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d011      	beq.n	800350e <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	f003 0302 	and.w	r3, r3, #2
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d00a      	beq.n	800350e <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 80034f8:	6878      	ldr	r0, [r7, #4]
 80034fa:	f000 f815 	bl	8003528 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	685a      	ldr	r2, [r3, #4]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f022 0202 	bic.w	r2, r2, #2
 800350c:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800350e:	4b05      	ldr	r3, [pc, #20]	@ (8003524 <HAL_RTC_AlarmIRQHandler+0x50>)
 8003510:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003514:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2201      	movs	r2, #1
 800351a:	745a      	strb	r2, [r3, #17]
}
 800351c:	bf00      	nop
 800351e:	3708      	adds	r7, #8
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}
 8003524:	40010400 	.word	0x40010400

08003528 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8003528:	b480      	push	{r7}
 800352a:	b083      	sub	sp, #12
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8003530:	bf00      	nop
 8003532:	370c      	adds	r7, #12
 8003534:	46bd      	mov	sp, r7
 8003536:	bc80      	pop	{r7}
 8003538:	4770      	bx	lr

0800353a <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800353a:	b580      	push	{r7, lr}
 800353c:	b084      	sub	sp, #16
 800353e:	af00      	add	r7, sp, #0
 8003540:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003542:	2300      	movs	r3, #0
 8003544:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d101      	bne.n	8003550 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 800354c:	2301      	movs	r3, #1
 800354e:	e01d      	b.n	800358c <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	685a      	ldr	r2, [r3, #4]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f022 0208 	bic.w	r2, r2, #8
 800355e:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8003560:	f7fd fd7e 	bl	8001060 <HAL_GetTick>
 8003564:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8003566:	e009      	b.n	800357c <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8003568:	f7fd fd7a 	bl	8001060 <HAL_GetTick>
 800356c:	4602      	mov	r2, r0
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003576:	d901      	bls.n	800357c <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8003578:	2303      	movs	r3, #3
 800357a:	e007      	b.n	800358c <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	f003 0308 	and.w	r3, r3, #8
 8003586:	2b00      	cmp	r3, #0
 8003588:	d0ee      	beq.n	8003568 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 800358a:	2300      	movs	r3, #0
}
 800358c:	4618      	mov	r0, r3
 800358e:	3710      	adds	r7, #16
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}

08003594 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8003594:	b480      	push	{r7}
 8003596:	b087      	sub	sp, #28
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 800359c:	2300      	movs	r3, #0
 800359e:	827b      	strh	r3, [r7, #18]
 80035a0:	2300      	movs	r3, #0
 80035a2:	823b      	strh	r3, [r7, #16]
 80035a4:	2300      	movs	r3, #0
 80035a6:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 80035a8:	2300      	movs	r3, #0
 80035aa:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	699b      	ldr	r3, [r3, #24]
 80035b2:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	69db      	ldr	r3, [r3, #28]
 80035ba:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	699b      	ldr	r3, [r3, #24]
 80035c2:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 80035c4:	8a7a      	ldrh	r2, [r7, #18]
 80035c6:	8a3b      	ldrh	r3, [r7, #16]
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d008      	beq.n	80035de <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 80035cc:	8a3b      	ldrh	r3, [r7, #16]
 80035ce:	041a      	lsls	r2, r3, #16
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	69db      	ldr	r3, [r3, #28]
 80035d6:	b29b      	uxth	r3, r3
 80035d8:	4313      	orrs	r3, r2
 80035da:	617b      	str	r3, [r7, #20]
 80035dc:	e004      	b.n	80035e8 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 80035de:	8a7b      	ldrh	r3, [r7, #18]
 80035e0:	041a      	lsls	r2, r3, #16
 80035e2:	89fb      	ldrh	r3, [r7, #14]
 80035e4:	4313      	orrs	r3, r2
 80035e6:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 80035e8:	697b      	ldr	r3, [r7, #20]
}
 80035ea:	4618      	mov	r0, r3
 80035ec:	371c      	adds	r7, #28
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bc80      	pop	{r7}
 80035f2:	4770      	bx	lr

080035f4 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b084      	sub	sp, #16
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
 80035fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80035fe:	2300      	movs	r3, #0
 8003600:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	f000 f85d 	bl	80036c2 <RTC_EnterInitMode>
 8003608:	4603      	mov	r3, r0
 800360a:	2b00      	cmp	r3, #0
 800360c:	d002      	beq.n	8003614 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	73fb      	strb	r3, [r7, #15]
 8003612:	e011      	b.n	8003638 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	683a      	ldr	r2, [r7, #0]
 800361a:	0c12      	lsrs	r2, r2, #16
 800361c:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	683a      	ldr	r2, [r7, #0]
 8003624:	b292      	uxth	r2, r2
 8003626:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8003628:	6878      	ldr	r0, [r7, #4]
 800362a:	f000 f872 	bl	8003712 <RTC_ExitInitMode>
 800362e:	4603      	mov	r3, r0
 8003630:	2b00      	cmp	r3, #0
 8003632:	d001      	beq.n	8003638 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8003634:	2301      	movs	r3, #1
 8003636:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003638:	7bfb      	ldrb	r3, [r7, #15]
}
 800363a:	4618      	mov	r0, r3
 800363c:	3710      	adds	r7, #16
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}

08003642 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8003642:	b480      	push	{r7}
 8003644:	b085      	sub	sp, #20
 8003646:	af00      	add	r7, sp, #0
 8003648:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 800364a:	2300      	movs	r3, #0
 800364c:	81fb      	strh	r3, [r7, #14]
 800364e:	2300      	movs	r3, #0
 8003650:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	6a1b      	ldr	r3, [r3, #32]
 8003658:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003660:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8003662:	89fb      	ldrh	r3, [r7, #14]
 8003664:	041a      	lsls	r2, r3, #16
 8003666:	89bb      	ldrh	r3, [r7, #12]
 8003668:	4313      	orrs	r3, r2
}
 800366a:	4618      	mov	r0, r3
 800366c:	3714      	adds	r7, #20
 800366e:	46bd      	mov	sp, r7
 8003670:	bc80      	pop	{r7}
 8003672:	4770      	bx	lr

08003674 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b084      	sub	sp, #16
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
 800367c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800367e:	2300      	movs	r3, #0
 8003680:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f000 f81d 	bl	80036c2 <RTC_EnterInitMode>
 8003688:	4603      	mov	r3, r0
 800368a:	2b00      	cmp	r3, #0
 800368c:	d002      	beq.n	8003694 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	73fb      	strb	r3, [r7, #15]
 8003692:	e011      	b.n	80036b8 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	683a      	ldr	r2, [r7, #0]
 800369a:	0c12      	lsrs	r2, r2, #16
 800369c:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	683a      	ldr	r2, [r7, #0]
 80036a4:	b292      	uxth	r2, r2
 80036a6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80036a8:	6878      	ldr	r0, [r7, #4]
 80036aa:	f000 f832 	bl	8003712 <RTC_ExitInitMode>
 80036ae:	4603      	mov	r3, r0
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d001      	beq.n	80036b8 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 80036b4:	2301      	movs	r3, #1
 80036b6:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80036b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	3710      	adds	r7, #16
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}

080036c2 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80036c2:	b580      	push	{r7, lr}
 80036c4:	b084      	sub	sp, #16
 80036c6:	af00      	add	r7, sp, #0
 80036c8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80036ca:	2300      	movs	r3, #0
 80036cc:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 80036ce:	f7fd fcc7 	bl	8001060 <HAL_GetTick>
 80036d2:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80036d4:	e009      	b.n	80036ea <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80036d6:	f7fd fcc3 	bl	8001060 <HAL_GetTick>
 80036da:	4602      	mov	r2, r0
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	1ad3      	subs	r3, r2, r3
 80036e0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80036e4:	d901      	bls.n	80036ea <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 80036e6:	2303      	movs	r3, #3
 80036e8:	e00f      	b.n	800370a <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	f003 0320 	and.w	r3, r3, #32
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d0ee      	beq.n	80036d6 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	685a      	ldr	r2, [r3, #4]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f042 0210 	orr.w	r2, r2, #16
 8003706:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8003708:	2300      	movs	r3, #0
}
 800370a:	4618      	mov	r0, r3
 800370c:	3710      	adds	r7, #16
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}

08003712 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003712:	b580      	push	{r7, lr}
 8003714:	b084      	sub	sp, #16
 8003716:	af00      	add	r7, sp, #0
 8003718:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800371a:	2300      	movs	r3, #0
 800371c:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	685a      	ldr	r2, [r3, #4]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f022 0210 	bic.w	r2, r2, #16
 800372c:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800372e:	f7fd fc97 	bl	8001060 <HAL_GetTick>
 8003732:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003734:	e009      	b.n	800374a <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8003736:	f7fd fc93 	bl	8001060 <HAL_GetTick>
 800373a:	4602      	mov	r2, r0
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	1ad3      	subs	r3, r2, r3
 8003740:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003744:	d901      	bls.n	800374a <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8003746:	2303      	movs	r3, #3
 8003748:	e007      	b.n	800375a <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	f003 0320 	and.w	r3, r3, #32
 8003754:	2b00      	cmp	r3, #0
 8003756:	d0ee      	beq.n	8003736 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8003758:	2300      	movs	r3, #0
}
 800375a:	4618      	mov	r0, r3
 800375c:	3710      	adds	r7, #16
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}

08003762 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003762:	b480      	push	{r7}
 8003764:	b085      	sub	sp, #20
 8003766:	af00      	add	r7, sp, #0
 8003768:	4603      	mov	r3, r0
 800376a:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800376c:	2300      	movs	r3, #0
 800376e:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8003770:	e005      	b.n	800377e <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	3301      	adds	r3, #1
 8003776:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8003778:	79fb      	ldrb	r3, [r7, #7]
 800377a:	3b0a      	subs	r3, #10
 800377c:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 800377e:	79fb      	ldrb	r3, [r7, #7]
 8003780:	2b09      	cmp	r3, #9
 8003782:	d8f6      	bhi.n	8003772 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	b2db      	uxtb	r3, r3
 8003788:	011b      	lsls	r3, r3, #4
 800378a:	b2da      	uxtb	r2, r3
 800378c:	79fb      	ldrb	r3, [r7, #7]
 800378e:	4313      	orrs	r3, r2
 8003790:	b2db      	uxtb	r3, r3
}
 8003792:	4618      	mov	r0, r3
 8003794:	3714      	adds	r7, #20
 8003796:	46bd      	mov	sp, r7
 8003798:	bc80      	pop	{r7}
 800379a:	4770      	bx	lr

0800379c <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800379c:	b480      	push	{r7}
 800379e:	b085      	sub	sp, #20
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	4603      	mov	r3, r0
 80037a4:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 80037a6:	2300      	movs	r3, #0
 80037a8:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 80037aa:	79fb      	ldrb	r3, [r7, #7]
 80037ac:	091b      	lsrs	r3, r3, #4
 80037ae:	b2db      	uxtb	r3, r3
 80037b0:	461a      	mov	r2, r3
 80037b2:	4613      	mov	r3, r2
 80037b4:	009b      	lsls	r3, r3, #2
 80037b6:	4413      	add	r3, r2
 80037b8:	005b      	lsls	r3, r3, #1
 80037ba:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 80037bc:	79fb      	ldrb	r3, [r7, #7]
 80037be:	f003 030f 	and.w	r3, r3, #15
 80037c2:	b2da      	uxtb	r2, r3
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	b2db      	uxtb	r3, r3
 80037c8:	4413      	add	r3, r2
 80037ca:	b2db      	uxtb	r3, r3
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	3714      	adds	r7, #20
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bc80      	pop	{r7}
 80037d4:	4770      	bx	lr

080037d6 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 80037d6:	b580      	push	{r7, lr}
 80037d8:	b086      	sub	sp, #24
 80037da:	af00      	add	r7, sp, #0
 80037dc:	6078      	str	r0, [r7, #4]
 80037de:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 80037e0:	2300      	movs	r3, #0
 80037e2:	617b      	str	r3, [r7, #20]
 80037e4:	2300      	movs	r3, #0
 80037e6:	613b      	str	r3, [r7, #16]
 80037e8:	2300      	movs	r3, #0
 80037ea:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 80037ec:	2300      	movs	r3, #0
 80037ee:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	7bdb      	ldrb	r3, [r3, #15]
 80037f4:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	7b5b      	ldrb	r3, [r3, #13]
 80037fa:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	7b9b      	ldrb	r3, [r3, #14]
 8003800:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8003802:	2300      	movs	r3, #0
 8003804:	60bb      	str	r3, [r7, #8]
 8003806:	e06f      	b.n	80038e8 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8003808:	693b      	ldr	r3, [r7, #16]
 800380a:	2b01      	cmp	r3, #1
 800380c:	d011      	beq.n	8003832 <RTC_DateUpdate+0x5c>
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	2b03      	cmp	r3, #3
 8003812:	d00e      	beq.n	8003832 <RTC_DateUpdate+0x5c>
 8003814:	693b      	ldr	r3, [r7, #16]
 8003816:	2b05      	cmp	r3, #5
 8003818:	d00b      	beq.n	8003832 <RTC_DateUpdate+0x5c>
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	2b07      	cmp	r3, #7
 800381e:	d008      	beq.n	8003832 <RTC_DateUpdate+0x5c>
 8003820:	693b      	ldr	r3, [r7, #16]
 8003822:	2b08      	cmp	r3, #8
 8003824:	d005      	beq.n	8003832 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8003826:	693b      	ldr	r3, [r7, #16]
 8003828:	2b0a      	cmp	r3, #10
 800382a:	d002      	beq.n	8003832 <RTC_DateUpdate+0x5c>
 800382c:	693b      	ldr	r3, [r7, #16]
 800382e:	2b0c      	cmp	r3, #12
 8003830:	d117      	bne.n	8003862 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2b1e      	cmp	r3, #30
 8003836:	d803      	bhi.n	8003840 <RTC_DateUpdate+0x6a>
      {
        day++;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	3301      	adds	r3, #1
 800383c:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 800383e:	e050      	b.n	80038e2 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	2b0c      	cmp	r3, #12
 8003844:	d005      	beq.n	8003852 <RTC_DateUpdate+0x7c>
        {
          month++;
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	3301      	adds	r3, #1
 800384a:	613b      	str	r3, [r7, #16]
          day = 1U;
 800384c:	2301      	movs	r3, #1
 800384e:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8003850:	e047      	b.n	80038e2 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8003852:	2301      	movs	r3, #1
 8003854:	613b      	str	r3, [r7, #16]
          day = 1U;
 8003856:	2301      	movs	r3, #1
 8003858:	60fb      	str	r3, [r7, #12]
          year++;
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	3301      	adds	r3, #1
 800385e:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 8003860:	e03f      	b.n	80038e2 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8003862:	693b      	ldr	r3, [r7, #16]
 8003864:	2b04      	cmp	r3, #4
 8003866:	d008      	beq.n	800387a <RTC_DateUpdate+0xa4>
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	2b06      	cmp	r3, #6
 800386c:	d005      	beq.n	800387a <RTC_DateUpdate+0xa4>
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	2b09      	cmp	r3, #9
 8003872:	d002      	beq.n	800387a <RTC_DateUpdate+0xa4>
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	2b0b      	cmp	r3, #11
 8003878:	d10c      	bne.n	8003894 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	2b1d      	cmp	r3, #29
 800387e:	d803      	bhi.n	8003888 <RTC_DateUpdate+0xb2>
      {
        day++;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	3301      	adds	r3, #1
 8003884:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8003886:	e02c      	b.n	80038e2 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8003888:	693b      	ldr	r3, [r7, #16]
 800388a:	3301      	adds	r3, #1
 800388c:	613b      	str	r3, [r7, #16]
        day = 1U;
 800388e:	2301      	movs	r3, #1
 8003890:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8003892:	e026      	b.n	80038e2 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 8003894:	693b      	ldr	r3, [r7, #16]
 8003896:	2b02      	cmp	r3, #2
 8003898:	d123      	bne.n	80038e2 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2b1b      	cmp	r3, #27
 800389e:	d803      	bhi.n	80038a8 <RTC_DateUpdate+0xd2>
      {
        day++;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	3301      	adds	r3, #1
 80038a4:	60fb      	str	r3, [r7, #12]
 80038a6:	e01c      	b.n	80038e2 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2b1c      	cmp	r3, #28
 80038ac:	d111      	bne.n	80038d2 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	b29b      	uxth	r3, r3
 80038b2:	4618      	mov	r0, r3
 80038b4:	f000 f838 	bl	8003928 <RTC_IsLeapYear>
 80038b8:	4603      	mov	r3, r0
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d003      	beq.n	80038c6 <RTC_DateUpdate+0xf0>
        {
          day++;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	3301      	adds	r3, #1
 80038c2:	60fb      	str	r3, [r7, #12]
 80038c4:	e00d      	b.n	80038e2 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 80038c6:	693b      	ldr	r3, [r7, #16]
 80038c8:	3301      	adds	r3, #1
 80038ca:	613b      	str	r3, [r7, #16]
          day = 1U;
 80038cc:	2301      	movs	r3, #1
 80038ce:	60fb      	str	r3, [r7, #12]
 80038d0:	e007      	b.n	80038e2 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2b1d      	cmp	r3, #29
 80038d6:	d104      	bne.n	80038e2 <RTC_DateUpdate+0x10c>
      {
        month++;
 80038d8:	693b      	ldr	r3, [r7, #16]
 80038da:	3301      	adds	r3, #1
 80038dc:	613b      	str	r3, [r7, #16]
        day = 1U;
 80038de:	2301      	movs	r3, #1
 80038e0:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	3301      	adds	r3, #1
 80038e6:	60bb      	str	r3, [r7, #8]
 80038e8:	68ba      	ldr	r2, [r7, #8]
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	429a      	cmp	r2, r3
 80038ee:	d38b      	bcc.n	8003808 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	b2da      	uxtb	r2, r3
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	b2da      	uxtb	r2, r3
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	b2da      	uxtb	r2, r3
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8003908:	693b      	ldr	r3, [r7, #16]
 800390a:	b2db      	uxtb	r3, r3
 800390c:	68fa      	ldr	r2, [r7, #12]
 800390e:	b2d2      	uxtb	r2, r2
 8003910:	4619      	mov	r1, r3
 8003912:	6978      	ldr	r0, [r7, #20]
 8003914:	f000 f83a 	bl	800398c <RTC_WeekDayNum>
 8003918:	4603      	mov	r3, r0
 800391a:	461a      	mov	r2, r3
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	731a      	strb	r2, [r3, #12]
}
 8003920:	bf00      	nop
 8003922:	3718      	adds	r7, #24
 8003924:	46bd      	mov	sp, r7
 8003926:	bd80      	pop	{r7, pc}

08003928 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8003928:	b480      	push	{r7}
 800392a:	b083      	sub	sp, #12
 800392c:	af00      	add	r7, sp, #0
 800392e:	4603      	mov	r3, r0
 8003930:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 8003932:	88fb      	ldrh	r3, [r7, #6]
 8003934:	f003 0303 	and.w	r3, r3, #3
 8003938:	b29b      	uxth	r3, r3
 800393a:	2b00      	cmp	r3, #0
 800393c:	d001      	beq.n	8003942 <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 800393e:	2300      	movs	r3, #0
 8003940:	e01d      	b.n	800397e <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 8003942:	88fb      	ldrh	r3, [r7, #6]
 8003944:	4a10      	ldr	r2, [pc, #64]	@ (8003988 <RTC_IsLeapYear+0x60>)
 8003946:	fba2 1203 	umull	r1, r2, r2, r3
 800394a:	0952      	lsrs	r2, r2, #5
 800394c:	2164      	movs	r1, #100	@ 0x64
 800394e:	fb01 f202 	mul.w	r2, r1, r2
 8003952:	1a9b      	subs	r3, r3, r2
 8003954:	b29b      	uxth	r3, r3
 8003956:	2b00      	cmp	r3, #0
 8003958:	d001      	beq.n	800395e <RTC_IsLeapYear+0x36>
  {
    return 1U;
 800395a:	2301      	movs	r3, #1
 800395c:	e00f      	b.n	800397e <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 800395e:	88fb      	ldrh	r3, [r7, #6]
 8003960:	4a09      	ldr	r2, [pc, #36]	@ (8003988 <RTC_IsLeapYear+0x60>)
 8003962:	fba2 1203 	umull	r1, r2, r2, r3
 8003966:	09d2      	lsrs	r2, r2, #7
 8003968:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 800396c:	fb01 f202 	mul.w	r2, r1, r2
 8003970:	1a9b      	subs	r3, r3, r2
 8003972:	b29b      	uxth	r3, r3
 8003974:	2b00      	cmp	r3, #0
 8003976:	d101      	bne.n	800397c <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8003978:	2301      	movs	r3, #1
 800397a:	e000      	b.n	800397e <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 800397c:	2300      	movs	r3, #0
  }
}
 800397e:	4618      	mov	r0, r3
 8003980:	370c      	adds	r7, #12
 8003982:	46bd      	mov	sp, r7
 8003984:	bc80      	pop	{r7}
 8003986:	4770      	bx	lr
 8003988:	51eb851f 	.word	0x51eb851f

0800398c <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 800398c:	b480      	push	{r7}
 800398e:	b085      	sub	sp, #20
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
 8003994:	460b      	mov	r3, r1
 8003996:	70fb      	strb	r3, [r7, #3]
 8003998:	4613      	mov	r3, r2
 800399a:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 800399c:	2300      	movs	r3, #0
 800399e:	60bb      	str	r3, [r7, #8]
 80039a0:	2300      	movs	r3, #0
 80039a2:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80039aa:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 80039ac:	78fb      	ldrb	r3, [r7, #3]
 80039ae:	2b02      	cmp	r3, #2
 80039b0:	d82d      	bhi.n	8003a0e <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 80039b2:	78fa      	ldrb	r2, [r7, #3]
 80039b4:	4613      	mov	r3, r2
 80039b6:	005b      	lsls	r3, r3, #1
 80039b8:	4413      	add	r3, r2
 80039ba:	00db      	lsls	r3, r3, #3
 80039bc:	1a9b      	subs	r3, r3, r2
 80039be:	4a2c      	ldr	r2, [pc, #176]	@ (8003a70 <RTC_WeekDayNum+0xe4>)
 80039c0:	fba2 2303 	umull	r2, r3, r2, r3
 80039c4:	085a      	lsrs	r2, r3, #1
 80039c6:	78bb      	ldrb	r3, [r7, #2]
 80039c8:	441a      	add	r2, r3
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	441a      	add	r2, r3
 80039ce:	68bb      	ldr	r3, [r7, #8]
 80039d0:	3b01      	subs	r3, #1
 80039d2:	089b      	lsrs	r3, r3, #2
 80039d4:	441a      	add	r2, r3
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	3b01      	subs	r3, #1
 80039da:	4926      	ldr	r1, [pc, #152]	@ (8003a74 <RTC_WeekDayNum+0xe8>)
 80039dc:	fba1 1303 	umull	r1, r3, r1, r3
 80039e0:	095b      	lsrs	r3, r3, #5
 80039e2:	1ad2      	subs	r2, r2, r3
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	3b01      	subs	r3, #1
 80039e8:	4922      	ldr	r1, [pc, #136]	@ (8003a74 <RTC_WeekDayNum+0xe8>)
 80039ea:	fba1 1303 	umull	r1, r3, r1, r3
 80039ee:	09db      	lsrs	r3, r3, #7
 80039f0:	4413      	add	r3, r2
 80039f2:	1d1a      	adds	r2, r3, #4
 80039f4:	4b20      	ldr	r3, [pc, #128]	@ (8003a78 <RTC_WeekDayNum+0xec>)
 80039f6:	fba3 1302 	umull	r1, r3, r3, r2
 80039fa:	1ad1      	subs	r1, r2, r3
 80039fc:	0849      	lsrs	r1, r1, #1
 80039fe:	440b      	add	r3, r1
 8003a00:	0899      	lsrs	r1, r3, #2
 8003a02:	460b      	mov	r3, r1
 8003a04:	00db      	lsls	r3, r3, #3
 8003a06:	1a5b      	subs	r3, r3, r1
 8003a08:	1ad3      	subs	r3, r2, r3
 8003a0a:	60fb      	str	r3, [r7, #12]
 8003a0c:	e029      	b.n	8003a62 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8003a0e:	78fa      	ldrb	r2, [r7, #3]
 8003a10:	4613      	mov	r3, r2
 8003a12:	005b      	lsls	r3, r3, #1
 8003a14:	4413      	add	r3, r2
 8003a16:	00db      	lsls	r3, r3, #3
 8003a18:	1a9b      	subs	r3, r3, r2
 8003a1a:	4a15      	ldr	r2, [pc, #84]	@ (8003a70 <RTC_WeekDayNum+0xe4>)
 8003a1c:	fba2 2303 	umull	r2, r3, r2, r3
 8003a20:	085a      	lsrs	r2, r3, #1
 8003a22:	78bb      	ldrb	r3, [r7, #2]
 8003a24:	441a      	add	r2, r3
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	441a      	add	r2, r3
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	089b      	lsrs	r3, r3, #2
 8003a2e:	441a      	add	r2, r3
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	4910      	ldr	r1, [pc, #64]	@ (8003a74 <RTC_WeekDayNum+0xe8>)
 8003a34:	fba1 1303 	umull	r1, r3, r1, r3
 8003a38:	095b      	lsrs	r3, r3, #5
 8003a3a:	1ad2      	subs	r2, r2, r3
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	490d      	ldr	r1, [pc, #52]	@ (8003a74 <RTC_WeekDayNum+0xe8>)
 8003a40:	fba1 1303 	umull	r1, r3, r1, r3
 8003a44:	09db      	lsrs	r3, r3, #7
 8003a46:	4413      	add	r3, r2
 8003a48:	1c9a      	adds	r2, r3, #2
 8003a4a:	4b0b      	ldr	r3, [pc, #44]	@ (8003a78 <RTC_WeekDayNum+0xec>)
 8003a4c:	fba3 1302 	umull	r1, r3, r3, r2
 8003a50:	1ad1      	subs	r1, r2, r3
 8003a52:	0849      	lsrs	r1, r1, #1
 8003a54:	440b      	add	r3, r1
 8003a56:	0899      	lsrs	r1, r3, #2
 8003a58:	460b      	mov	r3, r1
 8003a5a:	00db      	lsls	r3, r3, #3
 8003a5c:	1a5b      	subs	r3, r3, r1
 8003a5e:	1ad3      	subs	r3, r2, r3
 8003a60:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	b2db      	uxtb	r3, r3
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	3714      	adds	r7, #20
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bc80      	pop	{r7}
 8003a6e:	4770      	bx	lr
 8003a70:	38e38e39 	.word	0x38e38e39
 8003a74:	51eb851f 	.word	0x51eb851f
 8003a78:	24924925 	.word	0x24924925

08003a7c <HAL_RTCEx_RTCIRQHandler>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_RTCIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b082      	sub	sp, #8
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_SECOND_GET_IT_SOURCE(hrtc, RTC_IT_SEC))
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f003 0301 	and.w	r3, r3, #1
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d027      	beq.n	8003ae2 <HAL_RTCEx_RTCIRQHandler+0x66>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_SEC))
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	f003 0301 	and.w	r3, r3, #1
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d020      	beq.n	8003ae2 <HAL_RTCEx_RTCIRQHandler+0x66>
    {
      /* Check if Overrun occurred */
      if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_OW))
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	f003 0304 	and.w	r3, r3, #4
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d00b      	beq.n	8003ac6 <HAL_RTCEx_RTCIRQHandler+0x4a>
      {
        /* Second error callback */
        HAL_RTCEx_RTCEventErrorCallback(hrtc);
 8003aae:	6878      	ldr	r0, [r7, #4]
 8003ab0:	f000 f824 	bl	8003afc <HAL_RTCEx_RTCEventErrorCallback>

        /* Clear flag Second */
        __HAL_RTC_OVERFLOW_CLEAR_FLAG(hrtc, RTC_FLAG_OW);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f06f 0204 	mvn.w	r2, #4
 8003abc:	605a      	str	r2, [r3, #4]

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2204      	movs	r2, #4
 8003ac2:	745a      	strb	r2, [r3, #17]
 8003ac4:	e005      	b.n	8003ad2 <HAL_RTCEx_RTCIRQHandler+0x56>
      }
      else
      {
        /* Second callback */
        HAL_RTCEx_RTCEventCallback(hrtc);
 8003ac6:	6878      	ldr	r0, [r7, #4]
 8003ac8:	f000 f80f 	bl	8003aea <HAL_RTCEx_RTCEventCallback>

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2201      	movs	r2, #1
 8003ad0:	745a      	strb	r2, [r3, #17]
      }

      /* Clear flag Second */
      __HAL_RTC_SECOND_CLEAR_FLAG(hrtc, RTC_FLAG_SEC);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	685a      	ldr	r2, [r3, #4]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f022 0201 	bic.w	r2, r2, #1
 8003ae0:	605a      	str	r2, [r3, #4]
    }
  }
}
 8003ae2:	bf00      	nop
 8003ae4:	3708      	adds	r7, #8
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}

08003aea <HAL_RTCEx_RTCEventCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventCallback(RTC_HandleTypeDef *hrtc)
{
 8003aea:	b480      	push	{r7}
 8003aec:	b083      	sub	sp, #12
 8003aee:	af00      	add	r7, sp, #0
 8003af0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventCallback could be implemented in the user file
   */
}
 8003af2:	bf00      	nop
 8003af4:	370c      	adds	r7, #12
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bc80      	pop	{r7}
 8003afa:	4770      	bx	lr

08003afc <HAL_RTCEx_RTCEventErrorCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventErrorCallback(RTC_HandleTypeDef *hrtc)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b083      	sub	sp, #12
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventErrorCallback could be implemented in the user file
   */
}
 8003b04:	bf00      	nop
 8003b06:	370c      	adds	r7, #12
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	bc80      	pop	{r7}
 8003b0c:	4770      	bx	lr
	...

08003b10 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register (depending devices).
  * @param  Data: Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b087      	sub	sp, #28
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	60f8      	str	r0, [r7, #12]
 8003b18:	60b9      	str	r1, [r7, #8]
 8003b1a:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	617b      	str	r3, [r7, #20]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)BKP_BASE;
 8003b20:	4b07      	ldr	r3, [pc, #28]	@ (8003b40 <HAL_RTCEx_BKUPWrite+0x30>)
 8003b22:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	009b      	lsls	r3, r3, #2
 8003b28:	697a      	ldr	r2, [r7, #20]
 8003b2a:	4413      	add	r3, r2
 8003b2c:	617b      	str	r3, [r7, #20]

  *(__IO uint32_t *) tmp = (Data & BKP_DR1_D);
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	687a      	ldr	r2, [r7, #4]
 8003b32:	b292      	uxth	r2, r2
 8003b34:	601a      	str	r2, [r3, #0]
}
 8003b36:	bf00      	nop
 8003b38:	371c      	adds	r7, #28
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bc80      	pop	{r7}
 8003b3e:	4770      	bx	lr
 8003b40:	40006c00 	.word	0x40006c00

08003b44 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 1 to 10 (or 42) to
  *                                 specify the register (depending devices).
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b085      	sub	sp, #20
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
 8003b4c:	6039      	str	r1, [r7, #0]
  uint32_t backupregister = 0U;
 8003b4e:	2300      	movs	r3, #0
 8003b50:	60fb      	str	r3, [r7, #12]
  uint32_t pvalue = 0U;
 8003b52:	2300      	movs	r3, #0
 8003b54:	60bb      	str	r3, [r7, #8]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  backupregister = (uint32_t)BKP_BASE;
 8003b56:	4b08      	ldr	r3, [pc, #32]	@ (8003b78 <HAL_RTCEx_BKUPRead+0x34>)
 8003b58:	60fb      	str	r3, [r7, #12]
  backupregister += (BackupRegister * 4U);
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	009b      	lsls	r3, r3, #2
 8003b5e:	68fa      	ldr	r2, [r7, #12]
 8003b60:	4413      	add	r3, r2
 8003b62:	60fb      	str	r3, [r7, #12]

  pvalue = (*(__IO uint32_t *)(backupregister)) & BKP_DR1_D;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	b29b      	uxth	r3, r3
 8003b6a:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return pvalue;
 8003b6c:	68bb      	ldr	r3, [r7, #8]
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	3714      	adds	r7, #20
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bc80      	pop	{r7}
 8003b76:	4770      	bx	lr
 8003b78:	40006c00 	.word	0x40006c00

08003b7c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b082      	sub	sp, #8
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d101      	bne.n	8003b8e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	e076      	b.n	8003c7c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d108      	bne.n	8003ba8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003b9e:	d009      	beq.n	8003bb4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	61da      	str	r2, [r3, #28]
 8003ba6:	e005      	b.n	8003bb4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2200      	movs	r2, #0
 8003bac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d106      	bne.n	8003bd4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2200      	movs	r2, #0
 8003bca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	f7fd f8f2 	bl	8000db8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2202      	movs	r2, #2
 8003bd8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	681a      	ldr	r2, [r3, #0]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003bea:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003bfc:	431a      	orrs	r2, r3
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	68db      	ldr	r3, [r3, #12]
 8003c02:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c06:	431a      	orrs	r2, r3
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	691b      	ldr	r3, [r3, #16]
 8003c0c:	f003 0302 	and.w	r3, r3, #2
 8003c10:	431a      	orrs	r2, r3
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	695b      	ldr	r3, [r3, #20]
 8003c16:	f003 0301 	and.w	r3, r3, #1
 8003c1a:	431a      	orrs	r2, r3
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	699b      	ldr	r3, [r3, #24]
 8003c20:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c24:	431a      	orrs	r2, r3
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	69db      	ldr	r3, [r3, #28]
 8003c2a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003c2e:	431a      	orrs	r2, r3
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6a1b      	ldr	r3, [r3, #32]
 8003c34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c38:	ea42 0103 	orr.w	r1, r2, r3
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c40:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	430a      	orrs	r2, r1
 8003c4a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	699b      	ldr	r3, [r3, #24]
 8003c50:	0c1a      	lsrs	r2, r3, #16
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f002 0204 	and.w	r2, r2, #4
 8003c5a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	69da      	ldr	r2, [r3, #28]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003c6a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2200      	movs	r2, #0
 8003c70:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2201      	movs	r2, #1
 8003c76:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003c7a:	2300      	movs	r3, #0
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	3708      	adds	r7, #8
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bd80      	pop	{r7, pc}

08003c84 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b088      	sub	sp, #32
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	60f8      	str	r0, [r7, #12]
 8003c8c:	60b9      	str	r1, [r7, #8]
 8003c8e:	603b      	str	r3, [r7, #0]
 8003c90:	4613      	mov	r3, r2
 8003c92:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c94:	f7fd f9e4 	bl	8001060 <HAL_GetTick>
 8003c98:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003c9a:	88fb      	ldrh	r3, [r7, #6]
 8003c9c:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003ca4:	b2db      	uxtb	r3, r3
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d001      	beq.n	8003cae <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003caa:	2302      	movs	r3, #2
 8003cac:	e12a      	b.n	8003f04 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d002      	beq.n	8003cba <HAL_SPI_Transmit+0x36>
 8003cb4:	88fb      	ldrh	r3, [r7, #6]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d101      	bne.n	8003cbe <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	e122      	b.n	8003f04 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d101      	bne.n	8003ccc <HAL_SPI_Transmit+0x48>
 8003cc8:	2302      	movs	r3, #2
 8003cca:	e11b      	b.n	8003f04 <HAL_SPI_Transmit+0x280>
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	2201      	movs	r2, #1
 8003cd0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2203      	movs	r2, #3
 8003cd8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	68ba      	ldr	r2, [r7, #8]
 8003ce6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	88fa      	ldrh	r2, [r7, #6]
 8003cec:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	88fa      	ldrh	r2, [r7, #6]
 8003cf2:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2200      	movs	r2, #0
 8003d04:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d1a:	d10f      	bne.n	8003d3c <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d2a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	681a      	ldr	r2, [r3, #0]
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d3a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d46:	2b40      	cmp	r3, #64	@ 0x40
 8003d48:	d007      	beq.n	8003d5a <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003d58:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	68db      	ldr	r3, [r3, #12]
 8003d5e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d62:	d152      	bne.n	8003e0a <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d002      	beq.n	8003d72 <HAL_SPI_Transmit+0xee>
 8003d6c:	8b7b      	ldrh	r3, [r7, #26]
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d145      	bne.n	8003dfe <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d76:	881a      	ldrh	r2, [r3, #0]
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d82:	1c9a      	adds	r2, r3, #2
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d8c:	b29b      	uxth	r3, r3
 8003d8e:	3b01      	subs	r3, #1
 8003d90:	b29a      	uxth	r2, r3
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003d96:	e032      	b.n	8003dfe <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	689b      	ldr	r3, [r3, #8]
 8003d9e:	f003 0302 	and.w	r3, r3, #2
 8003da2:	2b02      	cmp	r3, #2
 8003da4:	d112      	bne.n	8003dcc <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003daa:	881a      	ldrh	r2, [r3, #0]
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003db6:	1c9a      	adds	r2, r3, #2
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003dc0:	b29b      	uxth	r3, r3
 8003dc2:	3b01      	subs	r3, #1
 8003dc4:	b29a      	uxth	r2, r3
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003dca:	e018      	b.n	8003dfe <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003dcc:	f7fd f948 	bl	8001060 <HAL_GetTick>
 8003dd0:	4602      	mov	r2, r0
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	1ad3      	subs	r3, r2, r3
 8003dd6:	683a      	ldr	r2, [r7, #0]
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	d803      	bhi.n	8003de4 <HAL_SPI_Transmit+0x160>
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003de2:	d102      	bne.n	8003dea <HAL_SPI_Transmit+0x166>
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d109      	bne.n	8003dfe <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	2201      	movs	r2, #1
 8003dee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2200      	movs	r2, #0
 8003df6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003dfa:	2303      	movs	r3, #3
 8003dfc:	e082      	b.n	8003f04 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e02:	b29b      	uxth	r3, r3
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d1c7      	bne.n	8003d98 <HAL_SPI_Transmit+0x114>
 8003e08:	e053      	b.n	8003eb2 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d002      	beq.n	8003e18 <HAL_SPI_Transmit+0x194>
 8003e12:	8b7b      	ldrh	r3, [r7, #26]
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	d147      	bne.n	8003ea8 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	330c      	adds	r3, #12
 8003e22:	7812      	ldrb	r2, [r2, #0]
 8003e24:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e2a:	1c5a      	adds	r2, r3, #1
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e34:	b29b      	uxth	r3, r3
 8003e36:	3b01      	subs	r3, #1
 8003e38:	b29a      	uxth	r2, r3
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003e3e:	e033      	b.n	8003ea8 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	689b      	ldr	r3, [r3, #8]
 8003e46:	f003 0302 	and.w	r3, r3, #2
 8003e4a:	2b02      	cmp	r3, #2
 8003e4c:	d113      	bne.n	8003e76 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	330c      	adds	r3, #12
 8003e58:	7812      	ldrb	r2, [r2, #0]
 8003e5a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e60:	1c5a      	adds	r2, r3, #1
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e6a:	b29b      	uxth	r3, r3
 8003e6c:	3b01      	subs	r3, #1
 8003e6e:	b29a      	uxth	r2, r3
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003e74:	e018      	b.n	8003ea8 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e76:	f7fd f8f3 	bl	8001060 <HAL_GetTick>
 8003e7a:	4602      	mov	r2, r0
 8003e7c:	69fb      	ldr	r3, [r7, #28]
 8003e7e:	1ad3      	subs	r3, r2, r3
 8003e80:	683a      	ldr	r2, [r7, #0]
 8003e82:	429a      	cmp	r2, r3
 8003e84:	d803      	bhi.n	8003e8e <HAL_SPI_Transmit+0x20a>
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003e8c:	d102      	bne.n	8003e94 <HAL_SPI_Transmit+0x210>
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d109      	bne.n	8003ea8 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2201      	movs	r2, #1
 8003e98:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003ea4:	2303      	movs	r3, #3
 8003ea6:	e02d      	b.n	8003f04 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003eac:	b29b      	uxth	r3, r3
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d1c6      	bne.n	8003e40 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003eb2:	69fa      	ldr	r2, [r7, #28]
 8003eb4:	6839      	ldr	r1, [r7, #0]
 8003eb6:	68f8      	ldr	r0, [r7, #12]
 8003eb8:	f000 f8b0 	bl	800401c <SPI_EndRxTxTransaction>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d002      	beq.n	8003ec8 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2220      	movs	r2, #32
 8003ec6:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d10a      	bne.n	8003ee6 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	617b      	str	r3, [r7, #20]
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	68db      	ldr	r3, [r3, #12]
 8003eda:	617b      	str	r3, [r7, #20]
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	689b      	ldr	r3, [r3, #8]
 8003ee2:	617b      	str	r3, [r7, #20]
 8003ee4:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2201      	movs	r2, #1
 8003eea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d001      	beq.n	8003f02 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e000      	b.n	8003f04 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003f02:	2300      	movs	r3, #0
  }
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	3720      	adds	r7, #32
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}

08003f0c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b088      	sub	sp, #32
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	60f8      	str	r0, [r7, #12]
 8003f14:	60b9      	str	r1, [r7, #8]
 8003f16:	603b      	str	r3, [r7, #0]
 8003f18:	4613      	mov	r3, r2
 8003f1a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003f1c:	f7fd f8a0 	bl	8001060 <HAL_GetTick>
 8003f20:	4602      	mov	r2, r0
 8003f22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f24:	1a9b      	subs	r3, r3, r2
 8003f26:	683a      	ldr	r2, [r7, #0]
 8003f28:	4413      	add	r3, r2
 8003f2a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003f2c:	f7fd f898 	bl	8001060 <HAL_GetTick>
 8003f30:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003f32:	4b39      	ldr	r3, [pc, #228]	@ (8004018 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	015b      	lsls	r3, r3, #5
 8003f38:	0d1b      	lsrs	r3, r3, #20
 8003f3a:	69fa      	ldr	r2, [r7, #28]
 8003f3c:	fb02 f303 	mul.w	r3, r2, r3
 8003f40:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003f42:	e054      	b.n	8003fee <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003f4a:	d050      	beq.n	8003fee <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003f4c:	f7fd f888 	bl	8001060 <HAL_GetTick>
 8003f50:	4602      	mov	r2, r0
 8003f52:	69bb      	ldr	r3, [r7, #24]
 8003f54:	1ad3      	subs	r3, r2, r3
 8003f56:	69fa      	ldr	r2, [r7, #28]
 8003f58:	429a      	cmp	r2, r3
 8003f5a:	d902      	bls.n	8003f62 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003f5c:	69fb      	ldr	r3, [r7, #28]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d13d      	bne.n	8003fde <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	685a      	ldr	r2, [r3, #4]
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003f70:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f7a:	d111      	bne.n	8003fa0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f84:	d004      	beq.n	8003f90 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	689b      	ldr	r3, [r3, #8]
 8003f8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f8e:	d107      	bne.n	8003fa0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	681a      	ldr	r2, [r3, #0]
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f9e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fa4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003fa8:	d10f      	bne.n	8003fca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	681a      	ldr	r2, [r3, #0]
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003fb8:	601a      	str	r2, [r3, #0]
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003fc8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	2201      	movs	r2, #1
 8003fce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003fda:	2303      	movs	r3, #3
 8003fdc:	e017      	b.n	800400e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d101      	bne.n	8003fe8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003fe8:	697b      	ldr	r3, [r7, #20]
 8003fea:	3b01      	subs	r3, #1
 8003fec:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	689a      	ldr	r2, [r3, #8]
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	4013      	ands	r3, r2
 8003ff8:	68ba      	ldr	r2, [r7, #8]
 8003ffa:	429a      	cmp	r2, r3
 8003ffc:	bf0c      	ite	eq
 8003ffe:	2301      	moveq	r3, #1
 8004000:	2300      	movne	r3, #0
 8004002:	b2db      	uxtb	r3, r3
 8004004:	461a      	mov	r2, r3
 8004006:	79fb      	ldrb	r3, [r7, #7]
 8004008:	429a      	cmp	r2, r3
 800400a:	d19b      	bne.n	8003f44 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800400c:	2300      	movs	r3, #0
}
 800400e:	4618      	mov	r0, r3
 8004010:	3720      	adds	r7, #32
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}
 8004016:	bf00      	nop
 8004018:	20000020 	.word	0x20000020

0800401c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b086      	sub	sp, #24
 8004020:	af02      	add	r7, sp, #8
 8004022:	60f8      	str	r0, [r7, #12]
 8004024:	60b9      	str	r1, [r7, #8]
 8004026:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	9300      	str	r3, [sp, #0]
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	2201      	movs	r2, #1
 8004030:	2102      	movs	r1, #2
 8004032:	68f8      	ldr	r0, [r7, #12]
 8004034:	f7ff ff6a 	bl	8003f0c <SPI_WaitFlagStateUntilTimeout>
 8004038:	4603      	mov	r3, r0
 800403a:	2b00      	cmp	r3, #0
 800403c:	d007      	beq.n	800404e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004042:	f043 0220 	orr.w	r2, r3, #32
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800404a:	2303      	movs	r3, #3
 800404c:	e013      	b.n	8004076 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	9300      	str	r3, [sp, #0]
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	2200      	movs	r2, #0
 8004056:	2180      	movs	r1, #128	@ 0x80
 8004058:	68f8      	ldr	r0, [r7, #12]
 800405a:	f7ff ff57 	bl	8003f0c <SPI_WaitFlagStateUntilTimeout>
 800405e:	4603      	mov	r3, r0
 8004060:	2b00      	cmp	r3, #0
 8004062:	d007      	beq.n	8004074 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004068:	f043 0220 	orr.w	r2, r3, #32
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004070:	2303      	movs	r3, #3
 8004072:	e000      	b.n	8004076 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004074:	2300      	movs	r3, #0
}
 8004076:	4618      	mov	r0, r3
 8004078:	3710      	adds	r7, #16
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}

0800407e <memset>:
 800407e:	4603      	mov	r3, r0
 8004080:	4402      	add	r2, r0
 8004082:	4293      	cmp	r3, r2
 8004084:	d100      	bne.n	8004088 <memset+0xa>
 8004086:	4770      	bx	lr
 8004088:	f803 1b01 	strb.w	r1, [r3], #1
 800408c:	e7f9      	b.n	8004082 <memset+0x4>
	...

08004090 <__libc_init_array>:
 8004090:	b570      	push	{r4, r5, r6, lr}
 8004092:	2600      	movs	r6, #0
 8004094:	4d0c      	ldr	r5, [pc, #48]	@ (80040c8 <__libc_init_array+0x38>)
 8004096:	4c0d      	ldr	r4, [pc, #52]	@ (80040cc <__libc_init_array+0x3c>)
 8004098:	1b64      	subs	r4, r4, r5
 800409a:	10a4      	asrs	r4, r4, #2
 800409c:	42a6      	cmp	r6, r4
 800409e:	d109      	bne.n	80040b4 <__libc_init_array+0x24>
 80040a0:	f000 f81a 	bl	80040d8 <_init>
 80040a4:	2600      	movs	r6, #0
 80040a6:	4d0a      	ldr	r5, [pc, #40]	@ (80040d0 <__libc_init_array+0x40>)
 80040a8:	4c0a      	ldr	r4, [pc, #40]	@ (80040d4 <__libc_init_array+0x44>)
 80040aa:	1b64      	subs	r4, r4, r5
 80040ac:	10a4      	asrs	r4, r4, #2
 80040ae:	42a6      	cmp	r6, r4
 80040b0:	d105      	bne.n	80040be <__libc_init_array+0x2e>
 80040b2:	bd70      	pop	{r4, r5, r6, pc}
 80040b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80040b8:	4798      	blx	r3
 80040ba:	3601      	adds	r6, #1
 80040bc:	e7ee      	b.n	800409c <__libc_init_array+0xc>
 80040be:	f855 3b04 	ldr.w	r3, [r5], #4
 80040c2:	4798      	blx	r3
 80040c4:	3601      	adds	r6, #1
 80040c6:	e7f2      	b.n	80040ae <__libc_init_array+0x1e>
 80040c8:	0800414c 	.word	0x0800414c
 80040cc:	0800414c 	.word	0x0800414c
 80040d0:	0800414c 	.word	0x0800414c
 80040d4:	08004150 	.word	0x08004150

080040d8 <_init>:
 80040d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040da:	bf00      	nop
 80040dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040de:	bc08      	pop	{r3}
 80040e0:	469e      	mov	lr, r3
 80040e2:	4770      	bx	lr

080040e4 <_fini>:
 80040e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040e6:	bf00      	nop
 80040e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040ea:	bc08      	pop	{r3}
 80040ec:	469e      	mov	lr, r3
 80040ee:	4770      	bx	lr
