FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 *  TI EDMA definitions
 *
 *  Copyright (C) 2006-2013 Texas Instruments.
/* bench 17530.3.0 d4a16a593816 */
/* bench 17530.3.1 bfba91c955d6 */
/* bench 17530.3.2 ce7dcc86f5e0 */
/* bench 17530.3.3 f939fbc255df */
/* bench 17530.3.4 ab92418b20bb */
/* bench 17530.3.5 cdbb2df7c986 */
/* bench 17530.3.6 062e0983e87e */
/* bench 17530.3.7 cab27a3faf54 */
 */

/*
 * This EDMA3 programming framework exposes two basic kinds of resource:
 *
 *  Channel	Triggers transfers, usually from a hardware event but
 *		also manually or by "chaining" from DMA completions.
 *		Each channel is coupled to a Parameter RAM (PaRAM) slot.
 *
 *  Slot	Each PaRAM slot holds a DMA transfer descriptor (PaRAM
 *		"set"), source and destination addresses, a link to a
 *		next PaRAM slot (if any), options for the transfer, and
 *		instructions for updating those addresses.  There are
 *		more than twice as many slots as event channels.
 *
 * Each PaRAM set describes a sequence of transfers, either for one large
 * buffer or for several discontiguous smaller buffers.  An EDMA transfer
 * is driven only from a channel, which performs the transfers specified
 * in its PaRAM slot until there are no more transfers.  When that last
 * transfer completes, the "link" field may be used to reload the channel's
 * PaRAM slot with a new transfer descriptor.
 *
 * The EDMA Channel Controller (CC) maps requests from channels into physical
 * Transfer Controller (TC) requests when the channel triggers (by hardware
 * or software events, or by chaining).  The two physical DMA channels provided
 * by the TCs are thus shared by many logical channels.
 *
/* bench 822.4.0 03ff97b166d8 */
/* bench 822.4.1 60cdfc0469ce */
/* bench 822.4.2 2416d387fd19 */
/* bench 822.4.3 b24785638683 */
/* bench 822.4.4 2c4996dc5dd7 */
/* bench 822.4.5 224a48562371 */
/* bench 822.4.6 30cb34875abf */
/* bench 822.4.7 5278905e9868 */
/* bench 822.4.8 34dac6627077 */
/* bench 822.4.9 28753554f9a5 */
/* bench 822.4.10 df1b405222e4 */
/* bench 822.4.11 06d2832295ac */

#ifndef EDMA_H_
#define EDMA_H_

enum dma_event_q {
	EVENTQ_0 = 0,
	EVENTQ_1 = 1,
	EVENTQ_2 = 2,
	EVENTQ_3 = 3,
	EVENTQ_DEFAULT = -1
};

#define EDMA_CTLR_CHAN(ctlr, chan)	(((ctlr) << 16) | (chan))
#define EDMA_CTLR(i)			((i) >> 16)
#define EDMA_CHAN_SLOT(i)		((i) & 0xffff)

#define EDMA_FILTER_PARAM(ctlr, chan)	((int[]) { EDMA_CTLR_CHAN(ctlr, chan) })

struct edma_rsv_info {

	const s16	(*rsv_chans)[2];
	const s16	(*rsv_slots)[2];
};

struct dma_slave_map;

/* platform_data for EDMA driver */
struct edma_soc_info {
	/*
	 * Default queue is expected to be a low-priority queue.
	 * This way, long transfers on the default queue started
	 * by the codec engine will not cause audio defects.
/* bench 6780.1.0 f05bab0a31c7 */
/* bench 6780.1.1 6cb54020e737 */
/* bench 6780.1.2 f22b7a9a8f4a */
/* bench 6780.1.3 8e84f4db17dc */
/* bench 6780.1.4 0a1be65a1752 */
/* bench 6780.1.5 486922d5b6f2 */
/* bench 6780.1.6 7c4e1447fc3c */
/* bench 6780.1.7 6935c9dacfa7 */
/* bench 6780.1.8 c7a728d0237d */
/* bench 6780.1.9 dc515dfb0cd7 */
/* bench 6780.1.10 541741fdd631 */
/* bench 6780.1.11 75985e8c8740 */
/* bench 6780.1.12 87bd9e7f4f55 */
/* bench 6780.1.13 7fefb8825116 */
/* bench 6780.1.14 6c854b70fac2 */
	/* Resource reservation for other cores */
	struct edma_rsv_info	*rsv;

	/* List of channels allocated for memcpy, terminated with -1 */
	s32			*memcpy_channels;

	s8	(*queue_priority_mapping)[2];
	const s16	(*xbar_chans)[2];

	const struct dma_slave_map *slave_map;
	int slavecnt;
};

#endif
