<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3032" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3032{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t2_3032{left:69px;bottom:68px;letter-spacing:-0.11px;}
#t3_3032{left:116px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t4_3032{left:824px;bottom:1112px;letter-spacing:0.13px;}
#t5_3032{left:69px;bottom:1088px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t6_3032{left:160px;bottom:1088px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t7_3032{left:360px;bottom:1088px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t8_3032{left:811px;bottom:1088px;letter-spacing:-0.17px;}
#t9_3032{left:69px;bottom:1072px;letter-spacing:-0.12px;word-spacing:0.02px;}
#ta_3032{left:161px;bottom:1072px;letter-spacing:-0.11px;}
#tb_3032{left:276px;bottom:1072px;letter-spacing:-0.06px;}
#tc_3032{left:819px;bottom:1072px;letter-spacing:-0.13px;}
#td_3032{left:69px;bottom:1057px;letter-spacing:-0.12px;word-spacing:0.01px;}
#te_3032{left:161px;bottom:1057px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tf_3032{left:354px;bottom:1057px;letter-spacing:-0.06px;}
#tg_3032{left:819px;bottom:1057px;letter-spacing:-0.13px;}
#th_3032{left:69px;bottom:1042px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ti_3032{left:161px;bottom:1042px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tj_3032{left:252px;bottom:1042px;letter-spacing:-0.06px;}
#tk_3032{left:819px;bottom:1042px;letter-spacing:-0.13px;}
#tl_3032{left:69px;bottom:1027px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tm_3032{left:161px;bottom:1027px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tn_3032{left:456px;bottom:1027px;letter-spacing:-0.06px;}
#to_3032{left:819px;bottom:1027px;letter-spacing:-0.13px;}
#tp_3032{left:69px;bottom:1011px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tq_3032{left:161px;bottom:1011px;letter-spacing:-0.11px;}
#tr_3032{left:246px;bottom:1011px;letter-spacing:-0.06px;}
#ts_3032{left:819px;bottom:1011px;letter-spacing:-0.13px;}
#tt_3032{left:69px;bottom:996px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tu_3032{left:161px;bottom:996px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tv_3032{left:288px;bottom:996px;letter-spacing:-0.06px;}
#tw_3032{left:819px;bottom:996px;letter-spacing:-0.13px;}
#tx_3032{left:69px;bottom:981px;letter-spacing:-0.12px;word-spacing:0.02px;}
#ty_3032{left:161px;bottom:981px;letter-spacing:-0.12px;}
#tz_3032{left:390px;bottom:981px;letter-spacing:-0.06px;}
#t10_3032{left:819px;bottom:981px;letter-spacing:-0.13px;}
#t11_3032{left:69px;bottom:965px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t12_3032{left:161px;bottom:965px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t13_3032{left:240px;bottom:965px;letter-spacing:-0.06px;}
#t14_3032{left:811px;bottom:965px;letter-spacing:-0.17px;}
#t15_3032{left:69px;bottom:950px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t16_3032{left:161px;bottom:950px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t17_3032{left:396px;bottom:950px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t18_3032{left:811px;bottom:950px;letter-spacing:-0.17px;}
#t19_3032{left:69px;bottom:935px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1a_3032{left:160px;bottom:935px;letter-spacing:-0.12px;}
#t1b_3032{left:270px;bottom:935px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1c_3032{left:811px;bottom:935px;letter-spacing:-0.17px;}
#t1d_3032{left:69px;bottom:920px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1e_3032{left:160px;bottom:920px;letter-spacing:-0.12px;}
#t1f_3032{left:270px;bottom:920px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1g_3032{left:811px;bottom:920px;letter-spacing:-0.17px;}
#t1h_3032{left:69px;bottom:904px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_3032{left:161px;bottom:904px;letter-spacing:-0.12px;}
#t1j_3032{left:492px;bottom:904px;letter-spacing:-0.06px;}
#t1k_3032{left:819px;bottom:904px;letter-spacing:-0.13px;}
#t1l_3032{left:69px;bottom:889px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1m_3032{left:161px;bottom:889px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_3032{left:426px;bottom:889px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1o_3032{left:811px;bottom:889px;letter-spacing:-0.17px;}
#t1p_3032{left:69px;bottom:874px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1q_3032{left:161px;bottom:874px;letter-spacing:-0.12px;}
#t1r_3032{left:576px;bottom:874px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1s_3032{left:811px;bottom:874px;letter-spacing:-0.16px;}
#t1t_3032{left:69px;bottom:859px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_3032{left:161px;bottom:859px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1v_3032{left:612px;bottom:859px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1w_3032{left:811px;bottom:859px;letter-spacing:-0.09px;}
#t1x_3032{left:69px;bottom:843px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1y_3032{left:161px;bottom:843px;letter-spacing:-0.12px;}
#t1z_3032{left:486px;bottom:843px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t20_3032{left:811px;bottom:843px;letter-spacing:-0.17px;}
#t21_3032{left:69px;bottom:828px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t22_3032{left:161px;bottom:828px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t23_3032{left:534px;bottom:828px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t24_3032{left:811px;bottom:828px;letter-spacing:-0.16px;}
#t25_3032{left:69px;bottom:813px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t26_3032{left:161px;bottom:813px;letter-spacing:-0.11px;}
#t27_3032{left:636px;bottom:813px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t28_3032{left:811px;bottom:813px;letter-spacing:-0.16px;}
#t29_3032{left:69px;bottom:797px;letter-spacing:-0.11px;}
#t2a_3032{left:161px;bottom:797px;letter-spacing:-0.12px;}
#t2b_3032{left:438px;bottom:797px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2c_3032{left:811px;bottom:797px;letter-spacing:-0.17px;}
#t2d_3032{left:69px;bottom:782px;letter-spacing:-0.11px;}
#t2e_3032{left:161px;bottom:782px;letter-spacing:-0.12px;}
#t2f_3032{left:384px;bottom:782px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2g_3032{left:811px;bottom:782px;letter-spacing:-0.17px;}
#t2h_3032{left:69px;bottom:767px;letter-spacing:-0.11px;}
#t2i_3032{left:161px;bottom:767px;letter-spacing:-0.12px;}
#t2j_3032{left:468px;bottom:767px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2k_3032{left:811px;bottom:767px;letter-spacing:-0.17px;}
#t2l_3032{left:69px;bottom:752px;letter-spacing:-0.11px;}
#t2m_3032{left:161px;bottom:752px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2n_3032{left:330px;bottom:752px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2o_3032{left:803px;bottom:752px;letter-spacing:-0.18px;}
#t2p_3032{left:69px;bottom:736px;letter-spacing:-0.11px;}
#t2q_3032{left:161px;bottom:736px;letter-spacing:-0.12px;}
#t2r_3032{left:690px;bottom:736px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2s_3032{left:803px;bottom:736px;letter-spacing:-0.13px;}
#t2t_3032{left:69px;bottom:721px;letter-spacing:-0.11px;}
#t2u_3032{left:161px;bottom:721px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2v_3032{left:606px;bottom:721px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2w_3032{left:803px;bottom:721px;letter-spacing:-0.17px;}
#t2x_3032{left:69px;bottom:706px;letter-spacing:-0.11px;}
#t2y_3032{left:161px;bottom:706px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2z_3032{left:414px;bottom:706px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t30_3032{left:803px;bottom:706px;letter-spacing:-0.18px;}
#t31_3032{left:69px;bottom:690px;letter-spacing:-0.11px;}
#t32_3032{left:161px;bottom:690px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t33_3032{left:330px;bottom:690px;letter-spacing:-0.05px;}
#t34_3032{left:803px;bottom:690px;letter-spacing:-0.18px;}
#t35_3032{left:69px;bottom:675px;letter-spacing:-0.11px;}
#t36_3032{left:161px;bottom:675px;letter-spacing:-0.12px;}
#t37_3032{left:414px;bottom:675px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t38_3032{left:803px;bottom:675px;letter-spacing:-0.18px;}
#t39_3032{left:69px;bottom:660px;letter-spacing:-0.11px;}
#t3a_3032{left:161px;bottom:660px;letter-spacing:-0.12px;}
#t3b_3032{left:414px;bottom:660px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3c_3032{left:803px;bottom:660px;letter-spacing:-0.18px;}
#t3d_3032{left:69px;bottom:645px;letter-spacing:-0.11px;}
#t3e_3032{left:161px;bottom:645px;letter-spacing:-0.11px;}
#t3f_3032{left:558px;bottom:645px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3g_3032{left:811px;bottom:645px;letter-spacing:-0.17px;}
#t3h_3032{left:69px;bottom:629px;letter-spacing:-0.11px;}
#t3i_3032{left:161px;bottom:629px;letter-spacing:-0.12px;}
#t3j_3032{left:708px;bottom:629px;letter-spacing:-0.05px;}
#t3k_3032{left:811px;bottom:629px;letter-spacing:-0.1px;}
#t3l_3032{left:69px;bottom:614px;letter-spacing:-0.12px;}
#t3m_3032{left:161px;bottom:614px;letter-spacing:-0.12px;}
#t3n_3032{left:702px;bottom:614px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3o_3032{left:811px;bottom:614px;letter-spacing:-0.16px;}
#t3p_3032{left:69px;bottom:599px;letter-spacing:-0.11px;}
#t3q_3032{left:161px;bottom:599px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3r_3032{left:282px;bottom:599px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3s_3032{left:811px;bottom:599px;letter-spacing:-0.17px;}
#t3t_3032{left:69px;bottom:584px;letter-spacing:-0.11px;}
#t3u_3032{left:161px;bottom:584px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3v_3032{left:474px;bottom:584px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3w_3032{left:811px;bottom:584px;letter-spacing:-0.17px;}
#t3x_3032{left:69px;bottom:568px;letter-spacing:-0.11px;}
#t3y_3032{left:161px;bottom:568px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3z_3032{left:288px;bottom:568px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t40_3032{left:811px;bottom:568px;letter-spacing:-0.17px;}
#t41_3032{left:69px;bottom:553px;letter-spacing:-0.11px;}
#t42_3032{left:161px;bottom:553px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t43_3032{left:324px;bottom:553px;letter-spacing:-0.06px;}
#t44_3032{left:803px;bottom:553px;letter-spacing:-0.18px;}
#t45_3032{left:69px;bottom:538px;letter-spacing:-0.11px;}
#t46_3032{left:161px;bottom:538px;letter-spacing:-0.12px;}
#t47_3032{left:306px;bottom:538px;letter-spacing:-0.06px;}
#t48_3032{left:803px;bottom:538px;letter-spacing:-0.18px;}
#t49_3032{left:69px;bottom:522px;letter-spacing:-0.11px;}
#t4a_3032{left:161px;bottom:522px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4b_3032{left:318px;bottom:522px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4c_3032{left:803px;bottom:522px;letter-spacing:-0.18px;}
#t4d_3032{left:69px;bottom:507px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4e_3032{left:160px;bottom:507px;letter-spacing:-0.11px;}
#t4f_3032{left:336px;bottom:507px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4g_3032{left:803px;bottom:507px;letter-spacing:-0.18px;}
#t4h_3032{left:69px;bottom:492px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4i_3032{left:160px;bottom:492px;letter-spacing:-0.11px;}
#t4j_3032{left:402px;bottom:492px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4k_3032{left:803px;bottom:492px;letter-spacing:-0.18px;}
#t4l_3032{left:69px;bottom:477px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4m_3032{left:160px;bottom:477px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4n_3032{left:360px;bottom:477px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4o_3032{left:803px;bottom:477px;letter-spacing:-0.18px;}
#t4p_3032{left:69px;bottom:461px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4q_3032{left:160px;bottom:461px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4r_3032{left:360px;bottom:461px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4s_3032{left:803px;bottom:461px;letter-spacing:-0.18px;}
#t4t_3032{left:69px;bottom:446px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4u_3032{left:160px;bottom:446px;letter-spacing:-0.12px;}
#t4v_3032{left:366px;bottom:446px;letter-spacing:-0.05px;}
#t4w_3032{left:803px;bottom:446px;letter-spacing:-0.18px;}
#t4x_3032{left:69px;bottom:431px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4y_3032{left:160px;bottom:431px;letter-spacing:-0.11px;}
#t4z_3032{left:360px;bottom:431px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t50_3032{left:803px;bottom:431px;letter-spacing:-0.18px;}
#t51_3032{left:69px;bottom:415px;letter-spacing:-0.12px;}
#t52_3032{left:161px;bottom:415px;letter-spacing:-0.12px;}
#t53_3032{left:684px;bottom:415px;letter-spacing:-0.05px;word-spacing:-0.02px;}
#t54_3032{left:803px;bottom:415px;letter-spacing:-0.13px;}
#t55_3032{left:69px;bottom:400px;letter-spacing:-0.12px;}
#t56_3032{left:161px;bottom:400px;letter-spacing:-0.12px;}
#t57_3032{left:672px;bottom:400px;letter-spacing:-0.05px;word-spacing:-0.02px;}
#t58_3032{left:803px;bottom:400px;letter-spacing:-0.17px;}
#t59_3032{left:69px;bottom:385px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5a_3032{left:160px;bottom:385px;letter-spacing:-0.11px;}
#t5b_3032{left:324px;bottom:385px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5c_3032{left:803px;bottom:385px;letter-spacing:-0.18px;}
#t5d_3032{left:69px;bottom:370px;letter-spacing:-0.12px;}
#t5e_3032{left:160px;bottom:370px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5f_3032{left:354px;bottom:370px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5g_3032{left:803px;bottom:370px;letter-spacing:-0.18px;}
#t5h_3032{left:69px;bottom:354px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5i_3032{left:160px;bottom:354px;letter-spacing:-0.11px;}
#t5j_3032{left:324px;bottom:354px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5k_3032{left:803px;bottom:354px;letter-spacing:-0.18px;}
#t5l_3032{left:69px;bottom:339px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5m_3032{left:160px;bottom:339px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5n_3032{left:234px;bottom:339px;letter-spacing:-0.06px;}
#t5o_3032{left:803px;bottom:339px;letter-spacing:-0.18px;}
#t5p_3032{left:69px;bottom:324px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5q_3032{left:160px;bottom:324px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5r_3032{left:240px;bottom:324px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5s_3032{left:803px;bottom:324px;letter-spacing:-0.18px;}
#t5t_3032{left:69px;bottom:309px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5u_3032{left:160px;bottom:309px;letter-spacing:-0.11px;}
#t5v_3032{left:402px;bottom:309px;letter-spacing:-0.06px;}
#t5w_3032{left:803px;bottom:309px;letter-spacing:-0.18px;}
#t5x_3032{left:69px;bottom:293px;letter-spacing:-0.12px;}
#t5y_3032{left:160px;bottom:293px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5z_3032{left:426px;bottom:293px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t60_3032{left:803px;bottom:293px;letter-spacing:-0.18px;}
#t61_3032{left:69px;bottom:278px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t62_3032{left:160px;bottom:278px;letter-spacing:-0.12px;}
#t63_3032{left:402px;bottom:278px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t64_3032{left:803px;bottom:278px;letter-spacing:-0.18px;}
#t65_3032{left:69px;bottom:263px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t66_3032{left:160px;bottom:263px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t67_3032{left:402px;bottom:263px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t68_3032{left:803px;bottom:263px;letter-spacing:-0.18px;}
#t69_3032{left:69px;bottom:247px;letter-spacing:-0.12px;}
#t6a_3032{left:160px;bottom:247px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6b_3032{left:570px;bottom:247px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6c_3032{left:803px;bottom:247px;letter-spacing:-0.18px;}
#t6d_3032{left:69px;bottom:232px;letter-spacing:-0.12px;}
#t6e_3032{left:160px;bottom:232px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6f_3032{left:450px;bottom:232px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6g_3032{left:803px;bottom:232px;letter-spacing:-0.18px;}
#t6h_3032{left:69px;bottom:217px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6i_3032{left:160px;bottom:217px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6j_3032{left:420px;bottom:217px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6k_3032{left:803px;bottom:217px;letter-spacing:-0.18px;}
#t6l_3032{left:69px;bottom:202px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6m_3032{left:160px;bottom:202px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6n_3032{left:258px;bottom:202px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6o_3032{left:803px;bottom:202px;letter-spacing:-0.18px;}
#t6p_3032{left:69px;bottom:186px;letter-spacing:-0.11px;}
#t6q_3032{left:161px;bottom:186px;letter-spacing:-0.12px;}
#t6r_3032{left:516px;bottom:186px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6s_3032{left:811px;bottom:186px;letter-spacing:-0.17px;}
#t6t_3032{left:69px;bottom:171px;letter-spacing:-0.11px;}
#t6u_3032{left:161px;bottom:171px;letter-spacing:-0.11px;}
#t6v_3032{left:438px;bottom:171px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6w_3032{left:811px;bottom:171px;letter-spacing:-0.17px;}
#t6x_3032{left:69px;bottom:156px;letter-spacing:-0.11px;}
#t6y_3032{left:161px;bottom:156px;letter-spacing:-0.11px;}
#t6z_3032{left:600px;bottom:156px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t70_3032{left:803px;bottom:156px;letter-spacing:-0.17px;}
#t71_3032{left:69px;bottom:140px;letter-spacing:-0.11px;}
#t72_3032{left:161px;bottom:140px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t73_3032{left:390px;bottom:140px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t74_3032{left:803px;bottom:140px;letter-spacing:-0.18px;}
#t75_3032{left:69px;bottom:125px;letter-spacing:-0.11px;}
#t76_3032{left:161px;bottom:125px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t77_3032{left:306px;bottom:125px;letter-spacing:-0.06px;}
#t78_3032{left:803px;bottom:125px;letter-spacing:-0.18px;}
#t79_3032{left:69px;bottom:110px;letter-spacing:-0.11px;}
#t7a_3032{left:161px;bottom:110px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t7b_3032{left:330px;bottom:110px;letter-spacing:-0.06px;}
#t7c_3032{left:803px;bottom:110px;letter-spacing:-0.18px;}

.s1_3032{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;-webkit-text-stroke:0.3px #0860A8;text-stroke:0.3px #0860A8;}
.s2_3032{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s3_3032{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_3032{font-size:12px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3032" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3032Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3032" style="-webkit-user-select: none;"><object width="935" height="1210" data="3032/3032.svg" type="image/svg+xml" id="pdf3032" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3032" class="t s1_3032">CONTENTS </span>
<span id="t2_3032" class="t s2_3032">xxxviii </span><span id="t3_3032" class="t s3_3032">Vol. 3A </span>
<span id="t4_3032" class="t s4_3032">PAGE </span>
<span id="t5_3032" class="t s2_3032">Figure 6-12. </span><span id="t6_3032" class="t s2_3032">Exception Error Code Information </span><span id="t7_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t8_3032" class="t s2_3032">6-56 </span>
<span id="t9_3032" class="t s2_3032">Figure 8-1. </span><span id="ta_3032" class="t s2_3032">Structure of a Task </span><span id="tb_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tc_3032" class="t s2_3032">8-2 </span>
<span id="td_3032" class="t s2_3032">Figure 8-2. </span><span id="te_3032" class="t s2_3032">32-Bit Task-State Segment (TSS) </span><span id="tf_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tg_3032" class="t s2_3032">8-4 </span>
<span id="th_3032" class="t s2_3032">Figure 8-3. </span><span id="ti_3032" class="t s2_3032">TSS Descriptor </span><span id="tj_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tk_3032" class="t s2_3032">8-6 </span>
<span id="tl_3032" class="t s2_3032">Figure 8-4. </span><span id="tm_3032" class="t s2_3032">Format of TSS and LDT Descriptors in 64-bit Mode </span><span id="tn_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="to_3032" class="t s2_3032">8-7 </span>
<span id="tp_3032" class="t s2_3032">Figure 8-5. </span><span id="tq_3032" class="t s2_3032">Task Register </span><span id="tr_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="ts_3032" class="t s2_3032">8-8 </span>
<span id="tt_3032" class="t s2_3032">Figure 8-6. </span><span id="tu_3032" class="t s2_3032">Task-Gate Descriptor </span><span id="tv_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tw_3032" class="t s2_3032">8-8 </span>
<span id="tx_3032" class="t s2_3032">Figure 8-7. </span><span id="ty_3032" class="t s2_3032">Task Gates Referencing the Same Task </span><span id="tz_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t10_3032" class="t s2_3032">8-9 </span>
<span id="t11_3032" class="t s2_3032">Figure 8-8. </span><span id="t12_3032" class="t s2_3032">Nested Tasks </span><span id="t13_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t14_3032" class="t s2_3032">8-15 </span>
<span id="t15_3032" class="t s2_3032">Figure 8-9. </span><span id="t16_3032" class="t s2_3032">Overlapping Linear-to-Physical Mappings</span><span id="t17_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t18_3032" class="t s2_3032">8-17 </span>
<span id="t19_3032" class="t s2_3032">Figure 8-10. </span><span id="t1a_3032" class="t s2_3032">16-Bit TSS Format </span><span id="t1b_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1c_3032" class="t s2_3032">8-19 </span>
<span id="t1d_3032" class="t s2_3032">Figure 8-11. </span><span id="t1e_3032" class="t s2_3032">64-Bit TSS Format </span><span id="t1f_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1g_3032" class="t s2_3032">8-20 </span>
<span id="t1h_3032" class="t s2_3032">Figure 9-1. </span><span id="t1i_3032" class="t s2_3032">Example of Write Ordering in Multiple-Processor Systems</span><span id="t1j_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1k_3032" class="t s2_3032">9-8 </span>
<span id="t1l_3032" class="t s2_3032">Figure 9-2. </span><span id="t1m_3032" class="t s2_3032">Interpretation of APIC ID in Early MP Systems </span><span id="t1n_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1o_3032" class="t s2_3032">9-25 </span>
<span id="t1p_3032" class="t s2_3032">Figure 9-3. </span><span id="t1q_3032" class="t s2_3032">Local APICs and I/O APIC in MP System Supporting Intel HT Technology </span><span id="t1r_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1s_3032" class="t s2_3032">9-27 </span>
<span id="t1t_3032" class="t s2_3032">Figure 9-4. </span><span id="t1u_3032" class="t s2_3032">IA-32 Processor with Two Logical Processors Supporting Intel HT Technology </span><span id="t1v_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1w_3032" class="t s2_3032">9-28 </span>
<span id="t1x_3032" class="t s2_3032">Figure 9-5. </span><span id="t1y_3032" class="t s2_3032">Generalized Seven-Domain Interpretation of the APIC ID </span><span id="t1z_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t20_3032" class="t s2_3032">9-35 </span>
<span id="t21_3032" class="t s2_3032">Figure 9-6. </span><span id="t22_3032" class="t s2_3032">Conceptual Six-Domain Topology and 32-bit APIC ID Composition</span><span id="t23_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t24_3032" class="t s2_3032">9-36 </span>
<span id="t25_3032" class="t s2_3032">Figure 9-7. </span><span id="t26_3032" class="t s2_3032">Topological Relationships Between Hierarchical IDs in a Hypothetical MP Platform </span><span id="t27_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t28_3032" class="t s2_3032">9-39 </span>
<span id="t29_3032" class="t s2_3032">Figure 9-8. </span><span id="t2a_3032" class="t s2_3032">MP System With Multiple Pentium III Processors </span><span id="t2b_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2c_3032" class="t s2_3032">9-57 </span>
<span id="t2d_3032" class="t s2_3032">Figure 10-1. </span><span id="t2e_3032" class="t s2_3032">Contents of CR0 Register after Reset </span><span id="t2f_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2g_3032" class="t s2_3032">10-2 </span>
<span id="t2h_3032" class="t s2_3032">Figure 10-2. </span><span id="t2i_3032" class="t s2_3032">Version Information in the EDX Register after Reset </span><span id="t2j_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2k_3032" class="t s2_3032">10-5 </span>
<span id="t2l_3032" class="t s2_3032">Figure 10-3. </span><span id="t2m_3032" class="t s2_3032">Processor State After Reset </span><span id="t2n_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2o_3032" class="t s2_3032">10-15 </span>
<span id="t2p_3032" class="t s2_3032">Figure 10-4. </span><span id="t2q_3032" class="t s2_3032">Constructing Temporary GDT and Switching to Protected Mode (Lines 162-172 of List File) </span><span id="t2r_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . </span><span id="t2s_3032" class="t s2_3032">10-23 </span>
<span id="t2t_3032" class="t s2_3032">Figure 10-5. </span><span id="t2u_3032" class="t s2_3032">Moving the GDT, IDT, and TSS from ROM to RAM (Lines 196-261 of List File) </span><span id="t2v_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2w_3032" class="t s2_3032">10-24 </span>
<span id="t2x_3032" class="t s2_3032">Figure 10-6. </span><span id="t2y_3032" class="t s2_3032">Task Switching (Lines 282-296 of List File) </span><span id="t2z_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t30_3032" class="t s2_3032">10-25 </span>
<span id="t31_3032" class="t s2_3032">Figure 10-7. </span><span id="t32_3032" class="t s2_3032">Applying Microcode Updates </span><span id="t33_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t34_3032" class="t s2_3032">10-28 </span>
<span id="t35_3032" class="t s2_3032">Figure 10-8. </span><span id="t36_3032" class="t s2_3032">Microcode Update Write Operation Flow [1] </span><span id="t37_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t38_3032" class="t s2_3032">10-45 </span>
<span id="t39_3032" class="t s2_3032">Figure 10-9. </span><span id="t3a_3032" class="t s2_3032">Microcode Update Write Operation Flow [2] </span><span id="t3b_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3c_3032" class="t s2_3032">10-46 </span>
<span id="t3d_3032" class="t s2_3032">Figure 11-1. </span><span id="t3e_3032" class="t s2_3032">Relationship of Local APIC and I/O APIC In Single-Processor Systems </span><span id="t3f_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3g_3032" class="t s2_3032">11-2 </span>
<span id="t3h_3032" class="t s2_3032">Figure 11-2. </span><span id="t3i_3032" class="t s2_3032">Local APICs and I/O APIC When Intel Xeon Processors Are Used in Multiple-Processor Systems </span><span id="t3j_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . </span><span id="t3k_3032" class="t s2_3032">11-3 </span>
<span id="t3l_3032" class="t s2_3032">Figure 11-3. </span><span id="t3m_3032" class="t s2_3032">Local APICs and I/O APIC When P6 Family Processors Are Used in Multiple-Processor Systems </span><span id="t3n_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . </span><span id="t3o_3032" class="t s2_3032">11-3 </span>
<span id="t3p_3032" class="t s2_3032">Figure 11-4. </span><span id="t3q_3032" class="t s2_3032">Local APIC Structure </span><span id="t3r_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3s_3032" class="t s2_3032">11-5 </span>
<span id="t3t_3032" class="t s2_3032">Figure 11-5. </span><span id="t3u_3032" class="t s2_3032">IA32_APIC_BASE MSR (APIC_BASE_MSR in P6 Family) </span><span id="t3v_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3w_3032" class="t s2_3032">11-9 </span>
<span id="t3x_3032" class="t s2_3032">Figure 11-6. </span><span id="t3y_3032" class="t s2_3032">Local APIC ID Register</span><span id="t3z_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t40_3032" class="t s2_3032">11-9 </span>
<span id="t41_3032" class="t s2_3032">Figure 11-7. </span><span id="t42_3032" class="t s2_3032">Local APIC Version Register </span><span id="t43_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t44_3032" class="t s2_3032">11-11 </span>
<span id="t45_3032" class="t s2_3032">Figure 11-8. </span><span id="t46_3032" class="t s2_3032">Local Vector Table (LVT) </span><span id="t47_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t48_3032" class="t s2_3032">11-13 </span>
<span id="t49_3032" class="t s2_3032">Figure 11-9. </span><span id="t4a_3032" class="t s2_3032">Error Status Register (ESR)</span><span id="t4b_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4c_3032" class="t s2_3032">11-15 </span>
<span id="t4d_3032" class="t s2_3032">Figure 11-10. </span><span id="t4e_3032" class="t s2_3032">Divide Configuration Register </span><span id="t4f_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4g_3032" class="t s2_3032">11-17 </span>
<span id="t4h_3032" class="t s2_3032">Figure 11-11. </span><span id="t4i_3032" class="t s2_3032">Initial Count and Current Count Registers </span><span id="t4j_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4k_3032" class="t s2_3032">11-17 </span>
<span id="t4l_3032" class="t s2_3032">Figure 11-12. </span><span id="t4m_3032" class="t s2_3032">Interrupt Command Register (ICR) </span><span id="t4n_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4o_3032" class="t s2_3032">11-19 </span>
<span id="t4p_3032" class="t s2_3032">Figure 11-13. </span><span id="t4q_3032" class="t s2_3032">Logical Destination Register (LDR) </span><span id="t4r_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4s_3032" class="t s2_3032">11-24 </span>
<span id="t4t_3032" class="t s2_3032">Figure 11-14. </span><span id="t4u_3032" class="t s2_3032">Destination Format Register (DFR) </span><span id="t4v_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4w_3032" class="t s2_3032">11-24 </span>
<span id="t4x_3032" class="t s2_3032">Figure 11-15. </span><span id="t4y_3032" class="t s2_3032">Arbitration Priority Register (APR) </span><span id="t4z_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t50_3032" class="t s2_3032">11-25 </span>
<span id="t51_3032" class="t s2_3032">Figure 11-16. </span><span id="t52_3032" class="t s2_3032">Interrupt Acceptance Flow Chart for the Local APIC (Pentium 4 and Intel Xeon Processors) </span><span id="t53_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . </span><span id="t54_3032" class="t s2_3032">11-27 </span>
<span id="t55_3032" class="t s2_3032">Figure 11-17. </span><span id="t56_3032" class="t s2_3032">Interrupt Acceptance Flow Chart for the Local APIC (P6 Family and Pentium Processors) </span><span id="t57_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . </span><span id="t58_3032" class="t s2_3032">11-28 </span>
<span id="t59_3032" class="t s2_3032">Figure 11-18. </span><span id="t5a_3032" class="t s2_3032">Task-Priority Register (TPR) </span><span id="t5b_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5c_3032" class="t s2_3032">11-29 </span>
<span id="t5d_3032" class="t s2_3032">Figure 11-19. </span><span id="t5e_3032" class="t s2_3032">Processor-Priority Register (PPR) </span><span id="t5f_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5g_3032" class="t s2_3032">11-29 </span>
<span id="t5h_3032" class="t s2_3032">Figure 11-20. </span><span id="t5i_3032" class="t s2_3032">IRR, ISR, and TMR Registers </span><span id="t5j_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5k_3032" class="t s2_3032">11-30 </span>
<span id="t5l_3032" class="t s2_3032">Figure 11-21. </span><span id="t5m_3032" class="t s2_3032">EOI Register </span><span id="t5n_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5o_3032" class="t s2_3032">11-31 </span>
<span id="t5p_3032" class="t s2_3032">Figure 11-22. </span><span id="t5q_3032" class="t s2_3032">CR8 Register </span><span id="t5r_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5s_3032" class="t s2_3032">11-32 </span>
<span id="t5t_3032" class="t s2_3032">Figure 11-23. </span><span id="t5u_3032" class="t s2_3032">Spurious-Interrupt Vector Register (SVR) </span><span id="t5v_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5w_3032" class="t s2_3032">11-33 </span>
<span id="t5x_3032" class="t s2_3032">Figure 11-24. </span><span id="t5y_3032" class="t s2_3032">Layout of the MSI Message Address Register </span><span id="t5z_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t60_3032" class="t s2_3032">11-34 </span>
<span id="t61_3032" class="t s2_3032">Figure 11-25. </span><span id="t62_3032" class="t s2_3032">Layout of the MSI Message Data Register </span><span id="t63_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t64_3032" class="t s2_3032">11-36 </span>
<span id="t65_3032" class="t s2_3032">Figure 11-26. </span><span id="t66_3032" class="t s2_3032">IA32_APIC_BASE MSR Supporting x2APIC</span><span id="t67_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t68_3032" class="t s2_3032">11-37 </span>
<span id="t69_3032" class="t s2_3032">Figure 11-27. </span><span id="t6a_3032" class="t s2_3032">Local x2APIC State Transitions with IA32_APIC_BASE, INIT, and Reset </span><span id="t6b_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6c_3032" class="t s2_3032">11-42 </span>
<span id="t6d_3032" class="t s2_3032">Figure 11-28. </span><span id="t6e_3032" class="t s2_3032">Interrupt Command Register (ICR) in x2APIC Mode</span><span id="t6f_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6g_3032" class="t s2_3032">11-45 </span>
<span id="t6h_3032" class="t s2_3032">Figure 11-29. </span><span id="t6i_3032" class="t s2_3032">Logical Destination Register in x2APIC Mode </span><span id="t6j_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6k_3032" class="t s2_3032">11-46 </span>
<span id="t6l_3032" class="t s2_3032">Figure 11-30. </span><span id="t6m_3032" class="t s2_3032">SELF IPI register </span><span id="t6n_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6o_3032" class="t s2_3032">11-47 </span>
<span id="t6p_3032" class="t s2_3032">Figure 12-1. </span><span id="t6q_3032" class="t s2_3032">Cache Structure of the Pentium 4 and Intel Xeon Processors </span><span id="t6r_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6s_3032" class="t s2_3032">12-1 </span>
<span id="t6t_3032" class="t s2_3032">Figure 12-2. </span><span id="t6u_3032" class="t s2_3032">Cache Structure of the Intel Core i7 Processors </span><span id="t6v_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6w_3032" class="t s2_3032">12-2 </span>
<span id="t6x_3032" class="t s2_3032">Figure 12-3. </span><span id="t6y_3032" class="t s2_3032">Cache-Control Registers and Bits Available in Intel 64 and IA-32 Processors </span><span id="t6z_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t70_3032" class="t s2_3032">12-11 </span>
<span id="t71_3032" class="t s2_3032">Figure 12-4. </span><span id="t72_3032" class="t s2_3032">Mapping Physical Memory With MTRRs </span><span id="t73_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t74_3032" class="t s2_3032">12-21 </span>
<span id="t75_3032" class="t s2_3032">Figure 12-5. </span><span id="t76_3032" class="t s2_3032">IA32_MTRRCAP Register</span><span id="t77_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t78_3032" class="t s2_3032">12-22 </span>
<span id="t79_3032" class="t s2_3032">Figure 12-6. </span><span id="t7a_3032" class="t s2_3032">IA32_MTRR_DEF_TYPE MSR </span><span id="t7b_3032" class="t s2_3032">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t7c_3032" class="t s2_3032">12-23 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
