--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf decoder.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s200a,vq100,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_fpga_clk = PERIOD TIMEGRP "clk" 83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 27983 paths analyzed, 689 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.109ns.
--------------------------------------------------------------------------------

Paths for end point Inst_decoder/SampleOutRight_4 (SLICE_X27Y14.BY), 384 paths
--------------------------------------------------------------------------------
Slack (setup path):     68.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_decoder/bitsPerSampleOut_3 (FF)
  Destination:          Inst_decoder/SampleOutRight_4 (FF)
  Requirement:          83.000ns
  Data Path Delay:      13.987ns (Levels of Logic = 7)
  Clock Path Skew:      -0.122ns (0.532 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_decoder/bitsPerSampleOut_3 to Inst_decoder/SampleOutRight_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.XQ      Tcko                  0.631   Inst_decoder/bitsPerSampleOut<3>
                                                       Inst_decoder/bitsPerSampleOut_3
    SLICE_X17Y16.F4      net (fanout=13)       1.396   Inst_decoder/bitsPerSampleOut<3>
    SLICE_X17Y16.X       Tilo                  0.643   Inst_decoder/tmp_fourByteWord_cmp_eq0000844
                                                       Inst_decoder/tmp_fourByteWord_cmp_eq0000844
    SLICE_X14Y17.F2      net (fanout=1)        0.404   Inst_decoder/tmp_fourByteWord_cmp_eq0000844
    SLICE_X14Y17.X       Tilo                  0.692   N194
                                                       Inst_decoder/tmp_fourByteWord_cmp_eq0000889_SW0_SW0
    SLICE_X14Y16.G1      net (fanout=1)        0.484   N194
    SLICE_X14Y16.Y       Tilo                  0.707   Inst_decoder/tmp_fourByteWord_or0000
                                                       Inst_decoder/tmp_fourByteWord_cmp_eq0000889
    SLICE_X18Y20.G4      net (fanout=11)       1.088   Inst_decoder/tmp_fourByteWord_cmp_eq0000
    SLICE_X18Y20.Y       Tilo                  0.707   N262
                                                       Inst_decoder/current_cnt_mux0001<4>222
    SLICE_X14Y27.G2      net (fanout=3)        0.774   Inst_decoder/N53
    SLICE_X14Y27.Y       Tilo                  0.707   Inst_decoder/N34
                                                       Inst_decoder/tmp_fourByteWord_0_mux0000120
    SLICE_X13Y32.G4      net (fanout=3)        0.728   Inst_decoder/N01
    SLICE_X13Y32.Y       Tilo                  0.648   Inst_decoder/current.fourByteWord_6
                                                       Inst_decoder/tmp_fourByteWord_0_mux00008
    SLICE_X13Y36.F1      net (fanout=9)        0.973   Inst_decoder/N33
    SLICE_X13Y36.X       Tilo                  0.643   Inst_decoder/current.fourByteWord_4
                                                       Inst_decoder/tmp_fourByteWord_4_mux0000
    SLICE_X27Y14.BY      net (fanout=2)        2.448   Inst_decoder/nxt_fourByteWord<4>
    SLICE_X27Y14.CLK     Tdick                 0.314   Inst_decoder/SampleOutRight<5>
                                                       Inst_decoder/SampleOutRight_4
    -------------------------------------------------  ---------------------------
    Total                                     13.987ns (5.692ns logic, 8.295ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     69.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_decoder/current.cnt_2 (FF)
  Destination:          Inst_decoder/SampleOutRight_4 (FF)
  Requirement:          83.000ns
  Data Path Delay:      13.887ns (Levels of Logic = 7)
  Clock Path Skew:      -0.090ns (0.199 - 0.289)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_decoder/current.cnt_2 to Inst_decoder/SampleOutRight_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y25.XQ      Tcko                  0.591   Inst_decoder/current.cnt_2
                                                       Inst_decoder/current.cnt_2
    SLICE_X14Y18.G4      net (fanout=10)       1.339   Inst_decoder/current.cnt_2
    SLICE_X14Y18.Y       Tilo                  0.707   Inst_decoder/_add0001<7>
                                                       Inst_decoder/tmp_fourByteWord_cmp_eq0000835
    SLICE_X14Y17.F4      net (fanout=1)        0.337   Inst_decoder/tmp_fourByteWord_cmp_eq0000835
    SLICE_X14Y17.X       Tilo                  0.692   N194
                                                       Inst_decoder/tmp_fourByteWord_cmp_eq0000889_SW0_SW0
    SLICE_X14Y16.G1      net (fanout=1)        0.484   N194
    SLICE_X14Y16.Y       Tilo                  0.707   Inst_decoder/tmp_fourByteWord_or0000
                                                       Inst_decoder/tmp_fourByteWord_cmp_eq0000889
    SLICE_X18Y20.G4      net (fanout=11)       1.088   Inst_decoder/tmp_fourByteWord_cmp_eq0000
    SLICE_X18Y20.Y       Tilo                  0.707   N262
                                                       Inst_decoder/current_cnt_mux0001<4>222
    SLICE_X14Y27.G2      net (fanout=3)        0.774   Inst_decoder/N53
    SLICE_X14Y27.Y       Tilo                  0.707   Inst_decoder/N34
                                                       Inst_decoder/tmp_fourByteWord_0_mux0000120
    SLICE_X13Y32.G4      net (fanout=3)        0.728   Inst_decoder/N01
    SLICE_X13Y32.Y       Tilo                  0.648   Inst_decoder/current.fourByteWord_6
                                                       Inst_decoder/tmp_fourByteWord_0_mux00008
    SLICE_X13Y36.F1      net (fanout=9)        0.973   Inst_decoder/N33
    SLICE_X13Y36.X       Tilo                  0.643   Inst_decoder/current.fourByteWord_4
                                                       Inst_decoder/tmp_fourByteWord_4_mux0000
    SLICE_X27Y14.BY      net (fanout=2)        2.448   Inst_decoder/nxt_fourByteWord<4>
    SLICE_X27Y14.CLK     Tdick                 0.314   Inst_decoder/SampleOutRight<5>
                                                       Inst_decoder/SampleOutRight_4
    -------------------------------------------------  ---------------------------
    Total                                     13.887ns (5.716ns logic, 8.171ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     69.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_decoder/bitsPerSampleOut_4 (FF)
  Destination:          Inst_decoder/SampleOutRight_4 (FF)
  Requirement:          83.000ns
  Data Path Delay:      13.887ns (Levels of Logic = 7)
  Clock Path Skew:      -0.076ns (0.199 - 0.275)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_decoder/bitsPerSampleOut_4 to Inst_decoder/SampleOutRight_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y21.YQ      Tcko                  0.580   Inst_decoder/bitsPerSampleOut<5>
                                                       Inst_decoder/bitsPerSampleOut_4
    SLICE_X17Y16.F2      net (fanout=15)       1.347   Inst_decoder/bitsPerSampleOut<4>
    SLICE_X17Y16.X       Tilo                  0.643   Inst_decoder/tmp_fourByteWord_cmp_eq0000844
                                                       Inst_decoder/tmp_fourByteWord_cmp_eq0000844
    SLICE_X14Y17.F2      net (fanout=1)        0.404   Inst_decoder/tmp_fourByteWord_cmp_eq0000844
    SLICE_X14Y17.X       Tilo                  0.692   N194
                                                       Inst_decoder/tmp_fourByteWord_cmp_eq0000889_SW0_SW0
    SLICE_X14Y16.G1      net (fanout=1)        0.484   N194
    SLICE_X14Y16.Y       Tilo                  0.707   Inst_decoder/tmp_fourByteWord_or0000
                                                       Inst_decoder/tmp_fourByteWord_cmp_eq0000889
    SLICE_X18Y20.G4      net (fanout=11)       1.088   Inst_decoder/tmp_fourByteWord_cmp_eq0000
    SLICE_X18Y20.Y       Tilo                  0.707   N262
                                                       Inst_decoder/current_cnt_mux0001<4>222
    SLICE_X14Y27.G2      net (fanout=3)        0.774   Inst_decoder/N53
    SLICE_X14Y27.Y       Tilo                  0.707   Inst_decoder/N34
                                                       Inst_decoder/tmp_fourByteWord_0_mux0000120
    SLICE_X13Y32.G4      net (fanout=3)        0.728   Inst_decoder/N01
    SLICE_X13Y32.Y       Tilo                  0.648   Inst_decoder/current.fourByteWord_6
                                                       Inst_decoder/tmp_fourByteWord_0_mux00008
    SLICE_X13Y36.F1      net (fanout=9)        0.973   Inst_decoder/N33
    SLICE_X13Y36.X       Tilo                  0.643   Inst_decoder/current.fourByteWord_4
                                                       Inst_decoder/tmp_fourByteWord_4_mux0000
    SLICE_X27Y14.BY      net (fanout=2)        2.448   Inst_decoder/nxt_fourByteWord<4>
    SLICE_X27Y14.CLK     Tdick                 0.314   Inst_decoder/SampleOutRight<5>
                                                       Inst_decoder/SampleOutRight_4
    -------------------------------------------------  ---------------------------
    Total                                     13.887ns (5.641ns logic, 8.246ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_decoder/SampleOutRight_0 (SLICE_X10Y8.BY), 384 paths
--------------------------------------------------------------------------------
Slack (setup path):     69.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_decoder/bitsPerSampleOut_3 (FF)
  Destination:          Inst_decoder/SampleOutRight_0 (FF)
  Requirement:          83.000ns
  Data Path Delay:      13.524ns (Levels of Logic = 7)
  Clock Path Skew:      -0.045ns (0.217 - 0.262)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_decoder/bitsPerSampleOut_3 to Inst_decoder/SampleOutRight_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.XQ      Tcko                  0.631   Inst_decoder/bitsPerSampleOut<3>
                                                       Inst_decoder/bitsPerSampleOut_3
    SLICE_X17Y16.F4      net (fanout=13)       1.396   Inst_decoder/bitsPerSampleOut<3>
    SLICE_X17Y16.X       Tilo                  0.643   Inst_decoder/tmp_fourByteWord_cmp_eq0000844
                                                       Inst_decoder/tmp_fourByteWord_cmp_eq0000844
    SLICE_X14Y17.F2      net (fanout=1)        0.404   Inst_decoder/tmp_fourByteWord_cmp_eq0000844
    SLICE_X14Y17.X       Tilo                  0.692   N194
                                                       Inst_decoder/tmp_fourByteWord_cmp_eq0000889_SW0_SW0
    SLICE_X14Y16.G1      net (fanout=1)        0.484   N194
    SLICE_X14Y16.Y       Tilo                  0.707   Inst_decoder/tmp_fourByteWord_or0000
                                                       Inst_decoder/tmp_fourByteWord_cmp_eq0000889
    SLICE_X18Y20.G4      net (fanout=11)       1.088   Inst_decoder/tmp_fourByteWord_cmp_eq0000
    SLICE_X18Y20.Y       Tilo                  0.707   N262
                                                       Inst_decoder/current_cnt_mux0001<4>222
    SLICE_X14Y27.G2      net (fanout=3)        0.774   Inst_decoder/N53
    SLICE_X14Y27.Y       Tilo                  0.707   Inst_decoder/N34
                                                       Inst_decoder/tmp_fourByteWord_0_mux0000120
    SLICE_X13Y32.G4      net (fanout=3)        0.728   Inst_decoder/N01
    SLICE_X13Y32.Y       Tilo                  0.648   Inst_decoder/current.fourByteWord_6
                                                       Inst_decoder/tmp_fourByteWord_0_mux00008
    SLICE_X11Y34.F1      net (fanout=9)        1.013   Inst_decoder/N33
    SLICE_X11Y34.X       Tilo                  0.643   Inst_decoder/current.fourByteWord_0
                                                       Inst_decoder/tmp_fourByteWord_0_mux0000
    SLICE_X10Y8.BY       net (fanout=2)        1.873   Inst_decoder/nxt_fourByteWord<0>
    SLICE_X10Y8.CLK      Tdick                 0.386   Inst_decoder/SampleOutRight<1>
                                                       Inst_decoder/SampleOutRight_0
    -------------------------------------------------  ---------------------------
    Total                                     13.524ns (5.764ns logic, 7.760ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     69.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_decoder/current.cnt_2 (FF)
  Destination:          Inst_decoder/SampleOutRight_0 (FF)
  Requirement:          83.000ns
  Data Path Delay:      13.424ns (Levels of Logic = 7)
  Clock Path Skew:      -0.131ns (0.550 - 0.681)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_decoder/current.cnt_2 to Inst_decoder/SampleOutRight_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y25.XQ      Tcko                  0.591   Inst_decoder/current.cnt_2
                                                       Inst_decoder/current.cnt_2
    SLICE_X14Y18.G4      net (fanout=10)       1.339   Inst_decoder/current.cnt_2
    SLICE_X14Y18.Y       Tilo                  0.707   Inst_decoder/_add0001<7>
                                                       Inst_decoder/tmp_fourByteWord_cmp_eq0000835
    SLICE_X14Y17.F4      net (fanout=1)        0.337   Inst_decoder/tmp_fourByteWord_cmp_eq0000835
    SLICE_X14Y17.X       Tilo                  0.692   N194
                                                       Inst_decoder/tmp_fourByteWord_cmp_eq0000889_SW0_SW0
    SLICE_X14Y16.G1      net (fanout=1)        0.484   N194
    SLICE_X14Y16.Y       Tilo                  0.707   Inst_decoder/tmp_fourByteWord_or0000
                                                       Inst_decoder/tmp_fourByteWord_cmp_eq0000889
    SLICE_X18Y20.G4      net (fanout=11)       1.088   Inst_decoder/tmp_fourByteWord_cmp_eq0000
    SLICE_X18Y20.Y       Tilo                  0.707   N262
                                                       Inst_decoder/current_cnt_mux0001<4>222
    SLICE_X14Y27.G2      net (fanout=3)        0.774   Inst_decoder/N53
    SLICE_X14Y27.Y       Tilo                  0.707   Inst_decoder/N34
                                                       Inst_decoder/tmp_fourByteWord_0_mux0000120
    SLICE_X13Y32.G4      net (fanout=3)        0.728   Inst_decoder/N01
    SLICE_X13Y32.Y       Tilo                  0.648   Inst_decoder/current.fourByteWord_6
                                                       Inst_decoder/tmp_fourByteWord_0_mux00008
    SLICE_X11Y34.F1      net (fanout=9)        1.013   Inst_decoder/N33
    SLICE_X11Y34.X       Tilo                  0.643   Inst_decoder/current.fourByteWord_0
                                                       Inst_decoder/tmp_fourByteWord_0_mux0000
    SLICE_X10Y8.BY       net (fanout=2)        1.873   Inst_decoder/nxt_fourByteWord<0>
    SLICE_X10Y8.CLK      Tdick                 0.386   Inst_decoder/SampleOutRight<1>
                                                       Inst_decoder/SampleOutRight_0
    -------------------------------------------------  ---------------------------
    Total                                     13.424ns (5.788ns logic, 7.636ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     69.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_decoder/bitsPerSampleOut_4 (FF)
  Destination:          Inst_decoder/SampleOutRight_0 (FF)
  Requirement:          83.000ns
  Data Path Delay:      13.424ns (Levels of Logic = 7)
  Clock Path Skew:      -0.117ns (0.550 - 0.667)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_decoder/bitsPerSampleOut_4 to Inst_decoder/SampleOutRight_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y21.YQ      Tcko                  0.580   Inst_decoder/bitsPerSampleOut<5>
                                                       Inst_decoder/bitsPerSampleOut_4
    SLICE_X17Y16.F2      net (fanout=15)       1.347   Inst_decoder/bitsPerSampleOut<4>
    SLICE_X17Y16.X       Tilo                  0.643   Inst_decoder/tmp_fourByteWord_cmp_eq0000844
                                                       Inst_decoder/tmp_fourByteWord_cmp_eq0000844
    SLICE_X14Y17.F2      net (fanout=1)        0.404   Inst_decoder/tmp_fourByteWord_cmp_eq0000844
    SLICE_X14Y17.X       Tilo                  0.692   N194
                                                       Inst_decoder/tmp_fourByteWord_cmp_eq0000889_SW0_SW0
    SLICE_X14Y16.G1      net (fanout=1)        0.484   N194
    SLICE_X14Y16.Y       Tilo                  0.707   Inst_decoder/tmp_fourByteWord_or0000
                                                       Inst_decoder/tmp_fourByteWord_cmp_eq0000889
    SLICE_X18Y20.G4      net (fanout=11)       1.088   Inst_decoder/tmp_fourByteWord_cmp_eq0000
    SLICE_X18Y20.Y       Tilo                  0.707   N262
                                                       Inst_decoder/current_cnt_mux0001<4>222
    SLICE_X14Y27.G2      net (fanout=3)        0.774   Inst_decoder/N53
    SLICE_X14Y27.Y       Tilo                  0.707   Inst_decoder/N34
                                                       Inst_decoder/tmp_fourByteWord_0_mux0000120
    SLICE_X13Y32.G4      net (fanout=3)        0.728   Inst_decoder/N01
    SLICE_X13Y32.Y       Tilo                  0.648   Inst_decoder/current.fourByteWord_6
                                                       Inst_decoder/tmp_fourByteWord_0_mux00008
    SLICE_X11Y34.F1      net (fanout=9)        1.013   Inst_decoder/N33
    SLICE_X11Y34.X       Tilo                  0.643   Inst_decoder/current.fourByteWord_0
                                                       Inst_decoder/tmp_fourByteWord_0_mux0000
    SLICE_X10Y8.BY       net (fanout=2)        1.873   Inst_decoder/nxt_fourByteWord<0>
    SLICE_X10Y8.CLK      Tdick                 0.386   Inst_decoder/SampleOutRight<1>
                                                       Inst_decoder/SampleOutRight_0
    -------------------------------------------------  ---------------------------
    Total                                     13.424ns (5.713ns logic, 7.711ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_decoder/SampleOutRight_2 (SLICE_X26Y9.BY), 384 paths
--------------------------------------------------------------------------------
Slack (setup path):     69.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_decoder/bitsPerSampleOut_3 (FF)
  Destination:          Inst_decoder/SampleOutRight_2 (FF)
  Requirement:          83.000ns
  Data Path Delay:      13.370ns (Levels of Logic = 7)
  Clock Path Skew:      -0.102ns (0.552 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_decoder/bitsPerSampleOut_3 to Inst_decoder/SampleOutRight_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.XQ      Tcko                  0.631   Inst_decoder/bitsPerSampleOut<3>
                                                       Inst_decoder/bitsPerSampleOut_3
    SLICE_X17Y16.F4      net (fanout=13)       1.396   Inst_decoder/bitsPerSampleOut<3>
    SLICE_X17Y16.X       Tilo                  0.643   Inst_decoder/tmp_fourByteWord_cmp_eq0000844
                                                       Inst_decoder/tmp_fourByteWord_cmp_eq0000844
    SLICE_X14Y17.F2      net (fanout=1)        0.404   Inst_decoder/tmp_fourByteWord_cmp_eq0000844
    SLICE_X14Y17.X       Tilo                  0.692   N194
                                                       Inst_decoder/tmp_fourByteWord_cmp_eq0000889_SW0_SW0
    SLICE_X14Y16.G1      net (fanout=1)        0.484   N194
    SLICE_X14Y16.Y       Tilo                  0.707   Inst_decoder/tmp_fourByteWord_or0000
                                                       Inst_decoder/tmp_fourByteWord_cmp_eq0000889
    SLICE_X18Y20.G4      net (fanout=11)       1.088   Inst_decoder/tmp_fourByteWord_cmp_eq0000
    SLICE_X18Y20.Y       Tilo                  0.707   N262
                                                       Inst_decoder/current_cnt_mux0001<4>222
    SLICE_X14Y27.G2      net (fanout=3)        0.774   Inst_decoder/N53
    SLICE_X14Y27.Y       Tilo                  0.707   Inst_decoder/N34
                                                       Inst_decoder/tmp_fourByteWord_0_mux0000120
    SLICE_X13Y32.G4      net (fanout=3)        0.728   Inst_decoder/N01
    SLICE_X13Y32.Y       Tilo                  0.648   Inst_decoder/current.fourByteWord_6
                                                       Inst_decoder/tmp_fourByteWord_0_mux00008
    SLICE_X13Y31.F3      net (fanout=9)        0.576   Inst_decoder/N33
    SLICE_X13Y31.X       Tilo                  0.643   Inst_decoder/current.fourByteWord_2
                                                       Inst_decoder/tmp_fourByteWord_2_mux0000
    SLICE_X26Y9.BY       net (fanout=2)        2.156   Inst_decoder/nxt_fourByteWord<2>
    SLICE_X26Y9.CLK      Tdick                 0.386   Inst_decoder/SampleOutRight<3>
                                                       Inst_decoder/SampleOutRight_2
    -------------------------------------------------  ---------------------------
    Total                                     13.370ns (5.764ns logic, 7.606ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     69.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_decoder/current.cnt_2 (FF)
  Destination:          Inst_decoder/SampleOutRight_2 (FF)
  Requirement:          83.000ns
  Data Path Delay:      13.270ns (Levels of Logic = 7)
  Clock Path Skew:      -0.070ns (0.219 - 0.289)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_decoder/current.cnt_2 to Inst_decoder/SampleOutRight_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y25.XQ      Tcko                  0.591   Inst_decoder/current.cnt_2
                                                       Inst_decoder/current.cnt_2
    SLICE_X14Y18.G4      net (fanout=10)       1.339   Inst_decoder/current.cnt_2
    SLICE_X14Y18.Y       Tilo                  0.707   Inst_decoder/_add0001<7>
                                                       Inst_decoder/tmp_fourByteWord_cmp_eq0000835
    SLICE_X14Y17.F4      net (fanout=1)        0.337   Inst_decoder/tmp_fourByteWord_cmp_eq0000835
    SLICE_X14Y17.X       Tilo                  0.692   N194
                                                       Inst_decoder/tmp_fourByteWord_cmp_eq0000889_SW0_SW0
    SLICE_X14Y16.G1      net (fanout=1)        0.484   N194
    SLICE_X14Y16.Y       Tilo                  0.707   Inst_decoder/tmp_fourByteWord_or0000
                                                       Inst_decoder/tmp_fourByteWord_cmp_eq0000889
    SLICE_X18Y20.G4      net (fanout=11)       1.088   Inst_decoder/tmp_fourByteWord_cmp_eq0000
    SLICE_X18Y20.Y       Tilo                  0.707   N262
                                                       Inst_decoder/current_cnt_mux0001<4>222
    SLICE_X14Y27.G2      net (fanout=3)        0.774   Inst_decoder/N53
    SLICE_X14Y27.Y       Tilo                  0.707   Inst_decoder/N34
                                                       Inst_decoder/tmp_fourByteWord_0_mux0000120
    SLICE_X13Y32.G4      net (fanout=3)        0.728   Inst_decoder/N01
    SLICE_X13Y32.Y       Tilo                  0.648   Inst_decoder/current.fourByteWord_6
                                                       Inst_decoder/tmp_fourByteWord_0_mux00008
    SLICE_X13Y31.F3      net (fanout=9)        0.576   Inst_decoder/N33
    SLICE_X13Y31.X       Tilo                  0.643   Inst_decoder/current.fourByteWord_2
                                                       Inst_decoder/tmp_fourByteWord_2_mux0000
    SLICE_X26Y9.BY       net (fanout=2)        2.156   Inst_decoder/nxt_fourByteWord<2>
    SLICE_X26Y9.CLK      Tdick                 0.386   Inst_decoder/SampleOutRight<3>
                                                       Inst_decoder/SampleOutRight_2
    -------------------------------------------------  ---------------------------
    Total                                     13.270ns (5.788ns logic, 7.482ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     69.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_decoder/bitsPerSampleOut_4 (FF)
  Destination:          Inst_decoder/SampleOutRight_2 (FF)
  Requirement:          83.000ns
  Data Path Delay:      13.270ns (Levels of Logic = 7)
  Clock Path Skew:      -0.056ns (0.219 - 0.275)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_decoder/bitsPerSampleOut_4 to Inst_decoder/SampleOutRight_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y21.YQ      Tcko                  0.580   Inst_decoder/bitsPerSampleOut<5>
                                                       Inst_decoder/bitsPerSampleOut_4
    SLICE_X17Y16.F2      net (fanout=15)       1.347   Inst_decoder/bitsPerSampleOut<4>
    SLICE_X17Y16.X       Tilo                  0.643   Inst_decoder/tmp_fourByteWord_cmp_eq0000844
                                                       Inst_decoder/tmp_fourByteWord_cmp_eq0000844
    SLICE_X14Y17.F2      net (fanout=1)        0.404   Inst_decoder/tmp_fourByteWord_cmp_eq0000844
    SLICE_X14Y17.X       Tilo                  0.692   N194
                                                       Inst_decoder/tmp_fourByteWord_cmp_eq0000889_SW0_SW0
    SLICE_X14Y16.G1      net (fanout=1)        0.484   N194
    SLICE_X14Y16.Y       Tilo                  0.707   Inst_decoder/tmp_fourByteWord_or0000
                                                       Inst_decoder/tmp_fourByteWord_cmp_eq0000889
    SLICE_X18Y20.G4      net (fanout=11)       1.088   Inst_decoder/tmp_fourByteWord_cmp_eq0000
    SLICE_X18Y20.Y       Tilo                  0.707   N262
                                                       Inst_decoder/current_cnt_mux0001<4>222
    SLICE_X14Y27.G2      net (fanout=3)        0.774   Inst_decoder/N53
    SLICE_X14Y27.Y       Tilo                  0.707   Inst_decoder/N34
                                                       Inst_decoder/tmp_fourByteWord_0_mux0000120
    SLICE_X13Y32.G4      net (fanout=3)        0.728   Inst_decoder/N01
    SLICE_X13Y32.Y       Tilo                  0.648   Inst_decoder/current.fourByteWord_6
                                                       Inst_decoder/tmp_fourByteWord_0_mux00008
    SLICE_X13Y31.F3      net (fanout=9)        0.576   Inst_decoder/N33
    SLICE_X13Y31.X       Tilo                  0.643   Inst_decoder/current.fourByteWord_2
                                                       Inst_decoder/tmp_fourByteWord_2_mux0000
    SLICE_X26Y9.BY       net (fanout=2)        2.156   Inst_decoder/nxt_fourByteWord<2>
    SLICE_X26Y9.CLK      Tdick                 0.386   Inst_decoder/SampleOutRight<3>
                                                       Inst_decoder/SampleOutRight_2
    -------------------------------------------------  ---------------------------
    Total                                     13.270ns (5.713ns logic, 7.557ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_fpga_clk = PERIOD TIMEGRP "clk" 83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_SDRAMInterface/MemCLK (SLICE_X19Y29.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SDRAMInterface/MemCLK (FF)
  Destination:          Inst_SDRAMInterface/MemCLK (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.002ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 83.000ns
  Destination Clock:    clk_BUFGP rising at 83.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_SDRAMInterface/MemCLK to Inst_SDRAMInterface/MemCLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y29.YQ      Tcko                  0.464   Inst_SDRAMInterface/MemCLK
                                                       Inst_SDRAMInterface/MemCLK
    SLICE_X19Y29.BY      net (fanout=16)       0.398   Inst_SDRAMInterface/MemCLK
    SLICE_X19Y29.CLK     Tckdi       (-Th)    -0.140   Inst_SDRAMInterface/MemCLK
                                                       Inst_SDRAMInterface/MemCLK
    -------------------------------------------------  ---------------------------
    Total                                      1.002ns (0.604ns logic, 0.398ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_decoder/audioformatREG_6 (SLICE_X15Y30.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_decoder/current.fourByteWord_6 (FF)
  Destination:          Inst_decoder/audioformatREG_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.083ns (Levels of Logic = 0)
  Clock Path Skew:      0.055ns (0.687 - 0.632)
  Source Clock:         clk_BUFGP rising at 83.000ns
  Destination Clock:    clk_BUFGP rising at 83.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_decoder/current.fourByteWord_6 to Inst_decoder/audioformatREG_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.XQ      Tcko                  0.473   Inst_decoder/current.fourByteWord_6
                                                       Inst_decoder/current.fourByteWord_6
    SLICE_X15Y30.BY      net (fanout=6)        0.470   Inst_decoder/current.fourByteWord_6
    SLICE_X15Y30.CLK     Tckdi       (-Th)    -0.140   Inst_decoder/audioformatREG<7>
                                                       Inst_decoder/audioformatREG_6
    -------------------------------------------------  ---------------------------
    Total                                      1.083ns (0.613ns logic, 0.470ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SDRAMInterface/current.CAS (SLICE_X29Y11.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SDRAMInterface/current.CAS (FF)
  Destination:          Inst_SDRAMInterface/current.CAS (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.242ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 83.000ns
  Destination Clock:    clk_BUFGP rising at 83.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_SDRAMInterface/current.CAS to Inst_SDRAMInterface/current.CAS
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y11.YQ      Tcko                  0.464   Inst_SDRAMInterface/current.CAS
                                                       Inst_SDRAMInterface/current.CAS
    SLICE_X29Y11.G4      net (fanout=2)        0.308   Inst_SDRAMInterface/current.CAS
    SLICE_X29Y11.CLK     Tckg        (-Th)    -0.470   Inst_SDRAMInterface/current.CAS
                                                       Inst_SDRAMInterface/nxt_CAS1
                                                       Inst_SDRAMInterface/current.CAS
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (0.934ns logic, 0.308ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fpga_clk = PERIOD TIMEGRP "clk" 83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 79.796ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.000ns
  Low pulse: 41.500ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: Inst_decoder/current.fourByteWord_20/SR
  Logical resource: Inst_decoder/current.fourByteWord_20/SR
  Location pin: SLICE_X8Y42.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 79.796ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.000ns
  High pulse: 41.500ns
  High pulse limit: 1.602ns (Trpw)
  Physical resource: Inst_decoder/current.fourByteWord_20/SR
  Logical resource: Inst_decoder/current.fourByteWord_20/SR
  Location pin: SLICE_X8Y42.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 79.796ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.000ns
  Low pulse: 41.500ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: Inst_decoder/current.fourByteWord_10/SR
  Logical resource: Inst_decoder/current.fourByteWord_10/SR
  Location pin: SLICE_X10Y28.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   14.109|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 27983 paths, 0 nets, and 2228 connections

Design statistics:
   Minimum period:  14.109ns{1}   (Maximum frequency:  70.877MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 20 17:07:00 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 183 MB



