library ieee;
use ieee.std_logic_1164.all;
entity cordic is
  generic (
    n: integer := 16;
    stages: integer := 9
  );
  port (
    W: in std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n - 2 downto 0);
    X, Y: in std_logic_vector (n downto 0);
    G: out std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n - 2 downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n downto 0)
  );
end cordic;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n4567_o : std_logic;
  signal n4568_o : std_logic;
  signal n4569_o : std_logic;
  signal n4570_o : std_logic;
  signal n4571_o : std_logic;
  signal n4572_o : std_logic;
  signal n4573_o : std_logic;
  signal n4574_o : std_logic;
  signal n4575_o : std_logic;
  signal n4576_o : std_logic_vector (2 downto 0);
begin
  o <= n4576_o;
  -- vhdl_source/peres.vhdl:13:17
  n4567_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n4568_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n4569_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n4570_o <= n4568_o xor n4569_o;
  -- vhdl_source/peres.vhdl:15:17
  n4571_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n4572_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n4573_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n4574_o <= n4572_o and n4573_o;
  -- vhdl_source/peres.vhdl:15:21
  n4575_o <= n4571_o xor n4574_o;
  n4576_o <= n4567_o & n4570_o & n4575_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n3682_o : std_logic;
  signal n3683_o : std_logic;
  signal n3684_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n3685 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3688_o : std_logic;
  signal n3689_o : std_logic;
  signal n3690_o : std_logic;
  signal n3691_o : std_logic;
  signal n3692_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n3693 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3696_o : std_logic;
  signal n3697_o : std_logic;
  signal n3698_o : std_logic;
  signal n3699_o : std_logic;
  signal n3700_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n3701 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3704_o : std_logic;
  signal n3705_o : std_logic;
  signal n3706_o : std_logic;
  signal n3707_o : std_logic;
  signal n3708_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n3709 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3712_o : std_logic;
  signal n3713_o : std_logic;
  signal n3714_o : std_logic;
  signal n3715_o : std_logic;
  signal n3716_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n3717 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3720_o : std_logic;
  signal n3721_o : std_logic;
  signal n3722_o : std_logic;
  signal n3723_o : std_logic;
  signal n3724_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n3725 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3728_o : std_logic;
  signal n3729_o : std_logic;
  signal n3730_o : std_logic;
  signal n3731_o : std_logic;
  signal n3732_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n3733 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3736_o : std_logic;
  signal n3737_o : std_logic;
  signal n3738_o : std_logic;
  signal n3739_o : std_logic;
  signal n3740_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n3741 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3744_o : std_logic;
  signal n3745_o : std_logic;
  signal n3746_o : std_logic;
  signal n3747_o : std_logic;
  signal n3748_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n3749 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3752_o : std_logic;
  signal n3753_o : std_logic;
  signal n3754_o : std_logic;
  signal n3755_o : std_logic;
  signal n3756_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n3757 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3760_o : std_logic;
  signal n3761_o : std_logic;
  signal n3762_o : std_logic;
  signal n3763_o : std_logic;
  signal n3764_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n3765 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3768_o : std_logic;
  signal n3769_o : std_logic;
  signal n3770_o : std_logic;
  signal n3771_o : std_logic;
  signal n3772_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n3773 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3776_o : std_logic;
  signal n3777_o : std_logic;
  signal n3778_o : std_logic;
  signal n3779_o : std_logic;
  signal n3780_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n3781 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3784_o : std_logic;
  signal n3785_o : std_logic;
  signal n3786_o : std_logic;
  signal n3787_o : std_logic;
  signal n3788_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n3789 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3792_o : std_logic;
  signal n3793_o : std_logic;
  signal n3794_o : std_logic;
  signal n3795_o : std_logic;
  signal n3796_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n3797 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3800_o : std_logic;
  signal n3801_o : std_logic;
  signal n3802_o : std_logic;
  signal n3803_o : std_logic;
  signal n3804_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n3805 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3808_o : std_logic;
  signal n3809_o : std_logic;
  signal n3810_o : std_logic;
  signal n3811_o : std_logic;
  signal n3812_o : std_logic;
  signal n3813_o : std_logic;
  signal n3814_o : std_logic;
  signal n3815_o : std_logic;
  signal n3816_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n3817 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3820_o : std_logic;
  signal n3821_o : std_logic;
  signal n3822_o : std_logic;
  signal n3823_o : std_logic;
  signal n3824_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n3825 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3828_o : std_logic;
  signal n3829_o : std_logic;
  signal n3830_o : std_logic;
  signal n3831_o : std_logic;
  signal n3832_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n3833 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3836_o : std_logic;
  signal n3837_o : std_logic;
  signal n3838_o : std_logic;
  signal n3839_o : std_logic;
  signal n3840_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n3841 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3844_o : std_logic;
  signal n3845_o : std_logic;
  signal n3846_o : std_logic;
  signal n3847_o : std_logic;
  signal n3848_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n3849 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3852_o : std_logic;
  signal n3853_o : std_logic;
  signal n3854_o : std_logic;
  signal n3855_o : std_logic;
  signal n3856_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n3857 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3860_o : std_logic;
  signal n3861_o : std_logic;
  signal n3862_o : std_logic;
  signal n3863_o : std_logic;
  signal n3864_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n3865 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3868_o : std_logic;
  signal n3869_o : std_logic;
  signal n3870_o : std_logic;
  signal n3871_o : std_logic;
  signal n3872_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n3873 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3876_o : std_logic;
  signal n3877_o : std_logic;
  signal n3878_o : std_logic;
  signal n3879_o : std_logic;
  signal n3880_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n3881 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3884_o : std_logic;
  signal n3885_o : std_logic;
  signal n3886_o : std_logic;
  signal n3887_o : std_logic;
  signal n3888_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n3889 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3892_o : std_logic;
  signal n3893_o : std_logic;
  signal n3894_o : std_logic;
  signal n3895_o : std_logic;
  signal n3896_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n3897 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3900_o : std_logic;
  signal n3901_o : std_logic;
  signal n3902_o : std_logic;
  signal n3903_o : std_logic;
  signal n3904_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n3905 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3908_o : std_logic;
  signal n3909_o : std_logic;
  signal n3910_o : std_logic;
  signal n3911_o : std_logic;
  signal n3912_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n3913 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3916_o : std_logic;
  signal n3917_o : std_logic;
  signal n3918_o : std_logic;
  signal n3919_o : std_logic;
  signal n3920_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n3921 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3924_o : std_logic;
  signal n3925_o : std_logic;
  signal n3926_o : std_logic;
  signal n3927_o : std_logic;
  signal n3928_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n3929 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3932_o : std_logic;
  signal n3933_o : std_logic;
  signal n3934_o : std_logic_vector (1 downto 0);
  signal n3935_o : std_logic;
  signal n3936_o : std_logic;
  signal n3937_o : std_logic;
  signal n3938_o : std_logic_vector (1 downto 0);
  signal n3939_o : std_logic;
  signal n3940_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n3941 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3944_o : std_logic;
  signal n3945_o : std_logic;
  signal n3946_o : std_logic;
  signal n3947_o : std_logic;
  signal n3948_o : std_logic;
  signal n3949_o : std_logic_vector (1 downto 0);
  signal n3950_o : std_logic;
  signal n3951_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n3952 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3955_o : std_logic;
  signal n3956_o : std_logic;
  signal n3957_o : std_logic;
  signal n3958_o : std_logic;
  signal n3959_o : std_logic;
  signal n3960_o : std_logic_vector (1 downto 0);
  signal n3961_o : std_logic;
  signal n3962_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n3963 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3966_o : std_logic;
  signal n3967_o : std_logic;
  signal n3968_o : std_logic;
  signal n3969_o : std_logic;
  signal n3970_o : std_logic;
  signal n3971_o : std_logic_vector (1 downto 0);
  signal n3972_o : std_logic;
  signal n3973_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n3974 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3977_o : std_logic;
  signal n3978_o : std_logic;
  signal n3979_o : std_logic;
  signal n3980_o : std_logic;
  signal n3981_o : std_logic;
  signal n3982_o : std_logic_vector (1 downto 0);
  signal n3983_o : std_logic;
  signal n3984_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n3985 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3988_o : std_logic;
  signal n3989_o : std_logic;
  signal n3990_o : std_logic;
  signal n3991_o : std_logic;
  signal n3992_o : std_logic;
  signal n3993_o : std_logic_vector (1 downto 0);
  signal n3994_o : std_logic;
  signal n3995_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n3996 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3999_o : std_logic;
  signal n4000_o : std_logic;
  signal n4001_o : std_logic;
  signal n4002_o : std_logic;
  signal n4003_o : std_logic;
  signal n4004_o : std_logic_vector (1 downto 0);
  signal n4005_o : std_logic;
  signal n4006_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n4007 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4010_o : std_logic;
  signal n4011_o : std_logic;
  signal n4012_o : std_logic;
  signal n4013_o : std_logic;
  signal n4014_o : std_logic;
  signal n4015_o : std_logic_vector (1 downto 0);
  signal n4016_o : std_logic;
  signal n4017_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n4018 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4021_o : std_logic;
  signal n4022_o : std_logic;
  signal n4023_o : std_logic;
  signal n4024_o : std_logic;
  signal n4025_o : std_logic;
  signal n4026_o : std_logic_vector (1 downto 0);
  signal n4027_o : std_logic;
  signal n4028_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n4029 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4032_o : std_logic;
  signal n4033_o : std_logic;
  signal n4034_o : std_logic;
  signal n4035_o : std_logic;
  signal n4036_o : std_logic;
  signal n4037_o : std_logic_vector (1 downto 0);
  signal n4038_o : std_logic;
  signal n4039_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n4040 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4043_o : std_logic;
  signal n4044_o : std_logic;
  signal n4045_o : std_logic;
  signal n4046_o : std_logic;
  signal n4047_o : std_logic;
  signal n4048_o : std_logic_vector (1 downto 0);
  signal n4049_o : std_logic;
  signal n4050_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n4051 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4054_o : std_logic;
  signal n4055_o : std_logic;
  signal n4056_o : std_logic;
  signal n4057_o : std_logic;
  signal n4058_o : std_logic;
  signal n4059_o : std_logic_vector (1 downto 0);
  signal n4060_o : std_logic;
  signal n4061_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n4062 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4065_o : std_logic;
  signal n4066_o : std_logic;
  signal n4067_o : std_logic;
  signal n4068_o : std_logic;
  signal n4069_o : std_logic;
  signal n4070_o : std_logic_vector (1 downto 0);
  signal n4071_o : std_logic;
  signal n4072_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n4073 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4076_o : std_logic;
  signal n4077_o : std_logic;
  signal n4078_o : std_logic;
  signal n4079_o : std_logic;
  signal n4080_o : std_logic;
  signal n4081_o : std_logic_vector (1 downto 0);
  signal n4082_o : std_logic;
  signal n4083_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n4084 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4087_o : std_logic;
  signal n4088_o : std_logic;
  signal n4089_o : std_logic;
  signal n4090_o : std_logic;
  signal n4091_o : std_logic;
  signal n4092_o : std_logic_vector (1 downto 0);
  signal n4093_o : std_logic;
  signal n4094_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n4095 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4098_o : std_logic;
  signal n4099_o : std_logic;
  signal n4100_o : std_logic;
  signal n4101_o : std_logic;
  signal n4102_o : std_logic;
  signal n4103_o : std_logic_vector (1 downto 0);
  signal n4104_o : std_logic;
  signal n4105_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n4106 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4109_o : std_logic;
  signal n4110_o : std_logic;
  signal n4111_o : std_logic;
  signal n4112_o : std_logic;
  signal n4113_o : std_logic;
  signal n4114_o : std_logic;
  signal n4115_o : std_logic;
  signal n4116_o : std_logic_vector (1 downto 0);
  signal cnot_4_n4117 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n4120_o : std_logic;
  signal n4121_o : std_logic;
  signal n4122_o : std_logic;
  signal n4123_o : std_logic;
  signal n4124_o : std_logic_vector (1 downto 0);
  signal n4125_o : std_logic;
  signal n4126_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n4127 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4130_o : std_logic;
  signal n4131_o : std_logic;
  signal n4132_o : std_logic;
  signal n4133_o : std_logic;
  signal n4134_o : std_logic;
  signal n4135_o : std_logic_vector (1 downto 0);
  signal n4136_o : std_logic;
  signal n4137_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n4138 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4141_o : std_logic;
  signal n4142_o : std_logic;
  signal n4143_o : std_logic;
  signal n4144_o : std_logic;
  signal n4145_o : std_logic;
  signal n4146_o : std_logic_vector (1 downto 0);
  signal n4147_o : std_logic;
  signal n4148_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n4149 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4152_o : std_logic;
  signal n4153_o : std_logic;
  signal n4154_o : std_logic;
  signal n4155_o : std_logic;
  signal n4156_o : std_logic;
  signal n4157_o : std_logic_vector (1 downto 0);
  signal n4158_o : std_logic;
  signal n4159_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n4160 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4163_o : std_logic;
  signal n4164_o : std_logic;
  signal n4165_o : std_logic;
  signal n4166_o : std_logic;
  signal n4167_o : std_logic;
  signal n4168_o : std_logic_vector (1 downto 0);
  signal n4169_o : std_logic;
  signal n4170_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n4171 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4174_o : std_logic;
  signal n4175_o : std_logic;
  signal n4176_o : std_logic;
  signal n4177_o : std_logic;
  signal n4178_o : std_logic;
  signal n4179_o : std_logic_vector (1 downto 0);
  signal n4180_o : std_logic;
  signal n4181_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n4182 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4185_o : std_logic;
  signal n4186_o : std_logic;
  signal n4187_o : std_logic;
  signal n4188_o : std_logic;
  signal n4189_o : std_logic;
  signal n4190_o : std_logic_vector (1 downto 0);
  signal n4191_o : std_logic;
  signal n4192_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n4193 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4196_o : std_logic;
  signal n4197_o : std_logic;
  signal n4198_o : std_logic;
  signal n4199_o : std_logic;
  signal n4200_o : std_logic;
  signal n4201_o : std_logic_vector (1 downto 0);
  signal n4202_o : std_logic;
  signal n4203_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n4204 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4207_o : std_logic;
  signal n4208_o : std_logic;
  signal n4209_o : std_logic;
  signal n4210_o : std_logic;
  signal n4211_o : std_logic;
  signal n4212_o : std_logic_vector (1 downto 0);
  signal n4213_o : std_logic;
  signal n4214_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n4215 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4218_o : std_logic;
  signal n4219_o : std_logic;
  signal n4220_o : std_logic;
  signal n4221_o : std_logic;
  signal n4222_o : std_logic;
  signal n4223_o : std_logic_vector (1 downto 0);
  signal n4224_o : std_logic;
  signal n4225_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n4226 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4229_o : std_logic;
  signal n4230_o : std_logic;
  signal n4231_o : std_logic;
  signal n4232_o : std_logic;
  signal n4233_o : std_logic;
  signal n4234_o : std_logic_vector (1 downto 0);
  signal n4235_o : std_logic;
  signal n4236_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n4237 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4240_o : std_logic;
  signal n4241_o : std_logic;
  signal n4242_o : std_logic;
  signal n4243_o : std_logic;
  signal n4244_o : std_logic;
  signal n4245_o : std_logic_vector (1 downto 0);
  signal n4246_o : std_logic;
  signal n4247_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n4248 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4251_o : std_logic;
  signal n4252_o : std_logic;
  signal n4253_o : std_logic;
  signal n4254_o : std_logic;
  signal n4255_o : std_logic;
  signal n4256_o : std_logic_vector (1 downto 0);
  signal n4257_o : std_logic;
  signal n4258_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n4259 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4262_o : std_logic;
  signal n4263_o : std_logic;
  signal n4264_o : std_logic;
  signal n4265_o : std_logic;
  signal n4266_o : std_logic;
  signal n4267_o : std_logic_vector (1 downto 0);
  signal n4268_o : std_logic;
  signal n4269_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n4270 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4273_o : std_logic;
  signal n4274_o : std_logic;
  signal n4275_o : std_logic;
  signal n4276_o : std_logic;
  signal n4277_o : std_logic;
  signal n4278_o : std_logic_vector (1 downto 0);
  signal n4279_o : std_logic;
  signal n4280_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n4281 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4284_o : std_logic;
  signal n4285_o : std_logic;
  signal n4286_o : std_logic;
  signal n4287_o : std_logic;
  signal n4288_o : std_logic;
  signal n4289_o : std_logic_vector (1 downto 0);
  signal n4290_o : std_logic;
  signal n4291_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n4292 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4295_o : std_logic;
  signal n4296_o : std_logic;
  signal n4297_o : std_logic;
  signal n4298_o : std_logic;
  signal n4299_o : std_logic_vector (1 downto 0);
  signal n4300_o : std_logic;
  signal n4301_o : std_logic;
  signal n4302_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n4303 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4306_o : std_logic;
  signal n4307_o : std_logic;
  signal n4308_o : std_logic;
  signal n4309_o : std_logic;
  signal n4310_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n4311 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4314_o : std_logic;
  signal n4315_o : std_logic;
  signal n4316_o : std_logic;
  signal n4317_o : std_logic;
  signal n4318_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n4319 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4322_o : std_logic;
  signal n4323_o : std_logic;
  signal n4324_o : std_logic;
  signal n4325_o : std_logic;
  signal n4326_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n4327 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4330_o : std_logic;
  signal n4331_o : std_logic;
  signal n4332_o : std_logic;
  signal n4333_o : std_logic;
  signal n4334_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n4335 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4338_o : std_logic;
  signal n4339_o : std_logic;
  signal n4340_o : std_logic;
  signal n4341_o : std_logic;
  signal n4342_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n4343 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4346_o : std_logic;
  signal n4347_o : std_logic;
  signal n4348_o : std_logic;
  signal n4349_o : std_logic;
  signal n4350_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n4351 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4354_o : std_logic;
  signal n4355_o : std_logic;
  signal n4356_o : std_logic;
  signal n4357_o : std_logic;
  signal n4358_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n4359 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4362_o : std_logic;
  signal n4363_o : std_logic;
  signal n4364_o : std_logic;
  signal n4365_o : std_logic;
  signal n4366_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n4367 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4370_o : std_logic;
  signal n4371_o : std_logic;
  signal n4372_o : std_logic;
  signal n4373_o : std_logic;
  signal n4374_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n4375 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4378_o : std_logic;
  signal n4379_o : std_logic;
  signal n4380_o : std_logic;
  signal n4381_o : std_logic;
  signal n4382_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n4383 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4386_o : std_logic;
  signal n4387_o : std_logic;
  signal n4388_o : std_logic;
  signal n4389_o : std_logic;
  signal n4390_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n4391 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4394_o : std_logic;
  signal n4395_o : std_logic;
  signal n4396_o : std_logic;
  signal n4397_o : std_logic;
  signal n4398_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n4399 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4402_o : std_logic;
  signal n4403_o : std_logic;
  signal n4404_o : std_logic;
  signal n4405_o : std_logic;
  signal n4406_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n4407 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4410_o : std_logic;
  signal n4411_o : std_logic;
  signal n4412_o : std_logic;
  signal n4413_o : std_logic;
  signal n4414_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n4415 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4418_o : std_logic;
  signal n4419_o : std_logic;
  signal n4420_o : std_logic;
  signal n4421_o : std_logic;
  signal n4422_o : std_logic;
  signal n4423_o : std_logic;
  signal n4424_o : std_logic;
  signal n4425_o : std_logic;
  signal n4426_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n4427 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4430_o : std_logic;
  signal n4431_o : std_logic;
  signal n4432_o : std_logic;
  signal n4433_o : std_logic;
  signal n4434_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n4435 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4438_o : std_logic;
  signal n4439_o : std_logic;
  signal n4440_o : std_logic;
  signal n4441_o : std_logic;
  signal n4442_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n4443 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4446_o : std_logic;
  signal n4447_o : std_logic;
  signal n4448_o : std_logic;
  signal n4449_o : std_logic;
  signal n4450_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n4451 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4454_o : std_logic;
  signal n4455_o : std_logic;
  signal n4456_o : std_logic;
  signal n4457_o : std_logic;
  signal n4458_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n4459 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4462_o : std_logic;
  signal n4463_o : std_logic;
  signal n4464_o : std_logic;
  signal n4465_o : std_logic;
  signal n4466_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n4467 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4470_o : std_logic;
  signal n4471_o : std_logic;
  signal n4472_o : std_logic;
  signal n4473_o : std_logic;
  signal n4474_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n4475 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4478_o : std_logic;
  signal n4479_o : std_logic;
  signal n4480_o : std_logic;
  signal n4481_o : std_logic;
  signal n4482_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n4483 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4486_o : std_logic;
  signal n4487_o : std_logic;
  signal n4488_o : std_logic;
  signal n4489_o : std_logic;
  signal n4490_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n4491 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4494_o : std_logic;
  signal n4495_o : std_logic;
  signal n4496_o : std_logic;
  signal n4497_o : std_logic;
  signal n4498_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n4499 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4502_o : std_logic;
  signal n4503_o : std_logic;
  signal n4504_o : std_logic;
  signal n4505_o : std_logic;
  signal n4506_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n4507 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4510_o : std_logic;
  signal n4511_o : std_logic;
  signal n4512_o : std_logic;
  signal n4513_o : std_logic;
  signal n4514_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n4515 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4518_o : std_logic;
  signal n4519_o : std_logic;
  signal n4520_o : std_logic;
  signal n4521_o : std_logic;
  signal n4522_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n4523 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4526_o : std_logic;
  signal n4527_o : std_logic;
  signal n4528_o : std_logic;
  signal n4529_o : std_logic;
  signal n4530_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n4531 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4534_o : std_logic;
  signal n4535_o : std_logic;
  signal n4536_o : std_logic;
  signal n4537_o : std_logic;
  signal n4538_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n4539 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4542_o : std_logic;
  signal n4543_o : std_logic;
  signal n4544_o : std_logic;
  signal n4545_o : std_logic;
  signal n4546_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n4547 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4550_o : std_logic;
  signal n4551_o : std_logic;
  signal n4552_o : std_logic_vector (16 downto 0);
  signal n4553_o : std_logic_vector (16 downto 0);
  signal n4554_o : std_logic_vector (16 downto 0);
  signal n4555_o : std_logic_vector (16 downto 0);
  signal n4556_o : std_logic_vector (16 downto 0);
  signal n4557_o : std_logic_vector (16 downto 0);
  signal n4558_o : std_logic_vector (16 downto 0);
  signal n4559_o : std_logic_vector (16 downto 0);
  signal n4560_o : std_logic_vector (16 downto 0);
  signal n4561_o : std_logic_vector (16 downto 0);
  signal n4562_o : std_logic_vector (16 downto 0);
  signal n4563_o : std_logic_vector (16 downto 0);
  signal n4564_o : std_logic_vector (16 downto 0);
  signal n4565_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n4552_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n4553_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n4554_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n4555_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n4556_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n4557_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n4558_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n4559_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n4560_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n4561_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n4562_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n4563_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n4564_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n4565_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n3682_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3683_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3684_o <= n3682_o & n3683_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n3685 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n3684_o,
    o => gen1_n1_cnot1_j_o);
  n3688_o <= gen1_n1_cnot1_j_n3685 (1);
  n3689_o <= gen1_n1_cnot1_j_n3685 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3690_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3691_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3692_o <= n3690_o & n3691_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n3693 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n3692_o,
    o => gen1_n2_cnot1_j_o);
  n3696_o <= gen1_n2_cnot1_j_n3693 (1);
  n3697_o <= gen1_n2_cnot1_j_n3693 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3698_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3699_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3700_o <= n3698_o & n3699_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n3701 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n3700_o,
    o => gen1_n3_cnot1_j_o);
  n3704_o <= gen1_n3_cnot1_j_n3701 (1);
  n3705_o <= gen1_n3_cnot1_j_n3701 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3706_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3707_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3708_o <= n3706_o & n3707_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n3709 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n3708_o,
    o => gen1_n4_cnot1_j_o);
  n3712_o <= gen1_n4_cnot1_j_n3709 (1);
  n3713_o <= gen1_n4_cnot1_j_n3709 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3714_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3715_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3716_o <= n3714_o & n3715_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n3717 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n3716_o,
    o => gen1_n5_cnot1_j_o);
  n3720_o <= gen1_n5_cnot1_j_n3717 (1);
  n3721_o <= gen1_n5_cnot1_j_n3717 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3722_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3723_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3724_o <= n3722_o & n3723_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n3725 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n3724_o,
    o => gen1_n6_cnot1_j_o);
  n3728_o <= gen1_n6_cnot1_j_n3725 (1);
  n3729_o <= gen1_n6_cnot1_j_n3725 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3730_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3731_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3732_o <= n3730_o & n3731_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n3733 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n3732_o,
    o => gen1_n7_cnot1_j_o);
  n3736_o <= gen1_n7_cnot1_j_n3733 (1);
  n3737_o <= gen1_n7_cnot1_j_n3733 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3738_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3739_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3740_o <= n3738_o & n3739_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n3741 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n3740_o,
    o => gen1_n8_cnot1_j_o);
  n3744_o <= gen1_n8_cnot1_j_n3741 (1);
  n3745_o <= gen1_n8_cnot1_j_n3741 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3746_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3747_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3748_o <= n3746_o & n3747_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n3749 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n3748_o,
    o => gen1_n9_cnot1_j_o);
  n3752_o <= gen1_n9_cnot1_j_n3749 (1);
  n3753_o <= gen1_n9_cnot1_j_n3749 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3754_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3755_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3756_o <= n3754_o & n3755_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n3757 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n3756_o,
    o => gen1_n10_cnot1_j_o);
  n3760_o <= gen1_n10_cnot1_j_n3757 (1);
  n3761_o <= gen1_n10_cnot1_j_n3757 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3762_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3763_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3764_o <= n3762_o & n3763_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n3765 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n3764_o,
    o => gen1_n11_cnot1_j_o);
  n3768_o <= gen1_n11_cnot1_j_n3765 (1);
  n3769_o <= gen1_n11_cnot1_j_n3765 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3770_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3771_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3772_o <= n3770_o & n3771_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n3773 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n3772_o,
    o => gen1_n12_cnot1_j_o);
  n3776_o <= gen1_n12_cnot1_j_n3773 (1);
  n3777_o <= gen1_n12_cnot1_j_n3773 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3778_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3779_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3780_o <= n3778_o & n3779_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n3781 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n3780_o,
    o => gen1_n13_cnot1_j_o);
  n3784_o <= gen1_n13_cnot1_j_n3781 (1);
  n3785_o <= gen1_n13_cnot1_j_n3781 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3786_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3787_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3788_o <= n3786_o & n3787_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n3789 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n3788_o,
    o => gen1_n14_cnot1_j_o);
  n3792_o <= gen1_n14_cnot1_j_n3789 (1);
  n3793_o <= gen1_n14_cnot1_j_n3789 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3794_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3795_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3796_o <= n3794_o & n3795_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n3797 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n3796_o,
    o => gen1_n15_cnot1_j_o);
  n3800_o <= gen1_n15_cnot1_j_n3797 (1);
  n3801_o <= gen1_n15_cnot1_j_n3797 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3802_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3803_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3804_o <= n3802_o & n3803_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n3805 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n3804_o,
    o => gen1_n16_cnot1_j_o);
  n3808_o <= gen1_n16_cnot1_j_n3805 (1);
  n3809_o <= gen1_n16_cnot1_j_n3805 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n3810_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n3811_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n3812_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n3813_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3814_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3815_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3816_o <= n3814_o & n3815_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n3817 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n3816_o,
    o => gen2_n16_cnot2_j_o);
  n3820_o <= gen2_n16_cnot2_j_n3817 (1);
  n3821_o <= gen2_n16_cnot2_j_n3817 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3822_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3823_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3824_o <= n3822_o & n3823_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n3825 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n3824_o,
    o => gen2_n15_cnot2_j_o);
  n3828_o <= gen2_n15_cnot2_j_n3825 (1);
  n3829_o <= gen2_n15_cnot2_j_n3825 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3830_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3831_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3832_o <= n3830_o & n3831_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n3833 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n3832_o,
    o => gen2_n14_cnot2_j_o);
  n3836_o <= gen2_n14_cnot2_j_n3833 (1);
  n3837_o <= gen2_n14_cnot2_j_n3833 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3838_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3839_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3840_o <= n3838_o & n3839_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n3841 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n3840_o,
    o => gen2_n13_cnot2_j_o);
  n3844_o <= gen2_n13_cnot2_j_n3841 (1);
  n3845_o <= gen2_n13_cnot2_j_n3841 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3846_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3847_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3848_o <= n3846_o & n3847_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n3849 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n3848_o,
    o => gen2_n12_cnot2_j_o);
  n3852_o <= gen2_n12_cnot2_j_n3849 (1);
  n3853_o <= gen2_n12_cnot2_j_n3849 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3854_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3855_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3856_o <= n3854_o & n3855_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n3857 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n3856_o,
    o => gen2_n11_cnot2_j_o);
  n3860_o <= gen2_n11_cnot2_j_n3857 (1);
  n3861_o <= gen2_n11_cnot2_j_n3857 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3862_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3863_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3864_o <= n3862_o & n3863_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n3865 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n3864_o,
    o => gen2_n10_cnot2_j_o);
  n3868_o <= gen2_n10_cnot2_j_n3865 (1);
  n3869_o <= gen2_n10_cnot2_j_n3865 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3870_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3871_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3872_o <= n3870_o & n3871_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n3873 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n3872_o,
    o => gen2_n9_cnot2_j_o);
  n3876_o <= gen2_n9_cnot2_j_n3873 (1);
  n3877_o <= gen2_n9_cnot2_j_n3873 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3878_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3879_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3880_o <= n3878_o & n3879_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n3881 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n3880_o,
    o => gen2_n8_cnot2_j_o);
  n3884_o <= gen2_n8_cnot2_j_n3881 (1);
  n3885_o <= gen2_n8_cnot2_j_n3881 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3886_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3887_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3888_o <= n3886_o & n3887_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n3889 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n3888_o,
    o => gen2_n7_cnot2_j_o);
  n3892_o <= gen2_n7_cnot2_j_n3889 (1);
  n3893_o <= gen2_n7_cnot2_j_n3889 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3894_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3895_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3896_o <= n3894_o & n3895_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n3897 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n3896_o,
    o => gen2_n6_cnot2_j_o);
  n3900_o <= gen2_n6_cnot2_j_n3897 (1);
  n3901_o <= gen2_n6_cnot2_j_n3897 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3902_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3903_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3904_o <= n3902_o & n3903_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n3905 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n3904_o,
    o => gen2_n5_cnot2_j_o);
  n3908_o <= gen2_n5_cnot2_j_n3905 (1);
  n3909_o <= gen2_n5_cnot2_j_n3905 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3910_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3911_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3912_o <= n3910_o & n3911_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n3913 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n3912_o,
    o => gen2_n4_cnot2_j_o);
  n3916_o <= gen2_n4_cnot2_j_n3913 (1);
  n3917_o <= gen2_n4_cnot2_j_n3913 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3918_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3919_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3920_o <= n3918_o & n3919_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n3921 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n3920_o,
    o => gen2_n3_cnot2_j_o);
  n3924_o <= gen2_n3_cnot2_j_n3921 (1);
  n3925_o <= gen2_n3_cnot2_j_n3921 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3926_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3927_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3928_o <= n3926_o & n3927_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n3929 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n3928_o,
    o => gen2_n2_cnot2_j_o);
  n3932_o <= gen2_n2_cnot2_j_n3929 (1);
  n3933_o <= gen2_n2_cnot2_j_n3929 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n3934_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n3935_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3936_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3937_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3938_o <= n3936_o & n3937_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3939_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3940_o <= n3938_o & n3939_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n3941 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n3940_o,
    o => gen3_n1_ccnot3_j_o);
  n3944_o <= gen3_n1_ccnot3_j_n3941 (2);
  n3945_o <= gen3_n1_ccnot3_j_n3941 (1);
  n3946_o <= gen3_n1_ccnot3_j_n3941 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3947_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3948_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3949_o <= n3947_o & n3948_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3950_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3951_o <= n3949_o & n3950_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n3952 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n3951_o,
    o => gen3_n2_ccnot3_j_o);
  n3955_o <= gen3_n2_ccnot3_j_n3952 (2);
  n3956_o <= gen3_n2_ccnot3_j_n3952 (1);
  n3957_o <= gen3_n2_ccnot3_j_n3952 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3958_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3959_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3960_o <= n3958_o & n3959_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3961_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3962_o <= n3960_o & n3961_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n3963 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n3962_o,
    o => gen3_n3_ccnot3_j_o);
  n3966_o <= gen3_n3_ccnot3_j_n3963 (2);
  n3967_o <= gen3_n3_ccnot3_j_n3963 (1);
  n3968_o <= gen3_n3_ccnot3_j_n3963 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3969_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3970_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3971_o <= n3969_o & n3970_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3972_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3973_o <= n3971_o & n3972_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n3974 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n3973_o,
    o => gen3_n4_ccnot3_j_o);
  n3977_o <= gen3_n4_ccnot3_j_n3974 (2);
  n3978_o <= gen3_n4_ccnot3_j_n3974 (1);
  n3979_o <= gen3_n4_ccnot3_j_n3974 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3980_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3981_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3982_o <= n3980_o & n3981_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3983_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3984_o <= n3982_o & n3983_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n3985 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n3984_o,
    o => gen3_n5_ccnot3_j_o);
  n3988_o <= gen3_n5_ccnot3_j_n3985 (2);
  n3989_o <= gen3_n5_ccnot3_j_n3985 (1);
  n3990_o <= gen3_n5_ccnot3_j_n3985 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3991_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3992_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3993_o <= n3991_o & n3992_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3994_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3995_o <= n3993_o & n3994_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n3996 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n3995_o,
    o => gen3_n6_ccnot3_j_o);
  n3999_o <= gen3_n6_ccnot3_j_n3996 (2);
  n4000_o <= gen3_n6_ccnot3_j_n3996 (1);
  n4001_o <= gen3_n6_ccnot3_j_n3996 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4002_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4003_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4004_o <= n4002_o & n4003_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4005_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4006_o <= n4004_o & n4005_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n4007 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n4006_o,
    o => gen3_n7_ccnot3_j_o);
  n4010_o <= gen3_n7_ccnot3_j_n4007 (2);
  n4011_o <= gen3_n7_ccnot3_j_n4007 (1);
  n4012_o <= gen3_n7_ccnot3_j_n4007 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4013_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4014_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4015_o <= n4013_o & n4014_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4016_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4017_o <= n4015_o & n4016_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n4018 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n4017_o,
    o => gen3_n8_ccnot3_j_o);
  n4021_o <= gen3_n8_ccnot3_j_n4018 (2);
  n4022_o <= gen3_n8_ccnot3_j_n4018 (1);
  n4023_o <= gen3_n8_ccnot3_j_n4018 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4024_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4025_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4026_o <= n4024_o & n4025_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4027_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4028_o <= n4026_o & n4027_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n4029 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n4028_o,
    o => gen3_n9_ccnot3_j_o);
  n4032_o <= gen3_n9_ccnot3_j_n4029 (2);
  n4033_o <= gen3_n9_ccnot3_j_n4029 (1);
  n4034_o <= gen3_n9_ccnot3_j_n4029 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4035_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4036_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4037_o <= n4035_o & n4036_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4038_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4039_o <= n4037_o & n4038_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n4040 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n4039_o,
    o => gen3_n10_ccnot3_j_o);
  n4043_o <= gen3_n10_ccnot3_j_n4040 (2);
  n4044_o <= gen3_n10_ccnot3_j_n4040 (1);
  n4045_o <= gen3_n10_ccnot3_j_n4040 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4046_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4047_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4048_o <= n4046_o & n4047_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4049_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4050_o <= n4048_o & n4049_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n4051 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n4050_o,
    o => gen3_n11_ccnot3_j_o);
  n4054_o <= gen3_n11_ccnot3_j_n4051 (2);
  n4055_o <= gen3_n11_ccnot3_j_n4051 (1);
  n4056_o <= gen3_n11_ccnot3_j_n4051 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4057_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4058_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4059_o <= n4057_o & n4058_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4060_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4061_o <= n4059_o & n4060_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n4062 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n4061_o,
    o => gen3_n12_ccnot3_j_o);
  n4065_o <= gen3_n12_ccnot3_j_n4062 (2);
  n4066_o <= gen3_n12_ccnot3_j_n4062 (1);
  n4067_o <= gen3_n12_ccnot3_j_n4062 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4068_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4069_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4070_o <= n4068_o & n4069_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4071_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4072_o <= n4070_o & n4071_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n4073 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n4072_o,
    o => gen3_n13_ccnot3_j_o);
  n4076_o <= gen3_n13_ccnot3_j_n4073 (2);
  n4077_o <= gen3_n13_ccnot3_j_n4073 (1);
  n4078_o <= gen3_n13_ccnot3_j_n4073 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4079_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4080_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4081_o <= n4079_o & n4080_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4082_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4083_o <= n4081_o & n4082_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n4084 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n4083_o,
    o => gen3_n14_ccnot3_j_o);
  n4087_o <= gen3_n14_ccnot3_j_n4084 (2);
  n4088_o <= gen3_n14_ccnot3_j_n4084 (1);
  n4089_o <= gen3_n14_ccnot3_j_n4084 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4090_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4091_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4092_o <= n4090_o & n4091_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4093_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4094_o <= n4092_o & n4093_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n4095 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n4094_o,
    o => gen3_n15_ccnot3_j_o);
  n4098_o <= gen3_n15_ccnot3_j_n4095 (2);
  n4099_o <= gen3_n15_ccnot3_j_n4095 (1);
  n4100_o <= gen3_n15_ccnot3_j_n4095 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4101_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4102_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4103_o <= n4101_o & n4102_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4104_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4105_o <= n4103_o & n4104_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n4106 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n4105_o,
    o => gen3_n16_ccnot3_j_o);
  n4109_o <= gen3_n16_ccnot3_j_n4106 (2);
  n4110_o <= gen3_n16_ccnot3_j_n4106 (1);
  n4111_o <= gen3_n16_ccnot3_j_n4106 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n4112_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n4113_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n4114_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n4115_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n4116_o <= n4114_o & n4115_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n4117 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n4116_o,
    o => cnot_4_o);
  n4120_o <= cnot_4_n4117 (1);
  n4121_o <= cnot_4_n4117 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4122_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4123_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4124_o <= n4122_o & n4123_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4125_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4126_o <= n4124_o & n4125_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n4127 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n4126_o,
    o => gen4_n15_peres4_j_o);
  n4130_o <= gen4_n15_peres4_j_n4127 (2);
  n4131_o <= gen4_n15_peres4_j_n4127 (1);
  n4132_o <= gen4_n15_peres4_j_n4127 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4133_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4134_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4135_o <= n4133_o & n4134_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4136_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4137_o <= n4135_o & n4136_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n4138 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n4137_o,
    o => gen4_n14_peres4_j_o);
  n4141_o <= gen4_n14_peres4_j_n4138 (2);
  n4142_o <= gen4_n14_peres4_j_n4138 (1);
  n4143_o <= gen4_n14_peres4_j_n4138 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4144_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4145_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4146_o <= n4144_o & n4145_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4147_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4148_o <= n4146_o & n4147_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n4149 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n4148_o,
    o => gen4_n13_peres4_j_o);
  n4152_o <= gen4_n13_peres4_j_n4149 (2);
  n4153_o <= gen4_n13_peres4_j_n4149 (1);
  n4154_o <= gen4_n13_peres4_j_n4149 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4155_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4156_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4157_o <= n4155_o & n4156_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4158_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4159_o <= n4157_o & n4158_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n4160 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n4159_o,
    o => gen4_n12_peres4_j_o);
  n4163_o <= gen4_n12_peres4_j_n4160 (2);
  n4164_o <= gen4_n12_peres4_j_n4160 (1);
  n4165_o <= gen4_n12_peres4_j_n4160 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4166_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4167_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4168_o <= n4166_o & n4167_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4169_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4170_o <= n4168_o & n4169_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n4171 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n4170_o,
    o => gen4_n11_peres4_j_o);
  n4174_o <= gen4_n11_peres4_j_n4171 (2);
  n4175_o <= gen4_n11_peres4_j_n4171 (1);
  n4176_o <= gen4_n11_peres4_j_n4171 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4177_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4178_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4179_o <= n4177_o & n4178_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4180_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4181_o <= n4179_o & n4180_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n4182 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n4181_o,
    o => gen4_n10_peres4_j_o);
  n4185_o <= gen4_n10_peres4_j_n4182 (2);
  n4186_o <= gen4_n10_peres4_j_n4182 (1);
  n4187_o <= gen4_n10_peres4_j_n4182 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4188_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4189_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4190_o <= n4188_o & n4189_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4191_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4192_o <= n4190_o & n4191_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n4193 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n4192_o,
    o => gen4_n9_peres4_j_o);
  n4196_o <= gen4_n9_peres4_j_n4193 (2);
  n4197_o <= gen4_n9_peres4_j_n4193 (1);
  n4198_o <= gen4_n9_peres4_j_n4193 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4199_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4200_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4201_o <= n4199_o & n4200_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4202_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4203_o <= n4201_o & n4202_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n4204 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n4203_o,
    o => gen4_n8_peres4_j_o);
  n4207_o <= gen4_n8_peres4_j_n4204 (2);
  n4208_o <= gen4_n8_peres4_j_n4204 (1);
  n4209_o <= gen4_n8_peres4_j_n4204 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4210_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4211_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4212_o <= n4210_o & n4211_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4213_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4214_o <= n4212_o & n4213_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n4215 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n4214_o,
    o => gen4_n7_peres4_j_o);
  n4218_o <= gen4_n7_peres4_j_n4215 (2);
  n4219_o <= gen4_n7_peres4_j_n4215 (1);
  n4220_o <= gen4_n7_peres4_j_n4215 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4221_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4222_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4223_o <= n4221_o & n4222_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4224_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4225_o <= n4223_o & n4224_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n4226 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n4225_o,
    o => gen4_n6_peres4_j_o);
  n4229_o <= gen4_n6_peres4_j_n4226 (2);
  n4230_o <= gen4_n6_peres4_j_n4226 (1);
  n4231_o <= gen4_n6_peres4_j_n4226 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4232_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4233_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4234_o <= n4232_o & n4233_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4235_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4236_o <= n4234_o & n4235_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n4237 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n4236_o,
    o => gen4_n5_peres4_j_o);
  n4240_o <= gen4_n5_peres4_j_n4237 (2);
  n4241_o <= gen4_n5_peres4_j_n4237 (1);
  n4242_o <= gen4_n5_peres4_j_n4237 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4243_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4244_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4245_o <= n4243_o & n4244_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4246_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4247_o <= n4245_o & n4246_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n4248 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n4247_o,
    o => gen4_n4_peres4_j_o);
  n4251_o <= gen4_n4_peres4_j_n4248 (2);
  n4252_o <= gen4_n4_peres4_j_n4248 (1);
  n4253_o <= gen4_n4_peres4_j_n4248 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4254_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4255_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4256_o <= n4254_o & n4255_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4257_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4258_o <= n4256_o & n4257_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n4259 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n4258_o,
    o => gen4_n3_peres4_j_o);
  n4262_o <= gen4_n3_peres4_j_n4259 (2);
  n4263_o <= gen4_n3_peres4_j_n4259 (1);
  n4264_o <= gen4_n3_peres4_j_n4259 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4265_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4266_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4267_o <= n4265_o & n4266_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4268_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4269_o <= n4267_o & n4268_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n4270 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n4269_o,
    o => gen4_n2_peres4_j_o);
  n4273_o <= gen4_n2_peres4_j_n4270 (2);
  n4274_o <= gen4_n2_peres4_j_n4270 (1);
  n4275_o <= gen4_n2_peres4_j_n4270 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4276_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4277_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4278_o <= n4276_o & n4277_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4279_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4280_o <= n4278_o & n4279_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n4281 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n4280_o,
    o => gen4_n1_peres4_j_o);
  n4284_o <= gen4_n1_peres4_j_n4281 (2);
  n4285_o <= gen4_n1_peres4_j_n4281 (1);
  n4286_o <= gen4_n1_peres4_j_n4281 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4287_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4288_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4289_o <= n4287_o & n4288_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4290_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4291_o <= n4289_o & n4290_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n4292 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n4291_o,
    o => gen4_n0_peres4_j_o);
  n4295_o <= gen4_n0_peres4_j_n4292 (2);
  n4296_o <= gen4_n0_peres4_j_n4292 (1);
  n4297_o <= gen4_n0_peres4_j_n4292 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n4298_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n4299_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4300_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4301_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4302_o <= n4300_o & n4301_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n4303 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n4302_o,
    o => gen5_n1_cnot5_j_o);
  n4306_o <= gen5_n1_cnot5_j_n4303 (1);
  n4307_o <= gen5_n1_cnot5_j_n4303 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4308_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4309_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4310_o <= n4308_o & n4309_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n4311 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n4310_o,
    o => gen5_n2_cnot5_j_o);
  n4314_o <= gen5_n2_cnot5_j_n4311 (1);
  n4315_o <= gen5_n2_cnot5_j_n4311 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4316_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4317_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4318_o <= n4316_o & n4317_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n4319 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n4318_o,
    o => gen5_n3_cnot5_j_o);
  n4322_o <= gen5_n3_cnot5_j_n4319 (1);
  n4323_o <= gen5_n3_cnot5_j_n4319 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4324_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4325_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4326_o <= n4324_o & n4325_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n4327 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n4326_o,
    o => gen5_n4_cnot5_j_o);
  n4330_o <= gen5_n4_cnot5_j_n4327 (1);
  n4331_o <= gen5_n4_cnot5_j_n4327 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4332_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4333_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4334_o <= n4332_o & n4333_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n4335 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n4334_o,
    o => gen5_n5_cnot5_j_o);
  n4338_o <= gen5_n5_cnot5_j_n4335 (1);
  n4339_o <= gen5_n5_cnot5_j_n4335 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4340_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4341_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4342_o <= n4340_o & n4341_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n4343 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n4342_o,
    o => gen5_n6_cnot5_j_o);
  n4346_o <= gen5_n6_cnot5_j_n4343 (1);
  n4347_o <= gen5_n6_cnot5_j_n4343 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4348_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4349_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4350_o <= n4348_o & n4349_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n4351 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n4350_o,
    o => gen5_n7_cnot5_j_o);
  n4354_o <= gen5_n7_cnot5_j_n4351 (1);
  n4355_o <= gen5_n7_cnot5_j_n4351 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4356_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4357_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4358_o <= n4356_o & n4357_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n4359 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n4358_o,
    o => gen5_n8_cnot5_j_o);
  n4362_o <= gen5_n8_cnot5_j_n4359 (1);
  n4363_o <= gen5_n8_cnot5_j_n4359 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4364_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4365_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4366_o <= n4364_o & n4365_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n4367 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n4366_o,
    o => gen5_n9_cnot5_j_o);
  n4370_o <= gen5_n9_cnot5_j_n4367 (1);
  n4371_o <= gen5_n9_cnot5_j_n4367 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4372_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4373_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4374_o <= n4372_o & n4373_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n4375 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n4374_o,
    o => gen5_n10_cnot5_j_o);
  n4378_o <= gen5_n10_cnot5_j_n4375 (1);
  n4379_o <= gen5_n10_cnot5_j_n4375 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4380_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4381_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4382_o <= n4380_o & n4381_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n4383 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n4382_o,
    o => gen5_n11_cnot5_j_o);
  n4386_o <= gen5_n11_cnot5_j_n4383 (1);
  n4387_o <= gen5_n11_cnot5_j_n4383 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4388_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4389_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4390_o <= n4388_o & n4389_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n4391 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n4390_o,
    o => gen5_n12_cnot5_j_o);
  n4394_o <= gen5_n12_cnot5_j_n4391 (1);
  n4395_o <= gen5_n12_cnot5_j_n4391 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4396_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4397_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4398_o <= n4396_o & n4397_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n4399 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n4398_o,
    o => gen5_n13_cnot5_j_o);
  n4402_o <= gen5_n13_cnot5_j_n4399 (1);
  n4403_o <= gen5_n13_cnot5_j_n4399 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4404_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4405_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4406_o <= n4404_o & n4405_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n4407 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n4406_o,
    o => gen5_n14_cnot5_j_o);
  n4410_o <= gen5_n14_cnot5_j_n4407 (1);
  n4411_o <= gen5_n14_cnot5_j_n4407 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4412_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4413_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4414_o <= n4412_o & n4413_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n4415 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n4414_o,
    o => gen5_n15_cnot5_j_o);
  n4418_o <= gen5_n15_cnot5_j_n4415 (1);
  n4419_o <= gen5_n15_cnot5_j_n4415 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n4420_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n4421_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n4422_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n4423_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4424_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4425_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4426_o <= n4424_o & n4425_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n4427 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n4426_o,
    o => gen6_n1_cnot1_j_o);
  n4430_o <= gen6_n1_cnot1_j_n4427 (1);
  n4431_o <= gen6_n1_cnot1_j_n4427 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4432_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4433_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4434_o <= n4432_o & n4433_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n4435 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n4434_o,
    o => gen6_n2_cnot1_j_o);
  n4438_o <= gen6_n2_cnot1_j_n4435 (1);
  n4439_o <= gen6_n2_cnot1_j_n4435 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4440_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4441_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4442_o <= n4440_o & n4441_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n4443 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n4442_o,
    o => gen6_n3_cnot1_j_o);
  n4446_o <= gen6_n3_cnot1_j_n4443 (1);
  n4447_o <= gen6_n3_cnot1_j_n4443 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4448_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4449_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4450_o <= n4448_o & n4449_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n4451 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n4450_o,
    o => gen6_n4_cnot1_j_o);
  n4454_o <= gen6_n4_cnot1_j_n4451 (1);
  n4455_o <= gen6_n4_cnot1_j_n4451 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4456_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4457_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4458_o <= n4456_o & n4457_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n4459 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n4458_o,
    o => gen6_n5_cnot1_j_o);
  n4462_o <= gen6_n5_cnot1_j_n4459 (1);
  n4463_o <= gen6_n5_cnot1_j_n4459 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4464_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4465_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4466_o <= n4464_o & n4465_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n4467 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n4466_o,
    o => gen6_n6_cnot1_j_o);
  n4470_o <= gen6_n6_cnot1_j_n4467 (1);
  n4471_o <= gen6_n6_cnot1_j_n4467 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4472_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4473_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4474_o <= n4472_o & n4473_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n4475 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n4474_o,
    o => gen6_n7_cnot1_j_o);
  n4478_o <= gen6_n7_cnot1_j_n4475 (1);
  n4479_o <= gen6_n7_cnot1_j_n4475 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4480_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4481_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4482_o <= n4480_o & n4481_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n4483 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n4482_o,
    o => gen6_n8_cnot1_j_o);
  n4486_o <= gen6_n8_cnot1_j_n4483 (1);
  n4487_o <= gen6_n8_cnot1_j_n4483 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4488_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4489_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4490_o <= n4488_o & n4489_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n4491 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n4490_o,
    o => gen6_n9_cnot1_j_o);
  n4494_o <= gen6_n9_cnot1_j_n4491 (1);
  n4495_o <= gen6_n9_cnot1_j_n4491 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4496_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4497_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4498_o <= n4496_o & n4497_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n4499 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n4498_o,
    o => gen6_n10_cnot1_j_o);
  n4502_o <= gen6_n10_cnot1_j_n4499 (1);
  n4503_o <= gen6_n10_cnot1_j_n4499 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4504_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4505_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4506_o <= n4504_o & n4505_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n4507 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n4506_o,
    o => gen6_n11_cnot1_j_o);
  n4510_o <= gen6_n11_cnot1_j_n4507 (1);
  n4511_o <= gen6_n11_cnot1_j_n4507 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4512_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4513_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4514_o <= n4512_o & n4513_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n4515 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n4514_o,
    o => gen6_n12_cnot1_j_o);
  n4518_o <= gen6_n12_cnot1_j_n4515 (1);
  n4519_o <= gen6_n12_cnot1_j_n4515 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4520_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4521_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4522_o <= n4520_o & n4521_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n4523 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n4522_o,
    o => gen6_n13_cnot1_j_o);
  n4526_o <= gen6_n13_cnot1_j_n4523 (1);
  n4527_o <= gen6_n13_cnot1_j_n4523 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4528_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4529_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4530_o <= n4528_o & n4529_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n4531 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n4530_o,
    o => gen6_n14_cnot1_j_o);
  n4534_o <= gen6_n14_cnot1_j_n4531 (1);
  n4535_o <= gen6_n14_cnot1_j_n4531 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4536_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4537_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4538_o <= n4536_o & n4537_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n4539 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n4538_o,
    o => gen6_n15_cnot1_j_o);
  n4542_o <= gen6_n15_cnot1_j_n4539 (1);
  n4543_o <= gen6_n15_cnot1_j_n4539 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4544_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4545_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4546_o <= n4544_o & n4545_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n4547 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n4546_o,
    o => gen6_n16_cnot1_j_o);
  n4550_o <= gen6_n16_cnot1_j_n4547 (1);
  n4551_o <= gen6_n16_cnot1_j_n4547 (0);
  n4552_o <= n3808_o & n3800_o & n3792_o & n3784_o & n3776_o & n3768_o & n3760_o & n3752_o & n3744_o & n3736_o & n3728_o & n3720_o & n3712_o & n3704_o & n3696_o & n3688_o & n3810_o;
  n4553_o <= n3809_o & n3801_o & n3793_o & n3785_o & n3777_o & n3769_o & n3761_o & n3753_o & n3745_o & n3737_o & n3729_o & n3721_o & n3713_o & n3705_o & n3697_o & n3689_o & n3811_o;
  n4554_o <= n3813_o & n3820_o & n3828_o & n3836_o & n3844_o & n3852_o & n3860_o & n3868_o & n3876_o & n3884_o & n3892_o & n3900_o & n3908_o & n3916_o & n3924_o & n3932_o & n3812_o;
  n4555_o <= n3821_o & n3829_o & n3837_o & n3845_o & n3853_o & n3861_o & n3869_o & n3877_o & n3885_o & n3893_o & n3901_o & n3909_o & n3917_o & n3925_o & n3933_o & n3934_o;
  n4556_o <= n4111_o & n4100_o & n4089_o & n4078_o & n4067_o & n4056_o & n4045_o & n4034_o & n4023_o & n4012_o & n4001_o & n3990_o & n3979_o & n3968_o & n3957_o & n3946_o & n3935_o;
  n4557_o <= n4112_o & n4110_o & n4099_o & n4088_o & n4077_o & n4066_o & n4055_o & n4044_o & n4033_o & n4022_o & n4011_o & n4000_o & n3989_o & n3978_o & n3967_o & n3956_o & n3945_o;
  n4558_o <= n4113_o & n4109_o & n4098_o & n4087_o & n4076_o & n4065_o & n4054_o & n4043_o & n4032_o & n4021_o & n4010_o & n3999_o & n3988_o & n3977_o & n3966_o & n3955_o & n3944_o;
  n4559_o <= n4120_o & n4130_o & n4141_o & n4152_o & n4163_o & n4174_o & n4185_o & n4196_o & n4207_o & n4218_o & n4229_o & n4240_o & n4251_o & n4262_o & n4273_o & n4284_o & n4295_o;
  n4560_o <= n4132_o & n4143_o & n4154_o & n4165_o & n4176_o & n4187_o & n4198_o & n4209_o & n4220_o & n4231_o & n4242_o & n4253_o & n4264_o & n4275_o & n4286_o & n4297_o & n4298_o;
  n4561_o <= n4121_o & n4131_o & n4142_o & n4153_o & n4164_o & n4175_o & n4186_o & n4197_o & n4208_o & n4219_o & n4230_o & n4241_o & n4252_o & n4263_o & n4274_o & n4285_o & n4296_o;
  n4562_o <= n4419_o & n4411_o & n4403_o & n4395_o & n4387_o & n4379_o & n4371_o & n4363_o & n4355_o & n4347_o & n4339_o & n4331_o & n4323_o & n4315_o & n4307_o & n4299_o;
  n4563_o <= n4421_o & n4418_o & n4410_o & n4402_o & n4394_o & n4386_o & n4378_o & n4370_o & n4362_o & n4354_o & n4346_o & n4338_o & n4330_o & n4322_o & n4314_o & n4306_o & n4420_o;
  n4564_o <= n4550_o & n4542_o & n4534_o & n4526_o & n4518_o & n4510_o & n4502_o & n4494_o & n4486_o & n4478_o & n4470_o & n4462_o & n4454_o & n4446_o & n4438_o & n4430_o & n4422_o;
  n4565_o <= n4551_o & n4543_o & n4535_o & n4527_o & n4519_o & n4511_o & n4503_o & n4495_o & n4487_o & n4479_o & n4471_o & n4463_o & n4455_o & n4447_o & n4439_o & n4431_o & n4423_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n3673_o : std_logic_vector (1 downto 0);
  signal n3674_o : std_logic;
  signal n3675_o : std_logic;
  signal n3676_o : std_logic;
  signal n3677_o : std_logic;
  signal n3678_o : std_logic;
  signal n3679_o : std_logic_vector (2 downto 0);
begin
  o <= n3679_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n3673_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n3674_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n3675_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n3676_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n3677_o <= n3675_o and n3676_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n3678_o <= n3674_o xor n3677_o;
  n3679_o <= n3673_o & n3678_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_8 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_8;

architecture rtl of angle_lookup_15_8 is
  signal n3654_o : std_logic;
  signal n3655_o : std_logic;
  signal n3656_o : std_logic;
  signal n3657_o : std_logic;
  signal n3658_o : std_logic;
  signal n3659_o : std_logic;
  signal n3660_o : std_logic;
  signal n3661_o : std_logic;
  signal n3662_o : std_logic;
  signal n3663_o : std_logic;
  signal n3664_o : std_logic;
  signal n3665_o : std_logic;
  signal n3666_o : std_logic;
  signal n3667_o : std_logic;
  signal n3668_o : std_logic;
  signal n3669_o : std_logic;
  signal n3670_o : std_logic;
  signal n3671_o : std_logic_vector (14 downto 0);
begin
  o <= n3671_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3654_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3655_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3656_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3657_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3658_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3659_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3660_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3661_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3662_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3663_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3664_o <= not n3663_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3665_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3666_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3667_o <= not n3666_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3668_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3669_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3670_o <= i (0);
  n3671_o <= n3654_o & n3655_o & n3656_o & n3657_o & n3658_o & n3659_o & n3660_o & n3661_o & n3662_o & n3664_o & n3665_o & n3667_o & n3668_o & n3669_o & n3670_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_8 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (7 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (7 downto 0));
end entity cnot_reg_8;

architecture rtl of cnot_reg_8 is
  signal ctrl_prop : std_logic_vector (8 downto 0);
  signal n3586_o : std_logic;
  signal n3587_o : std_logic;
  signal n3588_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3589 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3592_o : std_logic;
  signal n3593_o : std_logic;
  signal n3594_o : std_logic;
  signal n3595_o : std_logic;
  signal n3596_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3597 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3600_o : std_logic;
  signal n3601_o : std_logic;
  signal n3602_o : std_logic;
  signal n3603_o : std_logic;
  signal n3604_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3605 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3608_o : std_logic;
  signal n3609_o : std_logic;
  signal n3610_o : std_logic;
  signal n3611_o : std_logic;
  signal n3612_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3613 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3616_o : std_logic;
  signal n3617_o : std_logic;
  signal n3618_o : std_logic;
  signal n3619_o : std_logic;
  signal n3620_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3621 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3624_o : std_logic;
  signal n3625_o : std_logic;
  signal n3626_o : std_logic;
  signal n3627_o : std_logic;
  signal n3628_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3629 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3632_o : std_logic;
  signal n3633_o : std_logic;
  signal n3634_o : std_logic;
  signal n3635_o : std_logic;
  signal n3636_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3637 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3640_o : std_logic;
  signal n3641_o : std_logic;
  signal n3642_o : std_logic;
  signal n3643_o : std_logic;
  signal n3644_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3645 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3648_o : std_logic;
  signal n3649_o : std_logic;
  signal n3650_o : std_logic;
  signal n3651_o : std_logic_vector (7 downto 0);
  signal n3652_o : std_logic_vector (8 downto 0);
begin
  ctrl_out <= n3650_o;
  o <= n3651_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3652_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3586_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3587_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3588_o <= n3586_o & n3587_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3589 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3588_o,
    o => gen1_n0_cnot0_o);
  n3592_o <= gen1_n0_cnot0_n3589 (1);
  n3593_o <= gen1_n0_cnot0_n3589 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3594_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3595_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3596_o <= n3594_o & n3595_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3597 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3596_o,
    o => gen1_n1_cnot0_o);
  n3600_o <= gen1_n1_cnot0_n3597 (1);
  n3601_o <= gen1_n1_cnot0_n3597 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3602_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3603_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3604_o <= n3602_o & n3603_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3605 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3604_o,
    o => gen1_n2_cnot0_o);
  n3608_o <= gen1_n2_cnot0_n3605 (1);
  n3609_o <= gen1_n2_cnot0_n3605 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3610_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3611_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3612_o <= n3610_o & n3611_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3613 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3612_o,
    o => gen1_n3_cnot0_o);
  n3616_o <= gen1_n3_cnot0_n3613 (1);
  n3617_o <= gen1_n3_cnot0_n3613 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3618_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3619_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3620_o <= n3618_o & n3619_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3621 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3620_o,
    o => gen1_n4_cnot0_o);
  n3624_o <= gen1_n4_cnot0_n3621 (1);
  n3625_o <= gen1_n4_cnot0_n3621 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3626_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3627_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3628_o <= n3626_o & n3627_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3629 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3628_o,
    o => gen1_n5_cnot0_o);
  n3632_o <= gen1_n5_cnot0_n3629 (1);
  n3633_o <= gen1_n5_cnot0_n3629 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3634_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3635_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3636_o <= n3634_o & n3635_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3637 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3636_o,
    o => gen1_n6_cnot0_o);
  n3640_o <= gen1_n6_cnot0_n3637 (1);
  n3641_o <= gen1_n6_cnot0_n3637 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3642_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3643_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3644_o <= n3642_o & n3643_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3645 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3644_o,
    o => gen1_n7_cnot0_o);
  n3648_o <= gen1_n7_cnot0_n3645 (1);
  n3649_o <= gen1_n7_cnot0_n3645 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3650_o <= ctrl_prop (8);
  n3651_o <= n3649_o & n3641_o & n3633_o & n3625_o & n3617_o & n3609_o & n3601_o & n3593_o;
  n3652_o <= n3648_o & n3640_o & n3632_o & n3624_o & n3616_o & n3608_o & n3600_o & n3592_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_7 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_7;

architecture rtl of angle_lookup_15_7 is
  signal n3565_o : std_logic;
  signal n3566_o : std_logic;
  signal n3567_o : std_logic;
  signal n3568_o : std_logic;
  signal n3569_o : std_logic;
  signal n3570_o : std_logic;
  signal n3571_o : std_logic;
  signal n3572_o : std_logic;
  signal n3573_o : std_logic;
  signal n3574_o : std_logic;
  signal n3575_o : std_logic;
  signal n3576_o : std_logic;
  signal n3577_o : std_logic;
  signal n3578_o : std_logic;
  signal n3579_o : std_logic;
  signal n3580_o : std_logic;
  signal n3581_o : std_logic;
  signal n3582_o : std_logic;
  signal n3583_o : std_logic_vector (14 downto 0);
begin
  o <= n3583_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3565_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3566_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3567_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3568_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3569_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3570_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3571_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3572_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3573_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3574_o <= not n3573_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3575_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3576_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3577_o <= not n3576_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3578_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3579_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3580_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3581_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3582_o <= not n3581_o;
  n3583_o <= n3565_o & n3566_o & n3567_o & n3568_o & n3569_o & n3570_o & n3571_o & n3572_o & n3574_o & n3575_o & n3577_o & n3578_o & n3579_o & n3580_o & n3582_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_7 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (6 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (6 downto 0));
end entity cnot_reg_7;

architecture rtl of cnot_reg_7 is
  signal ctrl_prop : std_logic_vector (7 downto 0);
  signal n3505_o : std_logic;
  signal n3506_o : std_logic;
  signal n3507_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3508 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3511_o : std_logic;
  signal n3512_o : std_logic;
  signal n3513_o : std_logic;
  signal n3514_o : std_logic;
  signal n3515_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3516 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3519_o : std_logic;
  signal n3520_o : std_logic;
  signal n3521_o : std_logic;
  signal n3522_o : std_logic;
  signal n3523_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3524 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3527_o : std_logic;
  signal n3528_o : std_logic;
  signal n3529_o : std_logic;
  signal n3530_o : std_logic;
  signal n3531_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3532 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3535_o : std_logic;
  signal n3536_o : std_logic;
  signal n3537_o : std_logic;
  signal n3538_o : std_logic;
  signal n3539_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3540 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3543_o : std_logic;
  signal n3544_o : std_logic;
  signal n3545_o : std_logic;
  signal n3546_o : std_logic;
  signal n3547_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3548 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3551_o : std_logic;
  signal n3552_o : std_logic;
  signal n3553_o : std_logic;
  signal n3554_o : std_logic;
  signal n3555_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3556 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3559_o : std_logic;
  signal n3560_o : std_logic;
  signal n3561_o : std_logic;
  signal n3562_o : std_logic_vector (6 downto 0);
  signal n3563_o : std_logic_vector (7 downto 0);
begin
  ctrl_out <= n3561_o;
  o <= n3562_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3563_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3505_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3506_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3507_o <= n3505_o & n3506_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3508 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3507_o,
    o => gen1_n0_cnot0_o);
  n3511_o <= gen1_n0_cnot0_n3508 (1);
  n3512_o <= gen1_n0_cnot0_n3508 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3513_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3514_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3515_o <= n3513_o & n3514_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3516 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3515_o,
    o => gen1_n1_cnot0_o);
  n3519_o <= gen1_n1_cnot0_n3516 (1);
  n3520_o <= gen1_n1_cnot0_n3516 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3521_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3522_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3523_o <= n3521_o & n3522_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3524 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3523_o,
    o => gen1_n2_cnot0_o);
  n3527_o <= gen1_n2_cnot0_n3524 (1);
  n3528_o <= gen1_n2_cnot0_n3524 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3529_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3530_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3531_o <= n3529_o & n3530_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3532 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3531_o,
    o => gen1_n3_cnot0_o);
  n3535_o <= gen1_n3_cnot0_n3532 (1);
  n3536_o <= gen1_n3_cnot0_n3532 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3537_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3538_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3539_o <= n3537_o & n3538_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3540 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3539_o,
    o => gen1_n4_cnot0_o);
  n3543_o <= gen1_n4_cnot0_n3540 (1);
  n3544_o <= gen1_n4_cnot0_n3540 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3545_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3546_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3547_o <= n3545_o & n3546_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3548 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3547_o,
    o => gen1_n5_cnot0_o);
  n3551_o <= gen1_n5_cnot0_n3548 (1);
  n3552_o <= gen1_n5_cnot0_n3548 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3553_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3554_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3555_o <= n3553_o & n3554_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3556 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3555_o,
    o => gen1_n6_cnot0_o);
  n3559_o <= gen1_n6_cnot0_n3556 (1);
  n3560_o <= gen1_n6_cnot0_n3556 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3561_o <= ctrl_prop (7);
  n3562_o <= n3560_o & n3552_o & n3544_o & n3536_o & n3528_o & n3520_o & n3512_o;
  n3563_o <= n3559_o & n3551_o & n3543_o & n3535_o & n3527_o & n3519_o & n3511_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_6 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_6;

architecture rtl of angle_lookup_15_6 is
  signal n3484_o : std_logic;
  signal n3485_o : std_logic;
  signal n3486_o : std_logic;
  signal n3487_o : std_logic;
  signal n3488_o : std_logic;
  signal n3489_o : std_logic;
  signal n3490_o : std_logic;
  signal n3491_o : std_logic;
  signal n3492_o : std_logic;
  signal n3493_o : std_logic;
  signal n3494_o : std_logic;
  signal n3495_o : std_logic;
  signal n3496_o : std_logic;
  signal n3497_o : std_logic;
  signal n3498_o : std_logic;
  signal n3499_o : std_logic;
  signal n3500_o : std_logic;
  signal n3501_o : std_logic;
  signal n3502_o : std_logic_vector (14 downto 0);
begin
  o <= n3502_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3484_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3485_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3486_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3487_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3488_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3489_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3490_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3491_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3492_o <= not n3491_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3493_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3494_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3495_o <= not n3494_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3496_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3497_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3498_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3499_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3500_o <= not n3499_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3501_o <= i (0);
  n3502_o <= n3484_o & n3485_o & n3486_o & n3487_o & n3488_o & n3489_o & n3490_o & n3492_o & n3493_o & n3495_o & n3496_o & n3497_o & n3498_o & n3500_o & n3501_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_6 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (5 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (5 downto 0));
end entity cnot_reg_6;

architecture rtl of cnot_reg_6 is
  signal ctrl_prop : std_logic_vector (6 downto 0);
  signal n3432_o : std_logic;
  signal n3433_o : std_logic;
  signal n3434_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3435 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3438_o : std_logic;
  signal n3439_o : std_logic;
  signal n3440_o : std_logic;
  signal n3441_o : std_logic;
  signal n3442_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3443 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3446_o : std_logic;
  signal n3447_o : std_logic;
  signal n3448_o : std_logic;
  signal n3449_o : std_logic;
  signal n3450_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3451 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3454_o : std_logic;
  signal n3455_o : std_logic;
  signal n3456_o : std_logic;
  signal n3457_o : std_logic;
  signal n3458_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3459 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3462_o : std_logic;
  signal n3463_o : std_logic;
  signal n3464_o : std_logic;
  signal n3465_o : std_logic;
  signal n3466_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3467 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3470_o : std_logic;
  signal n3471_o : std_logic;
  signal n3472_o : std_logic;
  signal n3473_o : std_logic;
  signal n3474_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3475 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3478_o : std_logic;
  signal n3479_o : std_logic;
  signal n3480_o : std_logic;
  signal n3481_o : std_logic_vector (5 downto 0);
  signal n3482_o : std_logic_vector (6 downto 0);
begin
  ctrl_out <= n3480_o;
  o <= n3481_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3482_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3432_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3433_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3434_o <= n3432_o & n3433_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3435 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3434_o,
    o => gen1_n0_cnot0_o);
  n3438_o <= gen1_n0_cnot0_n3435 (1);
  n3439_o <= gen1_n0_cnot0_n3435 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3440_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3441_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3442_o <= n3440_o & n3441_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3443 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3442_o,
    o => gen1_n1_cnot0_o);
  n3446_o <= gen1_n1_cnot0_n3443 (1);
  n3447_o <= gen1_n1_cnot0_n3443 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3448_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3449_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3450_o <= n3448_o & n3449_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3451 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3450_o,
    o => gen1_n2_cnot0_o);
  n3454_o <= gen1_n2_cnot0_n3451 (1);
  n3455_o <= gen1_n2_cnot0_n3451 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3456_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3457_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3458_o <= n3456_o & n3457_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3459 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3458_o,
    o => gen1_n3_cnot0_o);
  n3462_o <= gen1_n3_cnot0_n3459 (1);
  n3463_o <= gen1_n3_cnot0_n3459 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3464_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3465_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3466_o <= n3464_o & n3465_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3467 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3466_o,
    o => gen1_n4_cnot0_o);
  n3470_o <= gen1_n4_cnot0_n3467 (1);
  n3471_o <= gen1_n4_cnot0_n3467 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3472_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3473_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3474_o <= n3472_o & n3473_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3475 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3474_o,
    o => gen1_n5_cnot0_o);
  n3478_o <= gen1_n5_cnot0_n3475 (1);
  n3479_o <= gen1_n5_cnot0_n3475 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3480_o <= ctrl_prop (6);
  n3481_o <= n3479_o & n3471_o & n3463_o & n3455_o & n3447_o & n3439_o;
  n3482_o <= n3478_o & n3470_o & n3462_o & n3454_o & n3446_o & n3438_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_5 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_5;

architecture rtl of angle_lookup_15_5 is
  signal n3410_o : std_logic;
  signal n3411_o : std_logic;
  signal n3412_o : std_logic;
  signal n3413_o : std_logic;
  signal n3414_o : std_logic;
  signal n3415_o : std_logic;
  signal n3416_o : std_logic;
  signal n3417_o : std_logic;
  signal n3418_o : std_logic;
  signal n3419_o : std_logic;
  signal n3420_o : std_logic;
  signal n3421_o : std_logic;
  signal n3422_o : std_logic;
  signal n3423_o : std_logic;
  signal n3424_o : std_logic;
  signal n3425_o : std_logic;
  signal n3426_o : std_logic;
  signal n3427_o : std_logic;
  signal n3428_o : std_logic;
  signal n3429_o : std_logic_vector (14 downto 0);
begin
  o <= n3429_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3410_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3411_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3412_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3413_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3414_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3415_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3416_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3417_o <= not n3416_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3418_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3419_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3420_o <= not n3419_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3421_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3422_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3423_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3424_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3425_o <= not n3424_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3426_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3427_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3428_o <= not n3427_o;
  n3429_o <= n3410_o & n3411_o & n3412_o & n3413_o & n3414_o & n3415_o & n3417_o & n3418_o & n3420_o & n3421_o & n3422_o & n3423_o & n3425_o & n3426_o & n3428_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_5 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (4 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (4 downto 0));
end entity cnot_reg_5;

architecture rtl of cnot_reg_5 is
  signal ctrl_prop : std_logic_vector (5 downto 0);
  signal n3366_o : std_logic;
  signal n3367_o : std_logic;
  signal n3368_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3369 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3372_o : std_logic;
  signal n3373_o : std_logic;
  signal n3374_o : std_logic;
  signal n3375_o : std_logic;
  signal n3376_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3377 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3380_o : std_logic;
  signal n3381_o : std_logic;
  signal n3382_o : std_logic;
  signal n3383_o : std_logic;
  signal n3384_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3385 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3388_o : std_logic;
  signal n3389_o : std_logic;
  signal n3390_o : std_logic;
  signal n3391_o : std_logic;
  signal n3392_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3393 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3396_o : std_logic;
  signal n3397_o : std_logic;
  signal n3398_o : std_logic;
  signal n3399_o : std_logic;
  signal n3400_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3401 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3404_o : std_logic;
  signal n3405_o : std_logic;
  signal n3406_o : std_logic;
  signal n3407_o : std_logic_vector (4 downto 0);
  signal n3408_o : std_logic_vector (5 downto 0);
begin
  ctrl_out <= n3406_o;
  o <= n3407_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3408_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3366_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3367_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3368_o <= n3366_o & n3367_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3369 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3368_o,
    o => gen1_n0_cnot0_o);
  n3372_o <= gen1_n0_cnot0_n3369 (1);
  n3373_o <= gen1_n0_cnot0_n3369 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3374_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3375_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3376_o <= n3374_o & n3375_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3377 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3376_o,
    o => gen1_n1_cnot0_o);
  n3380_o <= gen1_n1_cnot0_n3377 (1);
  n3381_o <= gen1_n1_cnot0_n3377 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3382_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3383_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3384_o <= n3382_o & n3383_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3385 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3384_o,
    o => gen1_n2_cnot0_o);
  n3388_o <= gen1_n2_cnot0_n3385 (1);
  n3389_o <= gen1_n2_cnot0_n3385 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3390_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3391_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3392_o <= n3390_o & n3391_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3393 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3392_o,
    o => gen1_n3_cnot0_o);
  n3396_o <= gen1_n3_cnot0_n3393 (1);
  n3397_o <= gen1_n3_cnot0_n3393 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3398_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3399_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3400_o <= n3398_o & n3399_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3401 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3400_o,
    o => gen1_n4_cnot0_o);
  n3404_o <= gen1_n4_cnot0_n3401 (1);
  n3405_o <= gen1_n4_cnot0_n3401 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3406_o <= ctrl_prop (5);
  n3407_o <= n3405_o & n3397_o & n3389_o & n3381_o & n3373_o;
  n3408_o <= n3404_o & n3396_o & n3388_o & n3380_o & n3372_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_4 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_4;

architecture rtl of angle_lookup_15_4 is
  signal n3343_o : std_logic;
  signal n3344_o : std_logic;
  signal n3345_o : std_logic;
  signal n3346_o : std_logic;
  signal n3347_o : std_logic;
  signal n3348_o : std_logic;
  signal n3349_o : std_logic;
  signal n3350_o : std_logic;
  signal n3351_o : std_logic;
  signal n3352_o : std_logic;
  signal n3353_o : std_logic;
  signal n3354_o : std_logic;
  signal n3355_o : std_logic;
  signal n3356_o : std_logic;
  signal n3357_o : std_logic;
  signal n3358_o : std_logic;
  signal n3359_o : std_logic;
  signal n3360_o : std_logic;
  signal n3361_o : std_logic;
  signal n3362_o : std_logic;
  signal n3363_o : std_logic_vector (14 downto 0);
begin
  o <= n3363_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3343_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3344_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3345_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3346_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3347_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3348_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3349_o <= not n3348_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3350_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3351_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3352_o <= not n3351_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3353_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3354_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3355_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3356_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3357_o <= not n3356_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3358_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3359_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3360_o <= not n3359_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3361_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3362_o <= not n3361_o;
  n3363_o <= n3343_o & n3344_o & n3345_o & n3346_o & n3347_o & n3349_o & n3350_o & n3352_o & n3353_o & n3354_o & n3355_o & n3357_o & n3358_o & n3360_o & n3362_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n3307_o : std_logic;
  signal n3308_o : std_logic;
  signal n3309_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3310 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3313_o : std_logic;
  signal n3314_o : std_logic;
  signal n3315_o : std_logic;
  signal n3316_o : std_logic;
  signal n3317_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3318 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3321_o : std_logic;
  signal n3322_o : std_logic;
  signal n3323_o : std_logic;
  signal n3324_o : std_logic;
  signal n3325_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3326 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3329_o : std_logic;
  signal n3330_o : std_logic;
  signal n3331_o : std_logic;
  signal n3332_o : std_logic;
  signal n3333_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3334 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3337_o : std_logic;
  signal n3338_o : std_logic;
  signal n3339_o : std_logic;
  signal n3340_o : std_logic_vector (3 downto 0);
  signal n3341_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n3339_o;
  o <= n3340_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3341_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3307_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3308_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3309_o <= n3307_o & n3308_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3310 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3309_o,
    o => gen1_n0_cnot0_o);
  n3313_o <= gen1_n0_cnot0_n3310 (1);
  n3314_o <= gen1_n0_cnot0_n3310 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3315_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3316_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3317_o <= n3315_o & n3316_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3318 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3317_o,
    o => gen1_n1_cnot0_o);
  n3321_o <= gen1_n1_cnot0_n3318 (1);
  n3322_o <= gen1_n1_cnot0_n3318 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3323_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3324_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3325_o <= n3323_o & n3324_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3326 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3325_o,
    o => gen1_n2_cnot0_o);
  n3329_o <= gen1_n2_cnot0_n3326 (1);
  n3330_o <= gen1_n2_cnot0_n3326 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3331_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3332_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3333_o <= n3331_o & n3332_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3334 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3333_o,
    o => gen1_n3_cnot0_o);
  n3337_o <= gen1_n3_cnot0_n3334 (1);
  n3338_o <= gen1_n3_cnot0_n3334 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3339_o <= ctrl_prop (4);
  n3340_o <= n3338_o & n3330_o & n3322_o & n3314_o;
  n3341_o <= n3337_o & n3329_o & n3321_o & n3313_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_3 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_3;

architecture rtl of angle_lookup_15_3 is
  signal n3285_o : std_logic;
  signal n3286_o : std_logic;
  signal n3287_o : std_logic;
  signal n3288_o : std_logic;
  signal n3289_o : std_logic;
  signal n3290_o : std_logic;
  signal n3291_o : std_logic;
  signal n3292_o : std_logic;
  signal n3293_o : std_logic;
  signal n3294_o : std_logic;
  signal n3295_o : std_logic;
  signal n3296_o : std_logic;
  signal n3297_o : std_logic;
  signal n3298_o : std_logic;
  signal n3299_o : std_logic;
  signal n3300_o : std_logic;
  signal n3301_o : std_logic;
  signal n3302_o : std_logic;
  signal n3303_o : std_logic;
  signal n3304_o : std_logic_vector (14 downto 0);
begin
  o <= n3304_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3285_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3286_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3287_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3288_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3289_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3290_o <= not n3289_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3291_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3292_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3293_o <= not n3292_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3294_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3295_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3296_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3297_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3298_o <= not n3297_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3299_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3300_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3301_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3302_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3303_o <= not n3302_o;
  n3304_o <= n3285_o & n3286_o & n3287_o & n3288_o & n3290_o & n3291_o & n3293_o & n3294_o & n3295_o & n3296_o & n3298_o & n3299_o & n3300_o & n3301_o & n3303_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n3257_o : std_logic;
  signal n3258_o : std_logic;
  signal n3259_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3260 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3263_o : std_logic;
  signal n3264_o : std_logic;
  signal n3265_o : std_logic;
  signal n3266_o : std_logic;
  signal n3267_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3268 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3271_o : std_logic;
  signal n3272_o : std_logic;
  signal n3273_o : std_logic;
  signal n3274_o : std_logic;
  signal n3275_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3276 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3279_o : std_logic;
  signal n3280_o : std_logic;
  signal n3281_o : std_logic;
  signal n3282_o : std_logic_vector (2 downto 0);
  signal n3283_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n3281_o;
  o <= n3282_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3283_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3257_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3258_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3259_o <= n3257_o & n3258_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3260 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3259_o,
    o => gen1_n0_cnot0_o);
  n3263_o <= gen1_n0_cnot0_n3260 (1);
  n3264_o <= gen1_n0_cnot0_n3260 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3265_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3266_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3267_o <= n3265_o & n3266_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3268 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3267_o,
    o => gen1_n1_cnot0_o);
  n3271_o <= gen1_n1_cnot0_n3268 (1);
  n3272_o <= gen1_n1_cnot0_n3268 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3273_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3274_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3275_o <= n3273_o & n3274_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3276 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3275_o,
    o => gen1_n2_cnot0_o);
  n3279_o <= gen1_n2_cnot0_n3276 (1);
  n3280_o <= gen1_n2_cnot0_n3276 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3281_o <= ctrl_prop (3);
  n3282_o <= n3280_o & n3272_o & n3264_o;
  n3283_o <= n3279_o & n3271_o & n3263_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_2 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_2;

architecture rtl of angle_lookup_15_2 is
  signal n3230_o : std_logic;
  signal n3231_o : std_logic;
  signal n3232_o : std_logic;
  signal n3233_o : std_logic;
  signal n3234_o : std_logic;
  signal n3235_o : std_logic;
  signal n3236_o : std_logic;
  signal n3237_o : std_logic;
  signal n3238_o : std_logic;
  signal n3239_o : std_logic;
  signal n3240_o : std_logic;
  signal n3241_o : std_logic;
  signal n3242_o : std_logic;
  signal n3243_o : std_logic;
  signal n3244_o : std_logic;
  signal n3245_o : std_logic;
  signal n3246_o : std_logic;
  signal n3247_o : std_logic;
  signal n3248_o : std_logic;
  signal n3249_o : std_logic;
  signal n3250_o : std_logic;
  signal n3251_o : std_logic;
  signal n3252_o : std_logic;
  signal n3253_o : std_logic;
  signal n3254_o : std_logic_vector (14 downto 0);
begin
  o <= n3254_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3230_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3231_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3232_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3233_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3234_o <= not n3233_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3235_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3236_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3237_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3238_o <= not n3237_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3239_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3240_o <= not n3239_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3241_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3242_o <= not n3241_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3243_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3244_o <= not n3243_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3245_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3246_o <= not n3245_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3247_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3248_o <= not n3247_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3249_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3250_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3251_o <= not n3250_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3252_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3253_o <= not n3252_o;
  n3254_o <= n3230_o & n3231_o & n3232_o & n3234_o & n3235_o & n3236_o & n3238_o & n3240_o & n3242_o & n3244_o & n3246_o & n3248_o & n3249_o & n3251_o & n3253_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n3210_o : std_logic;
  signal n3211_o : std_logic;
  signal n3212_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3213 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3216_o : std_logic;
  signal n3217_o : std_logic;
  signal n3218_o : std_logic;
  signal n3219_o : std_logic;
  signal n3220_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3221 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3224_o : std_logic;
  signal n3225_o : std_logic;
  signal n3226_o : std_logic;
  signal n3227_o : std_logic_vector (1 downto 0);
  signal n3228_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n3226_o;
  o <= n3227_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3228_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3210_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3211_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3212_o <= n3210_o & n3211_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3213 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3212_o,
    o => gen1_n0_cnot0_o);
  n3216_o <= gen1_n0_cnot0_n3213 (1);
  n3217_o <= gen1_n0_cnot0_n3213 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3218_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3219_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3220_o <= n3218_o & n3219_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3221 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3220_o,
    o => gen1_n1_cnot0_o);
  n3224_o <= gen1_n1_cnot0_n3221 (1);
  n3225_o <= gen1_n1_cnot0_n3221 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3226_o <= ctrl_prop (2);
  n3227_o <= n3225_o & n3217_o;
  n3228_o <= n3224_o & n3216_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_1 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_1;

architecture rtl of angle_lookup_15_1 is
  signal n3186_o : std_logic;
  signal n3187_o : std_logic;
  signal n3188_o : std_logic;
  signal n3189_o : std_logic;
  signal n3190_o : std_logic;
  signal n3191_o : std_logic;
  signal n3192_o : std_logic;
  signal n3193_o : std_logic;
  signal n3194_o : std_logic;
  signal n3195_o : std_logic;
  signal n3196_o : std_logic;
  signal n3197_o : std_logic;
  signal n3198_o : std_logic;
  signal n3199_o : std_logic;
  signal n3200_o : std_logic;
  signal n3201_o : std_logic;
  signal n3202_o : std_logic;
  signal n3203_o : std_logic;
  signal n3204_o : std_logic;
  signal n3205_o : std_logic;
  signal n3206_o : std_logic;
  signal n3207_o : std_logic_vector (14 downto 0);
begin
  o <= n3207_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3186_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3187_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3188_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3189_o <= not n3188_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3190_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3191_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3192_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3193_o <= not n3192_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3194_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3195_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3196_o <= not n3195_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3197_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3198_o <= not n3197_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3199_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3200_o <= not n3199_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3201_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3202_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3203_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3204_o <= not n3203_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3205_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3206_o <= i (0);
  n3207_o <= n3186_o & n3187_o & n3189_o & n3190_o & n3191_o & n3193_o & n3194_o & n3196_o & n3198_o & n3200_o & n3201_o & n3202_o & n3204_o & n3205_o & n3206_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n3176_o : std_logic;
  signal n3177_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3178 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3181_o : std_logic;
  signal n3182_o : std_logic;
  signal n3183_o : std_logic;
  signal n3184_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n3183_o;
  o <= n3182_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3184_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3176_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3177_o <= n3176_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3178 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3177_o,
    o => gen1_n0_cnot0_o);
  n3181_o <= gen1_n0_cnot0_n3178 (1);
  n3182_o <= gen1_n0_cnot0_n3178 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3183_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n3184_o <= n3181_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_0 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_0;

architecture rtl of angle_lookup_15_0 is
  signal n3157_o : std_logic;
  signal n3158_o : std_logic;
  signal n3159_o : std_logic;
  signal n3160_o : std_logic;
  signal n3161_o : std_logic;
  signal n3162_o : std_logic;
  signal n3163_o : std_logic;
  signal n3164_o : std_logic;
  signal n3165_o : std_logic;
  signal n3166_o : std_logic;
  signal n3167_o : std_logic;
  signal n3168_o : std_logic;
  signal n3169_o : std_logic;
  signal n3170_o : std_logic;
  signal n3171_o : std_logic;
  signal n3172_o : std_logic;
  signal n3173_o : std_logic_vector (14 downto 0);
begin
  o <= n3173_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3157_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3158_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3159_o <= not n3158_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3160_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3161_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3162_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3163_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3164_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3165_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3166_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3167_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3168_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3169_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3170_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3171_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3172_o <= i (0);
  n3173_o <= n3157_o & n3159_o & n3160_o & n3161_o & n3162_o & n3163_o & n3164_o & n3165_o & n3166_o & n3167_o & n3168_o & n3169_o & n3170_o & n3171_o & n3172_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_15 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (14 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (14 downto 0));
end entity cnot_reg_15;

architecture rtl of cnot_reg_15 is
  signal ctrl_prop : std_logic_vector (15 downto 0);
  signal n3033_o : std_logic;
  signal n3034_o : std_logic;
  signal n3035_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3036 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3039_o : std_logic;
  signal n3040_o : std_logic;
  signal n3041_o : std_logic;
  signal n3042_o : std_logic;
  signal n3043_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3044 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3047_o : std_logic;
  signal n3048_o : std_logic;
  signal n3049_o : std_logic;
  signal n3050_o : std_logic;
  signal n3051_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3052 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3055_o : std_logic;
  signal n3056_o : std_logic;
  signal n3057_o : std_logic;
  signal n3058_o : std_logic;
  signal n3059_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3060 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3063_o : std_logic;
  signal n3064_o : std_logic;
  signal n3065_o : std_logic;
  signal n3066_o : std_logic;
  signal n3067_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3068 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3071_o : std_logic;
  signal n3072_o : std_logic;
  signal n3073_o : std_logic;
  signal n3074_o : std_logic;
  signal n3075_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3076 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3079_o : std_logic;
  signal n3080_o : std_logic;
  signal n3081_o : std_logic;
  signal n3082_o : std_logic;
  signal n3083_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3084 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3087_o : std_logic;
  signal n3088_o : std_logic;
  signal n3089_o : std_logic;
  signal n3090_o : std_logic;
  signal n3091_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3092 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3095_o : std_logic;
  signal n3096_o : std_logic;
  signal n3097_o : std_logic;
  signal n3098_o : std_logic;
  signal n3099_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n3100 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n3103_o : std_logic;
  signal n3104_o : std_logic;
  signal n3105_o : std_logic;
  signal n3106_o : std_logic;
  signal n3107_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n3108 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n3111_o : std_logic;
  signal n3112_o : std_logic;
  signal n3113_o : std_logic;
  signal n3114_o : std_logic;
  signal n3115_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n3116 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n3119_o : std_logic;
  signal n3120_o : std_logic;
  signal n3121_o : std_logic;
  signal n3122_o : std_logic;
  signal n3123_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n3124 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n3127_o : std_logic;
  signal n3128_o : std_logic;
  signal n3129_o : std_logic;
  signal n3130_o : std_logic;
  signal n3131_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n3132 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n3135_o : std_logic;
  signal n3136_o : std_logic;
  signal n3137_o : std_logic;
  signal n3138_o : std_logic;
  signal n3139_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n3140 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n3143_o : std_logic;
  signal n3144_o : std_logic;
  signal n3145_o : std_logic;
  signal n3146_o : std_logic;
  signal n3147_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n3148 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n3151_o : std_logic;
  signal n3152_o : std_logic;
  signal n3153_o : std_logic;
  signal n3154_o : std_logic_vector (14 downto 0);
  signal n3155_o : std_logic_vector (15 downto 0);
begin
  ctrl_out <= n3153_o;
  o <= n3154_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3155_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3033_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3034_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3035_o <= n3033_o & n3034_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3036 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3035_o,
    o => gen1_n0_cnot0_o);
  n3039_o <= gen1_n0_cnot0_n3036 (1);
  n3040_o <= gen1_n0_cnot0_n3036 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3041_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3042_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3043_o <= n3041_o & n3042_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3044 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3043_o,
    o => gen1_n1_cnot0_o);
  n3047_o <= gen1_n1_cnot0_n3044 (1);
  n3048_o <= gen1_n1_cnot0_n3044 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3049_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3050_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3051_o <= n3049_o & n3050_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3052 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3051_o,
    o => gen1_n2_cnot0_o);
  n3055_o <= gen1_n2_cnot0_n3052 (1);
  n3056_o <= gen1_n2_cnot0_n3052 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3057_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3058_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3059_o <= n3057_o & n3058_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3060 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3059_o,
    o => gen1_n3_cnot0_o);
  n3063_o <= gen1_n3_cnot0_n3060 (1);
  n3064_o <= gen1_n3_cnot0_n3060 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3065_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3066_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3067_o <= n3065_o & n3066_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3068 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3067_o,
    o => gen1_n4_cnot0_o);
  n3071_o <= gen1_n4_cnot0_n3068 (1);
  n3072_o <= gen1_n4_cnot0_n3068 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3073_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3074_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3075_o <= n3073_o & n3074_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3076 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3075_o,
    o => gen1_n5_cnot0_o);
  n3079_o <= gen1_n5_cnot0_n3076 (1);
  n3080_o <= gen1_n5_cnot0_n3076 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3081_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3082_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3083_o <= n3081_o & n3082_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3084 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3083_o,
    o => gen1_n6_cnot0_o);
  n3087_o <= gen1_n6_cnot0_n3084 (1);
  n3088_o <= gen1_n6_cnot0_n3084 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3089_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3090_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3091_o <= n3089_o & n3090_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3092 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3091_o,
    o => gen1_n7_cnot0_o);
  n3095_o <= gen1_n7_cnot0_n3092 (1);
  n3096_o <= gen1_n7_cnot0_n3092 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3097_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3098_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3099_o <= n3097_o & n3098_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n3100 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n3099_o,
    o => gen1_n8_cnot0_o);
  n3103_o <= gen1_n8_cnot0_n3100 (1);
  n3104_o <= gen1_n8_cnot0_n3100 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3105_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3106_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3107_o <= n3105_o & n3106_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n3108 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n3107_o,
    o => gen1_n9_cnot0_o);
  n3111_o <= gen1_n9_cnot0_n3108 (1);
  n3112_o <= gen1_n9_cnot0_n3108 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3113_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3114_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3115_o <= n3113_o & n3114_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n3116 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n3115_o,
    o => gen1_n10_cnot0_o);
  n3119_o <= gen1_n10_cnot0_n3116 (1);
  n3120_o <= gen1_n10_cnot0_n3116 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3121_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3122_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3123_o <= n3121_o & n3122_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n3124 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n3123_o,
    o => gen1_n11_cnot0_o);
  n3127_o <= gen1_n11_cnot0_n3124 (1);
  n3128_o <= gen1_n11_cnot0_n3124 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3129_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3130_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3131_o <= n3129_o & n3130_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n3132 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n3131_o,
    o => gen1_n12_cnot0_o);
  n3135_o <= gen1_n12_cnot0_n3132 (1);
  n3136_o <= gen1_n12_cnot0_n3132 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3137_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3138_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3139_o <= n3137_o & n3138_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n3140 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n3139_o,
    o => gen1_n13_cnot0_o);
  n3143_o <= gen1_n13_cnot0_n3140 (1);
  n3144_o <= gen1_n13_cnot0_n3140 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3145_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3146_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3147_o <= n3145_o & n3146_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n3148 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n3147_o,
    o => gen1_n14_cnot0_o);
  n3151_o <= gen1_n14_cnot0_n3148 (1);
  n3152_o <= gen1_n14_cnot0_n3148 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3153_o <= ctrl_prop (15);
  n3154_o <= n3152_o & n3144_o & n3136_o & n3128_o & n3120_o & n3112_o & n3104_o & n3096_o & n3088_o & n3080_o & n3072_o & n3064_o & n3056_o & n3048_o & n3040_o;
  n3155_o <= n3151_o & n3143_o & n3135_o & n3127_o & n3119_o & n3111_o & n3103_o & n3095_o & n3087_o & n3079_o & n3071_o & n3063_o & n3055_o & n3047_o & n3039_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_15 is
  port (
    a : in std_logic_vector (14 downto 0);
    b : in std_logic_vector (14 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    s : out std_logic_vector (14 downto 0));
end entity add_in_place_15;

architecture rtl of add_in_place_15 is
  signal s1_a : std_logic_vector (14 downto 0);
  signal s1_b : std_logic_vector (14 downto 0);
  signal s2_mid : std_logic_vector (14 downto 0);
  signal s2_a : std_logic_vector (14 downto 0);
  signal s2_b : std_logic_vector (14 downto 0);
  signal s3_mid : std_logic_vector (14 downto 0);
  signal s3_a : std_logic_vector (14 downto 0);
  signal s3_b : std_logic_vector (14 downto 0);
  signal s4_mid : std_logic_vector (14 downto 0);
  signal s4_a : std_logic_vector (14 downto 0);
  signal s4_b : std_logic_vector (14 downto 0);
  signal s5_mid : std_logic_vector (14 downto 0);
  signal s5_a : std_logic_vector (14 downto 0);
  signal s5_b : std_logic_vector (14 downto 0);
  signal s6_a : std_logic_vector (14 downto 0);
  signal s6_b : std_logic_vector (14 downto 0);
  signal n2255_o : std_logic;
  signal n2256_o : std_logic;
  signal n2257_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2258 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2261_o : std_logic;
  signal n2262_o : std_logic;
  signal n2263_o : std_logic;
  signal n2264_o : std_logic;
  signal n2265_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2266 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2269_o : std_logic;
  signal n2270_o : std_logic;
  signal n2271_o : std_logic;
  signal n2272_o : std_logic;
  signal n2273_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2274 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2277_o : std_logic;
  signal n2278_o : std_logic;
  signal n2279_o : std_logic;
  signal n2280_o : std_logic;
  signal n2281_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2282 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2285_o : std_logic;
  signal n2286_o : std_logic;
  signal n2287_o : std_logic;
  signal n2288_o : std_logic;
  signal n2289_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2290 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2293_o : std_logic;
  signal n2294_o : std_logic;
  signal n2295_o : std_logic;
  signal n2296_o : std_logic;
  signal n2297_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2298 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2301_o : std_logic;
  signal n2302_o : std_logic;
  signal n2303_o : std_logic;
  signal n2304_o : std_logic;
  signal n2305_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2306 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2309_o : std_logic;
  signal n2310_o : std_logic;
  signal n2311_o : std_logic;
  signal n2312_o : std_logic;
  signal n2313_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2314 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2317_o : std_logic;
  signal n2318_o : std_logic;
  signal n2319_o : std_logic;
  signal n2320_o : std_logic;
  signal n2321_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2322 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2325_o : std_logic;
  signal n2326_o : std_logic;
  signal n2327_o : std_logic;
  signal n2328_o : std_logic;
  signal n2329_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n2330 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2333_o : std_logic;
  signal n2334_o : std_logic;
  signal n2335_o : std_logic;
  signal n2336_o : std_logic;
  signal n2337_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n2338 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2341_o : std_logic;
  signal n2342_o : std_logic;
  signal n2343_o : std_logic;
  signal n2344_o : std_logic;
  signal n2345_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n2346 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2349_o : std_logic;
  signal n2350_o : std_logic;
  signal n2351_o : std_logic;
  signal n2352_o : std_logic;
  signal n2353_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n2354 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2357_o : std_logic;
  signal n2358_o : std_logic;
  signal n2359_o : std_logic;
  signal n2360_o : std_logic;
  signal n2361_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n2362 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2365_o : std_logic;
  signal n2366_o : std_logic;
  signal n2367_o : std_logic;
  signal n2368_o : std_logic;
  signal n2369_o : std_logic;
  signal n2370_o : std_logic;
  signal n2371_o : std_logic;
  signal n2372_o : std_logic;
  signal n2373_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n2374 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2377_o : std_logic;
  signal n2378_o : std_logic;
  signal n2379_o : std_logic;
  signal n2380_o : std_logic;
  signal n2381_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n2382 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2385_o : std_logic;
  signal n2386_o : std_logic;
  signal n2387_o : std_logic;
  signal n2388_o : std_logic;
  signal n2389_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n2390 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2393_o : std_logic;
  signal n2394_o : std_logic;
  signal n2395_o : std_logic;
  signal n2396_o : std_logic;
  signal n2397_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n2398 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2401_o : std_logic;
  signal n2402_o : std_logic;
  signal n2403_o : std_logic;
  signal n2404_o : std_logic;
  signal n2405_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n2406 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2409_o : std_logic;
  signal n2410_o : std_logic;
  signal n2411_o : std_logic;
  signal n2412_o : std_logic;
  signal n2413_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n2414 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2417_o : std_logic;
  signal n2418_o : std_logic;
  signal n2419_o : std_logic;
  signal n2420_o : std_logic;
  signal n2421_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2422 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2425_o : std_logic;
  signal n2426_o : std_logic;
  signal n2427_o : std_logic;
  signal n2428_o : std_logic;
  signal n2429_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2430 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2433_o : std_logic;
  signal n2434_o : std_logic;
  signal n2435_o : std_logic;
  signal n2436_o : std_logic;
  signal n2437_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2438 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2441_o : std_logic;
  signal n2442_o : std_logic;
  signal n2443_o : std_logic;
  signal n2444_o : std_logic;
  signal n2445_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2446 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2449_o : std_logic;
  signal n2450_o : std_logic;
  signal n2451_o : std_logic;
  signal n2452_o : std_logic;
  signal n2453_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2454 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2457_o : std_logic;
  signal n2458_o : std_logic;
  signal n2459_o : std_logic;
  signal n2460_o : std_logic;
  signal n2461_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2462 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2465_o : std_logic;
  signal n2466_o : std_logic;
  signal n2467_o : std_logic;
  signal n2468_o : std_logic;
  signal n2469_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2470 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2473_o : std_logic;
  signal n2474_o : std_logic;
  signal n2475_o : std_logic_vector (1 downto 0);
  signal n2476_o : std_logic;
  signal n2477_o : std_logic;
  signal n2478_o : std_logic;
  signal n2479_o : std_logic_vector (1 downto 0);
  signal n2480_o : std_logic;
  signal n2481_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2482 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2485_o : std_logic;
  signal n2486_o : std_logic;
  signal n2487_o : std_logic;
  signal n2488_o : std_logic;
  signal n2489_o : std_logic;
  signal n2490_o : std_logic_vector (1 downto 0);
  signal n2491_o : std_logic;
  signal n2492_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2493 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2496_o : std_logic;
  signal n2497_o : std_logic;
  signal n2498_o : std_logic;
  signal n2499_o : std_logic;
  signal n2500_o : std_logic;
  signal n2501_o : std_logic_vector (1 downto 0);
  signal n2502_o : std_logic;
  signal n2503_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2504 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2507_o : std_logic;
  signal n2508_o : std_logic;
  signal n2509_o : std_logic;
  signal n2510_o : std_logic;
  signal n2511_o : std_logic;
  signal n2512_o : std_logic_vector (1 downto 0);
  signal n2513_o : std_logic;
  signal n2514_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2515 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2518_o : std_logic;
  signal n2519_o : std_logic;
  signal n2520_o : std_logic;
  signal n2521_o : std_logic;
  signal n2522_o : std_logic;
  signal n2523_o : std_logic_vector (1 downto 0);
  signal n2524_o : std_logic;
  signal n2525_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2526 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2529_o : std_logic;
  signal n2530_o : std_logic;
  signal n2531_o : std_logic;
  signal n2532_o : std_logic;
  signal n2533_o : std_logic;
  signal n2534_o : std_logic_vector (1 downto 0);
  signal n2535_o : std_logic;
  signal n2536_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2537 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2540_o : std_logic;
  signal n2541_o : std_logic;
  signal n2542_o : std_logic;
  signal n2543_o : std_logic;
  signal n2544_o : std_logic;
  signal n2545_o : std_logic_vector (1 downto 0);
  signal n2546_o : std_logic;
  signal n2547_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2548 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2551_o : std_logic;
  signal n2552_o : std_logic;
  signal n2553_o : std_logic;
  signal n2554_o : std_logic;
  signal n2555_o : std_logic;
  signal n2556_o : std_logic_vector (1 downto 0);
  signal n2557_o : std_logic;
  signal n2558_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2559 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2562_o : std_logic;
  signal n2563_o : std_logic;
  signal n2564_o : std_logic;
  signal n2565_o : std_logic;
  signal n2566_o : std_logic;
  signal n2567_o : std_logic_vector (1 downto 0);
  signal n2568_o : std_logic;
  signal n2569_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n2570 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2573_o : std_logic;
  signal n2574_o : std_logic;
  signal n2575_o : std_logic;
  signal n2576_o : std_logic;
  signal n2577_o : std_logic;
  signal n2578_o : std_logic_vector (1 downto 0);
  signal n2579_o : std_logic;
  signal n2580_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n2581 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2584_o : std_logic;
  signal n2585_o : std_logic;
  signal n2586_o : std_logic;
  signal n2587_o : std_logic;
  signal n2588_o : std_logic;
  signal n2589_o : std_logic_vector (1 downto 0);
  signal n2590_o : std_logic;
  signal n2591_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n2592 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2595_o : std_logic;
  signal n2596_o : std_logic;
  signal n2597_o : std_logic;
  signal n2598_o : std_logic;
  signal n2599_o : std_logic;
  signal n2600_o : std_logic_vector (1 downto 0);
  signal n2601_o : std_logic;
  signal n2602_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n2603 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2606_o : std_logic;
  signal n2607_o : std_logic;
  signal n2608_o : std_logic;
  signal n2609_o : std_logic;
  signal n2610_o : std_logic;
  signal n2611_o : std_logic_vector (1 downto 0);
  signal n2612_o : std_logic;
  signal n2613_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n2614 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2617_o : std_logic;
  signal n2618_o : std_logic;
  signal n2619_o : std_logic;
  signal n2620_o : std_logic;
  signal n2621_o : std_logic;
  signal n2622_o : std_logic_vector (1 downto 0);
  signal n2623_o : std_logic;
  signal n2624_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n2625 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2628_o : std_logic;
  signal n2629_o : std_logic;
  signal n2630_o : std_logic;
  signal n2631_o : std_logic;
  signal n2632_o : std_logic;
  signal n2633_o : std_logic;
  signal n2634_o : std_logic;
  signal n2635_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2636 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2639_o : std_logic;
  signal n2640_o : std_logic;
  signal n2641_o : std_logic;
  signal n2642_o : std_logic;
  signal n2643_o : std_logic_vector (1 downto 0);
  signal n2644_o : std_logic;
  signal n2645_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n2646 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2649_o : std_logic;
  signal n2650_o : std_logic;
  signal n2651_o : std_logic;
  signal n2652_o : std_logic;
  signal n2653_o : std_logic;
  signal n2654_o : std_logic_vector (1 downto 0);
  signal n2655_o : std_logic;
  signal n2656_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n2657 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2660_o : std_logic;
  signal n2661_o : std_logic;
  signal n2662_o : std_logic;
  signal n2663_o : std_logic;
  signal n2664_o : std_logic;
  signal n2665_o : std_logic_vector (1 downto 0);
  signal n2666_o : std_logic;
  signal n2667_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n2668 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2671_o : std_logic;
  signal n2672_o : std_logic;
  signal n2673_o : std_logic;
  signal n2674_o : std_logic;
  signal n2675_o : std_logic;
  signal n2676_o : std_logic_vector (1 downto 0);
  signal n2677_o : std_logic;
  signal n2678_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n2679 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2682_o : std_logic;
  signal n2683_o : std_logic;
  signal n2684_o : std_logic;
  signal n2685_o : std_logic;
  signal n2686_o : std_logic;
  signal n2687_o : std_logic_vector (1 downto 0);
  signal n2688_o : std_logic;
  signal n2689_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n2690 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2693_o : std_logic;
  signal n2694_o : std_logic;
  signal n2695_o : std_logic;
  signal n2696_o : std_logic;
  signal n2697_o : std_logic;
  signal n2698_o : std_logic_vector (1 downto 0);
  signal n2699_o : std_logic;
  signal n2700_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n2701 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2704_o : std_logic;
  signal n2705_o : std_logic;
  signal n2706_o : std_logic;
  signal n2707_o : std_logic;
  signal n2708_o : std_logic;
  signal n2709_o : std_logic_vector (1 downto 0);
  signal n2710_o : std_logic;
  signal n2711_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n2712 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2715_o : std_logic;
  signal n2716_o : std_logic;
  signal n2717_o : std_logic;
  signal n2718_o : std_logic;
  signal n2719_o : std_logic;
  signal n2720_o : std_logic_vector (1 downto 0);
  signal n2721_o : std_logic;
  signal n2722_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2723 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2726_o : std_logic;
  signal n2727_o : std_logic;
  signal n2728_o : std_logic;
  signal n2729_o : std_logic;
  signal n2730_o : std_logic;
  signal n2731_o : std_logic_vector (1 downto 0);
  signal n2732_o : std_logic;
  signal n2733_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2734 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2737_o : std_logic;
  signal n2738_o : std_logic;
  signal n2739_o : std_logic;
  signal n2740_o : std_logic;
  signal n2741_o : std_logic;
  signal n2742_o : std_logic_vector (1 downto 0);
  signal n2743_o : std_logic;
  signal n2744_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n2745 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2748_o : std_logic;
  signal n2749_o : std_logic;
  signal n2750_o : std_logic;
  signal n2751_o : std_logic;
  signal n2752_o : std_logic;
  signal n2753_o : std_logic_vector (1 downto 0);
  signal n2754_o : std_logic;
  signal n2755_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n2756 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2759_o : std_logic;
  signal n2760_o : std_logic;
  signal n2761_o : std_logic;
  signal n2762_o : std_logic;
  signal n2763_o : std_logic;
  signal n2764_o : std_logic_vector (1 downto 0);
  signal n2765_o : std_logic;
  signal n2766_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2767 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2770_o : std_logic;
  signal n2771_o : std_logic;
  signal n2772_o : std_logic;
  signal n2773_o : std_logic;
  signal n2774_o : std_logic;
  signal n2775_o : std_logic_vector (1 downto 0);
  signal n2776_o : std_logic;
  signal n2777_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2778 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2781_o : std_logic;
  signal n2782_o : std_logic;
  signal n2783_o : std_logic;
  signal n2784_o : std_logic;
  signal n2785_o : std_logic;
  signal n2786_o : std_logic_vector (1 downto 0);
  signal n2787_o : std_logic;
  signal n2788_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2789 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2792_o : std_logic;
  signal n2793_o : std_logic;
  signal n2794_o : std_logic;
  signal n2795_o : std_logic;
  signal n2796_o : std_logic_vector (1 downto 0);
  signal n2797_o : std_logic;
  signal n2798_o : std_logic;
  signal n2799_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2800 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2803_o : std_logic;
  signal n2804_o : std_logic;
  signal n2805_o : std_logic;
  signal n2806_o : std_logic;
  signal n2807_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2808 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2811_o : std_logic;
  signal n2812_o : std_logic;
  signal n2813_o : std_logic;
  signal n2814_o : std_logic;
  signal n2815_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2816 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2819_o : std_logic;
  signal n2820_o : std_logic;
  signal n2821_o : std_logic;
  signal n2822_o : std_logic;
  signal n2823_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2824 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2827_o : std_logic;
  signal n2828_o : std_logic;
  signal n2829_o : std_logic;
  signal n2830_o : std_logic;
  signal n2831_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2832 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2835_o : std_logic;
  signal n2836_o : std_logic;
  signal n2837_o : std_logic;
  signal n2838_o : std_logic;
  signal n2839_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n2840 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2843_o : std_logic;
  signal n2844_o : std_logic;
  signal n2845_o : std_logic;
  signal n2846_o : std_logic;
  signal n2847_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n2848 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2851_o : std_logic;
  signal n2852_o : std_logic;
  signal n2853_o : std_logic;
  signal n2854_o : std_logic;
  signal n2855_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n2856 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2859_o : std_logic;
  signal n2860_o : std_logic;
  signal n2861_o : std_logic;
  signal n2862_o : std_logic;
  signal n2863_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n2864 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2867_o : std_logic;
  signal n2868_o : std_logic;
  signal n2869_o : std_logic;
  signal n2870_o : std_logic;
  signal n2871_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n2872 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2875_o : std_logic;
  signal n2876_o : std_logic;
  signal n2877_o : std_logic;
  signal n2878_o : std_logic;
  signal n2879_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n2880 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2883_o : std_logic;
  signal n2884_o : std_logic;
  signal n2885_o : std_logic;
  signal n2886_o : std_logic;
  signal n2887_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n2888 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2891_o : std_logic;
  signal n2892_o : std_logic;
  signal n2893_o : std_logic;
  signal n2894_o : std_logic;
  signal n2895_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n2896 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2899_o : std_logic;
  signal n2900_o : std_logic;
  signal n2901_o : std_logic;
  signal n2902_o : std_logic;
  signal n2903_o : std_logic;
  signal n2904_o : std_logic;
  signal n2905_o : std_logic;
  signal n2906_o : std_logic;
  signal n2907_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2908 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2911_o : std_logic;
  signal n2912_o : std_logic;
  signal n2913_o : std_logic;
  signal n2914_o : std_logic;
  signal n2915_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2916 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2919_o : std_logic;
  signal n2920_o : std_logic;
  signal n2921_o : std_logic;
  signal n2922_o : std_logic;
  signal n2923_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2924 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2927_o : std_logic;
  signal n2928_o : std_logic;
  signal n2929_o : std_logic;
  signal n2930_o : std_logic;
  signal n2931_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2932 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2935_o : std_logic;
  signal n2936_o : std_logic;
  signal n2937_o : std_logic;
  signal n2938_o : std_logic;
  signal n2939_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2940 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2943_o : std_logic;
  signal n2944_o : std_logic;
  signal n2945_o : std_logic;
  signal n2946_o : std_logic;
  signal n2947_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2948 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2951_o : std_logic;
  signal n2952_o : std_logic;
  signal n2953_o : std_logic;
  signal n2954_o : std_logic;
  signal n2955_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n2956 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2959_o : std_logic;
  signal n2960_o : std_logic;
  signal n2961_o : std_logic;
  signal n2962_o : std_logic;
  signal n2963_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n2964 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2967_o : std_logic;
  signal n2968_o : std_logic;
  signal n2969_o : std_logic;
  signal n2970_o : std_logic;
  signal n2971_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n2972 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2975_o : std_logic;
  signal n2976_o : std_logic;
  signal n2977_o : std_logic;
  signal n2978_o : std_logic;
  signal n2979_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n2980 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2983_o : std_logic;
  signal n2984_o : std_logic;
  signal n2985_o : std_logic;
  signal n2986_o : std_logic;
  signal n2987_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n2988 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2991_o : std_logic;
  signal n2992_o : std_logic;
  signal n2993_o : std_logic;
  signal n2994_o : std_logic;
  signal n2995_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n2996 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2999_o : std_logic;
  signal n3000_o : std_logic;
  signal n3001_o : std_logic;
  signal n3002_o : std_logic;
  signal n3003_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n3004 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3007_o : std_logic;
  signal n3008_o : std_logic;
  signal n3009_o : std_logic;
  signal n3010_o : std_logic;
  signal n3011_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n3012 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3015_o : std_logic;
  signal n3016_o : std_logic;
  signal n3017_o : std_logic_vector (14 downto 0);
  signal n3018_o : std_logic_vector (14 downto 0);
  signal n3019_o : std_logic_vector (14 downto 0);
  signal n3020_o : std_logic_vector (14 downto 0);
  signal n3021_o : std_logic_vector (14 downto 0);
  signal n3022_o : std_logic_vector (14 downto 0);
  signal n3023_o : std_logic_vector (14 downto 0);
  signal n3024_o : std_logic_vector (14 downto 0);
  signal n3025_o : std_logic_vector (14 downto 0);
  signal n3026_o : std_logic_vector (14 downto 0);
  signal n3027_o : std_logic_vector (14 downto 0);
  signal n3028_o : std_logic_vector (14 downto 0);
  signal n3029_o : std_logic_vector (14 downto 0);
  signal n3030_o : std_logic_vector (14 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n3017_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n3018_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n3019_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n3020_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n3021_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n3022_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n3023_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n3024_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n3025_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n3026_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n3027_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n3028_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n3029_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n3030_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2255_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2256_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2257_o <= n2255_o & n2256_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2258 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2257_o,
    o => gen1_n1_cnot1_j_o);
  n2261_o <= gen1_n1_cnot1_j_n2258 (1);
  n2262_o <= gen1_n1_cnot1_j_n2258 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2263_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2264_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2265_o <= n2263_o & n2264_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2266 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2265_o,
    o => gen1_n2_cnot1_j_o);
  n2269_o <= gen1_n2_cnot1_j_n2266 (1);
  n2270_o <= gen1_n2_cnot1_j_n2266 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2271_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2272_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2273_o <= n2271_o & n2272_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2274 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2273_o,
    o => gen1_n3_cnot1_j_o);
  n2277_o <= gen1_n3_cnot1_j_n2274 (1);
  n2278_o <= gen1_n3_cnot1_j_n2274 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2279_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2280_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2281_o <= n2279_o & n2280_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2282 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2281_o,
    o => gen1_n4_cnot1_j_o);
  n2285_o <= gen1_n4_cnot1_j_n2282 (1);
  n2286_o <= gen1_n4_cnot1_j_n2282 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2287_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2288_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2289_o <= n2287_o & n2288_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2290 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2289_o,
    o => gen1_n5_cnot1_j_o);
  n2293_o <= gen1_n5_cnot1_j_n2290 (1);
  n2294_o <= gen1_n5_cnot1_j_n2290 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2295_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2296_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2297_o <= n2295_o & n2296_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2298 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2297_o,
    o => gen1_n6_cnot1_j_o);
  n2301_o <= gen1_n6_cnot1_j_n2298 (1);
  n2302_o <= gen1_n6_cnot1_j_n2298 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2303_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2304_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2305_o <= n2303_o & n2304_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2306 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2305_o,
    o => gen1_n7_cnot1_j_o);
  n2309_o <= gen1_n7_cnot1_j_n2306 (1);
  n2310_o <= gen1_n7_cnot1_j_n2306 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2311_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2312_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2313_o <= n2311_o & n2312_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2314 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2313_o,
    o => gen1_n8_cnot1_j_o);
  n2317_o <= gen1_n8_cnot1_j_n2314 (1);
  n2318_o <= gen1_n8_cnot1_j_n2314 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2319_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2320_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2321_o <= n2319_o & n2320_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2322 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2321_o,
    o => gen1_n9_cnot1_j_o);
  n2325_o <= gen1_n9_cnot1_j_n2322 (1);
  n2326_o <= gen1_n9_cnot1_j_n2322 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2327_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2328_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2329_o <= n2327_o & n2328_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n2330 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n2329_o,
    o => gen1_n10_cnot1_j_o);
  n2333_o <= gen1_n10_cnot1_j_n2330 (1);
  n2334_o <= gen1_n10_cnot1_j_n2330 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2335_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2336_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2337_o <= n2335_o & n2336_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n2338 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n2337_o,
    o => gen1_n11_cnot1_j_o);
  n2341_o <= gen1_n11_cnot1_j_n2338 (1);
  -- vhdl_source/cordic_stage.vhdl:15:23
  n2342_o <= gen1_n11_cnot1_j_n2338 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2343_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2344_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2345_o <= n2343_o & n2344_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n2346 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n2345_o,
    o => gen1_n12_cnot1_j_o);
  n2349_o <= gen1_n12_cnot1_j_n2346 (1);
  n2350_o <= gen1_n12_cnot1_j_n2346 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2351_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2352_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2353_o <= n2351_o & n2352_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n2354 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n2353_o,
    o => gen1_n13_cnot1_j_o);
  n2357_o <= gen1_n13_cnot1_j_n2354 (1);
  n2358_o <= gen1_n13_cnot1_j_n2354 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2359_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2360_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2361_o <= n2359_o & n2360_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n2362 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n2361_o,
    o => gen1_n14_cnot1_j_o);
  n2365_o <= gen1_n14_cnot1_j_n2362 (1);
  n2366_o <= gen1_n14_cnot1_j_n2362 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2367_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2368_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2369_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2370_o <= s1_a (14);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2371_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2372_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2373_o <= n2371_o & n2372_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n2374 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n2373_o,
    o => gen2_n14_cnot2_j_o);
  n2377_o <= gen2_n14_cnot2_j_n2374 (1);
  n2378_o <= gen2_n14_cnot2_j_n2374 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2379_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2380_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2381_o <= n2379_o & n2380_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n2382 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n2381_o,
    o => gen2_n13_cnot2_j_o);
  n2385_o <= gen2_n13_cnot2_j_n2382 (1);
  n2386_o <= gen2_n13_cnot2_j_n2382 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2387_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2388_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2389_o <= n2387_o & n2388_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n2390 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n2389_o,
    o => gen2_n12_cnot2_j_o);
  n2393_o <= gen2_n12_cnot2_j_n2390 (1);
  n2394_o <= gen2_n12_cnot2_j_n2390 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2395_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2396_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2397_o <= n2395_o & n2396_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n2398 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n2397_o,
    o => gen2_n11_cnot2_j_o);
  n2401_o <= gen2_n11_cnot2_j_n2398 (1);
  n2402_o <= gen2_n11_cnot2_j_n2398 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2403_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2404_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2405_o <= n2403_o & n2404_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n2406 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n2405_o,
    o => gen2_n10_cnot2_j_o);
  n2409_o <= gen2_n10_cnot2_j_n2406 (1);
  n2410_o <= gen2_n10_cnot2_j_n2406 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2411_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2412_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2413_o <= n2411_o & n2412_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n2414 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n2413_o,
    o => gen2_n9_cnot2_j_o);
  n2417_o <= gen2_n9_cnot2_j_n2414 (1);
  n2418_o <= gen2_n9_cnot2_j_n2414 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2419_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2420_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2421_o <= n2419_o & n2420_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2422 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2421_o,
    o => gen2_n8_cnot2_j_o);
  n2425_o <= gen2_n8_cnot2_j_n2422 (1);
  n2426_o <= gen2_n8_cnot2_j_n2422 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2427_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2428_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2429_o <= n2427_o & n2428_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2430 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2429_o,
    o => gen2_n7_cnot2_j_o);
  n2433_o <= gen2_n7_cnot2_j_n2430 (1);
  n2434_o <= gen2_n7_cnot2_j_n2430 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2435_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2436_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2437_o <= n2435_o & n2436_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2438 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2437_o,
    o => gen2_n6_cnot2_j_o);
  n2441_o <= gen2_n6_cnot2_j_n2438 (1);
  n2442_o <= gen2_n6_cnot2_j_n2438 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2443_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2444_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2445_o <= n2443_o & n2444_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2446 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2445_o,
    o => gen2_n5_cnot2_j_o);
  n2449_o <= gen2_n5_cnot2_j_n2446 (1);
  n2450_o <= gen2_n5_cnot2_j_n2446 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2451_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2452_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2453_o <= n2451_o & n2452_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2454 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2453_o,
    o => gen2_n4_cnot2_j_o);
  n2457_o <= gen2_n4_cnot2_j_n2454 (1);
  n2458_o <= gen2_n4_cnot2_j_n2454 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2459_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2460_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2461_o <= n2459_o & n2460_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2462 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2461_o,
    o => gen2_n3_cnot2_j_o);
  n2465_o <= gen2_n3_cnot2_j_n2462 (1);
  n2466_o <= gen2_n3_cnot2_j_n2462 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2467_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2468_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2469_o <= n2467_o & n2468_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2470 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2469_o,
    o => gen2_n2_cnot2_j_o);
  n2473_o <= gen2_n2_cnot2_j_n2470 (1);
  n2474_o <= gen2_n2_cnot2_j_n2470 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2475_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2476_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2477_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2478_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2479_o <= n2477_o & n2478_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2480_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2481_o <= n2479_o & n2480_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2482 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2481_o,
    o => gen3_n1_ccnot3_j_o);
  n2485_o <= gen3_n1_ccnot3_j_n2482 (2);
  n2486_o <= gen3_n1_ccnot3_j_n2482 (1);
  n2487_o <= gen3_n1_ccnot3_j_n2482 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2488_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2489_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2490_o <= n2488_o & n2489_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2491_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2492_o <= n2490_o & n2491_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2493 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2492_o,
    o => gen3_n2_ccnot3_j_o);
  n2496_o <= gen3_n2_ccnot3_j_n2493 (2);
  n2497_o <= gen3_n2_ccnot3_j_n2493 (1);
  n2498_o <= gen3_n2_ccnot3_j_n2493 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2499_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2500_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2501_o <= n2499_o & n2500_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2502_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2503_o <= n2501_o & n2502_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2504 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2503_o,
    o => gen3_n3_ccnot3_j_o);
  n2507_o <= gen3_n3_ccnot3_j_n2504 (2);
  n2508_o <= gen3_n3_ccnot3_j_n2504 (1);
  n2509_o <= gen3_n3_ccnot3_j_n2504 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2510_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2511_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2512_o <= n2510_o & n2511_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2513_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2514_o <= n2512_o & n2513_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2515 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2514_o,
    o => gen3_n4_ccnot3_j_o);
  n2518_o <= gen3_n4_ccnot3_j_n2515 (2);
  n2519_o <= gen3_n4_ccnot3_j_n2515 (1);
  n2520_o <= gen3_n4_ccnot3_j_n2515 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2521_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2522_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2523_o <= n2521_o & n2522_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2524_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2525_o <= n2523_o & n2524_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2526 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2525_o,
    o => gen3_n5_ccnot3_j_o);
  n2529_o <= gen3_n5_ccnot3_j_n2526 (2);
  n2530_o <= gen3_n5_ccnot3_j_n2526 (1);
  n2531_o <= gen3_n5_ccnot3_j_n2526 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2532_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2533_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2534_o <= n2532_o & n2533_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2535_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2536_o <= n2534_o & n2535_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2537 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2536_o,
    o => gen3_n6_ccnot3_j_o);
  n2540_o <= gen3_n6_ccnot3_j_n2537 (2);
  n2541_o <= gen3_n6_ccnot3_j_n2537 (1);
  n2542_o <= gen3_n6_ccnot3_j_n2537 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2543_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2544_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2545_o <= n2543_o & n2544_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2546_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2547_o <= n2545_o & n2546_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2548 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2547_o,
    o => gen3_n7_ccnot3_j_o);
  n2551_o <= gen3_n7_ccnot3_j_n2548 (2);
  n2552_o <= gen3_n7_ccnot3_j_n2548 (1);
  n2553_o <= gen3_n7_ccnot3_j_n2548 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2554_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2555_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2556_o <= n2554_o & n2555_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2557_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2558_o <= n2556_o & n2557_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2559 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2558_o,
    o => gen3_n8_ccnot3_j_o);
  n2562_o <= gen3_n8_ccnot3_j_n2559 (2);
  n2563_o <= gen3_n8_ccnot3_j_n2559 (1);
  n2564_o <= gen3_n8_ccnot3_j_n2559 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2565_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2566_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2567_o <= n2565_o & n2566_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2568_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2569_o <= n2567_o & n2568_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n2570 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n2569_o,
    o => gen3_n9_ccnot3_j_o);
  n2573_o <= gen3_n9_ccnot3_j_n2570 (2);
  n2574_o <= gen3_n9_ccnot3_j_n2570 (1);
  n2575_o <= gen3_n9_ccnot3_j_n2570 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2576_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2577_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2578_o <= n2576_o & n2577_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2579_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2580_o <= n2578_o & n2579_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n2581 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n2580_o,
    o => gen3_n10_ccnot3_j_o);
  n2584_o <= gen3_n10_ccnot3_j_n2581 (2);
  n2585_o <= gen3_n10_ccnot3_j_n2581 (1);
  n2586_o <= gen3_n10_ccnot3_j_n2581 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2587_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2588_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2589_o <= n2587_o & n2588_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2590_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2591_o <= n2589_o & n2590_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n2592 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n2591_o,
    o => gen3_n11_ccnot3_j_o);
  n2595_o <= gen3_n11_ccnot3_j_n2592 (2);
  n2596_o <= gen3_n11_ccnot3_j_n2592 (1);
  n2597_o <= gen3_n11_ccnot3_j_n2592 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2598_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2599_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2600_o <= n2598_o & n2599_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2601_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2602_o <= n2600_o & n2601_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n2603 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n2602_o,
    o => gen3_n12_ccnot3_j_o);
  n2606_o <= gen3_n12_ccnot3_j_n2603 (2);
  n2607_o <= gen3_n12_ccnot3_j_n2603 (1);
  n2608_o <= gen3_n12_ccnot3_j_n2603 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2609_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2610_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2611_o <= n2609_o & n2610_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2612_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2613_o <= n2611_o & n2612_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n2614 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n2613_o,
    o => gen3_n13_ccnot3_j_o);
  n2617_o <= gen3_n13_ccnot3_j_n2614 (2);
  n2618_o <= gen3_n13_ccnot3_j_n2614 (1);
  n2619_o <= gen3_n13_ccnot3_j_n2614 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2620_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2621_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2622_o <= n2620_o & n2621_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2623_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2624_o <= n2622_o & n2623_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n2625 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n2624_o,
    o => gen3_n14_ccnot3_j_o);
  n2628_o <= gen3_n14_ccnot3_j_n2625 (2);
  n2629_o <= gen3_n14_ccnot3_j_n2625 (1);
  n2630_o <= gen3_n14_ccnot3_j_n2625 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2631_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2632_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2633_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2634_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2635_o <= n2633_o & n2634_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2636 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2635_o,
    o => cnot_4_o);
  n2639_o <= cnot_4_n2636 (1);
  n2640_o <= cnot_4_n2636 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2641_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2642_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2643_o <= n2641_o & n2642_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2644_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2645_o <= n2643_o & n2644_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n2646 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n2645_o,
    o => gen4_n13_peres4_j_o);
  n2649_o <= gen4_n13_peres4_j_n2646 (2);
  n2650_o <= gen4_n13_peres4_j_n2646 (1);
  n2651_o <= gen4_n13_peres4_j_n2646 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2652_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2653_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2654_o <= n2652_o & n2653_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2655_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2656_o <= n2654_o & n2655_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n2657 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n2656_o,
    o => gen4_n12_peres4_j_o);
  n2660_o <= gen4_n12_peres4_j_n2657 (2);
  n2661_o <= gen4_n12_peres4_j_n2657 (1);
  n2662_o <= gen4_n12_peres4_j_n2657 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2663_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2664_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2665_o <= n2663_o & n2664_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2666_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2667_o <= n2665_o & n2666_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n2668 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n2667_o,
    o => gen4_n11_peres4_j_o);
  n2671_o <= gen4_n11_peres4_j_n2668 (2);
  n2672_o <= gen4_n11_peres4_j_n2668 (1);
  n2673_o <= gen4_n11_peres4_j_n2668 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2674_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2675_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2676_o <= n2674_o & n2675_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2677_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2678_o <= n2676_o & n2677_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n2679 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n2678_o,
    o => gen4_n10_peres4_j_o);
  n2682_o <= gen4_n10_peres4_j_n2679 (2);
  n2683_o <= gen4_n10_peres4_j_n2679 (1);
  n2684_o <= gen4_n10_peres4_j_n2679 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2685_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2686_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2687_o <= n2685_o & n2686_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2688_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2689_o <= n2687_o & n2688_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n2690 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n2689_o,
    o => gen4_n9_peres4_j_o);
  n2693_o <= gen4_n9_peres4_j_n2690 (2);
  n2694_o <= gen4_n9_peres4_j_n2690 (1);
  n2695_o <= gen4_n9_peres4_j_n2690 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2696_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2697_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2698_o <= n2696_o & n2697_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2699_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2700_o <= n2698_o & n2699_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n2701 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n2700_o,
    o => gen4_n8_peres4_j_o);
  n2704_o <= gen4_n8_peres4_j_n2701 (2);
  n2705_o <= gen4_n8_peres4_j_n2701 (1);
  n2706_o <= gen4_n8_peres4_j_n2701 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2707_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2708_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2709_o <= n2707_o & n2708_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2710_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2711_o <= n2709_o & n2710_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n2712 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n2711_o,
    o => gen4_n7_peres4_j_o);
  n2715_o <= gen4_n7_peres4_j_n2712 (2);
  n2716_o <= gen4_n7_peres4_j_n2712 (1);
  n2717_o <= gen4_n7_peres4_j_n2712 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2718_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2719_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2720_o <= n2718_o & n2719_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2721_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2722_o <= n2720_o & n2721_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2723 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2722_o,
    o => gen4_n6_peres4_j_o);
  n2726_o <= gen4_n6_peres4_j_n2723 (2);
  n2727_o <= gen4_n6_peres4_j_n2723 (1);
  n2728_o <= gen4_n6_peres4_j_n2723 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2729_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2730_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2731_o <= n2729_o & n2730_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2732_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2733_o <= n2731_o & n2732_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2734 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2733_o,
    o => gen4_n5_peres4_j_o);
  n2737_o <= gen4_n5_peres4_j_n2734 (2);
  n2738_o <= gen4_n5_peres4_j_n2734 (1);
  n2739_o <= gen4_n5_peres4_j_n2734 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2740_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2741_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2742_o <= n2740_o & n2741_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2743_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2744_o <= n2742_o & n2743_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n2745 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n2744_o,
    o => gen4_n4_peres4_j_o);
  n2748_o <= gen4_n4_peres4_j_n2745 (2);
  n2749_o <= gen4_n4_peres4_j_n2745 (1);
  n2750_o <= gen4_n4_peres4_j_n2745 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2751_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2752_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2753_o <= n2751_o & n2752_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2754_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2755_o <= n2753_o & n2754_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n2756 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n2755_o,
    o => gen4_n3_peres4_j_o);
  n2759_o <= gen4_n3_peres4_j_n2756 (2);
  n2760_o <= gen4_n3_peres4_j_n2756 (1);
  n2761_o <= gen4_n3_peres4_j_n2756 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2762_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2763_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2764_o <= n2762_o & n2763_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2765_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2766_o <= n2764_o & n2765_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2767 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2766_o,
    o => gen4_n2_peres4_j_o);
  n2770_o <= gen4_n2_peres4_j_n2767 (2);
  n2771_o <= gen4_n2_peres4_j_n2767 (1);
  n2772_o <= gen4_n2_peres4_j_n2767 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2773_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2774_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2775_o <= n2773_o & n2774_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2776_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2777_o <= n2775_o & n2776_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2778 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2777_o,
    o => gen4_n1_peres4_j_o);
  n2781_o <= gen4_n1_peres4_j_n2778 (2);
  n2782_o <= gen4_n1_peres4_j_n2778 (1);
  n2783_o <= gen4_n1_peres4_j_n2778 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2784_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2785_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2786_o <= n2784_o & n2785_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2787_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2788_o <= n2786_o & n2787_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2789 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2788_o,
    o => gen4_n0_peres4_j_o);
  n2792_o <= gen4_n0_peres4_j_n2789 (2);
  n2793_o <= gen4_n0_peres4_j_n2789 (1);
  n2794_o <= gen4_n0_peres4_j_n2789 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2795_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2796_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2797_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2798_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2799_o <= n2797_o & n2798_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2800 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2799_o,
    o => gen5_n1_cnot5_j_o);
  n2803_o <= gen5_n1_cnot5_j_n2800 (1);
  n2804_o <= gen5_n1_cnot5_j_n2800 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2805_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2806_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2807_o <= n2805_o & n2806_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2808 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2807_o,
    o => gen5_n2_cnot5_j_o);
  n2811_o <= gen5_n2_cnot5_j_n2808 (1);
  n2812_o <= gen5_n2_cnot5_j_n2808 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2813_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2814_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2815_o <= n2813_o & n2814_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2816 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2815_o,
    o => gen5_n3_cnot5_j_o);
  n2819_o <= gen5_n3_cnot5_j_n2816 (1);
  n2820_o <= gen5_n3_cnot5_j_n2816 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2821_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2822_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2823_o <= n2821_o & n2822_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2824 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2823_o,
    o => gen5_n4_cnot5_j_o);
  n2827_o <= gen5_n4_cnot5_j_n2824 (1);
  n2828_o <= gen5_n4_cnot5_j_n2824 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2829_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2830_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2831_o <= n2829_o & n2830_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2832 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2831_o,
    o => gen5_n5_cnot5_j_o);
  n2835_o <= gen5_n5_cnot5_j_n2832 (1);
  n2836_o <= gen5_n5_cnot5_j_n2832 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2837_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2838_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2839_o <= n2837_o & n2838_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n2840 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n2839_o,
    o => gen5_n6_cnot5_j_o);
  n2843_o <= gen5_n6_cnot5_j_n2840 (1);
  n2844_o <= gen5_n6_cnot5_j_n2840 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2845_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2846_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2847_o <= n2845_o & n2846_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n2848 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n2847_o,
    o => gen5_n7_cnot5_j_o);
  n2851_o <= gen5_n7_cnot5_j_n2848 (1);
  n2852_o <= gen5_n7_cnot5_j_n2848 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2853_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2854_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2855_o <= n2853_o & n2854_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n2856 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n2855_o,
    o => gen5_n8_cnot5_j_o);
  n2859_o <= gen5_n8_cnot5_j_n2856 (1);
  n2860_o <= gen5_n8_cnot5_j_n2856 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2861_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2862_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2863_o <= n2861_o & n2862_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n2864 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n2863_o,
    o => gen5_n9_cnot5_j_o);
  n2867_o <= gen5_n9_cnot5_j_n2864 (1);
  n2868_o <= gen5_n9_cnot5_j_n2864 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2869_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2870_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2871_o <= n2869_o & n2870_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n2872 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n2871_o,
    o => gen5_n10_cnot5_j_o);
  n2875_o <= gen5_n10_cnot5_j_n2872 (1);
  n2876_o <= gen5_n10_cnot5_j_n2872 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2877_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2878_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2879_o <= n2877_o & n2878_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n2880 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n2879_o,
    o => gen5_n11_cnot5_j_o);
  n2883_o <= gen5_n11_cnot5_j_n2880 (1);
  n2884_o <= gen5_n11_cnot5_j_n2880 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2885_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2886_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2887_o <= n2885_o & n2886_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n2888 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n2887_o,
    o => gen5_n12_cnot5_j_o);
  n2891_o <= gen5_n12_cnot5_j_n2888 (1);
  n2892_o <= gen5_n12_cnot5_j_n2888 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2893_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2894_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2895_o <= n2893_o & n2894_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n2896 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n2895_o,
    o => gen5_n13_cnot5_j_o);
  n2899_o <= gen5_n13_cnot5_j_n2896 (1);
  n2900_o <= gen5_n13_cnot5_j_n2896 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2901_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2902_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2903_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2904_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2905_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2906_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2907_o <= n2905_o & n2906_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2908 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2907_o,
    o => gen6_n1_cnot1_j_o);
  n2911_o <= gen6_n1_cnot1_j_n2908 (1);
  n2912_o <= gen6_n1_cnot1_j_n2908 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2913_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2914_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2915_o <= n2913_o & n2914_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2916 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2915_o,
    o => gen6_n2_cnot1_j_o);
  n2919_o <= gen6_n2_cnot1_j_n2916 (1);
  n2920_o <= gen6_n2_cnot1_j_n2916 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2921_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2922_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2923_o <= n2921_o & n2922_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2924 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2923_o,
    o => gen6_n3_cnot1_j_o);
  n2927_o <= gen6_n3_cnot1_j_n2924 (1);
  n2928_o <= gen6_n3_cnot1_j_n2924 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2929_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2930_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2931_o <= n2929_o & n2930_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2932 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2931_o,
    o => gen6_n4_cnot1_j_o);
  n2935_o <= gen6_n4_cnot1_j_n2932 (1);
  n2936_o <= gen6_n4_cnot1_j_n2932 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2937_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2938_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2939_o <= n2937_o & n2938_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2940 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2939_o,
    o => gen6_n5_cnot1_j_o);
  n2943_o <= gen6_n5_cnot1_j_n2940 (1);
  n2944_o <= gen6_n5_cnot1_j_n2940 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2945_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2946_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2947_o <= n2945_o & n2946_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2948 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2947_o,
    o => gen6_n6_cnot1_j_o);
  n2951_o <= gen6_n6_cnot1_j_n2948 (1);
  n2952_o <= gen6_n6_cnot1_j_n2948 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2953_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2954_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2955_o <= n2953_o & n2954_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n2956 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n2955_o,
    o => gen6_n7_cnot1_j_o);
  n2959_o <= gen6_n7_cnot1_j_n2956 (1);
  n2960_o <= gen6_n7_cnot1_j_n2956 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2961_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2962_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2963_o <= n2961_o & n2962_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n2964 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n2963_o,
    o => gen6_n8_cnot1_j_o);
  n2967_o <= gen6_n8_cnot1_j_n2964 (1);
  n2968_o <= gen6_n8_cnot1_j_n2964 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2969_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2970_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2971_o <= n2969_o & n2970_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n2972 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n2971_o,
    o => gen6_n9_cnot1_j_o);
  n2975_o <= gen6_n9_cnot1_j_n2972 (1);
  n2976_o <= gen6_n9_cnot1_j_n2972 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2977_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2978_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2979_o <= n2977_o & n2978_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n2980 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n2979_o,
    o => gen6_n10_cnot1_j_o);
  n2983_o <= gen6_n10_cnot1_j_n2980 (1);
  n2984_o <= gen6_n10_cnot1_j_n2980 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2985_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2986_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2987_o <= n2985_o & n2986_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n2988 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n2987_o,
    o => gen6_n11_cnot1_j_o);
  n2991_o <= gen6_n11_cnot1_j_n2988 (1);
  n2992_o <= gen6_n11_cnot1_j_n2988 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2993_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2994_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2995_o <= n2993_o & n2994_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n2996 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n2995_o,
    o => gen6_n12_cnot1_j_o);
  n2999_o <= gen6_n12_cnot1_j_n2996 (1);
  n3000_o <= gen6_n12_cnot1_j_n2996 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3001_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3002_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3003_o <= n3001_o & n3002_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n3004 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n3003_o,
    o => gen6_n13_cnot1_j_o);
  n3007_o <= gen6_n13_cnot1_j_n3004 (1);
  n3008_o <= gen6_n13_cnot1_j_n3004 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3009_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3010_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3011_o <= n3009_o & n3010_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n3012 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n3011_o,
    o => gen6_n14_cnot1_j_o);
  n3015_o <= gen6_n14_cnot1_j_n3012 (1);
  n3016_o <= gen6_n14_cnot1_j_n3012 (0);
  n3017_o <= n2365_o & n2357_o & n2349_o & n2341_o & n2333_o & n2325_o & n2317_o & n2309_o & n2301_o & n2293_o & n2285_o & n2277_o & n2269_o & n2261_o & n2367_o;
  n3018_o <= n2366_o & n2358_o & n2350_o & n2342_o & n2334_o & n2326_o & n2318_o & n2310_o & n2302_o & n2294_o & n2286_o & n2278_o & n2270_o & n2262_o & n2368_o;
  n3019_o <= n2370_o & n2377_o & n2385_o & n2393_o & n2401_o & n2409_o & n2417_o & n2425_o & n2433_o & n2441_o & n2449_o & n2457_o & n2465_o & n2473_o & n2369_o;
  n3020_o <= n2378_o & n2386_o & n2394_o & n2402_o & n2410_o & n2418_o & n2426_o & n2434_o & n2442_o & n2450_o & n2458_o & n2466_o & n2474_o & n2475_o;
  n3021_o <= n2630_o & n2619_o & n2608_o & n2597_o & n2586_o & n2575_o & n2564_o & n2553_o & n2542_o & n2531_o & n2520_o & n2509_o & n2498_o & n2487_o & n2476_o;
  n3022_o <= n2631_o & n2629_o & n2618_o & n2607_o & n2596_o & n2585_o & n2574_o & n2563_o & n2552_o & n2541_o & n2530_o & n2519_o & n2508_o & n2497_o & n2486_o;
  n3023_o <= n2632_o & n2628_o & n2617_o & n2606_o & n2595_o & n2584_o & n2573_o & n2562_o & n2551_o & n2540_o & n2529_o & n2518_o & n2507_o & n2496_o & n2485_o;
  n3024_o <= n2639_o & n2649_o & n2660_o & n2671_o & n2682_o & n2693_o & n2704_o & n2715_o & n2726_o & n2737_o & n2748_o & n2759_o & n2770_o & n2781_o & n2792_o;
  n3025_o <= n2651_o & n2662_o & n2673_o & n2684_o & n2695_o & n2706_o & n2717_o & n2728_o & n2739_o & n2750_o & n2761_o & n2772_o & n2783_o & n2794_o & n2795_o;
  n3026_o <= n2640_o & n2650_o & n2661_o & n2672_o & n2683_o & n2694_o & n2705_o & n2716_o & n2727_o & n2738_o & n2749_o & n2760_o & n2771_o & n2782_o & n2793_o;
  n3027_o <= n2900_o & n2892_o & n2884_o & n2876_o & n2868_o & n2860_o & n2852_o & n2844_o & n2836_o & n2828_o & n2820_o & n2812_o & n2804_o & n2796_o;
  n3028_o <= n2902_o & n2899_o & n2891_o & n2883_o & n2875_o & n2867_o & n2859_o & n2851_o & n2843_o & n2835_o & n2827_o & n2819_o & n2811_o & n2803_o & n2901_o;
  n3029_o <= n3015_o & n3007_o & n2999_o & n2991_o & n2983_o & n2975_o & n2967_o & n2959_o & n2951_o & n2943_o & n2935_o & n2927_o & n2919_o & n2911_o & n2903_o;
  n3030_o <= n3016_o & n3008_o & n3000_o & n2992_o & n2984_o & n2976_o & n2968_o & n2960_o & n2952_o & n2944_o & n2936_o & n2928_o & n2920_o & n2912_o & n2904_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_17 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_sub_in_place_17;

architecture rtl of add_sub_in_place_17 is
  signal b_cnot : std_logic_vector (16 downto 0);
  signal cnotr_n2241 : std_logic;
  signal cnotr_n2242 : std_logic_vector (16 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (16 downto 0);
  signal add_n2247 : std_logic_vector (16 downto 0);
  signal add_n2248 : std_logic_vector (16 downto 0);
  signal add_a_out : std_logic_vector (16 downto 0);
  signal add_s : std_logic_vector (16 downto 0);
begin
  ctrl_out <= cnotr_n2241;
  a_out <= add_n2247;
  s <= add_n2248;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n2242; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n2241 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n2242 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_17 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n2247 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n2248 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_17 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    w : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    b_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_scratch_17;

architecture rtl of add_scratch_17 is
  signal a_s : std_logic_vector (15 downto 0);
  signal b_s : std_logic_vector (15 downto 0);
  signal s_s : std_logic_vector (15 downto 0);
  signal c_s : std_logic_vector (15 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n1487_o : std_logic;
  signal n1488_o : std_logic;
  signal n1489_o : std_logic_vector (1 downto 0);
  signal cnota_n1490 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n1493_o : std_logic;
  signal n1494_o : std_logic;
  signal n1495_o : std_logic;
  signal n1496_o : std_logic_vector (1 downto 0);
  signal cnotb_n1497 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n1500_o : std_logic;
  signal n1501_o : std_logic;
  signal n1502_o : std_logic_vector (1 downto 0);
  signal n1503_o : std_logic;
  signal n1504_o : std_logic_vector (2 downto 0);
  signal ccnotc_n1505 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n1508_o : std_logic;
  signal n1509_o : std_logic;
  signal n1510_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n1511_o : std_logic;
  signal n1512_o : std_logic;
  signal n1513_o : std_logic_vector (1 downto 0);
  signal n1514_o : std_logic;
  signal n1515_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n1516 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1519_o : std_logic;
  signal n1520_o : std_logic;
  signal n1521_o : std_logic;
  signal n1522_o : std_logic;
  signal n1523_o : std_logic;
  signal n1524_o : std_logic;
  signal n1525_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n1526 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n1529_o : std_logic;
  signal n1530_o : std_logic;
  signal n1531_o : std_logic;
  signal n1532_o : std_logic;
  signal n1533_o : std_logic;
  signal n1534_o : std_logic;
  signal n1535_o : std_logic_vector (1 downto 0);
  signal n1536_o : std_logic;
  signal n1537_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n1538 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1541_o : std_logic;
  signal n1542_o : std_logic;
  signal n1543_o : std_logic;
  signal n1544_o : std_logic;
  signal n1545_o : std_logic;
  signal n1546_o : std_logic;
  signal n1547_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n1548 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n1551_o : std_logic;
  signal n1552_o : std_logic;
  signal n1553_o : std_logic;
  signal n1554_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n1555_o : std_logic;
  signal n1556_o : std_logic;
  signal n1557_o : std_logic_vector (1 downto 0);
  signal n1558_o : std_logic;
  signal n1559_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n1560 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1563_o : std_logic;
  signal n1564_o : std_logic;
  signal n1565_o : std_logic;
  signal n1566_o : std_logic;
  signal n1567_o : std_logic;
  signal n1568_o : std_logic;
  signal n1569_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n1570 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n1573_o : std_logic;
  signal n1574_o : std_logic;
  signal n1575_o : std_logic;
  signal n1576_o : std_logic;
  signal n1577_o : std_logic;
  signal n1578_o : std_logic;
  signal n1579_o : std_logic_vector (1 downto 0);
  signal n1580_o : std_logic;
  signal n1581_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n1582 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1585_o : std_logic;
  signal n1586_o : std_logic;
  signal n1587_o : std_logic;
  signal n1588_o : std_logic;
  signal n1589_o : std_logic;
  signal n1590_o : std_logic;
  signal n1591_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n1592 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n1595_o : std_logic;
  signal n1596_o : std_logic;
  signal n1597_o : std_logic;
  signal n1598_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n1599_o : std_logic;
  signal n1600_o : std_logic;
  signal n1601_o : std_logic_vector (1 downto 0);
  signal n1602_o : std_logic;
  signal n1603_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n1604 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1607_o : std_logic;
  signal n1608_o : std_logic;
  signal n1609_o : std_logic;
  signal n1610_o : std_logic;
  signal n1611_o : std_logic;
  signal n1612_o : std_logic;
  signal n1613_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n1614 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n1617_o : std_logic;
  signal n1618_o : std_logic;
  signal n1619_o : std_logic;
  signal n1620_o : std_logic;
  signal n1621_o : std_logic;
  signal n1622_o : std_logic;
  signal n1623_o : std_logic_vector (1 downto 0);
  signal n1624_o : std_logic;
  signal n1625_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n1626 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1629_o : std_logic;
  signal n1630_o : std_logic;
  signal n1631_o : std_logic;
  signal n1632_o : std_logic;
  signal n1633_o : std_logic;
  signal n1634_o : std_logic;
  signal n1635_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n1636 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n1639_o : std_logic;
  signal n1640_o : std_logic;
  signal n1641_o : std_logic;
  signal n1642_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n1643_o : std_logic;
  signal n1644_o : std_logic;
  signal n1645_o : std_logic_vector (1 downto 0);
  signal n1646_o : std_logic;
  signal n1647_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n1648 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1651_o : std_logic;
  signal n1652_o : std_logic;
  signal n1653_o : std_logic;
  signal n1654_o : std_logic;
  signal n1655_o : std_logic;
  signal n1656_o : std_logic;
  signal n1657_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n1658 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n1661_o : std_logic;
  signal n1662_o : std_logic;
  signal n1663_o : std_logic;
  signal n1664_o : std_logic;
  signal n1665_o : std_logic;
  signal n1666_o : std_logic;
  signal n1667_o : std_logic_vector (1 downto 0);
  signal n1668_o : std_logic;
  signal n1669_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n1670 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1673_o : std_logic;
  signal n1674_o : std_logic;
  signal n1675_o : std_logic;
  signal n1676_o : std_logic;
  signal n1677_o : std_logic;
  signal n1678_o : std_logic;
  signal n1679_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n1680 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n1683_o : std_logic;
  signal n1684_o : std_logic;
  signal n1685_o : std_logic;
  signal n1686_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n1687_o : std_logic;
  signal n1688_o : std_logic;
  signal n1689_o : std_logic_vector (1 downto 0);
  signal n1690_o : std_logic;
  signal n1691_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n1692 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1695_o : std_logic;
  signal n1696_o : std_logic;
  signal n1697_o : std_logic;
  signal n1698_o : std_logic;
  signal n1699_o : std_logic;
  signal n1700_o : std_logic;
  signal n1701_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n1702 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n1705_o : std_logic;
  signal n1706_o : std_logic;
  signal n1707_o : std_logic;
  signal n1708_o : std_logic;
  signal n1709_o : std_logic;
  signal n1710_o : std_logic;
  signal n1711_o : std_logic_vector (1 downto 0);
  signal n1712_o : std_logic;
  signal n1713_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n1714 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1717_o : std_logic;
  signal n1718_o : std_logic;
  signal n1719_o : std_logic;
  signal n1720_o : std_logic;
  signal n1721_o : std_logic;
  signal n1722_o : std_logic;
  signal n1723_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n1724 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n1727_o : std_logic;
  signal n1728_o : std_logic;
  signal n1729_o : std_logic;
  signal n1730_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n1731_o : std_logic;
  signal n1732_o : std_logic;
  signal n1733_o : std_logic_vector (1 downto 0);
  signal n1734_o : std_logic;
  signal n1735_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n1736 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1739_o : std_logic;
  signal n1740_o : std_logic;
  signal n1741_o : std_logic;
  signal n1742_o : std_logic;
  signal n1743_o : std_logic;
  signal n1744_o : std_logic;
  signal n1745_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n1746 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n1749_o : std_logic;
  signal n1750_o : std_logic;
  signal n1751_o : std_logic;
  signal n1752_o : std_logic;
  signal n1753_o : std_logic;
  signal n1754_o : std_logic;
  signal n1755_o : std_logic_vector (1 downto 0);
  signal n1756_o : std_logic;
  signal n1757_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n1758 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1761_o : std_logic;
  signal n1762_o : std_logic;
  signal n1763_o : std_logic;
  signal n1764_o : std_logic;
  signal n1765_o : std_logic;
  signal n1766_o : std_logic;
  signal n1767_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n1768 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n1771_o : std_logic;
  signal n1772_o : std_logic;
  signal n1773_o : std_logic;
  signal n1774_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n1775_o : std_logic;
  signal n1776_o : std_logic;
  signal n1777_o : std_logic_vector (1 downto 0);
  signal n1778_o : std_logic;
  signal n1779_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n1780 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1783_o : std_logic;
  signal n1784_o : std_logic;
  signal n1785_o : std_logic;
  signal n1786_o : std_logic;
  signal n1787_o : std_logic;
  signal n1788_o : std_logic;
  signal n1789_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n1790 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n1793_o : std_logic;
  signal n1794_o : std_logic;
  signal n1795_o : std_logic;
  signal n1796_o : std_logic;
  signal n1797_o : std_logic;
  signal n1798_o : std_logic;
  signal n1799_o : std_logic_vector (1 downto 0);
  signal n1800_o : std_logic;
  signal n1801_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n1802 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1805_o : std_logic;
  signal n1806_o : std_logic;
  signal n1807_o : std_logic;
  signal n1808_o : std_logic;
  signal n1809_o : std_logic;
  signal n1810_o : std_logic;
  signal n1811_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n1812 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n1815_o : std_logic;
  signal n1816_o : std_logic;
  signal n1817_o : std_logic;
  signal n1818_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n1819_o : std_logic;
  signal n1820_o : std_logic;
  signal n1821_o : std_logic_vector (1 downto 0);
  signal n1822_o : std_logic;
  signal n1823_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n1824 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1827_o : std_logic;
  signal n1828_o : std_logic;
  signal n1829_o : std_logic;
  signal n1830_o : std_logic;
  signal n1831_o : std_logic;
  signal n1832_o : std_logic;
  signal n1833_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n1834 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n1837_o : std_logic;
  signal n1838_o : std_logic;
  signal n1839_o : std_logic;
  signal n1840_o : std_logic;
  signal n1841_o : std_logic;
  signal n1842_o : std_logic;
  signal n1843_o : std_logic_vector (1 downto 0);
  signal n1844_o : std_logic;
  signal n1845_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n1846 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1849_o : std_logic;
  signal n1850_o : std_logic;
  signal n1851_o : std_logic;
  signal n1852_o : std_logic;
  signal n1853_o : std_logic;
  signal n1854_o : std_logic;
  signal n1855_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n1856 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n1859_o : std_logic;
  signal n1860_o : std_logic;
  signal n1861_o : std_logic;
  signal n1862_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n1863_o : std_logic;
  signal n1864_o : std_logic;
  signal n1865_o : std_logic_vector (1 downto 0);
  signal n1866_o : std_logic;
  signal n1867_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n1868 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1871_o : std_logic;
  signal n1872_o : std_logic;
  signal n1873_o : std_logic;
  signal n1874_o : std_logic;
  signal n1875_o : std_logic;
  signal n1876_o : std_logic;
  signal n1877_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n1878 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n1881_o : std_logic;
  signal n1882_o : std_logic;
  signal n1883_o : std_logic;
  signal n1884_o : std_logic;
  signal n1885_o : std_logic;
  signal n1886_o : std_logic;
  signal n1887_o : std_logic_vector (1 downto 0);
  signal n1888_o : std_logic;
  signal n1889_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n1890 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1893_o : std_logic;
  signal n1894_o : std_logic;
  signal n1895_o : std_logic;
  signal n1896_o : std_logic;
  signal n1897_o : std_logic;
  signal n1898_o : std_logic;
  signal n1899_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n1900 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n1903_o : std_logic;
  signal n1904_o : std_logic;
  signal n1905_o : std_logic;
  signal n1906_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n1907_o : std_logic;
  signal n1908_o : std_logic;
  signal n1909_o : std_logic_vector (1 downto 0);
  signal n1910_o : std_logic;
  signal n1911_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n1912 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1915_o : std_logic;
  signal n1916_o : std_logic;
  signal n1917_o : std_logic;
  signal n1918_o : std_logic;
  signal n1919_o : std_logic;
  signal n1920_o : std_logic;
  signal n1921_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n1922 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n1925_o : std_logic;
  signal n1926_o : std_logic;
  signal n1927_o : std_logic;
  signal n1928_o : std_logic;
  signal n1929_o : std_logic;
  signal n1930_o : std_logic;
  signal n1931_o : std_logic_vector (1 downto 0);
  signal n1932_o : std_logic;
  signal n1933_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n1934 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1937_o : std_logic;
  signal n1938_o : std_logic;
  signal n1939_o : std_logic;
  signal n1940_o : std_logic;
  signal n1941_o : std_logic;
  signal n1942_o : std_logic;
  signal n1943_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n1944 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n1947_o : std_logic;
  signal n1948_o : std_logic;
  signal n1949_o : std_logic;
  signal n1950_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n1951_o : std_logic;
  signal n1952_o : std_logic;
  signal n1953_o : std_logic_vector (1 downto 0);
  signal n1954_o : std_logic;
  signal n1955_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n1956 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1959_o : std_logic;
  signal n1960_o : std_logic;
  signal n1961_o : std_logic;
  signal n1962_o : std_logic;
  signal n1963_o : std_logic;
  signal n1964_o : std_logic;
  signal n1965_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n1966 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n1969_o : std_logic;
  signal n1970_o : std_logic;
  signal n1971_o : std_logic;
  signal n1972_o : std_logic;
  signal n1973_o : std_logic;
  signal n1974_o : std_logic;
  signal n1975_o : std_logic_vector (1 downto 0);
  signal n1976_o : std_logic;
  signal n1977_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n1978 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1981_o : std_logic;
  signal n1982_o : std_logic;
  signal n1983_o : std_logic;
  signal n1984_o : std_logic;
  signal n1985_o : std_logic;
  signal n1986_o : std_logic;
  signal n1987_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n1988 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n1991_o : std_logic;
  signal n1992_o : std_logic;
  signal n1993_o : std_logic;
  signal n1994_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n1995_o : std_logic;
  signal n1996_o : std_logic;
  signal n1997_o : std_logic_vector (1 downto 0);
  signal n1998_o : std_logic;
  signal n1999_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n2000 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2003_o : std_logic;
  signal n2004_o : std_logic;
  signal n2005_o : std_logic;
  signal n2006_o : std_logic;
  signal n2007_o : std_logic;
  signal n2008_o : std_logic;
  signal n2009_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n2010 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n2013_o : std_logic;
  signal n2014_o : std_logic;
  signal n2015_o : std_logic;
  signal n2016_o : std_logic;
  signal n2017_o : std_logic;
  signal n2018_o : std_logic;
  signal n2019_o : std_logic_vector (1 downto 0);
  signal n2020_o : std_logic;
  signal n2021_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n2022 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2025_o : std_logic;
  signal n2026_o : std_logic;
  signal n2027_o : std_logic;
  signal n2028_o : std_logic;
  signal n2029_o : std_logic;
  signal n2030_o : std_logic;
  signal n2031_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n2032 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n2035_o : std_logic;
  signal n2036_o : std_logic;
  signal n2037_o : std_logic;
  signal n2038_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n2039_o : std_logic;
  signal n2040_o : std_logic;
  signal n2041_o : std_logic_vector (1 downto 0);
  signal n2042_o : std_logic;
  signal n2043_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n2044 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2047_o : std_logic;
  signal n2048_o : std_logic;
  signal n2049_o : std_logic;
  signal n2050_o : std_logic;
  signal n2051_o : std_logic;
  signal n2052_o : std_logic;
  signal n2053_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n2054 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n2057_o : std_logic;
  signal n2058_o : std_logic;
  signal n2059_o : std_logic;
  signal n2060_o : std_logic;
  signal n2061_o : std_logic;
  signal n2062_o : std_logic;
  signal n2063_o : std_logic_vector (1 downto 0);
  signal n2064_o : std_logic;
  signal n2065_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n2066 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2069_o : std_logic;
  signal n2070_o : std_logic;
  signal n2071_o : std_logic;
  signal n2072_o : std_logic;
  signal n2073_o : std_logic;
  signal n2074_o : std_logic;
  signal n2075_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n2076 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n2079_o : std_logic;
  signal n2080_o : std_logic;
  signal n2081_o : std_logic;
  signal n2082_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n2083_o : std_logic;
  signal n2084_o : std_logic;
  signal n2085_o : std_logic_vector (1 downto 0);
  signal n2086_o : std_logic;
  signal n2087_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n2088 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2091_o : std_logic;
  signal n2092_o : std_logic;
  signal n2093_o : std_logic;
  signal n2094_o : std_logic;
  signal n2095_o : std_logic;
  signal n2096_o : std_logic;
  signal n2097_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n2098 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n2101_o : std_logic;
  signal n2102_o : std_logic;
  signal n2103_o : std_logic;
  signal n2104_o : std_logic;
  signal n2105_o : std_logic;
  signal n2106_o : std_logic;
  signal n2107_o : std_logic_vector (1 downto 0);
  signal n2108_o : std_logic;
  signal n2109_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n2110 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2113_o : std_logic;
  signal n2114_o : std_logic;
  signal n2115_o : std_logic;
  signal n2116_o : std_logic;
  signal n2117_o : std_logic;
  signal n2118_o : std_logic;
  signal n2119_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n2120 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n2123_o : std_logic;
  signal n2124_o : std_logic;
  signal n2125_o : std_logic;
  signal n2126_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n2127_o : std_logic;
  signal n2128_o : std_logic;
  signal n2129_o : std_logic_vector (1 downto 0);
  signal n2130_o : std_logic;
  signal n2131_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n2132 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2135_o : std_logic;
  signal n2136_o : std_logic;
  signal n2137_o : std_logic;
  signal n2138_o : std_logic;
  signal n2139_o : std_logic;
  signal n2140_o : std_logic;
  signal n2141_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n2142 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n2145_o : std_logic;
  signal n2146_o : std_logic;
  signal n2147_o : std_logic;
  signal n2148_o : std_logic;
  signal n2149_o : std_logic;
  signal n2150_o : std_logic;
  signal n2151_o : std_logic_vector (1 downto 0);
  signal n2152_o : std_logic;
  signal n2153_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n2154 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2157_o : std_logic;
  signal n2158_o : std_logic;
  signal n2159_o : std_logic;
  signal n2160_o : std_logic;
  signal n2161_o : std_logic;
  signal n2162_o : std_logic;
  signal n2163_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n2164 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n2167_o : std_logic;
  signal n2168_o : std_logic;
  signal n2169_o : std_logic;
  signal n2170_o : std_logic;
  signal n2171_o : std_logic;
  signal n2172_o : std_logic;
  signal n2173_o : std_logic_vector (1 downto 0);
  signal cnoteb_n2174 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n2177_o : std_logic;
  signal n2178_o : std_logic;
  signal n2179_o : std_logic;
  signal n2180_o : std_logic_vector (1 downto 0);
  signal cnotea_n2181 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n2184_o : std_logic;
  signal n2185_o : std_logic;
  signal n2186_o : std_logic_vector (16 downto 0);
  signal n2187_o : std_logic_vector (16 downto 0);
  signal n2188_o : std_logic_vector (16 downto 0);
  signal n2189_o : std_logic_vector (15 downto 0);
  signal n2190_o : std_logic_vector (15 downto 0);
  signal n2191_o : std_logic_vector (15 downto 0);
  signal n2192_o : std_logic_vector (15 downto 0);
  signal n2193_o : std_logic_vector (3 downto 0);
  signal n2194_o : std_logic_vector (3 downto 0);
  signal n2195_o : std_logic_vector (3 downto 0);
  signal n2196_o : std_logic_vector (3 downto 0);
  signal n2197_o : std_logic_vector (3 downto 0);
  signal n2198_o : std_logic_vector (3 downto 0);
  signal n2199_o : std_logic_vector (3 downto 0);
  signal n2200_o : std_logic_vector (3 downto 0);
  signal n2201_o : std_logic_vector (3 downto 0);
  signal n2202_o : std_logic_vector (3 downto 0);
  signal n2203_o : std_logic_vector (3 downto 0);
  signal n2204_o : std_logic_vector (3 downto 0);
  signal n2205_o : std_logic_vector (3 downto 0);
  signal n2206_o : std_logic_vector (3 downto 0);
  signal n2207_o : std_logic_vector (3 downto 0);
  signal n2208_o : std_logic_vector (3 downto 0);
  signal n2209_o : std_logic_vector (3 downto 0);
  signal n2210_o : std_logic_vector (3 downto 0);
  signal n2211_o : std_logic_vector (3 downto 0);
  signal n2212_o : std_logic_vector (3 downto 0);
  signal n2213_o : std_logic_vector (3 downto 0);
  signal n2214_o : std_logic_vector (3 downto 0);
  signal n2215_o : std_logic_vector (3 downto 0);
  signal n2216_o : std_logic_vector (3 downto 0);
  signal n2217_o : std_logic_vector (3 downto 0);
  signal n2218_o : std_logic_vector (3 downto 0);
  signal n2219_o : std_logic_vector (3 downto 0);
  signal n2220_o : std_logic_vector (3 downto 0);
  signal n2221_o : std_logic_vector (3 downto 0);
  signal n2222_o : std_logic_vector (3 downto 0);
  signal n2223_o : std_logic_vector (3 downto 0);
  signal n2224_o : std_logic_vector (3 downto 0);
  signal n2225_o : std_logic_vector (3 downto 0);
  signal n2226_o : std_logic_vector (3 downto 0);
  signal n2227_o : std_logic_vector (3 downto 0);
  signal n2228_o : std_logic_vector (3 downto 0);
  signal n2229_o : std_logic_vector (3 downto 0);
  signal n2230_o : std_logic_vector (3 downto 0);
  signal n2231_o : std_logic_vector (3 downto 0);
  signal n2232_o : std_logic_vector (3 downto 0);
  signal n2233_o : std_logic_vector (3 downto 0);
  signal n2234_o : std_logic_vector (3 downto 0);
  signal n2235_o : std_logic_vector (3 downto 0);
  signal n2236_o : std_logic_vector (3 downto 0);
  signal n2237_o : std_logic_vector (3 downto 0);
begin
  a_out <= n2186_o;
  b_out <= n2187_o;
  s <= n2188_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n2189_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n2190_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n2191_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n2192_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n1493_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n1500_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n1494_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n2178_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n1487_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n1488_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n1489_o <= n1487_o & n1488_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n1490 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n1489_o,
    o => cnota_o);
  n1493_o <= cnota_n1490 (1);
  n1494_o <= cnota_n1490 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n1495_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n1496_o <= n1495_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n1497 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n1496_o,
    o => cnotb_o);
  n1500_o <= cnotb_n1497 (1);
  n1501_o <= cnotb_n1497 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n1502_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n1503_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n1504_o <= n1502_o & n1503_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n1505 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n1504_o,
    o => ccnotc_o);
  n1508_o <= ccnotc_n1505 (2);
  -- vhdl_source/cordic_stage.vhdl:15:16
  n1509_o <= ccnotc_n1505 (1);
  -- vhdl_source/cordic_stage.vhdl:14:23
  n1510_o <= ccnotc_n1505 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n2193_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n2194_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n2195_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1511_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1512_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1513_o <= n1511_o & n1512_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1514_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1515_o <= n1513_o & n1514_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n1516 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n1515_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordic_stage.vhdl:14:16
  n1519_o <= gen1_n1_ccnot1_n1516 (2);
  -- vhdl_source/cordic_stage.vhdl:13:16
  n1520_o <= gen1_n1_ccnot1_n1516 (1);
  n1521_o <= gen1_n1_ccnot1_n1516 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1522_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1523_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1524_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1525_o <= n1523_o & n1524_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n1526 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n1525_o,
    o => gen1_n1_cnot1_o);
  n1529_o <= gen1_n1_cnot1_n1526 (1);
  n1530_o <= gen1_n1_cnot1_n1526 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1531_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1532_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1533_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1534_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1535_o <= n1533_o & n1534_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1536_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1537_o <= n1535_o & n1536_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n1538 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n1537_o,
    o => gen1_n1_ccnot2_o);
  n1541_o <= gen1_n1_ccnot2_n1538 (2);
  n1542_o <= gen1_n1_ccnot2_n1538 (1);
  n1543_o <= gen1_n1_ccnot2_n1538 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1544_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1545_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1546_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1547_o <= n1545_o & n1546_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n1548 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n1547_o,
    o => gen1_n1_cnot2_o);
  n1551_o <= gen1_n1_cnot2_n1548 (1);
  n1552_o <= gen1_n1_cnot2_n1548 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1553_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1554_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n2196_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n2197_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n2198_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1555_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1556_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1557_o <= n1555_o & n1556_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1558_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1559_o <= n1557_o & n1558_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n1560 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n1559_o,
    o => gen1_n2_ccnot1_o);
  n1563_o <= gen1_n2_ccnot1_n1560 (2);
  n1564_o <= gen1_n2_ccnot1_n1560 (1);
  n1565_o <= gen1_n2_ccnot1_n1560 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1566_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1567_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1568_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1569_o <= n1567_o & n1568_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n1570 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n1569_o,
    o => gen1_n2_cnot1_o);
  n1573_o <= gen1_n2_cnot1_n1570 (1);
  n1574_o <= gen1_n2_cnot1_n1570 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1575_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1576_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1577_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1578_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1579_o <= n1577_o & n1578_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1580_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1581_o <= n1579_o & n1580_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n1582 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n1581_o,
    o => gen1_n2_ccnot2_o);
  n1585_o <= gen1_n2_ccnot2_n1582 (2);
  n1586_o <= gen1_n2_ccnot2_n1582 (1);
  n1587_o <= gen1_n2_ccnot2_n1582 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1588_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1589_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1590_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1591_o <= n1589_o & n1590_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n1592 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n1591_o,
    o => gen1_n2_cnot2_o);
  n1595_o <= gen1_n2_cnot2_n1592 (1);
  n1596_o <= gen1_n2_cnot2_n1592 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1597_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1598_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n2199_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n2200_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n2201_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1599_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1600_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1601_o <= n1599_o & n1600_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1602_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1603_o <= n1601_o & n1602_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n1604 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n1603_o,
    o => gen1_n3_ccnot1_o);
  n1607_o <= gen1_n3_ccnot1_n1604 (2);
  n1608_o <= gen1_n3_ccnot1_n1604 (1);
  n1609_o <= gen1_n3_ccnot1_n1604 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1610_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1611_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1612_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1613_o <= n1611_o & n1612_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n1614 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n1613_o,
    o => gen1_n3_cnot1_o);
  n1617_o <= gen1_n3_cnot1_n1614 (1);
  n1618_o <= gen1_n3_cnot1_n1614 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1619_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1620_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1621_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1622_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1623_o <= n1621_o & n1622_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1624_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1625_o <= n1623_o & n1624_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n1626 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n1625_o,
    o => gen1_n3_ccnot2_o);
  n1629_o <= gen1_n3_ccnot2_n1626 (2);
  n1630_o <= gen1_n3_ccnot2_n1626 (1);
  n1631_o <= gen1_n3_ccnot2_n1626 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1632_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1633_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1634_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1635_o <= n1633_o & n1634_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n1636 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n1635_o,
    o => gen1_n3_cnot2_o);
  n1639_o <= gen1_n3_cnot2_n1636 (1);
  n1640_o <= gen1_n3_cnot2_n1636 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1641_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1642_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n2202_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n2203_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n2204_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1643_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1644_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1645_o <= n1643_o & n1644_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1646_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1647_o <= n1645_o & n1646_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n1648 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n1647_o,
    o => gen1_n4_ccnot1_o);
  n1651_o <= gen1_n4_ccnot1_n1648 (2);
  n1652_o <= gen1_n4_ccnot1_n1648 (1);
  n1653_o <= gen1_n4_ccnot1_n1648 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1654_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1655_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1656_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1657_o <= n1655_o & n1656_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n1658 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n1657_o,
    o => gen1_n4_cnot1_o);
  n1661_o <= gen1_n4_cnot1_n1658 (1);
  n1662_o <= gen1_n4_cnot1_n1658 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1663_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1664_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1665_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1666_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1667_o <= n1665_o & n1666_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1668_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1669_o <= n1667_o & n1668_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n1670 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n1669_o,
    o => gen1_n4_ccnot2_o);
  n1673_o <= gen1_n4_ccnot2_n1670 (2);
  n1674_o <= gen1_n4_ccnot2_n1670 (1);
  n1675_o <= gen1_n4_ccnot2_n1670 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1676_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1677_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1678_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1679_o <= n1677_o & n1678_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n1680 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n1679_o,
    o => gen1_n4_cnot2_o);
  n1683_o <= gen1_n4_cnot2_n1680 (1);
  n1684_o <= gen1_n4_cnot2_n1680 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1685_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1686_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n2205_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n2206_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n2207_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1687_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1688_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1689_o <= n1687_o & n1688_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1690_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1691_o <= n1689_o & n1690_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n1692 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n1691_o,
    o => gen1_n5_ccnot1_o);
  n1695_o <= gen1_n5_ccnot1_n1692 (2);
  n1696_o <= gen1_n5_ccnot1_n1692 (1);
  n1697_o <= gen1_n5_ccnot1_n1692 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1698_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1699_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1700_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1701_o <= n1699_o & n1700_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n1702 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n1701_o,
    o => gen1_n5_cnot1_o);
  n1705_o <= gen1_n5_cnot1_n1702 (1);
  n1706_o <= gen1_n5_cnot1_n1702 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1707_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1708_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1709_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1710_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1711_o <= n1709_o & n1710_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1712_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1713_o <= n1711_o & n1712_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n1714 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n1713_o,
    o => gen1_n5_ccnot2_o);
  n1717_o <= gen1_n5_ccnot2_n1714 (2);
  n1718_o <= gen1_n5_ccnot2_n1714 (1);
  n1719_o <= gen1_n5_ccnot2_n1714 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1720_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1721_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1722_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1723_o <= n1721_o & n1722_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n1724 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n1723_o,
    o => gen1_n5_cnot2_o);
  n1727_o <= gen1_n5_cnot2_n1724 (1);
  n1728_o <= gen1_n5_cnot2_n1724 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1729_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1730_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n2208_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n2209_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n2210_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1731_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1732_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1733_o <= n1731_o & n1732_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1734_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1735_o <= n1733_o & n1734_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n1736 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n1735_o,
    o => gen1_n6_ccnot1_o);
  n1739_o <= gen1_n6_ccnot1_n1736 (2);
  n1740_o <= gen1_n6_ccnot1_n1736 (1);
  n1741_o <= gen1_n6_ccnot1_n1736 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1742_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1743_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1744_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1745_o <= n1743_o & n1744_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n1746 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n1745_o,
    o => gen1_n6_cnot1_o);
  n1749_o <= gen1_n6_cnot1_n1746 (1);
  n1750_o <= gen1_n6_cnot1_n1746 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1751_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1752_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1753_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1754_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1755_o <= n1753_o & n1754_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1756_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1757_o <= n1755_o & n1756_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n1758 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n1757_o,
    o => gen1_n6_ccnot2_o);
  n1761_o <= gen1_n6_ccnot2_n1758 (2);
  n1762_o <= gen1_n6_ccnot2_n1758 (1);
  n1763_o <= gen1_n6_ccnot2_n1758 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1764_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1765_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1766_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1767_o <= n1765_o & n1766_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n1768 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n1767_o,
    o => gen1_n6_cnot2_o);
  n1771_o <= gen1_n6_cnot2_n1768 (1);
  n1772_o <= gen1_n6_cnot2_n1768 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1773_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1774_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n2211_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n2212_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n2213_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1775_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1776_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1777_o <= n1775_o & n1776_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1778_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1779_o <= n1777_o & n1778_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n1780 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n1779_o,
    o => gen1_n7_ccnot1_o);
  n1783_o <= gen1_n7_ccnot1_n1780 (2);
  n1784_o <= gen1_n7_ccnot1_n1780 (1);
  n1785_o <= gen1_n7_ccnot1_n1780 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1786_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1787_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1788_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1789_o <= n1787_o & n1788_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n1790 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n1789_o,
    o => gen1_n7_cnot1_o);
  n1793_o <= gen1_n7_cnot1_n1790 (1);
  n1794_o <= gen1_n7_cnot1_n1790 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1795_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1796_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1797_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1798_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1799_o <= n1797_o & n1798_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1800_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1801_o <= n1799_o & n1800_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n1802 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n1801_o,
    o => gen1_n7_ccnot2_o);
  n1805_o <= gen1_n7_ccnot2_n1802 (2);
  n1806_o <= gen1_n7_ccnot2_n1802 (1);
  n1807_o <= gen1_n7_ccnot2_n1802 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1808_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1809_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1810_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1811_o <= n1809_o & n1810_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n1812 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n1811_o,
    o => gen1_n7_cnot2_o);
  n1815_o <= gen1_n7_cnot2_n1812 (1);
  n1816_o <= gen1_n7_cnot2_n1812 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1817_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1818_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n2214_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n2215_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n2216_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1819_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1820_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1821_o <= n1819_o & n1820_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1822_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1823_o <= n1821_o & n1822_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n1824 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n1823_o,
    o => gen1_n8_ccnot1_o);
  n1827_o <= gen1_n8_ccnot1_n1824 (2);
  n1828_o <= gen1_n8_ccnot1_n1824 (1);
  n1829_o <= gen1_n8_ccnot1_n1824 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1830_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1831_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1832_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1833_o <= n1831_o & n1832_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n1834 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n1833_o,
    o => gen1_n8_cnot1_o);
  n1837_o <= gen1_n8_cnot1_n1834 (1);
  n1838_o <= gen1_n8_cnot1_n1834 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1839_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1840_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1841_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1842_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1843_o <= n1841_o & n1842_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1844_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1845_o <= n1843_o & n1844_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n1846 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n1845_o,
    o => gen1_n8_ccnot2_o);
  n1849_o <= gen1_n8_ccnot2_n1846 (2);
  n1850_o <= gen1_n8_ccnot2_n1846 (1);
  n1851_o <= gen1_n8_ccnot2_n1846 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1852_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1853_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1854_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1855_o <= n1853_o & n1854_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n1856 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n1855_o,
    o => gen1_n8_cnot2_o);
  n1859_o <= gen1_n8_cnot2_n1856 (1);
  n1860_o <= gen1_n8_cnot2_n1856 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1861_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1862_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n2217_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n2218_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n2219_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1863_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1864_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1865_o <= n1863_o & n1864_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1866_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1867_o <= n1865_o & n1866_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n1868 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n1867_o,
    o => gen1_n9_ccnot1_o);
  n1871_o <= gen1_n9_ccnot1_n1868 (2);
  n1872_o <= gen1_n9_ccnot1_n1868 (1);
  n1873_o <= gen1_n9_ccnot1_n1868 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1874_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1875_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1876_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1877_o <= n1875_o & n1876_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n1878 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n1877_o,
    o => gen1_n9_cnot1_o);
  n1881_o <= gen1_n9_cnot1_n1878 (1);
  n1882_o <= gen1_n9_cnot1_n1878 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1883_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1884_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1885_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1886_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1887_o <= n1885_o & n1886_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1888_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1889_o <= n1887_o & n1888_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n1890 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n1889_o,
    o => gen1_n9_ccnot2_o);
  n1893_o <= gen1_n9_ccnot2_n1890 (2);
  n1894_o <= gen1_n9_ccnot2_n1890 (1);
  n1895_o <= gen1_n9_ccnot2_n1890 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1896_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1897_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1898_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1899_o <= n1897_o & n1898_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n1900 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n1899_o,
    o => gen1_n9_cnot2_o);
  n1903_o <= gen1_n9_cnot2_n1900 (1);
  n1904_o <= gen1_n9_cnot2_n1900 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1905_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1906_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n2220_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n2221_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n2222_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1907_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1908_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1909_o <= n1907_o & n1908_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1910_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1911_o <= n1909_o & n1910_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n1912 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n1911_o,
    o => gen1_n10_ccnot1_o);
  n1915_o <= gen1_n10_ccnot1_n1912 (2);
  n1916_o <= gen1_n10_ccnot1_n1912 (1);
  n1917_o <= gen1_n10_ccnot1_n1912 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1918_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1919_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1920_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1921_o <= n1919_o & n1920_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n1922 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n1921_o,
    o => gen1_n10_cnot1_o);
  n1925_o <= gen1_n10_cnot1_n1922 (1);
  n1926_o <= gen1_n10_cnot1_n1922 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1927_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1928_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1929_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1930_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1931_o <= n1929_o & n1930_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1932_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1933_o <= n1931_o & n1932_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n1934 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n1933_o,
    o => gen1_n10_ccnot2_o);
  n1937_o <= gen1_n10_ccnot2_n1934 (2);
  n1938_o <= gen1_n10_ccnot2_n1934 (1);
  n1939_o <= gen1_n10_ccnot2_n1934 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1940_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1941_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1942_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1943_o <= n1941_o & n1942_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n1944 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n1943_o,
    o => gen1_n10_cnot2_o);
  n1947_o <= gen1_n10_cnot2_n1944 (1);
  n1948_o <= gen1_n10_cnot2_n1944 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1949_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1950_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n2223_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n2224_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n2225_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1951_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1952_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1953_o <= n1951_o & n1952_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1954_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1955_o <= n1953_o & n1954_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n1956 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n1955_o,
    o => gen1_n11_ccnot1_o);
  n1959_o <= gen1_n11_ccnot1_n1956 (2);
  n1960_o <= gen1_n11_ccnot1_n1956 (1);
  n1961_o <= gen1_n11_ccnot1_n1956 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1962_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1963_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1964_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1965_o <= n1963_o & n1964_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n1966 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n1965_o,
    o => gen1_n11_cnot1_o);
  n1969_o <= gen1_n11_cnot1_n1966 (1);
  n1970_o <= gen1_n11_cnot1_n1966 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1971_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1972_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1973_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1974_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1975_o <= n1973_o & n1974_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1976_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1977_o <= n1975_o & n1976_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n1978 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n1977_o,
    o => gen1_n11_ccnot2_o);
  n1981_o <= gen1_n11_ccnot2_n1978 (2);
  n1982_o <= gen1_n11_ccnot2_n1978 (1);
  n1983_o <= gen1_n11_ccnot2_n1978 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1984_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1985_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1986_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1987_o <= n1985_o & n1986_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n1988 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n1987_o,
    o => gen1_n11_cnot2_o);
  n1991_o <= gen1_n11_cnot2_n1988 (1);
  n1992_o <= gen1_n11_cnot2_n1988 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1993_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1994_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n2226_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n2227_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n2228_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1995_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1996_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1997_o <= n1995_o & n1996_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1998_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1999_o <= n1997_o & n1998_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n2000 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n1999_o,
    o => gen1_n12_ccnot1_o);
  n2003_o <= gen1_n12_ccnot1_n2000 (2);
  n2004_o <= gen1_n12_ccnot1_n2000 (1);
  n2005_o <= gen1_n12_ccnot1_n2000 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2006_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2007_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2008_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2009_o <= n2007_o & n2008_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n2010 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n2009_o,
    o => gen1_n12_cnot1_o);
  n2013_o <= gen1_n12_cnot1_n2010 (1);
  n2014_o <= gen1_n12_cnot1_n2010 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2015_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2016_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2017_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2018_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2019_o <= n2017_o & n2018_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2020_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2021_o <= n2019_o & n2020_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n2022 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n2021_o,
    o => gen1_n12_ccnot2_o);
  n2025_o <= gen1_n12_ccnot2_n2022 (2);
  n2026_o <= gen1_n12_ccnot2_n2022 (1);
  n2027_o <= gen1_n12_ccnot2_n2022 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2028_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2029_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2030_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2031_o <= n2029_o & n2030_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n2032 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n2031_o,
    o => gen1_n12_cnot2_o);
  n2035_o <= gen1_n12_cnot2_n2032 (1);
  n2036_o <= gen1_n12_cnot2_n2032 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2037_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2038_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n2229_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n2230_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n2231_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2039_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2040_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2041_o <= n2039_o & n2040_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2042_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2043_o <= n2041_o & n2042_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n2044 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n2043_o,
    o => gen1_n13_ccnot1_o);
  n2047_o <= gen1_n13_ccnot1_n2044 (2);
  n2048_o <= gen1_n13_ccnot1_n2044 (1);
  n2049_o <= gen1_n13_ccnot1_n2044 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2050_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2051_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2052_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2053_o <= n2051_o & n2052_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n2054 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n2053_o,
    o => gen1_n13_cnot1_o);
  n2057_o <= gen1_n13_cnot1_n2054 (1);
  n2058_o <= gen1_n13_cnot1_n2054 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2059_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2060_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2061_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2062_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2063_o <= n2061_o & n2062_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2064_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2065_o <= n2063_o & n2064_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n2066 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n2065_o,
    o => gen1_n13_ccnot2_o);
  n2069_o <= gen1_n13_ccnot2_n2066 (2);
  n2070_o <= gen1_n13_ccnot2_n2066 (1);
  n2071_o <= gen1_n13_ccnot2_n2066 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2072_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2073_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2074_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2075_o <= n2073_o & n2074_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n2076 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n2075_o,
    o => gen1_n13_cnot2_o);
  n2079_o <= gen1_n13_cnot2_n2076 (1);
  n2080_o <= gen1_n13_cnot2_n2076 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2081_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2082_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n2232_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n2233_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n2234_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2083_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2084_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2085_o <= n2083_o & n2084_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2086_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2087_o <= n2085_o & n2086_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n2088 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n2087_o,
    o => gen1_n14_ccnot1_o);
  n2091_o <= gen1_n14_ccnot1_n2088 (2);
  n2092_o <= gen1_n14_ccnot1_n2088 (1);
  n2093_o <= gen1_n14_ccnot1_n2088 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2094_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2095_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2096_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2097_o <= n2095_o & n2096_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n2098 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n2097_o,
    o => gen1_n14_cnot1_o);
  n2101_o <= gen1_n14_cnot1_n2098 (1);
  n2102_o <= gen1_n14_cnot1_n2098 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2103_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2104_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2105_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2106_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2107_o <= n2105_o & n2106_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2108_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2109_o <= n2107_o & n2108_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n2110 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n2109_o,
    o => gen1_n14_ccnot2_o);
  n2113_o <= gen1_n14_ccnot2_n2110 (2);
  n2114_o <= gen1_n14_ccnot2_n2110 (1);
  n2115_o <= gen1_n14_ccnot2_n2110 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2116_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2117_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2118_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2119_o <= n2117_o & n2118_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n2120 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n2119_o,
    o => gen1_n14_cnot2_o);
  n2123_o <= gen1_n14_cnot2_n2120 (1);
  n2124_o <= gen1_n14_cnot2_n2120 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2125_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2126_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n2235_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n2236_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n2237_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2127_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2128_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2129_o <= n2127_o & n2128_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2130_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2131_o <= n2129_o & n2130_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n2132 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n2131_o,
    o => gen1_n15_ccnot1_o);
  n2135_o <= gen1_n15_ccnot1_n2132 (2);
  n2136_o <= gen1_n15_ccnot1_n2132 (1);
  n2137_o <= gen1_n15_ccnot1_n2132 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2138_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2139_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2140_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2141_o <= n2139_o & n2140_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n2142 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n2141_o,
    o => gen1_n15_cnot1_o);
  n2145_o <= gen1_n15_cnot1_n2142 (1);
  n2146_o <= gen1_n15_cnot1_n2142 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2147_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2148_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2149_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2150_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2151_o <= n2149_o & n2150_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2152_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2153_o <= n2151_o & n2152_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n2154 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n2153_o,
    o => gen1_n15_ccnot2_o);
  n2157_o <= gen1_n15_ccnot2_n2154 (2);
  n2158_o <= gen1_n15_ccnot2_n2154 (1);
  n2159_o <= gen1_n15_ccnot2_n2154 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2160_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2161_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2162_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2163_o <= n2161_o & n2162_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n2164 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n2163_o,
    o => gen1_n15_cnot2_o);
  n2167_o <= gen1_n15_cnot2_n2164 (1);
  n2168_o <= gen1_n15_cnot2_n2164 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2169_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2170_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n2171_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:101:49
  n2172_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:101:44
  n2173_o <= n2171_o & n2172_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n2174 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n2173_o,
    o => cnoteb_o);
  n2177_o <= cnoteb_n2174 (1);
  n2178_o <= cnoteb_n2174 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n2179_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:105:44
  n2180_o <= n2179_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n2181 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n2180_o,
    o => cnotea_o);
  n2184_o <= cnotea_n2181 (1);
  n2185_o <= cnotea_n2181 (0);
  n2186_o <= n2184_o & a_s;
  n2187_o <= n2177_o & b_s;
  n2188_o <= n2185_o & s_s;
  n2189_o <= n2167_o & n2123_o & n2079_o & n2035_o & n1991_o & n1947_o & n1903_o & n1859_o & n1815_o & n1771_o & n1727_o & n1683_o & n1639_o & n1595_o & n1551_o & n1508_o;
  n2190_o <= n2169_o & n2125_o & n2081_o & n2037_o & n1993_o & n1949_o & n1905_o & n1861_o & n1817_o & n1773_o & n1729_o & n1685_o & n1641_o & n1597_o & n1553_o & n1509_o;
  n2191_o <= n2168_o & n2124_o & n2080_o & n2036_o & n1992_o & n1948_o & n1904_o & n1860_o & n1816_o & n1772_o & n1728_o & n1684_o & n1640_o & n1596_o & n1552_o & n1501_o;
  n2192_o <= n2170_o & n2126_o & n2082_o & n2038_o & n1994_o & n1950_o & n1906_o & n1862_o & n1818_o & n1774_o & n1730_o & n1686_o & n1642_o & n1598_o & n1554_o & n1510_o;
  n2193_o <= n1521_o & n1520_o & n1519_o & n1522_o;
  n2194_o <= n1532_o & n1530_o & n1529_o & n1531_o;
  n2195_o <= n1543_o & n1542_o & n1544_o & n1541_o;
  n2196_o <= n1565_o & n1564_o & n1563_o & n1566_o;
  n2197_o <= n1576_o & n1574_o & n1573_o & n1575_o;
  n2198_o <= n1587_o & n1586_o & n1588_o & n1585_o;
  n2199_o <= n1609_o & n1608_o & n1607_o & n1610_o;
  n2200_o <= n1620_o & n1618_o & n1617_o & n1619_o;
  n2201_o <= n1631_o & n1630_o & n1632_o & n1629_o;
  n2202_o <= n1653_o & n1652_o & n1651_o & n1654_o;
  n2203_o <= n1664_o & n1662_o & n1661_o & n1663_o;
  n2204_o <= n1675_o & n1674_o & n1676_o & n1673_o;
  n2205_o <= n1697_o & n1696_o & n1695_o & n1698_o;
  n2206_o <= n1708_o & n1706_o & n1705_o & n1707_o;
  n2207_o <= n1719_o & n1718_o & n1720_o & n1717_o;
  n2208_o <= n1741_o & n1740_o & n1739_o & n1742_o;
  n2209_o <= n1752_o & n1750_o & n1749_o & n1751_o;
  n2210_o <= n1763_o & n1762_o & n1764_o & n1761_o;
  n2211_o <= n1785_o & n1784_o & n1783_o & n1786_o;
  n2212_o <= n1796_o & n1794_o & n1793_o & n1795_o;
  n2213_o <= n1807_o & n1806_o & n1808_o & n1805_o;
  n2214_o <= n1829_o & n1828_o & n1827_o & n1830_o;
  n2215_o <= n1840_o & n1838_o & n1837_o & n1839_o;
  n2216_o <= n1851_o & n1850_o & n1852_o & n1849_o;
  n2217_o <= n1873_o & n1872_o & n1871_o & n1874_o;
  n2218_o <= n1884_o & n1882_o & n1881_o & n1883_o;
  n2219_o <= n1895_o & n1894_o & n1896_o & n1893_o;
  n2220_o <= n1917_o & n1916_o & n1915_o & n1918_o;
  n2221_o <= n1928_o & n1926_o & n1925_o & n1927_o;
  n2222_o <= n1939_o & n1938_o & n1940_o & n1937_o;
  n2223_o <= n1961_o & n1960_o & n1959_o & n1962_o;
  n2224_o <= n1972_o & n1970_o & n1969_o & n1971_o;
  n2225_o <= n1983_o & n1982_o & n1984_o & n1981_o;
  n2226_o <= n2005_o & n2004_o & n2003_o & n2006_o;
  n2227_o <= n2016_o & n2014_o & n2013_o & n2015_o;
  n2228_o <= n2027_o & n2026_o & n2028_o & n2025_o;
  n2229_o <= n2049_o & n2048_o & n2047_o & n2050_o;
  n2230_o <= n2060_o & n2058_o & n2057_o & n2059_o;
  n2231_o <= n2071_o & n2070_o & n2072_o & n2069_o;
  n2232_o <= n2093_o & n2092_o & n2091_o & n2094_o;
  n2233_o <= n2104_o & n2102_o & n2101_o & n2103_o;
  n2234_o <= n2115_o & n2114_o & n2116_o & n2113_o;
  n2235_o <= n2137_o & n2136_o & n2135_o & n2138_o;
  n2236_o <= n2148_o & n2146_o & n2145_o & n2147_o;
  n2237_o <= n2159_o & n2158_o & n2160_o & n2157_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_8 is
  port (
    w : in std_logic_vector (25 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (25 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_8;

architecture rtl of cordic_stage_16_8 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (7 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1379_o : std_logic_vector (16 downto 0);
  signal add1_n1380 : std_logic_vector (16 downto 0);
  signal add1_n1381 : std_logic_vector (16 downto 0);
  signal add1_n1382 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1389_o : std_logic;
  signal addsub_n1390 : std_logic;
  signal addsub_n1391 : std_logic_vector (16 downto 0);
  signal addsub_n1392 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1399_o : std_logic;
  signal cnotr1_n1400 : std_logic;
  signal cnotr1_n1401 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1406_o : std_logic;
  signal cnotr2_n1407 : std_logic;
  signal cnotr2_n1408 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1413_o : std_logic;
  signal n1414_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_n1415 : std_logic;
  signal gen0_cnotr3_n1416 : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (7 downto 0);
  signal n1421_o : std_logic_vector (7 downto 0);
  signal n1422_o : std_logic;
  signal n1423_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_n1424 : std_logic;
  signal gen0_cnotr4_n1425 : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (7 downto 0);
  signal n1430_o : std_logic_vector (7 downto 0);
  signal n1431_o : std_logic_vector (7 downto 0);
  signal n1432_o : std_logic_vector (15 downto 0);
  signal n1433_o : std_logic;
  signal gen0_cnotr5_n1434 : std_logic;
  signal gen0_cnotr5_n1435 : std_logic_vector (7 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (7 downto 0);
  signal n1440_o : std_logic_vector (7 downto 0);
  signal n1441_o : std_logic_vector (7 downto 0);
  signal n1442_o : std_logic;
  signal n1443_o : std_logic_vector (13 downto 0);
  signal n1444_o : std_logic_vector (14 downto 0);
  signal add2_n1445 : std_logic_vector (14 downto 0);
  signal add2_n1446 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1451_o : std_logic;
  signal n1452_o : std_logic;
  signal n1453_o : std_logic;
  signal n1454_o : std_logic;
  signal n1455_o : std_logic;
  signal cnotr6_n1456 : std_logic;
  signal cnotr6_n1457 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1462_o : std_logic;
  signal n1463_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1464 : std_logic;
  signal cnotr7_n1465 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1470_o : std_logic;
  signal alut1_n1471 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1474 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1477_o : std_logic_vector (25 downto 0);
  signal n1478_o : std_logic_vector (14 downto 0);
  signal n1479_o : std_logic_vector (16 downto 0);
  signal n1480_o : std_logic_vector (16 downto 0);
  signal n1481_o : std_logic_vector (16 downto 0);
  signal n1482_o : std_logic_vector (5 downto 0);
begin
  g <= n1477_o;
  a_out <= add2_n1446;
  c_out <= n1478_o;
  x_out <= add1_n1382;
  y_out <= addsub_n1392;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1380; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1479_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1480_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1401; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1381; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1408; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1481_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1482_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1471; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1457; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1445; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1474; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1425; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1444_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1379_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1380 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1381 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1382 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1379_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1389_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1390 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1391 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1392 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1389_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1399_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1400 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1401 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1399_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1406_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1407 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1408 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1406_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1413_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1414_o <= w (25 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1415 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1416 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_8 port map (
    ctrl => n1413_o,
    i => n1414_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1421_o <= y (15 downto 8);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1422_o <= y_4 (8);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1423_o <= y_4 (16 downto 9);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1424 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1425 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_8 port map (
    ctrl => n1422_o,
    i => n1423_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1430_o <= y_4 (7 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1431_o <= y (7 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1432_o <= n1430_o & n1431_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1433_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1434 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1435 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_8 port map (
    ctrl => n1433_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1440_o <= x_1 (15 downto 8);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1441_o <= x_1 (7 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1442_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1443_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1444_o <= n1442_o & n1443_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1445 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1446 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1451_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1452_o <= not n1451_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1453_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1454_o <= not n1453_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1455_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1456 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1457 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1455_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1462_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1463_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1464 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1465 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1462_o,
    i => n1463_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1470_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1471 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_8 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1474 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_8 port map (
    i => c_3,
    o => alut2_o);
  n1477_o <= n1441_o & addsub_n1391 & cnotr7_n1464;
  n1478_o <= cnotr7_n1465 & n1470_o;
  n1479_o <= gen0_cnotr5_n1435 & gen0_cnotr5_n1434 & n1440_o;
  n1480_o <= gen0_cnotr3_n1416 & gen0_cnotr3_n1415 & n1421_o;
  n1481_o <= gen0_cnotr4_n1424 & n1432_o;
  n1482_o <= n1454_o & addsub_n1390 & cnotr6_n1456 & n1452_o & cnotr2_n1407 & cnotr1_n1400;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_7 is
  port (
    w : in std_logic_vector (24 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (24 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_7;

architecture rtl of cordic_stage_16_7 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (6 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1269_o : std_logic_vector (16 downto 0);
  signal add1_n1270 : std_logic_vector (16 downto 0);
  signal add1_n1271 : std_logic_vector (16 downto 0);
  signal add1_n1272 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1279_o : std_logic;
  signal addsub_n1280 : std_logic;
  signal addsub_n1281 : std_logic_vector (16 downto 0);
  signal addsub_n1282 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1289_o : std_logic;
  signal cnotr1_n1290 : std_logic;
  signal cnotr1_n1291 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1296_o : std_logic;
  signal cnotr2_n1297 : std_logic;
  signal cnotr2_n1298 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1303_o : std_logic;
  signal n1304_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_n1305 : std_logic;
  signal gen0_cnotr3_n1306 : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (6 downto 0);
  signal n1311_o : std_logic_vector (8 downto 0);
  signal n1312_o : std_logic;
  signal n1313_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_n1314 : std_logic;
  signal gen0_cnotr4_n1315 : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (6 downto 0);
  signal n1320_o : std_logic_vector (8 downto 0);
  signal n1321_o : std_logic_vector (6 downto 0);
  signal n1322_o : std_logic_vector (15 downto 0);
  signal n1323_o : std_logic;
  signal gen0_cnotr5_n1324 : std_logic;
  signal gen0_cnotr5_n1325 : std_logic_vector (6 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (6 downto 0);
  signal n1330_o : std_logic_vector (8 downto 0);
  signal n1331_o : std_logic_vector (6 downto 0);
  signal n1332_o : std_logic;
  signal n1333_o : std_logic_vector (13 downto 0);
  signal n1334_o : std_logic_vector (14 downto 0);
  signal add2_n1335 : std_logic_vector (14 downto 0);
  signal add2_n1336 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1341_o : std_logic;
  signal n1342_o : std_logic;
  signal n1343_o : std_logic;
  signal n1344_o : std_logic;
  signal n1345_o : std_logic;
  signal cnotr6_n1346 : std_logic;
  signal cnotr6_n1347 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1352_o : std_logic;
  signal n1353_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1354 : std_logic;
  signal cnotr7_n1355 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1360_o : std_logic;
  signal alut1_n1361 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1364 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1367_o : std_logic_vector (24 downto 0);
  signal n1368_o : std_logic_vector (14 downto 0);
  signal n1369_o : std_logic_vector (16 downto 0);
  signal n1370_o : std_logic_vector (16 downto 0);
  signal n1371_o : std_logic_vector (16 downto 0);
  signal n1372_o : std_logic_vector (5 downto 0);
begin
  g <= n1367_o;
  a_out <= add2_n1336;
  c_out <= n1368_o;
  x_out <= add1_n1272;
  y_out <= addsub_n1282;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1270; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1369_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1370_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1291; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1271; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1298; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1371_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1372_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1361; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1347; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1335; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1364; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1315; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1334_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1269_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1270 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1271 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1272 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1269_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1279_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1280 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1281 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1282 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1279_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1289_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1290 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1291 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1289_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1296_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1297 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1298 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1296_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1303_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1304_o <= w (24 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1305 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1306 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_7 port map (
    ctrl => n1303_o,
    i => n1304_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1311_o <= y (15 downto 7);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1312_o <= y_4 (9);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1313_o <= y_4 (16 downto 10);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1314 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1315 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_7 port map (
    ctrl => n1312_o,
    i => n1313_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1320_o <= y_4 (8 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1321_o <= y (6 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1322_o <= n1320_o & n1321_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1323_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1324 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1325 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_7 port map (
    ctrl => n1323_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1330_o <= x_1 (15 downto 7);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1331_o <= x_1 (6 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1332_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1333_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1334_o <= n1332_o & n1333_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1335 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1336 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1341_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1342_o <= not n1341_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1343_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1344_o <= not n1343_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1345_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1346 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1347 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1345_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1352_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1353_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1354 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1355 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1352_o,
    i => n1353_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1360_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1361 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_7 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1364 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_7 port map (
    i => c_3,
    o => alut2_o);
  n1367_o <= n1331_o & addsub_n1281 & cnotr7_n1354;
  n1368_o <= cnotr7_n1355 & n1360_o;
  n1369_o <= gen0_cnotr5_n1325 & gen0_cnotr5_n1324 & n1330_o;
  n1370_o <= gen0_cnotr3_n1306 & gen0_cnotr3_n1305 & n1311_o;
  n1371_o <= gen0_cnotr4_n1314 & n1322_o;
  n1372_o <= n1344_o & addsub_n1280 & cnotr6_n1346 & n1342_o & cnotr2_n1297 & cnotr1_n1290;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_6 is
  port (
    w : in std_logic_vector (23 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (23 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_6;

architecture rtl of cordic_stage_16_6 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (5 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1159_o : std_logic_vector (16 downto 0);
  signal add1_n1160 : std_logic_vector (16 downto 0);
  signal add1_n1161 : std_logic_vector (16 downto 0);
  signal add1_n1162 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1169_o : std_logic;
  signal addsub_n1170 : std_logic;
  signal addsub_n1171 : std_logic_vector (16 downto 0);
  signal addsub_n1172 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1179_o : std_logic;
  signal cnotr1_n1180 : std_logic;
  signal cnotr1_n1181 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1186_o : std_logic;
  signal cnotr2_n1187 : std_logic;
  signal cnotr2_n1188 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1193_o : std_logic;
  signal n1194_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_n1195 : std_logic;
  signal gen0_cnotr3_n1196 : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (5 downto 0);
  signal n1201_o : std_logic_vector (9 downto 0);
  signal n1202_o : std_logic;
  signal n1203_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_n1204 : std_logic;
  signal gen0_cnotr4_n1205 : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (5 downto 0);
  signal n1210_o : std_logic_vector (9 downto 0);
  signal n1211_o : std_logic_vector (5 downto 0);
  signal n1212_o : std_logic_vector (15 downto 0);
  signal n1213_o : std_logic;
  signal gen0_cnotr5_n1214 : std_logic;
  signal gen0_cnotr5_n1215 : std_logic_vector (5 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (5 downto 0);
  signal n1220_o : std_logic_vector (9 downto 0);
  signal n1221_o : std_logic_vector (5 downto 0);
  signal n1222_o : std_logic;
  signal n1223_o : std_logic_vector (13 downto 0);
  signal n1224_o : std_logic_vector (14 downto 0);
  signal add2_n1225 : std_logic_vector (14 downto 0);
  signal add2_n1226 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1231_o : std_logic;
  signal n1232_o : std_logic;
  signal n1233_o : std_logic;
  signal n1234_o : std_logic;
  signal n1235_o : std_logic;
  signal cnotr6_n1236 : std_logic;
  signal cnotr6_n1237 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1242_o : std_logic;
  signal n1243_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1244 : std_logic;
  signal cnotr7_n1245 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1250_o : std_logic;
  signal alut1_n1251 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1254 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1257_o : std_logic_vector (23 downto 0);
  signal n1258_o : std_logic_vector (14 downto 0);
  signal n1259_o : std_logic_vector (16 downto 0);
  signal n1260_o : std_logic_vector (16 downto 0);
  signal n1261_o : std_logic_vector (16 downto 0);
  signal n1262_o : std_logic_vector (5 downto 0);
begin
  g <= n1257_o;
  a_out <= add2_n1226;
  c_out <= n1258_o;
  x_out <= add1_n1162;
  y_out <= addsub_n1172;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1160; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1259_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1260_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1181; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1161; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1188; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1261_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1262_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1251; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1237; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1225; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1254; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1205; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1224_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1159_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1160 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1161 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1162 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1159_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1169_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1170 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1171 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1172 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1169_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1179_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1180 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1181 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1179_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1186_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1187 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1188 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1186_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1193_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1194_o <= w (23 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1195 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1196 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_6 port map (
    ctrl => n1193_o,
    i => n1194_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1201_o <= y (15 downto 6);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1202_o <= y_4 (10);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1203_o <= y_4 (16 downto 11);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1204 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1205 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_6 port map (
    ctrl => n1202_o,
    i => n1203_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1210_o <= y_4 (9 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1211_o <= y (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1212_o <= n1210_o & n1211_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1213_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1214 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1215 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_6 port map (
    ctrl => n1213_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1220_o <= x_1 (15 downto 6);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1221_o <= x_1 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1222_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1223_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1224_o <= n1222_o & n1223_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1225 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1226 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1231_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1232_o <= not n1231_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1233_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1234_o <= not n1233_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1235_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1236 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1237 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1235_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1242_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1243_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1244 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1245 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1242_o,
    i => n1243_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1250_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1251 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_6 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1254 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_6 port map (
    i => c_3,
    o => alut2_o);
  n1257_o <= n1221_o & addsub_n1171 & cnotr7_n1244;
  n1258_o <= cnotr7_n1245 & n1250_o;
  n1259_o <= gen0_cnotr5_n1215 & gen0_cnotr5_n1214 & n1220_o;
  n1260_o <= gen0_cnotr3_n1196 & gen0_cnotr3_n1195 & n1201_o;
  n1261_o <= gen0_cnotr4_n1204 & n1212_o;
  n1262_o <= n1234_o & addsub_n1170 & cnotr6_n1236 & n1232_o & cnotr2_n1187 & cnotr1_n1180;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_5 is
  port (
    w : in std_logic_vector (22 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (22 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_5;

architecture rtl of cordic_stage_16_5 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (4 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1049_o : std_logic_vector (16 downto 0);
  signal add1_n1050 : std_logic_vector (16 downto 0);
  signal add1_n1051 : std_logic_vector (16 downto 0);
  signal add1_n1052 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1059_o : std_logic;
  signal addsub_n1060 : std_logic;
  signal addsub_n1061 : std_logic_vector (16 downto 0);
  signal addsub_n1062 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1069_o : std_logic;
  signal cnotr1_n1070 : std_logic;
  signal cnotr1_n1071 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1076_o : std_logic;
  signal cnotr2_n1077 : std_logic;
  signal cnotr2_n1078 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1083_o : std_logic;
  signal n1084_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_n1085 : std_logic;
  signal gen0_cnotr3_n1086 : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (4 downto 0);
  signal n1091_o : std_logic_vector (10 downto 0);
  signal n1092_o : std_logic;
  signal n1093_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_n1094 : std_logic;
  signal gen0_cnotr4_n1095 : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (4 downto 0);
  signal n1100_o : std_logic_vector (10 downto 0);
  signal n1101_o : std_logic_vector (4 downto 0);
  signal n1102_o : std_logic_vector (15 downto 0);
  signal n1103_o : std_logic;
  signal gen0_cnotr5_n1104 : std_logic;
  signal gen0_cnotr5_n1105 : std_logic_vector (4 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (4 downto 0);
  signal n1110_o : std_logic_vector (10 downto 0);
  signal n1111_o : std_logic_vector (4 downto 0);
  signal n1112_o : std_logic;
  signal n1113_o : std_logic_vector (13 downto 0);
  signal n1114_o : std_logic_vector (14 downto 0);
  signal add2_n1115 : std_logic_vector (14 downto 0);
  signal add2_n1116 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1121_o : std_logic;
  signal n1122_o : std_logic;
  signal n1123_o : std_logic;
  signal n1124_o : std_logic;
  signal n1125_o : std_logic;
  signal cnotr6_n1126 : std_logic;
  signal cnotr6_n1127 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1132_o : std_logic;
  signal n1133_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1134 : std_logic;
  signal cnotr7_n1135 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1140_o : std_logic;
  signal alut1_n1141 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1144 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1147_o : std_logic_vector (22 downto 0);
  signal n1148_o : std_logic_vector (14 downto 0);
  signal n1149_o : std_logic_vector (16 downto 0);
  signal n1150_o : std_logic_vector (16 downto 0);
  signal n1151_o : std_logic_vector (16 downto 0);
  signal n1152_o : std_logic_vector (5 downto 0);
begin
  g <= n1147_o;
  a_out <= add2_n1116;
  c_out <= n1148_o;
  x_out <= add1_n1052;
  y_out <= addsub_n1062;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1050; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1149_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1150_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1071; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1051; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1078; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1151_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1152_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1141; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1127; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1115; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1144; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1095; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1114_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1049_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1050 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1051 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1052 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1049_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1059_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1060 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1061 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1062 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1059_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1069_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1070 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1071 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1069_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1076_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1077 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1078 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1076_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1083_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1084_o <= w (22 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1085 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1086 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_5 port map (
    ctrl => n1083_o,
    i => n1084_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1091_o <= y (15 downto 5);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1092_o <= y_4 (11);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1093_o <= y_4 (16 downto 12);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1094 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1095 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_5 port map (
    ctrl => n1092_o,
    i => n1093_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1100_o <= y_4 (10 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1101_o <= y (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1102_o <= n1100_o & n1101_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1103_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1104 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1105 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_5 port map (
    ctrl => n1103_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1110_o <= x_1 (15 downto 5);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1111_o <= x_1 (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1112_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1113_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1114_o <= n1112_o & n1113_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1115 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1116 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1121_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1122_o <= not n1121_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1123_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1124_o <= not n1123_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1125_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1126 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1127 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1125_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1132_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1133_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1134 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1135 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1132_o,
    i => n1133_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1140_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1141 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_5 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1144 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_5 port map (
    i => c_3,
    o => alut2_o);
  n1147_o <= n1111_o & addsub_n1061 & cnotr7_n1134;
  n1148_o <= cnotr7_n1135 & n1140_o;
  n1149_o <= gen0_cnotr5_n1105 & gen0_cnotr5_n1104 & n1110_o;
  n1150_o <= gen0_cnotr3_n1086 & gen0_cnotr3_n1085 & n1091_o;
  n1151_o <= gen0_cnotr4_n1094 & n1102_o;
  n1152_o <= n1124_o & addsub_n1060 & cnotr6_n1126 & n1122_o & cnotr2_n1077 & cnotr1_n1070;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_4 is
  port (
    w : in std_logic_vector (21 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (21 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_4;

architecture rtl of cordic_stage_16_4 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n939_o : std_logic_vector (16 downto 0);
  signal add1_n940 : std_logic_vector (16 downto 0);
  signal add1_n941 : std_logic_vector (16 downto 0);
  signal add1_n942 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n949_o : std_logic;
  signal addsub_n950 : std_logic;
  signal addsub_n951 : std_logic_vector (16 downto 0);
  signal addsub_n952 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n959_o : std_logic;
  signal cnotr1_n960 : std_logic;
  signal cnotr1_n961 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n966_o : std_logic;
  signal cnotr2_n967 : std_logic;
  signal cnotr2_n968 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n973_o : std_logic;
  signal n974_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n975 : std_logic;
  signal gen0_cnotr3_n976 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n981_o : std_logic_vector (11 downto 0);
  signal n982_o : std_logic;
  signal n983_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n984 : std_logic;
  signal gen0_cnotr4_n985 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n990_o : std_logic_vector (11 downto 0);
  signal n991_o : std_logic_vector (3 downto 0);
  signal n992_o : std_logic_vector (15 downto 0);
  signal n993_o : std_logic;
  signal gen0_cnotr5_n994 : std_logic;
  signal gen0_cnotr5_n995 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n1000_o : std_logic_vector (11 downto 0);
  signal n1001_o : std_logic_vector (3 downto 0);
  signal n1002_o : std_logic;
  signal n1003_o : std_logic_vector (13 downto 0);
  signal n1004_o : std_logic_vector (14 downto 0);
  signal add2_n1005 : std_logic_vector (14 downto 0);
  signal add2_n1006 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1011_o : std_logic;
  signal n1012_o : std_logic;
  signal n1013_o : std_logic;
  signal n1014_o : std_logic;
  signal n1015_o : std_logic;
  signal cnotr6_n1016 : std_logic;
  signal cnotr6_n1017 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1022_o : std_logic;
  signal n1023_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1024 : std_logic;
  signal cnotr7_n1025 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1030_o : std_logic;
  signal alut1_n1031 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1034 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1037_o : std_logic_vector (21 downto 0);
  signal n1038_o : std_logic_vector (14 downto 0);
  signal n1039_o : std_logic_vector (16 downto 0);
  signal n1040_o : std_logic_vector (16 downto 0);
  signal n1041_o : std_logic_vector (16 downto 0);
  signal n1042_o : std_logic_vector (5 downto 0);
begin
  g <= n1037_o;
  a_out <= add2_n1006;
  c_out <= n1038_o;
  x_out <= add1_n942;
  y_out <= addsub_n952;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n940; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1039_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1040_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n961; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n941; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n968; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1041_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1042_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1031; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1017; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1005; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1034; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n985; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1004_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n939_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n940 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n941 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n942 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n939_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n949_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n950 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n951 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n952 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n949_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n959_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n960 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n961 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n959_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n966_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n967 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n968 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n966_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n973_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n974_o <= w (21 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n975 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n976 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n973_o,
    i => n974_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n981_o <= y (15 downto 4);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n982_o <= y_4 (12);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n983_o <= y_4 (16 downto 13);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n984 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n985 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n982_o,
    i => n983_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n990_o <= y_4 (11 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n991_o <= y (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n992_o <= n990_o & n991_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n993_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n994 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n995 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n993_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1000_o <= x_1 (15 downto 4);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1001_o <= x_1 (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1002_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1003_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1004_o <= n1002_o & n1003_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1005 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1006 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1011_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1012_o <= not n1011_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1013_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1014_o <= not n1013_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1015_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1016 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1017 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1015_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1022_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1023_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1024 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1025 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1022_o,
    i => n1023_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1030_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1031 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1034 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_4 port map (
    i => c_3,
    o => alut2_o);
  n1037_o <= n1001_o & addsub_n951 & cnotr7_n1024;
  n1038_o <= cnotr7_n1025 & n1030_o;
  n1039_o <= gen0_cnotr5_n995 & gen0_cnotr5_n994 & n1000_o;
  n1040_o <= gen0_cnotr3_n976 & gen0_cnotr3_n975 & n981_o;
  n1041_o <= gen0_cnotr4_n984 & n992_o;
  n1042_o <= n1014_o & addsub_n950 & cnotr6_n1016 & n1012_o & cnotr2_n967 & cnotr1_n960;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_3 is
  port (
    w : in std_logic_vector (20 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (20 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_3;

architecture rtl of cordic_stage_16_3 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n829_o : std_logic_vector (16 downto 0);
  signal add1_n830 : std_logic_vector (16 downto 0);
  signal add1_n831 : std_logic_vector (16 downto 0);
  signal add1_n832 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n839_o : std_logic;
  signal addsub_n840 : std_logic;
  signal addsub_n841 : std_logic_vector (16 downto 0);
  signal addsub_n842 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n849_o : std_logic;
  signal cnotr1_n850 : std_logic;
  signal cnotr1_n851 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n856_o : std_logic;
  signal cnotr2_n857 : std_logic;
  signal cnotr2_n858 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n863_o : std_logic;
  signal n864_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n865 : std_logic;
  signal gen0_cnotr3_n866 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n871_o : std_logic_vector (12 downto 0);
  signal n872_o : std_logic;
  signal n873_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n874 : std_logic;
  signal gen0_cnotr4_n875 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n880_o : std_logic_vector (12 downto 0);
  signal n881_o : std_logic_vector (2 downto 0);
  signal n882_o : std_logic_vector (15 downto 0);
  signal n883_o : std_logic;
  signal gen0_cnotr5_n884 : std_logic;
  signal gen0_cnotr5_n885 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n890_o : std_logic_vector (12 downto 0);
  signal n891_o : std_logic_vector (2 downto 0);
  signal n892_o : std_logic;
  signal n893_o : std_logic_vector (13 downto 0);
  signal n894_o : std_logic_vector (14 downto 0);
  signal add2_n895 : std_logic_vector (14 downto 0);
  signal add2_n896 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n901_o : std_logic;
  signal n902_o : std_logic;
  signal n903_o : std_logic;
  signal n904_o : std_logic;
  signal n905_o : std_logic;
  signal cnotr6_n906 : std_logic;
  signal cnotr6_n907 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n912_o : std_logic;
  signal n913_o : std_logic_vector (13 downto 0);
  signal cnotr7_n914 : std_logic;
  signal cnotr7_n915 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n920_o : std_logic;
  signal alut1_n921 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n924 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n927_o : std_logic_vector (20 downto 0);
  signal n928_o : std_logic_vector (14 downto 0);
  signal n929_o : std_logic_vector (16 downto 0);
  signal n930_o : std_logic_vector (16 downto 0);
  signal n931_o : std_logic_vector (16 downto 0);
  signal n932_o : std_logic_vector (5 downto 0);
begin
  g <= n927_o;
  a_out <= add2_n896;
  c_out <= n928_o;
  x_out <= add1_n832;
  y_out <= addsub_n842;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n830; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n929_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n930_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n851; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n831; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n858; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n931_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n932_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n921; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n907; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n895; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n924; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n875; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n894_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n829_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n830 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n831 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n832 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n829_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n839_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n840 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n841 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n842 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n839_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n849_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n850 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n851 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n849_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n856_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n857 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n858 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n856_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n863_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n864_o <= w (20 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n865 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n866 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n863_o,
    i => n864_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n871_o <= y (15 downto 3);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n872_o <= y_4 (13);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n873_o <= y_4 (16 downto 14);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n874 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n875 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n872_o,
    i => n873_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n880_o <= y_4 (12 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n881_o <= y (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n882_o <= n880_o & n881_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n883_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n884 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n885 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n883_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n890_o <= x_1 (15 downto 3);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n891_o <= x_1 (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n892_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n893_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n894_o <= n892_o & n893_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n895 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n896 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n901_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n902_o <= not n901_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n903_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n904_o <= not n903_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n905_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n906 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n907 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n905_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n912_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n913_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n914 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n915 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n912_o,
    i => n913_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n920_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n921 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n924 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_3 port map (
    i => c_3,
    o => alut2_o);
  n927_o <= n891_o & addsub_n841 & cnotr7_n914;
  n928_o <= cnotr7_n915 & n920_o;
  n929_o <= gen0_cnotr5_n885 & gen0_cnotr5_n884 & n890_o;
  n930_o <= gen0_cnotr3_n866 & gen0_cnotr3_n865 & n871_o;
  n931_o <= gen0_cnotr4_n874 & n882_o;
  n932_o <= n904_o & addsub_n840 & cnotr6_n906 & n902_o & cnotr2_n857 & cnotr1_n850;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_2 is
  port (
    w : in std_logic_vector (19 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (19 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_2;

architecture rtl of cordic_stage_16_2 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n719_o : std_logic_vector (16 downto 0);
  signal add1_n720 : std_logic_vector (16 downto 0);
  signal add1_n721 : std_logic_vector (16 downto 0);
  signal add1_n722 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n729_o : std_logic;
  signal addsub_n730 : std_logic;
  signal addsub_n731 : std_logic_vector (16 downto 0);
  signal addsub_n732 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n739_o : std_logic;
  signal cnotr1_n740 : std_logic;
  signal cnotr1_n741 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n746_o : std_logic;
  signal cnotr2_n747 : std_logic;
  signal cnotr2_n748 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n753_o : std_logic;
  signal n754_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n755 : std_logic;
  signal gen0_cnotr3_n756 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n761_o : std_logic_vector (13 downto 0);
  signal n762_o : std_logic;
  signal n763_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n764 : std_logic;
  signal gen0_cnotr4_n765 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n770_o : std_logic_vector (13 downto 0);
  signal n771_o : std_logic_vector (1 downto 0);
  signal n772_o : std_logic_vector (15 downto 0);
  signal n773_o : std_logic;
  signal gen0_cnotr5_n774 : std_logic;
  signal gen0_cnotr5_n775 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n780_o : std_logic_vector (13 downto 0);
  signal n781_o : std_logic_vector (1 downto 0);
  signal n782_o : std_logic;
  signal n783_o : std_logic_vector (13 downto 0);
  signal n784_o : std_logic_vector (14 downto 0);
  signal add2_n785 : std_logic_vector (14 downto 0);
  signal add2_n786 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n791_o : std_logic;
  signal n792_o : std_logic;
  signal n793_o : std_logic;
  signal n794_o : std_logic;
  signal n795_o : std_logic;
  signal cnotr6_n796 : std_logic;
  signal cnotr6_n797 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n802_o : std_logic;
  signal n803_o : std_logic_vector (13 downto 0);
  signal cnotr7_n804 : std_logic;
  signal cnotr7_n805 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n810_o : std_logic;
  signal alut1_n811 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n814 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n817_o : std_logic_vector (19 downto 0);
  signal n818_o : std_logic_vector (14 downto 0);
  signal n819_o : std_logic_vector (16 downto 0);
  signal n820_o : std_logic_vector (16 downto 0);
  signal n821_o : std_logic_vector (16 downto 0);
  signal n822_o : std_logic_vector (5 downto 0);
begin
  g <= n817_o;
  a_out <= add2_n786;
  c_out <= n818_o;
  x_out <= add1_n722;
  y_out <= addsub_n732;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n720; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n819_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n820_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n741; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n721; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n748; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n821_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n822_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n811; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n797; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n785; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n814; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n765; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n784_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n719_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n720 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n721 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n722 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n719_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n729_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n730 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n731 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n732 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n729_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n739_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n740 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n741 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n739_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n746_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n747 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n748 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n746_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n753_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n754_o <= w (19 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n755 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n756 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n753_o,
    i => n754_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n761_o <= y (15 downto 2);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n762_o <= y_4 (14);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n763_o <= y_4 (16 downto 15);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n764 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n765 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n762_o,
    i => n763_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n770_o <= y_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n771_o <= y (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n772_o <= n770_o & n771_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n773_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n774 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n775 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n773_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n780_o <= x_1 (15 downto 2);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n781_o <= x_1 (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n782_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n783_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n784_o <= n782_o & n783_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n785 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n786 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n791_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n792_o <= not n791_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n793_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n794_o <= not n793_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n795_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n796 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n797 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n795_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n802_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n803_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n804 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n805 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n802_o,
    i => n803_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n810_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n811 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n814 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_2 port map (
    i => c_3,
    o => alut2_o);
  n817_o <= n781_o & addsub_n731 & cnotr7_n804;
  n818_o <= cnotr7_n805 & n810_o;
  n819_o <= gen0_cnotr5_n775 & gen0_cnotr5_n774 & n780_o;
  n820_o <= gen0_cnotr3_n756 & gen0_cnotr3_n755 & n761_o;
  n821_o <= gen0_cnotr4_n764 & n772_o;
  n822_o <= n794_o & addsub_n730 & cnotr6_n796 & n792_o & cnotr2_n747 & cnotr1_n740;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_1 is
  port (
    w : in std_logic_vector (18 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (18 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_1;

architecture rtl of cordic_stage_16_1 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n609_o : std_logic_vector (16 downto 0);
  signal add1_n610 : std_logic_vector (16 downto 0);
  signal add1_n611 : std_logic_vector (16 downto 0);
  signal add1_n612 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n619_o : std_logic;
  signal addsub_n620 : std_logic;
  signal addsub_n621 : std_logic_vector (16 downto 0);
  signal addsub_n622 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n629_o : std_logic;
  signal cnotr1_n630 : std_logic;
  signal cnotr1_n631 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n636_o : std_logic;
  signal cnotr2_n637 : std_logic;
  signal cnotr2_n638 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n643_o : std_logic;
  signal n644_o : std_logic;
  signal gen0_cnotr3_n645 : std_logic;
  signal gen0_cnotr3_n646 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n651_o : std_logic_vector (14 downto 0);
  signal n652_o : std_logic;
  signal n653_o : std_logic;
  signal gen0_cnotr4_n654 : std_logic;
  signal gen0_cnotr4_n655 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n660_o : std_logic_vector (14 downto 0);
  signal n661_o : std_logic;
  signal n662_o : std_logic_vector (15 downto 0);
  signal n663_o : std_logic;
  signal gen0_cnotr5_n664 : std_logic;
  signal gen0_cnotr5_n665 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n670_o : std_logic_vector (14 downto 0);
  signal n671_o : std_logic;
  signal n672_o : std_logic;
  signal n673_o : std_logic_vector (13 downto 0);
  signal n674_o : std_logic_vector (14 downto 0);
  signal add2_n675 : std_logic_vector (14 downto 0);
  signal add2_n676 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n681_o : std_logic;
  signal n682_o : std_logic;
  signal n683_o : std_logic;
  signal n684_o : std_logic;
  signal n685_o : std_logic;
  signal cnotr6_n686 : std_logic;
  signal cnotr6_n687 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n692_o : std_logic;
  signal n693_o : std_logic_vector (13 downto 0);
  signal cnotr7_n694 : std_logic;
  signal cnotr7_n695 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n700_o : std_logic;
  signal alut1_n701 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n704 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n707_o : std_logic_vector (18 downto 0);
  signal n708_o : std_logic_vector (14 downto 0);
  signal n709_o : std_logic_vector (16 downto 0);
  signal n710_o : std_logic_vector (16 downto 0);
  signal n711_o : std_logic_vector (16 downto 0);
  signal n712_o : std_logic_vector (5 downto 0);
begin
  g <= n707_o;
  a_out <= add2_n676;
  c_out <= n708_o;
  x_out <= add1_n612;
  y_out <= addsub_n622;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n610; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n709_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n710_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n631; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n611; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n638; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n711_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n712_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n701; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n687; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n675; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n704; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n655; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n674_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n609_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n610 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n611 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n612 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n609_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n619_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n620 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n621 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n622 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n619_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n629_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n630 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n631 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n629_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n636_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n637 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n638 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n636_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n643_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n644_o <= w (18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n645 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n646 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n643_o,
    i => n644_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n651_o <= y (15 downto 1);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n652_o <= y_4 (15);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n653_o <= y_4 (16);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n654 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n655 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n652_o,
    i => n653_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n660_o <= y_4 (14 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n661_o <= y (0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n662_o <= n660_o & n661_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n663_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n664 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n665 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n663_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n670_o <= x_1 (15 downto 1);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n671_o <= x_1 (0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n672_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n673_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n674_o <= n672_o & n673_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n675 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n676 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n681_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n682_o <= not n681_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n683_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n684_o <= not n683_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n685_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n686 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n687 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n685_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n692_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n693_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n694 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n695 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n692_o,
    i => n693_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n700_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n701 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n704 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_1 port map (
    i => c_3,
    o => alut2_o);
  n707_o <= n671_o & addsub_n621 & cnotr7_n694;
  n708_o <= cnotr7_n695 & n700_o;
  n709_o <= gen0_cnotr5_n665 & gen0_cnotr5_n664 & n670_o;
  n710_o <= gen0_cnotr3_n646 & gen0_cnotr3_n645 & n651_o;
  n711_o <= gen0_cnotr4_n654 & n662_o;
  n712_o <= n684_o & addsub_n620 & cnotr6_n686 & n682_o & cnotr2_n637 & cnotr1_n630;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_0 is
  port (
    w : in std_logic_vector (17 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_0;

architecture rtl of cordic_stage_16_0 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n530_o : std_logic_vector (16 downto 0);
  signal add1_n531 : std_logic_vector (16 downto 0);
  signal add1_n532 : std_logic_vector (16 downto 0);
  signal add1_n533 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n540_o : std_logic;
  signal addsub_n541 : std_logic;
  signal addsub_n542 : std_logic_vector (16 downto 0);
  signal addsub_n543 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n550_o : std_logic;
  signal cnotr1_n551 : std_logic;
  signal cnotr1_n552 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n557_o : std_logic;
  signal cnotr2_n558 : std_logic;
  signal cnotr2_n559 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n564_o : std_logic;
  signal n565_o : std_logic_vector (13 downto 0);
  signal n566_o : std_logic_vector (14 downto 0);
  signal add2_n567 : std_logic_vector (14 downto 0);
  signal add2_n568 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n573_o : std_logic;
  signal n574_o : std_logic;
  signal n575_o : std_logic;
  signal n576_o : std_logic;
  signal n577_o : std_logic;
  signal cnotr6_n578 : std_logic;
  signal cnotr6_n579 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n584_o : std_logic;
  signal n585_o : std_logic_vector (13 downto 0);
  signal cnotr7_n586 : std_logic;
  signal cnotr7_n587 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n592_o : std_logic;
  signal alut1_n593 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n596 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n599_o : std_logic_vector (17 downto 0);
  signal n600_o : std_logic_vector (14 downto 0);
  signal n601_o : std_logic_vector (5 downto 0);
begin
  g <= n599_o;
  a_out <= add2_n568;
  c_out <= n600_o;
  x_out <= add1_n533;
  y_out <= addsub_n543;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n531; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= x_1; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= y; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n552; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n532; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n559; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= y_4; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n601_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n593; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n579; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n567; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n596; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n566_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n530_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n531 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n532 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n533 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n530_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n540_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n541 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n542 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n543 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n540_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n550_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n551 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n552 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n550_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n557_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n558 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n559 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n557_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n564_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n565_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n566_o <= n564_o & n565_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n567 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n568 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n573_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n574_o <= not n573_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n575_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n576_o <= not n575_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n577_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n578 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n579 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n577_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n584_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n585_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n586 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n587 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n584_o,
    i => n585_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n592_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n593 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_0 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n596 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_0 port map (
    i => c_3,
    o => alut2_o);
  n599_o <= addsub_n542 & cnotr7_n586;
  n600_o <= cnotr7_n587 & n592_o;
  n601_o <= n576_o & addsub_n541 & cnotr6_n578 & n574_o & cnotr2_n558 & cnotr1_n551;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n520_o : std_logic;
  signal n521_o : std_logic;
  signal n522_o : std_logic;
  signal n523_o : std_logic;
  signal n524_o : std_logic_vector (1 downto 0);
begin
  o <= n524_o;
  -- vhdl_source/cnot.vhdl:24:17
  n520_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n521_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n522_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n523_o <= n521_o xor n522_o;
  n524_o <= n520_o & n523_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n380_o : std_logic;
  signal n381_o : std_logic;
  signal n382_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n383 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n386_o : std_logic;
  signal n387_o : std_logic;
  signal n388_o : std_logic;
  signal n389_o : std_logic;
  signal n390_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n391 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n394_o : std_logic;
  signal n395_o : std_logic;
  signal n396_o : std_logic;
  signal n397_o : std_logic;
  signal n398_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n399 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n402_o : std_logic;
  signal n403_o : std_logic;
  signal n404_o : std_logic;
  signal n405_o : std_logic;
  signal n406_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n407 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n410_o : std_logic;
  signal n411_o : std_logic;
  signal n412_o : std_logic;
  signal n413_o : std_logic;
  signal n414_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n415 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n418_o : std_logic;
  signal n419_o : std_logic;
  signal n420_o : std_logic;
  signal n421_o : std_logic;
  signal n422_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n423 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n426_o : std_logic;
  signal n427_o : std_logic;
  signal n428_o : std_logic;
  signal n429_o : std_logic;
  signal n430_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n431 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n434_o : std_logic;
  signal n435_o : std_logic;
  signal n436_o : std_logic;
  signal n437_o : std_logic;
  signal n438_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n439 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n442_o : std_logic;
  signal n443_o : std_logic;
  signal n444_o : std_logic;
  signal n445_o : std_logic;
  signal n446_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n447 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n450_o : std_logic;
  signal n451_o : std_logic;
  signal n452_o : std_logic;
  signal n453_o : std_logic;
  signal n454_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n455 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n458_o : std_logic;
  signal n459_o : std_logic;
  signal n460_o : std_logic;
  signal n461_o : std_logic;
  signal n462_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n463 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n466_o : std_logic;
  signal n467_o : std_logic;
  signal n468_o : std_logic;
  signal n469_o : std_logic;
  signal n470_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n471 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n474_o : std_logic;
  signal n475_o : std_logic;
  signal n476_o : std_logic;
  signal n477_o : std_logic;
  signal n478_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n479 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n482_o : std_logic;
  signal n483_o : std_logic;
  signal n484_o : std_logic;
  signal n485_o : std_logic;
  signal n486_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n487 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n490_o : std_logic;
  signal n491_o : std_logic;
  signal n492_o : std_logic;
  signal n493_o : std_logic;
  signal n494_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n495 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n498_o : std_logic;
  signal n499_o : std_logic;
  signal n500_o : std_logic;
  signal n501_o : std_logic;
  signal n502_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n503 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n506_o : std_logic;
  signal n507_o : std_logic;
  signal n508_o : std_logic;
  signal n509_o : std_logic;
  signal n510_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n511 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n514_o : std_logic;
  signal n515_o : std_logic;
  signal n516_o : std_logic;
  signal n517_o : std_logic_vector (16 downto 0);
  signal n518_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n516_o;
  o <= n517_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n518_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n380_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n381_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n382_o <= n380_o & n381_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n383 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n382_o,
    o => gen1_n0_cnot0_o);
  -- vhdl_source/cordic.vhdl:22:16
  n386_o <= gen1_n0_cnot0_n383 (1);
  n387_o <= gen1_n0_cnot0_n383 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n388_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n389_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n390_o <= n388_o & n389_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n391 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n390_o,
    o => gen1_n1_cnot0_o);
  n394_o <= gen1_n1_cnot0_n391 (1);
  n395_o <= gen1_n1_cnot0_n391 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n396_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n397_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n398_o <= n396_o & n397_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n399 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n398_o,
    o => gen1_n2_cnot0_o);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n402_o <= gen1_n2_cnot0_n399 (1);
  n403_o <= gen1_n2_cnot0_n399 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n404_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n405_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n406_o <= n404_o & n405_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n407 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n406_o,
    o => gen1_n3_cnot0_o);
  n410_o <= gen1_n3_cnot0_n407 (1);
  n411_o <= gen1_n3_cnot0_n407 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n412_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n413_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n414_o <= n412_o & n413_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n415 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n414_o,
    o => gen1_n4_cnot0_o);
  n418_o <= gen1_n4_cnot0_n415 (1);
  n419_o <= gen1_n4_cnot0_n415 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n420_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n421_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n422_o <= n420_o & n421_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n423 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n422_o,
    o => gen1_n5_cnot0_o);
  n426_o <= gen1_n5_cnot0_n423 (1);
  n427_o <= gen1_n5_cnot0_n423 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n428_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n429_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n430_o <= n428_o & n429_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n431 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n430_o,
    o => gen1_n6_cnot0_o);
  n434_o <= gen1_n6_cnot0_n431 (1);
  n435_o <= gen1_n6_cnot0_n431 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n436_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n437_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n438_o <= n436_o & n437_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n439 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n438_o,
    o => gen1_n7_cnot0_o);
  n442_o <= gen1_n7_cnot0_n439 (1);
  n443_o <= gen1_n7_cnot0_n439 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n444_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n445_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n446_o <= n444_o & n445_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n447 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n446_o,
    o => gen1_n8_cnot0_o);
  n450_o <= gen1_n8_cnot0_n447 (1);
  n451_o <= gen1_n8_cnot0_n447 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n452_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n453_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n454_o <= n452_o & n453_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n455 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n454_o,
    o => gen1_n9_cnot0_o);
  n458_o <= gen1_n9_cnot0_n455 (1);
  n459_o <= gen1_n9_cnot0_n455 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n460_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n461_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n462_o <= n460_o & n461_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n463 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n462_o,
    o => gen1_n10_cnot0_o);
  n466_o <= gen1_n10_cnot0_n463 (1);
  n467_o <= gen1_n10_cnot0_n463 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n468_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n469_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n470_o <= n468_o & n469_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n471 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n470_o,
    o => gen1_n11_cnot0_o);
  n474_o <= gen1_n11_cnot0_n471 (1);
  n475_o <= gen1_n11_cnot0_n471 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n476_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n477_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n478_o <= n476_o & n477_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n479 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n478_o,
    o => gen1_n12_cnot0_o);
  n482_o <= gen1_n12_cnot0_n479 (1);
  n483_o <= gen1_n12_cnot0_n479 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n484_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n485_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n486_o <= n484_o & n485_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n487 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n486_o,
    o => gen1_n13_cnot0_o);
  n490_o <= gen1_n13_cnot0_n487 (1);
  n491_o <= gen1_n13_cnot0_n487 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n492_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n493_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n494_o <= n492_o & n493_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n495 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n494_o,
    o => gen1_n14_cnot0_o);
  n498_o <= gen1_n14_cnot0_n495 (1);
  n499_o <= gen1_n14_cnot0_n495 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n500_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n501_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n502_o <= n500_o & n501_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n503 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n502_o,
    o => gen1_n15_cnot0_o);
  n506_o <= gen1_n15_cnot0_n503 (1);
  n507_o <= gen1_n15_cnot0_n503 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n508_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n509_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n510_o <= n508_o & n509_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n511 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n510_o,
    o => gen1_n16_cnot0_o);
  n514_o <= gen1_n16_cnot0_n511 (1);
  n515_o <= gen1_n16_cnot0_n511 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n516_o <= ctrl_prop (17);
  n517_o <= n515_o & n507_o & n499_o & n491_o & n483_o & n475_o & n467_o & n459_o & n451_o & n443_o & n435_o & n427_o & n419_o & n411_o & n403_o & n395_o & n387_o;
  n518_o <= n514_o & n506_o & n498_o & n490_o & n482_o & n474_o & n466_o & n458_o & n450_o & n442_o & n434_o & n426_o & n418_o & n410_o & n402_o & n394_o & n386_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_14 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (13 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (13 downto 0));
end entity cnot_reg_14;

architecture rtl of cnot_reg_14 is
  signal ctrl_prop : std_logic_vector (14 downto 0);
  signal n263_o : std_logic;
  signal n264_o : std_logic;
  signal n265_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n266 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n269_o : std_logic;
  signal n270_o : std_logic;
  signal n271_o : std_logic;
  signal n272_o : std_logic;
  signal n273_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n274 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n277_o : std_logic;
  signal n278_o : std_logic;
  signal n279_o : std_logic;
  signal n280_o : std_logic;
  signal n281_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n282 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n285_o : std_logic;
  signal n286_o : std_logic;
  signal n287_o : std_logic;
  signal n288_o : std_logic;
  signal n289_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n290 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n293_o : std_logic;
  signal n294_o : std_logic;
  signal n295_o : std_logic;
  signal n296_o : std_logic;
  signal n297_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n298 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n301_o : std_logic;
  signal n302_o : std_logic;
  signal n303_o : std_logic;
  signal n304_o : std_logic;
  signal n305_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n306 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n309_o : std_logic;
  signal n310_o : std_logic;
  signal n311_o : std_logic;
  signal n312_o : std_logic;
  signal n313_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n314 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n317_o : std_logic;
  signal n318_o : std_logic;
  signal n319_o : std_logic;
  signal n320_o : std_logic;
  signal n321_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n322 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n325_o : std_logic;
  signal n326_o : std_logic;
  signal n327_o : std_logic;
  signal n328_o : std_logic;
  signal n329_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n330 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n333_o : std_logic;
  signal n334_o : std_logic;
  signal n335_o : std_logic;
  signal n336_o : std_logic;
  signal n337_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n338 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n341_o : std_logic;
  signal n342_o : std_logic;
  signal n343_o : std_logic;
  signal n344_o : std_logic;
  signal n345_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n346 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n349_o : std_logic;
  signal n350_o : std_logic;
  signal n351_o : std_logic;
  signal n352_o : std_logic;
  signal n353_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n354 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n357_o : std_logic;
  signal n358_o : std_logic;
  signal n359_o : std_logic;
  signal n360_o : std_logic;
  signal n361_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n362 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n365_o : std_logic;
  signal n366_o : std_logic;
  signal n367_o : std_logic;
  signal n368_o : std_logic;
  signal n369_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n370 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n373_o : std_logic;
  signal n374_o : std_logic;
  signal n375_o : std_logic;
  signal n376_o : std_logic_vector (13 downto 0);
  signal n377_o : std_logic_vector (14 downto 0);
begin
  ctrl_out <= n375_o;
  o <= n376_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n377_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n263_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n264_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n265_o <= n263_o & n264_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n266 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n265_o,
    o => gen1_n0_cnot0_o);
  n269_o <= gen1_n0_cnot0_n266 (1);
  n270_o <= gen1_n0_cnot0_n266 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n271_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n272_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n273_o <= n271_o & n272_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n274 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n273_o,
    o => gen1_n1_cnot0_o);
  n277_o <= gen1_n1_cnot0_n274 (1);
  n278_o <= gen1_n1_cnot0_n274 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n279_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n280_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n281_o <= n279_o & n280_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n282 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n281_o,
    o => gen1_n2_cnot0_o);
  n285_o <= gen1_n2_cnot0_n282 (1);
  n286_o <= gen1_n2_cnot0_n282 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n287_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n288_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n289_o <= n287_o & n288_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n290 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n289_o,
    o => gen1_n3_cnot0_o);
  n293_o <= gen1_n3_cnot0_n290 (1);
  n294_o <= gen1_n3_cnot0_n290 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n295_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n296_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n297_o <= n295_o & n296_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n298 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n297_o,
    o => gen1_n4_cnot0_o);
  n301_o <= gen1_n4_cnot0_n298 (1);
  n302_o <= gen1_n4_cnot0_n298 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n303_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n304_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n305_o <= n303_o & n304_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n306 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n305_o,
    o => gen1_n5_cnot0_o);
  n309_o <= gen1_n5_cnot0_n306 (1);
  n310_o <= gen1_n5_cnot0_n306 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n311_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n312_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n313_o <= n311_o & n312_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n314 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n313_o,
    o => gen1_n6_cnot0_o);
  n317_o <= gen1_n6_cnot0_n314 (1);
  n318_o <= gen1_n6_cnot0_n314 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n319_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n320_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n321_o <= n319_o & n320_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n322 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n321_o,
    o => gen1_n7_cnot0_o);
  n325_o <= gen1_n7_cnot0_n322 (1);
  n326_o <= gen1_n7_cnot0_n322 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n327_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n328_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n329_o <= n327_o & n328_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n330 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n329_o,
    o => gen1_n8_cnot0_o);
  -- vhdl_source/cordic.vhdl:18:16
  n333_o <= gen1_n8_cnot0_n330 (1);
  n334_o <= gen1_n8_cnot0_n330 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n335_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n336_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n337_o <= n335_o & n336_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n338 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n337_o,
    o => gen1_n9_cnot0_o);
  n341_o <= gen1_n9_cnot0_n338 (1);
  n342_o <= gen1_n9_cnot0_n338 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n343_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n344_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n345_o <= n343_o & n344_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n346 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n345_o,
    o => gen1_n10_cnot0_o);
  n349_o <= gen1_n10_cnot0_n346 (1);
  n350_o <= gen1_n10_cnot0_n346 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n351_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n352_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n353_o <= n351_o & n352_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n354 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n353_o,
    o => gen1_n11_cnot0_o);
  n357_o <= gen1_n11_cnot0_n354 (1);
  n358_o <= gen1_n11_cnot0_n354 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n359_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n360_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n361_o <= n359_o & n360_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n362 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n361_o,
    o => gen1_n12_cnot0_o);
  n365_o <= gen1_n12_cnot0_n362 (1);
  n366_o <= gen1_n12_cnot0_n362 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n367_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n368_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n369_o <= n367_o & n368_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n370 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n369_o,
    o => gen1_n13_cnot0_o);
  n373_o <= gen1_n13_cnot0_n370 (1);
  n374_o <= gen1_n13_cnot0_n370 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n375_o <= ctrl_prop (14);
  n376_o <= n374_o & n366_o & n358_o & n350_o & n342_o & n334_o & n326_o & n318_o & n310_o & n302_o & n294_o & n286_o & n278_o & n270_o;
  n377_o <= n373_o & n365_o & n357_o & n349_o & n341_o & n333_o & n325_o & n317_o & n309_o & n301_o & n293_o & n285_o & n277_o & n269_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity init_lookup_16_9 is
  port (
    i : in std_logic_vector (15 downto 0);
    o : out std_logic_vector (15 downto 0));
end entity init_lookup_16_9;

architecture rtl of init_lookup_16_9 is
  signal n235_o : std_logic;
  signal n236_o : std_logic;
  signal n237_o : std_logic;
  signal n238_o : std_logic;
  signal n239_o : std_logic;
  signal n240_o : std_logic;
  signal n241_o : std_logic;
  signal n242_o : std_logic;
  signal n243_o : std_logic;
  signal n244_o : std_logic;
  signal n245_o : std_logic;
  signal n246_o : std_logic;
  signal n247_o : std_logic;
  signal n248_o : std_logic;
  signal n249_o : std_logic;
  signal n250_o : std_logic;
  signal n251_o : std_logic;
  signal n252_o : std_logic;
  signal n253_o : std_logic;
  signal n254_o : std_logic;
  signal n255_o : std_logic;
  signal n256_o : std_logic;
  signal n257_o : std_logic;
  signal n258_o : std_logic;
  signal n259_o : std_logic;
  signal n260_o : std_logic_vector (15 downto 0);
begin
  o <= n260_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n235_o <= i (15);
  -- vhdl_source/init_lookup.vhdl:51:44
  n236_o <= not n235_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n237_o <= i (14);
  -- vhdl_source/init_lookup.vhdl:53:45
  n238_o <= i (13);
  -- vhdl_source/init_lookup.vhdl:51:49
  n239_o <= i (12);
  -- vhdl_source/init_lookup.vhdl:51:44
  n240_o <= not n239_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n241_o <= i (11);
  -- vhdl_source/init_lookup.vhdl:51:44
  n242_o <= not n241_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n243_o <= i (10);
  -- vhdl_source/init_lookup.vhdl:51:49
  n244_o <= i (9);
  -- vhdl_source/init_lookup.vhdl:51:44
  n245_o <= not n244_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n246_o <= i (8);
  -- vhdl_source/init_lookup.vhdl:51:44
  n247_o <= not n246_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n248_o <= i (7);
  -- vhdl_source/init_lookup.vhdl:51:49
  n249_o <= i (6);
  -- vhdl_source/init_lookup.vhdl:51:44
  n250_o <= not n249_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n251_o <= i (5);
  -- vhdl_source/init_lookup.vhdl:51:44
  n252_o <= not n251_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n253_o <= i (4);
  -- vhdl_source/init_lookup.vhdl:51:44
  n254_o <= not n253_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n255_o <= i (3);
  -- vhdl_source/init_lookup.vhdl:51:49
  n256_o <= i (2);
  -- vhdl_source/init_lookup.vhdl:51:44
  n257_o <= not n256_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n258_o <= i (1);
  -- vhdl_source/init_lookup.vhdl:53:45
  n259_o <= i (0);
  n260_o <= n236_o & n237_o & n238_o & n240_o & n242_o & n243_o & n245_o & n247_o & n248_o & n250_o & n252_o & n254_o & n255_o & n257_o & n258_o & n259_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordic is
  signal wrap_W: std_logic_vector (198 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (14 downto 0);
  signal wrap_X: std_logic_vector (16 downto 0);
  signal wrap_Y: std_logic_vector (16 downto 0);
  signal wrap_G: std_logic_vector (198 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (14 downto 0);
  signal wrap_X_OUT: std_logic_vector (16 downto 0);
  signal wrap_Y_OUT: std_logic_vector (16 downto 0);
  signal a_ctrl : std_logic_vector (3 downto 0);
  signal cs : std_logic_vector (149 downto 0);
  signal as : std_logic_vector (149 downto 0);
  signal a_map : std_logic_vector (14 downto 0);
  signal xs : std_logic_vector (169 downto 0);
  signal ys : std_logic_vector (169 downto 0);
  signal n5_o : std_logic_vector (15 downto 0);
  signal init_n6 : std_logic_vector (15 downto 0);
  signal init_o : std_logic_vector (15 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic;
  signal n11_o : std_logic_vector (13 downto 0);
  signal cnotr1_n12 : std_logic;
  signal cnotr1_n13 : std_logic_vector (13 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (13 downto 0);
  signal n18_o : std_logic;
  signal n19_o : std_logic;
  signal n20_o : std_logic_vector (16 downto 0);
  signal cnotry_n21 : std_logic;
  signal cnotry_n22 : std_logic_vector (16 downto 0);
  signal cnotry_ctrl_out : std_logic;
  signal cnotry_o : std_logic_vector (16 downto 0);
  signal n27_o : std_logic_vector (1 downto 0);
  signal cnot1_n28 : std_logic_vector (1 downto 0);
  signal cnot1_o : std_logic_vector (1 downto 0);
  signal n31_o : std_logic;
  signal n32_o : std_logic;
  signal n33_o : std_logic;
  signal n34_o : std_logic_vector (16 downto 0);
  signal cnotrx_n35 : std_logic;
  signal cnotrx_n36 : std_logic_vector (16 downto 0);
  signal cnotrx_ctrl_out : std_logic;
  signal cnotrx_o : std_logic_vector (16 downto 0);
  signal n41_o : std_logic_vector (14 downto 0);
  signal n42_o : std_logic_vector (17 downto 0);
  signal n43_o : std_logic_vector (14 downto 0);
  signal n44_o : std_logic_vector (14 downto 0);
  signal n45_o : std_logic_vector (16 downto 0);
  signal n46_o : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n47 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n48 : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_n49 : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_n50 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n51 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (16 downto 0);
  signal n62_o : std_logic_vector (18 downto 0);
  signal n63_o : std_logic_vector (14 downto 0);
  signal n64_o : std_logic_vector (14 downto 0);
  signal n65_o : std_logic_vector (16 downto 0);
  signal n66_o : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n67 : std_logic_vector (18 downto 0);
  signal gen1_n1_stagex_n68 : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_n69 : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_n70 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n71 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (18 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (16 downto 0);
  signal n82_o : std_logic_vector (19 downto 0);
  signal n83_o : std_logic_vector (14 downto 0);
  signal n84_o : std_logic_vector (14 downto 0);
  signal n85_o : std_logic_vector (16 downto 0);
  signal n86_o : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n87 : std_logic_vector (19 downto 0);
  signal gen1_n2_stagex_n88 : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_n89 : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_n90 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n91 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (19 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (16 downto 0);
  signal n102_o : std_logic_vector (20 downto 0);
  signal n103_o : std_logic_vector (14 downto 0);
  signal n104_o : std_logic_vector (14 downto 0);
  signal n105_o : std_logic_vector (16 downto 0);
  signal n106_o : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n107 : std_logic_vector (20 downto 0);
  signal gen1_n3_stagex_n108 : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_n109 : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_n110 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n111 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (20 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (16 downto 0);
  signal n122_o : std_logic_vector (21 downto 0);
  signal n123_o : std_logic_vector (14 downto 0);
  signal n124_o : std_logic_vector (14 downto 0);
  signal n125_o : std_logic_vector (16 downto 0);
  signal n126_o : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n127 : std_logic_vector (21 downto 0);
  signal gen1_n4_stagex_n128 : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_n129 : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_n130 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n131 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (21 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (16 downto 0);
  signal n142_o : std_logic_vector (22 downto 0);
  signal n143_o : std_logic_vector (14 downto 0);
  signal n144_o : std_logic_vector (14 downto 0);
  signal n145_o : std_logic_vector (16 downto 0);
  signal n146_o : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n147 : std_logic_vector (22 downto 0);
  signal gen1_n5_stagex_n148 : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_n149 : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_n150 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n151 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n5_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_y_out : std_logic_vector (16 downto 0);
  signal n162_o : std_logic_vector (23 downto 0);
  signal n163_o : std_logic_vector (14 downto 0);
  signal n164_o : std_logic_vector (14 downto 0);
  signal n165_o : std_logic_vector (16 downto 0);
  signal n166_o : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n167 : std_logic_vector (23 downto 0);
  signal gen1_n6_stagex_n168 : std_logic_vector (14 downto 0);
  signal gen1_n6_stagex_n169 : std_logic_vector (14 downto 0);
  signal gen1_n6_stagex_n170 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n171 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_g : std_logic_vector (23 downto 0);
  signal gen1_n6_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n6_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n6_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_y_out : std_logic_vector (16 downto 0);
  signal n182_o : std_logic_vector (24 downto 0);
  signal n183_o : std_logic_vector (14 downto 0);
  signal n184_o : std_logic_vector (14 downto 0);
  signal n185_o : std_logic_vector (16 downto 0);
  signal n186_o : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n187 : std_logic_vector (24 downto 0);
  signal gen1_n7_stagex_n188 : std_logic_vector (14 downto 0);
  signal gen1_n7_stagex_n189 : std_logic_vector (14 downto 0);
  signal gen1_n7_stagex_n190 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n191 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_g : std_logic_vector (24 downto 0);
  signal gen1_n7_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n7_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n7_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_y_out : std_logic_vector (16 downto 0);
  signal n202_o : std_logic_vector (25 downto 0);
  signal n203_o : std_logic_vector (14 downto 0);
  signal n204_o : std_logic_vector (14 downto 0);
  signal n205_o : std_logic_vector (16 downto 0);
  signal n206_o : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_n207 : std_logic_vector (25 downto 0);
  signal gen1_n8_stagex_n208 : std_logic_vector (14 downto 0);
  signal gen1_n8_stagex_n209 : std_logic_vector (14 downto 0);
  signal gen1_n8_stagex_n210 : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_n211 : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_g : std_logic_vector (25 downto 0);
  signal gen1_n8_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n8_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n8_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_y_out : std_logic_vector (16 downto 0);
  signal n223_o : std_logic_vector (198 downto 0);
  signal n225_o : std_logic_vector (16 downto 0);
  constant n226_o : std_logic_vector (14 downto 0) := (14 downto 0 => 'Z');
  signal n228_o : std_logic_vector (3 downto 0);
  signal n229_o : std_logic_vector (149 downto 0);
  signal n230_o : std_logic_vector (149 downto 0);
  signal n231_o : std_logic_vector (14 downto 0);
  signal n232_o : std_logic_vector (169 downto 0);
  signal n233_o : std_logic_vector (169 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n223_o;
  wrap_A_OUT <= n225_o;
  wrap_C_OUT <= n226_o;
  wrap_X_OUT <= cnotrx_n36;
  wrap_Y_OUT <= cnotry_n22;
  -- vhdl_source/cordic.vhdl:74:15
  a_ctrl <= n228_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:15
  cs <= n229_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:19
  as <= n230_o; -- (signal)
  -- vhdl_source/cordic.vhdl:80:15
  a_map <= n231_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:15
  xs <= n232_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:19
  ys <= n233_o; -- (signal)
  -- vhdl_source/cordic.vhdl:86:79
  n5_o <= wrap_X (15 downto 0);
  -- vhdl_source/cordic.vhdl:87:77
  init_n6 <= init_o; -- (signal)
  -- vhdl_source/cordic.vhdl:85:8
  init : entity work.init_lookup_16_9 port map (
    i => n5_o,
    o => init_o);
  -- vhdl_source/cordic.vhdl:88:21
  n9_o <= wrap_X (16);
  -- vhdl_source/cordic.vhdl:95:81
  n10_o <= wrap_A (14);
  -- vhdl_source/cordic.vhdl:95:95
  n11_o <= wrap_A (13 downto 0);
  -- vhdl_source/cordic.vhdl:96:84
  cnotr1_n12 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:97:77
  cnotr1_n13 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:94:8
  cnotr1 : entity work.cnot_reg_14 port map (
    ctrl => n10_o,
    i => n11_o,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic.vhdl:100:23
  n18_o <= wrap_A (16);
  -- vhdl_source/cordic.vhdl:104:81
  n19_o <= wrap_A (15);
  -- vhdl_source/cordic.vhdl:104:95
  n20_o <= ys (169 downto 153);
  -- vhdl_source/cordic.vhdl:105:84
  cnotry_n21 <= cnotry_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:105:100
  cnotry_n22 <= cnotry_o; -- (signal)
  -- vhdl_source/cordic.vhdl:103:8
  cnotry : entity work.cnot_reg_17 port map (
    ctrl => n19_o,
    i => n20_o,
    ctrl_out => cnotry_ctrl_out,
    o => cnotry_o);
  -- vhdl_source/cordic.vhdl:107:43
  n27_o <= a_ctrl (2 downto 1);
  -- vhdl_source/cordic.vhdl:108:80
  cnot1_n28 <= cnot1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:107:8
  cnot1 : entity work.cnot port map (
    i => n27_o,
    o => cnot1_o);
  n31_o <= cnot1_n28 (1);
  n32_o <= cnot1_n28 (0);
  -- vhdl_source/cordic.vhdl:111:86
  n33_o <= a_ctrl (0);
  -- vhdl_source/cordic.vhdl:111:98
  n34_o <= xs (169 downto 153);
  -- vhdl_source/cordic.vhdl:112:84
  cnotrx_n35 <= cnotrx_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:112:101
  cnotrx_n36 <= cnotrx_o; -- (signal)
  -- vhdl_source/cordic.vhdl:110:8
  cnotrx : entity work.cnot_reg_17 port map (
    ctrl => n33_o,
    i => n34_o,
    ctrl_out => cnotrx_ctrl_out,
    o => cnotrx_o);
  -- vhdl_source/cordic.vhdl:115:17
  n41_o <= not a_map;
  -- vhdl_source/cordic.vhdl:120:79
  n42_o <= wrap_W (18 downto 1);
  -- vhdl_source/cordic.vhdl:122:79
  n43_o <= as (14 downto 0);
  -- vhdl_source/cordic.vhdl:122:91
  n44_o <= cs (14 downto 0);
  -- vhdl_source/cordic.vhdl:123:79
  n45_o <= xs (16 downto 0);
  -- vhdl_source/cordic.vhdl:123:91
  n46_o <= ys (16 downto 0);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n0_stagex_n47 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n0_stagex_n48 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n0_stagex_n49 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n0_stagex_n50 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n0_stagex_n51 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n0_stagex : entity work.cordic_stage_16_0 port map (
    w => n42_o,
    a => n43_o,
    c => n44_o,
    x => n45_o,
    y => n46_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n62_o <= wrap_W (37 downto 19);
  -- vhdl_source/cordic.vhdl:122:79
  n63_o <= as (29 downto 15);
  -- vhdl_source/cordic.vhdl:122:91
  n64_o <= cs (29 downto 15);
  -- vhdl_source/cordic.vhdl:123:79
  n65_o <= xs (33 downto 17);
  -- vhdl_source/cordic.vhdl:123:91
  n66_o <= ys (33 downto 17);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n1_stagex_n67 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n1_stagex_n68 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n1_stagex_n69 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n1_stagex_n70 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n1_stagex_n71 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n1_stagex : entity work.cordic_stage_16_1 port map (
    w => n62_o,
    a => n63_o,
    c => n64_o,
    x => n65_o,
    y => n66_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n82_o <= wrap_W (57 downto 38);
  -- vhdl_source/cordic.vhdl:122:79
  n83_o <= as (44 downto 30);
  -- vhdl_source/cordic.vhdl:122:91
  n84_o <= cs (44 downto 30);
  -- vhdl_source/cordic.vhdl:123:79
  n85_o <= xs (50 downto 34);
  -- vhdl_source/cordic.vhdl:123:91
  n86_o <= ys (50 downto 34);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n2_stagex_n87 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n2_stagex_n88 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n2_stagex_n89 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n2_stagex_n90 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n2_stagex_n91 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n2_stagex : entity work.cordic_stage_16_2 port map (
    w => n82_o,
    a => n83_o,
    c => n84_o,
    x => n85_o,
    y => n86_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n102_o <= wrap_W (78 downto 58);
  -- vhdl_source/cordic.vhdl:122:79
  n103_o <= as (59 downto 45);
  -- vhdl_source/cordic.vhdl:122:91
  n104_o <= cs (59 downto 45);
  -- vhdl_source/cordic.vhdl:123:79
  n105_o <= xs (67 downto 51);
  -- vhdl_source/cordic.vhdl:123:91
  n106_o <= ys (67 downto 51);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n3_stagex_n107 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n3_stagex_n108 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n3_stagex_n109 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n3_stagex_n110 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n3_stagex_n111 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n3_stagex : entity work.cordic_stage_16_3 port map (
    w => n102_o,
    a => n103_o,
    c => n104_o,
    x => n105_o,
    y => n106_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n122_o <= wrap_W (100 downto 79);
  -- vhdl_source/cordic.vhdl:122:79
  n123_o <= as (74 downto 60);
  -- vhdl_source/cordic.vhdl:122:91
  n124_o <= cs (74 downto 60);
  -- vhdl_source/cordic.vhdl:123:79
  n125_o <= xs (84 downto 68);
  -- vhdl_source/cordic.vhdl:123:91
  n126_o <= ys (84 downto 68);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n4_stagex_n127 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n4_stagex_n128 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n4_stagex_n129 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n4_stagex_n130 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n4_stagex_n131 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n4_stagex : entity work.cordic_stage_16_4 port map (
    w => n122_o,
    a => n123_o,
    c => n124_o,
    x => n125_o,
    y => n126_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n142_o <= wrap_W (123 downto 101);
  -- vhdl_source/cordic.vhdl:122:79
  n143_o <= as (89 downto 75);
  -- vhdl_source/cordic.vhdl:122:91
  n144_o <= cs (89 downto 75);
  -- vhdl_source/cordic.vhdl:123:79
  n145_o <= xs (101 downto 85);
  -- vhdl_source/cordic.vhdl:123:91
  n146_o <= ys (101 downto 85);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n5_stagex_n147 <= gen1_n5_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n5_stagex_n148 <= gen1_n5_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n5_stagex_n149 <= gen1_n5_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n5_stagex_n150 <= gen1_n5_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n5_stagex_n151 <= gen1_n5_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n5_stagex : entity work.cordic_stage_16_5 port map (
    w => n142_o,
    a => n143_o,
    c => n144_o,
    x => n145_o,
    y => n146_o,
    g => gen1_n5_stagex_g,
    a_out => gen1_n5_stagex_a_out,
    c_out => gen1_n5_stagex_c_out,
    x_out => gen1_n5_stagex_x_out,
    y_out => gen1_n5_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n162_o <= wrap_W (147 downto 124);
  -- vhdl_source/cordic.vhdl:122:79
  n163_o <= as (104 downto 90);
  -- vhdl_source/cordic.vhdl:122:91
  n164_o <= cs (104 downto 90);
  -- vhdl_source/cordic.vhdl:123:79
  n165_o <= xs (118 downto 102);
  -- vhdl_source/cordic.vhdl:123:91
  n166_o <= ys (118 downto 102);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n6_stagex_n167 <= gen1_n6_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n6_stagex_n168 <= gen1_n6_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n6_stagex_n169 <= gen1_n6_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n6_stagex_n170 <= gen1_n6_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n6_stagex_n171 <= gen1_n6_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n6_stagex : entity work.cordic_stage_16_6 port map (
    w => n162_o,
    a => n163_o,
    c => n164_o,
    x => n165_o,
    y => n166_o,
    g => gen1_n6_stagex_g,
    a_out => gen1_n6_stagex_a_out,
    c_out => gen1_n6_stagex_c_out,
    x_out => gen1_n6_stagex_x_out,
    y_out => gen1_n6_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n182_o <= wrap_W (172 downto 148);
  -- vhdl_source/cordic.vhdl:122:79
  n183_o <= as (119 downto 105);
  -- vhdl_source/cordic.vhdl:122:91
  n184_o <= cs (119 downto 105);
  -- vhdl_source/cordic.vhdl:123:79
  n185_o <= xs (135 downto 119);
  -- vhdl_source/cordic.vhdl:123:91
  n186_o <= ys (135 downto 119);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n7_stagex_n187 <= gen1_n7_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n7_stagex_n188 <= gen1_n7_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n7_stagex_n189 <= gen1_n7_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n7_stagex_n190 <= gen1_n7_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n7_stagex_n191 <= gen1_n7_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n7_stagex : entity work.cordic_stage_16_7 port map (
    w => n182_o,
    a => n183_o,
    c => n184_o,
    x => n185_o,
    y => n186_o,
    g => gen1_n7_stagex_g,
    a_out => gen1_n7_stagex_a_out,
    c_out => gen1_n7_stagex_c_out,
    x_out => gen1_n7_stagex_x_out,
    y_out => gen1_n7_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n202_o <= wrap_W (198 downto 173);
  -- vhdl_source/cordic.vhdl:122:79
  n203_o <= as (134 downto 120);
  -- vhdl_source/cordic.vhdl:122:91
  n204_o <= cs (134 downto 120);
  -- vhdl_source/cordic.vhdl:123:79
  n205_o <= xs (152 downto 136);
  -- vhdl_source/cordic.vhdl:123:91
  n206_o <= ys (152 downto 136);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n8_stagex_n207 <= gen1_n8_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n8_stagex_n208 <= gen1_n8_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n8_stagex_n209 <= gen1_n8_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n8_stagex_n210 <= gen1_n8_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n8_stagex_n211 <= gen1_n8_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n8_stagex : entity work.cordic_stage_16_8 port map (
    w => n202_o,
    a => n203_o,
    c => n204_o,
    x => n205_o,
    y => n206_o,
    g => gen1_n8_stagex_g,
    a_out => gen1_n8_stagex_a_out,
    c_out => gen1_n8_stagex_c_out,
    x_out => gen1_n8_stagex_x_out,
    y_out => gen1_n8_stagex_y_out);
  n223_o <= gen1_n8_stagex_n207 & gen1_n7_stagex_n187 & gen1_n6_stagex_n167 & gen1_n5_stagex_n147 & gen1_n4_stagex_n127 & gen1_n3_stagex_n107 & gen1_n2_stagex_n87 & gen1_n1_stagex_n67 & gen1_n0_stagex_n47 & 'Z';
  n225_o <= n31_o & cnotrx_n35 & (14 downto 0 => 'Z');
  n228_o <= 'Z' & cnotry_n21 & cnotr1_n12 & n32_o;
  n229_o <= gen1_n8_stagex_n209 & gen1_n7_stagex_n189 & gen1_n6_stagex_n169 & gen1_n5_stagex_n149 & gen1_n4_stagex_n129 & gen1_n3_stagex_n109 & gen1_n2_stagex_n89 & gen1_n1_stagex_n69 & gen1_n0_stagex_n49 & wrap_C;
  n230_o <= gen1_n8_stagex_n208 & gen1_n7_stagex_n188 & gen1_n6_stagex_n168 & gen1_n5_stagex_n148 & gen1_n4_stagex_n128 & gen1_n3_stagex_n108 & gen1_n2_stagex_n88 & gen1_n1_stagex_n68 & gen1_n0_stagex_n48 & n41_o;
  n231_o <= n18_o & cnotr1_n13;
  n232_o <= gen1_n8_stagex_n210 & gen1_n7_stagex_n190 & gen1_n6_stagex_n170 & gen1_n5_stagex_n150 & gen1_n4_stagex_n130 & gen1_n3_stagex_n110 & gen1_n2_stagex_n90 & gen1_n1_stagex_n70 & gen1_n0_stagex_n50 & n9_o & init_n6;
  n233_o <= gen1_n8_stagex_n211 & gen1_n7_stagex_n191 & gen1_n6_stagex_n171 & gen1_n5_stagex_n151 & gen1_n4_stagex_n131 & gen1_n3_stagex_n111 & gen1_n2_stagex_n91 & gen1_n1_stagex_n71 & gen1_n0_stagex_n51 & wrap_Y;
end rtl;
