// Seed: 685799498
module module_0 (
    input supply1 id_0,
    output wand id_1,
    input wand id_2,
    output supply0 id_3
);
  logic id_5;
  ;
endmodule
module module_1 (
    input  wire  id_0,
    input  tri   id_1,
    input  uwire id_2,
    output wand  id_3
);
  module_0 modCall_1 (
      id_2,
      id_3,
      id_0,
      id_3
  );
  assign modCall_1.id_2 = 0;
  logic id_5;
  ;
endmodule
module module_2 (
    input wire id_0,
    input wor id_1,
    output supply0 id_2,
    output logic id_3,
    input tri1 id_4,
    input tri id_5,
    input supply1 id_6,
    input wire id_7,
    output supply0 id_8
);
  initial id_3 <= -1;
  module_0 modCall_1 (
      id_0,
      id_8,
      id_1,
      id_8
  );
  assign modCall_1.id_1 = 0;
endmodule
