// Seed: 4113482434
module module_0 (
    input supply1 id_0,
    output wor id_1,
    output tri1 id_2,
    output tri id_3
);
  assign id_1 = -1;
  assign module_2.id_3 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd28
) (
    input uwire id_0,
    output supply1 id_1,
    input wire _id_2,
    input wire id_3,
    output wire id_4
);
  integer [id_2 : 1  -  1] id_6 = id_3;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.id_0 = 0;
  always @(id_2 - id_0 or -1) begin : LABEL_0
    id_6 = id_3;
  end
endmodule
module module_2 (
    input tri0 id_0,
    input tri1 id_1,
    input wand id_2,
    output supply0 id_3,
    output wand id_4,
    inout tri0 id_5,
    input wire id_6
);
  assign id_3 = id_1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5,
      id_3
  );
endmodule
