xrun(64): 24.03-s007: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
TOOL:	xrun(64)	24.03-s007: Started on Jul 30, 2025 at 14:04:40 EEST
xrun
	-sv
	control.sv
	test_control.sv
Loading snapshot worklib.testbench:sv .................... Done
xcelium> source /usr/cadence/installs/xcelium/XCELIUM2403/tools/xcelium/files/xmsimrc
xcelium> run
~~~ Starting FSM test...
Time 5 | opcode = 000 | State: mem_rd=0 load_ir=0 halt=0 inc_pc=0 load_ac=0 load_pc=0 mem_wr=0
Time 15 | opcode = 000 | State: mem_rd=0 load_ir=0 halt=0 inc_pc=0 load_ac=0 load_pc=0 mem_wr=0
Time 25 | opcode = 000 | State: mem_rd=1 load_ir=0 halt=0 inc_pc=0 load_ac=0 load_pc=0 mem_wr=0
Time 35 | opcode = 000 | State: mem_rd=1 load_ir=1 halt=0 inc_pc=0 load_ac=0 load_pc=0 mem_wr=0
Time 45 | opcode = 000 | State: mem_rd=0 load_ir=0 halt=0 inc_pc=0 load_ac=0 load_pc=0 mem_wr=0
Time 55 | opcode = 000 | State: mem_rd=0 load_ir=0 halt=0 inc_pc=1 load_ac=0 load_pc=0 mem_wr=0
Time 65 | opcode = 000 | State: mem_rd=1 load_ir=0 halt=0 inc_pc=0 load_ac=0 load_pc=0 mem_wr=0
Time 75 | opcode = 000 | State: mem_rd=1 load_ir=0 halt=0 inc_pc=0 load_ac=1 load_pc=0 mem_wr=0
Time 85 | opcode = 000 | State: mem_rd=1 load_ir=0 halt=0 inc_pc=0 load_ac=1 load_pc=0 mem_wr=0
Testing JMP at time                   86
Time 95 | opcode = 101 | State: mem_rd=0 load_ir=0 halt=0 inc_pc=0 load_ac=0 load_pc=0 mem_wr=0
Time 105 | opcode = 101 | State: mem_rd=1 load_ir=0 halt=0 inc_pc=0 load_ac=0 load_pc=0 mem_wr=0
Time 115 | opcode = 101 | State: mem_rd=1 load_ir=1 halt=0 inc_pc=0 load_ac=0 load_pc=0 mem_wr=0
Time 125 | opcode = 101 | State: mem_rd=0 load_ir=0 halt=0 inc_pc=0 load_ac=0 load_pc=0 mem_wr=0
Time 135 | opcode = 101 | State: mem_rd=0 load_ir=0 halt=0 inc_pc=1 load_ac=0 load_pc=0 mem_wr=0
Time 145 | opcode = 101 | State: mem_rd=0 load_ir=0 halt=0 inc_pc=0 load_ac=0 load_pc=0 mem_wr=0
Time 155 | opcode = 101 | State: mem_rd=0 load_ir=0 halt=0 inc_pc=0 load_ac=0 load_pc=1 mem_wr=0
Time 165 | opcode = 101 | State: mem_rd=0 load_ir=0 halt=0 inc_pc=1 load_ac=0 load_pc=1 mem_wr=0
Testing SKZ with zero=1 at time                  166
Time 175 | opcode = 110 | State: mem_rd=0 load_ir=0 halt=0 inc_pc=0 load_ac=0 load_pc=0 mem_wr=0
Time 185 | opcode = 110 | State: mem_rd=1 load_ir=0 halt=0 inc_pc=0 load_ac=0 load_pc=0 mem_wr=0
Time 195 | opcode = 110 | State: mem_rd=1 load_ir=1 halt=0 inc_pc=0 load_ac=0 load_pc=0 mem_wr=0
Time 205 | opcode = 110 | State: mem_rd=0 load_ir=0 halt=0 inc_pc=0 load_ac=0 load_pc=0 mem_wr=0
Time 215 | opcode = 110 | State: mem_rd=0 load_ir=0 halt=0 inc_pc=1 load_ac=0 load_pc=0 mem_wr=0
Time 225 | opcode = 110 | State: mem_rd=0 load_ir=0 halt=0 inc_pc=0 load_ac=0 load_pc=0 mem_wr=0
Time 235 | opcode = 110 | State: mem_rd=0 load_ir=0 halt=0 inc_pc=1 load_ac=0 load_pc=0 mem_wr=0
Time 245 | opcode = 110 | State: mem_rd=0 load_ir=0 halt=0 inc_pc=0 load_ac=0 load_pc=0 mem_wr=0
Testing HLT at time                  246
Time 255 | opcode = 111 | State: mem_rd=0 load_ir=0 halt=0 inc_pc=0 load_ac=0 load_pc=0 mem_wr=0
Time 265 | opcode = 111 | State: mem_rd=1 load_ir=0 halt=0 inc_pc=0 load_ac=0 load_pc=0 mem_wr=0
Time 275 | opcode = 111 | State: mem_rd=1 load_ir=1 halt=0 inc_pc=0 load_ac=0 load_pc=0 mem_wr=0
Time 285 | opcode = 111 | State: mem_rd=0 load_ir=0 halt=1 inc_pc=0 load_ac=0 load_pc=0 mem_wr=0
Time 295 | opcode = 111 | State: mem_rd=0 load_ir=0 halt=1 inc_pc=1 load_ac=0 load_pc=0 mem_wr=0
Time 305 | opcode = 111 | State: mem_rd=0 load_ir=0 halt=0 inc_pc=0 load_ac=0 load_pc=0 mem_wr=0
Time 315 | opcode = 111 | State: mem_rd=0 load_ir=0 halt=0 inc_pc=0 load_ac=0 load_pc=0 mem_wr=0
Time 325 | opcode = 111 | State: mem_rd=0 load_ir=0 halt=0 inc_pc=0 load_ac=0 load_pc=0 mem_wr=0
Testing STO at time                  326
Time 335 | opcode = 100 | State: mem_rd=0 load_ir=0 halt=0 inc_pc=0 load_ac=0 load_pc=0 mem_wr=0
Time 345 | opcode = 100 | State: mem_rd=1 load_ir=0 halt=0 inc_pc=0 load_ac=0 load_pc=0 mem_wr=0
Time 355 | opcode = 100 | State: mem_rd=1 load_ir=1 halt=0 inc_pc=0 load_ac=0 load_pc=0 mem_wr=0
Time 365 | opcode = 100 | State: mem_rd=0 load_ir=0 halt=0 inc_pc=0 load_ac=0 load_pc=0 mem_wr=0
Time 375 | opcode = 100 | State: mem_rd=0 load_ir=0 halt=0 inc_pc=1 load_ac=0 load_pc=0 mem_wr=0
Time 385 | opcode = 100 | State: mem_rd=0 load_ir=0 halt=0 inc_pc=0 load_ac=0 load_pc=0 mem_wr=0
Time 395 | opcode = 100 | State: mem_rd=0 load_ir=0 halt=0 inc_pc=0 load_ac=0 load_pc=0 mem_wr=0
Time 405 | opcode = 100 | State: mem_rd=0 load_ir=0 halt=0 inc_pc=0 load_ac=0 load_pc=0 mem_wr=1
FSM test complete.
Simulation complete via $finish(1) at time 405 NS + 0
./test_control.sv:69     $finish;
xcelium> exit
TOOL:	xrun(64)	24.03-s007: Exiting on Jul 30, 2025 at 14:04:40 EEST  (total: 00:00:00)
