#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Oct  4 13:42:59 2023
# Process ID: 11076
# Current directory: C:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10756 C:\Users\ai770741\Documents\TP_Brost\tp1_p2_cor\tp1_p2\tp1_p2.xpr
# Log file: C:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/vivado.log
# Journal file: C:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2\vivado.jou
#-----------------------------------------------------------
start_guopopen_project C:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/tp1_p2.xpr
INFO: [Project 1-313] Project file moved from 'C:/projets/formation_hls/tp1_p2' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/video_vga_7511_zed/zed_board.xdc', nor could it be found using path 'C:/projets/formation_hls/video_vga_7511_zed/zed_board.xdc'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/ai770741/Documents/TP_Brost/esirem/mire', nor could it be found using path 'C:/projets/esirem/mire'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/ai770741/Documents/TP_Brost/esirem/mire'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_mire_0_0

open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 758.465 ; gain = 119.70upupdate_compile_order -fileset sources_update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/ai770741/Documents/TP_Brost/esirem/mire'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/mire/solution1 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/mire/solution1'.
open_bd_design {C:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/tp1_p2.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:module_ref:i2c_sender_adv7511:1.0 - i2c_sender_adv7511_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_5
Adding component instance block -- xilinx.com:hls:mire:1.1 - mire_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Successfully read diagram <design_1> from BD file <C:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/tp1_p2.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1293.578 ; gain = 44.313
export_ip_user_files -of_objects  [get_files C:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/video_vga_7511_zed/zed_board.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/video_vga_7511_zed/zed_board.xdc
add_files -fileset constrs_1 -norecurse C:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/zed_board.xdc
open_bd_design {C:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/tp1_p2.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets mire_0_m_axis_video] [get_bd_nets util_vector_logic_0_Res] [get_bd_nets xlconstant_3_dout] [get_bd_nets btnl_1] [get_bd_nets xlconstant_1_dout] [get_bd_nets xlconstant_2_dout] [get_bd_cells mire_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:mire:1.1 mire_0
endgroup
delete_bd_objs [get_bd_cells mire_0]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/mire/solution1'.
set_property  ip_repo_paths  {c:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/mire/solution1 C:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/mire/solution1/impl/report/vhdl} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/mire/solution1'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/mire/solution1/impl/report/vhdl'. The path is contained within another repository.
set_property  ip_repo_paths  c:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/mire/solution1/impl/report/vhdl [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/mire/solution1/impl/report/vhdl'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/mire/solution1/impl/report/vhdl'.
set_property  ip_repo_paths  c:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/mire/solution1 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/mire/solution1'.
open_bd_design {C:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/tp1_p2.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:mire:1.1 mire_0
endgroup
set_property location {4 965 450} [get_bd_cells mire_0]
set_property location {137 344} [get_bd_ports btnl]
set_property location {20 355} [get_bd_ports btnl]
set_property name sw1 [get_bd_ports btnl]
copy_bd_objs /  [get_bd_ports {sw1}]
set_property location {-29 396} [get_bd_ports sw2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {1 151 338} [get_bd_cells xlconcat_0]
open_bd_design {C:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/tp1_p2.srcs/sources_1/bd/design_1/design_1.bd}
connect_bd_net [get_bd_ports sw1] [get_bd_pins xlconcat_0/In0]
set_property location {15 400} [get_bd_ports sw2]
connect_bd_net [get_bd_ports sw2] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins mire_0/mode_V]
connect_bd_intf_net [get_bd_intf_pins mire_0/m_axis_video] -boundary_type upper [get_bd_intf_pins video_ctrl/video_in_stream]
regenerate_bd_layout
connect_bd_net [get_bd_pins mire_0/ap_start] [get_bd_pins xlconstant_2/dout]
WARNING: [BD 41-1306] The connection to interface pin /mire_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins mire_0/ap_rst_n]
connect_bd_net [get_bd_pins mire_0/ap_clk] [get_bd_pins clk_wiz_0/clk_100]
regenerate_bd_layout
connect_bd_net [get_bd_pins mire_0/hsize_in] [get_bd_pins xlconstant_1/dout]
delete_bd_objs [get_bd_nets xlconstant_2_dout]
connect_bd_net [get_bd_pins xlconstant_3/dout] [get_bd_pins mire_0/ap_start]
WARNING: [BD 41-1306] The connection to interface pin /mire_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins mire_0/vsize_in]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\ai770741\Documents\TP_Brost\tp1_p2_cor\tp1_p2\tp1_p2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/tp1_p2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-927] Following properties on pin /video_ctrl/adv_7511/i2c_sender_adv7511_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : <C:\Users\ai770741\Documents\TP_Brost\tp1_p2_cor\tp1_p2\tp1_p2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/tp1_p2.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/tp1_p2.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/tp1_p2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/adv_7511/i2c_sender_adv7511_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/adv_7511/xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/adv_7511/xlconstant_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mire_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file C:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/tp1_p2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/tp1_p2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/tp1_p2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Oct  4 14:21:54 2023] Launched synth_1...
Run output will be captured here: C:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/tp1_p2.runs/synth_1/runme.log
[Wed Oct  4 14:21:54 2023] Launched impl_1...
Run output will be captured here: C:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/tp1_p2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1696.242 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Oct  4 14:25:54 2023] Launched synth_1...
Run output will be captured here: C:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/tp1_p2.runs/synth_1/runme.log
[Wed Oct  4 14:25:54 2023] Launched impl_1...
Run output will be captured here: C:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/tp1_p2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Oct  4 14:37:37 2023] Launched synth_1...
Run output will be captured here: C:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/tp1_p2.runs/synth_1/runme.log
[Wed Oct  4 14:37:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/tp1_p2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-06:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2261.730 ; gain = 3.492
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248553076
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3507.719 ; gain = 1245.988
set_property PROGRAM.FILE {C:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/tp1_p2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/tp1_p2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  4 15:06:35 2023...
