<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int')">memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int<img src="fx.gif" class="icon"></a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/mem/memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int.sv')">/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/mem/memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2430.html#inst_tag_179606"  onclick="showContent('inst_tag_179606')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_17<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2430.html#inst_tag_179607"  onclick="showContent('inst_tag_179607')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_18<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2430.html#inst_tag_179608"  onclick="showContent('inst_tag_179608')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_19<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2430.html#inst_tag_179609"  onclick="showContent('inst_tag_179609')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_20<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2430.html#inst_tag_179610"  onclick="showContent('inst_tag_179610')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_21<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2430.html#inst_tag_179611"  onclick="showContent('inst_tag_179611')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_22<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2430.html#inst_tag_179612"  onclick="showContent('inst_tag_179612')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_23<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2430.html#inst_tag_179613"  onclick="showContent('inst_tag_179613')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_24<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2430.html#inst_tag_179614"  onclick="showContent('inst_tag_179614')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_25<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2430.html#inst_tag_179615"  onclick="showContent('inst_tag_179615')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_26<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2430.html#inst_tag_179616"  onclick="showContent('inst_tag_179616')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_27<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2430.html#inst_tag_179617"  onclick="showContent('inst_tag_179617')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_28<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2430.html#inst_tag_179618"  onclick="showContent('inst_tag_179618')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_29<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2430.html#inst_tag_179619"  onclick="showContent('inst_tag_179619')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_30<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2430.html#inst_tag_179620"  onclick="showContent('inst_tag_179620')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_31<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2430.html#inst_tag_179621"  onclick="showContent('inst_tag_179621')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.dynamo_sram_wcb.vl_wr_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int_top_32<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2430.html" >memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int<img src="fx.gif" class="icon"></a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="wht"><td class="lf">TOTAL</td><td></td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>141</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>149</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>157</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>165</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>173</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>181</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>195</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>218</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
140                       begin
141        <font color = "grey">excluded     </font>    case (bist_en_int) // synopsys infer_mux infer_mux_override 
142        <font color = "grey">excluded     </font>      1'b1 : bmux_dataWR = t_dataWR;
143        <font color = "grey">excluded     </font>      default : bmux_dataWR = DI;
144                         endcase
145                       end
146                     
147                     always_comb
148                       begin
149        <font color = "grey">excluded     </font>    case (bist_en_int) // synopsys infer_mux infer_mux_override 
150        <font color = "grey">excluded     </font>      1'b1 : bmux_weWR = t_weWR;
151        <font color = "grey">excluded     </font>      default : bmux_weWR = CE_N_W;
152                         endcase
153                       end
154                     
155                     always_comb
156                       begin
157        <font color = "grey">excluded     </font>    case (bist_en_int) // synopsys infer_mux infer_mux_override 
158        <font color = "grey">excluded     </font>      1'b1 : bmux_wemWR = t_wemWR;
159        <font color = "grey">excluded     </font>      default : bmux_wemWR = BWE_N;
160                         endcase
161                       end
162                     
163                     always_comb
164                       begin
165        <font color = "grey">excluded     </font>    case (bist_en_int) // synopsys infer_mux infer_mux_override 
166        <font color = "grey">excluded     </font>      1'b1 : bmux_addrRD = t_addrRD;
167        <font color = "grey">excluded     </font>      default : bmux_addrRD = A_R;
168                         endcase
169                       end
170                     
171                     always_comb
172                       begin
173        <font color = "grey">excluded     </font>    case (bist_en_int) // synopsys infer_mux infer_mux_override 
174        <font color = "grey">excluded     </font>      1'b1 : bmux_addrWR = t_addrWR;
175        <font color = "grey">excluded     </font>      default : bmux_addrWR = A_W;
176                         endcase
177                       end
178                     
179                     always_comb
180                       begin
181        <font color = "grey">excluded     </font>    case (bist_en_int) // synopsys infer_mux infer_mux_override 
182        <font color = "grey">excluded     </font>      1'b1 : bmux_reRD = t_reRD;
183        <font color = "grey">excluded     </font>      default : bmux_reRD = CE_N_R;
184                         endcase
185                       end
186                     
187                     assign bist_en_int = biste_r;
188                     assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
189                     assign wr_tclk_en_int = !scan_mode;
190                     assign swt_en_int = scan_mode;
191                     assign scan_mode = dm0 | dm1 | dm2;
192                     
193                     always_comb
194                       begin
195        <font color = "grey">excluded     </font>    case (swt_en_int) // synopsys infer_mux infer_mux_override 
196        <font color = "grey">excluded     </font>      1'b1 : wt_mux_outRD = swtRD_r;
197        <font color = "grey">excluded     </font>      default : wt_mux_outRD = mem_data_outRD;
198                         endcase
199                       end
200                     
201                     assign swtRD_nxt = bmux_dataWR ^ bmux_wemWR;
202                     assign DO = wt_mux_outRD;
203                     assign mem_data_outRD = int_DO;
204                     assign tdc2bits_captRD = tdc2bits &amp; {1{capt_enRD}};
205                     assign tdcRD = {36 {tdc2bits_captRD}};
206                     assign capt_inRD = wt_mux_outRD;
207                     
208                     memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_preserved_and #(.width(72)) U_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_preserved_andRD (
209                                           .and_in1 (capt_inRD),      // Data Input
210                                           .and_in2 (capt_enRD),      // Capture Enable
211                                           .and_out (gated_capt_outRD) // Data Output
212                                         );
213                     
214                     
215                     assign err_data_out = (gated_capt_outRD ^ tdcRD);
216                     
217                     always_ff @(posedge CLK_R_int_vl_muxed or negedge rst_sms)
218        <font color = "grey">excluded     </font>  if (!rst_sms)
219                         begin
220        <font color = "grey">excluded     </font>      swtRD_r &lt;=  72'd0;
221                         end
222        <font color = "grey">excluded     </font>  else if (scan_mode)
223                         begin
224        <font color = "grey">excluded     </font>      swtRD_r &lt;=  swtRD_nxt;
225                         end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2430.html" >memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int<img src="fx.gif" class="icon"></a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="wht"><td class="lf">Conditions</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       188
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td class="lf">Excluded</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2430.html" >memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int<img src="fx.gif" class="icon"></a><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>rst_sms</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsWR[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>t_weWR</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[7:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbRD</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbRD</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbWR</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbWR</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>t_reRD</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enRD[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>A_R[9:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>A_W[9:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>BWE_N[71:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_R</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_W</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_R</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_W</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>DI[71:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>int_DO[71:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[71:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_R[9:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_W[9:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BWE_N[71:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_R</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_W</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_R_int</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_W_int</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI[71:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>DO[71:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2430.html" >memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int<img src="fx.gif" class="icon"></a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="wht">
<td>Branches</td>
<td></td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="wht">
<td>TERNARY</td>
<td class="rt">188</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="wht">
<td>CASE</td>
<td class="rt">141</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="wht">
<td>CASE</td>
<td class="rt">149</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="wht">
<td>CASE</td>
<td class="rt">157</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="wht">
<td>CASE</td>
<td class="rt">165</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="wht">
<td>CASE</td>
<td class="rt">173</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="wht">
<td>CASE</td>
<td class="rt">181</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="wht">
<td>CASE</td>
<td class="rt">195</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="wht">
<td>IF</td>
<td class="rt">218</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
188        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "grey">==> (Excluded)</font>  
                                          <font color = "grey">==> (Excluded)</font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>1</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
142              1'b1 : bmux_dataWR = t_dataWR;
           <font color = "grey">      ==> (Excluded)</font>
143              default : bmux_dataWR = DI;
           <font color = "grey">      ==> (Excluded)</font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>1'b1 </td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>default</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
149            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
150              1'b1 : bmux_weWR = t_weWR;
           <font color = "grey">      ==> (Excluded)</font>
151              default : bmux_weWR = CE_N_W;
           <font color = "grey">      ==> (Excluded)</font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>1'b1 </td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>default</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
157            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
158              1'b1 : bmux_wemWR = t_wemWR;
           <font color = "grey">      ==> (Excluded)</font>
159              default : bmux_wemWR = BWE_N;
           <font color = "grey">      ==> (Excluded)</font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>1'b1 </td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>default</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
165            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
166              1'b1 : bmux_addrRD = t_addrRD;
           <font color = "grey">      ==> (Excluded)</font>
167              default : bmux_addrRD = A_R;
           <font color = "grey">      ==> (Excluded)</font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>1'b1 </td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>default</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
173            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
174              1'b1 : bmux_addrWR = t_addrWR;
           <font color = "grey">      ==> (Excluded)</font>
175              default : bmux_addrWR = A_W;
           <font color = "grey">      ==> (Excluded)</font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>1'b1 </td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>default</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
181            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
182              1'b1 : bmux_reRD = t_reRD;
           <font color = "grey">      ==> (Excluded)</font>
183              default : bmux_reRD = CE_N_R;
           <font color = "grey">      ==> (Excluded)</font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>1'b1 </td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>default</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195            case (swt_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "green">-1-</font>  
196              1'b1 : wt_mux_outRD = swtRD_r;
           <font color = "grey">      ==> (Excluded)</font>
197              default : wt_mux_outRD = mem_data_outRD;
           <font color = "grey">      ==> (Excluded)</font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>1'b1 </td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>default</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
218          if (!rst_sms)
             <font color = "red">-1-</font>  
219            begin
220              swtRD_r <=  72'd0;
           <font color = "grey">      ==> (Excluded)</font>
221            end
222          else if (scan_mode)
                  <font color = "red">-2-</font>  
223            begin
224              swtRD_r <=  swtRD_nxt;
           <font color = "grey">      ==> (Excluded)</font>
225            end
               MISSING_ELSE
           <font color = "grey">    ==> (Excluded)</font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>0</td>
<td align=center>1</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>0</td>
<td align=center>0</td>
<td>Excluded</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="tag_memss_wrap_dti_2pr_tm16ffcll_576x72_t4bw2x_m_hc_1_int">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
