
PiLOT_sb_MSS_CM3_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .vector_table 00000190  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .boot_code    00000330  20000190  20000190  00008190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0000a7a0  200004c0  200004c0  000084c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .data         00000350  2000ac60  2000ac60  00012c60  2**4
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00001290  2000afb0  2000afb0  00012fb0  2**4
                  ALLOC
  5 .heap         00002dc0  2000c240  2000c240  00012fb0  2**4
                  ALLOC
  6 .stack        00001000  2000f000  2000f000  00012fb0  2**4
                  ALLOC
  7 .comment      0000045e  00000000  00000000  00012fb0  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000e70  00000000  00000000  0001340e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubnames 0000267c  00000000  00000000  0001427e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   000167be  00000000  00000000  000168fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000029ef  00000000  00000000  0002d0b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000da57  00000000  00000000  0002faa7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  000030bc  00000000  00000000  0003d500  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00005862  00000000  00000000  000405bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    000051a1  00000000  00000000  00045e1e  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macinfo 000c2d86  00000000  00000000  0004afbf  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .ARM.attributes 00000025  00000000  00000000  0010dd45  2**0
                  CONTENTS, READONLY
 18 .debug_ranges 00000e58  00000000  00000000  0010dd6a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .vector_table:

20000000 <__vector_table_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000191 	.word	0x20000191
20000008:	2000037f 	.word	0x2000037f
2000000c:	20000381 	.word	0x20000381
20000010:	20000383 	.word	0x20000383
20000014:	20000385 	.word	0x20000385
20000018:	20000387 	.word	0x20000387
	...
2000002c:	20000389 	.word	0x20000389
20000030:	2000038b 	.word	0x2000038b
20000034:	00000000 	.word	0x00000000
20000038:	2000038d 	.word	0x2000038d
2000003c:	2000038f 	.word	0x2000038f
20000040:	20000391 	.word	0x20000391
20000044:	20000393 	.word	0x20000393
20000048:	200071bd 	.word	0x200071bd
2000004c:	200071e1 	.word	0x200071e1
20000050:	20000399 	.word	0x20000399
20000054:	2000039b 	.word	0x2000039b
20000058:	2000039d 	.word	0x2000039d
2000005c:	2000039f 	.word	0x2000039f
20000060:	200003a1 	.word	0x200003a1
20000064:	200003a3 	.word	0x200003a3
20000068:	2000516d 	.word	0x2000516d
2000006c:	20005191 	.word	0x20005191
20000070:	200003a9 	.word	0x200003a9
20000074:	200003ab 	.word	0x200003ab
20000078:	200003ad 	.word	0x200003ad
2000007c:	200003af 	.word	0x200003af
20000080:	200003b1 	.word	0x200003b1
20000084:	200003b3 	.word	0x200003b3
20000088:	200003b5 	.word	0x200003b5
2000008c:	2000a269 	.word	0x2000a269
20000090:	200003b9 	.word	0x200003b9
20000094:	200003bb 	.word	0x200003bb
20000098:	200003bd 	.word	0x200003bd
2000009c:	200003bf 	.word	0x200003bf
200000a0:	200003c1 	.word	0x200003c1
200000a4:	200003c3 	.word	0x200003c3
200000a8:	200003c5 	.word	0x200003c5
200000ac:	200003c7 	.word	0x200003c7
200000b0:	200003c9 	.word	0x200003c9
200000b4:	200003cb 	.word	0x200003cb
200000b8:	200003cd 	.word	0x200003cd
200000bc:	200003cf 	.word	0x200003cf
200000c0:	200003d1 	.word	0x200003d1
200000c4:	200003d3 	.word	0x200003d3
200000c8:	20002225 	.word	0x20002225
200000cc:	20002239 	.word	0x20002239
200000d0:	2000224d 	.word	0x2000224d
200000d4:	20002261 	.word	0x20002261
200000d8:	20002275 	.word	0x20002275
200000dc:	20002281 	.word	0x20002281
200000e0:	2000228d 	.word	0x2000228d
200000e4:	20002299 	.word	0x20002299
200000e8:	200003e5 	.word	0x200003e5
200000ec:	200003e7 	.word	0x200003e7
200000f0:	200003e9 	.word	0x200003e9
200000f4:	200003eb 	.word	0x200003eb
200000f8:	200003ed 	.word	0x200003ed
200000fc:	200003ef 	.word	0x200003ef
20000100:	200003f1 	.word	0x200003f1
20000104:	200003f3 	.word	0x200003f3
20000108:	200003f5 	.word	0x200003f5
2000010c:	20002831 	.word	0x20002831
20000110:	200003f9 	.word	0x200003f9
20000114:	20002895 	.word	0x20002895
20000118:	200003fd 	.word	0x200003fd
2000011c:	200003ff 	.word	0x200003ff
20000120:	20000401 	.word	0x20000401
20000124:	20000403 	.word	0x20000403
20000128:	20000405 	.word	0x20000405
2000012c:	20000407 	.word	0x20000407
20000130:	20000409 	.word	0x20000409
20000134:	2000040b 	.word	0x2000040b
20000138:	2000040d 	.word	0x2000040d
2000013c:	2000040f 	.word	0x2000040f
20000140:	20000411 	.word	0x20000411
20000144:	20000413 	.word	0x20000413
20000148:	20000415 	.word	0x20000415
2000014c:	20000417 	.word	0x20000417
20000150:	20000419 	.word	0x20000419
20000154:	2000041b 	.word	0x2000041b
20000158:	2000041d 	.word	0x2000041d
2000015c:	2000041f 	.word	0x2000041f
20000160:	20000421 	.word	0x20000421
20000164:	20000423 	.word	0x20000423
20000168:	20000425 	.word	0x20000425
2000016c:	20000427 	.word	0x20000427
20000170:	20000429 	.word	0x20000429
20000174:	2000042b 	.word	0x2000042b
20000178:	2000042d 	.word	0x2000042d
2000017c:	2000042f 	.word	0x2000042f
20000180:	20000431 	.word	0x20000431
20000184:	20000433 	.word	0x20000433
	...

Disassembly of section .boot_code:

20000190 <Reset_Handler>:
20000190:	f04f 0b00 	mov.w	fp, #0
20000194:	f8df 02be 	ldr.w	r0, [pc, #702]	; 20000456 <SF2_MDDR_MODE_CR>
20000198:	6800      	ldr	r0, [r0, #0]
2000019a:	f8df 12b6 	ldr.w	r1, [pc, #694]	; 20000452 <SF2_EDAC_CR>
2000019e:	6809      	ldr	r1, [r1, #0]
200001a0:	f001 0103 	and.w	r1, r1, #3
200001a4:	f000 001c 	and.w	r0, r0, #28
200001a8:	2814      	cmp	r0, #20
200001aa:	d101      	bne.n	200001b0 <check_esram_edac>
200001ac:	f04b 0b02 	orr.w	fp, fp, #2

200001b0 <check_esram_edac>:
200001b0:	2900      	cmp	r1, #0
200001b2:	d001      	beq.n	200001b8 <check_stack_init>
200001b4:	f04b 0b01 	orr.w	fp, fp, #1

200001b8 <check_stack_init>:
200001b8:	f1bb 0f00 	cmp.w	fp, #0
200001bc:	d005      	beq.n	200001ca <system_init>

200001be <clear_stack>:
200001be:	48a7      	ldr	r0, [pc, #668]	; (2000045c <SF2_MDDR_MODE_CR+0x6>)
200001c0:	49a7      	ldr	r1, [pc, #668]	; (20000460 <SF2_MDDR_MODE_CR+0xa>)
200001c2:	f8df 2272 	ldr.w	r2, [pc, #626]	; 20000436 <RAM_INIT_PATTERN>
200001c6:	f000 f89f 	bl	20000308 <fill_memory>

200001ca <system_init>:
200001ca:	48a6      	ldr	r0, [pc, #664]	; (20000464 <SF2_MDDR_MODE_CR+0xe>)
200001cc:	4780      	blx	r0
200001ce:	f00b 0a02 	and.w	sl, fp, #2
200001d2:	f1ba 0f00 	cmp.w	sl, #0
200001d6:	d00c      	beq.n	200001f2 <remap_memory>
200001d8:	f8df 026e 	ldr.w	r0, [pc, #622]	; 2000044a <SF2_DDRB_NB_SIZE>
200001dc:	f8df 126e 	ldr.w	r1, [pc, #622]	; 2000044e <SF2_DDRB_CR>
200001e0:	6802      	ldr	r2, [r0, #0]
200001e2:	680b      	ldr	r3, [r1, #0]
200001e4:	b40f      	push	{r0, r1, r2, r3}
200001e6:	f04f 0200 	mov.w	r2, #0
200001ea:	f04f 03ff 	mov.w	r3, #255	; 0xff
200001ee:	6002      	str	r2, [r0, #0]
200001f0:	600b      	str	r3, [r1, #0]

200001f2 <remap_memory>:
200001f2:	489d      	ldr	r0, [pc, #628]	; (20000468 <SF2_MDDR_MODE_CR+0x12>)
200001f4:	4a9d      	ldr	r2, [pc, #628]	; (2000046c <SF2_MDDR_MODE_CR+0x16>)
200001f6:	4b9e      	ldr	r3, [pc, #632]	; (20000470 <SF2_MDDR_MODE_CR+0x1a>)
200001f8:	2802      	cmp	r0, #2
200001fa:	d108      	bne.n	2000020e <check_esram_remap>
200001fc:	f8df 123e 	ldr.w	r1, [pc, #574]	; 2000043e <SF2_ESRAM_CR>
20000200:	600a      	str	r2, [r1, #0]
20000202:	f8df 1242 	ldr.w	r1, [pc, #578]	; 20000446 <SF2_ENVM_REMAP_CR>
20000206:	600a      	str	r2, [r1, #0]
20000208:	f8df 1236 	ldr.w	r1, [pc, #566]	; 20000442 <SF2_DDR_CR>
2000020c:	600b      	str	r3, [r1, #0]

2000020e <check_esram_remap>:
2000020e:	2801      	cmp	r0, #1
20000210:	d108      	bne.n	20000224 <check_mirrored_nvm>
20000212:	f8df 122e 	ldr.w	r1, [pc, #558]	; 20000442 <SF2_DDR_CR>
20000216:	600a      	str	r2, [r1, #0]
20000218:	f8df 122a 	ldr.w	r1, [pc, #554]	; 20000446 <SF2_ENVM_REMAP_CR>
2000021c:	600a      	str	r2, [r1, #0]
2000021e:	f8df 121e 	ldr.w	r1, [pc, #542]	; 2000043e <SF2_ESRAM_CR>
20000222:	600b      	str	r3, [r1, #0]

20000224 <check_mirrored_nvm>:
20000224:	4893      	ldr	r0, [pc, #588]	; (20000474 <SF2_MDDR_MODE_CR+0x1e>)
20000226:	2800      	cmp	r0, #0
20000228:	d109      	bne.n	2000023e <copy_data>
2000022a:	4893      	ldr	r0, [pc, #588]	; (20000478 <SF2_MDDR_MODE_CR+0x22>)
2000022c:	4993      	ldr	r1, [pc, #588]	; (2000047c <SF2_MDDR_MODE_CR+0x26>)
2000022e:	4a94      	ldr	r2, [pc, #592]	; (20000480 <SF2_MDDR_MODE_CR+0x2a>)
20000230:	f000 f832 	bl	20000298 <block_copy>

20000234 <copy_text>:
20000234:	4893      	ldr	r0, [pc, #588]	; (20000484 <SF2_MDDR_MODE_CR+0x2e>)
20000236:	4994      	ldr	r1, [pc, #592]	; (20000488 <SF2_MDDR_MODE_CR+0x32>)
20000238:	4a94      	ldr	r2, [pc, #592]	; (2000048c <SF2_MDDR_MODE_CR+0x36>)
2000023a:	f000 f82d 	bl	20000298 <block_copy>

2000023e <copy_data>:
2000023e:	4894      	ldr	r0, [pc, #592]	; (20000490 <SF2_MDDR_MODE_CR+0x3a>)
20000240:	4994      	ldr	r1, [pc, #592]	; (20000494 <SF2_MDDR_MODE_CR+0x3e>)
20000242:	4a95      	ldr	r2, [pc, #596]	; (20000498 <SF2_MDDR_MODE_CR+0x42>)
20000244:	f000 f828 	bl	20000298 <block_copy>

20000248 <clear_bss>:
20000248:	4894      	ldr	r0, [pc, #592]	; (2000049c <SF2_MDDR_MODE_CR+0x46>)
2000024a:	4995      	ldr	r1, [pc, #596]	; (200004a0 <SF2_MDDR_MODE_CR+0x4a>)
2000024c:	f8df 21e6 	ldr.w	r2, [pc, #486]	; 20000436 <RAM_INIT_PATTERN>
20000250:	f000 f85a 	bl	20000308 <fill_memory>

20000254 <clear_heap>:
20000254:	f1bb 0f00 	cmp.w	fp, #0
20000258:	d012      	beq.n	20000280 <call_glob_ctor>
2000025a:	4892      	ldr	r0, [pc, #584]	; (200004a4 <SF2_MDDR_MODE_CR+0x4e>)
2000025c:	4992      	ldr	r1, [pc, #584]	; (200004a8 <SF2_MDDR_MODE_CR+0x52>)
2000025e:	f8df 21da 	ldr.w	r2, [pc, #474]	; 2000043a <HEAP_INIT_PATTERN>
20000262:	f000 f851 	bl	20000308 <fill_memory>
20000266:	f00b 0a02 	and.w	sl, fp, #2
2000026a:	f1ba 0f00 	cmp.w	sl, #0
2000026e:	d007      	beq.n	20000280 <call_glob_ctor>
20000270:	bc0f      	pop	{r0, r1, r2, r3}
20000272:	6002      	str	r2, [r0, #0]
20000274:	600b      	str	r3, [r1, #0]
20000276:	bf00      	nop
20000278:	f3af 8000 	nop.w
2000027c:	f3af 8000 	nop.w

20000280 <call_glob_ctor>:
20000280:	f8df 0228 	ldr.w	r0, [pc, #552]	; 200004ac <SF2_MDDR_MODE_CR+0x56>
20000284:	f20f 0e03 	addw	lr, pc, #3
20000288:	4700      	bx	r0

2000028a <branch_to_main>:
2000028a:	f04f 0000 	mov.w	r0, #0
2000028e:	f04f 0100 	mov.w	r1, #0
20000292:	f8df f21c 	ldr.w	pc, [pc, #540]	; 200004b0 <SF2_MDDR_MODE_CR+0x5a>

20000296 <ExitLoop>:
20000296:	e7fe      	b.n	20000296 <ExitLoop>

20000298 <block_copy>:
20000298:	e92d 41f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, lr}
2000029c:	4288      	cmp	r0, r1
2000029e:	d025      	beq.n	200002ec <block_copy_exit>
200002a0:	ebb2 0201 	subs.w	r2, r2, r1
200002a4:	d500      	bpl.n	200002a8 <block_copy_address_ok>
200002a6:	e7fe      	b.n	200002a6 <block_copy+0xe>

200002a8 <block_copy_address_ok>:
200002a8:	ea40 0301 	orr.w	r3, r0, r1
200002ac:	f013 0303 	ands.w	r3, r3, #3
200002b0:	d002      	beq.n	200002b8 <block_copy_continue>

200002b2 <block_copy_byte_copy>:
200002b2:	f000 f81d 	bl	200002f0 <block_copy_byte>
200002b6:	e019      	b.n	200002ec <block_copy_exit>

200002b8 <block_copy_continue>:
200002b8:	f04f 0300 	mov.w	r3, #0
200002bc:	4690      	mov	r8, r2
200002be:	1112      	asrs	r2, r2, #4
200002c0:	d0f7      	beq.n	200002b2 <block_copy_byte_copy>

200002c2 <block_copy_loop>:
200002c2:	429a      	cmp	r2, r3
200002c4:	bf1c      	itt	ne
200002c6:	c8f0      	ldmiane	r0!, {r4, r5, r6, r7}
200002c8:	c1f0      	stmiane	r1!, {r4, r5, r6, r7}
200002ca:	f103 0301 	add.w	r3, r3, #1
200002ce:	d1f8      	bne.n	200002c2 <block_copy_loop>
200002d0:	f008 080f 	and.w	r8, r8, #15
200002d4:	f1b8 0f00 	cmp.w	r8, #0
200002d8:	d008      	beq.n	200002ec <block_copy_exit>

200002da <copy_spare_bytes>:
200002da:	7804      	ldrb	r4, [r0, #0]
200002dc:	700c      	strb	r4, [r1, #0]
200002de:	f100 0001 	add.w	r0, r0, #1
200002e2:	f101 0101 	add.w	r1, r1, #1
200002e6:	f1b8 0801 	subs.w	r8, r8, #1
200002ea:	d1f6      	bne.n	200002da <copy_spare_bytes>

200002ec <block_copy_exit>:
200002ec:	e8bd 81f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, pc}

200002f0 <block_copy_byte>:
200002f0:	b508      	push	{r3, lr}
200002f2:	f04f 0300 	mov.w	r3, #0

200002f6 <block_copy_byte_loop>:
200002f6:	7803      	ldrb	r3, [r0, #0]
200002f8:	700b      	strb	r3, [r1, #0]
200002fa:	f100 0001 	add.w	r0, r0, #1
200002fe:	f101 0101 	add.w	r1, r1, #1
20000302:	3a01      	subs	r2, #1
20000304:	d1f7      	bne.n	200002f6 <block_copy_byte_loop>
20000306:	bd08      	pop	{r3, pc}

20000308 <fill_memory>:
20000308:	4288      	cmp	r0, r1
2000030a:	d037      	beq.n	2000037c <fill_memory_exit>
2000030c:	f000 0603 	and.w	r6, r0, #3
20000310:	2e00      	cmp	r6, #0
20000312:	d014      	beq.n	2000033e <fill_memory_end_start>
20000314:	f04f 0504 	mov.w	r5, #4
20000318:	eba5 0406 	sub.w	r4, r5, r6
2000031c:	f04f 0708 	mov.w	r7, #8
20000320:	fb07 f806 	mul.w	r8, r7, r6
20000324:	4691      	mov	r9, r2
20000326:	fa69 f908 	ror.w	r9, r9, r8

2000032a <fill_memory_spare_bytes_start>:
2000032a:	2c00      	cmp	r4, #0
2000032c:	d007      	beq.n	2000033e <fill_memory_end_start>
2000032e:	f880 9000 	strb.w	r9, [r0]
20000332:	fa69 f907 	ror.w	r9, r9, r7
20000336:	f100 0001 	add.w	r0, r0, #1
2000033a:	3c01      	subs	r4, #1
2000033c:	e7f5      	b.n	2000032a <fill_memory_spare_bytes_start>

2000033e <fill_memory_end_start>:
2000033e:	f04f 0600 	mov.w	r6, #0
20000342:	460f      	mov	r7, r1
20000344:	1a09      	subs	r1, r1, r0
20000346:	4688      	mov	r8, r1
20000348:	1109      	asrs	r1, r1, #4
2000034a:	4691      	mov	r9, r2
2000034c:	4614      	mov	r4, r2
2000034e:	4615      	mov	r5, r2
20000350:	42b1      	cmp	r1, r6
20000352:	d006      	beq.n	20000362 <fill_memory_spare_bytes_end>

20000354 <fill_memory_loop>:
20000354:	bf18      	it	ne
20000356:	e8a0 0234 	stmiane.w	r0!, {r2, r4, r5, r9}
2000035a:	f106 0601 	add.w	r6, r6, #1
2000035e:	42b1      	cmp	r1, r6
20000360:	d1f8      	bne.n	20000354 <fill_memory_loop>

20000362 <fill_memory_spare_bytes_end>:
20000362:	f008 080f 	and.w	r8, r8, #15

20000366 <fill_memory_spare_end_loop>:
20000366:	f1b8 0f00 	cmp.w	r8, #0
2000036a:	d007      	beq.n	2000037c <fill_memory_exit>
2000036c:	7002      	strb	r2, [r0, #0]
2000036e:	ea4f 2232 	mov.w	r2, r2, ror #8
20000372:	f100 0001 	add.w	r0, r0, #1
20000376:	f1b8 0801 	subs.w	r8, r8, #1
2000037a:	e7f4      	b.n	20000366 <fill_memory_spare_end_loop>

2000037c <fill_memory_exit>:
2000037c:	4770      	bx	lr

2000037e <NMI_Handler>:
2000037e:	e7fe      	b.n	2000037e <NMI_Handler>

20000380 <HardFault_Handler>:
20000380:	e7fe      	b.n	20000380 <HardFault_Handler>

20000382 <MemManage_Handler>:
20000382:	e7fe      	b.n	20000382 <MemManage_Handler>

20000384 <BusFault_Handler>:
20000384:	e7fe      	b.n	20000384 <BusFault_Handler>

20000386 <UsageFault_Handler>:
20000386:	e7fe      	b.n	20000386 <UsageFault_Handler>

20000388 <SVC_Handler>:
20000388:	e7fe      	b.n	20000388 <SVC_Handler>

2000038a <DebugMon_Handler>:
2000038a:	e7fe      	b.n	2000038a <DebugMon_Handler>

2000038c <PendSV_Handler>:
2000038c:	e7fe      	b.n	2000038c <PendSV_Handler>

2000038e <SysTick_Handler>:
2000038e:	e7fe      	b.n	2000038e <SysTick_Handler>

20000390 <WdogWakeup_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <WdogWakeup_IRQHandler>

20000392 <RTC_Wakeup_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <RTC_Wakeup_IRQHandler>
20000394:	e7fe      	b.n	20000394 <RTC_Wakeup_IRQHandler+0x2>
20000396:	e7fe      	b.n	20000396 <RTC_Wakeup_IRQHandler+0x4>

20000398 <I2C0_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <I2C0_IRQHandler>

2000039a <I2C0_SMBAlert_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <I2C0_SMBAlert_IRQHandler>

2000039c <I2C0_SMBus_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <I2C0_SMBus_IRQHandler>

2000039e <I2C1_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <I2C1_IRQHandler>

200003a0 <I2C1_SMBAlert_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <I2C1_SMBAlert_IRQHandler>

200003a2 <I2C1_SMBus_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <I2C1_SMBus_IRQHandler>
200003a4:	e7fe      	b.n	200003a4 <I2C1_SMBus_IRQHandler+0x2>
200003a6:	e7fe      	b.n	200003a6 <I2C1_SMBus_IRQHandler+0x4>

200003a8 <EthernetMAC_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <EthernetMAC_IRQHandler>

200003aa <DMA_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <DMA_IRQHandler>

200003ac <Timer1_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <Timer1_IRQHandler>

200003ae <Timer2_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <Timer2_IRQHandler>

200003b0 <CAN_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <CAN_IRQHandler>

200003b2 <ENVM0_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ENVM0_IRQHandler>

200003b4 <ENVM1_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ENVM1_IRQHandler>
200003b6:	e7fe      	b.n	200003b6 <ENVM1_IRQHandler+0x2>

200003b8 <USB_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <USB_IRQHandler>

200003ba <USB_DMA_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <USB_DMA_IRQHandler>

200003bc <PLL_Lock_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <PLL_Lock_IRQHandler>

200003be <PLL_LockLost_IRQHandler>:
200003be:	e7fe      	b.n	200003be <PLL_LockLost_IRQHandler>

200003c0 <CommSwitchError_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <CommSwitchError_IRQHandler>

200003c2 <CacheError_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <CacheError_IRQHandler>

200003c4 <DDR_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <DDR_IRQHandler>

200003c6 <HPDMA_Complete_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <HPDMA_Complete_IRQHandler>

200003c8 <HPDMA_Error_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <HPDMA_Error_IRQHandler>

200003ca <ECC_Error_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ECC_Error_IRQHandler>

200003cc <MDDR_IOCalib_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <MDDR_IOCalib_IRQHandler>

200003ce <FAB_PLL_Lock_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <FAB_PLL_Lock_IRQHandler>

200003d0 <FAB_PLL_LockLost_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <FAB_PLL_LockLost_IRQHandler>

200003d2 <FIC64_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <FIC64_IRQHandler>
200003d4:	e7fe      	b.n	200003d4 <FIC64_IRQHandler+0x2>
200003d6:	e7fe      	b.n	200003d6 <FIC64_IRQHandler+0x4>
200003d8:	e7fe      	b.n	200003d8 <FIC64_IRQHandler+0x6>
200003da:	e7fe      	b.n	200003da <FIC64_IRQHandler+0x8>
200003dc:	e7fe      	b.n	200003dc <FIC64_IRQHandler+0xa>
200003de:	e7fe      	b.n	200003de <FIC64_IRQHandler+0xc>
200003e0:	e7fe      	b.n	200003e0 <FIC64_IRQHandler+0xe>
200003e2:	e7fe      	b.n	200003e2 <FIC64_IRQHandler+0x10>

200003e4 <FabricIrq8_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <FabricIrq8_IRQHandler>

200003e6 <FabricIrq9_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <FabricIrq9_IRQHandler>

200003e8 <FabricIrq10_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <FabricIrq10_IRQHandler>

200003ea <FabricIrq11_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <FabricIrq11_IRQHandler>

200003ec <FabricIrq12_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <FabricIrq12_IRQHandler>

200003ee <FabricIrq13_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <FabricIrq13_IRQHandler>

200003f0 <FabricIrq14_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <FabricIrq14_IRQHandler>

200003f2 <FabricIrq15_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <FabricIrq15_IRQHandler>

200003f4 <GPIO0_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <GPIO0_IRQHandler>
200003f6:	e7fe      	b.n	200003f6 <GPIO0_IRQHandler+0x2>

200003f8 <GPIO2_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <GPIO2_IRQHandler>
200003fa:	e7fe      	b.n	200003fa <GPIO2_IRQHandler+0x2>

200003fc <GPIO4_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <GPIO4_IRQHandler>

200003fe <GPIO5_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <GPIO5_IRQHandler>

20000400 <GPIO6_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <GPIO6_IRQHandler>

20000402 <GPIO7_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <GPIO7_IRQHandler>

20000404 <GPIO8_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <GPIO8_IRQHandler>

20000406 <GPIO9_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <GPIO9_IRQHandler>

20000408 <GPIO10_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <GPIO10_IRQHandler>

2000040a <GPIO11_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <GPIO11_IRQHandler>

2000040c <GPIO12_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <GPIO12_IRQHandler>

2000040e <GPIO13_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <GPIO13_IRQHandler>

20000410 <GPIO14_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <GPIO14_IRQHandler>

20000412 <GPIO15_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <GPIO15_IRQHandler>

20000414 <GPIO16_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <GPIO16_IRQHandler>

20000416 <GPIO17_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <GPIO17_IRQHandler>

20000418 <GPIO18_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <GPIO18_IRQHandler>

2000041a <GPIO19_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <GPIO19_IRQHandler>

2000041c <GPIO20_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <GPIO20_IRQHandler>

2000041e <GPIO21_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <GPIO21_IRQHandler>

20000420 <GPIO22_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <GPIO22_IRQHandler>

20000422 <GPIO23_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <GPIO23_IRQHandler>

20000424 <GPIO24_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <GPIO24_IRQHandler>

20000426 <GPIO25_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <GPIO25_IRQHandler>

20000428 <GPIO26_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <GPIO26_IRQHandler>

2000042a <GPIO27_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <GPIO27_IRQHandler>

2000042c <GPIO28_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <GPIO28_IRQHandler>

2000042e <GPIO29_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <GPIO29_IRQHandler>

20000430 <GPIO30_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <GPIO30_IRQHandler>

20000432 <GPIO31_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <GPIO31_IRQHandler>

20000434 <mscc_post_hw_cfg_init>:
20000434:	4770      	bx	lr

20000436 <RAM_INIT_PATTERN>:
20000436:	0000      	.short	0x0000
	...

2000043a <HEAP_INIT_PATTERN>:
2000043a:	a2a2      	.short	0xa2a2
2000043c:	a2a2      	.short	0xa2a2

2000043e <SF2_ESRAM_CR>:
2000043e:	8000      	.short	0x8000
20000440:	4003      	.short	0x4003

20000442 <SF2_DDR_CR>:
20000442:	8008      	.short	0x8008
20000444:	4003      	.short	0x4003

20000446 <SF2_ENVM_REMAP_CR>:
20000446:	8010      	.short	0x8010
20000448:	4003      	.short	0x4003

2000044a <SF2_DDRB_NB_SIZE>:
2000044a:	8030      	.short	0x8030
2000044c:	4003      	.short	0x4003

2000044e <SF2_DDRB_CR>:
2000044e:	8034      	.short	0x8034
20000450:	4003      	.short	0x4003

20000452 <SF2_EDAC_CR>:
20000452:	8038      	.short	0x8038
20000454:	4003      	.short	0x4003

20000456 <SF2_MDDR_MODE_CR>:
20000456:	0818      	.short	0x0818
20000458:	00004002 	.word	0x00004002
2000045c:	2000f000 	.word	0x2000f000
20000460:	20010000 	.word	0x20010000
20000464:	20009be9 	.word	0x20009be9
	...
20000470:	00000001 	.word	0x00000001
20000474:	00000000 	.word	0x00000000
20000478:	20000000 	.word	0x20000000
2000047c:	20000000 	.word	0x20000000
20000480:	20000190 	.word	0x20000190
20000484:	200004c0 	.word	0x200004c0
20000488:	200004c0 	.word	0x200004c0
2000048c:	2000ac60 	.word	0x2000ac60
20000490:	2000ac60 	.word	0x2000ac60
20000494:	2000ac60 	.word	0x2000ac60
20000498:	2000afb0 	.word	0x2000afb0
2000049c:	2000afb0 	.word	0x2000afb0
200004a0:	2000c240 	.word	0x2000c240
200004a4:	2000c240 	.word	0x2000c240
200004a8:	2000f000 	.word	0x2000f000
200004ac:	2000aa31 	.word	0x2000aa31
200004b0:	20001e51 	.word	0x20001e51
200004b4:	f3af 8000 	nop.w
200004b8:	f3af 8000 	nop.w
200004bc:	f3af 8000 	nop.w

Disassembly of section .text:

200004c0 <__do_global_dtors_aux>:
200004c0:	f64a 73b0 	movw	r3, #44976	; 0xafb0
200004c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004c8:	781a      	ldrb	r2, [r3, #0]
200004ca:	b90a      	cbnz	r2, 200004d0 <__do_global_dtors_aux+0x10>
200004cc:	2001      	movs	r0, #1
200004ce:	7018      	strb	r0, [r3, #0]
200004d0:	4770      	bx	lr
200004d2:	bf00      	nop

200004d4 <frame_dummy>:
200004d4:	f64a 4060 	movw	r0, #44128	; 0xac60
200004d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200004dc:	b508      	push	{r3, lr}
200004de:	6803      	ldr	r3, [r0, #0]
200004e0:	b12b      	cbz	r3, 200004ee <frame_dummy+0x1a>
200004e2:	f240 0300 	movw	r3, #0
200004e6:	f2c0 0300 	movt	r3, #0
200004ea:	b103      	cbz	r3, 200004ee <frame_dummy+0x1a>
200004ec:	4798      	blx	r3
200004ee:	bd08      	pop	{r3, pc}

200004f0 <MSS_WD_current_value>:
  @return
    This function returns the current value of the watchdog’s down-counter as
    a 32-bit unsigned integer.
 */
static __INLINE uint32_t MSS_WD_current_value(void)
{
200004f0:	b480      	push	{r7}
200004f2:	af00      	add	r7, sp, #0
    return WATCHDOG->WDOGVALUE;
200004f4:	f245 0300 	movw	r3, #20480	; 0x5000
200004f8:	f2c4 0300 	movt	r3, #16384	; 0x4000
200004fc:	681b      	ldr	r3, [r3, #0]
}
200004fe:	4618      	mov	r0, r3
20000500:	46bd      	mov	sp, r7
20000502:	bc80      	pop	{r7}
20000504:	4770      	bx	lr
20000506:	bf00      	nop

20000508 <make_FLetcher>:
			}
		}

}

uint16_t make_FLetcher(uint8_t *data,uint16_t len) {
20000508:	b480      	push	{r7}
2000050a:	b085      	sub	sp, #20
2000050c:	af00      	add	r7, sp, #0
2000050e:	6078      	str	r0, [r7, #4]
20000510:	460b      	mov	r3, r1
20000512:	807b      	strh	r3, [r7, #2]
	uint8_t sumA = 0,sumB = 0,temp = 0;
20000514:	f04f 0300 	mov.w	r3, #0
20000518:	733b      	strb	r3, [r7, #12]
2000051a:	f04f 0300 	mov.w	r3, #0
2000051e:	737b      	strb	r3, [r7, #13]
20000520:	f04f 0300 	mov.w	r3, #0
20000524:	73bb      	strb	r3, [r7, #14]
	uint8_t i = 0;
20000526:	f04f 0300 	mov.w	r3, #0
2000052a:	73fb      	strb	r3, [r7, #15]
	for(i = 0;i<len;i++) {
2000052c:	f04f 0300 	mov.w	r3, #0
20000530:	73fb      	strb	r3, [r7, #15]
20000532:	e03a      	b.n	200005aa <make_FLetcher+0xa2>
		sumA = (sumA + data[i]) % 255;
20000534:	7b3a      	ldrb	r2, [r7, #12]
20000536:	7bf9      	ldrb	r1, [r7, #15]
20000538:	687b      	ldr	r3, [r7, #4]
2000053a:	440b      	add	r3, r1
2000053c:	781b      	ldrb	r3, [r3, #0]
2000053e:	eb02 0103 	add.w	r1, r2, r3
20000542:	f248 0381 	movw	r3, #32897	; 0x8081
20000546:	f2c8 0380 	movt	r3, #32896	; 0x8080
2000054a:	fb83 2301 	smull	r2, r3, r3, r1
2000054e:	440b      	add	r3, r1
20000550:	ea4f 12e3 	mov.w	r2, r3, asr #7
20000554:	ea4f 73e1 	mov.w	r3, r1, asr #31
20000558:	ebc3 0202 	rsb	r2, r3, r2
2000055c:	4613      	mov	r3, r2
2000055e:	ea4f 2303 	mov.w	r3, r3, lsl #8
20000562:	ebc2 0303 	rsb	r3, r2, r3
20000566:	ebc3 0201 	rsb	r2, r3, r1
2000056a:	4613      	mov	r3, r2
2000056c:	733b      	strb	r3, [r7, #12]
		sumB = (sumB + sumA) % 255;
2000056e:	7b7a      	ldrb	r2, [r7, #13]
20000570:	7b3b      	ldrb	r3, [r7, #12]
20000572:	eb02 0103 	add.w	r1, r2, r3
20000576:	f248 0381 	movw	r3, #32897	; 0x8081
2000057a:	f2c8 0380 	movt	r3, #32896	; 0x8080
2000057e:	fb83 2301 	smull	r2, r3, r3, r1
20000582:	440b      	add	r3, r1
20000584:	ea4f 12e3 	mov.w	r2, r3, asr #7
20000588:	ea4f 73e1 	mov.w	r3, r1, asr #31
2000058c:	ebc3 0202 	rsb	r2, r3, r2
20000590:	4613      	mov	r3, r2
20000592:	ea4f 2303 	mov.w	r3, r3, lsl #8
20000596:	ebc2 0303 	rsb	r3, r2, r3
2000059a:	ebc3 0201 	rsb	r2, r3, r1
2000059e:	4613      	mov	r3, r2
200005a0:	737b      	strb	r3, [r7, #13]
}

uint16_t make_FLetcher(uint8_t *data,uint16_t len) {
	uint8_t sumA = 0,sumB = 0,temp = 0;
	uint8_t i = 0;
	for(i = 0;i<len;i++) {
200005a2:	7bfb      	ldrb	r3, [r7, #15]
200005a4:	f103 0301 	add.w	r3, r3, #1
200005a8:	73fb      	strb	r3, [r7, #15]
200005aa:	7bfb      	ldrb	r3, [r7, #15]
200005ac:	887a      	ldrh	r2, [r7, #2]
200005ae:	429a      	cmp	r2, r3
200005b0:	d8c0      	bhi.n	20000534 <make_FLetcher+0x2c>
		sumA = (sumA + data[i]) % 255;
		sumB = (sumB + sumA) % 255;
	}
	temp = 255 - ((sumA + sumB) % 255);
200005b2:	7b3a      	ldrb	r2, [r7, #12]
200005b4:	7b7b      	ldrb	r3, [r7, #13]
200005b6:	eb02 0103 	add.w	r1, r2, r3
200005ba:	f248 0381 	movw	r3, #32897	; 0x8081
200005be:	f2c8 0380 	movt	r3, #32896	; 0x8080
200005c2:	fb83 2301 	smull	r2, r3, r3, r1
200005c6:	440b      	add	r3, r1
200005c8:	ea4f 12e3 	mov.w	r2, r3, asr #7
200005cc:	ea4f 73e1 	mov.w	r3, r1, asr #31
200005d0:	ebc3 0202 	rsb	r2, r3, r2
200005d4:	4613      	mov	r3, r2
200005d6:	ea4f 2303 	mov.w	r3, r3, lsl #8
200005da:	ebc2 0303 	rsb	r3, r2, r3
200005de:	ebc3 0201 	rsb	r2, r3, r1
200005e2:	b2d3      	uxtb	r3, r2
200005e4:	ea6f 0303 	mvn.w	r3, r3
200005e8:	73bb      	strb	r3, [r7, #14]
	sumB = 255 - ((sumA + temp) % 255);
200005ea:	7b3a      	ldrb	r2, [r7, #12]
200005ec:	7bbb      	ldrb	r3, [r7, #14]
200005ee:	eb02 0103 	add.w	r1, r2, r3
200005f2:	f248 0381 	movw	r3, #32897	; 0x8081
200005f6:	f2c8 0380 	movt	r3, #32896	; 0x8080
200005fa:	fb83 2301 	smull	r2, r3, r3, r1
200005fe:	440b      	add	r3, r1
20000600:	ea4f 12e3 	mov.w	r2, r3, asr #7
20000604:	ea4f 73e1 	mov.w	r3, r1, asr #31
20000608:	ebc3 0202 	rsb	r2, r3, r2
2000060c:	4613      	mov	r3, r2
2000060e:	ea4f 2303 	mov.w	r3, r3, lsl #8
20000612:	ebc2 0303 	rsb	r3, r2, r3
20000616:	ebc3 0201 	rsb	r2, r3, r1
2000061a:	b2d3      	uxtb	r3, r2
2000061c:	ea6f 0303 	mvn.w	r3, r3
20000620:	737b      	strb	r3, [r7, #13]

	return ((sumB << 8) | temp);
20000622:	7b7b      	ldrb	r3, [r7, #13]
20000624:	ea4f 2303 	mov.w	r3, r3, lsl #8
20000628:	b29a      	uxth	r2, r3
2000062a:	7bbb      	ldrb	r3, [r7, #14]
2000062c:	ea42 0303 	orr.w	r3, r2, r3
20000630:	b29b      	uxth	r3, r3
20000632:	b29b      	uxth	r3, r3

}
20000634:	4618      	mov	r0, r3
20000636:	f107 0714 	add.w	r7, r7, #20
2000063a:	46bd      	mov	sp, r7
2000063c:	bc80      	pop	{r7}
2000063e:	4770      	bx	lr

20000640 <p1_init>:


void p1_init(){
20000640:	b580      	push	{r7, lr}
20000642:	af00      	add	r7, sp, #0
	I2C_init(VC_SENSOR_I2C, COREI2C_0_0, VC1, I2C_PCLK_DIV_256);	//VC_Sensor
20000644:	f24b 0094 	movw	r0, #45204	; 0xb094
20000648:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000064c:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
20000650:	f04f 0240 	mov.w	r2, #64	; 0x40
20000654:	f04f 0300 	mov.w	r3, #0
20000658:	f008 fa88 	bl	20008b6c <I2C_init>
	I2C_init(IMU_CORE_I2C, COREI2C_3_0, IMU_ADDR, I2C_PCLK_DIV_256);	//IMU_Sensor
2000065c:	f24b 2024 	movw	r0, #45604	; 0xb224
20000660:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000664:	f243 0100 	movw	r1, #12288	; 0x3000
20000668:	f2c5 0100 	movt	r1, #20480	; 0x5000
2000066c:	f04f 026a 	mov.w	r2, #106	; 0x6a
20000670:	f04f 0300 	mov.w	r3, #0
20000674:	f008 fa7a 	bl	20008b6c <I2C_init>
	I2C_init(TEMP_ADC_CORE_I2C, COREI2C_1_0, ADC_ADDR, I2C_PCLK_DIV_256);	//Temp_ADC_Sensor
20000678:	f24b 1000 	movw	r0, #45312	; 0xb100
2000067c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000680:	f241 0100 	movw	r1, #4096	; 0x1000
20000684:	f2c5 0100 	movt	r1, #20480	; 0x5000
20000688:	f04f 0221 	mov.w	r2, #33	; 0x21
2000068c:	f04f 0300 	mov.w	r3, #0
20000690:	f008 fa6c 	bl	20008b6c <I2C_init>
}
20000694:	bd80      	pop	{r7, pc}
20000696:	bf00      	nop

20000698 <get_hk>:
//
//	vGetPktStruct(pld, (void*) data_test, sizeof(data_test));
//}


uint16_t get_hk(){
20000698:	b590      	push	{r4, r7, lr}
2000069a:	b08f      	sub	sp, #60	; 0x3c
2000069c:	af00      	add	r7, sp, #0
	hk_pkt = (hk_pkt_t* )data;
2000069e:	f24b 2294 	movw	r2, #45716	; 0xb294
200006a2:	f2c2 0200 	movt	r2, #8192	; 0x2000
200006a6:	f24b 136c 	movw	r3, #45420	; 0xb16c
200006aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006ae:	601a      	str	r2, [r3, #0]
	uint16_t ax, ay, az;
	uint16_t roll_rate, pitch_rate, yaw_rate;
	uint16_t CDH_VC[2];
	uint16_t PIS_VC[2];
	uint16_t imu_temp;
	uint16_t result=0;
200006b0:	f04f 0300 	mov.w	r3, #0
200006b4:	863b      	strh	r3, [r7, #48]	; 0x30
	uint8_t flag;
	uint8_t i = 0 ;
200006b6:	f04f 0300 	mov.w	r3, #0
200006ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	uint8_t msg[18] = "\n\rGot HK Readings\0";
200006be:	f64a 3354 	movw	r3, #43860	; 0xab54
200006c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006c6:	f107 0c04 	add.w	ip, r7, #4
200006ca:	469e      	mov	lr, r3
200006cc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
200006d0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
200006d4:	f8de 3000 	ldr.w	r3, [lr]
200006d8:	f8ac 3000 	strh.w	r3, [ip]
	result = (get_IMU_acc(&ax, &ay, &az) == 0 ? 0 : 1);
200006dc:	f107 012e 	add.w	r1, r7, #46	; 0x2e
200006e0:	f107 022c 	add.w	r2, r7, #44	; 0x2c
200006e4:	f107 032a 	add.w	r3, r7, #42	; 0x2a
200006e8:	4608      	mov	r0, r1
200006ea:	4611      	mov	r1, r2
200006ec:	461a      	mov	r2, r3
200006ee:	f002 fc55 	bl	20002f9c <get_IMU_acc>
200006f2:	4603      	mov	r3, r0
200006f4:	2b00      	cmp	r3, #0
200006f6:	bf0c      	ite	eq
200006f8:	2300      	moveq	r3, #0
200006fa:	2301      	movne	r3, #1
200006fc:	863b      	strh	r3, [r7, #48]	; 0x30
	result |= ((get_IMU_gyro(&roll_rate, &pitch_rate, &yaw_rate) == 0 ? 0 : 1) << 1);
200006fe:	f107 0128 	add.w	r1, r7, #40	; 0x28
20000702:	f107 0226 	add.w	r2, r7, #38	; 0x26
20000706:	f107 0324 	add.w	r3, r7, #36	; 0x24
2000070a:	4608      	mov	r0, r1
2000070c:	4611      	mov	r1, r2
2000070e:	461a      	mov	r2, r3
20000710:	f002 fdd0 	bl	200032b4 <get_IMU_gyro>
20000714:	4603      	mov	r3, r0
20000716:	2b00      	cmp	r3, #0
20000718:	d002      	beq.n	20000720 <get_hk+0x88>
2000071a:	f04f 0302 	mov.w	r3, #2
2000071e:	e001      	b.n	20000724 <get_hk+0x8c>
20000720:	f04f 0300 	mov.w	r3, #0
20000724:	8e39      	ldrh	r1, [r7, #48]	; 0x30
20000726:	461a      	mov	r2, r3
20000728:	460b      	mov	r3, r1
2000072a:	ea42 0303 	orr.w	r3, r2, r3
2000072e:	b29b      	uxth	r3, r3
20000730:	863b      	strh	r3, [r7, #48]	; 0x30
	result |= ((get_IMU_temp(&imu_temp) == 0 ? : 1) << 2);
20000732:	f107 031a 	add.w	r3, r7, #26
20000736:	4618      	mov	r0, r3
20000738:	f002 ff2e 	bl	20003598 <get_IMU_temp>
2000073c:	4603      	mov	r3, r0
2000073e:	2b00      	cmp	r3, #0
20000740:	bf14      	ite	ne
20000742:	2300      	movne	r3, #0
20000744:	2301      	moveq	r3, #1
20000746:	2b00      	cmp	r3, #0
20000748:	d003      	beq.n	20000752 <get_hk+0xba>
2000074a:	ea4f 0383 	mov.w	r3, r3, lsl #2
2000074e:	b29b      	uxth	r3, r3
20000750:	e001      	b.n	20000756 <get_hk+0xbe>
20000752:	f04f 0304 	mov.w	r3, #4
20000756:	8e39      	ldrh	r1, [r7, #48]	; 0x30
20000758:	461a      	mov	r2, r3
2000075a:	460b      	mov	r3, r1
2000075c:	ea42 0303 	orr.w	r3, r2, r3
20000760:	b29b      	uxth	r3, r3
20000762:	863b      	strh	r3, [r7, #48]	; 0x30
//	CDH_VC[0] = read_bus_voltage( VC1,  2, &flag);
//	PIS_VC[0] = read_bus_voltage(VC1, 3, &flag);
//	CDH_VC[1] = read_shunt_voltage(VC1, 2, &flag);
//	PIS_VC[1] = read_shunt_voltage(VC1, 3, &flag);

	hk_pkt->IMG_ID = IMG_ID;
20000764:	f24b 136c 	movw	r3, #45420	; 0xb16c
20000768:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000076c:	681a      	ldr	r2, [r3, #0]
2000076e:	f64a 73c1 	movw	r3, #44993	; 0xafc1
20000772:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000776:	781b      	ldrb	r3, [r3, #0]
20000778:	7453      	strb	r3, [r2, #17]
	hk_pkt->CLK_RATE = MSS_SYS_M3_CLK_FREQ / 1000;
2000077a:	f24b 136c 	movw	r3, #45420	; 0xb16c
2000077e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000782:	681b      	ldr	r3, [r3, #0]
20000784:	f04f 0200 	mov.w	r2, #0
20000788:	f042 0230 	orr.w	r2, r2, #48	; 0x30
2000078c:	749a      	strb	r2, [r3, #18]
2000078e:	f04f 0200 	mov.w	r2, #0
20000792:	f042 0275 	orr.w	r2, r2, #117	; 0x75
20000796:	74da      	strb	r2, [r3, #19]
	hk_pkt->Command_Loss_Timer = MSS_WD_current_value();
20000798:	f24b 136c 	movw	r3, #45420	; 0xb16c
2000079c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007a0:	681c      	ldr	r4, [r3, #0]
200007a2:	f7ff fea5 	bl	200004f0 <MSS_WD_current_value>
200007a6:	4603      	mov	r3, r0
200007a8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
200007ac:	f04f 0100 	mov.w	r1, #0
200007b0:	ea41 0202 	orr.w	r2, r1, r2
200007b4:	7522      	strb	r2, [r4, #20]
200007b6:	ea4f 2213 	mov.w	r2, r3, lsr #8
200007ba:	f002 02ff 	and.w	r2, r2, #255	; 0xff
200007be:	f04f 0100 	mov.w	r1, #0
200007c2:	ea41 0202 	orr.w	r2, r1, r2
200007c6:	7562      	strb	r2, [r4, #21]
200007c8:	ea4f 4213 	mov.w	r2, r3, lsr #16
200007cc:	f002 02ff 	and.w	r2, r2, #255	; 0xff
200007d0:	f04f 0100 	mov.w	r1, #0
200007d4:	ea41 0202 	orr.w	r2, r1, r2
200007d8:	75a2      	strb	r2, [r4, #22]
200007da:	ea4f 6313 	mov.w	r3, r3, lsr #24
200007de:	f04f 0200 	mov.w	r2, #0
200007e2:	ea42 0303 	orr.w	r3, r2, r3
200007e6:	75e3      	strb	r3, [r4, #23]
	hk_pkt->Reset_Counts = reset_counts[0];
200007e8:	f24b 136c 	movw	r3, #45420	; 0xb16c
200007ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007f0:	681a      	ldr	r2, [r3, #0]
200007f2:	f64a 73cc 	movw	r3, #45004	; 0xafcc
200007f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007fa:	781b      	ldrb	r3, [r3, #0]
200007fc:	7693      	strb	r3, [r2, #26]
	hk_pkt->PREV_CMD_RX = rx_cmd_pkt->cmd_id;
200007fe:	f24b 136c 	movw	r3, #45420	; 0xb16c
20000802:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000806:	681a      	ldr	r2, [r3, #0]
20000808:	f24c 0320 	movw	r3, #49184	; 0xc020
2000080c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000810:	681b      	ldr	r3, [r3, #0]
20000812:	781b      	ldrb	r3, [r3, #0]
20000814:	7613      	strb	r3, [r2, #24]
	hk_pkt->latest_codeword_rx = latest_codeword;
20000816:	f24b 136c 	movw	r3, #45420	; 0xb16c
2000081a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000081e:	681a      	ldr	r2, [r3, #0]
20000820:	f64a 73b4 	movw	r3, #44980	; 0xafb4
20000824:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000828:	781b      	ldrb	r3, [r3, #0]
2000082a:	7653      	strb	r3, [r2, #25]
	hk_pkt->Cmd_ADF_counts = cmd_rx_count;
2000082c:	f24b 136c 	movw	r3, #45420	; 0xb16c
20000830:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000834:	681a      	ldr	r2, [r3, #0]
20000836:	f64a 73c3 	movw	r3, #44995	; 0xafc3
2000083a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000083e:	781b      	ldrb	r3, [r3, #0]
20000840:	7393      	strb	r3, [r2, #14]

	for(;i<16;i++){
20000842:	e016      	b.n	20000872 <get_hk+0x1da>
		hk_pkt->RTM[i] = RTM[i];
20000844:	f24b 136c 	movw	r3, #45420	; 0xb16c
20000848:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000084c:	6819      	ldr	r1, [r3, #0]
2000084e:	f897 0033 	ldrb.w	r0, [r7, #51]	; 0x33
20000852:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
20000856:	f64b 5314 	movw	r3, #48404	; 0xbd14
2000085a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000085e:	5c9a      	ldrb	r2, [r3, r2]
20000860:	eb00 0301 	add.w	r3, r0, r1
20000864:	76da      	strb	r2, [r3, #27]
	hk_pkt->Reset_Counts = reset_counts[0];
	hk_pkt->PREV_CMD_RX = rx_cmd_pkt->cmd_id;
	hk_pkt->latest_codeword_rx = latest_codeword;
	hk_pkt->Cmd_ADF_counts = cmd_rx_count;

	for(;i<16;i++){
20000866:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
2000086a:	f103 0301 	add.w	r3, r3, #1
2000086e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
20000872:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
20000876:	2b0f      	cmp	r3, #15
20000878:	d9e4      	bls.n	20000844 <get_hk+0x1ac>
		hk_pkt->RTM[i] = RTM[i];
	}
	i = 0;
2000087a:	f04f 0300 	mov.w	r3, #0
2000087e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	hk_pkt->Cmd_RS485_Succ_counts = cmd_rs485_succ_count;
20000882:	f24b 136c 	movw	r3, #45420	; 0xb16c
20000886:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000088a:	681a      	ldr	r2, [r3, #0]
2000088c:	f64a 73c6 	movw	r3, #44998	; 0xafc6
20000890:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000894:	781b      	ldrb	r3, [r3, #0]
20000896:	73d3      	strb	r3, [r2, #15]
	hk_pkt->Cmd_RS485_Fail_counts = cmd_rs485_fail_count;
20000898:	f24b 136c 	movw	r3, #45420	; 0xb16c
2000089c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008a0:	681a      	ldr	r2, [r3, #0]
200008a2:	f64a 73c7 	movw	r3, #44999	; 0xafc7
200008a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008aa:	781b      	ldrb	r3, [r3, #0]
200008ac:	7413      	strb	r3, [r2, #16]
	hk_pkt->Acc[0] = ((ax));
200008ae:	f24b 136c 	movw	r3, #45420	; 0xb16c
200008b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008b6:	681b      	ldr	r3, [r3, #0]
200008b8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
200008ba:	f002 01ff 	and.w	r1, r2, #255	; 0xff
200008be:	f04f 0000 	mov.w	r0, #0
200008c2:	ea40 0101 	orr.w	r1, r0, r1
200008c6:	f883 102b 	strb.w	r1, [r3, #43]	; 0x2b
200008ca:	ea4f 2212 	mov.w	r2, r2, lsr #8
200008ce:	b292      	uxth	r2, r2
200008d0:	f04f 0100 	mov.w	r1, #0
200008d4:	ea41 0202 	orr.w	r2, r1, r2
200008d8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	hk_pkt->Acc[1] = ((ay));
200008dc:	f24b 136c 	movw	r3, #45420	; 0xb16c
200008e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008e4:	681b      	ldr	r3, [r3, #0]
200008e6:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
200008e8:	f002 01ff 	and.w	r1, r2, #255	; 0xff
200008ec:	f04f 0000 	mov.w	r0, #0
200008f0:	ea40 0101 	orr.w	r1, r0, r1
200008f4:	f883 102d 	strb.w	r1, [r3, #45]	; 0x2d
200008f8:	ea4f 2212 	mov.w	r2, r2, lsr #8
200008fc:	b292      	uxth	r2, r2
200008fe:	f04f 0100 	mov.w	r1, #0
20000902:	ea41 0202 	orr.w	r2, r1, r2
20000906:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
	hk_pkt->Acc[2] = ((az));
2000090a:	f24b 136c 	movw	r3, #45420	; 0xb16c
2000090e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000912:	681b      	ldr	r3, [r3, #0]
20000914:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
20000916:	f002 01ff 	and.w	r1, r2, #255	; 0xff
2000091a:	f04f 0000 	mov.w	r0, #0
2000091e:	ea40 0101 	orr.w	r1, r0, r1
20000922:	f883 102f 	strb.w	r1, [r3, #47]	; 0x2f
20000926:	ea4f 2212 	mov.w	r2, r2, lsr #8
2000092a:	b292      	uxth	r2, r2
2000092c:	f04f 0100 	mov.w	r1, #0
20000930:	ea41 0202 	orr.w	r2, r1, r2
20000934:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hk_pkt->Angular_Rate[0] = roll_rate;
20000938:	f24b 136c 	movw	r3, #45420	; 0xb16c
2000093c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000940:	681b      	ldr	r3, [r3, #0]
20000942:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
20000944:	f002 01ff 	and.w	r1, r2, #255	; 0xff
20000948:	f04f 0000 	mov.w	r0, #0
2000094c:	ea40 0101 	orr.w	r1, r0, r1
20000950:	f883 1031 	strb.w	r1, [r3, #49]	; 0x31
20000954:	ea4f 2212 	mov.w	r2, r2, lsr #8
20000958:	b292      	uxth	r2, r2
2000095a:	f04f 0100 	mov.w	r1, #0
2000095e:	ea41 0202 	orr.w	r2, r1, r2
20000962:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
	hk_pkt->Angular_Rate[1] = pitch_rate;
20000966:	f24b 136c 	movw	r3, #45420	; 0xb16c
2000096a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000096e:	681b      	ldr	r3, [r3, #0]
20000970:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
20000972:	f002 01ff 	and.w	r1, r2, #255	; 0xff
20000976:	f04f 0000 	mov.w	r0, #0
2000097a:	ea40 0101 	orr.w	r1, r0, r1
2000097e:	f883 1033 	strb.w	r1, [r3, #51]	; 0x33
20000982:	ea4f 2212 	mov.w	r2, r2, lsr #8
20000986:	b292      	uxth	r2, r2
20000988:	f04f 0100 	mov.w	r1, #0
2000098c:	ea41 0202 	orr.w	r2, r1, r2
20000990:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	hk_pkt->Angular_Rate[2] = yaw_rate;
20000994:	f24b 136c 	movw	r3, #45420	; 0xb16c
20000998:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000099c:	681b      	ldr	r3, [r3, #0]
2000099e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
200009a0:	f002 01ff 	and.w	r1, r2, #255	; 0xff
200009a4:	f04f 0000 	mov.w	r0, #0
200009a8:	ea40 0101 	orr.w	r1, r0, r1
200009ac:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
200009b0:	ea4f 2212 	mov.w	r2, r2, lsr #8
200009b4:	b292      	uxth	r2, r2
200009b6:	f04f 0100 	mov.w	r1, #0
200009ba:	ea41 0202 	orr.w	r2, r1, r2
200009be:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	hk_pkt->imu_temp = imu_temp;
200009c2:	f24b 136c 	movw	r3, #45420	; 0xb16c
200009c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009ca:	681b      	ldr	r3, [r3, #0]
200009cc:	8b7a      	ldrh	r2, [r7, #26]
200009ce:	f002 01ff 	and.w	r1, r2, #255	; 0xff
200009d2:	f04f 0000 	mov.w	r0, #0
200009d6:	ea40 0101 	orr.w	r1, r0, r1
200009da:	f883 1037 	strb.w	r1, [r3, #55]	; 0x37
200009de:	ea4f 2212 	mov.w	r2, r2, lsr #8
200009e2:	b292      	uxth	r2, r2
200009e4:	f04f 0100 	mov.w	r1, #0
200009e8:	ea41 0202 	orr.w	r2, r1, r2
200009ec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

//	hk_pkt->Sensor_Board_VC[0] = read_bus_voltage(VC1, 1, &flag);
//	hk_pkt->CDH_VC[0] = read_bus_voltage( VC1,  2, &flag);
//	hk_pkt->PIS_VC[0] = read_bus_voltage( VC1,  3, &flag);
	hk_pkt->Voltages[0] = read_bus_voltage(VC1, 2, &flag);
200009f0:	f24b 136c 	movw	r3, #45420	; 0xb16c
200009f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009f8:	681c      	ldr	r4, [r3, #0]
200009fa:	f107 0319 	add.w	r3, r7, #25
200009fe:	f04f 0040 	mov.w	r0, #64	; 0x40
20000a02:	f04f 0102 	mov.w	r1, #2
20000a06:	461a      	mov	r2, r3
20000a08:	f002 f942 	bl	20002c90 <read_bus_voltage>
20000a0c:	4603      	mov	r3, r0
20000a0e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
20000a12:	f04f 0100 	mov.w	r1, #0
20000a16:	ea41 0202 	orr.w	r2, r1, r2
20000a1a:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
20000a1e:	ea4f 2313 	mov.w	r3, r3, lsr #8
20000a22:	b29b      	uxth	r3, r3
20000a24:	f04f 0200 	mov.w	r2, #0
20000a28:	ea42 0303 	orr.w	r3, r2, r3
20000a2c:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
	result |= flag << 3;
20000a30:	7e7b      	ldrb	r3, [r7, #25]
20000a32:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20000a36:	b29a      	uxth	r2, r3
20000a38:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
20000a3a:	ea42 0303 	orr.w	r3, r2, r3
20000a3e:	b29b      	uxth	r3, r3
20000a40:	863b      	strh	r3, [r7, #48]	; 0x30
	hk_pkt->Voltages[1] = read_bus_voltage(VC1, 3, &flag);
20000a42:	f24b 136c 	movw	r3, #45420	; 0xb16c
20000a46:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a4a:	681c      	ldr	r4, [r3, #0]
20000a4c:	f107 0319 	add.w	r3, r7, #25
20000a50:	f04f 0040 	mov.w	r0, #64	; 0x40
20000a54:	f04f 0103 	mov.w	r1, #3
20000a58:	461a      	mov	r2, r3
20000a5a:	f002 f919 	bl	20002c90 <read_bus_voltage>
20000a5e:	4603      	mov	r3, r0
20000a60:	f003 02ff 	and.w	r2, r3, #255	; 0xff
20000a64:	f04f 0100 	mov.w	r1, #0
20000a68:	ea41 0202 	orr.w	r2, r1, r2
20000a6c:	f884 203b 	strb.w	r2, [r4, #59]	; 0x3b
20000a70:	ea4f 2313 	mov.w	r3, r3, lsr #8
20000a74:	b29b      	uxth	r3, r3
20000a76:	f04f 0200 	mov.w	r2, #0
20000a7a:	ea42 0303 	orr.w	r3, r2, r3
20000a7e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
	result |= flag << 4;
20000a82:	7e7b      	ldrb	r3, [r7, #25]
20000a84:	ea4f 1303 	mov.w	r3, r3, lsl #4
20000a88:	b29a      	uxth	r2, r3
20000a8a:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
20000a8c:	ea42 0303 	orr.w	r3, r2, r3
20000a90:	b29b      	uxth	r3, r3
20000a92:	863b      	strh	r3, [r7, #48]	; 0x30
//	hk_pkt->Sensor_Board_VC[1] = read_shunt_voltage(VC1, 1, &flag);
//	hk_pkt->CDH_VC[1] = read_shunt_voltage( VC1,  2, &flag);
//	hk_pkt->PIS_VC[1] = read_shunt_voltage( VC1,  3, &flag);

	hk_pkt->HK_Write_Pointer = hk_partition.write_pointer;
20000a94:	f24b 136c 	movw	r3, #45420	; 0xb16c
20000a98:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a9c:	681b      	ldr	r3, [r3, #0]
20000a9e:	f24c 024c 	movw	r2, #49228	; 0xc04c
20000aa2:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000aa6:	68d2      	ldr	r2, [r2, #12]
20000aa8:	f002 01ff 	and.w	r1, r2, #255	; 0xff
20000aac:	f04f 0000 	mov.w	r0, #0
20000ab0:	ea40 0101 	orr.w	r1, r0, r1
20000ab4:	f883 1045 	strb.w	r1, [r3, #69]	; 0x45
20000ab8:	ea4f 2112 	mov.w	r1, r2, lsr #8
20000abc:	f001 01ff 	and.w	r1, r1, #255	; 0xff
20000ac0:	f04f 0000 	mov.w	r0, #0
20000ac4:	ea40 0101 	orr.w	r1, r0, r1
20000ac8:	f883 1046 	strb.w	r1, [r3, #70]	; 0x46
20000acc:	ea4f 4112 	mov.w	r1, r2, lsr #16
20000ad0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
20000ad4:	f04f 0000 	mov.w	r0, #0
20000ad8:	ea40 0101 	orr.w	r1, r0, r1
20000adc:	f883 1047 	strb.w	r1, [r3, #71]	; 0x47
20000ae0:	ea4f 6212 	mov.w	r2, r2, lsr #24
20000ae4:	f04f 0100 	mov.w	r1, #0
20000ae8:	ea41 0202 	orr.w	r2, r1, r2
20000aec:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	hk_pkt->HK_Read_Pointer = hk_partition.read_pointer;
20000af0:	f24b 136c 	movw	r3, #45420	; 0xb16c
20000af4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000af8:	681b      	ldr	r3, [r3, #0]
20000afa:	f24c 024c 	movw	r2, #49228	; 0xc04c
20000afe:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000b02:	6892      	ldr	r2, [r2, #8]
20000b04:	f002 01ff 	and.w	r1, r2, #255	; 0xff
20000b08:	f04f 0000 	mov.w	r0, #0
20000b0c:	ea40 0101 	orr.w	r1, r0, r1
20000b10:	f883 1041 	strb.w	r1, [r3, #65]	; 0x41
20000b14:	ea4f 2112 	mov.w	r1, r2, lsr #8
20000b18:	f001 01ff 	and.w	r1, r1, #255	; 0xff
20000b1c:	f04f 0000 	mov.w	r0, #0
20000b20:	ea40 0101 	orr.w	r1, r0, r1
20000b24:	f883 1042 	strb.w	r1, [r3, #66]	; 0x42
20000b28:	ea4f 4112 	mov.w	r1, r2, lsr #16
20000b2c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
20000b30:	f04f 0000 	mov.w	r0, #0
20000b34:	ea40 0101 	orr.w	r1, r0, r1
20000b38:	f883 1043 	strb.w	r1, [r3, #67]	; 0x43
20000b3c:	ea4f 6212 	mov.w	r2, r2, lsr #24
20000b40:	f04f 0100 	mov.w	r1, #0
20000b44:	ea41 0202 	orr.w	r2, r1, r2
20000b48:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	hk_pkt->COMMS_Write_Pointer = comms_partition.write_pointer;
20000b4c:	f24b 136c 	movw	r3, #45420	; 0xb16c
20000b50:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b54:	681b      	ldr	r3, [r3, #0]
20000b56:	f24c 023c 	movw	r2, #49212	; 0xc03c
20000b5a:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000b5e:	68d2      	ldr	r2, [r2, #12]
20000b60:	f002 01ff 	and.w	r1, r2, #255	; 0xff
20000b64:	f04f 0000 	mov.w	r0, #0
20000b68:	ea40 0101 	orr.w	r1, r0, r1
20000b6c:	f883 1055 	strb.w	r1, [r3, #85]	; 0x55
20000b70:	ea4f 2112 	mov.w	r1, r2, lsr #8
20000b74:	f001 01ff 	and.w	r1, r1, #255	; 0xff
20000b78:	f04f 0000 	mov.w	r0, #0
20000b7c:	ea40 0101 	orr.w	r1, r0, r1
20000b80:	f883 1056 	strb.w	r1, [r3, #86]	; 0x56
20000b84:	ea4f 4112 	mov.w	r1, r2, lsr #16
20000b88:	f001 01ff 	and.w	r1, r1, #255	; 0xff
20000b8c:	f04f 0000 	mov.w	r0, #0
20000b90:	ea40 0101 	orr.w	r1, r0, r1
20000b94:	f883 1057 	strb.w	r1, [r3, #87]	; 0x57
20000b98:	ea4f 6212 	mov.w	r2, r2, lsr #24
20000b9c:	f04f 0100 	mov.w	r1, #0
20000ba0:	ea41 0202 	orr.w	r2, r1, r2
20000ba4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	hk_pkt->COMMS_Read_Pointer = comms_partition.read_pointer;
20000ba8:	f24b 136c 	movw	r3, #45420	; 0xb16c
20000bac:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bb0:	681b      	ldr	r3, [r3, #0]
20000bb2:	f24c 023c 	movw	r2, #49212	; 0xc03c
20000bb6:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000bba:	6892      	ldr	r2, [r2, #8]
20000bbc:	f002 01ff 	and.w	r1, r2, #255	; 0xff
20000bc0:	f04f 0000 	mov.w	r0, #0
20000bc4:	ea40 0101 	orr.w	r1, r0, r1
20000bc8:	f883 1051 	strb.w	r1, [r3, #81]	; 0x51
20000bcc:	ea4f 2112 	mov.w	r1, r2, lsr #8
20000bd0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
20000bd4:	f04f 0000 	mov.w	r0, #0
20000bd8:	ea40 0101 	orr.w	r1, r0, r1
20000bdc:	f883 1052 	strb.w	r1, [r3, #82]	; 0x52
20000be0:	ea4f 4112 	mov.w	r1, r2, lsr #16
20000be4:	f001 01ff 	and.w	r1, r1, #255	; 0xff
20000be8:	f04f 0000 	mov.w	r0, #0
20000bec:	ea40 0101 	orr.w	r1, r0, r1
20000bf0:	f883 1053 	strb.w	r1, [r3, #83]	; 0x53
20000bf4:	ea4f 6212 	mov.w	r2, r2, lsr #24
20000bf8:	f04f 0100 	mov.w	r1, #0
20000bfc:	ea41 0202 	orr.w	r2, r1, r2
20000c00:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	hk_pkt->Thermistor_Write_Pointer = thermistor_partition.write_pointer;
20000c04:	f24b 136c 	movw	r3, #45420	; 0xb16c
20000c08:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c0c:	681b      	ldr	r3, [r3, #0]
20000c0e:	f24c 0228 	movw	r2, #49192	; 0xc028
20000c12:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000c16:	68d2      	ldr	r2, [r2, #12]
20000c18:	f002 01ff 	and.w	r1, r2, #255	; 0xff
20000c1c:	f04f 0000 	mov.w	r0, #0
20000c20:	ea40 0101 	orr.w	r1, r0, r1
20000c24:	f883 104d 	strb.w	r1, [r3, #77]	; 0x4d
20000c28:	ea4f 2112 	mov.w	r1, r2, lsr #8
20000c2c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
20000c30:	f04f 0000 	mov.w	r0, #0
20000c34:	ea40 0101 	orr.w	r1, r0, r1
20000c38:	f883 104e 	strb.w	r1, [r3, #78]	; 0x4e
20000c3c:	ea4f 4112 	mov.w	r1, r2, lsr #16
20000c40:	f001 01ff 	and.w	r1, r1, #255	; 0xff
20000c44:	f04f 0000 	mov.w	r0, #0
20000c48:	ea40 0101 	orr.w	r1, r0, r1
20000c4c:	f883 104f 	strb.w	r1, [r3, #79]	; 0x4f
20000c50:	ea4f 6212 	mov.w	r2, r2, lsr #24
20000c54:	f04f 0100 	mov.w	r1, #0
20000c58:	ea41 0202 	orr.w	r2, r1, r2
20000c5c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	hk_pkt->Thermistor_Read_Pointer = thermistor_partition.read_pointer;
20000c60:	f24b 136c 	movw	r3, #45420	; 0xb16c
20000c64:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c68:	681b      	ldr	r3, [r3, #0]
20000c6a:	f24c 0228 	movw	r2, #49192	; 0xc028
20000c6e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000c72:	6892      	ldr	r2, [r2, #8]
20000c74:	f002 01ff 	and.w	r1, r2, #255	; 0xff
20000c78:	f04f 0000 	mov.w	r0, #0
20000c7c:	ea40 0101 	orr.w	r1, r0, r1
20000c80:	f883 1049 	strb.w	r1, [r3, #73]	; 0x49
20000c84:	ea4f 2112 	mov.w	r1, r2, lsr #8
20000c88:	f001 01ff 	and.w	r1, r1, #255	; 0xff
20000c8c:	f04f 0000 	mov.w	r0, #0
20000c90:	ea40 0101 	orr.w	r1, r0, r1
20000c94:	f883 104a 	strb.w	r1, [r3, #74]	; 0x4a
20000c98:	ea4f 4112 	mov.w	r1, r2, lsr #16
20000c9c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
20000ca0:	f04f 0000 	mov.w	r0, #0
20000ca4:	ea40 0101 	orr.w	r1, r0, r1
20000ca8:	f883 104b 	strb.w	r1, [r3, #75]	; 0x4b
20000cac:	ea4f 6212 	mov.w	r2, r2, lsr #24
20000cb0:	f04f 0100 	mov.w	r1, #0
20000cb4:	ea41 0202 	orr.w	r2, r1, r2
20000cb8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

	hk_pkt->Currents[0] = read_shunt_voltage( VC1,  2, &flag);
20000cbc:	f24b 136c 	movw	r3, #45420	; 0xb16c
20000cc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cc4:	681c      	ldr	r4, [r3, #0]
20000cc6:	f107 0319 	add.w	r3, r7, #25
20000cca:	f04f 0040 	mov.w	r0, #64	; 0x40
20000cce:	f04f 0102 	mov.w	r1, #2
20000cd2:	461a      	mov	r2, r3
20000cd4:	f002 f83a 	bl	20002d4c <read_shunt_voltage>
20000cd8:	4603      	mov	r3, r0
20000cda:	f003 02ff 	and.w	r2, r3, #255	; 0xff
20000cde:	f04f 0100 	mov.w	r1, #0
20000ce2:	ea41 0202 	orr.w	r2, r1, r2
20000ce6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
20000cea:	ea4f 2313 	mov.w	r3, r3, lsr #8
20000cee:	b29b      	uxth	r3, r3
20000cf0:	f04f 0200 	mov.w	r2, #0
20000cf4:	ea42 0303 	orr.w	r3, r2, r3
20000cf8:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
	result |= flag << 5;
20000cfc:	7e7b      	ldrb	r3, [r7, #25]
20000cfe:	ea4f 1343 	mov.w	r3, r3, lsl #5
20000d02:	b29a      	uxth	r2, r3
20000d04:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
20000d06:	ea42 0303 	orr.w	r3, r2, r3
20000d0a:	b29b      	uxth	r3, r3
20000d0c:	863b      	strh	r3, [r7, #48]	; 0x30
	hk_pkt->Currents[1] = read_shunt_voltage( VC1,  3, &flag);
20000d0e:	f24b 136c 	movw	r3, #45420	; 0xb16c
20000d12:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d16:	681c      	ldr	r4, [r3, #0]
20000d18:	f107 0319 	add.w	r3, r7, #25
20000d1c:	f04f 0040 	mov.w	r0, #64	; 0x40
20000d20:	f04f 0103 	mov.w	r1, #3
20000d24:	461a      	mov	r2, r3
20000d26:	f002 f811 	bl	20002d4c <read_shunt_voltage>
20000d2a:	4603      	mov	r3, r0
20000d2c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
20000d30:	f04f 0100 	mov.w	r1, #0
20000d34:	ea41 0202 	orr.w	r2, r1, r2
20000d38:	f884 203f 	strb.w	r2, [r4, #63]	; 0x3f
20000d3c:	ea4f 2313 	mov.w	r3, r3, lsr #8
20000d40:	b29b      	uxth	r3, r3
20000d42:	f04f 0200 	mov.w	r2, #0
20000d46:	ea42 0303 	orr.w	r3, r2, r3
20000d4a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
	result |= flag << 6;
20000d4e:	7e7b      	ldrb	r3, [r7, #25]
20000d50:	ea4f 1383 	mov.w	r3, r3, lsl #6
20000d54:	b29a      	uxth	r2, r3
20000d56:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
20000d58:	ea42 0303 	orr.w	r3, r2, r3
20000d5c:	b29b      	uxth	r3, r3
20000d5e:	863b      	strh	r3, [r7, #48]	; 0x30

	get_time_vector(Time_Vector);
20000d60:	f24c 0060 	movw	r0, #49248	; 0xc060
20000d64:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d68:	f001 fe14 	bl	20002994 <get_time_vector>
	for(;i<32;i++){
20000d6c:	e017      	b.n	20000d9e <get_hk+0x706>
		hk_pkt->GTime_SVector[i] = Time_Vector[i];
20000d6e:	f24b 136c 	movw	r3, #45420	; 0xb16c
20000d72:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d76:	6819      	ldr	r1, [r3, #0]
20000d78:	f897 0033 	ldrb.w	r0, [r7, #51]	; 0x33
20000d7c:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
20000d80:	f24c 0360 	movw	r3, #49248	; 0xc060
20000d84:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d88:	5c9a      	ldrb	r2, [r3, r2]
20000d8a:	eb00 0301 	add.w	r3, r0, r1
20000d8e:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
	result |= flag << 5;
	hk_pkt->Currents[1] = read_shunt_voltage( VC1,  3, &flag);
	result |= flag << 6;

	get_time_vector(Time_Vector);
	for(;i<32;i++){
20000d92:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
20000d96:	f103 0301 	add.w	r3, r3, #1
20000d9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
20000d9e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
20000da2:	2b1f      	cmp	r3, #31
20000da4:	d9e3      	bls.n	20000d6e <get_hk+0x6d6>
		hk_pkt->GTime_SVector[i] = Time_Vector[i];
	}

	hk_pkt->ccsds_p1 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p1(tlm_pkt_type, HK_API_ID))));
20000da6:	f24b 136c 	movw	r3, #45420	; 0xb16c
20000daa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dae:	681b      	ldr	r3, [r3, #0]
20000db0:	f04f 0200 	mov.w	r2, #0
20000db4:	f042 0208 	orr.w	r2, r2, #8
20000db8:	701a      	strb	r2, [r3, #0]
20000dba:	f04f 0200 	mov.w	r2, #0
20000dbe:	f042 0201 	orr.w	r2, r2, #1
20000dc2:	705a      	strb	r2, [r3, #1]
	hk_pkt->ccsds_p2 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p2((hk_seq_num++)))));
20000dc4:	f24b 136c 	movw	r3, #45420	; 0xb16c
20000dc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dcc:	6818      	ldr	r0, [r3, #0]
20000dce:	f64a 73b2 	movw	r3, #44978	; 0xafb2
20000dd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dd6:	8819      	ldrh	r1, [r3, #0]
20000dd8:	460b      	mov	r3, r1
20000dda:	ea6f 4383 	mvn.w	r3, r3, lsl #18
20000dde:	ea6f 4393 	mvn.w	r3, r3, lsr #18
20000de2:	b29b      	uxth	r3, r3
20000de4:	b29b      	uxth	r3, r3
20000de6:	ea4f 2303 	mov.w	r3, r3, lsl #8
20000dea:	fa1f fc83 	uxth.w	ip, r3
20000dee:	f64a 73b2 	movw	r3, #44978	; 0xafb2
20000df2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000df6:	881a      	ldrh	r2, [r3, #0]
20000df8:	4613      	mov	r3, r2
20000dfa:	ea6f 4383 	mvn.w	r3, r3, lsl #18
20000dfe:	ea6f 4393 	mvn.w	r3, r3, lsr #18
20000e02:	b29b      	uxth	r3, r3
20000e04:	b29b      	uxth	r3, r3
20000e06:	ea4f 2313 	mov.w	r3, r3, lsr #8
20000e0a:	b29b      	uxth	r3, r3
20000e0c:	ea4c 0303 	orr.w	r3, ip, r3
20000e10:	b29b      	uxth	r3, r3
20000e12:	b29b      	uxth	r3, r3
20000e14:	f003 0cff 	and.w	ip, r3, #255	; 0xff
20000e18:	f04f 0e00 	mov.w	lr, #0
20000e1c:	ea4e 0c0c 	orr.w	ip, lr, ip
20000e20:	f880 c002 	strb.w	ip, [r0, #2]
20000e24:	ea4f 2313 	mov.w	r3, r3, lsr #8
20000e28:	b29b      	uxth	r3, r3
20000e2a:	f04f 0c00 	mov.w	ip, #0
20000e2e:	ea4c 0303 	orr.w	r3, ip, r3
20000e32:	70c3      	strb	r3, [r0, #3]
20000e34:	f101 0301 	add.w	r3, r1, #1
20000e38:	b299      	uxth	r1, r3
20000e3a:	f64a 73b2 	movw	r3, #44978	; 0xafb2
20000e3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e42:	8019      	strh	r1, [r3, #0]
20000e44:	f102 0301 	add.w	r3, r2, #1
20000e48:	b29a      	uxth	r2, r3
20000e4a:	f64a 73b2 	movw	r3, #44978	; 0xafb2
20000e4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e52:	801a      	strh	r2, [r3, #0]
	hk_pkt->ccsds_p3 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p3(HK_PKT_LENGTH))));
20000e54:	f24b 136c 	movw	r3, #45420	; 0xb16c
20000e58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e5c:	681b      	ldr	r3, [r3, #0]
20000e5e:	f04f 0200 	mov.w	r2, #0
20000e62:	711a      	strb	r2, [r3, #4]
20000e64:	f04f 0200 	mov.w	r2, #0
20000e68:	f042 027c 	orr.w	r2, r2, #124	; 0x7c
20000e6c:	715a      	strb	r2, [r3, #5]
	hk_pkt->ccsds_s1 = 0;
20000e6e:	f24b 136c 	movw	r3, #45420	; 0xb16c
20000e72:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e76:	681b      	ldr	r3, [r3, #0]
20000e78:	f04f 0200 	mov.w	r2, #0
20000e7c:	719a      	strb	r2, [r3, #6]
20000e7e:	f04f 0200 	mov.w	r2, #0
20000e82:	71da      	strb	r2, [r3, #7]
20000e84:	f04f 0200 	mov.w	r2, #0
20000e88:	721a      	strb	r2, [r3, #8]
20000e8a:	f04f 0200 	mov.w	r2, #0
20000e8e:	725a      	strb	r2, [r3, #9]
	hk_pkt->ccsds_s2 = 0;
20000e90:	f24b 136c 	movw	r3, #45420	; 0xb16c
20000e94:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e98:	681b      	ldr	r3, [r3, #0]
20000e9a:	f04f 0200 	mov.w	r2, #0
20000e9e:	729a      	strb	r2, [r3, #10]
20000ea0:	f04f 0200 	mov.w	r2, #0
20000ea4:	72da      	strb	r2, [r3, #11]
20000ea6:	f04f 0200 	mov.w	r2, #0
20000eaa:	731a      	strb	r2, [r3, #12]
20000eac:	f04f 0200 	mov.w	r2, #0
20000eb0:	735a      	strb	r2, [r3, #13]




	uint32_t a;
	if(store_in_sd_card){
20000eb2:	f64a 73b5 	movw	r3, #44981	; 0xafb5
20000eb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000eba:	781b      	ldrb	r3, [r3, #0]
20000ebc:	2b00      	cmp	r3, #0
20000ebe:	d04b      	beq.n	20000f58 <get_hk+0x8c0>
		sd_dump = 1;
20000ec0:	f64a 73c8 	movw	r3, #45000	; 0xafc8
20000ec4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ec8:	f04f 0201 	mov.w	r2, #1
20000ecc:	701a      	strb	r2, [r3, #0]
		hk_pkt->sd_dump = sd_dump;
20000ece:	f24b 136c 	movw	r3, #45420	; 0xb16c
20000ed2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ed6:	681a      	ldr	r2, [r3, #0]
20000ed8:	f64a 73c8 	movw	r3, #45000	; 0xafc8
20000edc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ee0:	781b      	ldrb	r3, [r3, #0]
20000ee2:	f882 3059 	strb.w	r3, [r2, #89]	; 0x59
		hk_pkt->Fletcher_Code = make_FLetcher(data, sizeof(hk_pkt_t) - 2);
20000ee6:	f24b 136c 	movw	r3, #45420	; 0xb16c
20000eea:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000eee:	681c      	ldr	r4, [r3, #0]
20000ef0:	f24b 2094 	movw	r0, #45716	; 0xb294
20000ef4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ef8:	f04f 017a 	mov.w	r1, #122	; 0x7a
20000efc:	f7ff fb04 	bl	20000508 <make_FLetcher>
20000f00:	4603      	mov	r3, r0
20000f02:	f003 02ff 	and.w	r2, r3, #255	; 0xff
20000f06:	f04f 0100 	mov.w	r1, #0
20000f0a:	ea41 0202 	orr.w	r2, r1, r2
20000f0e:	f884 207a 	strb.w	r2, [r4, #122]	; 0x7a
20000f12:	ea4f 2313 	mov.w	r3, r3, lsr #8
20000f16:	b29b      	uxth	r3, r3
20000f18:	f04f 0200 	mov.w	r2, #0
20000f1c:	ea42 0303 	orr.w	r3, r2, r3
20000f20:	f884 307b 	strb.w	r3, [r4, #123]	; 0x7b
		result |= ((store_data(&hk_partition, data) == 0 ? 0 : 1) << 7);
20000f24:	f24c 004c 	movw	r0, #49228	; 0xc04c
20000f28:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f2c:	f24b 2194 	movw	r1, #45716	; 0xb294
20000f30:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000f34:	f002 ffe2 	bl	20003efc <store_data>
20000f38:	4603      	mov	r3, r0
20000f3a:	2b00      	cmp	r3, #0
20000f3c:	d002      	beq.n	20000f44 <get_hk+0x8ac>
20000f3e:	f04f 0380 	mov.w	r3, #128	; 0x80
20000f42:	e001      	b.n	20000f48 <get_hk+0x8b0>
20000f44:	f04f 0300 	mov.w	r3, #0
20000f48:	8e39      	ldrh	r1, [r7, #48]	; 0x30
20000f4a:	461a      	mov	r2, r3
20000f4c:	460b      	mov	r3, r1
20000f4e:	ea42 0303 	orr.w	r3, r2, r3
20000f52:	b29b      	uxth	r3, r3
20000f54:	863b      	strh	r3, [r7, #48]	; 0x30
20000f56:	e03d      	b.n	20000fd4 <get_hk+0x93c>
//			store_in_sd_card = 0;
//		}
//		store_in_sd_card = 0;
	}
	else{
		sd_dump = 0;
20000f58:	f64a 73c8 	movw	r3, #45000	; 0xafc8
20000f5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f60:	f04f 0200 	mov.w	r2, #0
20000f64:	701a      	strb	r2, [r3, #0]
		hk_pkt->sd_dump = sd_dump;
20000f66:	f24b 136c 	movw	r3, #45420	; 0xb16c
20000f6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f6e:	681a      	ldr	r2, [r3, #0]
20000f70:	f64a 73c8 	movw	r3, #45000	; 0xafc8
20000f74:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f78:	781b      	ldrb	r3, [r3, #0]
20000f7a:	f882 3059 	strb.w	r3, [r2, #89]	; 0x59
		hk_pkt->Fletcher_Code = make_FLetcher(data, sizeof(hk_pkt_t) - 2);
20000f7e:	f24b 136c 	movw	r3, #45420	; 0xb16c
20000f82:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f86:	681c      	ldr	r4, [r3, #0]
20000f88:	f24b 2094 	movw	r0, #45716	; 0xb294
20000f8c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f90:	f04f 017a 	mov.w	r1, #122	; 0x7a
20000f94:	f7ff fab8 	bl	20000508 <make_FLetcher>
20000f98:	4603      	mov	r3, r0
20000f9a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
20000f9e:	f04f 0100 	mov.w	r1, #0
20000fa2:	ea41 0202 	orr.w	r2, r1, r2
20000fa6:	f884 207a 	strb.w	r2, [r4, #122]	; 0x7a
20000faa:	ea4f 2313 	mov.w	r3, r3, lsr #8
20000fae:	b29b      	uxth	r3, r3
20000fb0:	f04f 0200 	mov.w	r2, #0
20000fb4:	ea42 0303 	orr.w	r3, r2, r3
20000fb8:	f884 307b 	strb.w	r3, [r4, #123]	; 0x7b
//		vGetPktStruct(hk, (void*) hk_pkt, sizeof(hk_pkt_t));
		MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(hk_pkt_t));
20000fbc:	f24c 00f8 	movw	r0, #49400	; 0xc0f8
20000fc0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000fc4:	f24b 2194 	movw	r1, #45716	; 0xb294
20000fc8:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000fcc:	f04f 027c 	mov.w	r2, #124	; 0x7c
20000fd0:	f004 f85a 	bl	20005088 <MSS_UART_polled_tx>
	}

	return result;
20000fd4:	8e3b      	ldrh	r3, [r7, #48]	; 0x30

}
20000fd6:	4618      	mov	r0, r3
20000fd8:	f107 073c 	add.w	r7, r7, #60	; 0x3c
20000fdc:	46bd      	mov	sp, r7
20000fde:	bd90      	pop	{r4, r7, pc}

20000fe0 <get_temp>:


void get_temp(){
20000fe0:	b5b0      	push	{r4, r5, r7, lr}
20000fe2:	b082      	sub	sp, #8
20000fe4:	af00      	add	r7, sp, #0
	uint8_t i = 0;
20000fe6:	f04f 0300 	mov.w	r3, #0
20000fea:	717b      	strb	r3, [r7, #5]
	uint8_t flag;
	uint8_t sd_dump_thermistor = 0;
20000fec:	f04f 0300 	mov.w	r3, #0
20000ff0:	71fb      	strb	r3, [r7, #7]
	thermistor_pkt = (thermistor_pkt_t*) data;
20000ff2:	f24b 2294 	movw	r2, #45716	; 0xb294
20000ff6:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000ffa:	f24b 2390 	movw	r3, #45712	; 0xb290
20000ffe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001002:	601a      	str	r2, [r3, #0]

	for(;i<8;i++){
20001004:	e02e      	b.n	20001064 <get_temp+0x84>
		thermistor_pkt->Temperature_Values[i] = get_ADC_value(TEMP_ADC_CORE_I2C, ADC_ADDR, i, flag);
20001006:	f24b 2390 	movw	r3, #45712	; 0xb290
2000100a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000100e:	681c      	ldr	r4, [r3, #0]
20001010:	797d      	ldrb	r5, [r7, #5]
20001012:	79bb      	ldrb	r3, [r7, #6]
20001014:	797a      	ldrb	r2, [r7, #5]
20001016:	f24b 1000 	movw	r0, #45312	; 0xb100
2000101a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000101e:	f04f 0121 	mov.w	r1, #33	; 0x21
20001022:	f001 ff6b 	bl	20002efc <get_ADC_value>
20001026:	4603      	mov	r3, r0
20001028:	4619      	mov	r1, r3
2000102a:	f105 0204 	add.w	r2, r5, #4
2000102e:	f001 00ff 	and.w	r0, r1, #255	; 0xff
20001032:	ea4f 0342 	mov.w	r3, r2, lsl #1
20001036:	4423      	add	r3, r4
20001038:	f04f 0c00 	mov.w	ip, #0
2000103c:	ea4c 0000 	orr.w	r0, ip, r0
20001040:	7198      	strb	r0, [r3, #6]
20001042:	ea4f 2311 	mov.w	r3, r1, lsr #8
20001046:	b298      	uxth	r0, r3
20001048:	ea4f 0342 	mov.w	r3, r2, lsl #1
2000104c:	4423      	add	r3, r4
2000104e:	f04f 0200 	mov.w	r2, #0
20001052:	4611      	mov	r1, r2
20001054:	4602      	mov	r2, r0
20001056:	ea41 0202 	orr.w	r2, r1, r2
2000105a:	71da      	strb	r2, [r3, #7]
	uint8_t i = 0;
	uint8_t flag;
	uint8_t sd_dump_thermistor = 0;
	thermistor_pkt = (thermistor_pkt_t*) data;

	for(;i<8;i++){
2000105c:	797b      	ldrb	r3, [r7, #5]
2000105e:	f103 0301 	add.w	r3, r3, #1
20001062:	717b      	strb	r3, [r7, #5]
20001064:	797b      	ldrb	r3, [r7, #5]
20001066:	2b07      	cmp	r3, #7
20001068:	d9cd      	bls.n	20001006 <get_temp+0x26>
		thermistor_pkt->Temperature_Values[i] = get_ADC_value(TEMP_ADC_CORE_I2C, ADC_ADDR, i, flag);
	}

	if(store_in_sd_card){
2000106a:	f64a 73b5 	movw	r3, #44981	; 0xafb5
2000106e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001072:	781b      	ldrb	r3, [r3, #0]
20001074:	2b00      	cmp	r3, #0
20001076:	d00d      	beq.n	20001094 <get_temp+0xb4>
		sd_dump_thermistor = 1;
20001078:	f04f 0301 	mov.w	r3, #1
2000107c:	71fb      	strb	r3, [r7, #7]
		store_data(&thermistor_partition, data);
2000107e:	f24c 0028 	movw	r0, #49192	; 0xc028
20001082:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001086:	f24b 2194 	movw	r1, #45716	; 0xb294
2000108a:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000108e:	f002 ff35 	bl	20003efc <store_data>
20001092:	e00e      	b.n	200010b2 <get_temp+0xd2>
//		store_in_sd_card = 0;
	}
	else{
		sd_dump_thermistor = 0;
20001094:	f04f 0300 	mov.w	r3, #0
20001098:	71fb      	strb	r3, [r7, #7]
//		vGetPktStruct(thermistor, (void*) thermistor_pkt, sizeof(thermistor_pkt_t));
		MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(hk_pkt_t));
2000109a:	f24c 00f8 	movw	r0, #49400	; 0xc0f8
2000109e:	f2c2 0000 	movt	r0, #8192	; 0x2000
200010a2:	f24b 2194 	movw	r1, #45716	; 0xb294
200010a6:	f2c2 0100 	movt	r1, #8192	; 0x2000
200010aa:	f04f 027c 	mov.w	r2, #124	; 0x7c
200010ae:	f003 ffeb 	bl	20005088 <MSS_UART_polled_tx>
	}
}
200010b2:	f107 0708 	add.w	r7, r7, #8
200010b6:	46bd      	mov	sp, r7
200010b8:	bdb0      	pop	{r4, r5, r7, pc}
200010ba:	bf00      	nop

200010bc <get_sd_data>:

void get_sd_data(){
200010bc:	b580      	push	{r7, lr}
200010be:	af00      	add	r7, sp, #0

	read_data(&hk_partition, data);
200010c0:	f24c 004c 	movw	r0, #49228	; 0xc04c
200010c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200010c8:	f24b 2194 	movw	r1, #45716	; 0xb294
200010cc:	f2c2 0100 	movt	r1, #8192	; 0x2000
200010d0:	f002 ff42 	bl	20003f58 <read_data>
//	vGetPktStruct(hk, (void*) hk_pkt, sizeof(hk_pkt_t));
//	MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(hk_pkt_t));
}
200010d4:	bd80      	pop	{r7, pc}
200010d6:	bf00      	nop

200010d8 <get_comms>:


	return status;
}

uint16_t get_comms(){
200010d8:	b590      	push	{r4, r7, lr}
200010da:	b083      	sub	sp, #12
200010dc:	af00      	add	r7, sp, #0
	uint16_t i = 0;
200010de:	f04f 0300 	mov.w	r3, #0
200010e2:	80fb      	strh	r3, [r7, #6]
	comms_pkt = (comms_pkt_t*) data;
200010e4:	f24b 2294 	movw	r2, #45716	; 0xb294
200010e8:	f2c2 0200 	movt	r2, #8192	; 0x2000
200010ec:	f64b 53a4 	movw	r3, #48548	; 0xbda4
200010f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010f4:	601a      	str	r2, [r3, #0]
//	data_test[0]++;
	for(;i<8;i++){
200010f6:	e00c      	b.n	20001112 <get_comms+0x3a>
		cmd_adf_data[i] = 0;
200010f8:	88fa      	ldrh	r2, [r7, #6]
200010fa:	f64b 53b4 	movw	r3, #48564	; 0xbdb4
200010fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001102:	f04f 0100 	mov.w	r1, #0
20001106:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

uint16_t get_comms(){
	uint16_t i = 0;
	comms_pkt = (comms_pkt_t*) data;
//	data_test[0]++;
	for(;i<8;i++){
2000110a:	88fb      	ldrh	r3, [r7, #6]
2000110c:	f103 0301 	add.w	r3, r3, #1
20001110:	80fb      	strh	r3, [r7, #6]
20001112:	88fb      	ldrh	r3, [r7, #6]
20001114:	2b07      	cmp	r3, #7
20001116:	d9ef      	bls.n	200010f8 <get_comms+0x20>
		cmd_adf_data[i] = 0;
	}
	i = 0;
20001118:	f04f 0300 	mov.w	r3, #0
2000111c:	80fb      	strh	r3, [r7, #6]
	get_rssi_data(&rssi);
2000111e:	f24c 0038 	movw	r0, #49208	; 0xc038
20001122:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001126:	f003 fc29 	bl	2000497c <get_rssi_data>
	comms_pkt->IMG_ID = IMG_ID;
2000112a:	f64b 53a4 	movw	r3, #48548	; 0xbda4
2000112e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001132:	681a      	ldr	r2, [r3, #0]
20001134:	f64a 73c1 	movw	r3, #44993	; 0xafc1
20001138:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000113c:	781b      	ldrb	r3, [r3, #0]
2000113e:	7393      	strb	r3, [r2, #14]
	comms_pkt->comms_adf_rssi = rssi;
20001140:	f64b 53a4 	movw	r3, #48548	; 0xbda4
20001144:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001148:	681a      	ldr	r2, [r3, #0]
2000114a:	f24c 0338 	movw	r3, #49208	; 0xc038
2000114e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001152:	881b      	ldrh	r3, [r3, #0]
20001154:	f003 01ff 	and.w	r1, r3, #255	; 0xff
20001158:	f04f 0000 	mov.w	r0, #0
2000115c:	ea40 0101 	orr.w	r1, r0, r1
20001160:	7511      	strb	r1, [r2, #20]
20001162:	ea4f 2313 	mov.w	r3, r3, lsr #8
20001166:	b29b      	uxth	r3, r3
20001168:	f04f 0100 	mov.w	r1, #0
2000116c:	ea41 0303 	orr.w	r3, r1, r3
20001170:	7553      	strb	r3, [r2, #21]
	comms_pkt->comms_adf_cmd_rx = cmd_rx_count;
20001172:	f64b 53a4 	movw	r3, #48548	; 0xbda4
20001176:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000117a:	681a      	ldr	r2, [r3, #0]
2000117c:	f64a 73c3 	movw	r3, #44995	; 0xafc3
20001180:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001184:	781b      	ldrb	r3, [r3, #0]
20001186:	73d3      	strb	r3, [r2, #15]
	comms_pkt->comms_adf_cmd_succ = cmd_succ_count;
20001188:	f64b 53a4 	movw	r3, #48548	; 0xbda4
2000118c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001190:	681a      	ldr	r2, [r3, #0]
20001192:	f64a 73c4 	movw	r3, #44996	; 0xafc4
20001196:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000119a:	781b      	ldrb	r3, [r3, #0]
2000119c:	7413      	strb	r3, [r2, #16]
	comms_pkt->comms_adf_cmd_reject = cmd_reject_count;
2000119e:	f64b 53a4 	movw	r3, #48548	; 0xbda4
200011a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011a6:	681a      	ldr	r2, [r3, #0]
200011a8:	f64a 73c5 	movw	r3, #44997	; 0xafc5
200011ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011b0:	781b      	ldrb	r3, [r3, #0]
200011b2:	7453      	strb	r3, [r2, #17]
	comms_pkt->comms_adf_rssi_cca = rssi_cca;
200011b4:	f64b 53a4 	movw	r3, #48548	; 0xbda4
200011b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011bc:	681a      	ldr	r2, [r3, #0]
200011be:	f24c 0324 	movw	r3, #49188	; 0xc024
200011c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011c6:	881b      	ldrh	r3, [r3, #0]
200011c8:	f003 01ff 	and.w	r1, r3, #255	; 0xff
200011cc:	f04f 0000 	mov.w	r0, #0
200011d0:	ea40 0101 	orr.w	r1, r0, r1
200011d4:	7491      	strb	r1, [r2, #18]
200011d6:	ea4f 2313 	mov.w	r3, r3, lsr #8
200011da:	b29b      	uxth	r3, r3
200011dc:	f04f 0100 	mov.w	r1, #0
200011e0:	ea41 0303 	orr.w	r3, r1, r3
200011e4:	74d3      	strb	r3, [r2, #19]
	comms_pkt->comms_adf_preamble_patt = get_preamble_pkt();
200011e6:	f64b 53a4 	movw	r3, #48548	; 0xbda4
200011ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011ee:	681c      	ldr	r4, [r3, #0]
200011f0:	f003 fdda 	bl	20004da8 <get_preamble_pkt>
200011f4:	4603      	mov	r3, r0
200011f6:	75a3      	strb	r3, [r4, #22]
	comms_pkt->comms_adf_sync_word = get_sync_word();
200011f8:	f64b 53a4 	movw	r3, #48548	; 0xbda4
200011fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001200:	681c      	ldr	r4, [r3, #0]
20001202:	f003 fde9 	bl	20004dd8 <get_sync_word>
20001206:	4603      	mov	r3, r0
20001208:	f003 02ff 	and.w	r2, r3, #255	; 0xff
2000120c:	f04f 0100 	mov.w	r1, #0
20001210:	ea41 0202 	orr.w	r2, r1, r2
20001214:	75e2      	strb	r2, [r4, #23]
20001216:	ea4f 2213 	mov.w	r2, r3, lsr #8
2000121a:	f002 02ff 	and.w	r2, r2, #255	; 0xff
2000121e:	f04f 0100 	mov.w	r1, #0
20001222:	ea41 0202 	orr.w	r2, r1, r2
20001226:	7622      	strb	r2, [r4, #24]
20001228:	ea4f 4213 	mov.w	r2, r3, lsr #16
2000122c:	f002 02ff 	and.w	r2, r2, #255	; 0xff
20001230:	f04f 0100 	mov.w	r1, #0
20001234:	ea41 0202 	orr.w	r2, r1, r2
20001238:	7662      	strb	r2, [r4, #25]
2000123a:	ea4f 6313 	mov.w	r3, r3, lsr #24
2000123e:	f04f 0200 	mov.w	r2, #0
20001242:	ea42 0303 	orr.w	r3, r2, r3
20001246:	76a3      	strb	r3, [r4, #26]
	comms_pkt->comms_adf_freq = get_freq();
20001248:	f64b 53a4 	movw	r3, #48548	; 0xbda4
2000124c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001250:	681c      	ldr	r4, [r3, #0]
20001252:	f003 fde9 	bl	20004e28 <get_freq>
20001256:	4603      	mov	r3, r0
20001258:	f003 02ff 	and.w	r2, r3, #255	; 0xff
2000125c:	f04f 0100 	mov.w	r1, #0
20001260:	ea41 0202 	orr.w	r2, r1, r2
20001264:	76e2      	strb	r2, [r4, #27]
20001266:	ea4f 2213 	mov.w	r2, r3, lsr #8
2000126a:	f002 02ff 	and.w	r2, r2, #255	; 0xff
2000126e:	f04f 0100 	mov.w	r1, #0
20001272:	ea41 0202 	orr.w	r2, r1, r2
20001276:	7722      	strb	r2, [r4, #28]
20001278:	ea4f 4213 	mov.w	r2, r3, lsr #16
2000127c:	f002 02ff 	and.w	r2, r2, #255	; 0xff
20001280:	f04f 0100 	mov.w	r1, #0
20001284:	ea41 0202 	orr.w	r2, r1, r2
20001288:	7762      	strb	r2, [r4, #29]
2000128a:	ea4f 6313 	mov.w	r3, r3, lsr #24
2000128e:	f04f 0200 	mov.w	r2, #0
20001292:	ea42 0303 	orr.w	r3, r2, r3
20001296:	77a3      	strb	r3, [r4, #30]
	comms_pkt->comms_adf_read_reg_addr = cmd_adf_read_addr;
20001298:	f64b 53a4 	movw	r3, #48548	; 0xbda4
2000129c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012a0:	681b      	ldr	r3, [r3, #0]
200012a2:	f64a 72bc 	movw	r2, #44988	; 0xafbc
200012a6:	f2c2 0200 	movt	r2, #8192	; 0x2000
200012aa:	6812      	ldr	r2, [r2, #0]
200012ac:	f002 01ff 	and.w	r1, r2, #255	; 0xff
200012b0:	f04f 0000 	mov.w	r0, #0
200012b4:	ea40 0101 	orr.w	r1, r0, r1
200012b8:	77d9      	strb	r1, [r3, #31]
200012ba:	ea4f 2112 	mov.w	r1, r2, lsr #8
200012be:	f001 01ff 	and.w	r1, r1, #255	; 0xff
200012c2:	f04f 0000 	mov.w	r0, #0
200012c6:	ea40 0101 	orr.w	r1, r0, r1
200012ca:	f883 1020 	strb.w	r1, [r3, #32]
200012ce:	ea4f 4112 	mov.w	r1, r2, lsr #16
200012d2:	f001 01ff 	and.w	r1, r1, #255	; 0xff
200012d6:	f04f 0000 	mov.w	r0, #0
200012da:	ea40 0101 	orr.w	r1, r0, r1
200012de:	f883 1021 	strb.w	r1, [r3, #33]	; 0x21
200012e2:	ea4f 6212 	mov.w	r2, r2, lsr #24
200012e6:	f04f 0100 	mov.w	r1, #0
200012ea:	ea41 0202 	orr.w	r2, r1, r2
200012ee:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	comms_pkt->comms_adf_read_No_double_words = cmd_adf_read_No_double_words;
200012f2:	f64b 53a4 	movw	r3, #48548	; 0xbda4
200012f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012fa:	681a      	ldr	r2, [r3, #0]
200012fc:	f64a 73c0 	movw	r3, #44992	; 0xafc0
20001300:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001304:	781b      	ldrb	r3, [r3, #0]
20001306:	f882 3023 	strb.w	r3, [r2, #35]	; 0x23
	comms_pkt->comms_adf_state = adf_get_state();
2000130a:	f64b 53a4 	movw	r3, #48548	; 0xbda4
2000130e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001312:	681c      	ldr	r4, [r3, #0]
20001314:	f003 fae8 	bl	200048e8 <adf_get_state>
20001318:	4603      	mov	r3, r0
2000131a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44

	for(;i<cmd_adf_read_No_double_words;i++){
2000131e:	e043      	b.n	200013a8 <get_comms+0x2d0>
		comms_pkt->comms_adf_data[i] =	cmd_adf_data[i];
20001320:	f64b 53a4 	movw	r3, #48548	; 0xbda4
20001324:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001328:	681b      	ldr	r3, [r3, #0]
2000132a:	88f8      	ldrh	r0, [r7, #6]
2000132c:	88f9      	ldrh	r1, [r7, #6]
2000132e:	f64b 52b4 	movw	r2, #48564	; 0xbdb4
20001332:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001336:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
2000133a:	f100 0208 	add.w	r2, r0, #8
2000133e:	f001 0cff 	and.w	ip, r1, #255	; 0xff
20001342:	ea4f 0082 	mov.w	r0, r2, lsl #2
20001346:	4418      	add	r0, r3
20001348:	f04f 0e00 	mov.w	lr, #0
2000134c:	ea4e 0c0c 	orr.w	ip, lr, ip
20001350:	f880 c004 	strb.w	ip, [r0, #4]
20001354:	ea4f 2011 	mov.w	r0, r1, lsr #8
20001358:	f000 0cff 	and.w	ip, r0, #255	; 0xff
2000135c:	ea4f 0082 	mov.w	r0, r2, lsl #2
20001360:	4418      	add	r0, r3
20001362:	f04f 0e00 	mov.w	lr, #0
20001366:	ea4e 0c0c 	orr.w	ip, lr, ip
2000136a:	f880 c005 	strb.w	ip, [r0, #5]
2000136e:	ea4f 4011 	mov.w	r0, r1, lsr #16
20001372:	f000 0cff 	and.w	ip, r0, #255	; 0xff
20001376:	ea4f 0082 	mov.w	r0, r2, lsl #2
2000137a:	4418      	add	r0, r3
2000137c:	f04f 0e00 	mov.w	lr, #0
20001380:	ea4e 0c0c 	orr.w	ip, lr, ip
20001384:	f880 c006 	strb.w	ip, [r0, #6]
20001388:	ea4f 6011 	mov.w	r0, r1, lsr #24
2000138c:	ea4f 0282 	mov.w	r2, r2, lsl #2
20001390:	441a      	add	r2, r3
20001392:	f04f 0300 	mov.w	r3, #0
20001396:	4619      	mov	r1, r3
20001398:	4603      	mov	r3, r0
2000139a:	ea41 0303 	orr.w	r3, r1, r3
2000139e:	71d3      	strb	r3, [r2, #7]
	comms_pkt->comms_adf_freq = get_freq();
	comms_pkt->comms_adf_read_reg_addr = cmd_adf_read_addr;
	comms_pkt->comms_adf_read_No_double_words = cmd_adf_read_No_double_words;
	comms_pkt->comms_adf_state = adf_get_state();

	for(;i<cmd_adf_read_No_double_words;i++){
200013a0:	88fb      	ldrh	r3, [r7, #6]
200013a2:	f103 0301 	add.w	r3, r3, #1
200013a6:	80fb      	strh	r3, [r7, #6]
200013a8:	f64a 73c0 	movw	r3, #44992	; 0xafc0
200013ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013b0:	781b      	ldrb	r3, [r3, #0]
200013b2:	88fa      	ldrh	r2, [r7, #6]
200013b4:	429a      	cmp	r2, r3
200013b6:	d3b3      	bcc.n	20001320 <get_comms+0x248>
		comms_pkt->comms_adf_data[i] =	cmd_adf_data[i];
	}

	get_time_vector(Time_Vector);
200013b8:	f24c 0060 	movw	r0, #49248	; 0xc060
200013bc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200013c0:	f001 fae8 	bl	20002994 <get_time_vector>

	for(;i<32;i++){
200013c4:	e013      	b.n	200013ee <get_comms+0x316>
		comms_pkt->comms_GTime_SVector[i] = Time_Vector[i];
200013c6:	f64b 53a4 	movw	r3, #48548	; 0xbda4
200013ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013ce:	6819      	ldr	r1, [r3, #0]
200013d0:	88f8      	ldrh	r0, [r7, #6]
200013d2:	88fa      	ldrh	r2, [r7, #6]
200013d4:	f24c 0360 	movw	r3, #49248	; 0xc060
200013d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013dc:	5c9a      	ldrb	r2, [r3, r2]
200013de:	eb00 0301 	add.w	r3, r0, r1
200013e2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
		comms_pkt->comms_adf_data[i] =	cmd_adf_data[i];
	}

	get_time_vector(Time_Vector);

	for(;i<32;i++){
200013e6:	88fb      	ldrh	r3, [r7, #6]
200013e8:	f103 0301 	add.w	r3, r3, #1
200013ec:	80fb      	strh	r3, [r7, #6]
200013ee:	88fb      	ldrh	r3, [r7, #6]
200013f0:	2b1f      	cmp	r3, #31
200013f2:	d9e8      	bls.n	200013c6 <get_comms+0x2ee>
		comms_pkt->comms_GTime_SVector[i] = Time_Vector[i];
	}

//	comms_pkt->comms_adf_state = adf_get_state();

	comms_pkt->ccsds_p1 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p1(tlm_pkt_type, COMMS_API_ID))));
200013f4:	f64b 53a4 	movw	r3, #48548	; 0xbda4
200013f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013fc:	681b      	ldr	r3, [r3, #0]
200013fe:	f04f 0200 	mov.w	r2, #0
20001402:	f042 0208 	orr.w	r2, r2, #8
20001406:	701a      	strb	r2, [r3, #0]
20001408:	f04f 0200 	mov.w	r2, #0
2000140c:	f042 0203 	orr.w	r2, r2, #3
20001410:	705a      	strb	r2, [r3, #1]
	comms_pkt->ccsds_p2 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p2((comms_seq_num++)))));
20001412:	f64b 53a4 	movw	r3, #48548	; 0xbda4
20001416:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000141a:	6818      	ldr	r0, [r3, #0]
2000141c:	f64a 73b8 	movw	r3, #44984	; 0xafb8
20001420:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001424:	8819      	ldrh	r1, [r3, #0]
20001426:	460b      	mov	r3, r1
20001428:	ea6f 4383 	mvn.w	r3, r3, lsl #18
2000142c:	ea6f 4393 	mvn.w	r3, r3, lsr #18
20001430:	b29b      	uxth	r3, r3
20001432:	b29b      	uxth	r3, r3
20001434:	ea4f 2303 	mov.w	r3, r3, lsl #8
20001438:	fa1f fc83 	uxth.w	ip, r3
2000143c:	f64a 73b8 	movw	r3, #44984	; 0xafb8
20001440:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001444:	881a      	ldrh	r2, [r3, #0]
20001446:	4613      	mov	r3, r2
20001448:	ea6f 4383 	mvn.w	r3, r3, lsl #18
2000144c:	ea6f 4393 	mvn.w	r3, r3, lsr #18
20001450:	b29b      	uxth	r3, r3
20001452:	b29b      	uxth	r3, r3
20001454:	ea4f 2313 	mov.w	r3, r3, lsr #8
20001458:	b29b      	uxth	r3, r3
2000145a:	ea4c 0303 	orr.w	r3, ip, r3
2000145e:	b29b      	uxth	r3, r3
20001460:	b29b      	uxth	r3, r3
20001462:	f003 0cff 	and.w	ip, r3, #255	; 0xff
20001466:	f04f 0e00 	mov.w	lr, #0
2000146a:	ea4e 0c0c 	orr.w	ip, lr, ip
2000146e:	f880 c002 	strb.w	ip, [r0, #2]
20001472:	ea4f 2313 	mov.w	r3, r3, lsr #8
20001476:	b29b      	uxth	r3, r3
20001478:	f04f 0c00 	mov.w	ip, #0
2000147c:	ea4c 0303 	orr.w	r3, ip, r3
20001480:	70c3      	strb	r3, [r0, #3]
20001482:	f101 0301 	add.w	r3, r1, #1
20001486:	b299      	uxth	r1, r3
20001488:	f64a 73b8 	movw	r3, #44984	; 0xafb8
2000148c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001490:	8019      	strh	r1, [r3, #0]
20001492:	f102 0301 	add.w	r3, r2, #1
20001496:	b29a      	uxth	r2, r3
20001498:	f64a 73b8 	movw	r3, #44984	; 0xafb8
2000149c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014a0:	801a      	strh	r2, [r3, #0]
	comms_pkt->ccsds_p3 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p3(COMMS_PKT_LENGTH))));
200014a2:	f64b 53a4 	movw	r3, #48548	; 0xbda4
200014a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014aa:	681b      	ldr	r3, [r3, #0]
200014ac:	f04f 0200 	mov.w	r2, #0
200014b0:	711a      	strb	r2, [r3, #4]
200014b2:	f04f 0200 	mov.w	r2, #0
200014b6:	f042 0268 	orr.w	r2, r2, #104	; 0x68
200014ba:	715a      	strb	r2, [r3, #5]
	comms_pkt->ccsds_s1 = 0;
200014bc:	f64b 53a4 	movw	r3, #48548	; 0xbda4
200014c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014c4:	681b      	ldr	r3, [r3, #0]
200014c6:	f04f 0200 	mov.w	r2, #0
200014ca:	719a      	strb	r2, [r3, #6]
200014cc:	f04f 0200 	mov.w	r2, #0
200014d0:	71da      	strb	r2, [r3, #7]
200014d2:	f04f 0200 	mov.w	r2, #0
200014d6:	721a      	strb	r2, [r3, #8]
200014d8:	f04f 0200 	mov.w	r2, #0
200014dc:	725a      	strb	r2, [r3, #9]

	comms_pkt->ccsds_s2 = 0;
200014de:	f64b 53a4 	movw	r3, #48548	; 0xbda4
200014e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014e6:	681b      	ldr	r3, [r3, #0]
200014e8:	f04f 0200 	mov.w	r2, #0
200014ec:	729a      	strb	r2, [r3, #10]
200014ee:	f04f 0200 	mov.w	r2, #0
200014f2:	72da      	strb	r2, [r3, #11]
200014f4:	f04f 0200 	mov.w	r2, #0
200014f8:	731a      	strb	r2, [r3, #12]
200014fa:	f04f 0200 	mov.w	r2, #0
200014fe:	735a      	strb	r2, [r3, #13]

	if(store_in_sd_card){
20001500:	f64a 73b5 	movw	r3, #44981	; 0xafb5
20001504:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001508:	781b      	ldrb	r3, [r3, #0]
2000150a:	2b00      	cmp	r3, #0
2000150c:	d03d      	beq.n	2000158a <get_comms+0x4b2>
		sd_dump_comms = 1;
2000150e:	f64a 73b6 	movw	r3, #44982	; 0xafb6
20001512:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001516:	f04f 0201 	mov.w	r2, #1
2000151a:	701a      	strb	r2, [r3, #0]
		comms_pkt->comms_sd_dump = sd_dump_comms;
2000151c:	f64b 53a4 	movw	r3, #48548	; 0xbda4
20001520:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001524:	681a      	ldr	r2, [r3, #0]
20001526:	f64a 73b6 	movw	r3, #44982	; 0xafb6
2000152a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000152e:	781b      	ldrb	r3, [r3, #0]
20001530:	f882 3045 	strb.w	r3, [r2, #69]	; 0x45
		comms_pkt->Fletcher_Code = make_FLetcher(data, sizeof(comms_pkt_t) - 2);
20001534:	f64b 53a4 	movw	r3, #48548	; 0xbda4
20001538:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000153c:	681c      	ldr	r4, [r3, #0]
2000153e:	f24b 2094 	movw	r0, #45716	; 0xb294
20001542:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001546:	f04f 0166 	mov.w	r1, #102	; 0x66
2000154a:	f7fe ffdd 	bl	20000508 <make_FLetcher>
2000154e:	4603      	mov	r3, r0
20001550:	b29b      	uxth	r3, r3
20001552:	f003 02ff 	and.w	r2, r3, #255	; 0xff
20001556:	f04f 0100 	mov.w	r1, #0
2000155a:	ea41 0202 	orr.w	r2, r1, r2
2000155e:	f884 2066 	strb.w	r2, [r4, #102]	; 0x66
20001562:	ea4f 2313 	mov.w	r3, r3, lsr #8
20001566:	b29b      	uxth	r3, r3
20001568:	f04f 0200 	mov.w	r2, #0
2000156c:	ea42 0303 	orr.w	r3, r2, r3
20001570:	f884 3067 	strb.w	r3, [r4, #103]	; 0x67
		store_data(&comms_partition, data);
20001574:	f24c 003c 	movw	r0, #49212	; 0xc03c
20001578:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000157c:	f24b 2194 	movw	r1, #45716	; 0xb294
20001580:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001584:	f002 fcba 	bl	20003efc <store_data>
20001588:	e03e      	b.n	20001608 <get_comms+0x530>
//		store_in_sd_card = 0;
	}
	else{
		sd_dump_comms = 0;
2000158a:	f64a 73b6 	movw	r3, #44982	; 0xafb6
2000158e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001592:	f04f 0200 	mov.w	r2, #0
20001596:	701a      	strb	r2, [r3, #0]
		comms_pkt->comms_sd_dump = sd_dump_comms;
20001598:	f64b 53a4 	movw	r3, #48548	; 0xbda4
2000159c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015a0:	681a      	ldr	r2, [r3, #0]
200015a2:	f64a 73b6 	movw	r3, #44982	; 0xafb6
200015a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015aa:	781b      	ldrb	r3, [r3, #0]
200015ac:	f882 3045 	strb.w	r3, [r2, #69]	; 0x45
		comms_pkt->Fletcher_Code = make_FLetcher(data, sizeof(comms_pkt_t) - 2);
200015b0:	f64b 53a4 	movw	r3, #48548	; 0xbda4
200015b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015b8:	681c      	ldr	r4, [r3, #0]
200015ba:	f24b 2094 	movw	r0, #45716	; 0xb294
200015be:	f2c2 0000 	movt	r0, #8192	; 0x2000
200015c2:	f04f 0166 	mov.w	r1, #102	; 0x66
200015c6:	f7fe ff9f 	bl	20000508 <make_FLetcher>
200015ca:	4603      	mov	r3, r0
200015cc:	b29b      	uxth	r3, r3
200015ce:	f003 02ff 	and.w	r2, r3, #255	; 0xff
200015d2:	f04f 0100 	mov.w	r1, #0
200015d6:	ea41 0202 	orr.w	r2, r1, r2
200015da:	f884 2066 	strb.w	r2, [r4, #102]	; 0x66
200015de:	ea4f 2313 	mov.w	r3, r3, lsr #8
200015e2:	b29b      	uxth	r3, r3
200015e4:	f04f 0200 	mov.w	r2, #0
200015e8:	ea42 0303 	orr.w	r3, r2, r3
200015ec:	f884 3067 	strb.w	r3, [r4, #103]	; 0x67
//		vGetPktStruct(comms, (void*) comms_pkt, sizeof(comms_pkt_t));
		MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(comms_pkt_t));
200015f0:	f24c 00f8 	movw	r0, #49400	; 0xc0f8
200015f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200015f8:	f24b 2194 	movw	r1, #45716	; 0xb294
200015fc:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001600:	f04f 0268 	mov.w	r2, #104	; 0x68
20001604:	f003 fd40 	bl	20005088 <MSS_UART_polled_tx>
	}

//	MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(comms_pkt_t));
//	vGetPktStruct(comms, (void*) data_test, sizeof(data_test));
}
20001608:	f107 070c 	add.w	r7, r7, #12
2000160c:	46bd      	mov	sp, r7
2000160e:	bd90      	pop	{r4, r7, pc}

20001610 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20001610:	b480      	push	{r7}
20001612:	b083      	sub	sp, #12
20001614:	af00      	add	r7, sp, #0
20001616:	4603      	mov	r3, r0
20001618:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000161a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000161e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001622:	f997 2007 	ldrsb.w	r2, [r7, #7]
20001626:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000162a:	79f9      	ldrb	r1, [r7, #7]
2000162c:	f001 011f 	and.w	r1, r1, #31
20001630:	f04f 0001 	mov.w	r0, #1
20001634:	fa00 f101 	lsl.w	r1, r0, r1
20001638:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
2000163c:	f107 070c 	add.w	r7, r7, #12
20001640:	46bd      	mov	sp, r7
20001642:	bc80      	pop	{r7}
20001644:	4770      	bx	lr
20001646:	bf00      	nop

20001648 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20001648:	b480      	push	{r7}
2000164a:	b083      	sub	sp, #12
2000164c:	af00      	add	r7, sp, #0
2000164e:	4603      	mov	r3, r0
20001650:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20001652:	f24e 1300 	movw	r3, #57600	; 0xe100
20001656:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000165a:	f997 2007 	ldrsb.w	r2, [r7, #7]
2000165e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001662:	79f9      	ldrb	r1, [r7, #7]
20001664:	f001 011f 	and.w	r1, r1, #31
20001668:	f04f 0001 	mov.w	r0, #1
2000166c:	fa00 f101 	lsl.w	r1, r0, r1
20001670:	f102 0220 	add.w	r2, r2, #32
20001674:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001678:	f107 070c 	add.w	r7, r7, #12
2000167c:	46bd      	mov	sp, r7
2000167e:	bc80      	pop	{r7}
20001680:	4770      	bx	lr
20001682:	bf00      	nop

20001684 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20001684:	b480      	push	{r7}
20001686:	b083      	sub	sp, #12
20001688:	af00      	add	r7, sp, #0
2000168a:	4603      	mov	r3, r0
2000168c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000168e:	f24e 1300 	movw	r3, #57600	; 0xe100
20001692:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001696:	f997 2007 	ldrsb.w	r2, [r7, #7]
2000169a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000169e:	79f9      	ldrb	r1, [r7, #7]
200016a0:	f001 011f 	and.w	r1, r1, #31
200016a4:	f04f 0001 	mov.w	r0, #1
200016a8:	fa00 f101 	lsl.w	r1, r0, r1
200016ac:	f102 0260 	add.w	r2, r2, #96	; 0x60
200016b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200016b4:	f107 070c 	add.w	r7, r7, #12
200016b8:	46bd      	mov	sp, r7
200016ba:	bc80      	pop	{r7}
200016bc:	4770      	bx	lr
200016be:	bf00      	nop

200016c0 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number. 
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
200016c0:	b480      	push	{r7}
200016c2:	b083      	sub	sp, #12
200016c4:	af00      	add	r7, sp, #0
200016c6:	4603      	mov	r3, r0
200016c8:	6039      	str	r1, [r7, #0]
200016ca:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
200016cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
200016d0:	2b00      	cmp	r3, #0
200016d2:	da10      	bge.n	200016f6 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
200016d4:	f64e 5300 	movw	r3, #60672	; 0xed00
200016d8:	f2ce 0300 	movt	r3, #57344	; 0xe000
200016dc:	79fa      	ldrb	r2, [r7, #7]
200016de:	f002 020f 	and.w	r2, r2, #15
200016e2:	f1a2 0104 	sub.w	r1, r2, #4
200016e6:	683a      	ldr	r2, [r7, #0]
200016e8:	b2d2      	uxtb	r2, r2
200016ea:	ea4f 1202 	mov.w	r2, r2, lsl #4
200016ee:	b2d2      	uxtb	r2, r2
200016f0:	440b      	add	r3, r1
200016f2:	761a      	strb	r2, [r3, #24]
200016f4:	e00d      	b.n	20001712 <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
200016f6:	f24e 1300 	movw	r3, #57600	; 0xe100
200016fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
200016fe:	f997 1007 	ldrsb.w	r1, [r7, #7]
20001702:	683a      	ldr	r2, [r7, #0]
20001704:	b2d2      	uxtb	r2, r2
20001706:	ea4f 1202 	mov.w	r2, r2, lsl #4
2000170a:	b2d2      	uxtb	r2, r2
2000170c:	440b      	add	r3, r1
2000170e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
20001712:	f107 070c 	add.w	r7, r7, #12
20001716:	46bd      	mov	sp, r7
20001718:	bc80      	pop	{r7}
2000171a:	4770      	bx	lr

2000171c <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init(mss_timer_mode_t mode)
{
2000171c:	b580      	push	{r7, lr}
2000171e:	b082      	sub	sp, #8
20001720:	af00      	add	r7, sp, #0
20001722:	4603      	mov	r3, r0
20001724:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ(Timer1_IRQn);             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
20001726:	f04f 000e 	mov.w	r0, #14
2000172a:	f7ff ff8d 	bl	20001648 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
2000172e:	f248 0300 	movw	r3, #32768	; 0x8000
20001732:	f2c4 0303 	movt	r3, #16387	; 0x4003
20001736:	f248 0200 	movw	r2, #32768	; 0x8000
2000173a:	f2c4 0203 	movt	r2, #16387	; 0x4003
2000173e:	6c92      	ldr	r2, [r2, #72]	; 0x48
20001740:	f022 0240 	bic.w	r2, r2, #64	; 0x40
20001744:	649a      	str	r2, [r3, #72]	; 0x48
    
    TIMER->TIM64_MODE = 0u;                     /* switch to 32 bits mode */
20001746:	f244 0300 	movw	r3, #16384	; 0x4000
2000174a:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000174e:	f04f 0200 	mov.w	r2, #0
20001752:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0u;             /* disable timer */
20001754:	f240 0300 	movw	r3, #0
20001758:	f2c4 2308 	movt	r3, #16904	; 0x4208
2000175c:	f04f 0200 	mov.w	r2, #0
20001760:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0u;              /* disable interrupt */
20001764:	f240 0300 	movw	r3, #0
20001768:	f2c4 2308 	movt	r3, #16904	; 0x4208
2000176c:	f04f 0200 	mov.w	r2, #0
20001770:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
20001774:	f240 0300 	movw	r3, #0
20001778:	f2c4 2308 	movt	r3, #16904	; 0x4208
2000177c:	79fa      	ldrb	r2, [r7, #7]
2000177e:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1u;                       /* clear timer 1 interrupt */
20001782:	f244 0300 	movw	r3, #16384	; 0x4000
20001786:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000178a:	f04f 0201 	mov.w	r2, #1
2000178e:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ(Timer1_IRQn);          /* clear timer 1 interrupt within NVIC */
20001790:	f04f 000e 	mov.w	r0, #14
20001794:	f7ff ff76 	bl	20001684 <NVIC_ClearPendingIRQ>
}
20001798:	f107 0708 	add.w	r7, r7, #8
2000179c:	46bd      	mov	sp, r7
2000179e:	bd80      	pop	{r7, pc}

200017a0 <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using the MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start(void)
{
200017a0:	b480      	push	{r7}
200017a2:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1u;    /* enable timer */
200017a4:	f240 0300 	movw	r3, #0
200017a8:	f2c4 2308 	movt	r3, #16904	; 0x4208
200017ac:	f04f 0201 	mov.w	r2, #1
200017b0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
200017b4:	46bd      	mov	sp, r7
200017b6:	bc80      	pop	{r7}
200017b8:	4770      	bx	lr
200017ba:	bf00      	nop

200017bc <MSS_TIM1_get_current_value>:
  
  @return
    This function returns the 32-bits current value of the Timer 1 down-counter.
 */
static __INLINE uint32_t MSS_TIM1_get_current_value(void)
{
200017bc:	b480      	push	{r7}
200017be:	af00      	add	r7, sp, #0
    return TIMER->TIM1_VAL;
200017c0:	f244 0300 	movw	r3, #16384	; 0x4000
200017c4:	f2c4 0300 	movt	r3, #16384	; 0x4000
200017c8:	681b      	ldr	r3, [r3, #0]
}
200017ca:	4618      	mov	r0, r3
200017cc:	46bd      	mov	sp, r7
200017ce:	bc80      	pop	{r7}
200017d0:	4770      	bx	lr
200017d2:	bf00      	nop

200017d4 <MSS_TIM1_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing from.
 */
static __INLINE void MSS_TIM1_load_immediate(uint32_t load_value)
{
200017d4:	b480      	push	{r7}
200017d6:	b083      	sub	sp, #12
200017d8:	af00      	add	r7, sp, #0
200017da:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_LOADVAL = load_value;
200017dc:	f244 0300 	movw	r3, #16384	; 0x4000
200017e0:	f2c4 0300 	movt	r3, #16384	; 0x4000
200017e4:	687a      	ldr	r2, [r7, #4]
200017e6:	605a      	str	r2, [r3, #4]
}
200017e8:	f107 070c 	add.w	r7, r7, #12
200017ec:	46bd      	mov	sp, r7
200017ee:	bc80      	pop	{r7}
200017f0:	4770      	bx	lr
200017f2:	bf00      	nop

200017f4 <MSS_TIM64_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE 
 */
static __INLINE void MSS_TIM64_init(mss_timer_mode_t mode)
{
200017f4:	b580      	push	{r7, lr}
200017f6:	b082      	sub	sp, #8
200017f8:	af00      	add	r7, sp, #0
200017fa:	4603      	mov	r3, r0
200017fc:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ(Timer1_IRQn);         /* disable timer 1 interrupt within NVIC */
200017fe:	f04f 000e 	mov.w	r0, #14
20001802:	f7ff ff21 	bl	20001648 <NVIC_DisableIRQ>
    NVIC_DisableIRQ(Timer2_IRQn);         /* disable timer 2 interrupt within NVIC */
20001806:	f04f 000f 	mov.w	r0, #15
2000180a:	f7ff ff1d 	bl	20001648 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
2000180e:	f248 0300 	movw	r3, #32768	; 0x8000
20001812:	f2c4 0303 	movt	r3, #16387	; 0x4003
20001816:	f248 0200 	movw	r2, #32768	; 0x8000
2000181a:	f2c4 0203 	movt	r2, #16387	; 0x4003
2000181e:	6c92      	ldr	r2, [r2, #72]	; 0x48
20001820:	f022 0240 	bic.w	r2, r2, #64	; 0x40
20001824:	649a      	str	r2, [r3, #72]	; 0x48
    
    TIMER->TIM64_MODE = 1u;                     /* switch to 64 bits mode */
20001826:	f244 0300 	movw	r3, #16384	; 0x4000
2000182a:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000182e:	f04f 0201 	mov.w	r2, #1
20001832:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM64ENABLE = 0u;            /* disable timer */
20001834:	f240 0300 	movw	r3, #0
20001838:	f2c4 2308 	movt	r3, #16904	; 0x4208
2000183c:	f04f 0200 	mov.w	r2, #0
20001840:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
    TIMER_BITBAND->TIM64INTEN = 0u;             /* disable interrupt */
20001844:	f240 0300 	movw	r3, #0
20001848:	f2c4 2308 	movt	r3, #16904	; 0x4208
2000184c:	f04f 0200 	mov.w	r2, #0
20001850:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
    TIMER_BITBAND->TIM64MODE = (uint32_t)mode;  /* set mode (continuous/one-shot) */
20001854:	f240 0300 	movw	r3, #0
20001858:	f2c4 2308 	movt	r3, #16904	; 0x4208
2000185c:	79fa      	ldrb	r2, [r7, #7]
2000185e:	f8c3 2904 	str.w	r2, [r3, #2308]	; 0x904
    
    TIMER->TIM1_RIS = 1u;                   /* clear timer 1 interrupt */
20001862:	f244 0300 	movw	r3, #16384	; 0x4000
20001866:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000186a:	f04f 0201 	mov.w	r2, #1
2000186e:	611a      	str	r2, [r3, #16]
    TIMER->TIM2_RIS = 1u;                   /* clear timer 2 interrupt */
20001870:	f244 0300 	movw	r3, #16384	; 0x4000
20001874:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001878:	f04f 0201 	mov.w	r2, #1
2000187c:	629a      	str	r2, [r3, #40]	; 0x28
    NVIC_ClearPendingIRQ(Timer1_IRQn);    /* clear timer 1 interrupt within NVIC */
2000187e:	f04f 000e 	mov.w	r0, #14
20001882:	f7ff feff 	bl	20001684 <NVIC_ClearPendingIRQ>
    NVIC_ClearPendingIRQ(Timer2_IRQn);    /* clear timer 2 interrupt within NVIC */
20001886:	f04f 000f 	mov.w	r0, #15
2000188a:	f7ff fefb 	bl	20001684 <NVIC_ClearPendingIRQ>
}
2000188e:	f107 0708 	add.w	r7, r7, #8
20001892:	46bd      	mov	sp, r7
20001894:	bd80      	pop	{r7, pc}
20001896:	bf00      	nop

20001898 <MSS_TIM64_start>:
  the MSS_TIM64_load_immediate() or MSS_TIM64_load_background() functions.
  Note: The MSS_TIM64_start() function is also used to resume the down-counter
        if previously stopped using the MSS_TIM64_stop() function.
 */
static __INLINE void MSS_TIM64_start(void)
{
20001898:	b480      	push	{r7}
2000189a:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM64ENABLE = 1u;    /* enable timer */
2000189c:	f240 0300 	movw	r3, #0
200018a0:	f2c4 2308 	movt	r3, #16904	; 0x4208
200018a4:	f04f 0201 	mov.w	r2, #1
200018a8:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
}
200018ac:	46bd      	mov	sp, r7
200018ae:	bc80      	pop	{r7}
200018b0:	4770      	bx	lr
200018b2:	bf00      	nop

200018b4 <MSS_TIM64_get_current_value>:
static __INLINE void MSS_TIM64_get_current_value
(
    uint32_t * load_value_u,
    uint32_t * load_value_l
)
{
200018b4:	b480      	push	{r7}
200018b6:	b083      	sub	sp, #12
200018b8:	af00      	add	r7, sp, #0
200018ba:	6078      	str	r0, [r7, #4]
200018bc:	6039      	str	r1, [r7, #0]
    *load_value_l = TIMER->TIM64_VAL_L;
200018be:	f244 0300 	movw	r3, #16384	; 0x4000
200018c2:	f2c4 0300 	movt	r3, #16384	; 0x4000
200018c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
200018c8:	683b      	ldr	r3, [r7, #0]
200018ca:	601a      	str	r2, [r3, #0]
    *load_value_u = TIMER->TIM64_VAL_U;
200018cc:	f244 0300 	movw	r3, #16384	; 0x4000
200018d0:	f2c4 0300 	movt	r3, #16384	; 0x4000
200018d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
200018d6:	687b      	ldr	r3, [r7, #4]
200018d8:	601a      	str	r2, [r3, #0]
}
200018da:	f107 070c 	add.w	r7, r7, #12
200018de:	46bd      	mov	sp, r7
200018e0:	bc80      	pop	{r7}
200018e2:	4770      	bx	lr

200018e4 <MSS_TIM64_load_immediate>:
static __INLINE void MSS_TIM64_load_immediate
(
    uint32_t load_value_u,
    uint32_t load_value_l
)
{
200018e4:	b480      	push	{r7}
200018e6:	b083      	sub	sp, #12
200018e8:	af00      	add	r7, sp, #0
200018ea:	6078      	str	r0, [r7, #4]
200018ec:	6039      	str	r1, [r7, #0]
    TIMER->TIM64_LOADVAL_U = load_value_u;
200018ee:	f244 0300 	movw	r3, #16384	; 0x4000
200018f2:	f2c4 0300 	movt	r3, #16384	; 0x4000
200018f6:	687a      	ldr	r2, [r7, #4]
200018f8:	639a      	str	r2, [r3, #56]	; 0x38
    TIMER->TIM64_LOADVAL_L = load_value_l;
200018fa:	f244 0300 	movw	r3, #16384	; 0x4000
200018fe:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001902:	683a      	ldr	r2, [r7, #0]
20001904:	63da      	str	r2, [r3, #60]	; 0x3c
}
20001906:	f107 070c 	add.w	r7, r7, #12
2000190a:	46bd      	mov	sp, r7
2000190c:	bc80      	pop	{r7}
2000190e:	4770      	bx	lr

20001910 <MSS_WD_init>:
        
  @return
    This function does not return a value.
 */
static __INLINE void MSS_WD_init(void)
{
20001910:	b580      	push	{r7, lr}
20001912:	b082      	sub	sp, #8
20001914:	af00      	add	r7, sp, #0
    uint32_t wdg_value;
    
    /* Disable interrupts. */
    WATCHDOG->WDOGCONTROL &= ~(MSS_WDOG_TIMEOUT_IRQ_ENABLE_BIT_MASK | MSS_WDOG_WAKEUP_IRQ_CLEAR_BIT_MASK);
20001916:	f245 0300 	movw	r3, #20480	; 0x5000
2000191a:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000191e:	f245 0200 	movw	r2, #20480	; 0x5000
20001922:	f2c4 0200 	movt	r2, #16384	; 0x4000
20001926:	6952      	ldr	r2, [r2, #20]
20001928:	f022 0203 	bic.w	r2, r2, #3
2000192c:	615a      	str	r2, [r3, #20]
    
    /* Clear any existing interrupts. */
    WATCHDOG->WDOGRIS = MSS_WDOG_TIMEOUT_IRQ_CLEAR_BIT_MASK | MSS_WDOG_WAKEUP_IRQ_CLEAR_BIT_MASK;
2000192e:	f245 0300 	movw	r3, #20480	; 0x5000
20001932:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001936:	f04f 0203 	mov.w	r2, #3
2000193a:	61da      	str	r2, [r3, #28]
    
    /* Clear any pending wakeup interrupt from Cortex-M3 NVIC */
    NVIC_ClearPendingIRQ(WdogWakeup_IRQn);
2000193c:	f04f 0000 	mov.w	r0, #0
20001940:	f7ff fea0 	bl	20001684 <NVIC_ClearPendingIRQ>
    
    /* Reload watchdog with new load value if in allowed window. */
    wdg_value = WATCHDOG->WDOGVALUE;
20001944:	f245 0300 	movw	r3, #20480	; 0x5000
20001948:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000194c:	681b      	ldr	r3, [r3, #0]
2000194e:	607b      	str	r3, [r7, #4]
    if(wdg_value < WATCHDOG->WDOGMVRP)
20001950:	f245 0300 	movw	r3, #20480	; 0x5000
20001954:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001958:	689a      	ldr	r2, [r3, #8]
2000195a:	687b      	ldr	r3, [r7, #4]
2000195c:	429a      	cmp	r2, r3
2000195e:	d908      	bls.n	20001972 <MSS_WD_init+0x62>
    {
        WATCHDOG->WDOGREFRESH = MSS_WDOG_REFRESH_KEY;
20001960:	f245 0300 	movw	r3, #20480	; 0x5000
20001964:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001968:	f64d 6242 	movw	r2, #56898	; 0xde42
2000196c:	f6ca 4215 	movt	r2, #44053	; 0xac15
20001970:	60da      	str	r2, [r3, #12]
    }
}
20001972:	f107 0708 	add.w	r7, r7, #8
20001976:	46bd      	mov	sp, r7
20001978:	bd80      	pop	{r7, pc}
2000197a:	bf00      	nop

2000197c <MSS_WD_reload>:
 
  @return
    This function does not return a value.
 */
static __INLINE void MSS_WD_reload(void)
{
2000197c:	b480      	push	{r7}
2000197e:	af00      	add	r7, sp, #0
    WATCHDOG->WDOGREFRESH = MSS_WDOG_REFRESH_KEY;
20001980:	f245 0300 	movw	r3, #20480	; 0x5000
20001984:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001988:	f64d 6242 	movw	r2, #56898	; 0xde42
2000198c:	f6ca 4215 	movt	r2, #44053	; 0xac15
20001990:	60da      	str	r2, [r3, #12]
}
20001992:	46bd      	mov	sp, r7
20001994:	bc80      	pop	{r7}
20001996:	4770      	bx	lr

20001998 <MSS_WD_timeout_occured>:
          main_task();
      }
  }
*/
static __INLINE uint32_t MSS_WD_timeout_occured(void)
{
20001998:	b480      	push	{r7}
2000199a:	af00      	add	r7, sp, #0
    return SYSREG->WDOGTIMEOUTEVENT;
2000199c:	f248 0300 	movw	r3, #32768	; 0x8000
200019a0:	f2c4 0303 	movt	r3, #16387	; 0x4003
200019a4:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
}
200019a8:	4618      	mov	r0, r3
200019aa:	46bd      	mov	sp, r7
200019ac:	bc80      	pop	{r7}
200019ae:	4770      	bx	lr

200019b0 <MSS_WD_clear_timeout_event>:
          main_task();
      }
  }
*/
static __INLINE void MSS_WD_clear_timeout_event(void)
{
200019b0:	b480      	push	{r7}
200019b2:	af00      	add	r7, sp, #0
    /* Clear WDOGTIMEOUTEVENT system register. */
    SYSREG->WDOGTIMEOUTEVENT = 1u;
200019b4:	f248 0300 	movw	r3, #32768	; 0x8000
200019b8:	f2c4 0303 	movt	r3, #16387	; 0x4003
200019bc:	f04f 0201 	mov.w	r2, #1
200019c0:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
}
200019c4:	46bd      	mov	sp, r7
200019c6:	bc80      	pop	{r7}
200019c8:	4770      	bx	lr
200019ca:	bf00      	nop

200019cc <HK_ISR>:

//Declare variables to hold the current 64 bit timer counts
uint64_t current_time_upper,current_time_lower;


void HK_ISR(){
200019cc:	b580      	push	{r7, lr}
200019ce:	b082      	sub	sp, #8
200019d0:	af00      	add	r7, sp, #0
	MSS_TIM64_get_current_value(&current_time_upper,&current_time_lower);
200019d2:	f24c 0218 	movw	r2, #49176	; 0xc018
200019d6:	f2c2 0200 	movt	r2, #8192	; 0x2000
200019da:	f24c 0308 	movw	r3, #49160	; 0xc008
200019de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019e2:	4610      	mov	r0, r2
200019e4:	4619      	mov	r1, r3
200019e6:	f7ff ff65 	bl	200018b4 <MSS_TIM64_get_current_value>
	uint16_t hk_status = get_hk();
200019ea:	f7fe fe55 	bl	20000698 <get_hk>
200019ee:	4603      	mov	r3, r0
200019f0:	80fb      	strh	r3, [r7, #6]
//	if(log_counter >= 10) {
////		form_log_packet();
//	}
	//Need to add mutex here
	log_packet_ptr->logs[log_counter].task_id = HK_TASK_ID;
200019f2:	f64b 53e8 	movw	r3, #48616	; 0xbde8
200019f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019fa:	6819      	ldr	r1, [r3, #0]
200019fc:	f64b 53e0 	movw	r3, #48608	; 0xbde0
20001a00:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a04:	781b      	ldrb	r3, [r3, #0]
20001a06:	461a      	mov	r2, r3
20001a08:	4613      	mov	r3, r2
20001a0a:	ea4f 0383 	mov.w	r3, r3, lsl #2
20001a0e:	4413      	add	r3, r2
20001a10:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001a14:	4413      	add	r3, r2
20001a16:	440b      	add	r3, r1
20001a18:	f103 0316 	add.w	r3, r3, #22
20001a1c:	f04f 0202 	mov.w	r2, #2
20001a20:	701a      	strb	r2, [r3, #0]
	log_packet_ptr->logs[log_counter].time_H = current_time_upper;
20001a22:	f64b 53e8 	movw	r3, #48616	; 0xbde8
20001a26:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a2a:	6818      	ldr	r0, [r3, #0]
20001a2c:	f64b 53e0 	movw	r3, #48608	; 0xbde0
20001a30:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a34:	781b      	ldrb	r3, [r3, #0]
20001a36:	4619      	mov	r1, r3
20001a38:	f24c 0318 	movw	r3, #49176	; 0xc018
20001a3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a40:	e9d3 2300 	ldrd	r2, r3, [r3]
20001a44:	460b      	mov	r3, r1
20001a46:	ea4f 0383 	mov.w	r3, r3, lsl #2
20001a4a:	440b      	add	r3, r1
20001a4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001a50:	440b      	add	r3, r1
20001a52:	4403      	add	r3, r0
20001a54:	f103 0308 	add.w	r3, r3, #8
20001a58:	f002 01ff 	and.w	r1, r2, #255	; 0xff
20001a5c:	f04f 0000 	mov.w	r0, #0
20001a60:	ea40 0101 	orr.w	r1, r0, r1
20001a64:	7299      	strb	r1, [r3, #10]
20001a66:	ea4f 2112 	mov.w	r1, r2, lsr #8
20001a6a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
20001a6e:	f04f 0000 	mov.w	r0, #0
20001a72:	ea40 0101 	orr.w	r1, r0, r1
20001a76:	72d9      	strb	r1, [r3, #11]
20001a78:	ea4f 4112 	mov.w	r1, r2, lsr #16
20001a7c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
20001a80:	f04f 0000 	mov.w	r0, #0
20001a84:	ea40 0101 	orr.w	r1, r0, r1
20001a88:	7319      	strb	r1, [r3, #12]
20001a8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
20001a8e:	f04f 0100 	mov.w	r1, #0
20001a92:	ea41 0202 	orr.w	r2, r1, r2
20001a96:	735a      	strb	r2, [r3, #13]
	log_packet_ptr->logs[log_counter].time_L = current_time_lower;
20001a98:	f64b 53e8 	movw	r3, #48616	; 0xbde8
20001a9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001aa0:	6818      	ldr	r0, [r3, #0]
20001aa2:	f64b 53e0 	movw	r3, #48608	; 0xbde0
20001aa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001aaa:	781b      	ldrb	r3, [r3, #0]
20001aac:	4619      	mov	r1, r3
20001aae:	f24c 0308 	movw	r3, #49160	; 0xc008
20001ab2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
20001aba:	460b      	mov	r3, r1
20001abc:	ea4f 0383 	mov.w	r3, r3, lsl #2
20001ac0:	440b      	add	r3, r1
20001ac2:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001ac6:	440b      	add	r3, r1
20001ac8:	4403      	add	r3, r0
20001aca:	f103 0308 	add.w	r3, r3, #8
20001ace:	f002 01ff 	and.w	r1, r2, #255	; 0xff
20001ad2:	f04f 0000 	mov.w	r0, #0
20001ad6:	ea40 0101 	orr.w	r1, r0, r1
20001ada:	7199      	strb	r1, [r3, #6]
20001adc:	ea4f 2112 	mov.w	r1, r2, lsr #8
20001ae0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
20001ae4:	f04f 0000 	mov.w	r0, #0
20001ae8:	ea40 0101 	orr.w	r1, r0, r1
20001aec:	71d9      	strb	r1, [r3, #7]
20001aee:	ea4f 4112 	mov.w	r1, r2, lsr #16
20001af2:	f001 01ff 	and.w	r1, r1, #255	; 0xff
20001af6:	f04f 0000 	mov.w	r0, #0
20001afa:	ea40 0101 	orr.w	r1, r0, r1
20001afe:	7219      	strb	r1, [r3, #8]
20001b00:	ea4f 6212 	mov.w	r2, r2, lsr #24
20001b04:	f04f 0100 	mov.w	r1, #0
20001b08:	ea41 0202 	orr.w	r2, r1, r2
20001b0c:	725a      	strb	r2, [r3, #9]
	log_packet_ptr->logs[log_counter].task_status = hk_status;
20001b0e:	f64b 53e8 	movw	r3, #48616	; 0xbde8
20001b12:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b16:	6819      	ldr	r1, [r3, #0]
20001b18:	f64b 53e0 	movw	r3, #48608	; 0xbde0
20001b1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b20:	781b      	ldrb	r3, [r3, #0]
20001b22:	461a      	mov	r2, r3
20001b24:	4613      	mov	r3, r2
20001b26:	ea4f 0383 	mov.w	r3, r3, lsl #2
20001b2a:	4413      	add	r3, r2
20001b2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001b30:	4413      	add	r3, r2
20001b32:	440b      	add	r3, r1
20001b34:	f103 0310 	add.w	r3, r3, #16
20001b38:	79ba      	ldrb	r2, [r7, #6]
20001b3a:	f04f 0100 	mov.w	r1, #0
20001b3e:	ea41 0202 	orr.w	r2, r1, r2
20001b42:	71da      	strb	r2, [r3, #7]
20001b44:	79fa      	ldrb	r2, [r7, #7]
20001b46:	f04f 0100 	mov.w	r1, #0
20001b4a:	ea41 0202 	orr.w	r2, r1, r2
20001b4e:	721a      	strb	r2, [r3, #8]
	log_counter++;
20001b50:	f64b 53e0 	movw	r3, #48608	; 0xbde0
20001b54:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b58:	781b      	ldrb	r3, [r3, #0]
20001b5a:	f103 0301 	add.w	r3, r3, #1
20001b5e:	b2da      	uxtb	r2, r3
20001b60:	f64b 53e0 	movw	r3, #48608	; 0xbde0
20001b64:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b68:	701a      	strb	r2, [r3, #0]
	//Need to remove mutex here
	TMR_clear_int(&hk_timer);
20001b6a:	f24c 005c 	movw	r0, #49244	; 0xc05c
20001b6e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b72:	f006 fc53 	bl	2000841c <TMR_clear_int>
}
20001b76:	f107 0708 	add.w	r7, r7, #8
20001b7a:	46bd      	mov	sp, r7
20001b7c:	bd80      	pop	{r7, pc}
20001b7e:	bf00      	nop

20001b80 <COMMS_ISR>:

void COMMS_ISR(){
20001b80:	b580      	push	{r7, lr}
20001b82:	b082      	sub	sp, #8
20001b84:	af00      	add	r7, sp, #0
	uint16_t comms_status = get_comms();
20001b86:	f7ff faa7 	bl	200010d8 <get_comms>
20001b8a:	4603      	mov	r3, r0
20001b8c:	80fb      	strh	r3, [r7, #6]
	TMR_clear_int(&comms_timer);
20001b8e:	f64b 50e4 	movw	r0, #48612	; 0xbde4
20001b92:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b96:	f006 fc41 	bl	2000841c <TMR_clear_int>
}
20001b9a:	f107 0708 	add.w	r7, r7, #8
20001b9e:	46bd      	mov	sp, r7
20001ba0:	bd80      	pop	{r7, pc}
20001ba2:	bf00      	nop

20001ba4 <THER_ISR>:

void THER_ISR(){
20001ba4:	b580      	push	{r7, lr}
20001ba6:	af00      	add	r7, sp, #0
	get_temp();
20001ba8:	f7ff fa1a 	bl	20000fe0 <get_temp>
	TMR_clear_int(&temp_timer);
20001bac:	f24c 0000 	movw	r0, #49152	; 0xc000
20001bb0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001bb4:	f006 fc32 	bl	2000841c <TMR_clear_int>
}
20001bb8:	bd80      	pop	{r7, pc}
20001bba:	bf00      	nop

20001bbc <SD_ISR>:

void SD_ISR(){
20001bbc:	b580      	push	{r7, lr}
20001bbe:	af00      	add	r7, sp, #0

	if(hk_partition.read_pointer < hk_partition.write_pointer && store_in_sd_card == 0){
20001bc0:	f24c 034c 	movw	r3, #49228	; 0xc04c
20001bc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bc8:	689a      	ldr	r2, [r3, #8]
20001bca:	f24c 034c 	movw	r3, #49228	; 0xc04c
20001bce:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bd2:	68db      	ldr	r3, [r3, #12]
20001bd4:	429a      	cmp	r2, r3
20001bd6:	d208      	bcs.n	20001bea <SD_ISR+0x2e>
20001bd8:	f64a 73b5 	movw	r3, #44981	; 0xafb5
20001bdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001be0:	781b      	ldrb	r3, [r3, #0]
20001be2:	2b00      	cmp	r3, #0
20001be4:	d101      	bne.n	20001bea <SD_ISR+0x2e>
		get_sd_data();
20001be6:	f7ff fa69 	bl	200010bc <get_sd_data>
	}

	TMR_clear_int(&sd_timer);
20001bea:	f24c 0010 	movw	r0, #49168	; 0xc010
20001bee:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001bf2:	f006 fc13 	bl	2000841c <TMR_clear_int>
}
20001bf6:	bd80      	pop	{r7, pc}

20001bf8 <timer_intr_set>:

void timer_intr_set(){
20001bf8:	b580      	push	{r7, lr}
20001bfa:	b082      	sub	sp, #8
20001bfc:	af02      	add	r7, sp, #8
	TMR_init(&hk_timer, CORETIMER_C0_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, HK_PKT_PERIOD);
20001bfe:	f247 2370 	movw	r3, #29296	; 0x7270
20001c02:	9300      	str	r3, [sp, #0]
20001c04:	f24c 005c 	movw	r0, #49244	; 0xc05c
20001c08:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c0c:	f246 0100 	movw	r1, #24576	; 0x6000
20001c10:	f2c5 0100 	movt	r1, #20480	; 0x5000
20001c14:	f04f 0200 	mov.w	r2, #0
20001c18:	f04f 0309 	mov.w	r3, #9
20001c1c:	f006 fb5a 	bl	200082d4 <TMR_init>
	TMR_enable_int(&hk_timer);
20001c20:	f24c 005c 	movw	r0, #49244	; 0xc05c
20001c24:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c28:	f006 fbda 	bl	200083e0 <TMR_enable_int>
	NVIC_EnableIRQ( FabricIrq4_IRQn);
20001c2c:	f04f 0026 	mov.w	r0, #38	; 0x26
20001c30:	f7ff fcee 	bl	20001610 <NVIC_EnableIRQ>
	NVIC_SetPriority(FabricIrq4_IRQn, 254);
20001c34:	f04f 0026 	mov.w	r0, #38	; 0x26
20001c38:	f04f 01fe 	mov.w	r1, #254	; 0xfe
20001c3c:	f7ff fd40 	bl	200016c0 <NVIC_SetPriority>

	TMR_init(&comms_timer, CORETIMER_C1_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, COMMS_PKT_PERIOD);
20001c40:	f24e 43e0 	movw	r3, #58592	; 0xe4e0
20001c44:	9300      	str	r3, [sp, #0]
20001c46:	f64b 50e4 	movw	r0, #48612	; 0xbde4
20001c4a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c4e:	f247 0100 	movw	r1, #28672	; 0x7000
20001c52:	f2c5 0100 	movt	r1, #20480	; 0x5000
20001c56:	f04f 0200 	mov.w	r2, #0
20001c5a:	f04f 0309 	mov.w	r3, #9
20001c5e:	f006 fb39 	bl	200082d4 <TMR_init>
	TMR_enable_int(&comms_timer);
20001c62:	f64b 50e4 	movw	r0, #48612	; 0xbde4
20001c66:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c6a:	f006 fbb9 	bl	200083e0 <TMR_enable_int>
	NVIC_EnableIRQ( FabricIrq5_IRQn);
20001c6e:	f04f 0027 	mov.w	r0, #39	; 0x27
20001c72:	f7ff fccd 	bl	20001610 <NVIC_EnableIRQ>
	NVIC_SetPriority(FabricIrq5_IRQn, 254);
20001c76:	f04f 0027 	mov.w	r0, #39	; 0x27
20001c7a:	f04f 01fe 	mov.w	r1, #254	; 0xfe
20001c7e:	f7ff fd1f 	bl	200016c0 <NVIC_SetPriority>


	TMR_init(&temp_timer, CORETIMER_C2_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, TEMP_PKT_PERIOD);
20001c82:	f245 7350 	movw	r3, #22352	; 0x5750
20001c86:	f2c0 0301 	movt	r3, #1
20001c8a:	9300      	str	r3, [sp, #0]
20001c8c:	f24c 0000 	movw	r0, #49152	; 0xc000
20001c90:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c94:	f248 0100 	movw	r1, #32768	; 0x8000
20001c98:	f2c5 0100 	movt	r1, #20480	; 0x5000
20001c9c:	f04f 0200 	mov.w	r2, #0
20001ca0:	f04f 0309 	mov.w	r3, #9
20001ca4:	f006 fb16 	bl	200082d4 <TMR_init>
	TMR_enable_int(&temp_timer);
20001ca8:	f24c 0000 	movw	r0, #49152	; 0xc000
20001cac:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001cb0:	f006 fb96 	bl	200083e0 <TMR_enable_int>
	NVIC_EnableIRQ( FabricIrq6_IRQn);
20001cb4:	f04f 0028 	mov.w	r0, #40	; 0x28
20001cb8:	f7ff fcaa 	bl	20001610 <NVIC_EnableIRQ>
	NVIC_SetPriority(FabricIrq6_IRQn, 254);
20001cbc:	f04f 0028 	mov.w	r0, #40	; 0x28
20001cc0:	f04f 01fe 	mov.w	r1, #254	; 0xfe
20001cc4:	f7ff fcfc 	bl	200016c0 <NVIC_SetPriority>

	TMR_init(&sd_timer, CORETIMER_C3_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, SD_PKT_PERIOD);
20001cc8:	f647 0360 	movw	r3, #30816	; 0x7860
20001ccc:	f2c0 0304 	movt	r3, #4
20001cd0:	9300      	str	r3, [sp, #0]
20001cd2:	f24c 0010 	movw	r0, #49168	; 0xc010
20001cd6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001cda:	f249 0100 	movw	r1, #36864	; 0x9000
20001cde:	f2c5 0100 	movt	r1, #20480	; 0x5000
20001ce2:	f04f 0200 	mov.w	r2, #0
20001ce6:	f04f 0309 	mov.w	r3, #9
20001cea:	f006 faf3 	bl	200082d4 <TMR_init>
	TMR_enable_int(&sd_timer);
20001cee:	f24c 0010 	movw	r0, #49168	; 0xc010
20001cf2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001cf6:	f006 fb73 	bl	200083e0 <TMR_enable_int>
	NVIC_EnableIRQ( FabricIrq7_IRQn);
20001cfa:	f04f 0029 	mov.w	r0, #41	; 0x29
20001cfe:	f7ff fc87 	bl	20001610 <NVIC_EnableIRQ>
	NVIC_SetPriority(FabricIrq7_IRQn, 254);
20001d02:	f04f 0029 	mov.w	r0, #41	; 0x29
20001d06:	f04f 01fe 	mov.w	r1, #254	; 0xfe
20001d0a:	f7ff fcd9 	bl	200016c0 <NVIC_SetPriority>

	TMR_start(&hk_timer);
20001d0e:	f24c 005c 	movw	r0, #49244	; 0xc05c
20001d12:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d16:	f006 fb45 	bl	200083a4 <TMR_start>
//	TMR_start(&comms_timer);
//	TMR_start(&temp_timer);
//	TMR_start(&sd_timer);
}
20001d1a:	46bd      	mov	sp, r7
20001d1c:	bd80      	pop	{r7, pc}
20001d1e:	bf00      	nop

20001d20 <timer_dis>:

void timer_dis(){
20001d20:	b580      	push	{r7, lr}
20001d22:	af00      	add	r7, sp, #0
//	NVIC_DisableIRQ(FabricIrq4_IRQn);
	NVIC_DisableIRQ(FabricIrq5_IRQn);
20001d24:	f04f 0027 	mov.w	r0, #39	; 0x27
20001d28:	f7ff fc8e 	bl	20001648 <NVIC_DisableIRQ>
}
20001d2c:	bd80      	pop	{r7, pc}
20001d2e:	bf00      	nop

20001d30 <timer_ena>:

void timer_ena(){
20001d30:	b580      	push	{r7, lr}
20001d32:	af00      	add	r7, sp, #0
//	NVIC_EnableIRQ(FabricIrq4_IRQn);
	NVIC_EnableIRQ(FabricIrq5_IRQn);
20001d34:	f04f 0027 	mov.w	r0, #39	; 0x27
20001d38:	f7ff fc6a 	bl	20001610 <NVIC_EnableIRQ>
}
20001d3c:	bd80      	pop	{r7, pc}
20001d3e:	bf00      	nop

20001d40 <get_cmd>:

void get_cmd(uint8_t* cmd){
20001d40:	b580      	push	{r7, lr}
20001d42:	b082      	sub	sp, #8
20001d44:	af00      	add	r7, sp, #0
20001d46:	6078      	str	r0, [r7, #4]

	rx_cmd_pkt = (rx_cmd_t*) cmd;
20001d48:	687a      	ldr	r2, [r7, #4]
20001d4a:	f24c 0320 	movw	r3, #49184	; 0xc020
20001d4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d52:	601a      	str	r2, [r3, #0]

	if(cmd_valid(rx_cmd_pkt, 1)){
20001d54:	f24c 0320 	movw	r3, #49184	; 0xc020
20001d58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d5c:	681b      	ldr	r3, [r3, #0]
20001d5e:	4618      	mov	r0, r3
20001d60:	f04f 0101 	mov.w	r1, #1
20001d64:	f000 fabc 	bl	200022e0 <cmd_valid>
20001d68:	4603      	mov	r3, r0
20001d6a:	2b00      	cmp	r3, #0
20001d6c:	d015      	beq.n	20001d9a <get_cmd+0x5a>
		cmd_engine(rx_cmd_pkt);
20001d6e:	f24c 0320 	movw	r3, #49184	; 0xc020
20001d72:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d76:	681b      	ldr	r3, [r3, #0]
20001d78:	4618      	mov	r0, r3
20001d7a:	f000 fb23 	bl	200023c4 <cmd_engine>
		cmd_succ_count++;
20001d7e:	f64a 73c4 	movw	r3, #44996	; 0xafc4
20001d82:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d86:	781b      	ldrb	r3, [r3, #0]
20001d88:	f103 0301 	add.w	r3, r3, #1
20001d8c:	b2da      	uxtb	r2, r3
20001d8e:	f64a 73c4 	movw	r3, #44996	; 0xafc4
20001d92:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d96:	701a      	strb	r2, [r3, #0]
20001d98:	e00c      	b.n	20001db4 <get_cmd+0x74>
	}
	else{
		cmd_reject_count++;
20001d9a:	f64a 73c5 	movw	r3, #44997	; 0xafc5
20001d9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001da2:	781b      	ldrb	r3, [r3, #0]
20001da4:	f103 0301 	add.w	r3, r3, #1
20001da8:	b2da      	uxtb	r2, r3
20001daa:	f64a 73c5 	movw	r3, #44997	; 0xafc5
20001dae:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001db2:	701a      	strb	r2, [r3, #0]
	}
}
20001db4:	f107 0708 	add.w	r7, r7, #8
20001db8:	46bd      	mov	sp, r7
20001dba:	bd80      	pop	{r7, pc}

20001dbc <init_cmd_engine>:

void init_cmd_engine(){
20001dbc:	b580      	push	{r7, lr}
20001dbe:	af00      	add	r7, sp, #0
	add_cmd(0, 2, cmd_noop);
20001dc0:	f242 4315 	movw	r3, #9237	; 0x2415
20001dc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001dc8:	f04f 0000 	mov.w	r0, #0
20001dcc:	f04f 0102 	mov.w	r1, #2
20001dd0:	461a      	mov	r2, r3
20001dd2:	f000 fa99 	bl	20002308 <add_cmd>
	add_cmd(1, 3, set_pkt_rate);
20001dd6:	f242 4329 	movw	r3, #9257	; 0x2429
20001dda:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001dde:	f04f 0001 	mov.w	r0, #1
20001de2:	f04f 0103 	mov.w	r1, #3
20001de6:	461a      	mov	r2, r3
20001de8:	f000 fa8e 	bl	20002308 <add_cmd>
	add_cmd(2, 3, exe_iap);
20001dec:	f242 531d 	movw	r3, #9501	; 0x251d
20001df0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001df4:	f04f 0002 	mov.w	r0, #2
20001df8:	f04f 0103 	mov.w	r1, #3
20001dfc:	461a      	mov	r2, r3
20001dfe:	f000 fa83 	bl	20002308 <add_cmd>
	add_cmd(3, 6, read_adf_reg);
20001e02:	f242 6349 	movw	r3, #9801	; 0x2649
20001e06:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e0a:	f04f 0003 	mov.w	r0, #3
20001e0e:	f04f 0106 	mov.w	r1, #6
20001e12:	461a      	mov	r2, r3
20001e14:	f000 fa78 	bl	20002308 <add_cmd>
	add_cmd(4, 16, exe_rtm);
20001e18:	f242 7349 	movw	r3, #10057	; 0x2749
20001e1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e20:	f04f 0004 	mov.w	r0, #4
20001e24:	f04f 0110 	mov.w	r1, #16
20001e28:	461a      	mov	r2, r3
20001e2a:	f000 fa6d 	bl	20002308 <add_cmd>
}
20001e2e:	bd80      	pop	{r7, pc}

20001e30 <Tim64_init>:

//Function to initialise 64 bit timer
void Tim64_init() {
20001e30:	b580      	push	{r7, lr}
20001e32:	af00      	add	r7, sp, #0
	MSS_TIM64_init(MSS_TIMER_ONE_SHOT_MODE);
20001e34:	f04f 0001 	mov.w	r0, #1
20001e38:	f7ff fcdc 	bl	200017f4 <MSS_TIM64_init>
	MSS_TIM64_load_immediate(0xFFFFFFFF,0xFFFFFFFF);
20001e3c:	f04f 30ff 	mov.w	r0, #4294967295
20001e40:	f04f 31ff 	mov.w	r1, #4294967295
20001e44:	f7ff fd4e 	bl	200018e4 <MSS_TIM64_load_immediate>
	MSS_TIM64_start();
20001e48:	f7ff fd26 	bl	20001898 <MSS_TIM64_start>
}
20001e4c:	bd80      	pop	{r7, pc}
20001e4e:	bf00      	nop

20001e50 <main>:

int main(){
20001e50:	b580      	push	{r7, lr}
20001e52:	f5ad 6d04 	sub.w	sp, sp, #2112	; 0x840
20001e56:	b086      	sub	sp, #24
20001e58:	af02      	add	r7, sp, #8
    //adf_init
    //gmc_init
    //sd_init
    //pslv_interface_init
    //interface_init
	MSS_WD_init();
20001e5a:	f7ff fd59 	bl	20001910 <MSS_WD_init>
	MSS_WD_reload();
20001e5e:	f7ff fd8d 	bl	2000197c <MSS_WD_reload>
	p1_init();
20001e62:	f7fe fbed 	bl	20000640 <p1_init>

	initialise_partition(&hk_partition, HK_BLOCK_INIT, HK_BLOCK_END);
20001e66:	f24c 004c 	movw	r0, #49228	; 0xc04c
20001e6a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001e6e:	f04f 010a 	mov.w	r1, #10
20001e72:	f641 220a 	movw	r2, #6666	; 0x1a0a
20001e76:	f2c0 024f 	movt	r2, #79	; 0x4f
20001e7a:	f002 f827 	bl	20003ecc <initialise_partition>
	initialise_partition(&comms_partition, COMMS_BLOCK_INIT, COMMS_BLOCK_END);
20001e7e:	f24c 003c 	movw	r0, #49212	; 0xc03c
20001e82:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001e86:	f240 31d2 	movw	r1, #978	; 0x3d2
20001e8a:	f2c0 0157 	movt	r1, #87	; 0x57
20001e8e:	f64c 6252 	movw	r2, #52818	; 0xce52
20001e92:	f2c0 0257 	movt	r2, #87	; 0x57
20001e96:	f002 f819 	bl	20003ecc <initialise_partition>
	initialise_partition(&thermistor_partition, THERMISTOR_BLOCK_INIT, THERMISTOR_BLOCK_END);
20001e9a:	f24c 0028 	movw	r0, #49192	; 0xc028
20001e9e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001ea2:	f246 417e 	movw	r1, #25726	; 0x647e
20001ea6:	f2c0 0159 	movt	r1, #89	; 0x59
20001eaa:	f645 12fe 	movw	r2, #23038	; 0x59fe
20001eae:	f2c0 027a 	movt	r2, #122	; 0x7a
20001eb2:	f002 f80b 	bl	20003ecc <initialise_partition>

	//Assign log packet pointer to log data buffer
	log_packet_ptr = (log_packet_t*)log_data;
20001eb6:	f64b 6200 	movw	r2, #48640	; 0xbe00
20001eba:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001ebe:	f64b 53e8 	movw	r3, #48616	; 0xbde8
20001ec2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ec6:	601a      	str	r2, [r3, #0]

	//Initialise log counter to zero
	log_counter = 0;
20001ec8:	f64b 53e0 	movw	r3, #48608	; 0xbde0
20001ecc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ed0:	f04f 0200 	mov.w	r2, #0
20001ed4:	701a      	strb	r2, [r3, #0]

	//Function to initialise 64 bit timer
	Tim64_init();
20001ed6:	f7ff ffab 	bl	20001e30 <Tim64_init>

	ADC_Init(TEMP_ADC_CORE_I2C, ADC_ADDR);
20001eda:	f24b 1000 	movw	r0, #45312	; 0xb100
20001ede:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001ee2:	f04f 0121 	mov.w	r1, #33	; 0x21
20001ee6:	f000 ff91 	bl	20002e0c <ADC_Init>

	counter_init(&counter_i2c);
20001eea:	f64b 40a8 	movw	r0, #48296	; 0xbca8
20001eee:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001ef2:	f002 f85f 	bl	20003fb4 <counter_init>
	ADC_Init(&counter_i2c, ADC_ADDR);
20001ef6:	f64b 40a8 	movw	r0, #48296	; 0xbca8
20001efa:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001efe:	f04f 0121 	mov.w	r1, #33	; 0x21
20001f02:	f000 ff83 	bl	20002e0c <ADC_Init>

	uint16_t ax, ay, az;
	uint16_t roll_rate, pitch_rate, yaw_rate;
	uint16_t imu_temp;
	uint8_t result = 0, flag;
20001f06:	f04f 0300 	mov.w	r3, #0
20001f0a:	f887 381a 	strb.w	r3, [r7, #2074]	; 0x81a
	uint32_t tmr_value;
	uint16_t i = 1;
20001f0e:	f04f 0301 	mov.w	r3, #1
20001f12:	f8a7 3822 	strh.w	r3, [r7, #2082]	; 0x822
	uint16_t cont, waddr, raddr;
	uint16_t buf[256];
	buf[0] = 0;
20001f16:	f507 63c0 	add.w	r3, r7, #1536	; 0x600
20001f1a:	f103 030c 	add.w	r3, r3, #12
20001f1e:	f04f 0200 	mov.w	r2, #0
20001f22:	801a      	strh	r2, [r3, #0]
	uint16_t data[256];
	uint16_t rssi;
	uint8_t mode;
	uint32_t freq;
	uint8_t cmd;
	uint8_t cmd_rx_flag = 0;
20001f24:	f507 6381 	add.w	r3, r7, #1032	; 0x408
20001f28:	f04f 0200 	mov.w	r2, #0
20001f2c:	701a      	strb	r2, [r3, #0]

	MSS_SYS_init(MSS_SYS_NO_EVENT_HANDLER);
20001f2e:	f04f 0000 	mov.w	r0, #0
20001f32:	f003 fcdd 	bl	200058f0 <MSS_SYS_init>
	MSS_SPI_init( &g_mss_spi0 );
20001f36:	f24c 10bc 	movw	r0, #49596	; 0xc1bc
20001f3a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001f3e:	f004 faed 	bl	2000651c <MSS_SPI_init>
	MSS_SPI_configure_master_mode
20001f42:	f04f 0308 	mov.w	r3, #8
20001f46:	9300      	str	r3, [sp, #0]
20001f48:	f24c 10bc 	movw	r0, #49596	; 0xc1bc
20001f4c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001f50:	f04f 0100 	mov.w	r1, #0
20001f54:	f04f 0200 	mov.w	r2, #0
20001f58:	f04f 0308 	mov.w	r3, #8
20001f5c:	f004 fc28 	bl	200067b0 <MSS_SPI_configure_master_mode>
			MSS_SPI_SLAVE_0,
			MSS_SPI_MODE0,
			8u,
			8
		);
	MSS_GPIO_init();
20001f60:	f006 f8bc 	bl	200080dc <MSS_GPIO_init>
	MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_OUTPUT_MODE);
20001f64:	f04f 0000 	mov.w	r0, #0
20001f68:	f04f 0105 	mov.w	r1, #5
20001f6c:	f006 f90c 	bl	20008188 <MSS_GPIO_config>
	MSS_GPIO_config(MSS_GPIO_10, MSS_GPIO_OUTPUT_MODE);
20001f70:	f04f 000a 	mov.w	r0, #10
20001f74:	f04f 0105 	mov.w	r1, #5
20001f78:	f006 f906 	bl	20008188 <MSS_GPIO_config>
	MSS_GPIO_set_output(MSS_GPIO_0, 1);
20001f7c:	f04f 0000 	mov.w	r0, #0
20001f80:	f04f 0101 	mov.w	r1, #1
20001f84:	f006 f91e 	bl	200081c4 <MSS_GPIO_set_output>
	uint32_t sd_addr = 10;
20001f88:	f04f 030a 	mov.w	r3, #10
20001f8c:	f8c7 3830 	str.w	r3, [r7, #2096]	; 0x830
	uint8_t data_read[512];
	uint8_t sd_flg;
	uint32_t wd_reset;
	uint16_t curr_tpsram_read_addr;

	sd_data_write[0] = 0x21;
20001f90:	f507 7302 	add.w	r3, r7, #520	; 0x208
20001f94:	f04f 0221 	mov.w	r2, #33	; 0x21
20001f98:	701a      	strb	r2, [r3, #0]
	sd_data_write[1] = 0x20;
20001f9a:	f507 7302 	add.w	r3, r7, #520	; 0x208
20001f9e:	f04f 0220 	mov.w	r2, #32
20001fa2:	705a      	strb	r2, [r3, #1]
	sd_data_write[3] = 0x19;
20001fa4:	f507 7302 	add.w	r3, r7, #520	; 0x208
20001fa8:	f04f 0219 	mov.w	r2, #25
20001fac:	70da      	strb	r2, [r3, #3]
	sd_data_write[4] = 0x18;
20001fae:	f507 7302 	add.w	r3, r7, #520	; 0x208
20001fb2:	f04f 0218 	mov.w	r2, #24
20001fb6:	711a      	strb	r2, [r3, #4]

	MSS_SPI_init(&g_mss_spi1);
20001fb8:	f24c 1038 	movw	r0, #49464	; 0xc138
20001fbc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001fc0:	f004 faac 	bl	2000651c <MSS_SPI_init>
	MSS_SPI_configure_master_mode(&g_mss_spi1, MSS_SPI_SLAVE_0, MSS_SPI_MODE0, 512, 8);
20001fc4:	f04f 0308 	mov.w	r3, #8
20001fc8:	9300      	str	r3, [sp, #0]
20001fca:	f24c 1038 	movw	r0, #49464	; 0xc138
20001fce:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001fd2:	f04f 0100 	mov.w	r1, #0
20001fd6:	f04f 0200 	mov.w	r2, #0
20001fda:	f44f 7300 	mov.w	r3, #512	; 0x200
20001fde:	f004 fbe7 	bl	200067b0 <MSS_SPI_configure_master_mode>

	sd_flg = SD_Init();
20001fe2:	f001 fb39 	bl	20003658 <SD_Init>
20001fe6:	4603      	mov	r3, r0
20001fe8:	f887 3837 	strb.w	r3, [r7, #2103]	; 0x837

	uint32_t* NVM_read_addr = (uint32_t*) ENVM_RESET_COUNT_ADDR;
20001fec:	f242 0300 	movw	r3, #8192	; 0x2000
20001ff0:	f2c6 0303 	movt	r3, #24579	; 0x6003
20001ff4:	f8c7 3840 	str.w	r3, [r7, #2112]	; 0x840
	uint8_t nvm_rst_cnts[1];
	nvm_rst_cnts[0] = *NVM_read_addr;
20001ff8:	f8d7 3840 	ldr.w	r3, [r7, #2112]	; 0x840
20001ffc:	681b      	ldr	r3, [r3, #0]
20001ffe:	b2da      	uxtb	r2, r3
20002000:	f107 0310 	add.w	r3, r7, #16
20002004:	f1a3 030c 	sub.w	r3, r3, #12
20002008:	701a      	strb	r2, [r3, #0]
	nvm_rst_cnts[0]++;
2000200a:	f107 0310 	add.w	r3, r7, #16
2000200e:	f1a3 030c 	sub.w	r3, r3, #12
20002012:	781b      	ldrb	r3, [r3, #0]
20002014:	f103 0301 	add.w	r3, r3, #1
20002018:	b2da      	uxtb	r2, r3
2000201a:	f107 0310 	add.w	r3, r7, #16
2000201e:	f1a3 030c 	sub.w	r3, r3, #12
20002022:	701a      	strb	r2, [r3, #0]
	NVM_write(ENVM_RESET_COUNT_ADDR, nvm_rst_cnts, sizeof(nvm_rst_cnts), NVM_DO_NOT_LOCK_PAGE);
20002024:	f107 0310 	add.w	r3, r7, #16
20002028:	f1a3 030c 	sub.w	r3, r3, #12
2000202c:	f242 0000 	movw	r0, #8192	; 0x2000
20002030:	f2c6 0003 	movt	r0, #24579	; 0x6003
20002034:	4619      	mov	r1, r3
20002036:	f04f 0201 	mov.w	r2, #1
2000203a:	f04f 0300 	mov.w	r3, #0
2000203e:	f005 f8e1 	bl	20007204 <NVM_write>
//
	reset_counts[0]++;
20002042:	f64a 73cc 	movw	r3, #45004	; 0xafcc
20002046:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000204a:	781b      	ldrb	r3, [r3, #0]
2000204c:	f103 0301 	add.w	r3, r3, #1
20002050:	b2da      	uxtb	r2, r3
20002052:	f64a 73cc 	movw	r3, #45004	; 0xafcc
20002056:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000205a:	701a      	strb	r2, [r3, #0]
//
	wd_reset = MSS_WD_timeout_occured();
2000205c:	f7ff fc9c 	bl	20001998 <MSS_WD_timeout_occured>
20002060:	4603      	mov	r3, r0
20002062:	f8c7 3838 	str.w	r3, [r7, #2104]	; 0x838
	  if(wd_reset)
20002066:	f8d7 3838 	ldr.w	r3, [r7, #2104]	; 0x838
2000206a:	2b00      	cmp	r3, #0
2000206c:	d01c      	beq.n	200020a8 <main+0x258>
	  {
		  reset_counts[0]++;
2000206e:	f64a 73cc 	movw	r3, #45004	; 0xafcc
20002072:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002076:	781b      	ldrb	r3, [r3, #0]
20002078:	f103 0301 	add.w	r3, r3, #1
2000207c:	b2da      	uxtb	r2, r3
2000207e:	f64a 73cc 	movw	r3, #45004	; 0xafcc
20002082:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002086:	701a      	strb	r2, [r3, #0]
		  NVM_write(ENVM_RESET_COUNT_ADDR_WD, reset_counts, sizeof(reset_counts), NVM_DO_NOT_LOCK_PAGE);
20002088:	f242 0004 	movw	r0, #8196	; 0x2004
2000208c:	f2c6 0003 	movt	r0, #24579	; 0x6003
20002090:	f64a 71cc 	movw	r1, #45004	; 0xafcc
20002094:	f2c2 0100 	movt	r1, #8192	; 0x2000
20002098:	f04f 0201 	mov.w	r2, #1
2000209c:	f04f 0300 	mov.w	r3, #0
200020a0:	f005 f8b0 	bl	20007204 <NVM_write>
		  MSS_WD_clear_timeout_event();
200020a4:	f7ff fc84 	bl	200019b0 <MSS_WD_clear_timeout_event>
	  }
//
	init_cmd_engine();
200020a8:	f7ff fe88 	bl	20001dbc <init_cmd_engine>
//
	cont = HAL_get_16bit_reg(RS_485_Controller_0, READ_CONST);
200020ac:	f245 0008 	movw	r0, #20488	; 0x5008
200020b0:	f2c5 0000 	movt	r0, #20480	; 0x5000
200020b4:	f002 fefa 	bl	20004eac <HW_get_16bit_reg>
200020b8:	4603      	mov	r3, r0
200020ba:	f8a7 3824 	strh.w	r3, [r7, #2084]	; 0x824
//
//
	waddr = init_RS485_Controller();
200020be:	f000 fc9f 	bl	20002a00 <init_RS485_Controller>
200020c2:	4603      	mov	r3, r0
200020c4:	f8a7 3826 	strh.w	r3, [r7, #2086]	; 0x826
//
	adf_init();
200020c8:	f001 ffb6 	bl	20004038 <adf_init>
//
	mode = adf_get_state();
200020cc:	f002 fc0c 	bl	200048e8 <adf_get_state>
200020d0:	4603      	mov	r3, r0
200020d2:	f887 382b 	strb.w	r3, [r7, #2091]	; 0x82b
//
	 MSS_UART_init(&g_mss_uart0,
200020d6:	f24c 00f8 	movw	r0, #49400	; 0xc0f8
200020da:	f2c2 0000 	movt	r0, #8192	; 0x2000
200020de:	f44f 5116 	mov.w	r1, #9600	; 0x2580
200020e2:	f04f 0203 	mov.w	r2, #3
200020e6:	f002 ff8d 	bl	20005004 <MSS_UART_init>
//
//
//	NVIC_ClearPendingIRQ(FabricIrq4_IRQn);
//	NVIC_ClearPendingIRQ(FabricIrq5_IRQn);
//
	timer_intr_set();
200020ea:	f7ff fd85 	bl	20001bf8 <timer_intr_set>
//
	uint32_t timer_count = 0xFFFFFFFF;
200020ee:	f04f 33ff 	mov.w	r3, #4294967295
200020f2:	f8c7 3844 	str.w	r3, [r7, #2116]	; 0x844
	uint32_t CMD_CHK_TIMER = 0xFFFFFFFF - (MSS_SYS_M3_CLK_FREQ* (10));
200020f6:	f645 43ff 	movw	r3, #23807	; 0x5cff
200020fa:	f6ce 631e 	movt	r3, #60958	; 0xee1e
200020fe:	f8c7 3848 	str.w	r3, [r7, #2120]	; 0x848
	uint32_t curr_value = 0x0;
20002102:	f04f 0300 	mov.w	r3, #0
20002106:	f8c7 384c 	str.w	r3, [r7, #2124]	; 0x84c

	MSS_TIM1_init(MSS_TIMER_PERIODIC_MODE);
2000210a:	f04f 0000 	mov.w	r0, #0
2000210e:	f7ff fb05 	bl	2000171c <MSS_TIM1_init>
    MSS_TIM1_load_immediate(timer_count);
20002112:	f8d7 0844 	ldr.w	r0, [r7, #2116]	; 0x844
20002116:	f7ff fb5d 	bl	200017d4 <MSS_TIM1_load_immediate>
    MSS_TIM1_start();
2000211a:	f7ff fb41 	bl	200017a0 <MSS_TIM1_start>
2000211e:	e002      	b.n	20002126 <main+0x2d6>
		//Get _in Rx
		//timer_start
		//rx_pkt -> check_for_100_tries --- continue until timer expires
		//read_rssi_cca
		//reload_timer
	}
20002120:	bf00      	nop
20002122:	e000      	b.n	20002126 <main+0x2d6>
20002124:	bf00      	nop
    MSS_TIM1_start();


	while(1){

		adf_send_cmd(CMD_PHY_RX);
20002126:	f04f 0083 	mov.w	r0, #131	; 0x83
2000212a:	f002 fa4d 	bl	200045c8 <adf_send_cmd>

		curr_value = MSS_TIM1_get_current_value();
2000212e:	f7ff fb45 	bl	200017bc <MSS_TIM1_get_current_value>
20002132:	4603      	mov	r3, r0
20002134:	f8c7 384c 	str.w	r3, [r7, #2124]	; 0x84c

		while(curr_value > CMD_CHK_TIMER){
20002138:	e036      	b.n	200021a8 <main+0x358>

			rx_pkt(&cmd, &rssi, &cmd_rx_flag);
2000213a:	f507 6282 	add.w	r2, r7, #1040	; 0x410
2000213e:	f1a2 0207 	sub.w	r2, r2, #7
20002142:	f507 6382 	add.w	r3, r7, #1040	; 0x410
20002146:	f1a3 0306 	sub.w	r3, r3, #6
2000214a:	f507 6c81 	add.w	ip, r7, #1032	; 0x408
2000214e:	4610      	mov	r0, r2
20002150:	4619      	mov	r1, r3
20002152:	4662      	mov	r2, ip
20002154:	f002 fcb6 	bl	20004ac4 <rx_pkt>
			if(cmd_rx_flag == 1){
20002158:	f507 6381 	add.w	r3, r7, #1032	; 0x408
2000215c:	781b      	ldrb	r3, [r3, #0]
2000215e:	2b01      	cmp	r3, #1
20002160:	d11b      	bne.n	2000219a <main+0x34a>
				cmd_rx_count++;
20002162:	f64a 73c3 	movw	r3, #44995	; 0xafc3
20002166:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000216a:	781b      	ldrb	r3, [r3, #0]
2000216c:	f103 0301 	add.w	r3, r3, #1
20002170:	b2da      	uxtb	r2, r3
20002172:	f64a 73c3 	movw	r3, #44995	; 0xafc3
20002176:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000217a:	701a      	strb	r2, [r3, #0]
				cmd_rx_flag = 0;
2000217c:	f507 6381 	add.w	r3, r7, #1032	; 0x408
20002180:	f04f 0200 	mov.w	r2, #0
20002184:	701a      	strb	r2, [r3, #0]
				get_cmd(&cmd);
20002186:	f507 6382 	add.w	r3, r7, #1040	; 0x410
2000218a:	f1a3 0307 	sub.w	r3, r3, #7
2000218e:	4618      	mov	r0, r3
20002190:	f7ff fdd6 	bl	20001d40 <get_cmd>
				MSS_WD_reload();
20002194:	f7ff fbf2 	bl	2000197c <MSS_WD_reload>
				break;
20002198:	e00c      	b.n	200021b4 <main+0x364>
			}

			curr_value = MSS_TIM1_get_current_value();
2000219a:	f7ff fb0f 	bl	200017bc <MSS_TIM1_get_current_value>
2000219e:	4603      	mov	r3, r0
200021a0:	f8c7 384c 	str.w	r3, [r7, #2124]	; 0x84c
			MSS_WD_reload();
200021a4:	f7ff fbea 	bl	2000197c <MSS_WD_reload>

		adf_send_cmd(CMD_PHY_RX);

		curr_value = MSS_TIM1_get_current_value();

		while(curr_value > CMD_CHK_TIMER){
200021a8:	f8d7 284c 	ldr.w	r2, [r7, #2124]	; 0x84c
200021ac:	f8d7 3848 	ldr.w	r3, [r7, #2120]	; 0x848
200021b0:	429a      	cmp	r2, r3
200021b2:	d8c2      	bhi.n	2000213a <main+0x2ea>

			curr_value = MSS_TIM1_get_current_value();
			MSS_WD_reload();
		}

		adf_send_cmd(CMD_PHY_ON);
200021b4:	f04f 0082 	mov.w	r0, #130	; 0x82
200021b8:	f002 fa06 	bl	200045c8 <adf_send_cmd>
		adf_send_cmd(CMD_PHY_CCA);
200021bc:	f04f 0086 	mov.w	r0, #134	; 0x86
200021c0:	f002 fa02 	bl	200045c8 <adf_send_cmd>
//
		get_rssi_cca_data(&rssi_cca);
200021c4:	f24c 0024 	movw	r0, #49188	; 0xc024
200021c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200021cc:	f002 fc20 	bl	20004a10 <get_rssi_cca_data>

		curr_value = MSS_TIM1_get_current_value();
200021d0:	f7ff faf4 	bl	200017bc <MSS_TIM1_get_current_value>
200021d4:	4603      	mov	r3, r0
200021d6:	f8c7 384c 	str.w	r3, [r7, #2124]	; 0x84c

		MSS_TIM1_load_immediate(timer_count);
200021da:	f8d7 0844 	ldr.w	r0, [r7, #2116]	; 0x844
200021de:	f7ff faf9 	bl	200017d4 <MSS_TIM1_load_immediate>

		if(store_in_sd_card == 1){
200021e2:	f64a 73b5 	movw	r3, #44981	; 0xafb5
200021e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021ea:	781b      	ldrb	r3, [r3, #0]
200021ec:	2b01      	cmp	r3, #1
200021ee:	d197      	bne.n	20002120 <main+0x2d0>
			curr_tpsram_read_addr = HAL_get_16bit_reg(RS_485_Controller_0, READ_RADDR);
200021f0:	f245 000c 	movw	r0, #20492	; 0x500c
200021f4:	f2c5 0000 	movt	r0, #20480	; 0x5000
200021f8:	f002 fe58 	bl	20004eac <HW_get_16bit_reg>
200021fc:	4603      	mov	r3, r0
200021fe:	f8a7 383e 	strh.w	r3, [r7, #2110]	; 0x83e
			if(curr_tpsram_read_addr > Read_TPSRAM_addr){
20002202:	f64b 53fc 	movw	r3, #48636	; 0xbdfc
20002206:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000220a:	881b      	ldrh	r3, [r3, #0]
2000220c:	f8b7 283e 	ldrh.w	r2, [r7, #2110]	; 0x83e
20002210:	429a      	cmp	r2, r3
20002212:	d987      	bls.n	20002124 <main+0x2d4>
				store_in_sd_card = 0;
20002214:	f64a 73b5 	movw	r3, #44981	; 0xafb5
20002218:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000221c:	f04f 0200 	mov.w	r2, #0
20002220:	701a      	strb	r2, [r3, #0]
		//Get _in Rx
		//timer_start
		//rx_pkt -> check_for_100_tries --- continue until timer expires
		//read_rssi_cca
		//reload_timer
	}
20002222:	e780      	b.n	20002126 <main+0x2d6>

20002224 <FabricIrq0_IRQHandler>:
    return 0;

}

void FabricIrq0_IRQHandler(void)
{
20002224:	b580      	push	{r7, lr}
20002226:	af00      	add	r7, sp, #0
    I2C_isr(&g_core_i2c0);
20002228:	f24b 0094 	movw	r0, #45204	; 0xb094
2000222c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002230:	f006 fec2 	bl	20008fb8 <I2C_isr>
}
20002234:	bd80      	pop	{r7, pc}
20002236:	bf00      	nop

20002238 <FabricIrq1_IRQHandler>:

void FabricIrq1_IRQHandler(void)
{
20002238:	b580      	push	{r7, lr}
2000223a:	af00      	add	r7, sp, #0
    I2C_isr(&g_core_i2c1);
2000223c:	f24b 1000 	movw	r0, #45312	; 0xb100
20002240:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002244:	f006 feb8 	bl	20008fb8 <I2C_isr>
}
20002248:	bd80      	pop	{r7, pc}
2000224a:	bf00      	nop

2000224c <FabricIrq2_IRQHandler>:

void FabricIrq2_IRQHandler(void)
{
2000224c:	b580      	push	{r7, lr}
2000224e:	af00      	add	r7, sp, #0
    I2C_isr(&g_core_i2c2);
20002250:	f24b 0028 	movw	r0, #45096	; 0xb028
20002254:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002258:	f006 feae 	bl	20008fb8 <I2C_isr>
}
2000225c:	bd80      	pop	{r7, pc}
2000225e:	bf00      	nop

20002260 <FabricIrq3_IRQHandler>:

void FabricIrq3_IRQHandler(void)
{
20002260:	b580      	push	{r7, lr}
20002262:	af00      	add	r7, sp, #0
    I2C_isr(&g_core_i2c3);
20002264:	f24b 2024 	movw	r0, #45604	; 0xb224
20002268:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000226c:	f006 fea4 	bl	20008fb8 <I2C_isr>
}
20002270:	bd80      	pop	{r7, pc}
20002272:	bf00      	nop

20002274 <FabricIrq4_IRQHandler>:

void FabricIrq4_IRQHandler(void)
{
20002274:	b580      	push	{r7, lr}
20002276:	af00      	add	r7, sp, #0
    HK_ISR();
20002278:	f7ff fba8 	bl	200019cc <HK_ISR>

}
2000227c:	bd80      	pop	{r7, pc}
2000227e:	bf00      	nop

20002280 <FabricIrq5_IRQHandler>:

void FabricIrq5_IRQHandler(void)
{
20002280:	b580      	push	{r7, lr}
20002282:	af00      	add	r7, sp, #0
    COMMS_ISR();
20002284:	f7ff fc7c 	bl	20001b80 <COMMS_ISR>
}
20002288:	bd80      	pop	{r7, pc}
2000228a:	bf00      	nop

2000228c <FabricIrq6_IRQHandler>:

void FabricIrq6_IRQHandler(void)
{
2000228c:	b580      	push	{r7, lr}
2000228e:	af00      	add	r7, sp, #0
    THER_ISR();
20002290:	f7ff fc88 	bl	20001ba4 <THER_ISR>
}
20002294:	bd80      	pop	{r7, pc}
20002296:	bf00      	nop

20002298 <FabricIrq7_IRQHandler>:

void FabricIrq7_IRQHandler(void)
{
20002298:	b580      	push	{r7, lr}
2000229a:	af00      	add	r7, sp, #0
    SD_ISR();
2000229c:	f7ff fc8e 	bl	20001bbc <SD_ISR>
}
200022a0:	bd80      	pop	{r7, pc}
200022a2:	bf00      	nop

200022a4 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
200022a4:	b480      	push	{r7}
200022a6:	b083      	sub	sp, #12
200022a8:	af00      	add	r7, sp, #0
200022aa:	4603      	mov	r3, r0
200022ac:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200022ae:	f24e 1300 	movw	r3, #57600	; 0xe100
200022b2:	f2ce 0300 	movt	r3, #57344	; 0xe000
200022b6:	f997 2007 	ldrsb.w	r2, [r7, #7]
200022ba:	ea4f 1252 	mov.w	r2, r2, lsr #5
200022be:	79f9      	ldrb	r1, [r7, #7]
200022c0:	f001 011f 	and.w	r1, r1, #31
200022c4:	f04f 0001 	mov.w	r0, #1
200022c8:	fa00 f101 	lsl.w	r1, r0, r1
200022cc:	f102 0220 	add.w	r2, r2, #32
200022d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200022d4:	f107 070c 	add.w	r7, r7, #12
200022d8:	46bd      	mov	sp, r7
200022da:	bc80      	pop	{r7}
200022dc:	4770      	bx	lr
200022de:	bf00      	nop

200022e0 <cmd_valid>:
extern uint8_t RTM[16];

uint32_t REPRO_CODE_WORD_ADDR = 0x60033000;
uint8_t* code_word = (uint8_t*) 0x60033000;

uint8_t cmd_valid(rx_cmd_t* rx_cmd, uint8_t src){
200022e0:	b480      	push	{r7}
200022e2:	b085      	sub	sp, #20
200022e4:	af00      	add	r7, sp, #0
200022e6:	6078      	str	r0, [r7, #4]
200022e8:	460b      	mov	r3, r1
200022ea:	70fb      	strb	r3, [r7, #3]
	uint8_t chk = 0, i=0;
200022ec:	f04f 0300 	mov.w	r3, #0
200022f0:	73bb      	strb	r3, [r7, #14]
200022f2:	f04f 0300 	mov.w	r3, #0
200022f6:	73fb      	strb	r3, [r7, #15]
//		for(;i<30;i++){
//			crc = crc ^ rx_cmd->parameters[i];
//		}
//	}

	return 1;  //Will be checking the validated of the checksum.
200022f8:	f04f 0301 	mov.w	r3, #1
}
200022fc:	4618      	mov	r0, r3
200022fe:	f107 0714 	add.w	r7, r7, #20
20002302:	46bd      	mov	sp, r7
20002304:	bc80      	pop	{r7}
20002306:	4770      	bx	lr

20002308 <add_cmd>:


void add_cmd(uint8_t id, uint16_t length, void (*ex_func)(uint8_t id, rx_cmd_t* rcv_cmd)){
20002308:	b480      	push	{r7}
2000230a:	b083      	sub	sp, #12
2000230c:	af00      	add	r7, sp, #0
2000230e:	460b      	mov	r3, r1
20002310:	603a      	str	r2, [r7, #0]
20002312:	4602      	mov	r2, r0
20002314:	71fa      	strb	r2, [r7, #7]
20002316:	80bb      	strh	r3, [r7, #4]

	cmd_list[id].id = id;
20002318:	79f9      	ldrb	r1, [r7, #7]
2000231a:	f24c 0280 	movw	r2, #49280	; 0xc080
2000231e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002322:	460b      	mov	r3, r1
20002324:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002328:	ebc1 0303 	rsb	r3, r1, r3
2000232c:	4413      	add	r3, r2
2000232e:	79fa      	ldrb	r2, [r7, #7]
20002330:	701a      	strb	r2, [r3, #0]
	cmd_list[id].length = length;
20002332:	79f9      	ldrb	r1, [r7, #7]
20002334:	f24c 0280 	movw	r2, #49280	; 0xc080
20002338:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000233c:	460b      	mov	r3, r1
2000233e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002342:	ebc1 0303 	rsb	r3, r1, r3
20002346:	4413      	add	r3, r2
20002348:	793a      	ldrb	r2, [r7, #4]
2000234a:	f04f 0100 	mov.w	r1, #0
2000234e:	ea41 0202 	orr.w	r2, r1, r2
20002352:	705a      	strb	r2, [r3, #1]
20002354:	797a      	ldrb	r2, [r7, #5]
20002356:	f04f 0100 	mov.w	r1, #0
2000235a:	ea41 0202 	orr.w	r2, r1, r2
2000235e:	709a      	strb	r2, [r3, #2]
	cmd_list[id].ex_func = ex_func;
20002360:	79f8      	ldrb	r0, [r7, #7]
20002362:	683a      	ldr	r2, [r7, #0]
20002364:	f24c 0180 	movw	r1, #49280	; 0xc080
20002368:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000236c:	4603      	mov	r3, r0
2000236e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002372:	ebc0 0303 	rsb	r3, r0, r3
20002376:	440b      	add	r3, r1
20002378:	f002 01ff 	and.w	r1, r2, #255	; 0xff
2000237c:	f04f 0000 	mov.w	r0, #0
20002380:	ea40 0101 	orr.w	r1, r0, r1
20002384:	70d9      	strb	r1, [r3, #3]
20002386:	ea4f 2112 	mov.w	r1, r2, lsr #8
2000238a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
2000238e:	f04f 0000 	mov.w	r0, #0
20002392:	ea40 0101 	orr.w	r1, r0, r1
20002396:	7119      	strb	r1, [r3, #4]
20002398:	ea4f 4112 	mov.w	r1, r2, lsr #16
2000239c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
200023a0:	f04f 0000 	mov.w	r0, #0
200023a4:	ea40 0101 	orr.w	r1, r0, r1
200023a8:	7159      	strb	r1, [r3, #5]
200023aa:	ea4f 6212 	mov.w	r2, r2, lsr #24
200023ae:	f04f 0100 	mov.w	r1, #0
200023b2:	ea41 0202 	orr.w	r2, r1, r2
200023b6:	719a      	strb	r2, [r3, #6]

}
200023b8:	f107 070c 	add.w	r7, r7, #12
200023bc:	46bd      	mov	sp, r7
200023be:	bc80      	pop	{r7}
200023c0:	4770      	bx	lr
200023c2:	bf00      	nop

200023c4 <cmd_engine>:

void cmd_engine(rx_cmd_t* rx_cmd){
200023c4:	b580      	push	{r7, lr}
200023c6:	b082      	sub	sp, #8
200023c8:	af00      	add	r7, sp, #0
200023ca:	6078      	str	r0, [r7, #4]

	   //the actual command apid's is one greater than this.
//	add_cmd(2, 2, cmd_sc_reset);

	cmd_list[rx_cmd->cmd_id - 1].ex_func(rx_cmd);
200023cc:	687b      	ldr	r3, [r7, #4]
200023ce:	781b      	ldrb	r3, [r3, #0]
200023d0:	f103 31ff 	add.w	r1, r3, #4294967295
200023d4:	f24c 0280 	movw	r2, #49280	; 0xc080
200023d8:	f2c2 0200 	movt	r2, #8192	; 0x2000
200023dc:	460b      	mov	r3, r1
200023de:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200023e2:	ebc1 0303 	rsb	r3, r1, r3
200023e6:	4413      	add	r3, r2
200023e8:	78da      	ldrb	r2, [r3, #3]
200023ea:	7919      	ldrb	r1, [r3, #4]
200023ec:	ea4f 2101 	mov.w	r1, r1, lsl #8
200023f0:	ea41 0202 	orr.w	r2, r1, r2
200023f4:	7959      	ldrb	r1, [r3, #5]
200023f6:	ea4f 4101 	mov.w	r1, r1, lsl #16
200023fa:	ea41 0202 	orr.w	r2, r1, r2
200023fe:	799b      	ldrb	r3, [r3, #6]
20002400:	ea4f 6303 	mov.w	r3, r3, lsl #24
20002404:	ea43 0302 	orr.w	r3, r3, r2
20002408:	6878      	ldr	r0, [r7, #4]
2000240a:	4798      	blx	r3

}
2000240c:	f107 0708 	add.w	r7, r7, #8
20002410:	46bd      	mov	sp, r7
20002412:	bd80      	pop	{r7, pc}

20002414 <cmd_noop>:

// Commands Definition

void cmd_noop(rx_cmd_t* rcv_cmd){
20002414:	b480      	push	{r7}
20002416:	b085      	sub	sp, #20
20002418:	af00      	add	r7, sp, #0
2000241a:	6078      	str	r0, [r7, #4]

	uint8_t a;

}
2000241c:	f107 0714 	add.w	r7, r7, #20
20002420:	46bd      	mov	sp, r7
20002422:	bc80      	pop	{r7}
20002424:	4770      	bx	lr
20002426:	bf00      	nop

20002428 <set_pkt_rate>:

void set_pkt_rate(rx_cmd_t* rcv_cmd){
20002428:	b580      	push	{r7, lr}
2000242a:	b086      	sub	sp, #24
2000242c:	af02      	add	r7, sp, #8
2000242e:	6078      	str	r0, [r7, #4]

	uint32_t new_time_period = MSS_SYS_M3_CLK_FREQ/1024 * rcv_cmd->parameters[1];
20002430:	687b      	ldr	r3, [r7, #4]
20002432:	789b      	ldrb	r3, [r3, #2]
20002434:	f247 2270 	movw	r2, #29296	; 0x7270
20002438:	fb02 f303 	mul.w	r3, r2, r3
2000243c:	60fb      	str	r3, [r7, #12]

	if(rcv_cmd->parameters[1] != 0){
2000243e:	687b      	ldr	r3, [r7, #4]
20002440:	789b      	ldrb	r3, [r3, #2]
20002442:	2b00      	cmp	r3, #0
20002444:	d041      	beq.n	200024ca <set_pkt_rate+0xa2>
		if(rcv_cmd->parameters[0] == hk){
20002446:	687b      	ldr	r3, [r7, #4]
20002448:	785b      	ldrb	r3, [r3, #1]
2000244a:	2b00      	cmp	r3, #0
2000244c:	d11c      	bne.n	20002488 <set_pkt_rate+0x60>
			TMR_init(&hk_timer, CORETIMER_C0_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
2000244e:	68fb      	ldr	r3, [r7, #12]
20002450:	9300      	str	r3, [sp, #0]
20002452:	f24c 005c 	movw	r0, #49244	; 0xc05c
20002456:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000245a:	f246 0100 	movw	r1, #24576	; 0x6000
2000245e:	f2c5 0100 	movt	r1, #20480	; 0x5000
20002462:	f04f 0200 	mov.w	r2, #0
20002466:	f04f 0309 	mov.w	r3, #9
2000246a:	f005 ff33 	bl	200082d4 <TMR_init>
			TMR_enable_int(&hk_timer);
2000246e:	f24c 005c 	movw	r0, #49244	; 0xc05c
20002472:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002476:	f005 ffb3 	bl	200083e0 <TMR_enable_int>
			TMR_start(&hk_timer);
2000247a:	f24c 005c 	movw	r0, #49244	; 0xc05c
2000247e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002482:	f005 ff8f 	bl	200083a4 <TMR_start>
		}
		else if(rcv_cmd->parameters[0] == comms){
			TMR_init(&comms_timer, CORETIMER_C1_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
			TMR_enable_int(&comms_timer);
			TMR_start(&comms_timer);
20002486:	e033      	b.n	200024f0 <set_pkt_rate+0xc8>
		if(rcv_cmd->parameters[0] == hk){
			TMR_init(&hk_timer, CORETIMER_C0_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
			TMR_enable_int(&hk_timer);
			TMR_start(&hk_timer);
		}
		else if(rcv_cmd->parameters[0] == comms){
20002488:	687b      	ldr	r3, [r7, #4]
2000248a:	785b      	ldrb	r3, [r3, #1]
2000248c:	2b01      	cmp	r3, #1
2000248e:	d12e      	bne.n	200024ee <set_pkt_rate+0xc6>
			TMR_init(&comms_timer, CORETIMER_C1_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
20002490:	68fb      	ldr	r3, [r7, #12]
20002492:	9300      	str	r3, [sp, #0]
20002494:	f64b 50e4 	movw	r0, #48612	; 0xbde4
20002498:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000249c:	f247 0100 	movw	r1, #28672	; 0x7000
200024a0:	f2c5 0100 	movt	r1, #20480	; 0x5000
200024a4:	f04f 0200 	mov.w	r2, #0
200024a8:	f04f 0309 	mov.w	r3, #9
200024ac:	f005 ff12 	bl	200082d4 <TMR_init>
			TMR_enable_int(&comms_timer);
200024b0:	f64b 50e4 	movw	r0, #48612	; 0xbde4
200024b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200024b8:	f005 ff92 	bl	200083e0 <TMR_enable_int>
			TMR_start(&comms_timer);
200024bc:	f64b 50e4 	movw	r0, #48612	; 0xbde4
200024c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200024c4:	f005 ff6e 	bl	200083a4 <TMR_start>
200024c8:	e012      	b.n	200024f0 <set_pkt_rate+0xc8>
		}
	}
	else{
		if(rcv_cmd->parameters[0] == hk){
200024ca:	687b      	ldr	r3, [r7, #4]
200024cc:	785b      	ldrb	r3, [r3, #1]
200024ce:	2b00      	cmp	r3, #0
200024d0:	d104      	bne.n	200024dc <set_pkt_rate+0xb4>
			NVIC_DisableIRQ(FabricIrq4_IRQn);
200024d2:	f04f 0026 	mov.w	r0, #38	; 0x26
200024d6:	f7ff fee5 	bl	200022a4 <NVIC_DisableIRQ>
200024da:	e009      	b.n	200024f0 <set_pkt_rate+0xc8>
		}
		else if(rcv_cmd->parameters[0] == comms){
200024dc:	687b      	ldr	r3, [r7, #4]
200024de:	785b      	ldrb	r3, [r3, #1]
200024e0:	2b01      	cmp	r3, #1
200024e2:	d105      	bne.n	200024f0 <set_pkt_rate+0xc8>
			NVIC_DisableIRQ(FabricIrq5_IRQn);
200024e4:	f04f 0027 	mov.w	r0, #39	; 0x27
200024e8:	f7ff fedc 	bl	200022a4 <NVIC_DisableIRQ>
200024ec:	e000      	b.n	200024f0 <set_pkt_rate+0xc8>
			TMR_start(&hk_timer);
		}
		else if(rcv_cmd->parameters[0] == comms){
			TMR_init(&comms_timer, CORETIMER_C1_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, new_time_period);
			TMR_enable_int(&comms_timer);
			TMR_start(&comms_timer);
200024ee:	bf00      	nop
		else if(rcv_cmd->parameters[0] == comms){
			NVIC_DisableIRQ(FabricIrq5_IRQn);
		}
	}

}
200024f0:	f107 0710 	add.w	r7, r7, #16
200024f4:	46bd      	mov	sp, r7
200024f6:	bd80      	pop	{r7, pc}

200024f8 <delay>:

void delay ( volatile unsigned int n)
{
200024f8:	b480      	push	{r7}
200024fa:	b083      	sub	sp, #12
200024fc:	af00      	add	r7, sp, #0
200024fe:	6078      	str	r0, [r7, #4]
	while(n!=0)
20002500:	e003      	b.n	2000250a <delay+0x12>
	{
		n--;
20002502:	687b      	ldr	r3, [r7, #4]
20002504:	f103 33ff 	add.w	r3, r3, #4294967295
20002508:	607b      	str	r3, [r7, #4]

}

void delay ( volatile unsigned int n)
{
	while(n!=0)
2000250a:	687b      	ldr	r3, [r7, #4]
2000250c:	2b00      	cmp	r3, #0
2000250e:	d1f8      	bne.n	20002502 <delay+0xa>
	{
		n--;
	}
}
20002510:	f107 070c 	add.w	r7, r7, #12
20002514:	46bd      	mov	sp, r7
20002516:	bc80      	pop	{r7}
20002518:	4770      	bx	lr
2000251a:	bf00      	nop

2000251c <exe_iap>:

void exe_iap(rx_cmd_t* rcv_cmd){
2000251c:	b580      	push	{r7, lr}
2000251e:	b084      	sub	sp, #16
20002520:	af00      	add	r7, sp, #0
20002522:	6078      	str	r0, [r7, #4]


	uint8_t prog_status, auth_status;

	if(rcv_cmd->parameters[0] == 0x07 || rcv_cmd->parameters[0] == 0x14 || rcv_cmd->parameters[0] == 0x21){
20002524:	687b      	ldr	r3, [r7, #4]
20002526:	785b      	ldrb	r3, [r3, #1]
20002528:	2b07      	cmp	r3, #7
2000252a:	d007      	beq.n	2000253c <exe_iap+0x20>
2000252c:	687b      	ldr	r3, [r7, #4]
2000252e:	785b      	ldrb	r3, [r3, #1]
20002530:	2b14      	cmp	r3, #20
20002532:	d003      	beq.n	2000253c <exe_iap+0x20>
20002534:	687b      	ldr	r3, [r7, #4]
20002536:	785b      	ldrb	r3, [r3, #1]
20002538:	2b21      	cmp	r3, #33	; 0x21
2000253a:	d122      	bne.n	20002582 <exe_iap+0x66>
		NVM_write(REPRO_CODE_WORD_ADDR, &(rcv_cmd->parameters[0]), 1, NVM_DO_NOT_LOCK_PAGE);
2000253c:	f64a 4364 	movw	r3, #44132	; 0xac64
20002540:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002544:	681a      	ldr	r2, [r3, #0]
20002546:	687b      	ldr	r3, [r7, #4]
20002548:	f103 0301 	add.w	r3, r3, #1
2000254c:	4610      	mov	r0, r2
2000254e:	4619      	mov	r1, r3
20002550:	f04f 0201 	mov.w	r2, #1
20002554:	f04f 0300 	mov.w	r3, #0
20002558:	f004 fe54 	bl	20007204 <NVM_write>
		latest_codeword = rcv_cmd->parameters[0];
2000255c:	687b      	ldr	r3, [r7, #4]
2000255e:	785a      	ldrb	r2, [r3, #1]
20002560:	f64a 73b4 	movw	r3, #44980	; 0xafb4
20002564:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002568:	701a      	strb	r2, [r3, #0]
		REPRO_CODE_WORD_ADDR += 0x01;
2000256a:	f64a 4364 	movw	r3, #44132	; 0xac64
2000256e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002572:	681b      	ldr	r3, [r3, #0]
20002574:	f103 0201 	add.w	r2, r3, #1
20002578:	f64a 4364 	movw	r3, #44132	; 0xac64
2000257c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002580:	601a      	str	r2, [r3, #0]
	}


	if(code_word[0] == 0x07 && code_word[1] == 0x14 && code_word[2] == 0x21){
20002582:	f64a 4368 	movw	r3, #44136	; 0xac68
20002586:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000258a:	681b      	ldr	r3, [r3, #0]
2000258c:	781b      	ldrb	r3, [r3, #0]
2000258e:	2b07      	cmp	r3, #7
20002590:	d156      	bne.n	20002640 <exe_iap+0x124>
20002592:	f64a 4368 	movw	r3, #44136	; 0xac68
20002596:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000259a:	681b      	ldr	r3, [r3, #0]
2000259c:	f103 0301 	add.w	r3, r3, #1
200025a0:	781b      	ldrb	r3, [r3, #0]
200025a2:	2b14      	cmp	r3, #20
200025a4:	d14c      	bne.n	20002640 <exe_iap+0x124>
200025a6:	f64a 4368 	movw	r3, #44136	; 0xac68
200025aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025ae:	681b      	ldr	r3, [r3, #0]
200025b0:	f103 0302 	add.w	r3, r3, #2
200025b4:	781b      	ldrb	r3, [r3, #0]
200025b6:	2b21      	cmp	r3, #33	; 0x21
200025b8:	d142      	bne.n	20002640 <exe_iap+0x124>
		MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
200025ba:	f24c 10bc 	movw	r0, #49596	; 0xc1bc
200025be:	f2c2 0000 	movt	r0, #8192	; 0x2000
200025c2:	f04f 0100 	mov.w	r1, #0
200025c6:	f004 f99b 	bl	20006900 <MSS_SPI_set_slave_select>

		g_mss_spi0.hw_reg->CONTROL |= (0x04000000);
200025ca:	f24c 13bc 	movw	r3, #49596	; 0xc1bc
200025ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025d2:	681a      	ldr	r2, [r3, #0]
200025d4:	f24c 13bc 	movw	r3, #49596	; 0xc1bc
200025d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025dc:	681b      	ldr	r3, [r3, #0]
200025de:	681b      	ldr	r3, [r3, #0]
200025e0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
200025e4:	6013      	str	r3, [r2, #0]
		delay(80000);
200025e6:	f643 0080 	movw	r0, #14464	; 0x3880
200025ea:	f2c0 0001 	movt	r0, #1
200025ee:	f7ff ff83 	bl	200024f8 <delay>

		auth_status = MSS_SYS_initiate_iap(MSS_SYS_PROG_AUTHENTICATE, 0x001000);
200025f2:	f04f 0000 	mov.w	r0, #0
200025f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
200025fa:	f003 fd9f 	bl	2000613c <MSS_SYS_initiate_iap>
200025fe:	4603      	mov	r3, r0
20002600:	73fb      	strb	r3, [r7, #15]

		delay(80000);
20002602:	f643 0080 	movw	r0, #14464	; 0x3880
20002606:	f2c0 0001 	movt	r0, #1
2000260a:	f7ff ff75 	bl	200024f8 <delay>

		if(auth_status){
2000260e:	7bfb      	ldrb	r3, [r7, #15]
20002610:	2b00      	cmp	r3, #0
20002612:	d00d      	beq.n	20002630 <exe_iap+0x114>
			ERR_LOG = ERR_LOG | 0x01;
20002614:	f64a 73c2 	movw	r3, #44994	; 0xafc2
20002618:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000261c:	781b      	ldrb	r3, [r3, #0]
2000261e:	f043 0301 	orr.w	r3, r3, #1
20002622:	b2da      	uxtb	r2, r3
20002624:	f64a 73c2 	movw	r3, #44994	; 0xafc2
20002628:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000262c:	701a      	strb	r2, [r3, #0]
2000262e:	e007      	b.n	20002640 <exe_iap+0x124>
		}
		else{
			prog_status = MSS_SYS_initiate_iap(MSS_SYS_PROG_PROGRAM, 0x001000);
20002630:	f04f 0001 	mov.w	r0, #1
20002634:	f44f 5180 	mov.w	r1, #4096	; 0x1000
20002638:	f003 fd80 	bl	2000613c <MSS_SYS_initiate_iap>
2000263c:	4603      	mov	r3, r0
2000263e:	73bb      	strb	r3, [r7, #14]
		}
	}

}
20002640:	f107 0710 	add.w	r7, r7, #16
20002644:	46bd      	mov	sp, r7
20002646:	bd80      	pop	{r7, pc}

20002648 <read_adf_reg>:

void read_adf_reg(rx_cmd_t* rcv_cmd){
20002648:	b580      	push	{r7, lr}
2000264a:	b084      	sub	sp, #16
2000264c:	af00      	add	r7, sp, #0
2000264e:	6078      	str	r0, [r7, #4]

	uint8_t data_read[6];
	uint8_t j;

	cmd_adf_read_addr = (rcv_cmd->parameters[1] << 24) | (rcv_cmd->parameters[2] << 16) | (rcv_cmd->parameters[3] << 8) | rcv_cmd->parameters[4];
20002650:	687b      	ldr	r3, [r7, #4]
20002652:	789b      	ldrb	r3, [r3, #2]
20002654:	ea4f 6203 	mov.w	r2, r3, lsl #24
20002658:	687b      	ldr	r3, [r7, #4]
2000265a:	78db      	ldrb	r3, [r3, #3]
2000265c:	ea4f 4303 	mov.w	r3, r3, lsl #16
20002660:	ea42 0203 	orr.w	r2, r2, r3
20002664:	687b      	ldr	r3, [r7, #4]
20002666:	791b      	ldrb	r3, [r3, #4]
20002668:	ea4f 2303 	mov.w	r3, r3, lsl #8
2000266c:	ea42 0203 	orr.w	r2, r2, r3
20002670:	687b      	ldr	r3, [r7, #4]
20002672:	795b      	ldrb	r3, [r3, #5]
20002674:	ea42 0303 	orr.w	r3, r2, r3
20002678:	461a      	mov	r2, r3
2000267a:	f64a 73bc 	movw	r3, #44988	; 0xafbc
2000267e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002682:	601a      	str	r2, [r3, #0]
	cmd_adf_read_No_double_words = rcv_cmd->parameters[0];
20002684:	687b      	ldr	r3, [r7, #4]
20002686:	785a      	ldrb	r2, [r3, #1]
20002688:	f64a 73c0 	movw	r3, #44992	; 0xafc0
2000268c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002690:	701a      	strb	r2, [r3, #0]

	adf_read_from_memory(RMODE_1, cmd_adf_read_addr, data_read, 6);
20002692:	f64a 73bc 	movw	r3, #44988	; 0xafbc
20002696:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000269a:	681a      	ldr	r2, [r3, #0]
2000269c:	f107 0308 	add.w	r3, r7, #8
200026a0:	f04f 0078 	mov.w	r0, #120	; 0x78
200026a4:	4611      	mov	r1, r2
200026a6:	461a      	mov	r2, r3
200026a8:	f04f 0306 	mov.w	r3, #6
200026ac:	f001 ff40 	bl	20004530 <adf_read_from_memory>

	cmd_adf_data[0] = (data_read[2] << 24) | (data_read[3] << 16) | (data_read[4] << 8) | (data_read[5]);
200026b0:	7abb      	ldrb	r3, [r7, #10]
200026b2:	ea4f 6203 	mov.w	r2, r3, lsl #24
200026b6:	7afb      	ldrb	r3, [r7, #11]
200026b8:	ea4f 4303 	mov.w	r3, r3, lsl #16
200026bc:	ea42 0203 	orr.w	r2, r2, r3
200026c0:	7b3b      	ldrb	r3, [r7, #12]
200026c2:	ea4f 2303 	mov.w	r3, r3, lsl #8
200026c6:	ea42 0203 	orr.w	r2, r2, r3
200026ca:	7b7b      	ldrb	r3, [r7, #13]
200026cc:	ea42 0303 	orr.w	r3, r2, r3
200026d0:	461a      	mov	r2, r3
200026d2:	f64b 53b4 	movw	r3, #48564	; 0xbdb4
200026d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026da:	601a      	str	r2, [r3, #0]

	cmd_adf_read_addr += 4;
200026dc:	f64a 73bc 	movw	r3, #44988	; 0xafbc
200026e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026e4:	681b      	ldr	r3, [r3, #0]
200026e6:	f103 0204 	add.w	r2, r3, #4
200026ea:	f64a 73bc 	movw	r3, #44988	; 0xafbc
200026ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026f2:	601a      	str	r2, [r3, #0]

	adf_read_from_memory(RMODE_1, cmd_adf_read_addr, data_read, 6);
200026f4:	f64a 73bc 	movw	r3, #44988	; 0xafbc
200026f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026fc:	681a      	ldr	r2, [r3, #0]
200026fe:	f107 0308 	add.w	r3, r7, #8
20002702:	f04f 0078 	mov.w	r0, #120	; 0x78
20002706:	4611      	mov	r1, r2
20002708:	461a      	mov	r2, r3
2000270a:	f04f 0306 	mov.w	r3, #6
2000270e:	f001 ff0f 	bl	20004530 <adf_read_from_memory>

	cmd_adf_data[1] = (data_read[2] << 24) | (data_read[3] << 16) | (data_read[4] << 8) | (data_read[5]);
20002712:	7abb      	ldrb	r3, [r7, #10]
20002714:	ea4f 6203 	mov.w	r2, r3, lsl #24
20002718:	7afb      	ldrb	r3, [r7, #11]
2000271a:	ea4f 4303 	mov.w	r3, r3, lsl #16
2000271e:	ea42 0203 	orr.w	r2, r2, r3
20002722:	7b3b      	ldrb	r3, [r7, #12]
20002724:	ea4f 2303 	mov.w	r3, r3, lsl #8
20002728:	ea42 0203 	orr.w	r2, r2, r3
2000272c:	7b7b      	ldrb	r3, [r7, #13]
2000272e:	ea42 0303 	orr.w	r3, r2, r3
20002732:	461a      	mov	r2, r3
20002734:	f64b 53b4 	movw	r3, #48564	; 0xbdb4
20002738:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000273c:	605a      	str	r2, [r3, #4]


}
2000273e:	f107 0710 	add.w	r7, r7, #16
20002742:	46bd      	mov	sp, r7
20002744:	bd80      	pop	{r7, pc}
20002746:	bf00      	nop

20002748 <exe_rtm>:

void exe_rtm(rx_cmd_t* rcv_cmd){
20002748:	b480      	push	{r7}
2000274a:	b085      	sub	sp, #20
2000274c:	af00      	add	r7, sp, #0
2000274e:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
20002750:	f04f 0300 	mov.w	r3, #0
20002754:	73fb      	strb	r3, [r7, #15]

	for(;i<16;i++){
20002756:	e00d      	b.n	20002774 <exe_rtm+0x2c>
		RTM[i] = rcv_cmd->parameters[i];
20002758:	7bfa      	ldrb	r2, [r7, #15]
2000275a:	7bf9      	ldrb	r1, [r7, #15]
2000275c:	687b      	ldr	r3, [r7, #4]
2000275e:	440b      	add	r3, r1
20002760:	7859      	ldrb	r1, [r3, #1]
20002762:	f64b 5314 	movw	r3, #48404	; 0xbd14
20002766:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000276a:	5499      	strb	r1, [r3, r2]
}

void exe_rtm(rx_cmd_t* rcv_cmd){
	uint8_t i = 0;

	for(;i<16;i++){
2000276c:	7bfb      	ldrb	r3, [r7, #15]
2000276e:	f103 0301 	add.w	r3, r3, #1
20002772:	73fb      	strb	r3, [r7, #15]
20002774:	7bfb      	ldrb	r3, [r7, #15]
20002776:	2b0f      	cmp	r3, #15
20002778:	d9ee      	bls.n	20002758 <exe_rtm+0x10>
		RTM[i] = rcv_cmd->parameters[i];
	}

}
2000277a:	f107 0714 	add.w	r7, r7, #20
2000277e:	46bd      	mov	sp, r7
20002780:	bc80      	pop	{r7}
20002782:	4770      	bx	lr

20002784 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20002784:	b480      	push	{r7}
20002786:	b083      	sub	sp, #12
20002788:	af00      	add	r7, sp, #0
2000278a:	4603      	mov	r3, r0
2000278c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000278e:	f24e 1300 	movw	r3, #57600	; 0xe100
20002792:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002796:	f997 2007 	ldrsb.w	r2, [r7, #7]
2000279a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000279e:	79f9      	ldrb	r1, [r7, #7]
200027a0:	f001 011f 	and.w	r1, r1, #31
200027a4:	f04f 0001 	mov.w	r0, #1
200027a8:	fa00 f101 	lsl.w	r1, r0, r1
200027ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200027b0:	f107 070c 	add.w	r7, r7, #12
200027b4:	46bd      	mov	sp, r7
200027b6:	bc80      	pop	{r7}
200027b8:	4770      	bx	lr
200027ba:	bf00      	nop

200027bc <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number. 
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
200027bc:	b480      	push	{r7}
200027be:	b083      	sub	sp, #12
200027c0:	af00      	add	r7, sp, #0
200027c2:	4603      	mov	r3, r0
200027c4:	6039      	str	r1, [r7, #0]
200027c6:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
200027c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
200027cc:	2b00      	cmp	r3, #0
200027ce:	da10      	bge.n	200027f2 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
200027d0:	f64e 5300 	movw	r3, #60672	; 0xed00
200027d4:	f2ce 0300 	movt	r3, #57344	; 0xe000
200027d8:	79fa      	ldrb	r2, [r7, #7]
200027da:	f002 020f 	and.w	r2, r2, #15
200027de:	f1a2 0104 	sub.w	r1, r2, #4
200027e2:	683a      	ldr	r2, [r7, #0]
200027e4:	b2d2      	uxtb	r2, r2
200027e6:	ea4f 1202 	mov.w	r2, r2, lsl #4
200027ea:	b2d2      	uxtb	r2, r2
200027ec:	440b      	add	r3, r1
200027ee:	761a      	strb	r2, [r3, #24]
200027f0:	e00d      	b.n	2000280e <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
200027f2:	f24e 1300 	movw	r3, #57600	; 0xe100
200027f6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200027fa:	f997 1007 	ldrsb.w	r1, [r7, #7]
200027fe:	683a      	ldr	r2, [r7, #0]
20002800:	b2d2      	uxtb	r2, r2
20002802:	ea4f 1202 	mov.w	r2, r2, lsl #4
20002806:	b2d2      	uxtb	r2, r2
20002808:	440b      	add	r3, r1
2000280a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
2000280e:	f107 070c 	add.w	r7, r7, #12
20002812:	46bd      	mov	sp, r7
20002814:	bc80      	pop	{r7}
20002816:	4770      	bx	lr

20002818 <MSS_GPIO_get_inputs>:
        gpio_inputs = MSS_GPIO_get_inputs();
    @endcode
 */
static __INLINE uint32_t
MSS_GPIO_get_inputs( void )
{
20002818:	b480      	push	{r7}
2000281a:	af00      	add	r7, sp, #0
    return GPIO->GPIO_IN;
2000281c:	f243 0300 	movw	r3, #12288	; 0x3000
20002820:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002824:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
}
20002828:	4618      	mov	r0, r3
2000282a:	46bd      	mov	sp, r7
2000282c:	bc80      	pop	{r7}
2000282e:	4770      	bx	lr

20002830 <GPIO1_IRQHandler>:
extern uint8_t cmd_rs485_fail_count;
extern uint8_t store_in_sd_card;
extern timer_instance_t sd_timer;
extern uint16_t Read_TPSRAM_addr;

void GPIO1_IRQHandler( void ){
20002830:	b580      	push	{r7, lr}
20002832:	b084      	sub	sp, #16
20002834:	af00      	add	r7, sp, #0
    uint32_t a, i = 0;
20002836:	f04f 0300 	mov.w	r3, #0
2000283a:	60bb      	str	r3, [r7, #8]

    uint16_t buf[1];
    uint16_t w_addr;
    buf[0] = 0xFF;
2000283c:	f04f 03ff 	mov.w	r3, #255	; 0xff
20002840:	803b      	strh	r3, [r7, #0]
//
		Read_TPSRAM_addr = HAL_get_16bit_reg(RS_485_Controller_0, READ_RADDR);
20002842:	f245 000c 	movw	r0, #20492	; 0x500c
20002846:	f2c5 0000 	movt	r0, #20480	; 0x5000
2000284a:	f002 fb2f 	bl	20004eac <HW_get_16bit_reg>
2000284e:	4603      	mov	r3, r0
20002850:	461a      	mov	r2, r3
20002852:	f64b 53fc 	movw	r3, #48636	; 0xbdfc
20002856:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000285a:	801a      	strh	r2, [r3, #0]
		w_addr = HAL_get_16bit_reg(RS_485_Controller_0, READ_WADDR);
2000285c:	f245 0010 	movw	r0, #20496	; 0x5010
20002860:	f2c5 0000 	movt	r0, #20480	; 0x5000
20002864:	f002 fb22 	bl	20004eac <HW_get_16bit_reg>
20002868:	4603      	mov	r3, r0
2000286a:	81fb      	strh	r3, [r7, #14]

		a = MSS_GPIO_get_inputs();
2000286c:	f7ff ffd4 	bl	20002818 <MSS_GPIO_get_inputs>
20002870:	4603      	mov	r3, r0
20002872:	607b      	str	r3, [r7, #4]
		//Start storing the packets in sd card
		store_in_sd_card = 1;
20002874:	f64a 73b5 	movw	r3, #44981	; 0xafb5
20002878:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000287c:	f04f 0201 	mov.w	r2, #1
20002880:	701a      	strb	r2, [r3, #0]


//		TMR_start(&sd_timer);

		MSS_GPIO_clear_irq(MSS_GPIO_1);
20002882:	f04f 0001 	mov.w	r0, #1
20002886:	f005 fd05 	bl	20008294 <MSS_GPIO_clear_irq>
		return ;


    //Start storing in SD_CARD
    //Clear the interrupt after reading a 256 block packet
}
2000288a:	f107 0710 	add.w	r7, r7, #16
2000288e:	46bd      	mov	sp, r7
20002890:	bd80      	pop	{r7, pc}
20002892:	bf00      	nop

20002894 <GPIO3_IRQHandler>:

void GPIO3_IRQHandler(void){
20002894:	b590      	push	{r4, r7, lr}
20002896:	b08b      	sub	sp, #44	; 0x2c
20002898:	af00      	add	r7, sp, #0

//	uint8_t cmd[32];
//	for(;i<32;i++){
//		cmd[i] = HAL_get_8bit_reg(RS_485_Controller_0, READ_SRAM_CMD);
//	}
	uint8_t i = 0;
2000289a:	f04f 0300 	mov.w	r3, #0
2000289e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t cmd[32];
	for(;i<32;i++){
200028a2:	e015      	b.n	200028d0 <GPIO3_IRQHandler+0x3c>
		cmd[i] = HAL_get_8bit_reg(APB_READ_CMD_0, READ_SRAM_CMD);
200028a4:	f897 4027 	ldrb.w	r4, [r7, #39]	; 0x27
200028a8:	f24b 000c 	movw	r0, #45068	; 0xb00c
200028ac:	f2c5 0000 	movt	r0, #20480	; 0x5000
200028b0:	f002 fb14 	bl	20004edc <HW_get_8bit_reg>
200028b4:	4603      	mov	r3, r0
200028b6:	461a      	mov	r2, r3
200028b8:	f107 0128 	add.w	r1, r7, #40	; 0x28
200028bc:	eb01 0304 	add.w	r3, r1, r4
200028c0:	f803 2c24 	strb.w	r2, [r3, #-36]
//	for(;i<32;i++){
//		cmd[i] = HAL_get_8bit_reg(RS_485_Controller_0, READ_SRAM_CMD);
//	}
	uint8_t i = 0;
	uint8_t cmd[32];
	for(;i<32;i++){
200028c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
200028c8:	f103 0301 	add.w	r3, r3, #1
200028cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
200028d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
200028d4:	2b1f      	cmp	r3, #31
200028d6:	d9e5      	bls.n	200028a4 <GPIO3_IRQHandler+0x10>
		cmd[i] = HAL_get_8bit_reg(APB_READ_CMD_0, READ_SRAM_CMD);
	}

	i = 0;
200028d8:	f04f 0300 	mov.w	r3, #0
200028dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	for(;i<32;i++){
200028e0:	e015      	b.n	2000290e <GPIO3_IRQHandler+0x7a>
		cmd[i] = HAL_get_8bit_reg(APB_READ_CMD_0, READ_SRAM_CMD);
200028e2:	f897 4027 	ldrb.w	r4, [r7, #39]	; 0x27
200028e6:	f24b 000c 	movw	r0, #45068	; 0xb00c
200028ea:	f2c5 0000 	movt	r0, #20480	; 0x5000
200028ee:	f002 faf5 	bl	20004edc <HW_get_8bit_reg>
200028f2:	4603      	mov	r3, r0
200028f4:	461a      	mov	r2, r3
200028f6:	f107 0128 	add.w	r1, r7, #40	; 0x28
200028fa:	eb01 0304 	add.w	r3, r1, r4
200028fe:	f803 2c24 	strb.w	r2, [r3, #-36]
		cmd[i] = HAL_get_8bit_reg(APB_READ_CMD_0, READ_SRAM_CMD);
	}

	i = 0;

	for(;i<32;i++){
20002902:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
20002906:	f103 0301 	add.w	r3, r3, #1
2000290a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
2000290e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
20002912:	2b1f      	cmp	r3, #31
20002914:	d9e5      	bls.n	200028e2 <GPIO3_IRQHandler+0x4e>
		cmd[i] = HAL_get_8bit_reg(APB_READ_CMD_0, READ_SRAM_CMD);
	}

	rx_cmd_pkt = (rx_cmd_t*) cmd;
20002916:	f107 0204 	add.w	r2, r7, #4
2000291a:	f24c 0320 	movw	r3, #49184	; 0xc020
2000291e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002922:	601a      	str	r2, [r3, #0]

	if(cmd_valid(rx_cmd_pkt, 0)){
20002924:	f24c 0320 	movw	r3, #49184	; 0xc020
20002928:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000292c:	681b      	ldr	r3, [r3, #0]
2000292e:	4618      	mov	r0, r3
20002930:	f04f 0100 	mov.w	r1, #0
20002934:	f7ff fcd4 	bl	200022e0 <cmd_valid>
20002938:	4603      	mov	r3, r0
2000293a:	2b00      	cmp	r3, #0
2000293c:	d015      	beq.n	2000296a <GPIO3_IRQHandler+0xd6>
		cmd_engine(rx_cmd_pkt);
2000293e:	f24c 0320 	movw	r3, #49184	; 0xc020
20002942:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002946:	681b      	ldr	r3, [r3, #0]
20002948:	4618      	mov	r0, r3
2000294a:	f7ff fd3b 	bl	200023c4 <cmd_engine>
		cmd_rs485_succ_count++;
2000294e:	f64a 73c6 	movw	r3, #44998	; 0xafc6
20002952:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002956:	781b      	ldrb	r3, [r3, #0]
20002958:	f103 0301 	add.w	r3, r3, #1
2000295c:	b2da      	uxtb	r2, r3
2000295e:	f64a 73c6 	movw	r3, #44998	; 0xafc6
20002962:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002966:	701a      	strb	r2, [r3, #0]
20002968:	e00c      	b.n	20002984 <GPIO3_IRQHandler+0xf0>
	}
	else{
		cmd_rs485_fail_count++;
2000296a:	f64a 73c7 	movw	r3, #44999	; 0xafc7
2000296e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002972:	781b      	ldrb	r3, [r3, #0]
20002974:	f103 0301 	add.w	r3, r3, #1
20002978:	b2da      	uxtb	r2, r3
2000297a:	f64a 73c7 	movw	r3, #44999	; 0xafc7
2000297e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002982:	701a      	strb	r2, [r3, #0]
	}


	MSS_GPIO_clear_irq( MSS_GPIO_3);
20002984:	f04f 0003 	mov.w	r0, #3
20002988:	f005 fc84 	bl	20008294 <MSS_GPIO_clear_irq>

}
2000298c:	f107 072c 	add.w	r7, r7, #44	; 0x2c
20002990:	46bd      	mov	sp, r7
20002992:	bd90      	pop	{r4, r7, pc}

20002994 <get_time_vector>:

void get_time_vector(uint8_t* time_vect){
20002994:	b590      	push	{r4, r7, lr}
20002996:	b085      	sub	sp, #20
20002998:	af00      	add	r7, sp, #0
2000299a:	6078      	str	r0, [r7, #4]

	uint8_t i = 0;
2000299c:	f04f 0300 	mov.w	r3, #0
200029a0:	73fb      	strb	r3, [r7, #15]

	for(;i<32;i++){
200029a2:	e00f      	b.n	200029c4 <get_time_vector+0x30>
		time_vect[i] = HAL_get_8bit_reg(APB_READ_TLM_0, READ_RADDR);
200029a4:	7bfa      	ldrb	r2, [r7, #15]
200029a6:	687b      	ldr	r3, [r7, #4]
200029a8:	eb02 0403 	add.w	r4, r2, r3
200029ac:	f24c 000c 	movw	r0, #49164	; 0xc00c
200029b0:	f2c5 0000 	movt	r0, #20480	; 0x5000
200029b4:	f002 fa92 	bl	20004edc <HW_get_8bit_reg>
200029b8:	4603      	mov	r3, r0
200029ba:	7023      	strb	r3, [r4, #0]

void get_time_vector(uint8_t* time_vect){

	uint8_t i = 0;

	for(;i<32;i++){
200029bc:	7bfb      	ldrb	r3, [r7, #15]
200029be:	f103 0301 	add.w	r3, r3, #1
200029c2:	73fb      	strb	r3, [r7, #15]
200029c4:	7bfb      	ldrb	r3, [r7, #15]
200029c6:	2b1f      	cmp	r3, #31
200029c8:	d9ec      	bls.n	200029a4 <get_time_vector+0x10>
		time_vect[i] = HAL_get_8bit_reg(APB_READ_TLM_0, READ_RADDR);
	 }
	 i=0;
200029ca:	f04f 0300 	mov.w	r3, #0
200029ce:	73fb      	strb	r3, [r7, #15]
	 for(;i<32;i++){
200029d0:	e00f      	b.n	200029f2 <get_time_vector+0x5e>
		 time_vect[i] = HAL_get_8bit_reg(APB_READ_TLM_0, READ_RADDR);
200029d2:	7bfa      	ldrb	r2, [r7, #15]
200029d4:	687b      	ldr	r3, [r7, #4]
200029d6:	eb02 0403 	add.w	r4, r2, r3
200029da:	f24c 000c 	movw	r0, #49164	; 0xc00c
200029de:	f2c5 0000 	movt	r0, #20480	; 0x5000
200029e2:	f002 fa7b 	bl	20004edc <HW_get_8bit_reg>
200029e6:	4603      	mov	r3, r0
200029e8:	7023      	strb	r3, [r4, #0]

	for(;i<32;i++){
		time_vect[i] = HAL_get_8bit_reg(APB_READ_TLM_0, READ_RADDR);
	 }
	 i=0;
	 for(;i<32;i++){
200029ea:	7bfb      	ldrb	r3, [r7, #15]
200029ec:	f103 0301 	add.w	r3, r3, #1
200029f0:	73fb      	strb	r3, [r7, #15]
200029f2:	7bfb      	ldrb	r3, [r7, #15]
200029f4:	2b1f      	cmp	r3, #31
200029f6:	d9ec      	bls.n	200029d2 <get_time_vector+0x3e>
		 time_vect[i] = HAL_get_8bit_reg(APB_READ_TLM_0, READ_RADDR);
	 }
}
200029f8:	f107 0714 	add.w	r7, r7, #20
200029fc:	46bd      	mov	sp, r7
200029fe:	bd90      	pop	{r4, r7, pc}

20002a00 <init_RS485_Controller>:


uint16_t init_RS485_Controller(){
20002a00:	b580      	push	{r7, lr}
20002a02:	b082      	sub	sp, #8
20002a04:	af00      	add	r7, sp, #0
    MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_OUTPUT_MODE);
20002a06:	f04f 0000 	mov.w	r0, #0
20002a0a:	f04f 0105 	mov.w	r1, #5
20002a0e:	f005 fbbb 	bl	20008188 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_0, 1);
20002a12:	f04f 0000 	mov.w	r0, #0
20002a16:	f04f 0101 	mov.w	r1, #1
20002a1a:	f005 fbd3 	bl	200081c4 <MSS_GPIO_set_output>

    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_INPUT_MODE | MSS_GPIO_IRQ_EDGE_BOTH);
20002a1e:	f04f 0001 	mov.w	r0, #1
20002a22:	f04f 0182 	mov.w	r1, #130	; 0x82
20002a26:	f005 fbaf 	bl	20008188 <MSS_GPIO_config>
    MSS_GPIO_enable_irq(MSS_GPIO_1);
20002a2a:	f04f 0001 	mov.w	r0, #1
20002a2e:	f005 fc01 	bl	20008234 <MSS_GPIO_enable_irq>
    NVIC_EnableIRQ(GPIO1_IRQn);
20002a32:	f04f 0033 	mov.w	r0, #51	; 0x33
20002a36:	f7ff fea5 	bl	20002784 <NVIC_EnableIRQ>
    NVIC_SetPriority(GPIO1_IRQn, 255);
20002a3a:	f04f 0033 	mov.w	r0, #51	; 0x33
20002a3e:	f04f 01ff 	mov.w	r1, #255	; 0xff
20002a42:	f7ff febb 	bl	200027bc <NVIC_SetPriority>

    MSS_GPIO_config(MSS_GPIO_3, MSS_GPIO_INPUT_MODE | MSS_GPIO_IRQ_EDGE_NEGATIVE);
20002a46:	f04f 0003 	mov.w	r0, #3
20002a4a:	f04f 0162 	mov.w	r1, #98	; 0x62
20002a4e:	f005 fb9b 	bl	20008188 <MSS_GPIO_config>
	MSS_GPIO_enable_irq(MSS_GPIO_3);
20002a52:	f04f 0003 	mov.w	r0, #3
20002a56:	f005 fbed 	bl	20008234 <MSS_GPIO_enable_irq>
	NVIC_EnableIRQ(GPIO3_IRQn);
20002a5a:	f04f 0035 	mov.w	r0, #53	; 0x35
20002a5e:	f7ff fe91 	bl	20002784 <NVIC_EnableIRQ>
	NVIC_SetPriority(GPIO3_IRQn, 255);
20002a62:	f04f 0035 	mov.w	r0, #53	; 0x35
20002a66:	f04f 01ff 	mov.w	r1, #255	; 0xff
20002a6a:	f7ff fea7 	bl	200027bc <NVIC_SetPriority>
    uint16_t buf[1];
    uint16_t waddr, i;
    buf[0] = 0;
20002a6e:	f04f 0300 	mov.w	r3, #0
20002a72:	803b      	strh	r3, [r7, #0]
    i = 0;
20002a74:	f04f 0300 	mov.w	r3, #0
20002a78:	80fb      	strh	r3, [r7, #6]

//    HAL_get_8bit_reg(APB_READ_CMD_0, READ_CONST);

	HAL_set_8bit_reg(APB_READ_CMD_0, WRITE_PAY_ID, (uint_fast8_t) PAY_ID);
20002a7a:	f24b 0010 	movw	r0, #45072	; 0xb010
20002a7e:	f2c5 0000 	movt	r0, #20480	; 0x5000
20002a82:	f04f 0101 	mov.w	r1, #1
20002a86:	f002 fa27 	bl	20004ed8 <HW_set_8bit_reg>

    HAL_set_8bit_reg(RS_485_Controller_0, WRITE_SLAVE_ADDR, (uint_fast8_t) SLAVE_ADDR);
20002a8a:	f245 0014 	movw	r0, #20500	; 0x5014
20002a8e:	f2c5 0000 	movt	r0, #20480	; 0x5000
20002a92:	f04f 0101 	mov.w	r1, #1
20002a96:	f002 fa1f 	bl	20004ed8 <HW_set_8bit_reg>

    HAL_set_8bit_reg(RS_485_Controller_0, WRITE_CLKS_PER_BIT, (uint_fast8_t) CLKS_PER_BIT);
20002a9a:	f245 0018 	movw	r0, #20504	; 0x5018
20002a9e:	f2c5 0000 	movt	r0, #20480	; 0x5000
20002aa2:	f04f 010f 	mov.w	r1, #15
20002aa6:	f002 fa17 	bl	20004ed8 <HW_set_8bit_reg>

    waddr = HAL_get_16bit_reg(RS_485_Controller_0, READ_WADDR);
20002aaa:	f245 0010 	movw	r0, #20496	; 0x5010
20002aae:	f2c5 0000 	movt	r0, #20480	; 0x5000
20002ab2:	f002 f9fb 	bl	20004eac <HW_get_16bit_reg>
20002ab6:	4603      	mov	r3, r0
20002ab8:	80bb      	strh	r3, [r7, #4]
//        HAL_set_16bit_reg(RS_485_Controller_0, WRITE_SRAM, (uint_fast16_t) buf[0]);
//    }

	//Reading Dummy Variables to increment the Read_Addr

	buf[0] = HAL_get_8bit_reg(APB_READ_CMD_0, READ_RADDR);
20002aba:	f24b 000c 	movw	r0, #45068	; 0xb00c
20002abe:	f2c5 0000 	movt	r0, #20480	; 0x5000
20002ac2:	f002 fa0b 	bl	20004edc <HW_get_8bit_reg>
20002ac6:	4603      	mov	r3, r0
20002ac8:	803b      	strh	r3, [r7, #0]
	buf[0] = HAL_get_8bit_reg(APB_READ_TLM_0, READ_RADDR);
20002aca:	f24c 000c 	movw	r0, #49164	; 0xc00c
20002ace:	f2c5 0000 	movt	r0, #20480	; 0x5000
20002ad2:	f002 fa03 	bl	20004edc <HW_get_8bit_reg>
20002ad6:	4603      	mov	r3, r0
20002ad8:	803b      	strh	r3, [r7, #0]

    return waddr;
20002ada:	88bb      	ldrh	r3, [r7, #4]
}
20002adc:	4618      	mov	r0, r3
20002ade:	f107 0708 	add.w	r7, r7, #8
20002ae2:	46bd      	mov	sp, r7
20002ae4:	bd80      	pop	{r7, pc}
20002ae6:	bf00      	nop

20002ae8 <vc_write>:
uint8_t config_reg;
i2c_status_t status;
uint8_t read[2];
uint16_t bvol;

uint8_t vc_write(uint8_t addr, uint8_t *tx, uint8_t tx_size) {
20002ae8:	b580      	push	{r7, lr}
20002aea:	b086      	sub	sp, #24
20002aec:	af02      	add	r7, sp, #8
20002aee:	60b9      	str	r1, [r7, #8]
20002af0:	4613      	mov	r3, r2
20002af2:	4602      	mov	r2, r0
20002af4:	73fa      	strb	r2, [r7, #15]
20002af6:	71fb      	strb	r3, [r7, #7]
     count = 0;
20002af8:	f24c 03ac 	movw	r3, #49324	; 0xc0ac
20002afc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b00:	f04f 0200 	mov.w	r2, #0
20002b04:	701a      	strb	r2, [r3, #0]
    while(count < 10) {
20002b06:	e032      	b.n	20002b6e <vc_write+0x86>
        I2C_write(VC_SENSOR_I2C,addr,tx,tx_size,I2C_RELEASE_BUS);
20002b08:	79fb      	ldrb	r3, [r7, #7]
20002b0a:	7bfa      	ldrb	r2, [r7, #15]
20002b0c:	f04f 0100 	mov.w	r1, #0
20002b10:	9100      	str	r1, [sp, #0]
20002b12:	f24b 0094 	movw	r0, #45204	; 0xb094
20002b16:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002b1a:	4611      	mov	r1, r2
20002b1c:	68ba      	ldr	r2, [r7, #8]
20002b1e:	f006 f89b 	bl	20008c58 <I2C_write>
        status = I2C_wait_complete(VC_SENSOR_I2C,I2C_NO_TIMEOUT);
20002b22:	f24b 0094 	movw	r0, #45204	; 0xb094
20002b26:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002b2a:	f04f 0100 	mov.w	r1, #0
20002b2e:	f006 fa0f 	bl	20008f50 <I2C_wait_complete>
20002b32:	4603      	mov	r3, r0
20002b34:	461a      	mov	r2, r3
20002b36:	f64b 53d8 	movw	r3, #48600	; 0xbdd8
20002b3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b3e:	701a      	strb	r2, [r3, #0]
        if(status == I2C_SUCCESS) {
20002b40:	f64b 53d8 	movw	r3, #48600	; 0xbdd8
20002b44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b48:	781b      	ldrb	r3, [r3, #0]
20002b4a:	2b00      	cmp	r3, #0
20002b4c:	d102      	bne.n	20002b54 <vc_write+0x6c>
            return 0;
20002b4e:	f04f 0300 	mov.w	r3, #0
20002b52:	e018      	b.n	20002b86 <vc_write+0x9e>
        }
        count++;
20002b54:	f24c 03ac 	movw	r3, #49324	; 0xc0ac
20002b58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b5c:	781b      	ldrb	r3, [r3, #0]
20002b5e:	f103 0301 	add.w	r3, r3, #1
20002b62:	b2da      	uxtb	r2, r3
20002b64:	f24c 03ac 	movw	r3, #49324	; 0xc0ac
20002b68:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b6c:	701a      	strb	r2, [r3, #0]
uint8_t read[2];
uint16_t bvol;

uint8_t vc_write(uint8_t addr, uint8_t *tx, uint8_t tx_size) {
     count = 0;
    while(count < 10) {
20002b6e:	f24c 03ac 	movw	r3, #49324	; 0xc0ac
20002b72:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b76:	781b      	ldrb	r3, [r3, #0]
20002b78:	2b09      	cmp	r3, #9
20002b7a:	d9c5      	bls.n	20002b08 <vc_write+0x20>
        if(status == I2C_SUCCESS) {
            return 0;
        }
        count++;
    }
    return count;
20002b7c:	f24c 03ac 	movw	r3, #49324	; 0xc0ac
20002b80:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b84:	781b      	ldrb	r3, [r3, #0]

}
20002b86:	4618      	mov	r0, r3
20002b88:	f107 0710 	add.w	r7, r7, #16
20002b8c:	46bd      	mov	sp, r7
20002b8e:	bd80      	pop	{r7, pc}

20002b90 <vc_read>:

uint8_t vc_read(uint8_t addr, uint8_t *rx, uint8_t rx_size) {
20002b90:	b580      	push	{r7, lr}
20002b92:	b086      	sub	sp, #24
20002b94:	af02      	add	r7, sp, #8
20002b96:	60b9      	str	r1, [r7, #8]
20002b98:	4613      	mov	r3, r2
20002b9a:	4602      	mov	r2, r0
20002b9c:	73fa      	strb	r2, [r7, #15]
20002b9e:	71fb      	strb	r3, [r7, #7]
    count = 0;
20002ba0:	f24c 03ac 	movw	r3, #49324	; 0xc0ac
20002ba4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ba8:	f04f 0200 	mov.w	r2, #0
20002bac:	701a      	strb	r2, [r3, #0]
    while(count < 10) {
20002bae:	e032      	b.n	20002c16 <vc_read+0x86>
        I2C_read(VC_SENSOR_I2C,addr,rx,rx_size,I2C_RELEASE_BUS);
20002bb0:	79fb      	ldrb	r3, [r7, #7]
20002bb2:	7bfa      	ldrb	r2, [r7, #15]
20002bb4:	f04f 0100 	mov.w	r1, #0
20002bb8:	9100      	str	r1, [sp, #0]
20002bba:	f24b 0094 	movw	r0, #45204	; 0xb094
20002bbe:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002bc2:	4611      	mov	r1, r2
20002bc4:	68ba      	ldr	r2, [r7, #8]
20002bc6:	f006 f8b9 	bl	20008d3c <I2C_read>
        status = I2C_wait_complete(VC_SENSOR_I2C,I2C_NO_TIMEOUT);
20002bca:	f24b 0094 	movw	r0, #45204	; 0xb094
20002bce:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002bd2:	f04f 0100 	mov.w	r1, #0
20002bd6:	f006 f9bb 	bl	20008f50 <I2C_wait_complete>
20002bda:	4603      	mov	r3, r0
20002bdc:	461a      	mov	r2, r3
20002bde:	f64b 53d8 	movw	r3, #48600	; 0xbdd8
20002be2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002be6:	701a      	strb	r2, [r3, #0]
        if(status == I2C_SUCCESS) {
20002be8:	f64b 53d8 	movw	r3, #48600	; 0xbdd8
20002bec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002bf0:	781b      	ldrb	r3, [r3, #0]
20002bf2:	2b00      	cmp	r3, #0
20002bf4:	d102      	bne.n	20002bfc <vc_read+0x6c>
            return 0;
20002bf6:	f04f 0300 	mov.w	r3, #0
20002bfa:	e018      	b.n	20002c2e <vc_read+0x9e>
        }
        count++;
20002bfc:	f24c 03ac 	movw	r3, #49324	; 0xc0ac
20002c00:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c04:	781b      	ldrb	r3, [r3, #0]
20002c06:	f103 0301 	add.w	r3, r3, #1
20002c0a:	b2da      	uxtb	r2, r3
20002c0c:	f24c 03ac 	movw	r3, #49324	; 0xc0ac
20002c10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c14:	701a      	strb	r2, [r3, #0]

}

uint8_t vc_read(uint8_t addr, uint8_t *rx, uint8_t rx_size) {
    count = 0;
    while(count < 10) {
20002c16:	f24c 03ac 	movw	r3, #49324	; 0xc0ac
20002c1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c1e:	781b      	ldrb	r3, [r3, #0]
20002c20:	2b09      	cmp	r3, #9
20002c22:	d9c5      	bls.n	20002bb0 <vc_read+0x20>
        if(status == I2C_SUCCESS) {
            return 0;
        }
        count++;
    }
    return count;
20002c24:	f24c 03ac 	movw	r3, #49324	; 0xc0ac
20002c28:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c2c:	781b      	ldrb	r3, [r3, #0]

}
20002c2e:	4618      	mov	r0, r3
20002c30:	f107 0710 	add.w	r7, r7, #16
20002c34:	46bd      	mov	sp, r7
20002c36:	bd80      	pop	{r7, pc}

20002c38 <vc_read_reg>:

uint8_t vc_read_reg(uint8_t vc_addr, uint8_t reg_addr,uint8_t *rx) {
20002c38:	b580      	push	{r7, lr}
20002c3a:	b082      	sub	sp, #8
20002c3c:	af00      	add	r7, sp, #0
20002c3e:	460b      	mov	r3, r1
20002c40:	603a      	str	r2, [r7, #0]
20002c42:	4602      	mov	r2, r0
20002c44:	71fa      	strb	r2, [r7, #7]
20002c46:	71bb      	strb	r3, [r7, #6]
    if((vc_write(vc_addr,&reg_addr,sizeof(reg_addr))) >= 10) {
20002c48:	79fa      	ldrb	r2, [r7, #7]
20002c4a:	f107 0306 	add.w	r3, r7, #6
20002c4e:	4610      	mov	r0, r2
20002c50:	4619      	mov	r1, r3
20002c52:	f04f 0201 	mov.w	r2, #1
20002c56:	f7ff ff47 	bl	20002ae8 <vc_write>
20002c5a:	4603      	mov	r3, r0
20002c5c:	2b09      	cmp	r3, #9
20002c5e:	d902      	bls.n	20002c66 <vc_read_reg+0x2e>
        return 1;
20002c60:	f04f 0301 	mov.w	r3, #1
20002c64:	e00e      	b.n	20002c84 <vc_read_reg+0x4c>
    }
    if((vc_read(vc_addr,(uint8_t*)rx,2)) >= 10) {
20002c66:	79fb      	ldrb	r3, [r7, #7]
20002c68:	4618      	mov	r0, r3
20002c6a:	6839      	ldr	r1, [r7, #0]
20002c6c:	f04f 0202 	mov.w	r2, #2
20002c70:	f7ff ff8e 	bl	20002b90 <vc_read>
20002c74:	4603      	mov	r3, r0
20002c76:	2b09      	cmp	r3, #9
20002c78:	d902      	bls.n	20002c80 <vc_read_reg+0x48>
        return 1;
20002c7a:	f04f 0301 	mov.w	r3, #1
20002c7e:	e001      	b.n	20002c84 <vc_read_reg+0x4c>
    }

    return 0;
20002c80:	f04f 0300 	mov.w	r3, #0
}
20002c84:	4618      	mov	r0, r3
20002c86:	f107 0708 	add.w	r7, r7, #8
20002c8a:	46bd      	mov	sp, r7
20002c8c:	bd80      	pop	{r7, pc}
20002c8e:	bf00      	nop

20002c90 <read_bus_voltage>:
    }

    return 0;
}

uint16_t read_bus_voltage(uint8_t addr, uint8_t chx,uint8_t *flag) {
20002c90:	b580      	push	{r7, lr}
20002c92:	b082      	sub	sp, #8
20002c94:	af00      	add	r7, sp, #0
20002c96:	460b      	mov	r3, r1
20002c98:	603a      	str	r2, [r7, #0]
20002c9a:	4602      	mov	r2, r0
20002c9c:	71fa      	strb	r2, [r7, #7]
20002c9e:	71bb      	strb	r3, [r7, #6]
    read[0] = 0;
20002ca0:	f24c 03a8 	movw	r3, #49320	; 0xc0a8
20002ca4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ca8:	f04f 0200 	mov.w	r2, #0
20002cac:	701a      	strb	r2, [r3, #0]
    read[1] = 0;
20002cae:	f24c 03a8 	movw	r3, #49320	; 0xc0a8
20002cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002cb6:	f04f 0200 	mov.w	r2, #0
20002cba:	705a      	strb	r2, [r3, #1]
    bvol = 0;
20002cbc:	f24c 03aa 	movw	r3, #49322	; 0xc0aa
20002cc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002cc4:	f04f 0200 	mov.w	r2, #0
20002cc8:	801a      	strh	r2, [r3, #0]
    if(vc_read_reg(addr,VC_BUSV_CHx(chx),read) == 0) {
20002cca:	79bb      	ldrb	r3, [r7, #6]
20002ccc:	ea4f 0343 	mov.w	r3, r3, lsl #1
20002cd0:	b2db      	uxtb	r3, r3
20002cd2:	79fa      	ldrb	r2, [r7, #7]
20002cd4:	4610      	mov	r0, r2
20002cd6:	4619      	mov	r1, r3
20002cd8:	f24c 02a8 	movw	r2, #49320	; 0xc0a8
20002cdc:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002ce0:	f7ff ffaa 	bl	20002c38 <vc_read_reg>
20002ce4:	4603      	mov	r3, r0
20002ce6:	2b00      	cmp	r3, #0
20002ce8:	d11a      	bne.n	20002d20 <read_bus_voltage+0x90>
        bvol = read[0]<<8 | read[1];
20002cea:	f24c 03a8 	movw	r3, #49320	; 0xc0a8
20002cee:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002cf2:	781b      	ldrb	r3, [r3, #0]
20002cf4:	ea4f 2303 	mov.w	r3, r3, lsl #8
20002cf8:	b29a      	uxth	r2, r3
20002cfa:	f24c 03a8 	movw	r3, #49320	; 0xc0a8
20002cfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d02:	785b      	ldrb	r3, [r3, #1]
20002d04:	ea42 0303 	orr.w	r3, r2, r3
20002d08:	b29b      	uxth	r3, r3
20002d0a:	b29a      	uxth	r2, r3
20002d0c:	f24c 03aa 	movw	r3, #49322	; 0xc0aa
20002d10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d14:	801a      	strh	r2, [r3, #0]
        *flag = 0;
20002d16:	683b      	ldr	r3, [r7, #0]
20002d18:	f04f 0200 	mov.w	r2, #0
20002d1c:	701a      	strb	r2, [r3, #0]
20002d1e:	e00a      	b.n	20002d36 <read_bus_voltage+0xa6>

    } else {
        *flag = 1;
20002d20:	683b      	ldr	r3, [r7, #0]
20002d22:	f04f 0201 	mov.w	r2, #1
20002d26:	701a      	strb	r2, [r3, #0]
        bvol = 0;
20002d28:	f24c 03aa 	movw	r3, #49322	; 0xc0aa
20002d2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d30:	f04f 0200 	mov.w	r2, #0
20002d34:	801a      	strh	r2, [r3, #0]
    }
    return bvol;
20002d36:	f24c 03aa 	movw	r3, #49322	; 0xc0aa
20002d3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d3e:	881b      	ldrh	r3, [r3, #0]
}
20002d40:	4618      	mov	r0, r3
20002d42:	f107 0708 	add.w	r7, r7, #8
20002d46:	46bd      	mov	sp, r7
20002d48:	bd80      	pop	{r7, pc}
20002d4a:	bf00      	nop

20002d4c <read_shunt_voltage>:

uint16_t read_shunt_voltage(uint8_t addr, uint8_t chx,uint8_t *flag) {
20002d4c:	b580      	push	{r7, lr}
20002d4e:	b082      	sub	sp, #8
20002d50:	af00      	add	r7, sp, #0
20002d52:	460b      	mov	r3, r1
20002d54:	603a      	str	r2, [r7, #0]
20002d56:	4602      	mov	r2, r0
20002d58:	71fa      	strb	r2, [r7, #7]
20002d5a:	71bb      	strb	r3, [r7, #6]
    read[0] = 0;
20002d5c:	f24c 03a8 	movw	r3, #49320	; 0xc0a8
20002d60:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d64:	f04f 0200 	mov.w	r2, #0
20002d68:	701a      	strb	r2, [r3, #0]
    read[1] = 0;
20002d6a:	f24c 03a8 	movw	r3, #49320	; 0xc0a8
20002d6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d72:	f04f 0200 	mov.w	r2, #0
20002d76:	705a      	strb	r2, [r3, #1]
    bvol = 0;
20002d78:	f24c 03aa 	movw	r3, #49322	; 0xc0aa
20002d7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d80:	f04f 0200 	mov.w	r2, #0
20002d84:	801a      	strh	r2, [r3, #0]
    if(vc_read_reg(addr,VC_SHUNTV_CHx(chx),read) == 0) {
20002d86:	79bb      	ldrb	r3, [r7, #6]
20002d88:	ea4f 0343 	mov.w	r3, r3, lsl #1
20002d8c:	b2db      	uxtb	r3, r3
20002d8e:	f103 33ff 	add.w	r3, r3, #4294967295
20002d92:	b2db      	uxtb	r3, r3
20002d94:	79fa      	ldrb	r2, [r7, #7]
20002d96:	4610      	mov	r0, r2
20002d98:	4619      	mov	r1, r3
20002d9a:	f24c 02a8 	movw	r2, #49320	; 0xc0a8
20002d9e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002da2:	f7ff ff49 	bl	20002c38 <vc_read_reg>
20002da6:	4603      	mov	r3, r0
20002da8:	2b00      	cmp	r3, #0
20002daa:	d11a      	bne.n	20002de2 <read_shunt_voltage+0x96>
        bvol = read[0]<<8 | read[1];
20002dac:	f24c 03a8 	movw	r3, #49320	; 0xc0a8
20002db0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002db4:	781b      	ldrb	r3, [r3, #0]
20002db6:	ea4f 2303 	mov.w	r3, r3, lsl #8
20002dba:	b29a      	uxth	r2, r3
20002dbc:	f24c 03a8 	movw	r3, #49320	; 0xc0a8
20002dc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002dc4:	785b      	ldrb	r3, [r3, #1]
20002dc6:	ea42 0303 	orr.w	r3, r2, r3
20002dca:	b29b      	uxth	r3, r3
20002dcc:	b29a      	uxth	r2, r3
20002dce:	f24c 03aa 	movw	r3, #49322	; 0xc0aa
20002dd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002dd6:	801a      	strh	r2, [r3, #0]
        *flag = 0;
20002dd8:	683b      	ldr	r3, [r7, #0]
20002dda:	f04f 0200 	mov.w	r2, #0
20002dde:	701a      	strb	r2, [r3, #0]
20002de0:	e00a      	b.n	20002df8 <read_shunt_voltage+0xac>
    } else {
        *flag = 1;
20002de2:	683b      	ldr	r3, [r7, #0]
20002de4:	f04f 0201 	mov.w	r2, #1
20002de8:	701a      	strb	r2, [r3, #0]
        bvol = 0;
20002dea:	f24c 03aa 	movw	r3, #49322	; 0xc0aa
20002dee:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002df2:	f04f 0200 	mov.w	r2, #0
20002df6:	801a      	strh	r2, [r3, #0]
    }
    return bvol;
20002df8:	f24c 03aa 	movw	r3, #49322	; 0xc0aa
20002dfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e00:	881b      	ldrh	r3, [r3, #0]
}
20002e02:	4618      	mov	r0, r3
20002e04:	f107 0708 	add.w	r7, r7, #8
20002e08:	46bd      	mov	sp, r7
20002e0a:	bd80      	pop	{r7, pc}

20002e0c <ADC_Init>:
 *      Author: S-SPACE
 */

#include "ADC.h"

uint8_t ADC_Init(i2c_instance_t *i2c_chx,uint8_t address){
20002e0c:	b580      	push	{r7, lr}
20002e0e:	b088      	sub	sp, #32
20002e10:	af02      	add	r7, sp, #8
20002e12:	6078      	str	r0, [r7, #4]
20002e14:	460b      	mov	r3, r1
20002e16:	70fb      	strb	r3, [r7, #3]
    i2c_status_t status;
    uint8_t channel = 0;
20002e18:	f04f 0300 	mov.w	r3, #0
20002e1c:	75bb      	strb	r3, [r7, #22]
    uint8_t return_value = 0;
20002e1e:	f04f 0300 	mov.w	r3, #0
20002e22:	75fb      	strb	r3, [r7, #23]
    //Write max and min values to DATA HIGH and DATA LOW registers respectively for all channels
    uint8_t DATA_HIGH[] = {DATA_HIGH_REG(0),DATAHIGH_MAX_H,DATAHIGH_MAX_L};
20002e24:	f64a 3268 	movw	r2, #43880	; 0xab68
20002e28:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002e2c:	f107 0310 	add.w	r3, r7, #16
20002e30:	6812      	ldr	r2, [r2, #0]
20002e32:	4611      	mov	r1, r2
20002e34:	8019      	strh	r1, [r3, #0]
20002e36:	f103 0302 	add.w	r3, r3, #2
20002e3a:	ea4f 4212 	mov.w	r2, r2, lsr #16
20002e3e:	701a      	strb	r2, [r3, #0]
    uint8_t DATA_LOW[] = {DATA_LOW_REG(0),DATA_LOW_MIN_H,DATA_LOW_MIN_L};
20002e40:	f04f 0304 	mov.w	r3, #4
20002e44:	733b      	strb	r3, [r7, #12]
20002e46:	f04f 0300 	mov.w	r3, #0
20002e4a:	737b      	strb	r3, [r7, #13]
20002e4c:	f04f 0300 	mov.w	r3, #0
20002e50:	73bb      	strb	r3, [r7, #14]
    for(;channel <= 3;channel++) {
20002e52:	e049      	b.n	20002ee8 <ADC_Init+0xdc>
        DATA_HIGH[0] = DATA_HIGH_REG(channel);
20002e54:	7dbb      	ldrb	r3, [r7, #22]
20002e56:	461a      	mov	r2, r3
20002e58:	ea4f 0242 	mov.w	r2, r2, lsl #1
20002e5c:	4413      	add	r3, r2
20002e5e:	b2db      	uxtb	r3, r3
20002e60:	f103 0305 	add.w	r3, r3, #5
20002e64:	b2db      	uxtb	r3, r3
20002e66:	743b      	strb	r3, [r7, #16]
        DATA_LOW[0] = DATA_LOW_REG(channel);
20002e68:	7dbb      	ldrb	r3, [r7, #22]
20002e6a:	461a      	mov	r2, r3
20002e6c:	ea4f 0242 	mov.w	r2, r2, lsl #1
20002e70:	4413      	add	r3, r2
20002e72:	b2db      	uxtb	r3, r3
20002e74:	f103 0304 	add.w	r3, r3, #4
20002e78:	b2db      	uxtb	r3, r3
20002e7a:	733b      	strb	r3, [r7, #12]
        I2C_write(i2c_chx,address,DATA_HIGH,3,I2C_RELEASE_BUS);
20002e7c:	78fa      	ldrb	r2, [r7, #3]
20002e7e:	f107 0310 	add.w	r3, r7, #16
20002e82:	f04f 0100 	mov.w	r1, #0
20002e86:	9100      	str	r1, [sp, #0]
20002e88:	6878      	ldr	r0, [r7, #4]
20002e8a:	4611      	mov	r1, r2
20002e8c:	461a      	mov	r2, r3
20002e8e:	f04f 0303 	mov.w	r3, #3
20002e92:	f005 fee1 	bl	20008c58 <I2C_write>
        status = I2C_wait_complete(i2c_chx, I2C_NO_TIMEOUT);
20002e96:	6878      	ldr	r0, [r7, #4]
20002e98:	f04f 0100 	mov.w	r1, #0
20002e9c:	f006 f858 	bl	20008f50 <I2C_wait_complete>
20002ea0:	4603      	mov	r3, r0
20002ea2:	757b      	strb	r3, [r7, #21]
        I2C_write(i2c_chx,address,DATA_LOW,3,I2C_RELEASE_BUS);
20002ea4:	78fa      	ldrb	r2, [r7, #3]
20002ea6:	f107 030c 	add.w	r3, r7, #12
20002eaa:	f04f 0100 	mov.w	r1, #0
20002eae:	9100      	str	r1, [sp, #0]
20002eb0:	6878      	ldr	r0, [r7, #4]
20002eb2:	4611      	mov	r1, r2
20002eb4:	461a      	mov	r2, r3
20002eb6:	f04f 0303 	mov.w	r3, #3
20002eba:	f005 fecd 	bl	20008c58 <I2C_write>
        status = I2C_wait_complete(i2c_chx, I2C_NO_TIMEOUT);
20002ebe:	6878      	ldr	r0, [r7, #4]
20002ec0:	f04f 0100 	mov.w	r1, #0
20002ec4:	f006 f844 	bl	20008f50 <I2C_wait_complete>
20002ec8:	4603      	mov	r3, r0
20002eca:	757b      	strb	r3, [r7, #21]
        return_value |= (status << channel);
20002ecc:	7d7a      	ldrb	r2, [r7, #21]
20002ece:	7dbb      	ldrb	r3, [r7, #22]
20002ed0:	fa02 f303 	lsl.w	r3, r2, r3
20002ed4:	b2da      	uxtb	r2, r3
20002ed6:	7dfb      	ldrb	r3, [r7, #23]
20002ed8:	ea42 0303 	orr.w	r3, r2, r3
20002edc:	b2db      	uxtb	r3, r3
20002ede:	75fb      	strb	r3, [r7, #23]
    uint8_t channel = 0;
    uint8_t return_value = 0;
    //Write max and min values to DATA HIGH and DATA LOW registers respectively for all channels
    uint8_t DATA_HIGH[] = {DATA_HIGH_REG(0),DATAHIGH_MAX_H,DATAHIGH_MAX_L};
    uint8_t DATA_LOW[] = {DATA_LOW_REG(0),DATA_LOW_MIN_H,DATA_LOW_MIN_L};
    for(;channel <= 3;channel++) {
20002ee0:	7dbb      	ldrb	r3, [r7, #22]
20002ee2:	f103 0301 	add.w	r3, r3, #1
20002ee6:	75bb      	strb	r3, [r7, #22]
20002ee8:	7dbb      	ldrb	r3, [r7, #22]
20002eea:	2b03      	cmp	r3, #3
20002eec:	d9b2      	bls.n	20002e54 <ADC_Init+0x48>
        I2C_write(i2c_chx,address,DATA_LOW,3,I2C_RELEASE_BUS);
        status = I2C_wait_complete(i2c_chx, I2C_NO_TIMEOUT);
        return_value |= (status << channel);
    }

    return return_value;
20002eee:	7dfb      	ldrb	r3, [r7, #23]
}
20002ef0:	4618      	mov	r0, r3
20002ef2:	f107 0718 	add.w	r7, r7, #24
20002ef6:	46bd      	mov	sp, r7
20002ef8:	bd80      	pop	{r7, pc}
20002efa:	bf00      	nop

20002efc <get_ADC_value>:

uint16_t get_ADC_value(i2c_instance_t *i2c_chx,uint8_t address,uint8_t chx,uint8_t *flag) {
20002efc:	b580      	push	{r7, lr}
20002efe:	b08c      	sub	sp, #48	; 0x30
20002f00:	af04      	add	r7, sp, #16
20002f02:	60f8      	str	r0, [r7, #12]
20002f04:	607b      	str	r3, [r7, #4]
20002f06:	460b      	mov	r3, r1
20002f08:	72fb      	strb	r3, [r7, #11]
20002f0a:	4613      	mov	r3, r2
20002f0c:	72bb      	strb	r3, [r7, #10]
    uint8_t adc_read_value[2];
    uint8_t ch_read[] = {chx};
20002f0e:	7abb      	ldrb	r3, [r7, #10]
20002f10:	753b      	strb	r3, [r7, #20]
    ch_read[0] |= 0x8;
20002f12:	7d3b      	ldrb	r3, [r7, #20]
20002f14:	f043 0308 	orr.w	r3, r3, #8
20002f18:	b2db      	uxtb	r3, r3
20002f1a:	753b      	strb	r3, [r7, #20]
    ch_read[0] = ch_read[0] << 4;
20002f1c:	7d3b      	ldrb	r3, [r7, #20]
20002f1e:	ea4f 1303 	mov.w	r3, r3, lsl #4
20002f22:	b2db      	uxtb	r3, r3
20002f24:	753b      	strb	r3, [r7, #20]
    uint8_t status;
    uint16_t voltage;
    I2C_write_read(i2c_chx,address,ch_read,1,adc_read_value,2,I2C_RELEASE_BUS);
20002f26:	7afa      	ldrb	r2, [r7, #11]
20002f28:	f107 0314 	add.w	r3, r7, #20
20002f2c:	f107 0118 	add.w	r1, r7, #24
20002f30:	9100      	str	r1, [sp, #0]
20002f32:	f04f 0102 	mov.w	r1, #2
20002f36:	9101      	str	r1, [sp, #4]
20002f38:	f04f 0100 	mov.w	r1, #0
20002f3c:	9102      	str	r1, [sp, #8]
20002f3e:	68f8      	ldr	r0, [r7, #12]
20002f40:	4611      	mov	r1, r2
20002f42:	461a      	mov	r2, r3
20002f44:	f04f 0301 	mov.w	r3, #1
20002f48:	f005 ff6a 	bl	20008e20 <I2C_write_read>
    status = I2C_wait_complete(i2c_chx, I2C_NO_TIMEOUT);
20002f4c:	68f8      	ldr	r0, [r7, #12]
20002f4e:	f04f 0100 	mov.w	r1, #0
20002f52:	f005 fffd 	bl	20008f50 <I2C_wait_complete>
20002f56:	4603      	mov	r3, r0
20002f58:	777b      	strb	r3, [r7, #29]
    if(status != 0) {
20002f5a:	7f7b      	ldrb	r3, [r7, #29]
20002f5c:	2b00      	cmp	r3, #0
20002f5e:	d004      	beq.n	20002f6a <get_ADC_value+0x6e>
        *flag = 1;
20002f60:	687b      	ldr	r3, [r7, #4]
20002f62:	f04f 0201 	mov.w	r2, #1
20002f66:	701a      	strb	r2, [r3, #0]
20002f68:	e012      	b.n	20002f90 <get_ADC_value+0x94>
    } else {
        voltage = (adc_read_value[0] << 8 ) | adc_read_value[1];
20002f6a:	7e3b      	ldrb	r3, [r7, #24]
20002f6c:	ea4f 2303 	mov.w	r3, r3, lsl #8
20002f70:	b29a      	uxth	r2, r3
20002f72:	7e7b      	ldrb	r3, [r7, #25]
20002f74:	ea42 0303 	orr.w	r3, r2, r3
20002f78:	b29b      	uxth	r3, r3
20002f7a:	83fb      	strh	r3, [r7, #30]
        voltage &= 0x0FFF;
20002f7c:	8bfb      	ldrh	r3, [r7, #30]
20002f7e:	ea4f 5303 	mov.w	r3, r3, lsl #20
20002f82:	ea4f 5313 	mov.w	r3, r3, lsr #20
20002f86:	83fb      	strh	r3, [r7, #30]
        *flag = 0;
20002f88:	687b      	ldr	r3, [r7, #4]
20002f8a:	f04f 0200 	mov.w	r2, #0
20002f8e:	701a      	strb	r2, [r3, #0]
    }
    return voltage;
20002f90:	8bfb      	ldrh	r3, [r7, #30]
}
20002f92:	4618      	mov	r0, r3
20002f94:	f107 0720 	add.w	r7, r7, #32
20002f98:	46bd      	mov	sp, r7
20002f9a:	bd80      	pop	{r7, pc}

20002f9c <get_IMU_acc>:
#include <stdio.h>

#include <core_i2c.h>
#include "IMU.h"

uint8_t get_IMU_acc(uint16_t *a_x,uint16_t *a_y,uint16_t *a_z) {
20002f9c:	b580      	push	{r7, lr}
20002f9e:	b092      	sub	sp, #72	; 0x48
20002fa0:	af04      	add	r7, sp, #16
20002fa2:	60f8      	str	r0, [r7, #12]
20002fa4:	60b9      	str	r1, [r7, #8]
20002fa6:	607a      	str	r2, [r7, #4]
    uint8_t write_CTRL_REG6_XL[2] = {0x20,0x60};
20002fa8:	f64a 3370 	movw	r3, #43888	; 0xab70
20002fac:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002fb0:	881b      	ldrh	r3, [r3, #0]
20002fb2:	86bb      	strh	r3, [r7, #52]	; 0x34
    uint8_t read_ACC_out_X_L[] = {0x28};
20002fb4:	f04f 0328 	mov.w	r3, #40	; 0x28
20002fb8:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    uint8_t read_ACC_out_Y_L[] = {0x2A};
20002fbc:	f04f 032a 	mov.w	r3, #42	; 0x2a
20002fc0:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    uint8_t read_ACC_out_Z_L[] = {0x2C};
20002fc4:	f04f 032c 	mov.w	r3, #44	; 0x2c
20002fc8:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    uint8_t read_ACC_out_X_H[] = {0x29};
20002fcc:	f04f 0329 	mov.w	r3, #41	; 0x29
20002fd0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    uint8_t read_ACC_out_Y_H[] = {0x2B};
20002fd4:	f04f 032b 	mov.w	r3, #43	; 0x2b
20002fd8:	f887 3020 	strb.w	r3, [r7, #32]
    uint8_t read_ACC_out_Z_H[] = {0x2D};
20002fdc:	f04f 032d 	mov.w	r3, #45	; 0x2d
20002fe0:	773b      	strb	r3, [r7, #28]
    uint8_t rx_buffer[1],rx_buffer_2[1];
    uint8_t result = 0,status;
20002fe2:	f04f 0300 	mov.w	r3, #0
20002fe6:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36


    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,write_CTRL_REG6_XL,2,rx_buffer,
20002fea:	f107 0334 	add.w	r3, r7, #52	; 0x34
20002fee:	f107 0218 	add.w	r2, r7, #24
20002ff2:	9200      	str	r2, [sp, #0]
20002ff4:	f04f 0201 	mov.w	r2, #1
20002ff8:	9201      	str	r2, [sp, #4]
20002ffa:	f04f 0200 	mov.w	r2, #0
20002ffe:	9202      	str	r2, [sp, #8]
20003000:	f24b 2024 	movw	r0, #45604	; 0xb224
20003004:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003008:	f04f 016a 	mov.w	r1, #106	; 0x6a
2000300c:	461a      	mov	r2, r3
2000300e:	f04f 0302 	mov.w	r3, #2
20003012:	f005 ff05 	bl	20008e20 <I2C_write_read>
                    1,I2C_RELEASE_BUS);
    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
20003016:	f24b 2024 	movw	r0, #45604	; 0xb224
2000301a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000301e:	f04f 0100 	mov.w	r1, #0
20003022:	f005 ff95 	bl	20008f50 <I2C_wait_complete>
20003026:	4603      	mov	r3, r0
20003028:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    result+=status;
2000302c:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
20003030:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
20003034:	4413      	add	r3, r2
20003036:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_Z_L,1,rx_buffer,
2000303a:	f107 0328 	add.w	r3, r7, #40	; 0x28
2000303e:	f107 0218 	add.w	r2, r7, #24
20003042:	9200      	str	r2, [sp, #0]
20003044:	f04f 0201 	mov.w	r2, #1
20003048:	9201      	str	r2, [sp, #4]
2000304a:	f04f 0200 	mov.w	r2, #0
2000304e:	9202      	str	r2, [sp, #8]
20003050:	f24b 2024 	movw	r0, #45604	; 0xb224
20003054:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003058:	f04f 016a 	mov.w	r1, #106	; 0x6a
2000305c:	461a      	mov	r2, r3
2000305e:	f04f 0301 	mov.w	r3, #1
20003062:	f005 fedd 	bl	20008e20 <I2C_write_read>
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
20003066:	f24b 2024 	movw	r0, #45604	; 0xb224
2000306a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000306e:	f04f 0100 	mov.w	r1, #0
20003072:	f005 ff6d 	bl	20008f50 <I2C_wait_complete>
20003076:	4603      	mov	r3, r0
20003078:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    result+=status;
2000307c:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
20003080:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
20003084:	4413      	add	r3, r2
20003086:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_Z_H,1,rx_buffer_2,
2000308a:	f107 031c 	add.w	r3, r7, #28
2000308e:	f107 0214 	add.w	r2, r7, #20
20003092:	9200      	str	r2, [sp, #0]
20003094:	f04f 0201 	mov.w	r2, #1
20003098:	9201      	str	r2, [sp, #4]
2000309a:	f04f 0200 	mov.w	r2, #0
2000309e:	9202      	str	r2, [sp, #8]
200030a0:	f24b 2024 	movw	r0, #45604	; 0xb224
200030a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200030a8:	f04f 016a 	mov.w	r1, #106	; 0x6a
200030ac:	461a      	mov	r2, r3
200030ae:	f04f 0301 	mov.w	r3, #1
200030b2:	f005 feb5 	bl	20008e20 <I2C_write_read>
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
200030b6:	f24b 2024 	movw	r0, #45604	; 0xb224
200030ba:	f2c2 0000 	movt	r0, #8192	; 0x2000
200030be:	f04f 0100 	mov.w	r1, #0
200030c2:	f005 ff45 	bl	20008f50 <I2C_wait_complete>
200030c6:	4603      	mov	r3, r0
200030c8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    result+=status;
200030cc:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
200030d0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
200030d4:	4413      	add	r3, r2
200030d6:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    *a_z = ((rx_buffer_2[0] << 8) | rx_buffer[0]);
200030da:	7d3b      	ldrb	r3, [r7, #20]
200030dc:	ea4f 2303 	mov.w	r3, r3, lsl #8
200030e0:	b29a      	uxth	r2, r3
200030e2:	7e3b      	ldrb	r3, [r7, #24]
200030e4:	ea42 0303 	orr.w	r3, r2, r3
200030e8:	b29b      	uxth	r3, r3
200030ea:	b29a      	uxth	r2, r3
200030ec:	687b      	ldr	r3, [r7, #4]
200030ee:	801a      	strh	r2, [r3, #0]
    if((*a_z) > 32768) {
200030f0:	687b      	ldr	r3, [r7, #4]
200030f2:	881b      	ldrh	r3, [r3, #0]
200030f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
200030f8:	d906      	bls.n	20003108 <get_IMU_acc+0x16c>
        *a_z = 65535-*a_z;
200030fa:	687b      	ldr	r3, [r7, #4]
200030fc:	881b      	ldrh	r3, [r3, #0]
200030fe:	ea6f 0303 	mvn.w	r3, r3
20003102:	b29a      	uxth	r2, r3
20003104:	687b      	ldr	r3, [r7, #4]
20003106:	801a      	strh	r2, [r3, #0]
    }

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_Y_L,1,rx_buffer,
20003108:	f107 032c 	add.w	r3, r7, #44	; 0x2c
2000310c:	f107 0218 	add.w	r2, r7, #24
20003110:	9200      	str	r2, [sp, #0]
20003112:	f04f 0201 	mov.w	r2, #1
20003116:	9201      	str	r2, [sp, #4]
20003118:	f04f 0200 	mov.w	r2, #0
2000311c:	9202      	str	r2, [sp, #8]
2000311e:	f24b 2024 	movw	r0, #45604	; 0xb224
20003122:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003126:	f04f 016a 	mov.w	r1, #106	; 0x6a
2000312a:	461a      	mov	r2, r3
2000312c:	f04f 0301 	mov.w	r3, #1
20003130:	f005 fe76 	bl	20008e20 <I2C_write_read>
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
20003134:	f24b 2024 	movw	r0, #45604	; 0xb224
20003138:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000313c:	f04f 0100 	mov.w	r1, #0
20003140:	f005 ff06 	bl	20008f50 <I2C_wait_complete>
20003144:	4603      	mov	r3, r0
20003146:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    result+=status;
2000314a:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
2000314e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
20003152:	4413      	add	r3, r2
20003154:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_Y_H,1,rx_buffer_2,
20003158:	f107 0320 	add.w	r3, r7, #32
2000315c:	f107 0214 	add.w	r2, r7, #20
20003160:	9200      	str	r2, [sp, #0]
20003162:	f04f 0201 	mov.w	r2, #1
20003166:	9201      	str	r2, [sp, #4]
20003168:	f04f 0200 	mov.w	r2, #0
2000316c:	9202      	str	r2, [sp, #8]
2000316e:	f24b 2024 	movw	r0, #45604	; 0xb224
20003172:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003176:	f04f 016a 	mov.w	r1, #106	; 0x6a
2000317a:	461a      	mov	r2, r3
2000317c:	f04f 0301 	mov.w	r3, #1
20003180:	f005 fe4e 	bl	20008e20 <I2C_write_read>
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
20003184:	f24b 2024 	movw	r0, #45604	; 0xb224
20003188:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000318c:	f04f 0100 	mov.w	r1, #0
20003190:	f005 fede 	bl	20008f50 <I2C_wait_complete>
20003194:	4603      	mov	r3, r0
20003196:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    result+=status;
2000319a:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
2000319e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
200031a2:	4413      	add	r3, r2
200031a4:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    *a_y = ((rx_buffer_2[0] << 8) | rx_buffer[0]);
200031a8:	7d3b      	ldrb	r3, [r7, #20]
200031aa:	ea4f 2303 	mov.w	r3, r3, lsl #8
200031ae:	b29a      	uxth	r2, r3
200031b0:	7e3b      	ldrb	r3, [r7, #24]
200031b2:	ea42 0303 	orr.w	r3, r2, r3
200031b6:	b29b      	uxth	r3, r3
200031b8:	b29a      	uxth	r2, r3
200031ba:	68bb      	ldr	r3, [r7, #8]
200031bc:	801a      	strh	r2, [r3, #0]
    if((*a_y) > 32768) {
200031be:	68bb      	ldr	r3, [r7, #8]
200031c0:	881b      	ldrh	r3, [r3, #0]
200031c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
200031c6:	d906      	bls.n	200031d6 <get_IMU_acc+0x23a>
        *a_y = 65535-*a_y;
200031c8:	68bb      	ldr	r3, [r7, #8]
200031ca:	881b      	ldrh	r3, [r3, #0]
200031cc:	ea6f 0303 	mvn.w	r3, r3
200031d0:	b29a      	uxth	r2, r3
200031d2:	68bb      	ldr	r3, [r7, #8]
200031d4:	801a      	strh	r2, [r3, #0]
    }

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_X_L,1,rx_buffer,
200031d6:	f107 0330 	add.w	r3, r7, #48	; 0x30
200031da:	f107 0218 	add.w	r2, r7, #24
200031de:	9200      	str	r2, [sp, #0]
200031e0:	f04f 0201 	mov.w	r2, #1
200031e4:	9201      	str	r2, [sp, #4]
200031e6:	f04f 0200 	mov.w	r2, #0
200031ea:	9202      	str	r2, [sp, #8]
200031ec:	f24b 2024 	movw	r0, #45604	; 0xb224
200031f0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200031f4:	f04f 016a 	mov.w	r1, #106	; 0x6a
200031f8:	461a      	mov	r2, r3
200031fa:	f04f 0301 	mov.w	r3, #1
200031fe:	f005 fe0f 	bl	20008e20 <I2C_write_read>
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
20003202:	f24b 2024 	movw	r0, #45604	; 0xb224
20003206:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000320a:	f04f 0100 	mov.w	r1, #0
2000320e:	f005 fe9f 	bl	20008f50 <I2C_wait_complete>
20003212:	4603      	mov	r3, r0
20003214:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    result+=status;
20003218:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
2000321c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
20003220:	4413      	add	r3, r2
20003222:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    I2C_write_read(IMU_CORE_I2C,IMU_ADDR,read_ACC_out_X_H,1,rx_buffer_2,
20003226:	f107 0324 	add.w	r3, r7, #36	; 0x24
2000322a:	f107 0214 	add.w	r2, r7, #20
2000322e:	9200      	str	r2, [sp, #0]
20003230:	f04f 0201 	mov.w	r2, #1
20003234:	9201      	str	r2, [sp, #4]
20003236:	f04f 0200 	mov.w	r2, #0
2000323a:	9202      	str	r2, [sp, #8]
2000323c:	f24b 2024 	movw	r0, #45604	; 0xb224
20003240:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003244:	f04f 016a 	mov.w	r1, #106	; 0x6a
20003248:	461a      	mov	r2, r3
2000324a:	f04f 0301 	mov.w	r3, #1
2000324e:	f005 fde7 	bl	20008e20 <I2C_write_read>
                            1,I2C_RELEASE_BUS);

    status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
20003252:	f24b 2024 	movw	r0, #45604	; 0xb224
20003256:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000325a:	f04f 0100 	mov.w	r1, #0
2000325e:	f005 fe77 	bl	20008f50 <I2C_wait_complete>
20003262:	4603      	mov	r3, r0
20003264:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    result+=status;
20003268:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
2000326c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
20003270:	4413      	add	r3, r2
20003272:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    *a_x = ((rx_buffer_2[0] << 8) | rx_buffer[0]);
20003276:	7d3b      	ldrb	r3, [r7, #20]
20003278:	ea4f 2303 	mov.w	r3, r3, lsl #8
2000327c:	b29a      	uxth	r2, r3
2000327e:	7e3b      	ldrb	r3, [r7, #24]
20003280:	ea42 0303 	orr.w	r3, r2, r3
20003284:	b29b      	uxth	r3, r3
20003286:	b29a      	uxth	r2, r3
20003288:	68fb      	ldr	r3, [r7, #12]
2000328a:	801a      	strh	r2, [r3, #0]
    if((*a_x) > 32768) {
2000328c:	68fb      	ldr	r3, [r7, #12]
2000328e:	881b      	ldrh	r3, [r3, #0]
20003290:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20003294:	d906      	bls.n	200032a4 <get_IMU_acc+0x308>
        *a_x = 65535-*a_x;
20003296:	68fb      	ldr	r3, [r7, #12]
20003298:	881b      	ldrh	r3, [r3, #0]
2000329a:	ea6f 0303 	mvn.w	r3, r3
2000329e:	b29a      	uxth	r2, r3
200032a0:	68fb      	ldr	r3, [r7, #12]
200032a2:	801a      	strh	r2, [r3, #0]
    }

    return status;
200032a4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37

}
200032a8:	4618      	mov	r0, r3
200032aa:	f107 0738 	add.w	r7, r7, #56	; 0x38
200032ae:	46bd      	mov	sp, r7
200032b0:	bd80      	pop	{r7, pc}
200032b2:	bf00      	nop

200032b4 <get_IMU_gyro>:

uint8_t get_IMU_gyro(uint16_t *roll_rate, uint16_t *pitch_rate,uint16_t *yaw_rate) {
200032b4:	b580      	push	{r7, lr}
200032b6:	b092      	sub	sp, #72	; 0x48
200032b8:	af04      	add	r7, sp, #16
200032ba:	60f8      	str	r0, [r7, #12]
200032bc:	60b9      	str	r1, [r7, #8]
200032be:	607a      	str	r2, [r7, #4]

    uint8_t write_CTRL_REG1_G[2] = {0x10,0x6A};
200032c0:	f64a 336c 	movw	r3, #43884	; 0xab6c
200032c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200032c8:	881b      	ldrh	r3, [r3, #0]
200032ca:	863b      	strh	r3, [r7, #48]	; 0x30
        uint8_t read_ACC_out_X_L[] = {0x18};
200032cc:	f04f 0318 	mov.w	r3, #24
200032d0:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
        uint8_t read_ACC_out_Y_L[] = {0x1A};
200032d4:	f04f 031a 	mov.w	r3, #26
200032d8:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
        uint8_t read_ACC_out_Z_L[] = {0x1C};
200032dc:	f04f 031c 	mov.w	r3, #28
200032e0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        uint8_t read_ACC_out_X_H[] = {0x19};
200032e4:	f04f 0319 	mov.w	r3, #25
200032e8:	f887 3020 	strb.w	r3, [r7, #32]
        uint8_t read_ACC_out_Y_H[] = {0x1B};
200032ec:	f04f 031b 	mov.w	r3, #27
200032f0:	773b      	strb	r3, [r7, #28]
        uint8_t read_ACC_out_Z_H[] = {0x1D};
200032f2:	f04f 031d 	mov.w	r3, #29
200032f6:	763b      	strb	r3, [r7, #24]
        uint8_t IMU_slave_addr = 0x6a;
200032f8:	f04f 036a 	mov.w	r3, #106	; 0x6a
200032fc:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
        uint8_t rx_buffer[1],rx_buffer_2[1];
        uint8_t result = 0,status;
20003300:	f04f 0300 	mov.w	r3, #0
20003304:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36


        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,write_CTRL_REG1_G,2,rx_buffer,
20003308:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
2000330c:	f107 0330 	add.w	r3, r7, #48	; 0x30
20003310:	f107 0114 	add.w	r1, r7, #20
20003314:	9100      	str	r1, [sp, #0]
20003316:	f04f 0101 	mov.w	r1, #1
2000331a:	9101      	str	r1, [sp, #4]
2000331c:	f04f 0100 	mov.w	r1, #0
20003320:	9102      	str	r1, [sp, #8]
20003322:	f24b 2024 	movw	r0, #45604	; 0xb224
20003326:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000332a:	4611      	mov	r1, r2
2000332c:	461a      	mov	r2, r3
2000332e:	f04f 0302 	mov.w	r3, #2
20003332:	f005 fd75 	bl	20008e20 <I2C_write_read>
                        1,I2C_RELEASE_BUS);
        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
20003336:	f24b 2024 	movw	r0, #45604	; 0xb224
2000333a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000333e:	f04f 0100 	mov.w	r1, #0
20003342:	f005 fe05 	bl	20008f50 <I2C_wait_complete>
20003346:	4603      	mov	r3, r0
20003348:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        result+=status;
2000334c:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
20003350:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
20003354:	4413      	add	r3, r2
20003356:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_ACC_out_Z_L,1,rx_buffer,
2000335a:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
2000335e:	f107 0324 	add.w	r3, r7, #36	; 0x24
20003362:	f107 0114 	add.w	r1, r7, #20
20003366:	9100      	str	r1, [sp, #0]
20003368:	f04f 0101 	mov.w	r1, #1
2000336c:	9101      	str	r1, [sp, #4]
2000336e:	f04f 0100 	mov.w	r1, #0
20003372:	9102      	str	r1, [sp, #8]
20003374:	f24b 2024 	movw	r0, #45604	; 0xb224
20003378:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000337c:	4611      	mov	r1, r2
2000337e:	461a      	mov	r2, r3
20003380:	f04f 0301 	mov.w	r3, #1
20003384:	f005 fd4c 	bl	20008e20 <I2C_write_read>
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
20003388:	f24b 2024 	movw	r0, #45604	; 0xb224
2000338c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003390:	f04f 0100 	mov.w	r1, #0
20003394:	f005 fddc 	bl	20008f50 <I2C_wait_complete>
20003398:	4603      	mov	r3, r0
2000339a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        result+=status;
2000339e:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
200033a2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
200033a6:	4413      	add	r3, r2
200033a8:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_ACC_out_Z_H,1,rx_buffer_2,
200033ac:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
200033b0:	f107 0318 	add.w	r3, r7, #24
200033b4:	f107 0110 	add.w	r1, r7, #16
200033b8:	9100      	str	r1, [sp, #0]
200033ba:	f04f 0101 	mov.w	r1, #1
200033be:	9101      	str	r1, [sp, #4]
200033c0:	f04f 0100 	mov.w	r1, #0
200033c4:	9102      	str	r1, [sp, #8]
200033c6:	f24b 2024 	movw	r0, #45604	; 0xb224
200033ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
200033ce:	4611      	mov	r1, r2
200033d0:	461a      	mov	r2, r3
200033d2:	f04f 0301 	mov.w	r3, #1
200033d6:	f005 fd23 	bl	20008e20 <I2C_write_read>
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
200033da:	f24b 2024 	movw	r0, #45604	; 0xb224
200033de:	f2c2 0000 	movt	r0, #8192	; 0x2000
200033e2:	f04f 0100 	mov.w	r1, #0
200033e6:	f005 fdb3 	bl	20008f50 <I2C_wait_complete>
200033ea:	4603      	mov	r3, r0
200033ec:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        result+=status;
200033f0:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
200033f4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
200033f8:	4413      	add	r3, r2
200033fa:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

        *roll_rate = ((rx_buffer_2[0] << 8) | rx_buffer[0]);
200033fe:	7c3b      	ldrb	r3, [r7, #16]
20003400:	ea4f 2303 	mov.w	r3, r3, lsl #8
20003404:	b29a      	uxth	r2, r3
20003406:	7d3b      	ldrb	r3, [r7, #20]
20003408:	ea42 0303 	orr.w	r3, r2, r3
2000340c:	b29b      	uxth	r3, r3
2000340e:	b29a      	uxth	r2, r3
20003410:	68fb      	ldr	r3, [r7, #12]
20003412:	801a      	strh	r2, [r3, #0]

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_ACC_out_Y_L,1,rx_buffer,
20003414:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
20003418:	f107 0328 	add.w	r3, r7, #40	; 0x28
2000341c:	f107 0114 	add.w	r1, r7, #20
20003420:	9100      	str	r1, [sp, #0]
20003422:	f04f 0101 	mov.w	r1, #1
20003426:	9101      	str	r1, [sp, #4]
20003428:	f04f 0100 	mov.w	r1, #0
2000342c:	9102      	str	r1, [sp, #8]
2000342e:	f24b 2024 	movw	r0, #45604	; 0xb224
20003432:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003436:	4611      	mov	r1, r2
20003438:	461a      	mov	r2, r3
2000343a:	f04f 0301 	mov.w	r3, #1
2000343e:	f005 fcef 	bl	20008e20 <I2C_write_read>
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
20003442:	f24b 2024 	movw	r0, #45604	; 0xb224
20003446:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000344a:	f04f 0100 	mov.w	r1, #0
2000344e:	f005 fd7f 	bl	20008f50 <I2C_wait_complete>
20003452:	4603      	mov	r3, r0
20003454:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        result+=status;
20003458:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
2000345c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
20003460:	4413      	add	r3, r2
20003462:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_ACC_out_Y_H,1,rx_buffer_2,
20003466:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
2000346a:	f107 031c 	add.w	r3, r7, #28
2000346e:	f107 0110 	add.w	r1, r7, #16
20003472:	9100      	str	r1, [sp, #0]
20003474:	f04f 0101 	mov.w	r1, #1
20003478:	9101      	str	r1, [sp, #4]
2000347a:	f04f 0100 	mov.w	r1, #0
2000347e:	9102      	str	r1, [sp, #8]
20003480:	f24b 2024 	movw	r0, #45604	; 0xb224
20003484:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003488:	4611      	mov	r1, r2
2000348a:	461a      	mov	r2, r3
2000348c:	f04f 0301 	mov.w	r3, #1
20003490:	f005 fcc6 	bl	20008e20 <I2C_write_read>
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
20003494:	f24b 2024 	movw	r0, #45604	; 0xb224
20003498:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000349c:	f04f 0100 	mov.w	r1, #0
200034a0:	f005 fd56 	bl	20008f50 <I2C_wait_complete>
200034a4:	4603      	mov	r3, r0
200034a6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        result+=status;
200034aa:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
200034ae:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
200034b2:	4413      	add	r3, r2
200034b4:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

        *pitch_rate = ((rx_buffer_2[0] << 8) | rx_buffer[0]);
200034b8:	7c3b      	ldrb	r3, [r7, #16]
200034ba:	ea4f 2303 	mov.w	r3, r3, lsl #8
200034be:	b29a      	uxth	r2, r3
200034c0:	7d3b      	ldrb	r3, [r7, #20]
200034c2:	ea42 0303 	orr.w	r3, r2, r3
200034c6:	b29b      	uxth	r3, r3
200034c8:	b29a      	uxth	r2, r3
200034ca:	68bb      	ldr	r3, [r7, #8]
200034cc:	801a      	strh	r2, [r3, #0]

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_ACC_out_X_L,1,rx_buffer,
200034ce:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
200034d2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
200034d6:	f107 0114 	add.w	r1, r7, #20
200034da:	9100      	str	r1, [sp, #0]
200034dc:	f04f 0101 	mov.w	r1, #1
200034e0:	9101      	str	r1, [sp, #4]
200034e2:	f04f 0100 	mov.w	r1, #0
200034e6:	9102      	str	r1, [sp, #8]
200034e8:	f24b 2024 	movw	r0, #45604	; 0xb224
200034ec:	f2c2 0000 	movt	r0, #8192	; 0x2000
200034f0:	4611      	mov	r1, r2
200034f2:	461a      	mov	r2, r3
200034f4:	f04f 0301 	mov.w	r3, #1
200034f8:	f005 fc92 	bl	20008e20 <I2C_write_read>
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
200034fc:	f24b 2024 	movw	r0, #45604	; 0xb224
20003500:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003504:	f04f 0100 	mov.w	r1, #0
20003508:	f005 fd22 	bl	20008f50 <I2C_wait_complete>
2000350c:	4603      	mov	r3, r0
2000350e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        result+=status;
20003512:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
20003516:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
2000351a:	4413      	add	r3, r2
2000351c:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_ACC_out_X_H,1,rx_buffer_2,
20003520:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
20003524:	f107 0320 	add.w	r3, r7, #32
20003528:	f107 0110 	add.w	r1, r7, #16
2000352c:	9100      	str	r1, [sp, #0]
2000352e:	f04f 0101 	mov.w	r1, #1
20003532:	9101      	str	r1, [sp, #4]
20003534:	f04f 0100 	mov.w	r1, #0
20003538:	9102      	str	r1, [sp, #8]
2000353a:	f24b 2024 	movw	r0, #45604	; 0xb224
2000353e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003542:	4611      	mov	r1, r2
20003544:	461a      	mov	r2, r3
20003546:	f04f 0301 	mov.w	r3, #1
2000354a:	f005 fc69 	bl	20008e20 <I2C_write_read>
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
2000354e:	f24b 2024 	movw	r0, #45604	; 0xb224
20003552:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003556:	f04f 0100 	mov.w	r1, #0
2000355a:	f005 fcf9 	bl	20008f50 <I2C_wait_complete>
2000355e:	4603      	mov	r3, r0
20003560:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        result+=status;
20003564:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
20003568:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
2000356c:	4413      	add	r3, r2
2000356e:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

        *yaw_rate = ((rx_buffer_2[0] << 8) | rx_buffer[0]);
20003572:	7c3b      	ldrb	r3, [r7, #16]
20003574:	ea4f 2303 	mov.w	r3, r3, lsl #8
20003578:	b29a      	uxth	r2, r3
2000357a:	7d3b      	ldrb	r3, [r7, #20]
2000357c:	ea42 0303 	orr.w	r3, r2, r3
20003580:	b29b      	uxth	r3, r3
20003582:	b29a      	uxth	r2, r3
20003584:	687b      	ldr	r3, [r7, #4]
20003586:	801a      	strh	r2, [r3, #0]

        return status;
20003588:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
2000358c:	4618      	mov	r0, r3
2000358e:	f107 0738 	add.w	r7, r7, #56	; 0x38
20003592:	46bd      	mov	sp, r7
20003594:	bd80      	pop	{r7, pc}
20003596:	bf00      	nop

20003598 <get_IMU_temp>:

uint8_t get_IMU_temp(uint16_t *temp) {
20003598:	b580      	push	{r7, lr}
2000359a:	b08a      	sub	sp, #40	; 0x28
2000359c:	af04      	add	r7, sp, #16
2000359e:	6078      	str	r0, [r7, #4]

        uint8_t read_temp_L[] = {0x15};
200035a0:	f04f 0315 	mov.w	r3, #21
200035a4:	753b      	strb	r3, [r7, #20]
        uint8_t read_temp_H[] = {0x16};
200035a6:	f04f 0316 	mov.w	r3, #22
200035aa:	743b      	strb	r3, [r7, #16]
        uint8_t IMU_slave_addr = 0x6a;
200035ac:	f04f 036a 	mov.w	r3, #106	; 0x6a
200035b0:	75bb      	strb	r3, [r7, #22]
        uint8_t rx_buffer[1],rx_buffer_2[1];
        i2c_status_t status;

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_temp_L,1,rx_buffer,
200035b2:	7dba      	ldrb	r2, [r7, #22]
200035b4:	f107 0314 	add.w	r3, r7, #20
200035b8:	f107 010c 	add.w	r1, r7, #12
200035bc:	9100      	str	r1, [sp, #0]
200035be:	f04f 0101 	mov.w	r1, #1
200035c2:	9101      	str	r1, [sp, #4]
200035c4:	f04f 0100 	mov.w	r1, #0
200035c8:	9102      	str	r1, [sp, #8]
200035ca:	f24b 2024 	movw	r0, #45604	; 0xb224
200035ce:	f2c2 0000 	movt	r0, #8192	; 0x2000
200035d2:	4611      	mov	r1, r2
200035d4:	461a      	mov	r2, r3
200035d6:	f04f 0301 	mov.w	r3, #1
200035da:	f005 fc21 	bl	20008e20 <I2C_write_read>
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
200035de:	f24b 2024 	movw	r0, #45604	; 0xb224
200035e2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200035e6:	f04f 0100 	mov.w	r1, #0
200035ea:	f005 fcb1 	bl	20008f50 <I2C_wait_complete>
200035ee:	4603      	mov	r3, r0
200035f0:	75fb      	strb	r3, [r7, #23]

        I2C_write_read(IMU_CORE_I2C,IMU_slave_addr,read_temp_H,1,rx_buffer_2,
200035f2:	7dba      	ldrb	r2, [r7, #22]
200035f4:	f107 0310 	add.w	r3, r7, #16
200035f8:	f107 0108 	add.w	r1, r7, #8
200035fc:	9100      	str	r1, [sp, #0]
200035fe:	f04f 0101 	mov.w	r1, #1
20003602:	9101      	str	r1, [sp, #4]
20003604:	f04f 0100 	mov.w	r1, #0
20003608:	9102      	str	r1, [sp, #8]
2000360a:	f24b 2024 	movw	r0, #45604	; 0xb224
2000360e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003612:	4611      	mov	r1, r2
20003614:	461a      	mov	r2, r3
20003616:	f04f 0301 	mov.w	r3, #1
2000361a:	f005 fc01 	bl	20008e20 <I2C_write_read>
                                1,I2C_RELEASE_BUS);

        status = I2C_wait_complete(IMU_CORE_I2C,I2C_NO_TIMEOUT);
2000361e:	f24b 2024 	movw	r0, #45604	; 0xb224
20003622:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003626:	f04f 0100 	mov.w	r1, #0
2000362a:	f005 fc91 	bl	20008f50 <I2C_wait_complete>
2000362e:	4603      	mov	r3, r0
20003630:	75fb      	strb	r3, [r7, #23]

        *temp = (rx_buffer[0]) | (rx_buffer_2[0] << 8);
20003632:	7b3b      	ldrb	r3, [r7, #12]
20003634:	461a      	mov	r2, r3
20003636:	7a3b      	ldrb	r3, [r7, #8]
20003638:	ea4f 2303 	mov.w	r3, r3, lsl #8
2000363c:	b29b      	uxth	r3, r3
2000363e:	ea42 0303 	orr.w	r3, r2, r3
20003642:	b29b      	uxth	r3, r3
20003644:	b29a      	uxth	r2, r3
20003646:	687b      	ldr	r3, [r7, #4]
20003648:	801a      	strh	r2, [r3, #0]

        return 0;
2000364a:	f04f 0300 	mov.w	r3, #0

}
2000364e:	4618      	mov	r0, r3
20003650:	f107 0718 	add.w	r7, r7, #24
20003654:	46bd      	mov	sp, r7
20003656:	bd80      	pop	{r7, pc}

20003658 <SD_Init>:
uint8_t CMD8[] = {0x48, 0x00, 0x00, 0x01, 0xAA, 0x87,0xff};
uint8_t CMD58[] = {0x7A,0x00,0x00,0x00,0x00,0xFD,0xFF};
uint8_t CMD55[] = {0x77, 0x00, 0x00, 0x00, 0x00, 0x65,0xff};	// last 0xff is use to give sd card buffer clock
uint8_t ACMD41[] = {0x69, 0x40, 0x00, 0x00, 0x00, 0xE5,0xff};
uint8_t CMD1[] = {0x41,0x00,0x00,0x00,0x00,0xF9,0xff};
uint8_t SD_Init() {
20003658:	b580      	push	{r7, lr}
2000365a:	b086      	sub	sp, #24
2000365c:	af02      	add	r7, sp, #8
	flag = 0;
2000365e:	f24c 03ae 	movw	r3, #49326	; 0xc0ae
20003662:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003666:	f04f 0200 	mov.w	r2, #0
2000366a:	701a      	strb	r2, [r3, #0]
	MSS_GPIO_set_output( SD_CARD_GPIO,1);
2000366c:	f04f 000a 	mov.w	r0, #10
20003670:	f04f 0101 	mov.w	r1, #1
20003674:	f004 fda6 	bl	200081c4 <MSS_GPIO_set_output>
	uint8_t rx_buffer[5] = {0x00,0x00,0x00,0x00,0x00};
20003678:	f04f 0300 	mov.w	r3, #0
2000367c:	713b      	strb	r3, [r7, #4]
2000367e:	f04f 0300 	mov.w	r3, #0
20003682:	717b      	strb	r3, [r7, #5]
20003684:	f04f 0300 	mov.w	r3, #0
20003688:	71bb      	strb	r3, [r7, #6]
2000368a:	f04f 0300 	mov.w	r3, #0
2000368e:	71fb      	strb	r3, [r7, #7]
20003690:	f04f 0300 	mov.w	r3, #0
20003694:	723b      	strb	r3, [r7, #8]

	uint32_t i = 0;
20003696:	f04f 0300 	mov.w	r3, #0
2000369a:	60fb      	str	r3, [r7, #12]

	for(i =0; i<10; i++){
2000369c:	f04f 0300 	mov.w	r3, #0
200036a0:	60fb      	str	r3, [r7, #12]
200036a2:	e00b      	b.n	200036bc <SD_Init+0x64>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
200036a4:	f24c 1038 	movw	r0, #49464	; 0xc138
200036a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200036ac:	f04f 01ff 	mov.w	r1, #255	; 0xff
200036b0:	f003 f9f2 	bl	20006a98 <MSS_SPI_transfer_frame>
	MSS_GPIO_set_output( SD_CARD_GPIO,1);
	uint8_t rx_buffer[5] = {0x00,0x00,0x00,0x00,0x00};

	uint32_t i = 0;

	for(i =0; i<10; i++){
200036b4:	68fb      	ldr	r3, [r7, #12]
200036b6:	f103 0301 	add.w	r3, r3, #1
200036ba:	60fb      	str	r3, [r7, #12]
200036bc:	68fb      	ldr	r3, [r7, #12]
200036be:	2b09      	cmp	r3, #9
200036c0:	d9f0      	bls.n	200036a4 <SD_Init+0x4c>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
	}

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
200036c2:	f24c 1038 	movw	r0, #49464	; 0xc138
200036c6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200036ca:	f04f 0100 	mov.w	r1, #0
200036ce:	f003 f917 	bl	20006900 <MSS_SPI_set_slave_select>
	do {
		MSS_SPI_transfer_block(&g_mss_spi1, CMD0, 7, rx_buffer, 1);
200036d2:	f107 0304 	add.w	r3, r7, #4
200036d6:	f04f 0201 	mov.w	r2, #1
200036da:	9200      	str	r2, [sp, #0]
200036dc:	f24c 1038 	movw	r0, #49464	; 0xc138
200036e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200036e4:	f64a 416c 	movw	r1, #44140	; 0xac6c
200036e8:	f2c2 0100 	movt	r1, #8192	; 0x2000
200036ec:	f04f 0207 	mov.w	r2, #7
200036f0:	f003 fa32 	bl	20006b58 <MSS_SPI_transfer_block>
		i++;
200036f4:	68fb      	ldr	r3, [r7, #12]
200036f6:	f103 0301 	add.w	r3, r3, #1
200036fa:	60fb      	str	r3, [r7, #12]
		if(rx_buffer[0] == 1) {
200036fc:	793b      	ldrb	r3, [r7, #4]
200036fe:	2b01      	cmp	r3, #1
20003700:	d006      	beq.n	20003710 <SD_Init+0xb8>
			break;
		}
	} while(rx_buffer[0] != 1 && i < 255);
20003702:	793b      	ldrb	r3, [r7, #4]
20003704:	2b01      	cmp	r3, #1
20003706:	d004      	beq.n	20003712 <SD_Init+0xba>
20003708:	68fb      	ldr	r3, [r7, #12]
2000370a:	2bfe      	cmp	r3, #254	; 0xfe
2000370c:	d9e1      	bls.n	200036d2 <SD_Init+0x7a>
2000370e:	e000      	b.n	20003712 <SD_Init+0xba>
	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
	do {
		MSS_SPI_transfer_block(&g_mss_spi1, CMD0, 7, rx_buffer, 1);
		i++;
		if(rx_buffer[0] == 1) {
			break;
20003710:	bf00      	nop
		}
	} while(rx_buffer[0] != 1 && i < 255);


	i = 0;
20003712:	f04f 0300 	mov.w	r3, #0
20003716:	60fb      	str	r3, [r7, #12]


	do {
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
20003718:	f24c 1038 	movw	r0, #49464	; 0xc138
2000371c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003720:	f04f 01ff 	mov.w	r1, #255	; 0xff
20003724:	f003 f9b8 	bl	20006a98 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
20003728:	f24c 1038 	movw	r0, #49464	; 0xc138
2000372c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003730:	f04f 01ff 	mov.w	r1, #255	; 0xff
20003734:	f003 f9b0 	bl	20006a98 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_block(&g_mss_spi1, CMD8, 7, rx_buffer, 5);
20003738:	f107 0304 	add.w	r3, r7, #4
2000373c:	f04f 0205 	mov.w	r2, #5
20003740:	9200      	str	r2, [sp, #0]
20003742:	f24c 1038 	movw	r0, #49464	; 0xc138
20003746:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000374a:	f64a 4174 	movw	r1, #44148	; 0xac74
2000374e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003752:	f04f 0207 	mov.w	r2, #7
20003756:	f003 f9ff 	bl	20006b58 <MSS_SPI_transfer_block>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
2000375a:	f24c 1038 	movw	r0, #49464	; 0xc138
2000375e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003762:	f04f 01ff 	mov.w	r1, #255	; 0xff
20003766:	f003 f997 	bl	20006a98 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
2000376a:	f24c 1038 	movw	r0, #49464	; 0xc138
2000376e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003772:	f04f 01ff 	mov.w	r1, #255	; 0xff
20003776:	f003 f98f 	bl	20006a98 <MSS_SPI_transfer_frame>

		i++;
2000377a:	68fb      	ldr	r3, [r7, #12]
2000377c:	f103 0301 	add.w	r3, r3, #1
20003780:	60fb      	str	r3, [r7, #12]
		if(rx_buffer[4] == 0xaa && rx_buffer[3] == 0x01 && rx_buffer[2] == 0x00 && rx_buffer[1] == 0x00) {
20003782:	7a3b      	ldrb	r3, [r7, #8]
20003784:	2baa      	cmp	r3, #170	; 0xaa
20003786:	d110      	bne.n	200037aa <SD_Init+0x152>
20003788:	79fb      	ldrb	r3, [r7, #7]
2000378a:	2b01      	cmp	r3, #1
2000378c:	d10d      	bne.n	200037aa <SD_Init+0x152>
2000378e:	79bb      	ldrb	r3, [r7, #6]
20003790:	2b00      	cmp	r3, #0
20003792:	d10a      	bne.n	200037aa <SD_Init+0x152>
20003794:	797b      	ldrb	r3, [r7, #5]
20003796:	2b00      	cmp	r3, #0
20003798:	d107      	bne.n	200037aa <SD_Init+0x152>
			flag =  1;
2000379a:	f24c 03ae 	movw	r3, #49326	; 0xc0ae
2000379e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200037a2:	f04f 0201 	mov.w	r2, #1
200037a6:	701a      	strb	r2, [r3, #0]
			break;
200037a8:	e002      	b.n	200037b0 <SD_Init+0x158>
		}

	} while( i < 255);
200037aa:	68fb      	ldr	r3, [r7, #12]
200037ac:	2bfe      	cmp	r3, #254	; 0xfe
200037ae:	d9b3      	bls.n	20003718 <SD_Init+0xc0>
	if(i >= 255) {
200037b0:	68fb      	ldr	r3, [r7, #12]
200037b2:	2bfe      	cmp	r3, #254	; 0xfe
200037b4:	d90a      	bls.n	200037cc <SD_Init+0x174>
		MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
200037b6:	f24c 1038 	movw	r0, #49464	; 0xc138
200037ba:	f2c2 0000 	movt	r0, #8192	; 0x2000
200037be:	f04f 0100 	mov.w	r1, #0
200037c2:	f003 f921 	bl	20006a08 <MSS_SPI_clear_slave_select>
		return 1;
200037c6:	f04f 0301 	mov.w	r3, #1
200037ca:	e17e      	b.n	20003aca <SD_Init+0x472>
	}


	rx_buffer[0] = 0x00;
200037cc:	f04f 0300 	mov.w	r3, #0
200037d0:	713b      	strb	r3, [r7, #4]
	rx_buffer[1] = 0x00;
200037d2:	f04f 0300 	mov.w	r3, #0
200037d6:	717b      	strb	r3, [r7, #5]
	rx_buffer[2] = 0x00;
200037d8:	f04f 0300 	mov.w	r3, #0
200037dc:	71bb      	strb	r3, [r7, #6]
	rx_buffer[3] = 0x00;
200037de:	f04f 0300 	mov.w	r3, #0
200037e2:	71fb      	strb	r3, [r7, #7]
	rx_buffer[4] = 0x00;
200037e4:	f04f 0300 	mov.w	r3, #0
200037e8:	723b      	strb	r3, [r7, #8]
	i = 0;
200037ea:	f04f 0300 	mov.w	r3, #0
200037ee:	60fb      	str	r3, [r7, #12]
	flag = 0;
200037f0:	f24c 03ae 	movw	r3, #49326	; 0xc0ae
200037f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200037f8:	f04f 0200 	mov.w	r2, #0
200037fc:	701a      	strb	r2, [r3, #0]
	do {
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
200037fe:	f24c 1038 	movw	r0, #49464	; 0xc138
20003802:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003806:	f04f 01ff 	mov.w	r1, #255	; 0xff
2000380a:	f003 f945 	bl	20006a98 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
2000380e:	f24c 1038 	movw	r0, #49464	; 0xc138
20003812:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003816:	f04f 01ff 	mov.w	r1, #255	; 0xff
2000381a:	f003 f93d 	bl	20006a98 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_block(&g_mss_spi1, CMD58, 7, rx_buffer, 5);
2000381e:	f107 0304 	add.w	r3, r7, #4
20003822:	f04f 0205 	mov.w	r2, #5
20003826:	9200      	str	r2, [sp, #0]
20003828:	f24c 1038 	movw	r0, #49464	; 0xc138
2000382c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003830:	f64a 417c 	movw	r1, #44156	; 0xac7c
20003834:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003838:	f04f 0207 	mov.w	r2, #7
2000383c:	f003 f98c 	bl	20006b58 <MSS_SPI_transfer_block>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
20003840:	f24c 1038 	movw	r0, #49464	; 0xc138
20003844:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003848:	f04f 01ff 	mov.w	r1, #255	; 0xff
2000384c:	f003 f924 	bl	20006a98 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
20003850:	f24c 1038 	movw	r0, #49464	; 0xc138
20003854:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003858:	f04f 01ff 	mov.w	r1, #255	; 0xff
2000385c:	f003 f91c 	bl	20006a98 <MSS_SPI_transfer_frame>

		i++;
20003860:	68fb      	ldr	r3, [r7, #12]
20003862:	f103 0301 	add.w	r3, r3, #1
20003866:	60fb      	str	r3, [r7, #12]

		if(rx_buffer[3] == 0x80 && rx_buffer[2] == 0xFF) {
20003868:	79fb      	ldrb	r3, [r7, #7]
2000386a:	2b80      	cmp	r3, #128	; 0x80
2000386c:	d10a      	bne.n	20003884 <SD_Init+0x22c>
2000386e:	79bb      	ldrb	r3, [r7, #6]
20003870:	2bff      	cmp	r3, #255	; 0xff
20003872:	d107      	bne.n	20003884 <SD_Init+0x22c>
			flag = 1;
20003874:	f24c 03ae 	movw	r3, #49326	; 0xc0ae
20003878:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000387c:	f04f 0201 	mov.w	r2, #1
20003880:	701a      	strb	r2, [r3, #0]
			break;
20003882:	e002      	b.n	2000388a <SD_Init+0x232>
		}

	} while( i < 255);
20003884:	68fb      	ldr	r3, [r7, #12]
20003886:	2bfe      	cmp	r3, #254	; 0xfe
20003888:	d9b9      	bls.n	200037fe <SD_Init+0x1a6>
	if(i >= 255) {
2000388a:	68fb      	ldr	r3, [r7, #12]
2000388c:	2bfe      	cmp	r3, #254	; 0xfe
2000388e:	d90a      	bls.n	200038a6 <SD_Init+0x24e>
		MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20003890:	f24c 1038 	movw	r0, #49464	; 0xc138
20003894:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003898:	f04f 0100 	mov.w	r1, #0
2000389c:	f003 f8b4 	bl	20006a08 <MSS_SPI_clear_slave_select>
		return 1;
200038a0:	f04f 0301 	mov.w	r3, #1
200038a4:	e111      	b.n	20003aca <SD_Init+0x472>
	}



	rx_buffer[0] = 0x00;
200038a6:	f04f 0300 	mov.w	r3, #0
200038aa:	713b      	strb	r3, [r7, #4]
	rx_buffer[1] = 0x00;
200038ac:	f04f 0300 	mov.w	r3, #0
200038b0:	717b      	strb	r3, [r7, #5]
	rx_buffer[2] = 0x00;
200038b2:	f04f 0300 	mov.w	r3, #0
200038b6:	71bb      	strb	r3, [r7, #6]
	rx_buffer[3] = 0x00;
200038b8:	f04f 0300 	mov.w	r3, #0
200038bc:	71fb      	strb	r3, [r7, #7]
	rx_buffer[4] = 0x00;
200038be:	f04f 0300 	mov.w	r3, #0
200038c2:	723b      	strb	r3, [r7, #8]
	i = 0;
200038c4:	f04f 0300 	mov.w	r3, #0
200038c8:	60fb      	str	r3, [r7, #12]
	flag = 0;
200038ca:	f24c 03ae 	movw	r3, #49326	; 0xc0ae
200038ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200038d2:	f04f 0200 	mov.w	r2, #0
200038d6:	701a      	strb	r2, [r3, #0]


	do {
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
200038d8:	f24c 1038 	movw	r0, #49464	; 0xc138
200038dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200038e0:	f04f 01ff 	mov.w	r1, #255	; 0xff
200038e4:	f003 f8d8 	bl	20006a98 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
200038e8:	f24c 1038 	movw	r0, #49464	; 0xc138
200038ec:	f2c2 0000 	movt	r0, #8192	; 0x2000
200038f0:	f04f 01ff 	mov.w	r1, #255	; 0xff
200038f4:	f003 f8d0 	bl	20006a98 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_block(&g_mss_spi1, CMD55, 7, rx_buffer, 1);
200038f8:	f107 0304 	add.w	r3, r7, #4
200038fc:	f04f 0201 	mov.w	r2, #1
20003900:	9200      	str	r2, [sp, #0]
20003902:	f24c 1038 	movw	r0, #49464	; 0xc138
20003906:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000390a:	f64a 4184 	movw	r1, #44164	; 0xac84
2000390e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003912:	f04f 0207 	mov.w	r2, #7
20003916:	f003 f91f 	bl	20006b58 <MSS_SPI_transfer_block>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
2000391a:	f24c 1038 	movw	r0, #49464	; 0xc138
2000391e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003922:	f04f 01ff 	mov.w	r1, #255	; 0xff
20003926:	f003 f8b7 	bl	20006a98 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_block(&g_mss_spi1, ACMD41, 7, rx_buffer, 1);
2000392a:	f107 0304 	add.w	r3, r7, #4
2000392e:	f04f 0201 	mov.w	r2, #1
20003932:	9200      	str	r2, [sp, #0]
20003934:	f24c 1038 	movw	r0, #49464	; 0xc138
20003938:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000393c:	f64a 418c 	movw	r1, #44172	; 0xac8c
20003940:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003944:	f04f 0207 	mov.w	r2, #7
20003948:	f003 f906 	bl	20006b58 <MSS_SPI_transfer_block>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
2000394c:	f24c 1038 	movw	r0, #49464	; 0xc138
20003950:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003954:	f04f 01ff 	mov.w	r1, #255	; 0xff
20003958:	f003 f89e 	bl	20006a98 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
2000395c:	f24c 1038 	movw	r0, #49464	; 0xc138
20003960:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003964:	f04f 01ff 	mov.w	r1, #255	; 0xff
20003968:	f003 f896 	bl	20006a98 <MSS_SPI_transfer_frame>

		i++;
2000396c:	68fb      	ldr	r3, [r7, #12]
2000396e:	f103 0301 	add.w	r3, r3, #1
20003972:	60fb      	str	r3, [r7, #12]

		if(rx_buffer[0] == 0x00) {
20003974:	793b      	ldrb	r3, [r7, #4]
20003976:	2b00      	cmp	r3, #0
20003978:	d107      	bne.n	2000398a <SD_Init+0x332>
			flag = 1;
2000397a:	f24c 03ae 	movw	r3, #49326	; 0xc0ae
2000397e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003982:	f04f 0201 	mov.w	r2, #1
20003986:	701a      	strb	r2, [r3, #0]
			break;
20003988:	e004      	b.n	20003994 <SD_Init+0x33c>
		}


	} while( i <2550);
2000398a:	68fa      	ldr	r2, [r7, #12]
2000398c:	f640 13f5 	movw	r3, #2549	; 0x9f5
20003990:	429a      	cmp	r2, r3
20003992:	d9a1      	bls.n	200038d8 <SD_Init+0x280>
	if(flag == 0) {
20003994:	f24c 03ae 	movw	r3, #49326	; 0xc0ae
20003998:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000399c:	781b      	ldrb	r3, [r3, #0]
2000399e:	2b00      	cmp	r3, #0
200039a0:	d10a      	bne.n	200039b8 <SD_Init+0x360>
		MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
200039a2:	f24c 1038 	movw	r0, #49464	; 0xc138
200039a6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200039aa:	f04f 0100 	mov.w	r1, #0
200039ae:	f003 f82b 	bl	20006a08 <MSS_SPI_clear_slave_select>
		return 1;
200039b2:	f04f 0301 	mov.w	r3, #1
200039b6:	e088      	b.n	20003aca <SD_Init+0x472>
	}

	rx_buffer[0] = 0x00;
200039b8:	f04f 0300 	mov.w	r3, #0
200039bc:	713b      	strb	r3, [r7, #4]
	rx_buffer[1] = 0x00;
200039be:	f04f 0300 	mov.w	r3, #0
200039c2:	717b      	strb	r3, [r7, #5]
	rx_buffer[2] = 0x00;
200039c4:	f04f 0300 	mov.w	r3, #0
200039c8:	71bb      	strb	r3, [r7, #6]
	rx_buffer[3] = 0x00;
200039ca:	f04f 0300 	mov.w	r3, #0
200039ce:	71fb      	strb	r3, [r7, #7]
	rx_buffer[4] = 0x00;
200039d0:	f04f 0300 	mov.w	r3, #0
200039d4:	723b      	strb	r3, [r7, #8]
	i = 0;
200039d6:	f04f 0300 	mov.w	r3, #0
200039da:	60fb      	str	r3, [r7, #12]
	flag = 0;
200039dc:	f24c 03ae 	movw	r3, #49326	; 0xc0ae
200039e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200039e4:	f04f 0200 	mov.w	r2, #0
200039e8:	701a      	strb	r2, [r3, #0]
	do {
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
200039ea:	f24c 1038 	movw	r0, #49464	; 0xc138
200039ee:	f2c2 0000 	movt	r0, #8192	; 0x2000
200039f2:	f04f 01ff 	mov.w	r1, #255	; 0xff
200039f6:	f003 f84f 	bl	20006a98 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
200039fa:	f24c 1038 	movw	r0, #49464	; 0xc138
200039fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003a02:	f04f 01ff 	mov.w	r1, #255	; 0xff
20003a06:	f003 f847 	bl	20006a98 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_block(&g_mss_spi1, CMD58, 7, rx_buffer, 5);
20003a0a:	f107 0304 	add.w	r3, r7, #4
20003a0e:	f04f 0205 	mov.w	r2, #5
20003a12:	9200      	str	r2, [sp, #0]
20003a14:	f24c 1038 	movw	r0, #49464	; 0xc138
20003a18:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003a1c:	f64a 417c 	movw	r1, #44156	; 0xac7c
20003a20:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003a24:	f04f 0207 	mov.w	r2, #7
20003a28:	f003 f896 	bl	20006b58 <MSS_SPI_transfer_block>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
20003a2c:	f24c 1038 	movw	r0, #49464	; 0xc138
20003a30:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003a34:	f04f 01ff 	mov.w	r1, #255	; 0xff
20003a38:	f003 f82e 	bl	20006a98 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
20003a3c:	f24c 1038 	movw	r0, #49464	; 0xc138
20003a40:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003a44:	f04f 01ff 	mov.w	r1, #255	; 0xff
20003a48:	f003 f826 	bl	20006a98 <MSS_SPI_transfer_frame>

		i++;
20003a4c:	68fb      	ldr	r3, [r7, #12]
20003a4e:	f103 0301 	add.w	r3, r3, #1
20003a52:	60fb      	str	r3, [r7, #12]

		if(rx_buffer[3] == 0x80 && rx_buffer[2] == 0xFF) {
20003a54:	79fb      	ldrb	r3, [r7, #7]
20003a56:	2b80      	cmp	r3, #128	; 0x80
20003a58:	d10a      	bne.n	20003a70 <SD_Init+0x418>
20003a5a:	79bb      	ldrb	r3, [r7, #6]
20003a5c:	2bff      	cmp	r3, #255	; 0xff
20003a5e:	d107      	bne.n	20003a70 <SD_Init+0x418>
			flag = 1;
20003a60:	f24c 03ae 	movw	r3, #49326	; 0xc0ae
20003a64:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003a68:	f04f 0201 	mov.w	r2, #1
20003a6c:	701a      	strb	r2, [r3, #0]
			break;
20003a6e:	e002      	b.n	20003a76 <SD_Init+0x41e>
		}

	} while( i < 255);
20003a70:	68fb      	ldr	r3, [r7, #12]
20003a72:	2bfe      	cmp	r3, #254	; 0xfe
20003a74:	d9b9      	bls.n	200039ea <SD_Init+0x392>

	if(i >= 255) {
20003a76:	68fb      	ldr	r3, [r7, #12]
20003a78:	2bfe      	cmp	r3, #254	; 0xfe
20003a7a:	d90a      	bls.n	20003a92 <SD_Init+0x43a>
		MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20003a7c:	f24c 1038 	movw	r0, #49464	; 0xc138
20003a80:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003a84:	f04f 0100 	mov.w	r1, #0
20003a88:	f002 ffbe 	bl	20006a08 <MSS_SPI_clear_slave_select>
		return 1;
20003a8c:	f04f 0301 	mov.w	r3, #1
20003a90:	e01b      	b.n	20003aca <SD_Init+0x472>
	}

	if(flag == 1) {
20003a92:	f24c 03ae 	movw	r3, #49326	; 0xc0ae
20003a96:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003a9a:	781b      	ldrb	r3, [r3, #0]
20003a9c:	2b01      	cmp	r3, #1
20003a9e:	d10a      	bne.n	20003ab6 <SD_Init+0x45e>
		MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20003aa0:	f24c 1038 	movw	r0, #49464	; 0xc138
20003aa4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003aa8:	f04f 0100 	mov.w	r1, #0
20003aac:	f002 ffac 	bl	20006a08 <MSS_SPI_clear_slave_select>
		return 0;
20003ab0:	f04f 0300 	mov.w	r3, #0
20003ab4:	e009      	b.n	20003aca <SD_Init+0x472>
	}
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20003ab6:	f24c 1038 	movw	r0, #49464	; 0xc138
20003aba:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003abe:	f04f 0100 	mov.w	r1, #0
20003ac2:	f002 ffa1 	bl	20006a08 <MSS_SPI_clear_slave_select>
	return 1;
20003ac6:	f04f 0301 	mov.w	r3, #1
}
20003aca:	4618      	mov	r0, r3
20003acc:	f107 0710 	add.w	r7, r7, #16
20003ad0:	46bd      	mov	sp, r7
20003ad2:	bd80      	pop	{r7, pc}

20003ad4 <SD_Write>:

uint8_t SD_Write(uint32_t addr,uint8_t *buff) {
20003ad4:	b580      	push	{r7, lr}
20003ad6:	b08c      	sub	sp, #48	; 0x30
20003ad8:	af02      	add	r7, sp, #8
20003ada:	6078      	str	r0, [r7, #4]
20003adc:	6039      	str	r1, [r7, #0]
	uint8_t CMD24[] = {0x58,((addr >> 24) & 0xff ),((addr >> 16) & 0xff ),((addr >> 8) & 0xff ),(addr & 0xff ),0xFF,0xff};
20003ade:	687b      	ldr	r3, [r7, #4]
20003ae0:	ea4f 6313 	mov.w	r3, r3, lsr #24
20003ae4:	b2d8      	uxtb	r0, r3
20003ae6:	687b      	ldr	r3, [r7, #4]
20003ae8:	ea4f 4313 	mov.w	r3, r3, lsr #16
20003aec:	b2d9      	uxtb	r1, r3
20003aee:	687b      	ldr	r3, [r7, #4]
20003af0:	ea4f 2313 	mov.w	r3, r3, lsr #8
20003af4:	b2da      	uxtb	r2, r3
20003af6:	687b      	ldr	r3, [r7, #4]
20003af8:	b2db      	uxtb	r3, r3
20003afa:	f04f 0c58 	mov.w	ip, #88	; 0x58
20003afe:	f887 c018 	strb.w	ip, [r7, #24]
20003b02:	7678      	strb	r0, [r7, #25]
20003b04:	76b9      	strb	r1, [r7, #26]
20003b06:	76fa      	strb	r2, [r7, #27]
20003b08:	773b      	strb	r3, [r7, #28]
20003b0a:	f04f 33ff 	mov.w	r3, #4294967295
20003b0e:	777b      	strb	r3, [r7, #29]
20003b10:	f04f 33ff 	mov.w	r3, #4294967295
20003b14:	77bb      	strb	r3, [r7, #30]
	uint8_t rx_buffer[5] = {0x00,0x00,0x00,0x00,0x00};
20003b16:	f04f 0300 	mov.w	r3, #0
20003b1a:	743b      	strb	r3, [r7, #16]
20003b1c:	f04f 0300 	mov.w	r3, #0
20003b20:	747b      	strb	r3, [r7, #17]
20003b22:	f04f 0300 	mov.w	r3, #0
20003b26:	74bb      	strb	r3, [r7, #18]
20003b28:	f04f 0300 	mov.w	r3, #0
20003b2c:	74fb      	strb	r3, [r7, #19]
20003b2e:	f04f 0300 	mov.w	r3, #0
20003b32:	753b      	strb	r3, [r7, #20]
	uint8_t flag = 0;
20003b34:	f04f 0300 	mov.w	r3, #0
20003b38:	77fb      	strb	r3, [r7, #31]
	uint8_t start_flag = 0xFE;
20003b3a:	f06f 0301 	mvn.w	r3, #1
20003b3e:	73fb      	strb	r3, [r7, #15]
	uint32_t i = 0,j = 0;
20003b40:	f04f 0300 	mov.w	r3, #0
20003b44:	623b      	str	r3, [r7, #32]
20003b46:	f04f 0300 	mov.w	r3, #0
20003b4a:	627b      	str	r3, [r7, #36]	; 0x24

	do {
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
20003b4c:	f24c 1038 	movw	r0, #49464	; 0xc138
20003b50:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003b54:	f04f 01ff 	mov.w	r1, #255	; 0xff
20003b58:	f002 ff9e 	bl	20006a98 <MSS_SPI_transfer_frame>
		MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20003b5c:	f24c 1038 	movw	r0, #49464	; 0xc138
20003b60:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003b64:	f04f 0100 	mov.w	r1, #0
20003b68:	f002 feca 	bl	20006900 <MSS_SPI_set_slave_select>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
20003b6c:	f24c 1038 	movw	r0, #49464	; 0xc138
20003b70:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003b74:	f04f 01ff 	mov.w	r1, #255	; 0xff
20003b78:	f002 ff8e 	bl	20006a98 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_block(&g_mss_spi1, CMD24, 7, rx_buffer, 1);
20003b7c:	f107 0218 	add.w	r2, r7, #24
20003b80:	f107 0310 	add.w	r3, r7, #16
20003b84:	f04f 0101 	mov.w	r1, #1
20003b88:	9100      	str	r1, [sp, #0]
20003b8a:	f24c 1038 	movw	r0, #49464	; 0xc138
20003b8e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003b92:	4611      	mov	r1, r2
20003b94:	f04f 0207 	mov.w	r2, #7
20003b98:	f002 ffde 	bl	20006b58 <MSS_SPI_transfer_block>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
20003b9c:	f24c 1038 	movw	r0, #49464	; 0xc138
20003ba0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003ba4:	f04f 01ff 	mov.w	r1, #255	; 0xff
20003ba8:	f002 ff76 	bl	20006a98 <MSS_SPI_transfer_frame>

		i++;
20003bac:	6a3b      	ldr	r3, [r7, #32]
20003bae:	f103 0301 	add.w	r3, r3, #1
20003bb2:	623b      	str	r3, [r7, #32]

		if(rx_buffer[0] == 0x00) {
20003bb4:	7c3b      	ldrb	r3, [r7, #16]
20003bb6:	2b00      	cmp	r3, #0
20003bb8:	d177      	bne.n	20003caa <SD_Write+0x1d6>
			MSS_SPI_transfer_block(&g_mss_spi1, &start_flag, 1, rx_buffer, 1);
20003bba:	f107 020f 	add.w	r2, r7, #15
20003bbe:	f107 0310 	add.w	r3, r7, #16
20003bc2:	f04f 0101 	mov.w	r1, #1
20003bc6:	9100      	str	r1, [sp, #0]
20003bc8:	f24c 1038 	movw	r0, #49464	; 0xc138
20003bcc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003bd0:	4611      	mov	r1, r2
20003bd2:	f04f 0201 	mov.w	r2, #1
20003bd6:	f002 ffbf 	bl	20006b58 <MSS_SPI_transfer_block>
			MSS_SPI_transfer_block(&g_mss_spi1, buff, 512, rx_buffer, 0);
20003bda:	f107 0310 	add.w	r3, r7, #16
20003bde:	f04f 0200 	mov.w	r2, #0
20003be2:	9200      	str	r2, [sp, #0]
20003be4:	f24c 1038 	movw	r0, #49464	; 0xc138
20003be8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003bec:	6839      	ldr	r1, [r7, #0]
20003bee:	f44f 7200 	mov.w	r2, #512	; 0x200
20003bf2:	f002 ffb1 	bl	20006b58 <MSS_SPI_transfer_block>
			while(j<100){
20003bf6:	e017      	b.n	20003c28 <SD_Write+0x154>
				rx_buffer[0] = MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
20003bf8:	f24c 1038 	movw	r0, #49464	; 0xc138
20003bfc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003c00:	f04f 01ff 	mov.w	r1, #255	; 0xff
20003c04:	f002 ff48 	bl	20006a98 <MSS_SPI_transfer_frame>
20003c08:	4603      	mov	r3, r0
20003c0a:	b2db      	uxtb	r3, r3
20003c0c:	743b      	strb	r3, [r7, #16]
				if((rx_buffer[0]&0x1F) == 0x05) {
20003c0e:	7c3b      	ldrb	r3, [r7, #16]
20003c10:	f003 031f 	and.w	r3, r3, #31
20003c14:	2b05      	cmp	r3, #5
20003c16:	d103      	bne.n	20003c20 <SD_Write+0x14c>
					flag = 1;
20003c18:	f04f 0301 	mov.w	r3, #1
20003c1c:	77fb      	strb	r3, [r7, #31]
					break;
20003c1e:	e006      	b.n	20003c2e <SD_Write+0x15a>
				}
				j++;
20003c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20003c22:	f103 0301 	add.w	r3, r3, #1
20003c26:	627b      	str	r3, [r7, #36]	; 0x24
		i++;

		if(rx_buffer[0] == 0x00) {
			MSS_SPI_transfer_block(&g_mss_spi1, &start_flag, 1, rx_buffer, 1);
			MSS_SPI_transfer_block(&g_mss_spi1, buff, 512, rx_buffer, 0);
			while(j<100){
20003c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20003c2a:	2b63      	cmp	r3, #99	; 0x63
20003c2c:	d9e4      	bls.n	20003bf8 <SD_Write+0x124>
					flag = 1;
					break;
				}
				j++;
			}
			if(flag == 1) {
20003c2e:	7ffb      	ldrb	r3, [r7, #31]
20003c30:	2b01      	cmp	r3, #1
20003c32:	d13f      	bne.n	20003cb4 <SD_Write+0x1e0>
				flag = 0;
20003c34:	f04f 0300 	mov.w	r3, #0
20003c38:	77fb      	strb	r3, [r7, #31]
				j = 0;
20003c3a:	f04f 0300 	mov.w	r3, #0
20003c3e:	627b      	str	r3, [r7, #36]	; 0x24
				while(j<100) {
20003c40:	e02f      	b.n	20003ca2 <SD_Write+0x1ce>
					rx_buffer[0] = MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
20003c42:	f24c 1038 	movw	r0, #49464	; 0xc138
20003c46:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003c4a:	f04f 01ff 	mov.w	r1, #255	; 0xff
20003c4e:	f002 ff23 	bl	20006a98 <MSS_SPI_transfer_frame>
20003c52:	4603      	mov	r3, r0
20003c54:	b2db      	uxtb	r3, r3
20003c56:	743b      	strb	r3, [r7, #16]
					if(rx_buffer[0]!=0x00) {
20003c58:	7c3b      	ldrb	r3, [r7, #16]
20003c5a:	2b00      	cmp	r3, #0
20003c5c:	d01d      	beq.n	20003c9a <SD_Write+0x1c6>
						flag = 1;
20003c5e:	f04f 0301 	mov.w	r3, #1
20003c62:	77fb      	strb	r3, [r7, #31]
						MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
20003c64:	f24c 1038 	movw	r0, #49464	; 0xc138
20003c68:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003c6c:	f04f 01ff 	mov.w	r1, #255	; 0xff
20003c70:	f002 ff12 	bl	20006a98 <MSS_SPI_transfer_frame>
						MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20003c74:	f24c 1038 	movw	r0, #49464	; 0xc138
20003c78:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003c7c:	f04f 0100 	mov.w	r1, #0
20003c80:	f002 fec2 	bl	20006a08 <MSS_SPI_clear_slave_select>
						MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
20003c84:	f24c 1038 	movw	r0, #49464	; 0xc138
20003c88:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003c8c:	f04f 01ff 	mov.w	r1, #255	; 0xff
20003c90:	f002 ff02 	bl	20006a98 <MSS_SPI_transfer_frame>
						return 0;
20003c94:	f04f 0300 	mov.w	r3, #0
20003c98:	e035      	b.n	20003d06 <SD_Write+0x232>
					}
					j++;
20003c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20003c9c:	f103 0301 	add.w	r3, r3, #1
20003ca0:	627b      	str	r3, [r7, #36]	; 0x24
				j++;
			}
			if(flag == 1) {
				flag = 0;
				j = 0;
				while(j<100) {
20003ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20003ca4:	2b63      	cmp	r3, #99	; 0x63
20003ca6:	d9cc      	bls.n	20003c42 <SD_Write+0x16e>
						return 0;
					}
					j++;
				}
			}
			break;
20003ca8:	e005      	b.n	20003cb6 <SD_Write+0x1e2>
		}

	} while( i < 255);
20003caa:	6a3b      	ldr	r3, [r7, #32]
20003cac:	2bfe      	cmp	r3, #254	; 0xfe
20003cae:	f67f af4d 	bls.w	20003b4c <SD_Write+0x78>
20003cb2:	e000      	b.n	20003cb6 <SD_Write+0x1e2>
						return 0;
					}
					j++;
				}
			}
			break;
20003cb4:	bf00      	nop
		}

	} while( i < 255);

	if(i >= 255) {
20003cb6:	6a3b      	ldr	r3, [r7, #32]
20003cb8:	2bfe      	cmp	r3, #254	; 0xfe
20003cba:	d912      	bls.n	20003ce2 <SD_Write+0x20e>
		MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20003cbc:	f24c 1038 	movw	r0, #49464	; 0xc138
20003cc0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003cc4:	f04f 0100 	mov.w	r1, #0
20003cc8:	f002 fe9e 	bl	20006a08 <MSS_SPI_clear_slave_select>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
20003ccc:	f24c 1038 	movw	r0, #49464	; 0xc138
20003cd0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003cd4:	f04f 01ff 	mov.w	r1, #255	; 0xff
20003cd8:	f002 fede 	bl	20006a98 <MSS_SPI_transfer_frame>
		return 1;
20003cdc:	f04f 0301 	mov.w	r3, #1
20003ce0:	e011      	b.n	20003d06 <SD_Write+0x232>
	}
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20003ce2:	f24c 1038 	movw	r0, #49464	; 0xc138
20003ce6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003cea:	f04f 0100 	mov.w	r1, #0
20003cee:	f002 fe8b 	bl	20006a08 <MSS_SPI_clear_slave_select>
	MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
20003cf2:	f24c 1038 	movw	r0, #49464	; 0xc138
20003cf6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003cfa:	f04f 01ff 	mov.w	r1, #255	; 0xff
20003cfe:	f002 fecb 	bl	20006a98 <MSS_SPI_transfer_frame>
	return 1;
20003d02:	f04f 0301 	mov.w	r3, #1
}
20003d06:	4618      	mov	r0, r3
20003d08:	f107 0728 	add.w	r7, r7, #40	; 0x28
20003d0c:	46bd      	mov	sp, r7
20003d0e:	bd80      	pop	{r7, pc}

20003d10 <SD_Read>:

uint8_t SD_Read(const uint32_t addr,uint8_t *buff) {
20003d10:	b580      	push	{r7, lr}
20003d12:	b08c      	sub	sp, #48	; 0x30
20003d14:	af02      	add	r7, sp, #8
20003d16:	6078      	str	r0, [r7, #4]
20003d18:	6039      	str	r1, [r7, #0]
	uint8_t CMD17[] = {0x51,((addr >> 24) & 0xff ),((addr >> 16) & 0xff ),((addr >> 8) & 0xff ),(addr & 0xff ),0xFF,0xff};
20003d1a:	687b      	ldr	r3, [r7, #4]
20003d1c:	ea4f 6313 	mov.w	r3, r3, lsr #24
20003d20:	b2d8      	uxtb	r0, r3
20003d22:	687b      	ldr	r3, [r7, #4]
20003d24:	ea4f 4313 	mov.w	r3, r3, lsr #16
20003d28:	b2d9      	uxtb	r1, r3
20003d2a:	687b      	ldr	r3, [r7, #4]
20003d2c:	ea4f 2313 	mov.w	r3, r3, lsr #8
20003d30:	b2da      	uxtb	r2, r3
20003d32:	687b      	ldr	r3, [r7, #4]
20003d34:	b2db      	uxtb	r3, r3
20003d36:	f04f 0c51 	mov.w	ip, #81	; 0x51
20003d3a:	f887 c018 	strb.w	ip, [r7, #24]
20003d3e:	7678      	strb	r0, [r7, #25]
20003d40:	76b9      	strb	r1, [r7, #26]
20003d42:	76fa      	strb	r2, [r7, #27]
20003d44:	773b      	strb	r3, [r7, #28]
20003d46:	f04f 33ff 	mov.w	r3, #4294967295
20003d4a:	777b      	strb	r3, [r7, #29]
20003d4c:	f04f 33ff 	mov.w	r3, #4294967295
20003d50:	77bb      	strb	r3, [r7, #30]
	uint8_t rx_buffer[5] = {0x00,0x00,0x00,0x00,0x00};
20003d52:	f04f 0300 	mov.w	r3, #0
20003d56:	743b      	strb	r3, [r7, #16]
20003d58:	f04f 0300 	mov.w	r3, #0
20003d5c:	747b      	strb	r3, [r7, #17]
20003d5e:	f04f 0300 	mov.w	r3, #0
20003d62:	74bb      	strb	r3, [r7, #18]
20003d64:	f04f 0300 	mov.w	r3, #0
20003d68:	74fb      	strb	r3, [r7, #19]
20003d6a:	f04f 0300 	mov.w	r3, #0
20003d6e:	753b      	strb	r3, [r7, #20]
	uint8_t flag = 0;
20003d70:	f04f 0300 	mov.w	r3, #0
20003d74:	77fb      	strb	r3, [r7, #31]
	uint8_t dummy_data = 0xff;
20003d76:	f04f 33ff 	mov.w	r3, #4294967295
20003d7a:	73fb      	strb	r3, [r7, #15]
	uint32_t i = 0;
20003d7c:	f04f 0300 	mov.w	r3, #0
20003d80:	623b      	str	r3, [r7, #32]
	uint16_t c = 0;
20003d82:	f04f 0300 	mov.w	r3, #0
20003d86:	84fb      	strh	r3, [r7, #38]	; 0x26

	do {
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
20003d88:	f24c 1038 	movw	r0, #49464	; 0xc138
20003d8c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003d90:	f04f 01ff 	mov.w	r1, #255	; 0xff
20003d94:	f002 fe80 	bl	20006a98 <MSS_SPI_transfer_frame>
		MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20003d98:	f24c 1038 	movw	r0, #49464	; 0xc138
20003d9c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003da0:	f04f 0100 	mov.w	r1, #0
20003da4:	f002 fdac 	bl	20006900 <MSS_SPI_set_slave_select>
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
20003da8:	f24c 1038 	movw	r0, #49464	; 0xc138
20003dac:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003db0:	f04f 01ff 	mov.w	r1, #255	; 0xff
20003db4:	f002 fe70 	bl	20006a98 <MSS_SPI_transfer_frame>
		MSS_SPI_transfer_block(&g_mss_spi1, CMD17, 7, rx_buffer, 1);
20003db8:	f107 0218 	add.w	r2, r7, #24
20003dbc:	f107 0310 	add.w	r3, r7, #16
20003dc0:	f04f 0101 	mov.w	r1, #1
20003dc4:	9100      	str	r1, [sp, #0]
20003dc6:	f24c 1038 	movw	r0, #49464	; 0xc138
20003dca:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003dce:	4611      	mov	r1, r2
20003dd0:	f04f 0207 	mov.w	r2, #7
20003dd4:	f002 fec0 	bl	20006b58 <MSS_SPI_transfer_block>
		while(c<250) {
20003dd8:	e056      	b.n	20003e88 <SD_Read+0x178>
			rx_buffer[0] = MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
20003dda:	f24c 1038 	movw	r0, #49464	; 0xc138
20003dde:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003de2:	f04f 01ff 	mov.w	r1, #255	; 0xff
20003de6:	f002 fe57 	bl	20006a98 <MSS_SPI_transfer_frame>
20003dea:	4603      	mov	r3, r0
20003dec:	b2db      	uxtb	r3, r3
20003dee:	743b      	strb	r3, [r7, #16]
			c++;
20003df0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
20003df2:	f103 0301 	add.w	r3, r3, #1
20003df6:	84fb      	strh	r3, [r7, #38]	; 0x26
			if(rx_buffer[0] == 0xFE) {
20003df8:	7c3b      	ldrb	r3, [r7, #16]
20003dfa:	2bfe      	cmp	r3, #254	; 0xfe
20003dfc:	d144      	bne.n	20003e88 <SD_Read+0x178>
				MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
20003dfe:	f24c 1038 	movw	r0, #49464	; 0xc138
20003e02:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003e06:	f04f 01ff 	mov.w	r1, #255	; 0xff
20003e0a:	f002 fe45 	bl	20006a98 <MSS_SPI_transfer_frame>
				MSS_SPI_transfer_block(&g_mss_spi1,&dummy_data,0,buff,512);
20003e0e:	f107 030f 	add.w	r3, r7, #15
20003e12:	f44f 7200 	mov.w	r2, #512	; 0x200
20003e16:	9200      	str	r2, [sp, #0]
20003e18:	f24c 1038 	movw	r0, #49464	; 0xc138
20003e1c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003e20:	4619      	mov	r1, r3
20003e22:	f04f 0200 	mov.w	r2, #0
20003e26:	683b      	ldr	r3, [r7, #0]
20003e28:	f002 fe96 	bl	20006b58 <MSS_SPI_transfer_block>
				MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
20003e2c:	f24c 1038 	movw	r0, #49464	; 0xc138
20003e30:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003e34:	f04f 01ff 	mov.w	r1, #255	; 0xff
20003e38:	f002 fe2e 	bl	20006a98 <MSS_SPI_transfer_frame>
				MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
20003e3c:	f24c 1038 	movw	r0, #49464	; 0xc138
20003e40:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003e44:	f04f 01ff 	mov.w	r1, #255	; 0xff
20003e48:	f002 fe26 	bl	20006a98 <MSS_SPI_transfer_frame>
				flag = 1;
20003e4c:	f04f 0301 	mov.w	r3, #1
20003e50:	77fb      	strb	r3, [r7, #31]
				MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
20003e52:	f24c 1038 	movw	r0, #49464	; 0xc138
20003e56:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003e5a:	f04f 01ff 	mov.w	r1, #255	; 0xff
20003e5e:	f002 fe1b 	bl	20006a98 <MSS_SPI_transfer_frame>
				MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20003e62:	f24c 1038 	movw	r0, #49464	; 0xc138
20003e66:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003e6a:	f04f 0100 	mov.w	r1, #0
20003e6e:	f002 fdcb 	bl	20006a08 <MSS_SPI_clear_slave_select>
				MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
20003e72:	f24c 1038 	movw	r0, #49464	; 0xc138
20003e76:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003e7a:	f04f 01ff 	mov.w	r1, #255	; 0xff
20003e7e:	f002 fe0b 	bl	20006a98 <MSS_SPI_transfer_frame>
				return 0;
20003e82:	f04f 0300 	mov.w	r3, #0
20003e86:	e01c      	b.n	20003ec2 <SD_Read+0x1b2>
	do {
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
		MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
		MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
		MSS_SPI_transfer_block(&g_mss_spi1, CMD17, 7, rx_buffer, 1);
		while(c<250) {
20003e88:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
20003e8a:	2bf9      	cmp	r3, #249	; 0xf9
20003e8c:	d9a5      	bls.n	20003dda <SD_Read+0xca>
				MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
				return 0;
				break;
			}
		}
		i++;
20003e8e:	6a3b      	ldr	r3, [r7, #32]
20003e90:	f103 0301 	add.w	r3, r3, #1
20003e94:	623b      	str	r3, [r7, #32]
	}while(i<100);
20003e96:	6a3b      	ldr	r3, [r7, #32]
20003e98:	2b63      	cmp	r3, #99	; 0x63
20003e9a:	f67f af75 	bls.w	20003d88 <SD_Read+0x78>

	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20003e9e:	f24c 1038 	movw	r0, #49464	; 0xc138
20003ea2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003ea6:	f04f 0100 	mov.w	r1, #0
20003eaa:	f002 fdad 	bl	20006a08 <MSS_SPI_clear_slave_select>
	MSS_SPI_transfer_frame(&g_mss_spi1, 0xff);
20003eae:	f24c 1038 	movw	r0, #49464	; 0xc138
20003eb2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003eb6:	f04f 01ff 	mov.w	r1, #255	; 0xff
20003eba:	f002 fded 	bl	20006a98 <MSS_SPI_transfer_frame>
	return 1;
20003ebe:	f04f 0301 	mov.w	r3, #1
}
20003ec2:	4618      	mov	r0, r3
20003ec4:	f107 0728 	add.w	r7, r7, #40	; 0x28
20003ec8:	46bd      	mov	sp, r7
20003eca:	bd80      	pop	{r7, pc}

20003ecc <initialise_partition>:
 * 
 */

#include "memory.h"

void initialise_partition(partition_t *partition, uint32_t start_b,uint32_t end_b) {
20003ecc:	b480      	push	{r7}
20003ece:	b085      	sub	sp, #20
20003ed0:	af00      	add	r7, sp, #0
20003ed2:	60f8      	str	r0, [r7, #12]
20003ed4:	60b9      	str	r1, [r7, #8]
20003ed6:	607a      	str	r2, [r7, #4]
	partition->start_block = start_b;
20003ed8:	68fb      	ldr	r3, [r7, #12]
20003eda:	68ba      	ldr	r2, [r7, #8]
20003edc:	601a      	str	r2, [r3, #0]
	partition->end_block = end_b;
20003ede:	68fb      	ldr	r3, [r7, #12]
20003ee0:	687a      	ldr	r2, [r7, #4]
20003ee2:	605a      	str	r2, [r3, #4]
	partition->read_pointer = start_b;
20003ee4:	68fb      	ldr	r3, [r7, #12]
20003ee6:	68ba      	ldr	r2, [r7, #8]
20003ee8:	609a      	str	r2, [r3, #8]
	partition->write_pointer = start_b;
20003eea:	68fb      	ldr	r3, [r7, #12]
20003eec:	68ba      	ldr	r2, [r7, #8]
20003eee:	60da      	str	r2, [r3, #12]
}
20003ef0:	f107 0714 	add.w	r7, r7, #20
20003ef4:	46bd      	mov	sp, r7
20003ef6:	bc80      	pop	{r7}
20003ef8:	4770      	bx	lr
20003efa:	bf00      	nop

20003efc <store_data>:

uint8_t store_data(partition_t *partition,uint8_t *data) {
20003efc:	b580      	push	{r7, lr}
20003efe:	b082      	sub	sp, #8
20003f00:	af00      	add	r7, sp, #0
20003f02:	6078      	str	r0, [r7, #4]
20003f04:	6039      	str	r1, [r7, #0]
	if((partition->write_pointer >= partition->end_block) || (partition->write_pointer < partition->start_block)) {
20003f06:	687b      	ldr	r3, [r7, #4]
20003f08:	68da      	ldr	r2, [r3, #12]
20003f0a:	687b      	ldr	r3, [r7, #4]
20003f0c:	685b      	ldr	r3, [r3, #4]
20003f0e:	429a      	cmp	r2, r3
20003f10:	d205      	bcs.n	20003f1e <store_data+0x22>
20003f12:	687b      	ldr	r3, [r7, #4]
20003f14:	68da      	ldr	r2, [r3, #12]
20003f16:	687b      	ldr	r3, [r7, #4]
20003f18:	681b      	ldr	r3, [r3, #0]
20003f1a:	429a      	cmp	r2, r3
20003f1c:	d202      	bcs.n	20003f24 <store_data+0x28>
		return 2;
20003f1e:	f04f 0302 	mov.w	r3, #2
20003f22:	e013      	b.n	20003f4c <store_data+0x50>
	}

	if(SD_Write(partition->write_pointer,data) == 0) {
20003f24:	687b      	ldr	r3, [r7, #4]
20003f26:	68db      	ldr	r3, [r3, #12]
20003f28:	4618      	mov	r0, r3
20003f2a:	6839      	ldr	r1, [r7, #0]
20003f2c:	f7ff fdd2 	bl	20003ad4 <SD_Write>
20003f30:	4603      	mov	r3, r0
20003f32:	2b00      	cmp	r3, #0
20003f34:	d108      	bne.n	20003f48 <store_data+0x4c>
		partition->write_pointer++;
20003f36:	687b      	ldr	r3, [r7, #4]
20003f38:	68db      	ldr	r3, [r3, #12]
20003f3a:	f103 0201 	add.w	r2, r3, #1
20003f3e:	687b      	ldr	r3, [r7, #4]
20003f40:	60da      	str	r2, [r3, #12]
		return 0;
20003f42:	f04f 0300 	mov.w	r3, #0
20003f46:	e001      	b.n	20003f4c <store_data+0x50>
	}

	return 1;
20003f48:	f04f 0301 	mov.w	r3, #1
}
20003f4c:	4618      	mov	r0, r3
20003f4e:	f107 0708 	add.w	r7, r7, #8
20003f52:	46bd      	mov	sp, r7
20003f54:	bd80      	pop	{r7, pc}
20003f56:	bf00      	nop

20003f58 <read_data>:

uint8_t read_data(partition_t *partition,uint8_t *data) {
20003f58:	b580      	push	{r7, lr}
20003f5a:	b082      	sub	sp, #8
20003f5c:	af00      	add	r7, sp, #0
20003f5e:	6078      	str	r0, [r7, #4]
20003f60:	6039      	str	r1, [r7, #0]
	if((partition->read_pointer >= partition->write_pointer) || (partition->read_pointer < partition->start_block)) {
20003f62:	687b      	ldr	r3, [r7, #4]
20003f64:	689a      	ldr	r2, [r3, #8]
20003f66:	687b      	ldr	r3, [r7, #4]
20003f68:	68db      	ldr	r3, [r3, #12]
20003f6a:	429a      	cmp	r2, r3
20003f6c:	d205      	bcs.n	20003f7a <read_data+0x22>
20003f6e:	687b      	ldr	r3, [r7, #4]
20003f70:	689a      	ldr	r2, [r3, #8]
20003f72:	687b      	ldr	r3, [r7, #4]
20003f74:	681b      	ldr	r3, [r3, #0]
20003f76:	429a      	cmp	r2, r3
20003f78:	d202      	bcs.n	20003f80 <read_data+0x28>
		return 2;
20003f7a:	f04f 0302 	mov.w	r3, #2
20003f7e:	e013      	b.n	20003fa8 <read_data+0x50>
	}

	if(SD_Read(partition->read_pointer,data) == 0) {
20003f80:	687b      	ldr	r3, [r7, #4]
20003f82:	689b      	ldr	r3, [r3, #8]
20003f84:	4618      	mov	r0, r3
20003f86:	6839      	ldr	r1, [r7, #0]
20003f88:	f7ff fec2 	bl	20003d10 <SD_Read>
20003f8c:	4603      	mov	r3, r0
20003f8e:	2b00      	cmp	r3, #0
20003f90:	d108      	bne.n	20003fa4 <read_data+0x4c>
		partition->read_pointer++;
20003f92:	687b      	ldr	r3, [r7, #4]
20003f94:	689b      	ldr	r3, [r3, #8]
20003f96:	f103 0201 	add.w	r2, r3, #1
20003f9a:	687b      	ldr	r3, [r7, #4]
20003f9c:	609a      	str	r2, [r3, #8]
		return 0;
20003f9e:	f04f 0300 	mov.w	r3, #0
20003fa2:	e001      	b.n	20003fa8 <read_data+0x50>
	}

	return 1;
20003fa4:	f04f 0301 	mov.w	r3, #1
}
20003fa8:	4618      	mov	r0, r3
20003faa:	f107 0708 	add.w	r7, r7, #8
20003fae:	46bd      	mov	sp, r7
20003fb0:	bd80      	pop	{r7, pc}
20003fb2:	bf00      	nop

20003fb4 <counter_init>:
uint8_t rx_size = 3u;
i2c_status_t status;
uint8_t flag;
uint8_t gmc_voltage_flags;

i2c_status_t counter_init(i2c_instance_t *i2c_GMC_counter){
20003fb4:	b580      	push	{r7, lr}
20003fb6:	b082      	sub	sp, #8
20003fb8:	af00      	add	r7, sp, #0
20003fba:	6078      	str	r0, [r7, #4]
    MSS_GPIO_config(RESET_GMC_GPIO, MSS_GPIO_OUTPUT_MODE);
20003fbc:	f04f 0006 	mov.w	r0, #6
20003fc0:	f04f 0105 	mov.w	r1, #5
20003fc4:	f004 f8e0 	bl	20008188 <MSS_GPIO_config>
    MSS_GPIO_set_output(RESET_GMC_GPIO, 1);
20003fc8:	f04f 0006 	mov.w	r0, #6
20003fcc:	f04f 0101 	mov.w	r1, #1
20003fd0:	f004 f8f8 	bl	200081c4 <MSS_GPIO_set_output>
	I2C_init(
20003fd4:	6878      	ldr	r0, [r7, #4]
20003fd6:	f242 0100 	movw	r1, #8192	; 0x2000
20003fda:	f2c5 0100 	movt	r1, #20480	; 0x5000
20003fde:	f04f 0210 	mov.w	r2, #16
20003fe2:	f04f 0300 	mov.w	r3, #0
20003fe6:	f004 fdc1 	bl	20008b6c <I2C_init>
				i2c_GMC_counter,
				base_addr,
				DUMMY_SLAVE_ADDRESS,
				I2C_PCLK_DIV_256
				);
	status = I2C_wait_complete(i2c_GMC_counter, I2C_NO_TIMEOUT);
20003fea:	6878      	ldr	r0, [r7, #4]
20003fec:	f04f 0100 	mov.w	r1, #0
20003ff0:	f004 ffae 	bl	20008f50 <I2C_wait_complete>
20003ff4:	4603      	mov	r3, r0
20003ff6:	461a      	mov	r2, r3
20003ff8:	f64b 53d8 	movw	r3, #48600	; 0xbdd8
20003ffc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004000:	701a      	strb	r2, [r3, #0]
	return status;
20004002:	f64b 53d8 	movw	r3, #48600	; 0xbdd8
20004006:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000400a:	781b      	ldrb	r3, [r3, #0]
}
2000400c:	4618      	mov	r0, r3
2000400e:	f107 0708 	add.w	r7, r7, #8
20004012:	46bd      	mov	sp, r7
20004014:	bd80      	pop	{r7, pc}
20004016:	bf00      	nop

20004018 <set_adf_spi_instance>:
#include "adf7030.h"

ADF_SPI_INSTANCE_t *adf_spi;
extern cmd_t cmd_list[NUM_CMDS];

void set_adf_spi_instance(ADF_SPI_INSTANCE_t *instance) {
20004018:	b480      	push	{r7}
2000401a:	b083      	sub	sp, #12
2000401c:	af00      	add	r7, sp, #0
2000401e:	6078      	str	r0, [r7, #4]
    adf_spi = instance;
20004020:	f24c 03b0 	movw	r3, #49328	; 0xc0b0
20004024:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004028:	687a      	ldr	r2, [r7, #4]
2000402a:	601a      	str	r2, [r3, #0]
}
2000402c:	f107 070c 	add.w	r7, r7, #12
20004030:	46bd      	mov	sp, r7
20004032:	bc80      	pop	{r7}
20004034:	4770      	bx	lr
20004036:	bf00      	nop

20004038 <adf_init>:
static uint32_t config_length_header;

//Pointer to store the beginning of the SPI commands in radio_memory_configuration
uint8_t *radio_memory_configuration_start_spi_command;

uint8_t adf_init(){
20004038:	b580      	push	{r7, lr}
2000403a:	b08a      	sub	sp, #40	; 0x28
2000403c:	af02      	add	r7, sp, #8
	uint32_t before = 0xFFFFFFFF,current,limit;
2000403e:	f04f 33ff 	mov.w	r3, #4294967295
20004042:	60fb      	str	r3, [r7, #12]
	uint8_t buf=0xFF, count=0;
20004044:	f04f 33ff 	mov.w	r3, #4294967295
20004048:	72fb      	strb	r3, [r7, #11]
2000404a:	f04f 0300 	mov.w	r3, #0
2000404e:	76bb      	strb	r3, [r7, #26]
	uint8_t flag = 1,rx_data =0;
20004050:	f04f 0301 	mov.w	r3, #1
20004054:	76fb      	strb	r3, [r7, #27]
20004056:	f04f 0300 	mov.w	r3, #0
2000405a:	72bb      	strb	r3, [r7, #10]
	uint8_t enable_intr[4];
	enable_intr[0] = 0x00;
2000405c:	f04f 0300 	mov.w	r3, #0
20004060:	713b      	strb	r3, [r7, #4]
	enable_intr[1] = 0xFF;
20004062:	f04f 33ff 	mov.w	r3, #4294967295
20004066:	717b      	strb	r3, [r7, #5]
	enable_intr[2] = 0x10;
20004068:	f04f 0310 	mov.w	r3, #16
2000406c:	71bb      	strb	r3, [r7, #6]
	enable_intr[3] = 0x17;
2000406e:	f04f 0317 	mov.w	r3, #23
20004072:	71fb      	strb	r3, [r7, #7]
	//Timer to check if MISO is reacting on time. Typical delay bw #CS Low and MISO high is 92us from datasheet. Here
//	TMR_init(&timer,CORETIMER_0_0,TMR_ONE_SHOT_MODE,PRESCALER_DIV_2,before);

	//Set the adf spi as g_core_spi0

	SPI_init(&g_core_spi0, CORESPI_C0_0, 8);
20004074:	f24b 1070 	movw	r0, #45424	; 0xb170
20004078:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000407c:	f244 0100 	movw	r1, #16384	; 0x4000
20004080:	f2c5 0100 	movt	r1, #20480	; 0x5000
20004084:	f04f 0208 	mov.w	r2, #8
20004088:	f004 f9e2 	bl	20008450 <SPI_init>
	SPI_configure_master_mode(&g_core_spi0);
2000408c:	f24b 1070 	movw	r0, #45424	; 0xb170
20004090:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004094:	f004 fa4e 	bl	20008534 <SPI_configure_master_mode>

	MSS_GPIO_config(MSS_GPIO_5, MSS_GPIO_OUTPUT_MODE);
20004098:	f04f 0005 	mov.w	r0, #5
2000409c:	f04f 0105 	mov.w	r1, #5
200040a0:	f004 f872 	bl	20008188 <MSS_GPIO_config>

	set_adf_spi_instance(&g_core_spi0);
200040a4:	f24b 1070 	movw	r0, #45424	; 0xb170
200040a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200040ac:	f7ff ffb4 	bl	20004018 <set_adf_spi_instance>

	//Doing ADF_RESET

	MSS_GPIO_set_output(ADF_RST,0);
200040b0:	f04f 0005 	mov.w	r0, #5
200040b4:	f04f 0100 	mov.w	r1, #0
200040b8:	f004 f884 	bl	200081c4 <MSS_GPIO_set_output>
	uint16_t i = 0;
200040bc:	f04f 0300 	mov.w	r3, #0
200040c0:	83bb      	strh	r3, [r7, #28]
	for(i=0;i<1000;i++){
200040c2:	f04f 0300 	mov.w	r3, #0
200040c6:	83bb      	strh	r3, [r7, #28]
200040c8:	e003      	b.n	200040d2 <adf_init+0x9a>
200040ca:	8bbb      	ldrh	r3, [r7, #28]
200040cc:	f103 0301 	add.w	r3, r3, #1
200040d0:	83bb      	strh	r3, [r7, #28]
200040d2:	8bba      	ldrh	r2, [r7, #28]
200040d4:	f240 33e7 	movw	r3, #999	; 0x3e7
200040d8:	429a      	cmp	r2, r3
200040da:	d9f6      	bls.n	200040ca <adf_init+0x92>

	}
	MSS_GPIO_set_output(ADF_RST,1);
200040dc:	f04f 0005 	mov.w	r0, #5
200040e0:	f04f 0101 	mov.w	r1, #1
200040e4:	f004 f86e 	bl	200081c4 <MSS_GPIO_set_output>
	//Start timer
//	TMR_start(&timer);

	//Bring #CS Low by selecting the slave
//	ADF_SPI_SLAVE_SELECT(adf_spi, ADF_SPI_SLAVE);
	i = 0;
200040e8:	f04f 0300 	mov.w	r3, #0
200040ec:	83bb      	strh	r3, [r7, #28]

//		ADF_SPI_BLOCK_READ(adf_spi, &rx_data ,1, &rx_data, 1);
		//Older version
		//MSS_GPIO_set_output(MSS_GPIO_3, 0);
		//New Version
		ADF_SPI_SLAVE_SELECT(adf_spi,ADF_SPI_SLAVE);
200040ee:	f24c 03b0 	movw	r3, #49328	; 0xc0b0
200040f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200040f6:	681b      	ldr	r3, [r3, #0]
200040f8:	4618      	mov	r0, r3
200040fa:	f04f 0100 	mov.w	r1, #0
200040fe:	f004 fa5b 	bl	200085b8 <SPI_set_slave_select>
		for(i=0;i<350;i++){
20004102:	f04f 0300 	mov.w	r3, #0
20004106:	83bb      	strh	r3, [r7, #28]
20004108:	e003      	b.n	20004112 <adf_init+0xda>
2000410a:	8bbb      	ldrh	r3, [r7, #28]
2000410c:	f103 0301 	add.w	r3, r3, #1
20004110:	83bb      	strh	r3, [r7, #28]
20004112:	8bba      	ldrh	r2, [r7, #28]
20004114:	f240 135d 	movw	r3, #349	; 0x15d
20004118:	429a      	cmp	r2, r3
2000411a:	d9f6      	bls.n	2000410a <adf_init+0xd2>

		}
		ADF_SPI_BLOCK_READ(adf_spi, &buf ,1, &rx_data, 1);
2000411c:	f24c 03b0 	movw	r3, #49328	; 0xc0b0
20004120:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004124:	6819      	ldr	r1, [r3, #0]
20004126:	f107 020b 	add.w	r2, r7, #11
2000412a:	f107 030a 	add.w	r3, r7, #10
2000412e:	f04f 0001 	mov.w	r0, #1
20004132:	9000      	str	r0, [sp, #0]
20004134:	4608      	mov	r0, r1
20004136:	4611      	mov	r1, r2
20004138:	f04f 0201 	mov.w	r2, #1
2000413c:	f000 fb26 	bl	2000478c <adf_spi_trans_read>

//		for(i=0;i<350;i++){
//
//		}

		if(rx_data) {
20004140:	7abb      	ldrb	r3, [r7, #10]
20004142:	2b00      	cmp	r3, #0
20004144:	d01a      	beq.n	2000417c <adf_init+0x144>
			flag = 0;
20004146:	f04f 0300 	mov.w	r3, #0
2000414a:	76fb      	strb	r3, [r7, #27]
			//Older version
//			MSS_GPIO_set_output(MSS_GPIO_3, 1);
			//New version
			ADF_SPI_SLAVE_CLEAR(adf_spi,ADF_SPI_SLAVE);
2000414c:	f24c 03b0 	movw	r3, #49328	; 0xc0b0
20004150:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004154:	681b      	ldr	r3, [r3, #0]
20004156:	4618      	mov	r0, r3
20004158:	f04f 0100 	mov.w	r1, #0
2000415c:	f004 fa80 	bl	20008660 <SPI_clear_slave_select>
			for(i=0;i<1000;i++){
20004160:	f04f 0300 	mov.w	r3, #0
20004164:	83bb      	strh	r3, [r7, #28]
20004166:	e003      	b.n	20004170 <adf_init+0x138>
20004168:	8bbb      	ldrh	r3, [r7, #28]
2000416a:	f103 0301 	add.w	r3, r3, #1
2000416e:	83bb      	strh	r3, [r7, #28]
20004170:	8bba      	ldrh	r2, [r7, #28]
20004172:	f240 33e7 	movw	r3, #999	; 0x3e7
20004176:	429a      	cmp	r2, r3
20004178:	d9f6      	bls.n	20004168 <adf_init+0x130>

			}
			break;
2000417a:	e006      	b.n	2000418a <adf_init+0x152>
		}
		// current = TMR_current_value(&timer);
		// if((before - current) > limit) {
		// 	flag = 1;
		// 	break;
		count++;
2000417c:	7ebb      	ldrb	r3, [r7, #26]
2000417e:	f103 0301 	add.w	r3, r3, #1
20004182:	76bb      	strb	r3, [r7, #26]
		// }
	}while(count<10);
20004184:	7ebb      	ldrb	r3, [r7, #26]
20004186:	2b09      	cmp	r3, #9
20004188:	d9b1      	bls.n	200040ee <adf_init+0xb6>


	ADF_SPI_SLAVE_SELECT(adf_spi, ADF_SPI_SLAVE);
2000418a:	f24c 03b0 	movw	r3, #49328	; 0xc0b0
2000418e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004192:	681b      	ldr	r3, [r3, #0]
20004194:	4618      	mov	r0, r3
20004196:	f04f 0100 	mov.w	r1, #0
2000419a:	f004 fa0d 	bl	200085b8 <SPI_set_slave_select>
	ADF_SPI_BLOCK_READ(adf_spi, &buf ,1, &rx_data, 1);
2000419e:	f24c 03b0 	movw	r3, #49328	; 0xc0b0
200041a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200041a6:	6819      	ldr	r1, [r3, #0]
200041a8:	f107 020b 	add.w	r2, r7, #11
200041ac:	f107 030a 	add.w	r3, r7, #10
200041b0:	f04f 0001 	mov.w	r0, #1
200041b4:	9000      	str	r0, [sp, #0]
200041b6:	4608      	mov	r0, r1
200041b8:	4611      	mov	r1, r2
200041ba:	f04f 0201 	mov.w	r2, #1
200041be:	f000 fae5 	bl	2000478c <adf_spi_trans_read>
	uint8_t check_val = 0,nop = ADF_NOP;
200041c2:	f04f 0300 	mov.w	r3, #0
200041c6:	70fb      	strb	r3, [r7, #3]
200041c8:	f04f 33ff 	mov.w	r3, #4294967295
200041cc:	70bb      	strb	r3, [r7, #2]
	uint8_t tries = 0;
200041ce:	f04f 0300 	mov.w	r3, #0
200041d2:	77bb      	strb	r3, [r7, #30]
	//Send NOP command(0xFF) until adf is ready to receive command and also adf is in idle state
	do {
		ADF_SPI_BLOCK_READ(adf_spi,&nop,1,&check_val,1);
200041d4:	f24c 03b0 	movw	r3, #49328	; 0xc0b0
200041d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200041dc:	6819      	ldr	r1, [r3, #0]
200041de:	f107 0202 	add.w	r2, r7, #2
200041e2:	f107 0303 	add.w	r3, r7, #3
200041e6:	f04f 0001 	mov.w	r0, #1
200041ea:	9000      	str	r0, [sp, #0]
200041ec:	4608      	mov	r0, r1
200041ee:	4611      	mov	r1, r2
200041f0:	f04f 0201 	mov.w	r2, #1
200041f4:	f000 faca 	bl	2000478c <adf_spi_trans_read>
		if(((check_val & CMD_READY) != 0) && ((check_val & 0x04) != 0)) {
200041f8:	78fb      	ldrb	r3, [r7, #3]
200041fa:	f003 0320 	and.w	r3, r3, #32
200041fe:	2b00      	cmp	r3, #0
20004200:	d004      	beq.n	2000420c <adf_init+0x1d4>
20004202:	78fb      	ldrb	r3, [r7, #3]
20004204:	f003 0304 	and.w	r3, r3, #4
20004208:	2b00      	cmp	r3, #0
2000420a:	d10c      	bne.n	20004226 <adf_init+0x1ee>
			break;
		}
	}while(tries++ < 100);
2000420c:	7fbb      	ldrb	r3, [r7, #30]
2000420e:	2b63      	cmp	r3, #99	; 0x63
20004210:	bf8c      	ite	hi
20004212:	2300      	movhi	r3, #0
20004214:	2301      	movls	r3, #1
20004216:	b2db      	uxtb	r3, r3
20004218:	7fba      	ldrb	r2, [r7, #30]
2000421a:	f102 0201 	add.w	r2, r2, #1
2000421e:	77ba      	strb	r2, [r7, #30]
20004220:	2b00      	cmp	r3, #0
20004222:	d1d7      	bne.n	200041d4 <adf_init+0x19c>
20004224:	e000      	b.n	20004228 <adf_init+0x1f0>
	uint8_t tries = 0;
	//Send NOP command(0xFF) until adf is ready to receive command and also adf is in idle state
	do {
		ADF_SPI_BLOCK_READ(adf_spi,&nop,1,&check_val,1);
		if(((check_val & CMD_READY) != 0) && ((check_val & 0x04) != 0)) {
			break;
20004226:	bf00      	nop

	//Pull #CS high again
	//Old version
//	ADF_SPI_SLAVE_SELECT(adf_spi, 0);
	//New version
	ADF_SPI_SLAVE_CLEAR(adf_spi,ADF_SPI_SLAVE);
20004228:	f24c 03b0 	movw	r3, #49328	; 0xc0b0
2000422c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004230:	681b      	ldr	r3, [r3, #0]
20004232:	4618      	mov	r0, r3
20004234:	f04f 0100 	mov.w	r1, #0
20004238:	f004 fa12 	bl	20008660 <SPI_clear_slave_select>
//	TMR_stop(&timer);

	uint8_t ret_val;
	tries = 0;
2000423c:	f04f 0300 	mov.w	r3, #0
20004240:	77bb      	strb	r3, [r7, #30]
	//Call adf_config to configure the ADF
	while(tries++ < 100) {
20004242:	e006      	b.n	20004252 <adf_init+0x21a>
	   ret_val = adf_get_state();
20004244:	f000 fb50 	bl	200048e8 <adf_get_state>
20004248:	4603      	mov	r3, r0
2000424a:	77fb      	strb	r3, [r7, #31]
	   if(ret_val == PHY_OFF) {
2000424c:	7ffb      	ldrb	r3, [r7, #31]
2000424e:	2b01      	cmp	r3, #1
20004250:	d00c      	beq.n	2000426c <adf_init+0x234>
//	TMR_stop(&timer);

	uint8_t ret_val;
	tries = 0;
	//Call adf_config to configure the ADF
	while(tries++ < 100) {
20004252:	7fbb      	ldrb	r3, [r7, #30]
20004254:	2b63      	cmp	r3, #99	; 0x63
20004256:	bf8c      	ite	hi
20004258:	2300      	movhi	r3, #0
2000425a:	2301      	movls	r3, #1
2000425c:	b2db      	uxtb	r3, r3
2000425e:	7fba      	ldrb	r2, [r7, #30]
20004260:	f102 0201 	add.w	r2, r2, #1
20004264:	77ba      	strb	r2, [r7, #30]
20004266:	2b00      	cmp	r3, #0
20004268:	d1ec      	bne.n	20004244 <adf_init+0x20c>
2000426a:	e000      	b.n	2000426e <adf_init+0x236>
	   ret_val = adf_get_state();
	   if(ret_val == PHY_OFF) {
		   break;
2000426c:	bf00      	nop

	if(tries >= 100) {
//		return ERR_FAIL_TO_SET_PHY_OFF;
	}

	count = config_adf7030();
2000426e:	f000 f895 	bl	2000439c <config_adf7030>
20004272:	4603      	mov	r3, r0
20004274:	76bb      	strb	r3, [r7, #26]

	if(count == 0){
20004276:	7ebb      	ldrb	r3, [r7, #26]
20004278:	2b00      	cmp	r3, #0
2000427a:	d107      	bne.n	2000428c <adf_init+0x254>
		count = cmd_ready_set();
2000427c:	f000 fa0a 	bl	20004694 <cmd_ready_set>
20004280:	4603      	mov	r3, r0
20004282:	76bb      	strb	r3, [r7, #26]
	} else {
		return ERR_CONFIG_FILE_FAILED;
	}

	if(count == 0){
20004284:	7ebb      	ldrb	r3, [r7, #26]
20004286:	2b00      	cmp	r3, #0
20004288:	d003      	beq.n	20004292 <adf_init+0x25a>
2000428a:	e00a      	b.n	200042a2 <adf_init+0x26a>
	count = config_adf7030();

	if(count == 0){
		count = cmd_ready_set();
	} else {
		return ERR_CONFIG_FILE_FAILED;
2000428c:	f04f 0303 	mov.w	r3, #3
20004290:	e018      	b.n	200042c4 <adf_init+0x28c>
	}

	if(count == 0){
		count = adf_in_idle();
20004292:	f000 fa3d 	bl	20004710 <adf_in_idle>
20004296:	4603      	mov	r3, r0
20004298:	76bb      	strb	r3, [r7, #26]
	} else {
		return ERR_CMD_FAILED;
	}

	if(count == 0){
2000429a:	7ebb      	ldrb	r3, [r7, #26]
2000429c:	2b00      	cmp	r3, #0
2000429e:	d003      	beq.n	200042a8 <adf_init+0x270>
200042a0:	e00f      	b.n	200042c2 <adf_init+0x28a>
	}

	if(count == 0){
		count = adf_in_idle();
	} else {
		return ERR_CMD_FAILED;
200042a2:	f04f 0302 	mov.w	r3, #2
200042a6:	e00d      	b.n	200042c4 <adf_init+0x28c>
	}

	if(count == 0){
		adf_write_to_memory(WMODE_1, GENERIC_PKT_FRAME_CFG1, enable_intr, 4);
200042a8:	f107 0304 	add.w	r3, r7, #4
200042ac:	f04f 0038 	mov.w	r0, #56	; 0x38
200042b0:	f240 5100 	movw	r1, #1280	; 0x500
200042b4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200042b8:	461a      	mov	r2, r3
200042ba:	f04f 0304 	mov.w	r3, #4
200042be:	f000 f8ed 	bl	2000449c <adf_write_to_memory>
200042c2:	e7ff      	b.n	200042c4 <adf_init+0x28c>
	} else {
//		return ERR_IN_IDLE_FAILED;
	}

}
200042c4:	4618      	mov	r0, r3
200042c6:	f107 0720 	add.w	r7, r7, #32
200042ca:	46bd      	mov	sp, r7
200042cc:	bd80      	pop	{r7, pc}
200042ce:	bf00      	nop

200042d0 <apply_file>:

uint8_t apply_file(uint8_t *file, uint16_t size) {
200042d0:	b580      	push	{r7, lr}
200042d2:	b088      	sub	sp, #32
200042d4:	af02      	add	r7, sp, #8
200042d6:	6078      	str	r0, [r7, #4]
200042d8:	460b      	mov	r3, r1
200042da:	807b      	strh	r3, [r7, #2]
//    uint32_t size = sizeof(file);
	//uint32_t size = 728;
    uint32_t array_position = 0;
200042dc:	f04f 0300 	mov.w	r3, #0
200042e0:	60fb      	str	r3, [r7, #12]
    uint8_t *pSeqData;
    ADF_SPI_SLAVE_SELECT(adf_spi,ADF_SPI_SLAVE);
200042e2:	f24c 03b0 	movw	r3, #49328	; 0xc0b0
200042e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200042ea:	681b      	ldr	r3, [r3, #0]
200042ec:	4618      	mov	r0, r3
200042ee:	f04f 0100 	mov.w	r1, #0
200042f2:	f004 f961 	bl	200085b8 <SPI_set_slave_select>
    do 
    { 
      // Calculate the number of bytes to write
      uint32_t length =  (*(file + array_position ) << 16) | 
200042f6:	687a      	ldr	r2, [r7, #4]
200042f8:	68fb      	ldr	r3, [r7, #12]
200042fa:	4413      	add	r3, r2
200042fc:	781b      	ldrb	r3, [r3, #0]
200042fe:	ea4f 4203 	mov.w	r2, r3, lsl #16
                         (*(file + array_position + 1) << 8) |
20004302:	68fb      	ldr	r3, [r7, #12]
20004304:	f103 0101 	add.w	r1, r3, #1
20004308:	687b      	ldr	r3, [r7, #4]
2000430a:	440b      	add	r3, r1
2000430c:	781b      	ldrb	r3, [r3, #0]
2000430e:	ea4f 2303 	mov.w	r3, r3, lsl #8
20004312:	ea42 0203 	orr.w	r2, r2, r3
                         (*(file + array_position + 2));
20004316:	68fb      	ldr	r3, [r7, #12]
20004318:	f103 0102 	add.w	r1, r3, #2
2000431c:	687b      	ldr	r3, [r7, #4]
2000431e:	440b      	add	r3, r1
20004320:	781b      	ldrb	r3, [r3, #0]
    uint8_t *pSeqData;
    ADF_SPI_SLAVE_SELECT(adf_spi,ADF_SPI_SLAVE);
    do 
    { 
      // Calculate the number of bytes to write
      uint32_t length =  (*(file + array_position ) << 16) | 
20004322:	ea42 0303 	orr.w	r3, r2, r3
                         (*(file + array_position + 1) << 8) |
                         (*(file + array_position + 2));
20004326:	617b      	str	r3, [r7, #20]
      
      if(length > 0xFFFF)
20004328:	697a      	ldr	r2, [r7, #20]
2000432a:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000432e:	429a      	cmp	r2, r3
20004330:	d902      	bls.n	20004338 <apply_file+0x68>
      {
         return ERR_LENGTH_OVERFLOW;
20004332:	f04f 0301 	mov.w	r3, #1
20004336:	e02b      	b.n	20004390 <apply_file+0xc0>
      } 
      
      // Write the SPI data pointed to location (MEMORY_FILE + array_position) with specified length (length)
      pSeqData = (file + array_position + 3);
20004338:	68fb      	ldr	r3, [r7, #12]
2000433a:	f103 0303 	add.w	r3, r3, #3
2000433e:	687a      	ldr	r2, [r7, #4]
20004340:	4413      	add	r3, r2
20004342:	613b      	str	r3, [r7, #16]
      
      // Transfer the Configuration sequence
      ADF_SPI_BLOCK_WRITE(adf_spi,pSeqData,1,(pSeqData+1),(length-4));
20004344:	f24c 03b0 	movw	r3, #49328	; 0xc0b0
20004348:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000434c:	681a      	ldr	r2, [r3, #0]
2000434e:	693b      	ldr	r3, [r7, #16]
20004350:	f103 0301 	add.w	r3, r3, #1
20004354:	6979      	ldr	r1, [r7, #20]
20004356:	f1a1 0104 	sub.w	r1, r1, #4
2000435a:	9100      	str	r1, [sp, #0]
2000435c:	4610      	mov	r0, r2
2000435e:	6939      	ldr	r1, [r7, #16]
20004360:	f04f 0201 	mov.w	r2, #1
20004364:	f000 fa46 	bl	200047f4 <adf_spi_trans_write>

      // Update the array position to point to the next block
      array_position += length;
20004368:	68fa      	ldr	r2, [r7, #12]
2000436a:	697b      	ldr	r3, [r7, #20]
2000436c:	4413      	add	r3, r2
2000436e:	60fb      	str	r3, [r7, #12]
    
    }while(array_position < size); // Continue operation until full data file has been written
20004370:	887a      	ldrh	r2, [r7, #2]
20004372:	68fb      	ldr	r3, [r7, #12]
20004374:	429a      	cmp	r2, r3
20004376:	d8be      	bhi.n	200042f6 <apply_file+0x26>
    //ADF_SPI_SLAVE_SELECT(adf_spi,0);
    //using new drivers
    ADF_SPI_SLAVE_CLEAR(adf_spi,ADF_SPI_SLAVE);
20004378:	f24c 03b0 	movw	r3, #49328	; 0xc0b0
2000437c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004380:	681b      	ldr	r3, [r3, #0]
20004382:	4618      	mov	r0, r3
20004384:	f04f 0100 	mov.w	r1, #0
20004388:	f004 f96a 	bl	20008660 <SPI_clear_slave_select>

    return 0;
2000438c:	f04f 0300 	mov.w	r3, #0

}
20004390:	4618      	mov	r0, r3
20004392:	f107 0718 	add.w	r7, r7, #24
20004396:	46bd      	mov	sp, r7
20004398:	bd80      	pop	{r7, pc}
2000439a:	bf00      	nop

2000439c <config_adf7030>:

uint8_t config_adf7030() {
2000439c:	b580      	push	{r7, lr}
2000439e:	b088      	sub	sp, #32
200043a0:	af00      	add	r7, sp, #0
    //   array_position += length;
    
    // }while(array_position < size); // Continue operation until full data file has been written

    uint8_t ret_val;
    uint8_t en_calib_array[] = {EN_CALIB >> 24,(EN_CALIB >> 16) & 0xFF, (EN_CALIB >> 8) & 0xFF, EN_CALIB & 0xFF};
200043a2:	f64a 3374 	movw	r3, #43892	; 0xab74
200043a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200043aa:	681b      	ldr	r3, [r3, #0]
200043ac:	61bb      	str	r3, [r7, #24]
    uint8_t en_calib_ar[] = {EN_CALIB & 0xFF, (EN_CALIB >> 8) & 0xFF, (EN_CALIB >> 16) & 0xFF, EN_CALIB >> 24 };
200043ae:	f64a 3378 	movw	r3, #43896	; 0xab78
200043b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200043b6:	681b      	ldr	r3, [r3, #0]
200043b8:	617b      	str	r3, [r7, #20]
    uint8_t dis_calib_array[] = {DIS_CALIB >> 24,(DIS_CALIB >> 16) & 0xFF, (DIS_CALIB >> 8) & 0xFF, DIS_CALIB & 0xFF};
200043ba:	f64a 337c 	movw	r3, #43900	; 0xab7c
200043be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200043c2:	681b      	ldr	r3, [r3, #0]
200043c4:	613b      	str	r3, [r7, #16]
    uint8_t dis_calib_ar[] = {DIS_CALIB & 0xFF, (DIS_CALIB >> 8) & 0xFF, (DIS_CALIB >> 16) & 0xFF, DIS_CALIB >> 24};
200043c6:	f64a 3380 	movw	r3, #43904	; 0xab80
200043ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200043ce:	681b      	ldr	r3, [r3, #0]
200043d0:	60fb      	str	r3, [r7, #12]
    uint8_t read_reg[6] = {0x00,0x00,0x00,0x00,0x00,0x00};
200043d2:	f04f 0300 	mov.w	r3, #0
200043d6:	713b      	strb	r3, [r7, #4]
200043d8:	f04f 0300 	mov.w	r3, #0
200043dc:	717b      	strb	r3, [r7, #5]
200043de:	f04f 0300 	mov.w	r3, #0
200043e2:	71bb      	strb	r3, [r7, #6]
200043e4:	f04f 0300 	mov.w	r3, #0
200043e8:	71fb      	strb	r3, [r7, #7]
200043ea:	f04f 0300 	mov.w	r3, #0
200043ee:	723b      	strb	r3, [r7, #8]
200043f0:	f04f 0300 	mov.w	r3, #0
200043f4:	727b      	strb	r3, [r7, #9]
	uint8_t tries = 0;
200043f6:	f04f 0300 	mov.w	r3, #0
200043fa:	77fb      	strb	r3, [r7, #31]

    //Apply the configuration file
    ret_val = apply_file(radio_memory_configuration, SIZEOFCONFIG);
200043fc:	f64a 4094 	movw	r0, #44180	; 0xac94
20004400:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004404:	f44f 7136 	mov.w	r1, #728	; 0x2d8
20004408:	f7ff ff62 	bl	200042d0 <apply_file>
2000440c:	4603      	mov	r3, r0
2000440e:	77bb      	strb	r3, [r7, #30]
    if(ret_val) {
20004410:	7fbb      	ldrb	r3, [r7, #30]
20004412:	2b00      	cmp	r3, #0
20004414:	d002      	beq.n	2000441c <config_adf7030+0x80>
        return ERR_CONFIG_FILE_FAILED;
20004416:	f04f 0303 	mov.w	r3, #3
2000441a:	e03a      	b.n	20004492 <config_adf7030+0xf6>
    //Enable calibration
//    adf_write_to_memory(WMODE_1,SM_DATA_CALIBRATION,en_calib_ar,4);

//    Issue CMD_CONFIG_DEV command
//    return 0;
    ret_val = adf_send_cmd(CMD_CFG_DEV);
2000441c:	f04f 0085 	mov.w	r0, #133	; 0x85
20004420:	f000 f8d2 	bl	200045c8 <adf_send_cmd>
20004424:	4603      	mov	r3, r0
20004426:	77bb      	strb	r3, [r7, #30]

	if(ret_val != 0) {
20004428:	7fbb      	ldrb	r3, [r7, #30]
2000442a:	2b00      	cmp	r3, #0
2000442c:	d002      	beq.n	20004434 <config_adf7030+0x98>
		return 1;
2000442e:	f04f 0301 	mov.w	r3, #1
20004432:	e02e      	b.n	20004492 <config_adf7030+0xf6>
//	   }
//   }

//    adf_in_idle();
    //Issue CMD_PHY_ON
    ret_val = adf_send_cmd(CMD_PHY_ON);
20004434:	f04f 0082 	mov.w	r0, #130	; 0x82
20004438:	f000 f8c6 	bl	200045c8 <adf_send_cmd>
2000443c:	4603      	mov	r3, r0
2000443e:	77bb      	strb	r3, [r7, #30]
    if(ret_val) {
20004440:	7fbb      	ldrb	r3, [r7, #30]
20004442:	2b00      	cmp	r3, #0
20004444:	d00e      	beq.n	20004464 <config_adf7030+0xc8>
//        adf_write_to_memory(WMODE_1,SM_DATA_CALIBRATION,dis_calib_ar,4);
        return (ret_val | 0xC0);
20004446:	7fbb      	ldrb	r3, [r7, #30]
20004448:	ea6f 6383 	mvn.w	r3, r3, lsl #26
2000444c:	ea6f 6393 	mvn.w	r3, r3, lsr #26
20004450:	b2db      	uxtb	r3, r3
20004452:	e01e      	b.n	20004492 <config_adf7030+0xf6>
    }
    while(tries++ < 100) {
    	ret_val = adf_get_state();
20004454:	f000 fa48 	bl	200048e8 <adf_get_state>
20004458:	4603      	mov	r3, r0
2000445a:	77bb      	strb	r3, [r7, #30]
	   if(ret_val == PHY_ON) {
2000445c:	7fbb      	ldrb	r3, [r7, #30]
2000445e:	2b02      	cmp	r3, #2
20004460:	d00e      	beq.n	20004480 <config_adf7030+0xe4>
20004462:	e000      	b.n	20004466 <config_adf7030+0xca>
    ret_val = adf_send_cmd(CMD_PHY_ON);
    if(ret_val) {
//        adf_write_to_memory(WMODE_1,SM_DATA_CALIBRATION,dis_calib_ar,4);
        return (ret_val | 0xC0);
    }
    while(tries++ < 100) {
20004464:	bf00      	nop
20004466:	7ffb      	ldrb	r3, [r7, #31]
20004468:	2b63      	cmp	r3, #99	; 0x63
2000446a:	bf8c      	ite	hi
2000446c:	2300      	movhi	r3, #0
2000446e:	2301      	movls	r3, #1
20004470:	b2db      	uxtb	r3, r3
20004472:	7ffa      	ldrb	r2, [r7, #31]
20004474:	f102 0201 	add.w	r2, r2, #1
20004478:	77fa      	strb	r2, [r7, #31]
2000447a:	2b00      	cmp	r3, #0
2000447c:	d1ea      	bne.n	20004454 <config_adf7030+0xb8>
2000447e:	e000      	b.n	20004482 <config_adf7030+0xe6>
    	ret_val = adf_get_state();
	   if(ret_val == PHY_ON) {
		   break;
20004480:	bf00      	nop
	   }
   }

	if(tries >= 100) {
20004482:	7ffb      	ldrb	r3, [r7, #31]
20004484:	2b63      	cmp	r3, #99	; 0x63
20004486:	d902      	bls.n	2000448e <config_adf7030+0xf2>
		return 1;
20004488:	f04f 0301 	mov.w	r3, #1
2000448c:	e001      	b.n	20004492 <config_adf7030+0xf6>
//    }

    //Disable calibration
//    adf_write_to_memory(WMODE_1,SM_DATA_CALIBRATION,dis_calib_ar,4);

    return 0;
2000448e:	f04f 0300 	mov.w	r3, #0

#else

#endif
}
20004492:	4618      	mov	r0, r3
20004494:	f107 0720 	add.w	r7, r7, #32
20004498:	46bd      	mov	sp, r7
2000449a:	bd80      	pop	{r7, pc}

2000449c <adf_write_to_memory>:


uint8_t adf_write_to_memory(uint8_t mode,uint32_t addr,uint8_t *data,uint32_t size) {
2000449c:	b580      	push	{r7, lr}
2000449e:	b088      	sub	sp, #32
200044a0:	af02      	add	r7, sp, #8
200044a2:	60b9      	str	r1, [r7, #8]
200044a4:	607a      	str	r2, [r7, #4]
200044a6:	603b      	str	r3, [r7, #0]
200044a8:	4603      	mov	r3, r0
200044aa:	73fb      	strb	r3, [r7, #15]
    //Currently implementing mode1 for testing. Need to implement other modes
    if((mode & WMODE_1) == WMODE_1){
        uint8_t cmd_data[] = {mode,(addr >> 24),((addr >> 16) & 0xFF),((addr >> 8) & 0xFF),(addr & 0xFF )};
200044ac:	68bb      	ldr	r3, [r7, #8]
200044ae:	ea4f 6313 	mov.w	r3, r3, lsr #24
200044b2:	b2d8      	uxtb	r0, r3
200044b4:	68bb      	ldr	r3, [r7, #8]
200044b6:	ea4f 4313 	mov.w	r3, r3, lsr #16
200044ba:	b2d9      	uxtb	r1, r3
200044bc:	68bb      	ldr	r3, [r7, #8]
200044be:	ea4f 2313 	mov.w	r3, r3, lsr #8
200044c2:	b2da      	uxtb	r2, r3
200044c4:	68bb      	ldr	r3, [r7, #8]
200044c6:	b2db      	uxtb	r3, r3
200044c8:	f897 c00f 	ldrb.w	ip, [r7, #15]
200044cc:	f887 c010 	strb.w	ip, [r7, #16]
200044d0:	7478      	strb	r0, [r7, #17]
200044d2:	74b9      	strb	r1, [r7, #18]
200044d4:	74fa      	strb	r2, [r7, #19]
200044d6:	753b      	strb	r3, [r7, #20]
        ADF_SPI_SLAVE_SELECT(adf_spi,ADF_SPI_SLAVE);
200044d8:	f24c 03b0 	movw	r3, #49328	; 0xc0b0
200044dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200044e0:	681b      	ldr	r3, [r3, #0]
200044e2:	4618      	mov	r0, r3
200044e4:	f04f 0100 	mov.w	r1, #0
200044e8:	f004 f866 	bl	200085b8 <SPI_set_slave_select>
        ADF_SPI_BLOCK_WRITE(adf_spi,cmd_data,5,data,size);
200044ec:	f24c 03b0 	movw	r3, #49328	; 0xc0b0
200044f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200044f4:	681a      	ldr	r2, [r3, #0]
200044f6:	f107 0310 	add.w	r3, r7, #16
200044fa:	6839      	ldr	r1, [r7, #0]
200044fc:	9100      	str	r1, [sp, #0]
200044fe:	4610      	mov	r0, r2
20004500:	4619      	mov	r1, r3
20004502:	f04f 0205 	mov.w	r2, #5
20004506:	687b      	ldr	r3, [r7, #4]
20004508:	f000 f974 	bl	200047f4 <adf_spi_trans_write>
        ADF_SPI_SLAVE_CLEAR(adf_spi, ADF_SPI_SLAVE);
2000450c:	f24c 03b0 	movw	r3, #49328	; 0xc0b0
20004510:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004514:	681b      	ldr	r3, [r3, #0]
20004516:	4618      	mov	r0, r3
20004518:	f04f 0100 	mov.w	r1, #0
2000451c:	f004 f8a0 	bl	20008660 <SPI_clear_slave_select>
    }

    return 0;
20004520:	f04f 0300 	mov.w	r3, #0
    

}
20004524:	4618      	mov	r0, r3
20004526:	f107 0718 	add.w	r7, r7, #24
2000452a:	46bd      	mov	sp, r7
2000452c:	bd80      	pop	{r7, pc}
2000452e:	bf00      	nop

20004530 <adf_read_from_memory>:

uint8_t* adf_read_from_memory(uint8_t mode,uint32_t addr,uint8_t *data,uint32_t size) {
20004530:	b580      	push	{r7, lr}
20004532:	b088      	sub	sp, #32
20004534:	af02      	add	r7, sp, #8
20004536:	60b9      	str	r1, [r7, #8]
20004538:	607a      	str	r2, [r7, #4]
2000453a:	603b      	str	r3, [r7, #0]
2000453c:	4603      	mov	r3, r0
2000453e:	73fb      	strb	r3, [r7, #15]
    if((mode & RMODE_1) == RMODE_1){
        uint8_t cmd_data[] = {mode,(addr >> 24),((addr >> 16) & 0xFF),((addr >> 8) & 0xFF),(addr & 0xFF )};
20004540:	68bb      	ldr	r3, [r7, #8]
20004542:	ea4f 6313 	mov.w	r3, r3, lsr #24
20004546:	b2d8      	uxtb	r0, r3
20004548:	68bb      	ldr	r3, [r7, #8]
2000454a:	ea4f 4313 	mov.w	r3, r3, lsr #16
2000454e:	b2d9      	uxtb	r1, r3
20004550:	68bb      	ldr	r3, [r7, #8]
20004552:	ea4f 2313 	mov.w	r3, r3, lsr #8
20004556:	b2da      	uxtb	r2, r3
20004558:	68bb      	ldr	r3, [r7, #8]
2000455a:	b2db      	uxtb	r3, r3
2000455c:	f897 c00f 	ldrb.w	ip, [r7, #15]
20004560:	f887 c010 	strb.w	ip, [r7, #16]
20004564:	7478      	strb	r0, [r7, #17]
20004566:	74b9      	strb	r1, [r7, #18]
20004568:	74fa      	strb	r2, [r7, #19]
2000456a:	753b      	strb	r3, [r7, #20]
        ADF_SPI_SLAVE_SELECT(adf_spi,ADF_SPI_SLAVE);
2000456c:	f24c 03b0 	movw	r3, #49328	; 0xc0b0
20004570:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004574:	681b      	ldr	r3, [r3, #0]
20004576:	4618      	mov	r0, r3
20004578:	f04f 0100 	mov.w	r1, #0
2000457c:	f004 f81c 	bl	200085b8 <SPI_set_slave_select>
        ADF_SPI_BLOCK_READ(adf_spi,cmd_data,5,data,size+RMODE1_OFFSET);
20004580:	f24c 03b0 	movw	r3, #49328	; 0xc0b0
20004584:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004588:	681a      	ldr	r2, [r3, #0]
2000458a:	683b      	ldr	r3, [r7, #0]
2000458c:	f103 0102 	add.w	r1, r3, #2
20004590:	f107 0310 	add.w	r3, r7, #16
20004594:	9100      	str	r1, [sp, #0]
20004596:	4610      	mov	r0, r2
20004598:	4619      	mov	r1, r3
2000459a:	f04f 0205 	mov.w	r2, #5
2000459e:	687b      	ldr	r3, [r7, #4]
200045a0:	f000 f8f4 	bl	2000478c <adf_spi_trans_read>
        ADF_SPI_SLAVE_CLEAR(adf_spi, ADF_SPI_SLAVE);
200045a4:	f24c 03b0 	movw	r3, #49328	; 0xc0b0
200045a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200045ac:	681b      	ldr	r3, [r3, #0]
200045ae:	4618      	mov	r0, r3
200045b0:	f04f 0100 	mov.w	r1, #0
200045b4:	f004 f854 	bl	20008660 <SPI_clear_slave_select>
    }
    return (data+RMODE1_OFFSET);
200045b8:	687b      	ldr	r3, [r7, #4]
200045ba:	f103 0302 	add.w	r3, r3, #2
}
200045be:	4618      	mov	r0, r3
200045c0:	f107 0718 	add.w	r7, r7, #24
200045c4:	46bd      	mov	sp, r7
200045c6:	bd80      	pop	{r7, pc}

200045c8 <adf_send_cmd>:

uint8_t adf_send_cmd(uint8_t command) {
200045c8:	b580      	push	{r7, lr}
200045ca:	b086      	sub	sp, #24
200045cc:	af02      	add	r7, sp, #8
200045ce:	4603      	mov	r3, r0
200045d0:	71fb      	strb	r3, [r7, #7]
    ADF_SPI_SLAVE_SELECT(adf_spi,ADF_SPI_SLAVE);
200045d2:	f24c 03b0 	movw	r3, #49328	; 0xc0b0
200045d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200045da:	681b      	ldr	r3, [r3, #0]
200045dc:	4618      	mov	r0, r3
200045de:	f04f 0100 	mov.w	r1, #0
200045e2:	f003 ffe9 	bl	200085b8 <SPI_set_slave_select>
    uint8_t check_val = 0,nop = ADF_NOP;
200045e6:	f04f 0300 	mov.w	r3, #0
200045ea:	73bb      	strb	r3, [r7, #14]
200045ec:	f04f 33ff 	mov.w	r3, #4294967295
200045f0:	737b      	strb	r3, [r7, #13]
    uint8_t tries = 0;
200045f2:	f04f 0300 	mov.w	r3, #0
200045f6:	73fb      	strb	r3, [r7, #15]
    //Send NOP command(0xFF) until adf is ready to receive command
   do {
       ADF_SPI_BLOCK_READ(adf_spi,&nop,1,&check_val,1);
200045f8:	f24c 03b0 	movw	r3, #49328	; 0xc0b0
200045fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004600:	6819      	ldr	r1, [r3, #0]
20004602:	f107 020d 	add.w	r2, r7, #13
20004606:	f107 030e 	add.w	r3, r7, #14
2000460a:	f04f 0001 	mov.w	r0, #1
2000460e:	9000      	str	r0, [sp, #0]
20004610:	4608      	mov	r0, r1
20004612:	4611      	mov	r1, r2
20004614:	f04f 0201 	mov.w	r2, #1
20004618:	f000 f8b8 	bl	2000478c <adf_spi_trans_read>
       if((check_val & CMD_READY) != 0) {
2000461c:	7bbb      	ldrb	r3, [r7, #14]
2000461e:	f003 0320 	and.w	r3, r3, #32
20004622:	2b00      	cmp	r3, #0
20004624:	d10c      	bne.n	20004640 <adf_send_cmd+0x78>
           break;
       }
   }while(tries++ < 100);
20004626:	7bfb      	ldrb	r3, [r7, #15]
20004628:	2b63      	cmp	r3, #99	; 0x63
2000462a:	bf8c      	ite	hi
2000462c:	2300      	movhi	r3, #0
2000462e:	2301      	movls	r3, #1
20004630:	b2db      	uxtb	r3, r3
20004632:	7bfa      	ldrb	r2, [r7, #15]
20004634:	f102 0201 	add.w	r2, r2, #1
20004638:	73fa      	strb	r2, [r7, #15]
2000463a:	2b00      	cmp	r3, #0
2000463c:	d1dc      	bne.n	200045f8 <adf_send_cmd+0x30>
2000463e:	e000      	b.n	20004642 <adf_send_cmd+0x7a>
    uint8_t tries = 0;
    //Send NOP command(0xFF) until adf is ready to receive command
   do {
       ADF_SPI_BLOCK_READ(adf_spi,&nop,1,&check_val,1);
       if((check_val & CMD_READY) != 0) {
           break;
20004640:	bf00      	nop
       }
   }while(tries++ < 100);
   if(tries >= 100) {
20004642:	7bfb      	ldrb	r3, [r7, #15]
20004644:	2b63      	cmp	r3, #99	; 0x63
20004646:	d902      	bls.n	2000464e <adf_send_cmd+0x86>
       return ERR_CMD_FAILED;
20004648:	f04f 0302 	mov.w	r3, #2
2000464c:	e01d      	b.n	2000468a <adf_send_cmd+0xc2>
   }

    //Send the command
    ADF_SPI_BLOCK_WRITE(adf_spi,&command, 1, &check_val, 1);
2000464e:	f24c 03b0 	movw	r3, #49328	; 0xc0b0
20004652:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004656:	6819      	ldr	r1, [r3, #0]
20004658:	f107 0207 	add.w	r2, r7, #7
2000465c:	f107 030e 	add.w	r3, r7, #14
20004660:	f04f 0001 	mov.w	r0, #1
20004664:	9000      	str	r0, [sp, #0]
20004666:	4608      	mov	r0, r1
20004668:	4611      	mov	r1, r2
2000466a:	f04f 0201 	mov.w	r2, #1
2000466e:	f000 f8c1 	bl	200047f4 <adf_spi_trans_write>
    //Using old drivers
    //ADF_SPI_SLAVE_SELECT(adf_spi,0);
    //Using new drivers
    ADF_SPI_SLAVE_CLEAR(adf_spi,ADF_SPI_SLAVE);
20004672:	f24c 03b0 	movw	r3, #49328	; 0xc0b0
20004676:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000467a:	681b      	ldr	r3, [r3, #0]
2000467c:	4618      	mov	r0, r3
2000467e:	f04f 0100 	mov.w	r1, #0
20004682:	f003 ffed 	bl	20008660 <SPI_clear_slave_select>

    return 0;
20004686:	f04f 0300 	mov.w	r3, #0

}
2000468a:	4618      	mov	r0, r3
2000468c:	f107 0710 	add.w	r7, r7, #16
20004690:	46bd      	mov	sp, r7
20004692:	bd80      	pop	{r7, pc}

20004694 <cmd_ready_set>:

    return 0;

}

uint8_t cmd_ready_set() {
20004694:	b580      	push	{r7, lr}
20004696:	b084      	sub	sp, #16
20004698:	af02      	add	r7, sp, #8
    uint8_t check_val = 0,nop = ADF_NOP;
2000469a:	f04f 0300 	mov.w	r3, #0
2000469e:	71bb      	strb	r3, [r7, #6]
200046a0:	f04f 33ff 	mov.w	r3, #4294967295
200046a4:	717b      	strb	r3, [r7, #5]
    uint8_t tries = 0;
200046a6:	f04f 0300 	mov.w	r3, #0
200046aa:	71fb      	strb	r3, [r7, #7]
    //Send NOP command(0xFF) until adf is ready to receive command
    do {
        ADF_SPI_BLOCK_READ(adf_spi,&nop,1,&check_val,1);
200046ac:	f24c 03b0 	movw	r3, #49328	; 0xc0b0
200046b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200046b4:	6819      	ldr	r1, [r3, #0]
200046b6:	f107 0205 	add.w	r2, r7, #5
200046ba:	f107 0306 	add.w	r3, r7, #6
200046be:	f04f 0001 	mov.w	r0, #1
200046c2:	9000      	str	r0, [sp, #0]
200046c4:	4608      	mov	r0, r1
200046c6:	4611      	mov	r1, r2
200046c8:	f04f 0201 	mov.w	r2, #1
200046cc:	f000 f85e 	bl	2000478c <adf_spi_trans_read>
        if((check_val & CMD_READY) != 0) {
200046d0:	79bb      	ldrb	r3, [r7, #6]
200046d2:	f003 0320 	and.w	r3, r3, #32
200046d6:	2b00      	cmp	r3, #0
200046d8:	d10c      	bne.n	200046f4 <cmd_ready_set+0x60>
            break;
        }
    }while(tries++ < 100);
200046da:	79fb      	ldrb	r3, [r7, #7]
200046dc:	2b63      	cmp	r3, #99	; 0x63
200046de:	bf8c      	ite	hi
200046e0:	2300      	movhi	r3, #0
200046e2:	2301      	movls	r3, #1
200046e4:	b2db      	uxtb	r3, r3
200046e6:	79fa      	ldrb	r2, [r7, #7]
200046e8:	f102 0201 	add.w	r2, r2, #1
200046ec:	71fa      	strb	r2, [r7, #7]
200046ee:	2b00      	cmp	r3, #0
200046f0:	d1dc      	bne.n	200046ac <cmd_ready_set+0x18>
200046f2:	e000      	b.n	200046f6 <cmd_ready_set+0x62>
    uint8_t tries = 0;
    //Send NOP command(0xFF) until adf is ready to receive command
    do {
        ADF_SPI_BLOCK_READ(adf_spi,&nop,1,&check_val,1);
        if((check_val & CMD_READY) != 0) {
            break;
200046f4:	bf00      	nop
        }
    }while(tries++ < 100);
    if(tries >= 100) {
200046f6:	79fb      	ldrb	r3, [r7, #7]
200046f8:	2b63      	cmp	r3, #99	; 0x63
200046fa:	d902      	bls.n	20004702 <cmd_ready_set+0x6e>
        return 1;
200046fc:	f04f 0301 	mov.w	r3, #1
20004700:	e001      	b.n	20004706 <cmd_ready_set+0x72>
    }
    return 0;
20004702:	f04f 0300 	mov.w	r3, #0
}
20004706:	4618      	mov	r0, r3
20004708:	f107 0708 	add.w	r7, r7, #8
2000470c:	46bd      	mov	sp, r7
2000470e:	bd80      	pop	{r7, pc}

20004710 <adf_in_idle>:

uint8_t adf_in_idle() {
20004710:	b580      	push	{r7, lr}
20004712:	b084      	sub	sp, #16
20004714:	af02      	add	r7, sp, #8
    uint8_t check_val = 0,nop = ADF_NOP;
20004716:	f04f 0300 	mov.w	r3, #0
2000471a:	71bb      	strb	r3, [r7, #6]
2000471c:	f04f 33ff 	mov.w	r3, #4294967295
20004720:	717b      	strb	r3, [r7, #5]
    uint8_t tries = 0;
20004722:	f04f 0300 	mov.w	r3, #0
20004726:	71fb      	strb	r3, [r7, #7]
    //Send NOP command(0xFF) until adf is ready to receive command
    do {
        ADF_SPI_BLOCK_READ(adf_spi,&nop,1,&check_val,1);
20004728:	f24c 03b0 	movw	r3, #49328	; 0xc0b0
2000472c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004730:	6819      	ldr	r1, [r3, #0]
20004732:	f107 0205 	add.w	r2, r7, #5
20004736:	f107 0306 	add.w	r3, r7, #6
2000473a:	f04f 0001 	mov.w	r0, #1
2000473e:	9000      	str	r0, [sp, #0]
20004740:	4608      	mov	r0, r1
20004742:	4611      	mov	r1, r2
20004744:	f04f 0201 	mov.w	r2, #1
20004748:	f000 f820 	bl	2000478c <adf_spi_trans_read>
        if((check_val & 0x04) != 0) {
2000474c:	79bb      	ldrb	r3, [r7, #6]
2000474e:	f003 0304 	and.w	r3, r3, #4
20004752:	2b00      	cmp	r3, #0
20004754:	d10c      	bne.n	20004770 <adf_in_idle+0x60>
            break;
        }
    }while(tries++ < 100);
20004756:	79fb      	ldrb	r3, [r7, #7]
20004758:	2b63      	cmp	r3, #99	; 0x63
2000475a:	bf8c      	ite	hi
2000475c:	2300      	movhi	r3, #0
2000475e:	2301      	movls	r3, #1
20004760:	b2db      	uxtb	r3, r3
20004762:	79fa      	ldrb	r2, [r7, #7]
20004764:	f102 0201 	add.w	r2, r2, #1
20004768:	71fa      	strb	r2, [r7, #7]
2000476a:	2b00      	cmp	r3, #0
2000476c:	d1dc      	bne.n	20004728 <adf_in_idle+0x18>
2000476e:	e000      	b.n	20004772 <adf_in_idle+0x62>
    uint8_t tries = 0;
    //Send NOP command(0xFF) until adf is ready to receive command
    do {
        ADF_SPI_BLOCK_READ(adf_spi,&nop,1,&check_val,1);
        if((check_val & 0x04) != 0) {
            break;
20004770:	bf00      	nop
        }
    }while(tries++ < 100);
    if(tries >= 100) {
20004772:	79fb      	ldrb	r3, [r7, #7]
20004774:	2b63      	cmp	r3, #99	; 0x63
20004776:	d902      	bls.n	2000477e <adf_in_idle+0x6e>
        return 1;
20004778:	f04f 0301 	mov.w	r3, #1
2000477c:	e001      	b.n	20004782 <adf_in_idle+0x72>
    }
    return 0;
2000477e:	f04f 0300 	mov.w	r3, #0
}
20004782:	4618      	mov	r0, r3
20004784:	f107 0708 	add.w	r7, r7, #8
20004788:	46bd      	mov	sp, r7
2000478a:	bd80      	pop	{r7, pc}

2000478c <adf_spi_trans_read>:

void adf_spi_trans_read( spi_instance_t * this_spi,
    uint8_t * cmd_buffer,
    size_t cmd_byte_size,
    uint8_t * rd_buffer,
    size_t rd_byte_size){
2000478c:	b580      	push	{r7, lr}
2000478e:	b088      	sub	sp, #32
20004790:	af02      	add	r7, sp, #8
20004792:	60f8      	str	r0, [r7, #12]
20004794:	60b9      	str	r1, [r7, #8]
20004796:	607a      	str	r2, [r7, #4]
20004798:	603b      	str	r3, [r7, #0]

	uint16_t i;
	uint8_t r_buf[6];
	r_buf[0] = 0x00;
2000479a:	f04f 0300 	mov.w	r3, #0
2000479e:	743b      	strb	r3, [r7, #16]
//	MSS_GPIO_set_output(MSS_GPIO_3, 1);
	//Using new drivers
//	SPI_set_slave_select(this_spi,ADF_SPI_SLAVE);


		SPI_transfer_block(this_spi,cmd_buffer,cmd_byte_size,r_buf,rd_byte_size);
200047a0:	687b      	ldr	r3, [r7, #4]
200047a2:	b29a      	uxth	r2, r3
200047a4:	6a3b      	ldr	r3, [r7, #32]
200047a6:	b299      	uxth	r1, r3
200047a8:	f107 0310 	add.w	r3, r7, #16
200047ac:	9100      	str	r1, [sp, #0]
200047ae:	68f8      	ldr	r0, [r7, #12]
200047b0:	68b9      	ldr	r1, [r7, #8]
200047b2:	f003 ffab 	bl	2000870c <SPI_transfer_block>

//	SPI_transfer_block(this_spi,0,0,rd_buffer,rd_byte_size);
//	SPI_clear_slave_select(this_spi,ADF_SPI_SLAVE);
	for(i=0;i<1000;i++){
200047b6:	f04f 0300 	mov.w	r3, #0
200047ba:	82fb      	strh	r3, [r7, #22]
200047bc:	e011      	b.n	200047e2 <adf_spi_trans_read+0x56>
		if(i<rd_byte_size){
200047be:	8afa      	ldrh	r2, [r7, #22]
200047c0:	6a3b      	ldr	r3, [r7, #32]
200047c2:	429a      	cmp	r2, r3
200047c4:	d209      	bcs.n	200047da <adf_spi_trans_read+0x4e>
			rd_buffer[i] = r_buf[i];
200047c6:	8afa      	ldrh	r2, [r7, #22]
200047c8:	683b      	ldr	r3, [r7, #0]
200047ca:	4413      	add	r3, r2
200047cc:	8afa      	ldrh	r2, [r7, #22]
200047ce:	f107 0118 	add.w	r1, r7, #24
200047d2:	440a      	add	r2, r1
200047d4:	f812 2c08 	ldrb.w	r2, [r2, #-8]
200047d8:	701a      	strb	r2, [r3, #0]

		SPI_transfer_block(this_spi,cmd_buffer,cmd_byte_size,r_buf,rd_byte_size);

//	SPI_transfer_block(this_spi,0,0,rd_buffer,rd_byte_size);
//	SPI_clear_slave_select(this_spi,ADF_SPI_SLAVE);
	for(i=0;i<1000;i++){
200047da:	8afb      	ldrh	r3, [r7, #22]
200047dc:	f103 0301 	add.w	r3, r3, #1
200047e0:	82fb      	strh	r3, [r7, #22]
200047e2:	8afa      	ldrh	r2, [r7, #22]
200047e4:	f240 33e7 	movw	r3, #999	; 0x3e7
200047e8:	429a      	cmp	r2, r3
200047ea:	d9e8      	bls.n	200047be <adf_spi_trans_read+0x32>
		if(i<rd_byte_size){
			rd_buffer[i] = r_buf[i];
		}
	}
}
200047ec:	f107 0718 	add.w	r7, r7, #24
200047f0:	46bd      	mov	sp, r7
200047f2:	bd80      	pop	{r7, pc}

200047f4 <adf_spi_trans_write>:

void adf_spi_trans_write( spi_instance_t * this_spi,
    uint8_t * cmd_buffer,
    size_t cmd_byte_size,
    uint8_t * wr_buffer,
    size_t wr_byte_size){
200047f4:	b580      	push	{r7, lr}
200047f6:	b0d2      	sub	sp, #328	; 0x148
200047f8:	af02      	add	r7, sp, #8
200047fa:	f107 0c0c 	add.w	ip, r7, #12
200047fe:	f8cc 0000 	str.w	r0, [ip]
20004802:	f107 0008 	add.w	r0, r7, #8
20004806:	6001      	str	r1, [r0, #0]
20004808:	f107 0104 	add.w	r1, r7, #4
2000480c:	600a      	str	r2, [r1, #0]
2000480e:	463a      	mov	r2, r7
20004810:	6013      	str	r3, [r2, #0]

	uint8_t data[300];
	uint16_t i = 0;
20004812:	f04f 0300 	mov.w	r3, #0
20004816:	f8a7 313e 	strh.w	r3, [r7, #318]	; 0x13e

	for(;i<cmd_byte_size;i++){
2000481a:	e011      	b.n	20004840 <adf_spi_trans_write+0x4c>
		data[i] = cmd_buffer[i];
2000481c:	f8b7 313e 	ldrh.w	r3, [r7, #318]	; 0x13e
20004820:	f8b7 113e 	ldrh.w	r1, [r7, #318]	; 0x13e
20004824:	f107 0208 	add.w	r2, r7, #8
20004828:	6812      	ldr	r2, [r2, #0]
2000482a:	440a      	add	r2, r1
2000482c:	7811      	ldrb	r1, [r2, #0]
2000482e:	f107 0210 	add.w	r2, r7, #16
20004832:	54d1      	strb	r1, [r2, r3]
    size_t wr_byte_size){

	uint8_t data[300];
	uint16_t i = 0;

	for(;i<cmd_byte_size;i++){
20004834:	f8b7 313e 	ldrh.w	r3, [r7, #318]	; 0x13e
20004838:	f103 0301 	add.w	r3, r3, #1
2000483c:	f8a7 313e 	strh.w	r3, [r7, #318]	; 0x13e
20004840:	f8b7 213e 	ldrh.w	r2, [r7, #318]	; 0x13e
20004844:	f107 0304 	add.w	r3, r7, #4
20004848:	681b      	ldr	r3, [r3, #0]
2000484a:	429a      	cmp	r2, r3
2000484c:	d3e6      	bcc.n	2000481c <adf_spi_trans_write+0x28>
		data[i] = cmd_buffer[i];
	}
	for(;i<cmd_byte_size + wr_byte_size;i++){
2000484e:	e015      	b.n	2000487c <adf_spi_trans_write+0x88>
		data[i] = wr_buffer[i-cmd_byte_size];
20004850:	f8b7 313e 	ldrh.w	r3, [r7, #318]	; 0x13e
20004854:	f8b7 113e 	ldrh.w	r1, [r7, #318]	; 0x13e
20004858:	f107 0204 	add.w	r2, r7, #4
2000485c:	6812      	ldr	r2, [r2, #0]
2000485e:	ebc2 0101 	rsb	r1, r2, r1
20004862:	463a      	mov	r2, r7
20004864:	6812      	ldr	r2, [r2, #0]
20004866:	440a      	add	r2, r1
20004868:	7811      	ldrb	r1, [r2, #0]
2000486a:	f107 0210 	add.w	r2, r7, #16
2000486e:	54d1      	strb	r1, [r2, r3]
	uint16_t i = 0;

	for(;i<cmd_byte_size;i++){
		data[i] = cmd_buffer[i];
	}
	for(;i<cmd_byte_size + wr_byte_size;i++){
20004870:	f8b7 313e 	ldrh.w	r3, [r7, #318]	; 0x13e
20004874:	f103 0301 	add.w	r3, r3, #1
20004878:	f8a7 313e 	strh.w	r3, [r7, #318]	; 0x13e
2000487c:	f8b7 213e 	ldrh.w	r2, [r7, #318]	; 0x13e
20004880:	f107 0304 	add.w	r3, r7, #4
20004884:	6819      	ldr	r1, [r3, #0]
20004886:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
2000488a:	440b      	add	r3, r1
2000488c:	429a      	cmp	r2, r3
2000488e:	d3df      	bcc.n	20004850 <adf_spi_trans_write+0x5c>
//	MSS_GPIO_set_output(MSS_GPIO_3, 0);
//	SPI_block_write(this_spi, cmd_buffer, cmd_byte_size, wr_buffer, wr_byte_size);
//	MSS_GPIO_set_output(MSS_GPIO_3, 1);
	//Using new drivers
//	SPI_set_slave_select(this_spi,ADF_SPI_SLAVE);
	SPI_transfer_block(this_spi,data,cmd_byte_size + wr_byte_size,0,0);
20004890:	f107 0304 	add.w	r3, r7, #4
20004894:	681b      	ldr	r3, [r3, #0]
20004896:	b29a      	uxth	r2, r3
20004898:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
2000489c:	b29b      	uxth	r3, r3
2000489e:	4413      	add	r3, r2
200048a0:	b29b      	uxth	r3, r3
200048a2:	f107 010c 	add.w	r1, r7, #12
200048a6:	f107 0210 	add.w	r2, r7, #16
200048aa:	f04f 0000 	mov.w	r0, #0
200048ae:	9000      	str	r0, [sp, #0]
200048b0:	6808      	ldr	r0, [r1, #0]
200048b2:	4611      	mov	r1, r2
200048b4:	461a      	mov	r2, r3
200048b6:	f04f 0300 	mov.w	r3, #0
200048ba:	f003 ff27 	bl	2000870c <SPI_transfer_block>
//	SPI_transfer_block(this_spi,wr_buffer,wr_byte_size,0,0);
//	SPI_clear_slave_select(this_spi,ADF_SPI_SLAVE);
	for(i=0;i<1000;i++){
200048be:	f04f 0300 	mov.w	r3, #0
200048c2:	f8a7 313e 	strh.w	r3, [r7, #318]	; 0x13e
200048c6:	e005      	b.n	200048d4 <adf_spi_trans_write+0xe0>
200048c8:	f8b7 313e 	ldrh.w	r3, [r7, #318]	; 0x13e
200048cc:	f103 0301 	add.w	r3, r3, #1
200048d0:	f8a7 313e 	strh.w	r3, [r7, #318]	; 0x13e
200048d4:	f8b7 213e 	ldrh.w	r2, [r7, #318]	; 0x13e
200048d8:	f240 33e7 	movw	r3, #999	; 0x3e7
200048dc:	429a      	cmp	r2, r3
200048de:	d9f3      	bls.n	200048c8 <adf_spi_trans_write+0xd4>

	}
}
200048e0:	f507 77a0 	add.w	r7, r7, #320	; 0x140
200048e4:	46bd      	mov	sp, r7
200048e6:	bd80      	pop	{r7, pc}

200048e8 <adf_get_state>:

uint8_t adf_get_state() {
200048e8:	b580      	push	{r7, lr}
200048ea:	b082      	sub	sp, #8
200048ec:	af00      	add	r7, sp, #0
    uint8_t misc_fw[6] = {0x00,0x00,0x00,0x00,0x00,0x00};
200048ee:	f04f 0300 	mov.w	r3, #0
200048f2:	703b      	strb	r3, [r7, #0]
200048f4:	f04f 0300 	mov.w	r3, #0
200048f8:	707b      	strb	r3, [r7, #1]
200048fa:	f04f 0300 	mov.w	r3, #0
200048fe:	70bb      	strb	r3, [r7, #2]
20004900:	f04f 0300 	mov.w	r3, #0
20004904:	70fb      	strb	r3, [r7, #3]
20004906:	f04f 0300 	mov.w	r3, #0
2000490a:	713b      	strb	r3, [r7, #4]
2000490c:	f04f 0300 	mov.w	r3, #0
20004910:	717b      	strb	r3, [r7, #5]
    uint8_t curr_mode = 0;
20004912:	f04f 0300 	mov.w	r3, #0
20004916:	71bb      	strb	r3, [r7, #6]
	uint8_t tries = 0;
20004918:	f04f 0300 	mov.w	r3, #0
2000491c:	71fb      	strb	r3, [r7, #7]
    while((!(misc_fw[0] == 0xe4 || misc_fw[0] == 0xA4)) && tries++ < 100){
2000491e:	e011      	b.n	20004944 <adf_get_state+0x5c>
    	adf_read_from_memory(RMODE_1,MISC_FW,misc_fw,4);
20004920:	463b      	mov	r3, r7
20004922:	f04f 0078 	mov.w	r0, #120	; 0x78
20004926:	f244 21b4 	movw	r1, #17076	; 0x42b4
2000492a:	f2c4 0100 	movt	r1, #16384	; 0x4000
2000492e:	461a      	mov	r2, r3
20004930:	f04f 0304 	mov.w	r3, #4
20004934:	f7ff fdfc 	bl	20004530 <adf_read_from_memory>
    	if( misc_fw[0] == 0xe2 || misc_fw[0] == 0xA2){
20004938:	783b      	ldrb	r3, [r7, #0]
2000493a:	2be2      	cmp	r3, #226	; 0xe2
2000493c:	d014      	beq.n	20004968 <adf_get_state+0x80>
2000493e:	783b      	ldrb	r3, [r7, #0]
20004940:	2ba2      	cmp	r3, #162	; 0xa2
20004942:	d011      	beq.n	20004968 <adf_get_state+0x80>

uint8_t adf_get_state() {
    uint8_t misc_fw[6] = {0x00,0x00,0x00,0x00,0x00,0x00};
    uint8_t curr_mode = 0;
	uint8_t tries = 0;
    while((!(misc_fw[0] == 0xe4 || misc_fw[0] == 0xA4)) && tries++ < 100){
20004944:	783b      	ldrb	r3, [r7, #0]
20004946:	2be4      	cmp	r3, #228	; 0xe4
20004948:	d00e      	beq.n	20004968 <adf_get_state+0x80>
2000494a:	783b      	ldrb	r3, [r7, #0]
2000494c:	2ba4      	cmp	r3, #164	; 0xa4
2000494e:	d00b      	beq.n	20004968 <adf_get_state+0x80>
20004950:	79fb      	ldrb	r3, [r7, #7]
20004952:	2b63      	cmp	r3, #99	; 0x63
20004954:	bf8c      	ite	hi
20004956:	2300      	movhi	r3, #0
20004958:	2301      	movls	r3, #1
2000495a:	b2db      	uxtb	r3, r3
2000495c:	79fa      	ldrb	r2, [r7, #7]
2000495e:	f102 0201 	add.w	r2, r2, #1
20004962:	71fa      	strb	r2, [r7, #7]
20004964:	2b00      	cmp	r3, #0
20004966:	d1db      	bne.n	20004920 <adf_get_state+0x38>
    	if( misc_fw[0] == 0xe2 || misc_fw[0] == 0xA2){
    		break;
    	}
    }
	//PHY SLEEP is zero. Need to discuss what to return when tries goes out of limits
    curr_mode = misc_fw[4] & 0x3F;
20004968:	793b      	ldrb	r3, [r7, #4]
2000496a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
2000496e:	71bb      	strb	r3, [r7, #6]
    return curr_mode;
20004970:	79bb      	ldrb	r3, [r7, #6]
}
20004972:	4618      	mov	r0, r3
20004974:	f107 0708 	add.w	r7, r7, #8
20004978:	46bd      	mov	sp, r7
2000497a:	bd80      	pop	{r7, pc}

2000497c <get_rssi_data>:
	while(cmd_buff[0] == 0x00){
		adf_read_from_memory(RMODE_1, RX_BUFFER, cmd_buff, 4);
	}
}

void get_rssi_data(uint16_t* rssi){
2000497c:	b580      	push	{r7, lr}
2000497e:	b084      	sub	sp, #16
20004980:	af00      	add	r7, sp, #0
20004982:	6078      	str	r0, [r7, #4]

	uint8_t rx_buf[6];
	rx_buf[0] = 0x00;
20004984:	f04f 0300 	mov.w	r3, #0
20004988:	723b      	strb	r3, [r7, #8]

	while(rx_buf[0] == 0x00){
2000498a:	e00c      	b.n	200049a6 <get_rssi_data+0x2a>
		adf_read_from_memory(RMODE_1, RSSI_ADDR, rx_buf, 4);
2000498c:	f107 0308 	add.w	r3, r7, #8
20004990:	f04f 0078 	mov.w	r0, #120	; 0x78
20004994:	f240 5138 	movw	r1, #1336	; 0x538
20004998:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000499c:	461a      	mov	r2, r3
2000499e:	f04f 0304 	mov.w	r3, #4
200049a2:	f7ff fdc5 	bl	20004530 <adf_read_from_memory>
void get_rssi_data(uint16_t* rssi){

	uint8_t rx_buf[6];
	rx_buf[0] = 0x00;

	while(rx_buf[0] == 0x00){
200049a6:	7a3b      	ldrb	r3, [r7, #8]
200049a8:	2b00      	cmp	r3, #0
200049aa:	d0ef      	beq.n	2000498c <get_rssi_data+0x10>
		adf_read_from_memory(RMODE_1, RSSI_ADDR, rx_buf, 4);
	}

	*rssi = (uint16_t)((rx_buf[2] & 0x07) << 8) + rx_buf[3];
200049ac:	7abb      	ldrb	r3, [r7, #10]
200049ae:	f003 0307 	and.w	r3, r3, #7
200049b2:	ea4f 2303 	mov.w	r3, r3, lsl #8
200049b6:	b29a      	uxth	r2, r3
200049b8:	7afb      	ldrb	r3, [r7, #11]
200049ba:	4413      	add	r3, r2
200049bc:	b29a      	uxth	r2, r3
200049be:	687b      	ldr	r3, [r7, #4]
200049c0:	801a      	strh	r2, [r3, #0]
	*rssi = ~(*rssi) + 1;
200049c2:	687b      	ldr	r3, [r7, #4]
200049c4:	881b      	ldrh	r3, [r3, #0]
200049c6:	f1c3 0300 	rsb	r3, r3, #0
200049ca:	b29b      	uxth	r3, r3
200049cc:	b29a      	uxth	r2, r3
200049ce:	687b      	ldr	r3, [r7, #4]
200049d0:	801a      	strh	r2, [r3, #0]
	*rssi = *rssi & 0x0FFF;
200049d2:	687b      	ldr	r3, [r7, #4]
200049d4:	881b      	ldrh	r3, [r3, #0]
200049d6:	ea4f 5303 	mov.w	r3, r3, lsl #20
200049da:	ea4f 5313 	mov.w	r3, r3, lsr #20
200049de:	687a      	ldr	r2, [r7, #4]
200049e0:	8013      	strh	r3, [r2, #0]
	if(*rssi > 2048){
200049e2:	687b      	ldr	r3, [r7, #4]
200049e4:	881b      	ldrh	r3, [r3, #0]
200049e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
200049ea:	d906      	bls.n	200049fa <get_rssi_data+0x7e>
		*rssi = *rssi - 2048;
200049ec:	687b      	ldr	r3, [r7, #4]
200049ee:	881b      	ldrh	r3, [r3, #0]
200049f0:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
200049f4:	b29a      	uxth	r2, r3
200049f6:	687b      	ldr	r3, [r7, #4]
200049f8:	801a      	strh	r2, [r3, #0]
	}
	*rssi = *rssi/4;
200049fa:	687b      	ldr	r3, [r7, #4]
200049fc:	881b      	ldrh	r3, [r3, #0]
200049fe:	ea4f 0393 	mov.w	r3, r3, lsr #2
20004a02:	b29a      	uxth	r2, r3
20004a04:	687b      	ldr	r3, [r7, #4]
20004a06:	801a      	strh	r2, [r3, #0]

}
20004a08:	f107 0710 	add.w	r7, r7, #16
20004a0c:	46bd      	mov	sp, r7
20004a0e:	bd80      	pop	{r7, pc}

20004a10 <get_rssi_cca_data>:
	temp[0] = rx_buf[5];
	temp[1] = rx_buf[4] & 0x0F;

}

void get_rssi_cca_data(uint16_t* rssi){
20004a10:	b580      	push	{r7, lr}
20004a12:	b084      	sub	sp, #16
20004a14:	af00      	add	r7, sp, #0
20004a16:	6078      	str	r0, [r7, #4]
	uint8_t rx_buf[6];
	//uint16_t rssi;
	rx_buf[0] = 0x00;
20004a18:	f04f 0300 	mov.w	r3, #0
20004a1c:	723b      	strb	r3, [r7, #8]
	uint8_t state;

	adf_send_cmd(CMD_PHY_CCA);
20004a1e:	f04f 0086 	mov.w	r0, #134	; 0x86
20004a22:	f7ff fdd1 	bl	200045c8 <adf_send_cmd>

	state = adf_get_state();
20004a26:	f7ff ff5f 	bl	200048e8 <adf_get_state>
20004a2a:	4603      	mov	r3, r0
20004a2c:	73fb      	strb	r3, [r7, #15]

	while(state != 2){
20004a2e:	e003      	b.n	20004a38 <get_rssi_cca_data+0x28>
		state = adf_get_state();
20004a30:	f7ff ff5a 	bl	200048e8 <adf_get_state>
20004a34:	4603      	mov	r3, r0
20004a36:	73fb      	strb	r3, [r7, #15]

	adf_send_cmd(CMD_PHY_CCA);

	state = adf_get_state();

	while(state != 2){
20004a38:	7bfb      	ldrb	r3, [r7, #15]
20004a3a:	2b02      	cmp	r3, #2
20004a3c:	d1f8      	bne.n	20004a30 <get_rssi_cca_data+0x20>
		state = adf_get_state();
	}

	while(rx_buf[0] == 0x00){
20004a3e:	e00c      	b.n	20004a5a <get_rssi_cca_data+0x4a>
		adf_read_from_memory(RMODE_1, PROFILE_CCA_READBACK, rx_buf, 4);
20004a40:	f107 0308 	add.w	r3, r7, #8
20004a44:	f04f 0078 	mov.w	r0, #120	; 0x78
20004a48:	f240 317c 	movw	r1, #892	; 0x37c
20004a4c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004a50:	461a      	mov	r2, r3
20004a52:	f04f 0304 	mov.w	r3, #4
20004a56:	f7ff fd6b 	bl	20004530 <adf_read_from_memory>

	while(state != 2){
		state = adf_get_state();
	}

	while(rx_buf[0] == 0x00){
20004a5a:	7a3b      	ldrb	r3, [r7, #8]
20004a5c:	2b00      	cmp	r3, #0
20004a5e:	d0ef      	beq.n	20004a40 <get_rssi_cca_data+0x30>
		adf_read_from_memory(RMODE_1, PROFILE_CCA_READBACK, rx_buf, 4);
	}

	*rssi = (uint16_t)((rx_buf[4] & 0x07) << 8) + rx_buf[5];
20004a60:	7b3b      	ldrb	r3, [r7, #12]
20004a62:	f003 0307 	and.w	r3, r3, #7
20004a66:	ea4f 2303 	mov.w	r3, r3, lsl #8
20004a6a:	b29a      	uxth	r2, r3
20004a6c:	7b7b      	ldrb	r3, [r7, #13]
20004a6e:	4413      	add	r3, r2
20004a70:	b29a      	uxth	r2, r3
20004a72:	687b      	ldr	r3, [r7, #4]
20004a74:	801a      	strh	r2, [r3, #0]
	*rssi = ~(*rssi) + 1;
20004a76:	687b      	ldr	r3, [r7, #4]
20004a78:	881b      	ldrh	r3, [r3, #0]
20004a7a:	f1c3 0300 	rsb	r3, r3, #0
20004a7e:	b29b      	uxth	r3, r3
20004a80:	b29a      	uxth	r2, r3
20004a82:	687b      	ldr	r3, [r7, #4]
20004a84:	801a      	strh	r2, [r3, #0]
	*rssi = *rssi & 0x0FFF;
20004a86:	687b      	ldr	r3, [r7, #4]
20004a88:	881b      	ldrh	r3, [r3, #0]
20004a8a:	ea4f 5303 	mov.w	r3, r3, lsl #20
20004a8e:	ea4f 5313 	mov.w	r3, r3, lsr #20
20004a92:	687a      	ldr	r2, [r7, #4]
20004a94:	8013      	strh	r3, [r2, #0]
	if(*rssi > 2048){
20004a96:	687b      	ldr	r3, [r7, #4]
20004a98:	881b      	ldrh	r3, [r3, #0]
20004a9a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
20004a9e:	d906      	bls.n	20004aae <get_rssi_cca_data+0x9e>
		*rssi = *rssi - 2048;
20004aa0:	687b      	ldr	r3, [r7, #4]
20004aa2:	881b      	ldrh	r3, [r3, #0]
20004aa4:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
20004aa8:	b29a      	uxth	r2, r3
20004aaa:	687b      	ldr	r3, [r7, #4]
20004aac:	801a      	strh	r2, [r3, #0]
	}
	*rssi = *rssi/4;
20004aae:	687b      	ldr	r3, [r7, #4]
20004ab0:	881b      	ldrh	r3, [r3, #0]
20004ab2:	ea4f 0393 	mov.w	r3, r3, lsr #2
20004ab6:	b29a      	uxth	r2, r3
20004ab8:	687b      	ldr	r3, [r7, #4]
20004aba:	801a      	strh	r2, [r3, #0]

}
20004abc:	f107 0710 	add.w	r7, r7, #16
20004ac0:	46bd      	mov	sp, r7
20004ac2:	bd80      	pop	{r7, pc}

20004ac4 <rx_pkt>:
//	echo_str("\n\r\0");

   return 0;
}

uint8_t rx_pkt(uint8_t * cmd, uint16_t* rssi, uint8_t* cmd_rx_flg){
20004ac4:	b580      	push	{r7, lr}
20004ac6:	b088      	sub	sp, #32
20004ac8:	af00      	add	r7, sp, #0
20004aca:	60f8      	str	r0, [r7, #12]
20004acc:	60b9      	str	r1, [r7, #8]
20004ace:	607a      	str	r2, [r7, #4]

	uint8_t rx_buf[6];
	uint8_t tries = 0;
20004ad0:	f04f 0300 	mov.w	r3, #0
20004ad4:	77bb      	strb	r3, [r7, #30]
	uint8_t i = 0;
20004ad6:	f04f 0300 	mov.w	r3, #0
20004ada:	77fb      	strb	r3, [r7, #31]
	rx_buf[5] = 0x00;
20004adc:	f04f 0300 	mov.w	r3, #0
20004ae0:	777b      	strb	r3, [r7, #29]
	uint8_t clr_tx_buf[4];
	clr_tx_buf[0] = 0xFF;
20004ae2:	f04f 33ff 	mov.w	r3, #4294967295
20004ae6:	753b      	strb	r3, [r7, #20]
	clr_tx_buf[1] = 0xFF;
20004ae8:	f04f 33ff 	mov.w	r3, #4294967295
20004aec:	757b      	strb	r3, [r7, #21]
	clr_tx_buf[2] = 0xFF;
20004aee:	f04f 33ff 	mov.w	r3, #4294967295
20004af2:	75bb      	strb	r3, [r7, #22]
	clr_tx_buf[3] = 0xFF;
20004af4:	f04f 33ff 	mov.w	r3, #4294967295
20004af8:	75fb      	strb	r3, [r7, #23]

	uint8_t clr_tx[4];
	clr_tx[0] = 0x00;
20004afa:	f04f 0300 	mov.w	r3, #0
20004afe:	743b      	strb	r3, [r7, #16]
	clr_tx[1] = 0x00;
20004b00:	f04f 0300 	mov.w	r3, #0
20004b04:	747b      	strb	r3, [r7, #17]
	clr_tx[2] = 0x00;
20004b06:	f04f 0300 	mov.w	r3, #0
20004b0a:	74bb      	strb	r3, [r7, #18]
	clr_tx[3] = 0xDF;
20004b0c:	f06f 0320 	mvn.w	r3, #32
20004b10:	74fb      	strb	r3, [r7, #19]
//	}



	do{
		timer_dis();
20004b12:	f7fd f905 	bl	20001d20 <timer_dis>
		adf_read_from_memory(RMODE_1, IRQ_CTRL_STATUS0, rx_buf, 4);
20004b16:	f107 0318 	add.w	r3, r7, #24
20004b1a:	f04f 0078 	mov.w	r0, #120	; 0x78
20004b1e:	f643 0108 	movw	r1, #14344	; 0x3808
20004b22:	f2c4 0100 	movt	r1, #16384	; 0x4000
20004b26:	461a      	mov	r2, r3
20004b28:	f04f 0304 	mov.w	r3, #4
20004b2c:	f7ff fd00 	bl	20004530 <adf_read_from_memory>
		timer_ena();
20004b30:	f7fd f8fe 	bl	20001d30 <timer_ena>
		if(rx_buf[5] == 0xDF){
20004b34:	7f7b      	ldrb	r3, [r7, #29]
20004b36:	2bdf      	cmp	r3, #223	; 0xdf
20004b38:	d00c      	beq.n	20004b54 <rx_pkt+0x90>
			break;
		}
	}while(tries++ < 100);
20004b3a:	7fbb      	ldrb	r3, [r7, #30]
20004b3c:	2b63      	cmp	r3, #99	; 0x63
20004b3e:	bf8c      	ite	hi
20004b40:	2300      	movhi	r3, #0
20004b42:	2301      	movls	r3, #1
20004b44:	b2db      	uxtb	r3, r3
20004b46:	7fba      	ldrb	r2, [r7, #30]
20004b48:	f102 0201 	add.w	r2, r2, #1
20004b4c:	77ba      	strb	r2, [r7, #30]
20004b4e:	2b00      	cmp	r3, #0
20004b50:	d1df      	bne.n	20004b12 <rx_pkt+0x4e>
20004b52:	e000      	b.n	20004b56 <rx_pkt+0x92>
	do{
		timer_dis();
		adf_read_from_memory(RMODE_1, IRQ_CTRL_STATUS0, rx_buf, 4);
		timer_ena();
		if(rx_buf[5] == 0xDF){
			break;
20004b54:	bf00      	nop
//		adf_read_from_memory(RMODE_1, IRQ_CTRL_STATUS0, rx_buf, 4);
//	}		//Give number of tries

//	chk_status();
	//If tries<100 read from rx_buffer! or else do not
	if(tries < 100){
20004b56:	7fbb      	ldrb	r3, [r7, #30]
20004b58:	2b63      	cmp	r3, #99	; 0x63
20004b5a:	f200 811e 	bhi.w	20004d9a <rx_pkt+0x2d6>
		*cmd_rx_flg = 1;
20004b5e:	687b      	ldr	r3, [r7, #4]
20004b60:	f04f 0201 	mov.w	r2, #1
20004b64:	701a      	strb	r2, [r3, #0]


		adf_read_from_memory(RMODE_1, RX_BUFFER, rx_buf, 4);
20004b66:	f107 0318 	add.w	r3, r7, #24
20004b6a:	f04f 0078 	mov.w	r0, #120	; 0x78
20004b6e:	f640 4118 	movw	r1, #3096	; 0xc18
20004b72:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004b76:	461a      	mov	r2, r3
20004b78:	f04f 0304 	mov.w	r3, #4
20004b7c:	f7ff fcd8 	bl	20004530 <adf_read_from_memory>

		cmd[0] = rx_buf[5];
20004b80:	7f7a      	ldrb	r2, [r7, #29]
20004b82:	68fb      	ldr	r3, [r7, #12]
20004b84:	701a      	strb	r2, [r3, #0]
		cmd[1] = rx_buf[4];
20004b86:	68fb      	ldr	r3, [r7, #12]
20004b88:	f103 0301 	add.w	r3, r3, #1
20004b8c:	7f3a      	ldrb	r2, [r7, #28]
20004b8e:	701a      	strb	r2, [r3, #0]
		cmd[2] = rx_buf[3];
20004b90:	68fb      	ldr	r3, [r7, #12]
20004b92:	f103 0302 	add.w	r3, r3, #2
20004b96:	7efa      	ldrb	r2, [r7, #27]
20004b98:	701a      	strb	r2, [r3, #0]
		cmd[3] = rx_buf[2];
20004b9a:	68fb      	ldr	r3, [r7, #12]
20004b9c:	f103 0303 	add.w	r3, r3, #3
20004ba0:	7eba      	ldrb	r2, [r7, #26]
20004ba2:	701a      	strb	r2, [r3, #0]

//		adf_read_from_memory(RMODE_1, RX_BUFFER + 4, rx_buf, cmd_list[cmd[0] - 1].length - 3);	TODO Rectify This..Gives HardFualt Handler
//		cmd[4] = rx_buf[5];

		if(cmd_list[cmd[0] - 1].length > 4 && cmd_list[cmd[0] - 1].length <= 8){
20004ba4:	68fb      	ldr	r3, [r7, #12]
20004ba6:	781b      	ldrb	r3, [r3, #0]
20004ba8:	f103 31ff 	add.w	r1, r3, #4294967295
20004bac:	f24c 0280 	movw	r2, #49280	; 0xc080
20004bb0:	f2c2 0200 	movt	r2, #8192	; 0x2000
20004bb4:	460b      	mov	r3, r1
20004bb6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20004bba:	ebc1 0303 	rsb	r3, r1, r3
20004bbe:	4413      	add	r3, r2
20004bc0:	785a      	ldrb	r2, [r3, #1]
20004bc2:	789b      	ldrb	r3, [r3, #2]
20004bc4:	ea4f 2303 	mov.w	r3, r3, lsl #8
20004bc8:	ea43 0302 	orr.w	r3, r3, r2
20004bcc:	b29b      	uxth	r3, r3
20004bce:	2b04      	cmp	r3, #4
20004bd0:	d938      	bls.n	20004c44 <rx_pkt+0x180>
20004bd2:	68fb      	ldr	r3, [r7, #12]
20004bd4:	781b      	ldrb	r3, [r3, #0]
20004bd6:	f103 31ff 	add.w	r1, r3, #4294967295
20004bda:	f24c 0280 	movw	r2, #49280	; 0xc080
20004bde:	f2c2 0200 	movt	r2, #8192	; 0x2000
20004be2:	460b      	mov	r3, r1
20004be4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20004be8:	ebc1 0303 	rsb	r3, r1, r3
20004bec:	4413      	add	r3, r2
20004bee:	785a      	ldrb	r2, [r3, #1]
20004bf0:	789b      	ldrb	r3, [r3, #2]
20004bf2:	ea4f 2303 	mov.w	r3, r3, lsl #8
20004bf6:	ea43 0302 	orr.w	r3, r3, r2
20004bfa:	b29b      	uxth	r3, r3
20004bfc:	2b08      	cmp	r3, #8
20004bfe:	d821      	bhi.n	20004c44 <rx_pkt+0x180>
			adf_read_from_memory(RMODE_1, RX_BUFFER + 4, rx_buf, 4);
20004c00:	f107 0318 	add.w	r3, r7, #24
20004c04:	f04f 0078 	mov.w	r0, #120	; 0x78
20004c08:	f640 411c 	movw	r1, #3100	; 0xc1c
20004c0c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004c10:	461a      	mov	r2, r3
20004c12:	f04f 0304 	mov.w	r3, #4
20004c16:	f7ff fc8b 	bl	20004530 <adf_read_from_memory>
			cmd[4] = rx_buf[5];
20004c1a:	68fb      	ldr	r3, [r7, #12]
20004c1c:	f103 0304 	add.w	r3, r3, #4
20004c20:	7f7a      	ldrb	r2, [r7, #29]
20004c22:	701a      	strb	r2, [r3, #0]
			cmd[5] = rx_buf[4];
20004c24:	68fb      	ldr	r3, [r7, #12]
20004c26:	f103 0305 	add.w	r3, r3, #5
20004c2a:	7f3a      	ldrb	r2, [r7, #28]
20004c2c:	701a      	strb	r2, [r3, #0]
			cmd[6] = rx_buf[3];
20004c2e:	68fb      	ldr	r3, [r7, #12]
20004c30:	f103 0306 	add.w	r3, r3, #6
20004c34:	7efa      	ldrb	r2, [r7, #27]
20004c36:	701a      	strb	r2, [r3, #0]
			cmd[7] = rx_buf[2];
20004c38:	68fb      	ldr	r3, [r7, #12]
20004c3a:	f103 0307 	add.w	r3, r3, #7
20004c3e:	7eba      	ldrb	r2, [r7, #26]
20004c40:	701a      	strb	r2, [r3, #0]
		cmd[3] = rx_buf[2];

//		adf_read_from_memory(RMODE_1, RX_BUFFER + 4, rx_buf, cmd_list[cmd[0] - 1].length - 3);	TODO Rectify This..Gives HardFualt Handler
//		cmd[4] = rx_buf[5];

		if(cmd_list[cmd[0] - 1].length > 4 && cmd_list[cmd[0] - 1].length <= 8){
20004c42:	e090      	b.n	20004d66 <rx_pkt+0x2a2>
			cmd[5] = rx_buf[4];
			cmd[6] = rx_buf[3];
			cmd[7] = rx_buf[2];
		}

		else if(cmd_list[cmd[0] - 1].length > 8 && cmd_list[cmd[0] - 1].length <= 16){
20004c44:	68fb      	ldr	r3, [r7, #12]
20004c46:	781b      	ldrb	r3, [r3, #0]
20004c48:	f103 31ff 	add.w	r1, r3, #4294967295
20004c4c:	f24c 0280 	movw	r2, #49280	; 0xc080
20004c50:	f2c2 0200 	movt	r2, #8192	; 0x2000
20004c54:	460b      	mov	r3, r1
20004c56:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20004c5a:	ebc1 0303 	rsb	r3, r1, r3
20004c5e:	4413      	add	r3, r2
20004c60:	785a      	ldrb	r2, [r3, #1]
20004c62:	789b      	ldrb	r3, [r3, #2]
20004c64:	ea4f 2303 	mov.w	r3, r3, lsl #8
20004c68:	ea43 0302 	orr.w	r3, r3, r2
20004c6c:	b29b      	uxth	r3, r3
20004c6e:	2b08      	cmp	r3, #8
20004c70:	d979      	bls.n	20004d66 <rx_pkt+0x2a2>
20004c72:	68fb      	ldr	r3, [r7, #12]
20004c74:	781b      	ldrb	r3, [r3, #0]
20004c76:	f103 31ff 	add.w	r1, r3, #4294967295
20004c7a:	f24c 0280 	movw	r2, #49280	; 0xc080
20004c7e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20004c82:	460b      	mov	r3, r1
20004c84:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20004c88:	ebc1 0303 	rsb	r3, r1, r3
20004c8c:	4413      	add	r3, r2
20004c8e:	785a      	ldrb	r2, [r3, #1]
20004c90:	789b      	ldrb	r3, [r3, #2]
20004c92:	ea4f 2303 	mov.w	r3, r3, lsl #8
20004c96:	ea43 0302 	orr.w	r3, r3, r2
20004c9a:	b29b      	uxth	r3, r3
20004c9c:	2b10      	cmp	r3, #16
20004c9e:	d862      	bhi.n	20004d66 <rx_pkt+0x2a2>
			adf_read_from_memory(RMODE_1, RX_BUFFER + 4, rx_buf, 4);
20004ca0:	f107 0318 	add.w	r3, r7, #24
20004ca4:	f04f 0078 	mov.w	r0, #120	; 0x78
20004ca8:	f640 411c 	movw	r1, #3100	; 0xc1c
20004cac:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004cb0:	461a      	mov	r2, r3
20004cb2:	f04f 0304 	mov.w	r3, #4
20004cb6:	f7ff fc3b 	bl	20004530 <adf_read_from_memory>
			cmd[4] = rx_buf[5];
20004cba:	68fb      	ldr	r3, [r7, #12]
20004cbc:	f103 0304 	add.w	r3, r3, #4
20004cc0:	7f7a      	ldrb	r2, [r7, #29]
20004cc2:	701a      	strb	r2, [r3, #0]
			cmd[5] = rx_buf[4];
20004cc4:	68fb      	ldr	r3, [r7, #12]
20004cc6:	f103 0305 	add.w	r3, r3, #5
20004cca:	7f3a      	ldrb	r2, [r7, #28]
20004ccc:	701a      	strb	r2, [r3, #0]
			cmd[6] = rx_buf[3];
20004cce:	68fb      	ldr	r3, [r7, #12]
20004cd0:	f103 0306 	add.w	r3, r3, #6
20004cd4:	7efa      	ldrb	r2, [r7, #27]
20004cd6:	701a      	strb	r2, [r3, #0]
			cmd[7] = rx_buf[2];
20004cd8:	68fb      	ldr	r3, [r7, #12]
20004cda:	f103 0307 	add.w	r3, r3, #7
20004cde:	7eba      	ldrb	r2, [r7, #26]
20004ce0:	701a      	strb	r2, [r3, #0]

			adf_read_from_memory(RMODE_1, RX_BUFFER + 8, rx_buf, 4);
20004ce2:	f107 0318 	add.w	r3, r7, #24
20004ce6:	f04f 0078 	mov.w	r0, #120	; 0x78
20004cea:	f640 4120 	movw	r1, #3104	; 0xc20
20004cee:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004cf2:	461a      	mov	r2, r3
20004cf4:	f04f 0304 	mov.w	r3, #4
20004cf8:	f7ff fc1a 	bl	20004530 <adf_read_from_memory>
			cmd[8] = rx_buf[5];
20004cfc:	68fb      	ldr	r3, [r7, #12]
20004cfe:	f103 0308 	add.w	r3, r3, #8
20004d02:	7f7a      	ldrb	r2, [r7, #29]
20004d04:	701a      	strb	r2, [r3, #0]
			cmd[9] = rx_buf[4];
20004d06:	68fb      	ldr	r3, [r7, #12]
20004d08:	f103 0309 	add.w	r3, r3, #9
20004d0c:	7f3a      	ldrb	r2, [r7, #28]
20004d0e:	701a      	strb	r2, [r3, #0]
			cmd[10] = rx_buf[3];
20004d10:	68fb      	ldr	r3, [r7, #12]
20004d12:	f103 030a 	add.w	r3, r3, #10
20004d16:	7efa      	ldrb	r2, [r7, #27]
20004d18:	701a      	strb	r2, [r3, #0]
			cmd[11] = rx_buf[2];
20004d1a:	68fb      	ldr	r3, [r7, #12]
20004d1c:	f103 030b 	add.w	r3, r3, #11
20004d20:	7eba      	ldrb	r2, [r7, #26]
20004d22:	701a      	strb	r2, [r3, #0]

			adf_read_from_memory(RMODE_1, RX_BUFFER + 12, rx_buf, 4);
20004d24:	f107 0318 	add.w	r3, r7, #24
20004d28:	f04f 0078 	mov.w	r0, #120	; 0x78
20004d2c:	f640 4124 	movw	r1, #3108	; 0xc24
20004d30:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004d34:	461a      	mov	r2, r3
20004d36:	f04f 0304 	mov.w	r3, #4
20004d3a:	f7ff fbf9 	bl	20004530 <adf_read_from_memory>
			cmd[12] = rx_buf[5];
20004d3e:	68fb      	ldr	r3, [r7, #12]
20004d40:	f103 030c 	add.w	r3, r3, #12
20004d44:	7f7a      	ldrb	r2, [r7, #29]
20004d46:	701a      	strb	r2, [r3, #0]
			cmd[13] = rx_buf[4];
20004d48:	68fb      	ldr	r3, [r7, #12]
20004d4a:	f103 030d 	add.w	r3, r3, #13
20004d4e:	7f3a      	ldrb	r2, [r7, #28]
20004d50:	701a      	strb	r2, [r3, #0]
			cmd[14] = rx_buf[3];
20004d52:	68fb      	ldr	r3, [r7, #12]
20004d54:	f103 030e 	add.w	r3, r3, #14
20004d58:	7efa      	ldrb	r2, [r7, #27]
20004d5a:	701a      	strb	r2, [r3, #0]
			cmd[15] = rx_buf[2];
20004d5c:	68fb      	ldr	r3, [r7, #12]
20004d5e:	f103 030f 	add.w	r3, r3, #15
20004d62:	7eba      	ldrb	r2, [r7, #26]
20004d64:	701a      	strb	r2, [r3, #0]
		}


		adf_write_to_memory(WMODE_1, RX_BUFFER, clr_tx_buf, 4);
20004d66:	f107 0314 	add.w	r3, r7, #20
20004d6a:	f04f 0038 	mov.w	r0, #56	; 0x38
20004d6e:	f640 4118 	movw	r1, #3096	; 0xc18
20004d72:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004d76:	461a      	mov	r2, r3
20004d78:	f04f 0304 	mov.w	r3, #4
20004d7c:	f7ff fb8e 	bl	2000449c <adf_write_to_memory>
		adf_write_to_memory(WMODE_1, IRQ_CTRL_STATUS0, clr_tx, 4);
20004d80:	f107 0310 	add.w	r3, r7, #16
20004d84:	f04f 0038 	mov.w	r0, #56	; 0x38
20004d88:	f643 0108 	movw	r1, #14344	; 0x3808
20004d8c:	f2c4 0100 	movt	r1, #16384	; 0x4000
20004d90:	461a      	mov	r2, r3
20004d92:	f04f 0304 	mov.w	r3, #4
20004d96:	f7ff fb81 	bl	2000449c <adf_write_to_memory>
	}


	return 0;
20004d9a:	f04f 0300 	mov.w	r3, #0
}
20004d9e:	4618      	mov	r0, r3
20004da0:	f107 0720 	add.w	r7, r7, #32
20004da4:	46bd      	mov	sp, r7
20004da6:	bd80      	pop	{r7, pc}

20004da8 <get_preamble_pkt>:


	return 0;
}

uint8_t get_preamble_pkt(){
20004da8:	b580      	push	{r7, lr}
20004daa:	b082      	sub	sp, #8
20004dac:	af00      	add	r7, sp, #0
	uint8_t pre[6];
	uint8_t preamble;

	adf_read_from_memory(RMODE_1, PREAMBLE_READ_REG, pre, 4);
20004dae:	463b      	mov	r3, r7
20004db0:	f04f 0078 	mov.w	r0, #120	; 0x78
20004db4:	f240 5104 	movw	r1, #1284	; 0x504
20004db8:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004dbc:	461a      	mov	r2, r3
20004dbe:	f04f 0304 	mov.w	r3, #4
20004dc2:	f7ff fbb5 	bl	20004530 <adf_read_from_memory>
	preamble = pre[3];
20004dc6:	78fb      	ldrb	r3, [r7, #3]
20004dc8:	71fb      	strb	r3, [r7, #7]

	return preamble;
20004dca:	79fb      	ldrb	r3, [r7, #7]
}
20004dcc:	4618      	mov	r0, r3
20004dce:	f107 0708 	add.w	r7, r7, #8
20004dd2:	46bd      	mov	sp, r7
20004dd4:	bd80      	pop	{r7, pc}
20004dd6:	bf00      	nop

20004dd8 <get_sync_word>:

uint32_t get_sync_word(){
20004dd8:	b580      	push	{r7, lr}
20004dda:	b084      	sub	sp, #16
20004ddc:	af00      	add	r7, sp, #0
	uint8_t sw[6];
	uint32_t sync_word;

	adf_read_from_memory(RMODE_1, SYNC_WORD_READ_REG, sw, 4);
20004dde:	f107 0304 	add.w	r3, r7, #4
20004de2:	f04f 0078 	mov.w	r0, #120	; 0x78
20004de6:	f240 5114 	movw	r1, #1300	; 0x514
20004dea:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004dee:	461a      	mov	r2, r3
20004df0:	f04f 0304 	mov.w	r3, #4
20004df4:	f7ff fb9c 	bl	20004530 <adf_read_from_memory>
	sync_word = (sw[2] << 24) | (sw[3] << 16) | (sw[4] << 8) | (sw[5]);
20004df8:	79bb      	ldrb	r3, [r7, #6]
20004dfa:	ea4f 6203 	mov.w	r2, r3, lsl #24
20004dfe:	79fb      	ldrb	r3, [r7, #7]
20004e00:	ea4f 4303 	mov.w	r3, r3, lsl #16
20004e04:	ea42 0203 	orr.w	r2, r2, r3
20004e08:	7a3b      	ldrb	r3, [r7, #8]
20004e0a:	ea4f 2303 	mov.w	r3, r3, lsl #8
20004e0e:	ea42 0203 	orr.w	r2, r2, r3
20004e12:	7a7b      	ldrb	r3, [r7, #9]
20004e14:	ea42 0303 	orr.w	r3, r2, r3
20004e18:	60fb      	str	r3, [r7, #12]

	return sync_word;
20004e1a:	68fb      	ldr	r3, [r7, #12]
}
20004e1c:	4618      	mov	r0, r3
20004e1e:	f107 0710 	add.w	r7, r7, #16
20004e22:	46bd      	mov	sp, r7
20004e24:	bd80      	pop	{r7, pc}
20004e26:	bf00      	nop

20004e28 <get_freq>:

uint32_t get_freq(){
20004e28:	b580      	push	{r7, lr}
20004e2a:	b084      	sub	sp, #16
20004e2c:	af00      	add	r7, sp, #0
	uint8_t fre[6];
	uint32_t frequency;

	adf_read_from_memory(RMODE_1, PROFILE_CH_FREQ, fre, 4);
20004e2e:	f107 0304 	add.w	r3, r7, #4
20004e32:	f04f 0078 	mov.w	r0, #120	; 0x78
20004e36:	f240 21ec 	movw	r1, #748	; 0x2ec
20004e3a:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004e3e:	461a      	mov	r2, r3
20004e40:	f04f 0304 	mov.w	r3, #4
20004e44:	f7ff fb74 	bl	20004530 <adf_read_from_memory>
	frequency = (fre[2] << 24) | (fre[3] << 16) | (fre[4] << 8) | (fre[5]);
20004e48:	79bb      	ldrb	r3, [r7, #6]
20004e4a:	ea4f 6203 	mov.w	r2, r3, lsl #24
20004e4e:	79fb      	ldrb	r3, [r7, #7]
20004e50:	ea4f 4303 	mov.w	r3, r3, lsl #16
20004e54:	ea42 0203 	orr.w	r2, r2, r3
20004e58:	7a3b      	ldrb	r3, [r7, #8]
20004e5a:	ea4f 2303 	mov.w	r3, r3, lsl #8
20004e5e:	ea42 0203 	orr.w	r2, r2, r3
20004e62:	7a7b      	ldrb	r3, [r7, #9]
20004e64:	ea42 0303 	orr.w	r3, r2, r3
20004e68:	60fb      	str	r3, [r7, #12]

	return frequency;
20004e6a:	68fb      	ldr	r3, [r7, #12]
}
20004e6c:	4618      	mov	r0, r3
20004e6e:	f107 0710 	add.w	r7, r7, #16
20004e72:	46bd      	mov	sp, r7
20004e74:	bd80      	pop	{r7, pc}
20004e76:	bf00      	nop

20004e78 <HW_set_32bit_reg>:
20004e78:	6001      	str	r1, [r0, #0]
20004e7a:	4770      	bx	lr

20004e7c <HW_get_32bit_reg>:
20004e7c:	6800      	ldr	r0, [r0, #0]
20004e7e:	4770      	bx	lr

20004e80 <HW_set_32bit_reg_field>:
20004e80:	b50e      	push	{r1, r2, r3, lr}
20004e82:	fa03 f301 	lsl.w	r3, r3, r1
20004e86:	ea03 0302 	and.w	r3, r3, r2
20004e8a:	6801      	ldr	r1, [r0, #0]
20004e8c:	ea6f 0202 	mvn.w	r2, r2
20004e90:	ea01 0102 	and.w	r1, r1, r2
20004e94:	ea41 0103 	orr.w	r1, r1, r3
20004e98:	6001      	str	r1, [r0, #0]
20004e9a:	bd0e      	pop	{r1, r2, r3, pc}

20004e9c <HW_get_32bit_reg_field>:
20004e9c:	6800      	ldr	r0, [r0, #0]
20004e9e:	ea00 0002 	and.w	r0, r0, r2
20004ea2:	fa20 f001 	lsr.w	r0, r0, r1
20004ea6:	4770      	bx	lr

20004ea8 <HW_set_16bit_reg>:
20004ea8:	8001      	strh	r1, [r0, #0]
20004eaa:	4770      	bx	lr

20004eac <HW_get_16bit_reg>:
20004eac:	8800      	ldrh	r0, [r0, #0]
20004eae:	4770      	bx	lr

20004eb0 <HW_set_16bit_reg_field>:
20004eb0:	b50e      	push	{r1, r2, r3, lr}
20004eb2:	fa03 f301 	lsl.w	r3, r3, r1
20004eb6:	ea03 0302 	and.w	r3, r3, r2
20004eba:	8801      	ldrh	r1, [r0, #0]
20004ebc:	ea6f 0202 	mvn.w	r2, r2
20004ec0:	ea01 0102 	and.w	r1, r1, r2
20004ec4:	ea41 0103 	orr.w	r1, r1, r3
20004ec8:	8001      	strh	r1, [r0, #0]
20004eca:	bd0e      	pop	{r1, r2, r3, pc}

20004ecc <HW_get_16bit_reg_field>:
20004ecc:	8800      	ldrh	r0, [r0, #0]
20004ece:	ea00 0002 	and.w	r0, r0, r2
20004ed2:	fa20 f001 	lsr.w	r0, r0, r1
20004ed6:	4770      	bx	lr

20004ed8 <HW_set_8bit_reg>:
20004ed8:	7001      	strb	r1, [r0, #0]
20004eda:	4770      	bx	lr

20004edc <HW_get_8bit_reg>:
20004edc:	7800      	ldrb	r0, [r0, #0]
20004ede:	4770      	bx	lr

20004ee0 <HW_set_8bit_reg_field>:
20004ee0:	b50e      	push	{r1, r2, r3, lr}
20004ee2:	fa03 f301 	lsl.w	r3, r3, r1
20004ee6:	ea03 0302 	and.w	r3, r3, r2
20004eea:	7801      	ldrb	r1, [r0, #0]
20004eec:	ea6f 0202 	mvn.w	r2, r2
20004ef0:	ea01 0102 	and.w	r1, r1, r2
20004ef4:	ea41 0103 	orr.w	r1, r1, r3
20004ef8:	7001      	strb	r1, [r0, #0]
20004efa:	bd0e      	pop	{r1, r2, r3, pc}

20004efc <HW_get_8bit_reg_field>:
20004efc:	7800      	ldrb	r0, [r0, #0]
20004efe:	ea00 0002 	and.w	r0, r0, r2
20004f02:	fa20 f001 	lsr.w	r0, r0, r1
20004f06:	4770      	bx	lr

20004f08 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20004f08:	b480      	push	{r7}
20004f0a:	b083      	sub	sp, #12
20004f0c:	af00      	add	r7, sp, #0
20004f0e:	4603      	mov	r3, r0
20004f10:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20004f12:	f24e 1300 	movw	r3, #57600	; 0xe100
20004f16:	f2ce 0300 	movt	r3, #57344	; 0xe000
20004f1a:	f997 2007 	ldrsb.w	r2, [r7, #7]
20004f1e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20004f22:	79f9      	ldrb	r1, [r7, #7]
20004f24:	f001 011f 	and.w	r1, r1, #31
20004f28:	f04f 0001 	mov.w	r0, #1
20004f2c:	fa00 f101 	lsl.w	r1, r0, r1
20004f30:	f102 0260 	add.w	r2, r2, #96	; 0x60
20004f34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20004f38:	f107 070c 	add.w	r7, r7, #12
20004f3c:	46bd      	mov	sp, r7
20004f3e:	bc80      	pop	{r7}
20004f40:	4770      	bx	lr
20004f42:	bf00      	nop

20004f44 <set_bit_reg8>:
static __INLINE void set_bit_reg16(volatile uint16_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
20004f44:	b480      	push	{r7}
20004f46:	b083      	sub	sp, #12
20004f48:	af00      	add	r7, sp, #0
20004f4a:	6078      	str	r0, [r7, #4]
20004f4c:	460b      	mov	r3, r1
20004f4e:	70fb      	strb	r3, [r7, #3]
    HW_REG_BIT(reg,bit) = 0x1;
20004f50:	687b      	ldr	r3, [r7, #4]
20004f52:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
20004f56:	687b      	ldr	r3, [r7, #4]
20004f58:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
20004f5c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20004f60:	ea4f 1343 	mov.w	r3, r3, lsl #5
20004f64:	441a      	add	r2, r3
20004f66:	78fb      	ldrb	r3, [r7, #3]
20004f68:	ea4f 0383 	mov.w	r3, r3, lsl #2
20004f6c:	4413      	add	r3, r2
20004f6e:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
20004f72:	f04f 0201 	mov.w	r2, #1
20004f76:	601a      	str	r2, [r3, #0]
}
20004f78:	f107 070c 	add.w	r7, r7, #12
20004f7c:	46bd      	mov	sp, r7
20004f7e:	bc80      	pop	{r7}
20004f80:	4770      	bx	lr
20004f82:	bf00      	nop

20004f84 <clear_bit_reg8>:
static __INLINE void clear_bit_reg16(volatile uint16_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
20004f84:	b480      	push	{r7}
20004f86:	b083      	sub	sp, #12
20004f88:	af00      	add	r7, sp, #0
20004f8a:	6078      	str	r0, [r7, #4]
20004f8c:	460b      	mov	r3, r1
20004f8e:	70fb      	strb	r3, [r7, #3]
    HW_REG_BIT(reg,bit) = 0x0;
20004f90:	687b      	ldr	r3, [r7, #4]
20004f92:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
20004f96:	687b      	ldr	r3, [r7, #4]
20004f98:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
20004f9c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20004fa0:	ea4f 1343 	mov.w	r3, r3, lsl #5
20004fa4:	441a      	add	r2, r3
20004fa6:	78fb      	ldrb	r3, [r7, #3]
20004fa8:	ea4f 0383 	mov.w	r3, r3, lsl #2
20004fac:	4413      	add	r3, r2
20004fae:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
20004fb2:	f04f 0200 	mov.w	r2, #0
20004fb6:	601a      	str	r2, [r3, #0]
}
20004fb8:	f107 070c 	add.w	r7, r7, #12
20004fbc:	46bd      	mov	sp, r7
20004fbe:	bc80      	pop	{r7}
20004fc0:	4770      	bx	lr
20004fc2:	bf00      	nop

20004fc4 <read_bit_reg8>:
static __INLINE uint8_t read_bit_reg16(volatile uint16_t * reg, uint8_t bit)
{
    return (HW_REG_BIT(reg,bit));
}
static __INLINE uint8_t read_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
20004fc4:	b480      	push	{r7}
20004fc6:	b083      	sub	sp, #12
20004fc8:	af00      	add	r7, sp, #0
20004fca:	6078      	str	r0, [r7, #4]
20004fcc:	460b      	mov	r3, r1
20004fce:	70fb      	strb	r3, [r7, #3]
    return (HW_REG_BIT(reg,bit));
20004fd0:	687b      	ldr	r3, [r7, #4]
20004fd2:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
20004fd6:	687b      	ldr	r3, [r7, #4]
20004fd8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
20004fdc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20004fe0:	ea4f 1343 	mov.w	r3, r3, lsl #5
20004fe4:	441a      	add	r2, r3
20004fe6:	78fb      	ldrb	r3, [r7, #3]
20004fe8:	ea4f 0383 	mov.w	r3, r3, lsl #2
20004fec:	4413      	add	r3, r2
20004fee:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
20004ff2:	681b      	ldr	r3, [r3, #0]
20004ff4:	b2db      	uxtb	r3, r3
}
20004ff6:	4618      	mov	r0, r3
20004ff8:	f107 070c 	add.w	r7, r7, #12
20004ffc:	46bd      	mov	sp, r7
20004ffe:	bc80      	pop	{r7}
20005000:	4770      	bx	lr
20005002:	bf00      	nop

20005004 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart, 
    uint32_t baud_rate,
    uint8_t line_config
)
{
20005004:	b580      	push	{r7, lr}
20005006:	b084      	sub	sp, #16
20005008:	af00      	add	r7, sp, #0
2000500a:	60f8      	str	r0, [r7, #12]
2000500c:	60b9      	str	r1, [r7, #8]
2000500e:	4613      	mov	r3, r2
20005010:	71fb      	strb	r3, [r7, #7]
    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20005012:	68fa      	ldr	r2, [r7, #12]
20005014:	f24c 03f8 	movw	r3, #49400	; 0xc0f8
20005018:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000501c:	429a      	cmp	r2, r3
2000501e:	d007      	beq.n	20005030 <MSS_UART_init+0x2c>
20005020:	68fa      	ldr	r2, [r7, #12]
20005022:	f24c 03b8 	movw	r3, #49336	; 0xc0b8
20005026:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000502a:	429a      	cmp	r2, r3
2000502c:	d000      	beq.n	20005030 <MSS_UART_init+0x2c>
2000502e:	be00      	bkpt	0x0000

    /* Perform generic initialization */
    global_init(this_uart, baud_rate, line_config);
20005030:	79fb      	ldrb	r3, [r7, #7]
20005032:	68f8      	ldr	r0, [r7, #12]
20005034:	68b9      	ldr	r1, [r7, #8]
20005036:	461a      	mov	r2, r3
20005038:	f000 f988 	bl	2000534c <global_init>

    /* Disable LIN mode */
    clear_bit_reg8(&this_uart->hw_reg->MM0, ELIN);
2000503c:	68fb      	ldr	r3, [r7, #12]
2000503e:	681b      	ldr	r3, [r3, #0]
20005040:	f103 0330 	add.w	r3, r3, #48	; 0x30
20005044:	4618      	mov	r0, r3
20005046:	f04f 0103 	mov.w	r1, #3
2000504a:	f7ff ff9b 	bl	20004f84 <clear_bit_reg8>

    /* Disable IrDA mode */
    clear_bit_reg8(&this_uart->hw_reg->MM1, EIRD);
2000504e:	68fb      	ldr	r3, [r7, #12]
20005050:	681b      	ldr	r3, [r3, #0]
20005052:	f103 0334 	add.w	r3, r3, #52	; 0x34
20005056:	4618      	mov	r0, r3
20005058:	f04f 0102 	mov.w	r1, #2
2000505c:	f7ff ff92 	bl	20004f84 <clear_bit_reg8>

    /* Disable SmartCard Mode */
    clear_bit_reg8(&this_uart->hw_reg->MM2, EERR);
20005060:	68fb      	ldr	r3, [r7, #12]
20005062:	681b      	ldr	r3, [r3, #0]
20005064:	f103 0338 	add.w	r3, r3, #56	; 0x38
20005068:	4618      	mov	r0, r3
2000506a:	f04f 0100 	mov.w	r1, #0
2000506e:	f7ff ff89 	bl	20004f84 <clear_bit_reg8>

    /* set default tx handler for automated TX using interrupt in USART mode */
    this_uart->tx_handler = default_tx_handler;
20005072:	68fa      	ldr	r2, [r7, #12]
20005074:	f245 73e5 	movw	r3, #22501	; 0x57e5
20005078:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000507c:	6253      	str	r3, [r2, #36]	; 0x24
}
2000507e:	f107 0710 	add.w	r7, r7, #16
20005082:	46bd      	mov	sp, r7
20005084:	bd80      	pop	{r7, pc}
20005086:	bf00      	nop

20005088 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20005088:	b480      	push	{r7}
2000508a:	b089      	sub	sp, #36	; 0x24
2000508c:	af00      	add	r7, sp, #0
2000508e:	60f8      	str	r0, [r7, #12]
20005090:	60b9      	str	r1, [r7, #8]
20005092:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0u;
20005094:	f04f 0300 	mov.w	r3, #0
20005098:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
2000509a:	68fa      	ldr	r2, [r7, #12]
2000509c:	f24c 03f8 	movw	r3, #49400	; 0xc0f8
200050a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200050a4:	429a      	cmp	r2, r3
200050a6:	d007      	beq.n	200050b8 <MSS_UART_polled_tx+0x30>
200050a8:	68fa      	ldr	r2, [r7, #12]
200050aa:	f24c 03b8 	movw	r3, #49336	; 0xc0b8
200050ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200050b2:	429a      	cmp	r2, r3
200050b4:	d000      	beq.n	200050b8 <MSS_UART_polled_tx+0x30>
200050b6:	be00      	bkpt	0x0000
    ASSERT(pbuff != ( (uint8_t *)0));
200050b8:	68bb      	ldr	r3, [r7, #8]
200050ba:	2b00      	cmp	r3, #0
200050bc:	d100      	bne.n	200050c0 <MSS_UART_polled_tx+0x38>
200050be:	be00      	bkpt	0x0000
    ASSERT(tx_size > 0u);
200050c0:	687b      	ldr	r3, [r7, #4]
200050c2:	2b00      	cmp	r3, #0
200050c4:	d100      	bne.n	200050c8 <MSS_UART_polled_tx+0x40>
200050c6:	be00      	bkpt	0x0000

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
200050c8:	68fa      	ldr	r2, [r7, #12]
200050ca:	f24c 03f8 	movw	r3, #49400	; 0xc0f8
200050ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200050d2:	429a      	cmp	r2, r3
200050d4:	d006      	beq.n	200050e4 <MSS_UART_polled_tx+0x5c>
200050d6:	68fa      	ldr	r2, [r7, #12]
200050d8:	f24c 03b8 	movw	r3, #49336	; 0xc0b8
200050dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200050e0:	429a      	cmp	r2, r3
200050e2:	d13d      	bne.n	20005160 <MSS_UART_polled_tx+0xd8>
200050e4:	68bb      	ldr	r3, [r7, #8]
200050e6:	2b00      	cmp	r3, #0
200050e8:	d03a      	beq.n	20005160 <MSS_UART_polled_tx+0xd8>
200050ea:	687b      	ldr	r3, [r7, #4]
200050ec:	2b00      	cmp	r3, #0
200050ee:	d037      	beq.n	20005160 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
200050f0:	68fb      	ldr	r3, [r7, #12]
200050f2:	681b      	ldr	r3, [r3, #0]
200050f4:	7d1b      	ldrb	r3, [r3, #20]
200050f6:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
200050f8:	68fb      	ldr	r3, [r7, #12]
200050fa:	7b5a      	ldrb	r2, [r3, #13]
200050fc:	7efb      	ldrb	r3, [r7, #27]
200050fe:	ea42 0303 	orr.w	r3, r2, r3
20005102:	b2da      	uxtb	r2, r3
20005104:	68fb      	ldr	r3, [r7, #12]
20005106:	735a      	strb	r2, [r3, #13]

            /* Check if TX FIFO is empty. */
            if(status & MSS_UART_THRE)
20005108:	7efb      	ldrb	r3, [r7, #27]
2000510a:	f003 0320 	and.w	r3, r3, #32
2000510e:	2b00      	cmp	r3, #0
20005110:	d023      	beq.n	2000515a <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
20005112:	f04f 0310 	mov.w	r3, #16
20005116:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if(tx_size < TX_FIFO_SIZE)
20005118:	687b      	ldr	r3, [r7, #4]
2000511a:	2b0f      	cmp	r3, #15
2000511c:	d801      	bhi.n	20005122 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
2000511e:	687b      	ldr	r3, [r7, #4]
20005120:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for(size_sent = 0u; size_sent < fill_size; ++size_sent)
20005122:	f04f 0300 	mov.w	r3, #0
20005126:	617b      	str	r3, [r7, #20]
20005128:	e00e      	b.n	20005148 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx];
2000512a:	68fb      	ldr	r3, [r7, #12]
2000512c:	681b      	ldr	r3, [r3, #0]
2000512e:	68b9      	ldr	r1, [r7, #8]
20005130:	693a      	ldr	r2, [r7, #16]
20005132:	440a      	add	r2, r1
20005134:	7812      	ldrb	r2, [r2, #0]
20005136:	701a      	strb	r2, [r3, #0]
                    char_idx++;
20005138:	693b      	ldr	r3, [r7, #16]
2000513a:	f103 0301 	add.w	r3, r3, #1
2000513e:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for(size_sent = 0u; size_sent < fill_size; ++size_sent)
20005140:	697b      	ldr	r3, [r7, #20]
20005142:	f103 0301 	add.w	r3, r3, #1
20005146:	617b      	str	r3, [r7, #20]
20005148:	697a      	ldr	r2, [r7, #20]
2000514a:	69fb      	ldr	r3, [r7, #28]
2000514c:	429a      	cmp	r2, r3
2000514e:	d3ec      	bcc.n	2000512a <MSS_UART_polled_tx+0xa2>
                    this_uart->hw_reg->THR = pbuff[char_idx];
                    char_idx++;
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20005150:	687a      	ldr	r2, [r7, #4]
20005152:	697b      	ldr	r3, [r7, #20]
20005154:	ebc3 0302 	rsb	r3, r3, r2
20005158:	607b      	str	r3, [r7, #4]
            }
        } while(tx_size);
2000515a:	687b      	ldr	r3, [r7, #4]
2000515c:	2b00      	cmp	r3, #0
2000515e:	d1c7      	bne.n	200050f0 <MSS_UART_polled_tx+0x68>
    }
}
20005160:	f107 0724 	add.w	r7, r7, #36	; 0x24
20005164:	46bd      	mov	sp, r7
20005166:	bc80      	pop	{r7}
20005168:	4770      	bx	lr
2000516a:	bf00      	nop

2000516c <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler(void)
#else
void UART0_IRQHandler(void)
#endif
{
2000516c:	4668      	mov	r0, sp
2000516e:	f020 0107 	bic.w	r1, r0, #7
20005172:	468d      	mov	sp, r1
20005174:	b589      	push	{r0, r3, r7, lr}
20005176:	af00      	add	r7, sp, #0
    MSS_UART_isr(&g_mss_uart0);
20005178:	f24c 00f8 	movw	r0, #49400	; 0xc0f8
2000517c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005180:	f000 fa1a 	bl	200055b8 <MSS_UART_isr>
}
20005184:	46bd      	mov	sp, r7
20005186:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000518a:	4685      	mov	sp, r0
2000518c:	4770      	bx	lr
2000518e:	bf00      	nop

20005190 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler(void)
#else
void UART1_IRQHandler(void)
#endif
{
20005190:	4668      	mov	r0, sp
20005192:	f020 0107 	bic.w	r1, r0, #7
20005196:	468d      	mov	sp, r1
20005198:	b589      	push	{r0, r3, r7, lr}
2000519a:	af00      	add	r7, sp, #0
    MSS_UART_isr(&g_mss_uart1);
2000519c:	f24c 00b8 	movw	r0, #49336	; 0xc0b8
200051a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200051a4:	f000 fa08 	bl	200055b8 <MSS_UART_isr>
}
200051a8:	46bd      	mov	sp, r7
200051aa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200051ae:	4685      	mov	sp, r0
200051b0:	4770      	bx	lr
200051b2:	bf00      	nop

200051b4 <config_baud_divisors>:
config_baud_divisors
(
    mss_uart_instance_t * this_uart,
    uint32_t baudrate    
)
{
200051b4:	b580      	push	{r7, lr}
200051b6:	b088      	sub	sp, #32
200051b8:	af00      	add	r7, sp, #0
200051ba:	6078      	str	r0, [r7, #4]
200051bc:	6039      	str	r1, [r7, #0]
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
200051be:	687a      	ldr	r2, [r7, #4]
200051c0:	f24c 03f8 	movw	r3, #49400	; 0xc0f8
200051c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200051c8:	429a      	cmp	r2, r3
200051ca:	d007      	beq.n	200051dc <config_baud_divisors+0x28>
200051cc:	687a      	ldr	r2, [r7, #4]
200051ce:	f24c 03b8 	movw	r3, #49336	; 0xc0b8
200051d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200051d6:	429a      	cmp	r2, r3
200051d8:	d000      	beq.n	200051dc <config_baud_divisors+0x28>
200051da:	be00      	bkpt	0x0000
    
    if((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1))
200051dc:	687a      	ldr	r2, [r7, #4]
200051de:	f24c 03f8 	movw	r3, #49400	; 0xc0f8
200051e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200051e6:	429a      	cmp	r2, r3
200051e8:	d007      	beq.n	200051fa <config_baud_divisors+0x46>
200051ea:	687a      	ldr	r2, [r7, #4]
200051ec:	f24c 03b8 	movw	r3, #49336	; 0xc0b8
200051f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200051f4:	429a      	cmp	r2, r3
200051f6:	f040 80a4 	bne.w	20005342 <config_baud_divisors+0x18e>
        uint32_t baud_value_by_64;
        uint32_t baud_value_by_128;
        uint32_t fractional_baud_value;
        uint32_t pclk_freq;

        this_uart->baudrate = baudrate;
200051fa:	687b      	ldr	r3, [r7, #4]
200051fc:	683a      	ldr	r2, [r7, #0]
200051fe:	609a      	str	r2, [r3, #8]

        /* Force the value of the CMSIS global variables holding the various system
          * clock frequencies to be updated. */
        SystemCoreClockUpdate();
20005200:	f004 fd06 	bl	20009c10 <SystemCoreClockUpdate>
        if(this_uart == &g_mss_uart0)
20005204:	687a      	ldr	r2, [r7, #4]
20005206:	f24c 03f8 	movw	r3, #49400	; 0xc0f8
2000520a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000520e:	429a      	cmp	r2, r3
20005210:	d106      	bne.n	20005220 <config_baud_divisors+0x6c>
        {
            pclk_freq = g_FrequencyPCLK0;
20005212:	f64a 7390 	movw	r3, #44944	; 0xaf90
20005216:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000521a:	681b      	ldr	r3, [r3, #0]
2000521c:	61fb      	str	r3, [r7, #28]
2000521e:	e005      	b.n	2000522c <config_baud_divisors+0x78>
        }
        else
        {
            pclk_freq = g_FrequencyPCLK1;
20005220:	f64a 7394 	movw	r3, #44948	; 0xaf94
20005224:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005228:	681b      	ldr	r3, [r3, #0]
2000522a:	61fb      	str	r3, [r7, #28]
        /*
         * Compute baud value based on requested baud rate and PCLK frequency.
         * The baud value is computed using the following equation:
         *      baud_value = PCLK_Frequency / (baud_rate * 16)
         */
        baud_value_by_128 = (8u * pclk_freq) / baudrate;
2000522c:	69fb      	ldr	r3, [r7, #28]
2000522e:	ea4f 02c3 	mov.w	r2, r3, lsl #3
20005232:	683b      	ldr	r3, [r7, #0]
20005234:	fbb2 f3f3 	udiv	r3, r2, r3
20005238:	617b      	str	r3, [r7, #20]
        baud_value_by_64 = baud_value_by_128 / 2u;
2000523a:	697b      	ldr	r3, [r7, #20]
2000523c:	ea4f 0353 	mov.w	r3, r3, lsr #1
20005240:	613b      	str	r3, [r7, #16]
        baud_value = baud_value_by_64 / 64u;
20005242:	693b      	ldr	r3, [r7, #16]
20005244:	ea4f 1393 	mov.w	r3, r3, lsr #6
20005248:	60fb      	str	r3, [r7, #12]
        fractional_baud_value = baud_value_by_64 - (baud_value * 64u);
2000524a:	68fb      	ldr	r3, [r7, #12]
2000524c:	ea4f 1383 	mov.w	r3, r3, lsl #6
20005250:	693a      	ldr	r2, [r7, #16]
20005252:	ebc3 0302 	rsb	r3, r3, r2
20005256:	61bb      	str	r3, [r7, #24]
        fractional_baud_value += (baud_value_by_128 - (baud_value * 128u)) - (fractional_baud_value * 2u);
20005258:	68fb      	ldr	r3, [r7, #12]
2000525a:	ea4f 13c3 	mov.w	r3, r3, lsl #7
2000525e:	697a      	ldr	r2, [r7, #20]
20005260:	ebc3 0202 	rsb	r2, r3, r2
20005264:	69bb      	ldr	r3, [r7, #24]
20005266:	ea4f 0343 	mov.w	r3, r3, lsl #1
2000526a:	ebc3 0302 	rsb	r3, r3, r2
2000526e:	69ba      	ldr	r2, [r7, #24]
20005270:	4413      	add	r3, r2
20005272:	61bb      	str	r3, [r7, #24]
        
        /* Assert if integer baud value fits in 16-bit. */
        ASSERT(baud_value <= UINT16_MAX);
20005274:	68fa      	ldr	r2, [r7, #12]
20005276:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000527a:	429a      	cmp	r2, r3
2000527c:	d900      	bls.n	20005280 <config_baud_divisors+0xcc>
2000527e:	be00      	bkpt	0x0000
    
        if(baud_value <= (uint32_t)UINT16_MAX)
20005280:	68fa      	ldr	r2, [r7, #12]
20005282:	f64f 73ff 	movw	r3, #65535	; 0xffff
20005286:	429a      	cmp	r2, r3
20005288:	d85b      	bhi.n	20005342 <config_baud_divisors+0x18e>
        {
            if(baud_value > 1u)
2000528a:	68fb      	ldr	r3, [r7, #12]
2000528c:	2b01      	cmp	r3, #1
2000528e:	d931      	bls.n	200052f4 <config_baud_divisors+0x140>
            {
                /* 
                 * Use Frational baud rate divisors
                 */
                /* set divisor latch */
                set_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
20005290:	687b      	ldr	r3, [r7, #4]
20005292:	681b      	ldr	r3, [r3, #0]
20005294:	f103 030c 	add.w	r3, r3, #12
20005298:	4618      	mov	r0, r3
2000529a:	f04f 0107 	mov.w	r1, #7
2000529e:	f7ff fe51 	bl	20004f44 <set_bit_reg8>
            
                /* msb of baud value */
                this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
200052a2:	687b      	ldr	r3, [r7, #4]
200052a4:	681b      	ldr	r3, [r3, #0]
200052a6:	68fa      	ldr	r2, [r7, #12]
200052a8:	ea4f 2212 	mov.w	r2, r2, lsr #8
200052ac:	b2d2      	uxtb	r2, r2
200052ae:	711a      	strb	r2, [r3, #4]
                /* lsb of baud value */
                this_uart->hw_reg->DLR = (uint8_t)baud_value;
200052b0:	687b      	ldr	r3, [r7, #4]
200052b2:	681b      	ldr	r3, [r3, #0]
200052b4:	68fa      	ldr	r2, [r7, #12]
200052b6:	b2d2      	uxtb	r2, r2
200052b8:	701a      	strb	r2, [r3, #0]
            
                /* reset divisor latch */
                clear_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
200052ba:	687b      	ldr	r3, [r7, #4]
200052bc:	681b      	ldr	r3, [r3, #0]
200052be:	f103 030c 	add.w	r3, r3, #12
200052c2:	4618      	mov	r0, r3
200052c4:	f04f 0107 	mov.w	r1, #7
200052c8:	f7ff fe5c 	bl	20004f84 <clear_bit_reg8>
        
                /* Enable Fractional baud rate */
                set_bit_reg8(&this_uart->hw_reg->MM0,EFBR);
200052cc:	687b      	ldr	r3, [r7, #4]
200052ce:	681b      	ldr	r3, [r3, #0]
200052d0:	f103 0330 	add.w	r3, r3, #48	; 0x30
200052d4:	4618      	mov	r0, r3
200052d6:	f04f 0107 	mov.w	r1, #7
200052da:	f7ff fe33 	bl	20004f44 <set_bit_reg8>
        
                /* Load the fractional baud rate register */
                ASSERT(fractional_baud_value <= (uint32_t)UINT8_MAX);
200052de:	69bb      	ldr	r3, [r7, #24]
200052e0:	2bff      	cmp	r3, #255	; 0xff
200052e2:	d900      	bls.n	200052e6 <config_baud_divisors+0x132>
200052e4:	be00      	bkpt	0x0000
                this_uart->hw_reg->DFR = (uint8_t)fractional_baud_value;
200052e6:	687b      	ldr	r3, [r7, #4]
200052e8:	681b      	ldr	r3, [r3, #0]
200052ea:	69ba      	ldr	r2, [r7, #24]
200052ec:	b2d2      	uxtb	r2, r2
200052ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
200052f2:	e026      	b.n	20005342 <config_baud_divisors+0x18e>
            {
                /*
                 * Do NOT use Frational baud rate divisors.
                 */
                /* set divisor latch */
                set_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
200052f4:	687b      	ldr	r3, [r7, #4]
200052f6:	681b      	ldr	r3, [r3, #0]
200052f8:	f103 030c 	add.w	r3, r3, #12
200052fc:	4618      	mov	r0, r3
200052fe:	f04f 0107 	mov.w	r1, #7
20005302:	f7ff fe1f 	bl	20004f44 <set_bit_reg8>
            
                /* msb of baud value */
                this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8u);
20005306:	687b      	ldr	r3, [r7, #4]
20005308:	681b      	ldr	r3, [r3, #0]
2000530a:	68fa      	ldr	r2, [r7, #12]
2000530c:	ea4f 2212 	mov.w	r2, r2, lsr #8
20005310:	b2d2      	uxtb	r2, r2
20005312:	711a      	strb	r2, [r3, #4]
                /* lsb of baud value */
                this_uart->hw_reg->DLR = (uint8_t)baud_value;
20005314:	687b      	ldr	r3, [r7, #4]
20005316:	681b      	ldr	r3, [r3, #0]
20005318:	68fa      	ldr	r2, [r7, #12]
2000531a:	b2d2      	uxtb	r2, r2
2000531c:	701a      	strb	r2, [r3, #0]
            
                /* reset divisor latch */
                clear_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
2000531e:	687b      	ldr	r3, [r7, #4]
20005320:	681b      	ldr	r3, [r3, #0]
20005322:	f103 030c 	add.w	r3, r3, #12
20005326:	4618      	mov	r0, r3
20005328:	f04f 0107 	mov.w	r1, #7
2000532c:	f7ff fe2a 	bl	20004f84 <clear_bit_reg8>
                
                /* Disable Fractional baud rate */
                clear_bit_reg8(&this_uart->hw_reg->MM0,EFBR);
20005330:	687b      	ldr	r3, [r7, #4]
20005332:	681b      	ldr	r3, [r3, #0]
20005334:	f103 0330 	add.w	r3, r3, #48	; 0x30
20005338:	4618      	mov	r0, r3
2000533a:	f04f 0107 	mov.w	r1, #7
2000533e:	f7ff fe21 	bl	20004f84 <clear_bit_reg8>
            }
        }
    }
}
20005342:	f107 0720 	add.w	r7, r7, #32
20005346:	46bd      	mov	sp, r7
20005348:	bd80      	pop	{r7, pc}
2000534a:	bf00      	nop

2000534c <global_init>:
(
    mss_uart_instance_t * this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
2000534c:	b580      	push	{r7, lr}
2000534e:	b084      	sub	sp, #16
20005350:	af00      	add	r7, sp, #0
20005352:	60f8      	str	r0, [r7, #12]
20005354:	60b9      	str	r1, [r7, #8]
20005356:	4613      	mov	r3, r2
20005358:	71fb      	strb	r3, [r7, #7]
    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
2000535a:	68fa      	ldr	r2, [r7, #12]
2000535c:	f24c 03f8 	movw	r3, #49400	; 0xc0f8
20005360:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005364:	429a      	cmp	r2, r3
20005366:	d007      	beq.n	20005378 <global_init+0x2c>
20005368:	68fa      	ldr	r2, [r7, #12]
2000536a:	f24c 03b8 	movw	r3, #49336	; 0xc0b8
2000536e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005372:	429a      	cmp	r2, r3
20005374:	d000      	beq.n	20005378 <global_init+0x2c>
20005376:	be00      	bkpt	0x0000

    if(this_uart == &g_mss_uart0)
20005378:	68fa      	ldr	r2, [r7, #12]
2000537a:	f24c 03f8 	movw	r3, #49400	; 0xc0f8
2000537e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005382:	429a      	cmp	r2, r3
20005384:	d124      	bne.n	200053d0 <global_init+0x84>
    {
        this_uart->hw_reg = UART0;
20005386:	68fb      	ldr	r3, [r7, #12]
20005388:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
2000538c:	601a      	str	r2, [r3, #0]
        this_uart->irqn = UART0_IRQn;
2000538e:	68fb      	ldr	r3, [r7, #12]
20005390:	f04f 020a 	mov.w	r2, #10
20005394:	711a      	strb	r2, [r3, #4]
        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_MMUART0_SOFTRESET_MASK;
20005396:	f248 0300 	movw	r3, #32768	; 0x8000
2000539a:	f2c4 0303 	movt	r3, #16387	; 0x4003
2000539e:	f248 0200 	movw	r2, #32768	; 0x8000
200053a2:	f2c4 0203 	movt	r2, #16387	; 0x4003
200053a6:	6c92      	ldr	r2, [r2, #72]	; 0x48
200053a8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200053ac:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ(UART0_IRQn);
200053ae:	f04f 000a 	mov.w	r0, #10
200053b2:	f7ff fda9 	bl	20004f08 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_MMUART0_SOFTRESET_MASK;
200053b6:	f248 0300 	movw	r3, #32768	; 0x8000
200053ba:	f2c4 0303 	movt	r3, #16387	; 0x4003
200053be:	f248 0200 	movw	r2, #32768	; 0x8000
200053c2:	f2c4 0203 	movt	r2, #16387	; 0x4003
200053c6:	6c92      	ldr	r2, [r2, #72]	; 0x48
200053c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
200053cc:	649a      	str	r2, [r3, #72]	; 0x48
200053ce:	e025      	b.n	2000541c <global_init+0xd0>
    }
    else
    {
        this_uart->hw_reg = UART1;
200053d0:	68fa      	ldr	r2, [r7, #12]
200053d2:	f240 0300 	movw	r3, #0
200053d6:	f2c4 0301 	movt	r3, #16385	; 0x4001
200053da:	6013      	str	r3, [r2, #0]
        this_uart->irqn = UART1_IRQn;
200053dc:	68fb      	ldr	r3, [r7, #12]
200053de:	f04f 020b 	mov.w	r2, #11
200053e2:	711a      	strb	r2, [r3, #4]
        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_MMUART1_SOFTRESET_MASK;
200053e4:	f248 0300 	movw	r3, #32768	; 0x8000
200053e8:	f2c4 0303 	movt	r3, #16387	; 0x4003
200053ec:	f248 0200 	movw	r2, #32768	; 0x8000
200053f0:	f2c4 0203 	movt	r2, #16387	; 0x4003
200053f4:	6c92      	ldr	r2, [r2, #72]	; 0x48
200053f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
200053fa:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ(UART1_IRQn);
200053fc:	f04f 000b 	mov.w	r0, #11
20005400:	f7ff fd82 	bl	20004f08 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_MMUART1_SOFTRESET_MASK;
20005404:	f248 0300 	movw	r3, #32768	; 0x8000
20005408:	f2c4 0303 	movt	r3, #16387	; 0x4003
2000540c:	f248 0200 	movw	r2, #32768	; 0x8000
20005410:	f2c4 0203 	movt	r2, #16387	; 0x4003
20005414:	6c92      	ldr	r2, [r2, #72]	; 0x48
20005416:	f422 7280 	bic.w	r2, r2, #256	; 0x100
2000541a:	649a      	str	r2, [r3, #72]	; 0x48
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0u;
2000541c:	68fb      	ldr	r3, [r7, #12]
2000541e:	681b      	ldr	r3, [r3, #0]
20005420:	f04f 0200 	mov.w	r2, #0
20005424:	711a      	strb	r2, [r3, #4]

    /* FIFO configuration */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE;
20005426:	68fb      	ldr	r3, [r7, #12]
20005428:	681b      	ldr	r3, [r3, #0]
2000542a:	f04f 0200 	mov.w	r2, #0
2000542e:	721a      	strb	r2, [r3, #8]
    /* clear receiver FIFO */
    set_bit_reg8(&this_uart->hw_reg->FCR,CLEAR_RX_FIFO);
20005430:	68fb      	ldr	r3, [r7, #12]
20005432:	681b      	ldr	r3, [r3, #0]
20005434:	f103 0308 	add.w	r3, r3, #8
20005438:	4618      	mov	r0, r3
2000543a:	f04f 0101 	mov.w	r1, #1
2000543e:	f7ff fd81 	bl	20004f44 <set_bit_reg8>
    /* clear transmitter FIFO */
    set_bit_reg8(&this_uart->hw_reg->FCR,CLEAR_TX_FIFO);
20005442:	68fb      	ldr	r3, [r7, #12]
20005444:	681b      	ldr	r3, [r3, #0]
20005446:	f103 0308 	add.w	r3, r3, #8
2000544a:	4618      	mov	r0, r3
2000544c:	f04f 0102 	mov.w	r1, #2
20005450:	f7ff fd78 	bl	20004f44 <set_bit_reg8>

    /* set default READY mode : Mode 0*/
    /* enable RXRDYN and TXRDYN pins. The earlier FCR write to set the TX FIFO
     * trigger level inadvertently disabled the FCR_RXRDY_TXRDYN_EN bit. */
    set_bit_reg8(&this_uart->hw_reg->FCR,RXRDY_TXRDYN_EN);
20005454:	68fb      	ldr	r3, [r7, #12]
20005456:	681b      	ldr	r3, [r3, #0]
20005458:	f103 0308 	add.w	r3, r3, #8
2000545c:	4618      	mov	r0, r3
2000545e:	f04f 0100 	mov.w	r1, #0
20005462:	f7ff fd6f 	bl	20004f44 <set_bit_reg8>

    /* disable loopback : local * remote */
    clear_bit_reg8(&this_uart->hw_reg->MCR,LOOP);
20005466:	68fb      	ldr	r3, [r7, #12]
20005468:	681b      	ldr	r3, [r3, #0]
2000546a:	f103 0310 	add.w	r3, r3, #16
2000546e:	4618      	mov	r0, r3
20005470:	f04f 0104 	mov.w	r1, #4
20005474:	f7ff fd86 	bl	20004f84 <clear_bit_reg8>
    clear_bit_reg8(&this_uart->hw_reg->MCR,RLOOP);
20005478:	68fb      	ldr	r3, [r7, #12]
2000547a:	681b      	ldr	r3, [r3, #0]
2000547c:	f103 0310 	add.w	r3, r3, #16
20005480:	4618      	mov	r0, r3
20005482:	f04f 0105 	mov.w	r1, #5
20005486:	f7ff fd7d 	bl	20004f84 <clear_bit_reg8>

    /* set default TX endian */
    clear_bit_reg8(&this_uart->hw_reg->MM1,E_MSB_TX);
2000548a:	68fb      	ldr	r3, [r7, #12]
2000548c:	681b      	ldr	r3, [r3, #0]
2000548e:	f103 0334 	add.w	r3, r3, #52	; 0x34
20005492:	4618      	mov	r0, r3
20005494:	f04f 0101 	mov.w	r1, #1
20005498:	f7ff fd74 	bl	20004f84 <clear_bit_reg8>
    /* set default RX endian */
    clear_bit_reg8(&this_uart->hw_reg->MM1,E_MSB_RX);
2000549c:	68fb      	ldr	r3, [r7, #12]
2000549e:	681b      	ldr	r3, [r3, #0]
200054a0:	f103 0334 	add.w	r3, r3, #52	; 0x34
200054a4:	4618      	mov	r0, r3
200054a6:	f04f 0100 	mov.w	r1, #0
200054aa:	f7ff fd6b 	bl	20004f84 <clear_bit_reg8>

    /* default AFM : disabled */
    clear_bit_reg8(&this_uart->hw_reg->MM2,EAFM);
200054ae:	68fb      	ldr	r3, [r7, #12]
200054b0:	681b      	ldr	r3, [r3, #0]
200054b2:	f103 0338 	add.w	r3, r3, #56	; 0x38
200054b6:	4618      	mov	r0, r3
200054b8:	f04f 0101 	mov.w	r1, #1
200054bc:	f7ff fd62 	bl	20004f84 <clear_bit_reg8>

    /* disable TX time gaurd */
    clear_bit_reg8(&this_uart->hw_reg->MM0,ETTG); 
200054c0:	68fb      	ldr	r3, [r7, #12]
200054c2:	681b      	ldr	r3, [r3, #0]
200054c4:	f103 0330 	add.w	r3, r3, #48	; 0x30
200054c8:	4618      	mov	r0, r3
200054ca:	f04f 0105 	mov.w	r1, #5
200054ce:	f7ff fd59 	bl	20004f84 <clear_bit_reg8>

    /* set default RX timeout */
    clear_bit_reg8(&this_uart->hw_reg->MM0,ERTO); 
200054d2:	68fb      	ldr	r3, [r7, #12]
200054d4:	681b      	ldr	r3, [r3, #0]
200054d6:	f103 0330 	add.w	r3, r3, #48	; 0x30
200054da:	4618      	mov	r0, r3
200054dc:	f04f 0106 	mov.w	r1, #6
200054e0:	f7ff fd50 	bl	20004f84 <clear_bit_reg8>

    /* disable fractional baud-rate */
    clear_bit_reg8(&this_uart->hw_reg->MM0,EFBR); 
200054e4:	68fb      	ldr	r3, [r7, #12]
200054e6:	681b      	ldr	r3, [r3, #0]
200054e8:	f103 0330 	add.w	r3, r3, #48	; 0x30
200054ec:	4618      	mov	r0, r3
200054ee:	f04f 0107 	mov.w	r1, #7
200054f2:	f7ff fd47 	bl	20004f84 <clear_bit_reg8>

    /* disable single wire mode */
    clear_bit_reg8(&this_uart->hw_reg->MM2,ESWM);
200054f6:	68fb      	ldr	r3, [r7, #12]
200054f8:	681b      	ldr	r3, [r3, #0]
200054fa:	f103 0338 	add.w	r3, r3, #56	; 0x38
200054fe:	4618      	mov	r0, r3
20005500:	f04f 0103 	mov.w	r1, #3
20005504:	f7ff fd3e 	bl	20004f84 <clear_bit_reg8>

    /* set filter to minimum value */
    this_uart->hw_reg->GFR = 0u;
20005508:	68fb      	ldr	r3, [r7, #12]
2000550a:	681b      	ldr	r3, [r3, #0]
2000550c:	f04f 0200 	mov.w	r2, #0
20005510:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    /* set default TX time gaurd */
    this_uart->hw_reg->TTG = 0u;
20005514:	68fb      	ldr	r3, [r7, #12]
20005516:	681b      	ldr	r3, [r3, #0]
20005518:	f04f 0200 	mov.w	r2, #0
2000551c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    /* set default RX timeout */
    this_uart->hw_reg->RTO = 0u;
20005520:	68fb      	ldr	r3, [r7, #12]
20005522:	681b      	ldr	r3, [r3, #0]
20005524:	f04f 0200 	mov.w	r2, #0
20005528:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    
    /* 
     * Configure baud rate divisors. This uses the frational baud rate divisor
     * where possible to provide the most accurate baud rat possible.
     */
    config_baud_divisors(this_uart, baud_rate);
2000552c:	68f8      	ldr	r0, [r7, #12]
2000552e:	68b9      	ldr	r1, [r7, #8]
20005530:	f7ff fe40 	bl	200051b4 <config_baud_divisors>

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20005534:	68fb      	ldr	r3, [r7, #12]
20005536:	681b      	ldr	r3, [r3, #0]
20005538:	79fa      	ldrb	r2, [r7, #7]
2000553a:	731a      	strb	r2, [r3, #12]

    /* Instance setup */
    this_uart->baudrate = baud_rate;
2000553c:	68fb      	ldr	r3, [r7, #12]
2000553e:	68ba      	ldr	r2, [r7, #8]
20005540:	609a      	str	r2, [r3, #8]
    this_uart->lineconfig = line_config;
20005542:	68fb      	ldr	r3, [r7, #12]
20005544:	79fa      	ldrb	r2, [r7, #7]
20005546:	731a      	strb	r2, [r3, #12]
    this_uart->tx_buff_size = TX_COMPLETE;
20005548:	68fb      	ldr	r3, [r7, #12]
2000554a:	f04f 0200 	mov.w	r2, #0
2000554e:	615a      	str	r2, [r3, #20]
    this_uart->tx_buffer = (const uint8_t *)0;
20005550:	68fb      	ldr	r3, [r7, #12]
20005552:	f04f 0200 	mov.w	r2, #0
20005556:	611a      	str	r2, [r3, #16]
    this_uart->tx_idx = 0u;
20005558:	68fb      	ldr	r3, [r7, #12]
2000555a:	f04f 0200 	mov.w	r2, #0
2000555e:	619a      	str	r2, [r3, #24]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20005560:	68fb      	ldr	r3, [r7, #12]
20005562:	f04f 0200 	mov.w	r2, #0
20005566:	621a      	str	r2, [r3, #32]
    this_uart->tx_handler       = NULL_HANDLER;
20005568:	68fb      	ldr	r3, [r7, #12]
2000556a:	f04f 0200 	mov.w	r2, #0
2000556e:	625a      	str	r2, [r3, #36]	; 0x24
    this_uart->linests_handler  = NULL_HANDLER;
20005570:	68fb      	ldr	r3, [r7, #12]
20005572:	f04f 0200 	mov.w	r2, #0
20005576:	61da      	str	r2, [r3, #28]
    this_uart->modemsts_handler = NULL_HANDLER;
20005578:	68fb      	ldr	r3, [r7, #12]
2000557a:	f04f 0200 	mov.w	r2, #0
2000557e:	629a      	str	r2, [r3, #40]	; 0x28
    this_uart->rto_handler      = NULL_HANDLER;    
20005580:	68fb      	ldr	r3, [r7, #12]
20005582:	f04f 0200 	mov.w	r2, #0
20005586:	62da      	str	r2, [r3, #44]	; 0x2c
    this_uart->nack_handler     = NULL_HANDLER;   
20005588:	68fb      	ldr	r3, [r7, #12]
2000558a:	f04f 0200 	mov.w	r2, #0
2000558e:	631a      	str	r2, [r3, #48]	; 0x30
    this_uart->pid_pei_handler  = NULL_HANDLER;
20005590:	68fb      	ldr	r3, [r7, #12]
20005592:	f04f 0200 	mov.w	r2, #0
20005596:	635a      	str	r2, [r3, #52]	; 0x34
    this_uart->break_handler    = NULL_HANDLER;    
20005598:	68fb      	ldr	r3, [r7, #12]
2000559a:	f04f 0200 	mov.w	r2, #0
2000559e:	639a      	str	r2, [r3, #56]	; 0x38
    this_uart->sync_handler     = NULL_HANDLER;   
200055a0:	68fb      	ldr	r3, [r7, #12]
200055a2:	f04f 0200 	mov.w	r2, #0
200055a6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the sticky status */
    this_uart->status = 0u;
200055a8:	68fb      	ldr	r3, [r7, #12]
200055aa:	f04f 0200 	mov.w	r2, #0
200055ae:	735a      	strb	r2, [r3, #13]
}
200055b0:	f107 0710 	add.w	r7, r7, #16
200055b4:	46bd      	mov	sp, r7
200055b6:	bd80      	pop	{r7, pc}

200055b8 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
200055b8:	b580      	push	{r7, lr}
200055ba:	b084      	sub	sp, #16
200055bc:	af00      	add	r7, sp, #0
200055be:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
200055c0:	687a      	ldr	r2, [r7, #4]
200055c2:	f24c 03f8 	movw	r3, #49400	; 0xc0f8
200055c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200055ca:	429a      	cmp	r2, r3
200055cc:	d007      	beq.n	200055de <MSS_UART_isr+0x26>
200055ce:	687a      	ldr	r2, [r7, #4]
200055d0:	f24c 03b8 	movw	r3, #49336	; 0xc0b8
200055d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200055d8:	429a      	cmp	r2, r3
200055da:	d000      	beq.n	200055de <MSS_UART_isr+0x26>
200055dc:	be00      	bkpt	0x0000

    if((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1))
200055de:	687a      	ldr	r2, [r7, #4]
200055e0:	f24c 03f8 	movw	r3, #49400	; 0xc0f8
200055e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200055e8:	429a      	cmp	r2, r3
200055ea:	d007      	beq.n	200055fc <MSS_UART_isr+0x44>
200055ec:	687a      	ldr	r2, [r7, #4]
200055ee:	f24c 03b8 	movw	r3, #49336	; 0xc0b8
200055f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200055f6:	429a      	cmp	r2, r3
200055f8:	f040 80ef 	bne.w	200057da <MSS_UART_isr+0x222>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
200055fc:	687b      	ldr	r3, [r7, #4]
200055fe:	681b      	ldr	r3, [r3, #0]
20005600:	7a1b      	ldrb	r3, [r3, #8]
20005602:	b2db      	uxtb	r3, r3
20005604:	f003 030f 	and.w	r3, r3, #15
20005608:	73fb      	strb	r3, [r7, #15]

        switch (iirf)
2000560a:	7bfb      	ldrb	r3, [r7, #15]
2000560c:	2b0c      	cmp	r3, #12
2000560e:	f200 80d7 	bhi.w	200057c0 <MSS_UART_isr+0x208>
20005612:	a201      	add	r2, pc, #4	; (adr r2, 20005618 <MSS_UART_isr+0x60>)
20005614:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20005618:	2000564d 	.word	0x2000564d
2000561c:	200057c1 	.word	0x200057c1
20005620:	2000566b 	.word	0x2000566b
20005624:	200056c5 	.word	0x200056c5
20005628:	20005689 	.word	0x20005689
2000562c:	200057c1 	.word	0x200057c1
20005630:	200056a7 	.word	0x200056a7
20005634:	200057c1 	.word	0x200057c1
20005638:	200057c1 	.word	0x200057c1
2000563c:	200057c1 	.word	0x200057c1
20005640:	200057c1 	.word	0x200057c1
20005644:	200057c1 	.word	0x200057c1
20005648:	20005689 	.word	0x20005689
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT(NULL_HANDLER != this_uart->modemsts_handler);
2000564c:	687b      	ldr	r3, [r7, #4]
2000564e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
20005650:	2b00      	cmp	r3, #0
20005652:	d100      	bne.n	20005656 <MSS_UART_isr+0x9e>
20005654:	be00      	bkpt	0x0000
                if(NULL_HANDLER != this_uart->modemsts_handler)
20005656:	687b      	ldr	r3, [r7, #4]
20005658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
2000565a:	2b00      	cmp	r3, #0
2000565c:	f000 80b2 	beq.w	200057c4 <MSS_UART_isr+0x20c>
                {
                   (*(this_uart->modemsts_handler))(this_uart);
20005660:	687b      	ldr	r3, [r7, #4]
20005662:	6a9b      	ldr	r3, [r3, #40]	; 0x28
20005664:	6878      	ldr	r0, [r7, #4]
20005666:	4798      	blx	r3
                }
            }
            break;
20005668:	e0b7      	b.n	200057da <MSS_UART_isr+0x222>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT(NULL_HANDLER != this_uart->tx_handler);
2000566a:	687b      	ldr	r3, [r7, #4]
2000566c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
2000566e:	2b00      	cmp	r3, #0
20005670:	d100      	bne.n	20005674 <MSS_UART_isr+0xbc>
20005672:	be00      	bkpt	0x0000
                if(NULL_HANDLER != this_uart->tx_handler)
20005674:	687b      	ldr	r3, [r7, #4]
20005676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20005678:	2b00      	cmp	r3, #0
2000567a:	f000 80a5 	beq.w	200057c8 <MSS_UART_isr+0x210>
                {
                    (*(this_uart->tx_handler))(this_uart);
2000567e:	687b      	ldr	r3, [r7, #4]
20005680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20005682:	6878      	ldr	r0, [r7, #4]
20005684:	4798      	blx	r3
                }
            }
            break;
20005686:	e0a8      	b.n	200057da <MSS_UART_isr+0x222>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT(NULL_HANDLER != this_uart->rx_handler);
20005688:	687b      	ldr	r3, [r7, #4]
2000568a:	6a1b      	ldr	r3, [r3, #32]
2000568c:	2b00      	cmp	r3, #0
2000568e:	d100      	bne.n	20005692 <MSS_UART_isr+0xda>
20005690:	be00      	bkpt	0x0000
                if(NULL_HANDLER != this_uart->rx_handler)
20005692:	687b      	ldr	r3, [r7, #4]
20005694:	6a1b      	ldr	r3, [r3, #32]
20005696:	2b00      	cmp	r3, #0
20005698:	f000 8098 	beq.w	200057cc <MSS_UART_isr+0x214>
                {
                    (*(this_uart->rx_handler))(this_uart);
2000569c:	687b      	ldr	r3, [r7, #4]
2000569e:	6a1b      	ldr	r3, [r3, #32]
200056a0:	6878      	ldr	r0, [r7, #4]
200056a2:	4798      	blx	r3
                }
            }
            break;
200056a4:	e099      	b.n	200057da <MSS_UART_isr+0x222>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT(NULL_HANDLER != this_uart->linests_handler);
200056a6:	687b      	ldr	r3, [r7, #4]
200056a8:	69db      	ldr	r3, [r3, #28]
200056aa:	2b00      	cmp	r3, #0
200056ac:	d100      	bne.n	200056b0 <MSS_UART_isr+0xf8>
200056ae:	be00      	bkpt	0x0000
                if(NULL_HANDLER != this_uart->linests_handler)
200056b0:	687b      	ldr	r3, [r7, #4]
200056b2:	69db      	ldr	r3, [r3, #28]
200056b4:	2b00      	cmp	r3, #0
200056b6:	f000 808b 	beq.w	200057d0 <MSS_UART_isr+0x218>
                {
                   (*(this_uart->linests_handler))(this_uart);
200056ba:	687b      	ldr	r3, [r7, #4]
200056bc:	69db      	ldr	r3, [r3, #28]
200056be:	6878      	ldr	r0, [r7, #4]
200056c0:	4798      	blx	r3
                }
            }
            break;
200056c2:	e08a      	b.n	200057da <MSS_UART_isr+0x222>
            case IIRF_MMI:
            {
                /* Identify multimode interrupts and handle */

                /* Receiver time-out interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ERTOI))
200056c4:	687b      	ldr	r3, [r7, #4]
200056c6:	681b      	ldr	r3, [r3, #0]
200056c8:	f103 0328 	add.w	r3, r3, #40	; 0x28
200056cc:	4618      	mov	r0, r3
200056ce:	f04f 0100 	mov.w	r1, #0
200056d2:	f7ff fc77 	bl	20004fc4 <read_bit_reg8>
200056d6:	4603      	mov	r3, r0
200056d8:	2b00      	cmp	r3, #0
200056da:	d00c      	beq.n	200056f6 <MSS_UART_isr+0x13e>
                {
                    ASSERT(NULL_HANDLER != this_uart->rto_handler);
200056dc:	687b      	ldr	r3, [r7, #4]
200056de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
200056e0:	2b00      	cmp	r3, #0
200056e2:	d100      	bne.n	200056e6 <MSS_UART_isr+0x12e>
200056e4:	be00      	bkpt	0x0000
                    if(NULL_HANDLER != this_uart->rto_handler)
200056e6:	687b      	ldr	r3, [r7, #4]
200056e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
200056ea:	2b00      	cmp	r3, #0
200056ec:	d003      	beq.n	200056f6 <MSS_UART_isr+0x13e>
                    {
                        (*(this_uart->rto_handler))(this_uart);
200056ee:	687b      	ldr	r3, [r7, #4]
200056f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
200056f2:	6878      	ldr	r0, [r7, #4]
200056f4:	4798      	blx	r3
                    }
                }
                /* NACK interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ENACKI))
200056f6:	687b      	ldr	r3, [r7, #4]
200056f8:	681b      	ldr	r3, [r3, #0]
200056fa:	f103 0328 	add.w	r3, r3, #40	; 0x28
200056fe:	4618      	mov	r0, r3
20005700:	f04f 0101 	mov.w	r1, #1
20005704:	f7ff fc5e 	bl	20004fc4 <read_bit_reg8>
20005708:	4603      	mov	r3, r0
2000570a:	2b00      	cmp	r3, #0
2000570c:	d00c      	beq.n	20005728 <MSS_UART_isr+0x170>
                {
                    ASSERT(NULL_HANDLER != this_uart->nack_handler);
2000570e:	687b      	ldr	r3, [r7, #4]
20005710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20005712:	2b00      	cmp	r3, #0
20005714:	d100      	bne.n	20005718 <MSS_UART_isr+0x160>
20005716:	be00      	bkpt	0x0000
                    if(NULL_HANDLER != this_uart->nack_handler)
20005718:	687b      	ldr	r3, [r7, #4]
2000571a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000571c:	2b00      	cmp	r3, #0
2000571e:	d003      	beq.n	20005728 <MSS_UART_isr+0x170>
                    {
                        (*(this_uart->nack_handler))(this_uart);
20005720:	687b      	ldr	r3, [r7, #4]
20005722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20005724:	6878      	ldr	r0, [r7, #4]
20005726:	4798      	blx	r3
                    }
                }

                /* PID parity error interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,EPID_PEI))
20005728:	687b      	ldr	r3, [r7, #4]
2000572a:	681b      	ldr	r3, [r3, #0]
2000572c:	f103 0328 	add.w	r3, r3, #40	; 0x28
20005730:	4618      	mov	r0, r3
20005732:	f04f 0102 	mov.w	r1, #2
20005736:	f7ff fc45 	bl	20004fc4 <read_bit_reg8>
2000573a:	4603      	mov	r3, r0
2000573c:	2b00      	cmp	r3, #0
2000573e:	d00c      	beq.n	2000575a <MSS_UART_isr+0x1a2>
                {
                    ASSERT(NULL_HANDLER != this_uart->pid_pei_handler);
20005740:	687b      	ldr	r3, [r7, #4]
20005742:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20005744:	2b00      	cmp	r3, #0
20005746:	d100      	bne.n	2000574a <MSS_UART_isr+0x192>
20005748:	be00      	bkpt	0x0000
                    if(NULL_HANDLER != this_uart->pid_pei_handler)
2000574a:	687b      	ldr	r3, [r7, #4]
2000574c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
2000574e:	2b00      	cmp	r3, #0
20005750:	d003      	beq.n	2000575a <MSS_UART_isr+0x1a2>
                    {
                        (*(this_uart->pid_pei_handler))(this_uart);
20005752:	687b      	ldr	r3, [r7, #4]
20005754:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20005756:	6878      	ldr	r0, [r7, #4]
20005758:	4798      	blx	r3
                    }
                }

                /* LIN break detection interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ELINBI))
2000575a:	687b      	ldr	r3, [r7, #4]
2000575c:	681b      	ldr	r3, [r3, #0]
2000575e:	f103 0328 	add.w	r3, r3, #40	; 0x28
20005762:	4618      	mov	r0, r3
20005764:	f04f 0103 	mov.w	r1, #3
20005768:	f7ff fc2c 	bl	20004fc4 <read_bit_reg8>
2000576c:	4603      	mov	r3, r0
2000576e:	2b00      	cmp	r3, #0
20005770:	d00c      	beq.n	2000578c <MSS_UART_isr+0x1d4>
                {
                    ASSERT(NULL_HANDLER != this_uart->break_handler);
20005772:	687b      	ldr	r3, [r7, #4]
20005774:	6b9b      	ldr	r3, [r3, #56]	; 0x38
20005776:	2b00      	cmp	r3, #0
20005778:	d100      	bne.n	2000577c <MSS_UART_isr+0x1c4>
2000577a:	be00      	bkpt	0x0000
                    if(NULL_HANDLER != this_uart->break_handler)
2000577c:	687b      	ldr	r3, [r7, #4]
2000577e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
20005780:	2b00      	cmp	r3, #0
20005782:	d003      	beq.n	2000578c <MSS_UART_isr+0x1d4>
                    {
                        (*(this_uart->break_handler))(this_uart);
20005784:	687b      	ldr	r3, [r7, #4]
20005786:	6b9b      	ldr	r3, [r3, #56]	; 0x38
20005788:	6878      	ldr	r0, [r7, #4]
2000578a:	4798      	blx	r3
                    }
                }

                /* LIN Sync detection interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ELINSI))
2000578c:	687b      	ldr	r3, [r7, #4]
2000578e:	681b      	ldr	r3, [r3, #0]
20005790:	f103 0328 	add.w	r3, r3, #40	; 0x28
20005794:	4618      	mov	r0, r3
20005796:	f04f 0104 	mov.w	r1, #4
2000579a:	f7ff fc13 	bl	20004fc4 <read_bit_reg8>
2000579e:	4603      	mov	r3, r0
200057a0:	2b00      	cmp	r3, #0
200057a2:	d017      	beq.n	200057d4 <MSS_UART_isr+0x21c>
                {
                    ASSERT(NULL_HANDLER != this_uart->sync_handler);
200057a4:	687b      	ldr	r3, [r7, #4]
200057a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
200057a8:	2b00      	cmp	r3, #0
200057aa:	d100      	bne.n	200057ae <MSS_UART_isr+0x1f6>
200057ac:	be00      	bkpt	0x0000
                    if(NULL_HANDLER != this_uart->sync_handler)
200057ae:	687b      	ldr	r3, [r7, #4]
200057b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
200057b2:	2b00      	cmp	r3, #0
200057b4:	d010      	beq.n	200057d8 <MSS_UART_isr+0x220>
                    {
                        (*(this_uart->sync_handler))(this_uart);
200057b6:	687b      	ldr	r3, [r7, #4]
200057b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
200057ba:	6878      	ldr	r0, [r7, #4]
200057bc:	4798      	blx	r3
                    }
                }
                break;
200057be:	e00c      	b.n	200057da <MSS_UART_isr+0x222>
            }

            default:
            {
                ASSERT(INVALID_INTERRUPT);
200057c0:	be00      	bkpt	0x0000
200057c2:	e00a      	b.n	200057da <MSS_UART_isr+0x222>
                if(NULL_HANDLER != this_uart->modemsts_handler)
                {
                   (*(this_uart->modemsts_handler))(this_uart);
                }
            }
            break;
200057c4:	bf00      	nop
200057c6:	e008      	b.n	200057da <MSS_UART_isr+0x222>
                if(NULL_HANDLER != this_uart->tx_handler)
                {
                    (*(this_uart->tx_handler))(this_uart);
                }
            }
            break;
200057c8:	bf00      	nop
200057ca:	e006      	b.n	200057da <MSS_UART_isr+0x222>
                if(NULL_HANDLER != this_uart->rx_handler)
                {
                    (*(this_uart->rx_handler))(this_uart);
                }
            }
            break;
200057cc:	bf00      	nop
200057ce:	e004      	b.n	200057da <MSS_UART_isr+0x222>
                if(NULL_HANDLER != this_uart->linests_handler)
                {
                   (*(this_uart->linests_handler))(this_uart);
                }
            }
            break;
200057d0:	bf00      	nop
200057d2:	e002      	b.n	200057da <MSS_UART_isr+0x222>
                    if(NULL_HANDLER != this_uart->sync_handler)
                    {
                        (*(this_uart->sync_handler))(this_uart);
                    }
                }
                break;
200057d4:	bf00      	nop
200057d6:	e000      	b.n	200057da <MSS_UART_isr+0x222>
200057d8:	bf00      	nop
                ASSERT(INVALID_INTERRUPT);
            }
            break;
        }
    }
}
200057da:	f107 0710 	add.w	r7, r7, #16
200057de:	46bd      	mov	sp, r7
200057e0:	bd80      	pop	{r7, pc}
200057e2:	bf00      	nop

200057e4 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
200057e4:	b580      	push	{r7, lr}
200057e6:	b086      	sub	sp, #24
200057e8:	af00      	add	r7, sp, #0
200057ea:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
200057ec:	687a      	ldr	r2, [r7, #4]
200057ee:	f24c 03f8 	movw	r3, #49400	; 0xc0f8
200057f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200057f6:	429a      	cmp	r2, r3
200057f8:	d007      	beq.n	2000580a <default_tx_handler+0x26>
200057fa:	687a      	ldr	r2, [r7, #4]
200057fc:	f24c 03b8 	movw	r3, #49336	; 0xc0b8
20005800:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005804:	429a      	cmp	r2, r3
20005806:	d000      	beq.n	2000580a <default_tx_handler+0x26>
20005808:	be00      	bkpt	0x0000
    ASSERT(( (uint8_t *)0 ) != this_uart->tx_buffer);
2000580a:	687b      	ldr	r3, [r7, #4]
2000580c:	691b      	ldr	r3, [r3, #16]
2000580e:	2b00      	cmp	r3, #0
20005810:	d100      	bne.n	20005814 <default_tx_handler+0x30>
20005812:	be00      	bkpt	0x0000
    ASSERT(0u < this_uart->tx_buff_size);
20005814:	687b      	ldr	r3, [r7, #4]
20005816:	695b      	ldr	r3, [r3, #20]
20005818:	2b00      	cmp	r3, #0
2000581a:	d100      	bne.n	2000581e <default_tx_handler+0x3a>
2000581c:	be00      	bkpt	0x0000

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
2000581e:	687a      	ldr	r2, [r7, #4]
20005820:	f24c 03f8 	movw	r3, #49400	; 0xc0f8
20005824:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005828:	429a      	cmp	r2, r3
2000582a:	d006      	beq.n	2000583a <default_tx_handler+0x56>
2000582c:	687a      	ldr	r2, [r7, #4]
2000582e:	f24c 03b8 	movw	r3, #49336	; 0xc0b8
20005832:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005836:	429a      	cmp	r2, r3
20005838:	d155      	bne.n	200058e6 <default_tx_handler+0x102>
       (((uint8_t *)0 ) != this_uart->tx_buffer) &&
2000583a:	687b      	ldr	r3, [r7, #4]
2000583c:	691b      	ldr	r3, [r3, #16]

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(( (uint8_t *)0 ) != this_uart->tx_buffer);
    ASSERT(0u < this_uart->tx_buff_size);

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
2000583e:	2b00      	cmp	r3, #0
20005840:	d051      	beq.n	200058e6 <default_tx_handler+0x102>
       (((uint8_t *)0 ) != this_uart->tx_buffer) &&
       (0u < this_uart->tx_buff_size))
20005842:	687b      	ldr	r3, [r7, #4]
20005844:	695b      	ldr	r3, [r3, #20]

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(( (uint8_t *)0 ) != this_uart->tx_buffer);
    ASSERT(0u < this_uart->tx_buff_size);

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
20005846:	2b00      	cmp	r3, #0
20005848:	d04d      	beq.n	200058e6 <default_tx_handler+0x102>
       (((uint8_t *)0 ) != this_uart->tx_buffer) &&
       (0u < this_uart->tx_buff_size))
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
2000584a:	687b      	ldr	r3, [r7, #4]
2000584c:	681b      	ldr	r3, [r3, #0]
2000584e:	7d1b      	ldrb	r3, [r3, #20]
20005850:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
20005852:	687b      	ldr	r3, [r7, #4]
20005854:	7b5a      	ldrb	r2, [r3, #13]
20005856:	7afb      	ldrb	r3, [r7, #11]
20005858:	ea42 0303 	orr.w	r3, r2, r3
2000585c:	b2da      	uxtb	r2, r3
2000585e:	687b      	ldr	r3, [r7, #4]
20005860:	735a      	strb	r2, [r3, #13]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if(status & MSS_UART_THRE)
20005862:	7afb      	ldrb	r3, [r7, #11]
20005864:	f003 0320 	and.w	r3, r3, #32
20005868:	2b00      	cmp	r3, #0
2000586a:	d029      	beq.n	200058c0 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
2000586c:	f04f 0310 	mov.w	r3, #16
20005870:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
20005872:	687b      	ldr	r3, [r7, #4]
20005874:	695a      	ldr	r2, [r3, #20]
20005876:	687b      	ldr	r3, [r7, #4]
20005878:	699b      	ldr	r3, [r3, #24]
2000587a:	ebc3 0302 	rsb	r3, r3, r2
2000587e:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if(tx_remain < TX_FIFO_SIZE)
20005880:	697b      	ldr	r3, [r7, #20]
20005882:	2b0f      	cmp	r3, #15
20005884:	d801      	bhi.n	2000588a <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
20005886:	697b      	ldr	r3, [r7, #20]
20005888:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for(i = 0u; i < fill_size; ++i)
2000588a:	f04f 0300 	mov.w	r3, #0
2000588e:	60fb      	str	r3, [r7, #12]
20005890:	e012      	b.n	200058b8 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20005892:	687b      	ldr	r3, [r7, #4]
20005894:	681b      	ldr	r3, [r3, #0]
20005896:	687a      	ldr	r2, [r7, #4]
20005898:	6911      	ldr	r1, [r2, #16]
2000589a:	687a      	ldr	r2, [r7, #4]
2000589c:	6992      	ldr	r2, [r2, #24]
2000589e:	440a      	add	r2, r1
200058a0:	7812      	ldrb	r2, [r2, #0]
200058a2:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
200058a4:	687b      	ldr	r3, [r7, #4]
200058a6:	699b      	ldr	r3, [r3, #24]
200058a8:	f103 0201 	add.w	r2, r3, #1
200058ac:	687b      	ldr	r3, [r7, #4]
200058ae:	619a      	str	r2, [r3, #24]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for(i = 0u; i < fill_size; ++i)
200058b0:	68fb      	ldr	r3, [r7, #12]
200058b2:	f103 0301 	add.w	r3, r3, #1
200058b6:	60fb      	str	r3, [r7, #12]
200058b8:	68fa      	ldr	r2, [r7, #12]
200058ba:	693b      	ldr	r3, [r7, #16]
200058bc:	429a      	cmp	r2, r3
200058be:	d3e8      	bcc.n	20005892 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if(this_uart->tx_idx == this_uart->tx_buff_size)
200058c0:	687b      	ldr	r3, [r7, #4]
200058c2:	699a      	ldr	r2, [r3, #24]
200058c4:	687b      	ldr	r3, [r7, #4]
200058c6:	695b      	ldr	r3, [r3, #20]
200058c8:	429a      	cmp	r2, r3
200058ca:	d10c      	bne.n	200058e6 <default_tx_handler+0x102>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
200058cc:	687b      	ldr	r3, [r7, #4]
200058ce:	f04f 0200 	mov.w	r2, #0
200058d2:	615a      	str	r2, [r3, #20]
            /* disables TX interrupt */
            clear_bit_reg8(&this_uart->hw_reg->IER,ETBEI);
200058d4:	687b      	ldr	r3, [r7, #4]
200058d6:	681b      	ldr	r3, [r3, #0]
200058d8:	f103 0304 	add.w	r3, r3, #4
200058dc:	4618      	mov	r0, r3
200058de:	f04f 0101 	mov.w	r1, #1
200058e2:	f7ff fb4f 	bl	20004f84 <clear_bit_reg8>
        }
    }
}
200058e6:	f107 0718 	add.w	r7, r7, #24
200058ea:	46bd      	mov	sp, r7
200058ec:	bd80      	pop	{r7, pc}
200058ee:	bf00      	nop

200058f0 <MSS_SYS_init>:

/*==============================================================================
 * See mss_sys_services.h for details.
 */
void MSS_SYS_init(sys_serv_async_event_handler_t event_handler)
{   
200058f0:	b580      	push	{r7, lr}
200058f2:	b082      	sub	sp, #8
200058f4:	af00      	add	r7, sp, #0
200058f6:	6078      	str	r0, [r7, #4]
    g_event_handler = event_handler;
200058f8:	f64a 73d4 	movw	r3, #45012	; 0xafd4
200058fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005900:	687a      	ldr	r2, [r7, #4]
20005902:	601a      	str	r2, [r3, #0]
    g_last_response_length = 0u;
20005904:	f64a 73d2 	movw	r3, #45010	; 0xafd2
20005908:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000590c:	f04f 0200 	mov.w	r2, #0
20005910:	801a      	strh	r2, [r3, #0]
    g_request_in_progress = 0u;
20005912:	f64a 73d0 	movw	r3, #45008	; 0xafd0
20005916:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000591a:	f04f 0200 	mov.w	r2, #0
2000591e:	701a      	strb	r2, [r3, #0]
    
    /*
     * Set a default good value for g_initial_mssddr_facc1_cr used to control
     * the clock dividers coming in and out of Flash*Freeze.
     */
    g_initial_mssddr_facc1_cr = SYSREG->MSSDDR_FACC1_CR;
20005920:	f248 0300 	movw	r3, #32768	; 0x8000
20005924:	f2c4 0303 	movt	r3, #16387	; 0x4003
20005928:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
2000592c:	f64a 73dc 	movw	r3, #45020	; 0xafdc
20005930:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005934:	601a      	str	r2, [r3, #0]
    
    /*
     * Initialize the COMBLK used to communicate with the System Controller.
     */
    MSS_COMBLK_init(asynchronous_event_handler, g_response);
20005936:	f645 1055 	movw	r0, #22869	; 0x5955
2000593a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000593e:	f64a 71d8 	movw	r1, #45016	; 0xafd8
20005942:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005946:	f004 fb1b 	bl	20009f80 <MSS_COMBLK_init>
}
2000594a:	f107 0708 	add.w	r7, r7, #8
2000594e:	46bd      	mov	sp, r7
20005950:	bd80      	pop	{r7, pc}
20005952:	bf00      	nop

20005954 <asynchronous_event_handler>:
#define TAMPER_HARDWARE_MONITOR_ERROR_OPCODE_RANGE_MAX   0xB7u

#define FACC_GLMUX_SEL_MASK         0x00001000u
#define DELAY_MORE_THAN_10US        5000U
static void asynchronous_event_handler(uint8_t event_opcode)
{
20005954:	b580      	push	{r7, lr}
20005956:	b086      	sub	sp, #24
20005958:	af00      	add	r7, sp, #0
2000595a:	4603      	mov	r3, r0
2000595c:	71fb      	strb	r3, [r7, #7]
    if (event_opcode == FLASH_FREEZE_SHUTDOWN_OPCODE)
2000595e:	79fb      	ldrb	r3, [r7, #7]
20005960:	2be0      	cmp	r3, #224	; 0xe0
20005962:	d12b      	bne.n	200059bc <asynchronous_event_handler+0x68>
        /*
         * Wait for the System Controller to switch the system's clock
         * from the main clock to the  standby clock. This should take place
         * within 10us of receiving the shut-down event.
         */
        timeout = DELAY_MORE_THAN_10US;
20005964:	f241 3388 	movw	r3, #5000	; 0x1388
20005968:	60fb      	str	r3, [r7, #12]
        do
        {
            running_on_standby_clock = SYSREG->MSSDDR_FACC1_CR & FACC_GLMUX_SEL_MASK;
2000596a:	f248 0300 	movw	r3, #32768	; 0x8000
2000596e:	f2c4 0303 	movt	r3, #16387	; 0x4003
20005972:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
20005976:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
2000597a:	613b      	str	r3, [r7, #16]
            --timeout;
2000597c:	68fb      	ldr	r3, [r7, #12]
2000597e:	f103 33ff 	add.w	r3, r3, #4294967295
20005982:	60fb      	str	r3, [r7, #12]
        }
        while ((running_on_standby_clock == 0U) && (timeout != 0U));
20005984:	693b      	ldr	r3, [r7, #16]
20005986:	2b00      	cmp	r3, #0
20005988:	d102      	bne.n	20005990 <asynchronous_event_handler+0x3c>
2000598a:	68fb      	ldr	r3, [r7, #12]
2000598c:	2b00      	cmp	r3, #0
2000598e:	d1ec      	bne.n	2000596a <asynchronous_event_handler+0x16>

        /* Call the user's event handler. */
        if(g_event_handler != 0)
20005990:	f64a 73d4 	movw	r3, #45012	; 0xafd4
20005994:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005998:	681b      	ldr	r3, [r3, #0]
2000599a:	2b00      	cmp	r3, #0
2000599c:	d068      	beq.n	20005a70 <asynchronous_event_handler+0x11c>
        {
            g_event_handler(event_opcode, g_response[1]);
2000599e:	f64a 73d4 	movw	r3, #45012	; 0xafd4
200059a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200059a6:	681a      	ldr	r2, [r3, #0]
200059a8:	f64a 73d8 	movw	r3, #45016	; 0xafd8
200059ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200059b0:	785b      	ldrb	r3, [r3, #1]
200059b2:	79f9      	ldrb	r1, [r7, #7]
200059b4:	4608      	mov	r0, r1
200059b6:	4619      	mov	r1, r3
200059b8:	4790      	blx	r2
200059ba:	e05c      	b.n	20005a76 <asynchronous_event_handler+0x122>
        }
    }
    else if (event_opcode == FLASH_FREEZE_EXIT_OPCODE)
200059bc:	79fb      	ldrb	r3, [r7, #7]
200059be:	2be1      	cmp	r3, #225	; 0xe1
200059c0:	d12d      	bne.n	20005a1e <asynchronous_event_handler+0xca>
        /*
         * Wait for the System Controller to switch the system's clock
         * from the standby clock to the main clock. This should take place
         * within 10us of receiving the shut-down event.
         */
        timeout = DELAY_MORE_THAN_10US;
200059c2:	f241 3388 	movw	r3, #5000	; 0x1388
200059c6:	60bb      	str	r3, [r7, #8]
        do
        {
            running_on_standby_clock = SYSREG->MSSDDR_FACC1_CR & FACC_GLMUX_SEL_MASK;
200059c8:	f248 0300 	movw	r3, #32768	; 0x8000
200059cc:	f2c4 0303 	movt	r3, #16387	; 0x4003
200059d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
200059d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
200059d8:	617b      	str	r3, [r7, #20]
            --timeout;
200059da:	68bb      	ldr	r3, [r7, #8]
200059dc:	f103 33ff 	add.w	r3, r3, #4294967295
200059e0:	60bb      	str	r3, [r7, #8]
        }
        while ((running_on_standby_clock != 0U) && (timeout != 0U));
200059e2:	697b      	ldr	r3, [r7, #20]
200059e4:	2b00      	cmp	r3, #0
200059e6:	d002      	beq.n	200059ee <asynchronous_event_handler+0x9a>
200059e8:	68bb      	ldr	r3, [r7, #8]
200059ea:	2b00      	cmp	r3, #0
200059ec:	d1ec      	bne.n	200059c8 <asynchronous_event_handler+0x74>
        
        /* Restore the clock dividers values of FACC1 register. */
        revert_clk_config();
200059ee:	f000 fa7b 	bl	20005ee8 <revert_clk_config>
        
        if(g_event_handler != 0)
200059f2:	f64a 73d4 	movw	r3, #45012	; 0xafd4
200059f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200059fa:	681b      	ldr	r3, [r3, #0]
200059fc:	2b00      	cmp	r3, #0
200059fe:	d039      	beq.n	20005a74 <asynchronous_event_handler+0x120>
        {
            /* Call the user's event handler. */
            g_event_handler(event_opcode, g_response[1]);
20005a00:	f64a 73d4 	movw	r3, #45012	; 0xafd4
20005a04:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005a08:	681a      	ldr	r2, [r3, #0]
20005a0a:	f64a 73d8 	movw	r3, #45016	; 0xafd8
20005a0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005a12:	785b      	ldrb	r3, [r3, #1]
20005a14:	79f9      	ldrb	r1, [r7, #7]
20005a16:	4608      	mov	r0, r1
20005a18:	4619      	mov	r1, r3
20005a1a:	4790      	blx	r2
20005a1c:	e02b      	b.n	20005a76 <asynchronous_event_handler+0x122>
        }
    }
    else
    {
        if ((event_opcode == POR_DIGEST_ERROR_OPCODE) || \
20005a1e:	79fb      	ldrb	r3, [r7, #7]
20005a20:	2bf1      	cmp	r3, #241	; 0xf1
20005a22:	d00f      	beq.n	20005a44 <asynchronous_event_handler+0xf0>
            ((event_opcode >= TAMPER_ATTEMPT_DETECT_OPCODE_RANGE_MIN) && \
20005a24:	79fb      	ldrb	r3, [r7, #7]
            g_event_handler(event_opcode, g_response[1]);
        }
    }
    else
    {
        if ((event_opcode == POR_DIGEST_ERROR_OPCODE) || \
20005a26:	b25b      	sxtb	r3, r3
20005a28:	2b00      	cmp	r3, #0
20005a2a:	da02      	bge.n	20005a32 <asynchronous_event_handler+0xde>
20005a2c:	79fb      	ldrb	r3, [r7, #7]
20005a2e:	2b9f      	cmp	r3, #159	; 0x9f
20005a30:	d908      	bls.n	20005a44 <asynchronous_event_handler+0xf0>
20005a32:	79fb      	ldrb	r3, [r7, #7]
20005a34:	2ba0      	cmp	r3, #160	; 0xa0
20005a36:	d005      	beq.n	20005a44 <asynchronous_event_handler+0xf0>
20005a38:	79fb      	ldrb	r3, [r7, #7]
20005a3a:	2bb0      	cmp	r3, #176	; 0xb0
20005a3c:	d91b      	bls.n	20005a76 <asynchronous_event_handler+0x122>
20005a3e:	79fb      	ldrb	r3, [r7, #7]
20005a40:	2bb7      	cmp	r3, #183	; 0xb7
20005a42:	d818      	bhi.n	20005a76 <asynchronous_event_handler+0x122>
            /* 
             * Inform to the application that new asynchronous message is received, 
             * only if application call-back function is registered during 
             * initialization. 
             */
            if(g_event_handler != 0)
20005a44:	f64a 73d4 	movw	r3, #45012	; 0xafd4
20005a48:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005a4c:	681b      	ldr	r3, [r3, #0]
20005a4e:	2b00      	cmp	r3, #0
20005a50:	d011      	beq.n	20005a76 <asynchronous_event_handler+0x122>
            {
                /* Call the user's event handler. */
                g_event_handler(event_opcode, g_response[1]);
20005a52:	f64a 73d4 	movw	r3, #45012	; 0xafd4
20005a56:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005a5a:	681a      	ldr	r2, [r3, #0]
20005a5c:	f64a 73d8 	movw	r3, #45016	; 0xafd8
20005a60:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005a64:	785b      	ldrb	r3, [r3, #1]
20005a66:	79f9      	ldrb	r1, [r7, #7]
20005a68:	4608      	mov	r0, r1
20005a6a:	4619      	mov	r1, r3
20005a6c:	4790      	blx	r2
20005a6e:	e002      	b.n	20005a76 <asynchronous_event_handler+0x122>
        while ((running_on_standby_clock == 0U) && (timeout != 0U));

        /* Call the user's event handler. */
        if(g_event_handler != 0)
        {
            g_event_handler(event_opcode, g_response[1]);
20005a70:	bf00      	nop
20005a72:	e000      	b.n	20005a76 <asynchronous_event_handler+0x122>
        revert_clk_config();
        
        if(g_event_handler != 0)
        {
            /* Call the user's event handler. */
            g_event_handler(event_opcode, g_response[1]);
20005a74:	bf00      	nop
                /* Call the user's event handler. */
                g_event_handler(event_opcode, g_response[1]);
            }
        }
    }
}
20005a76:	f107 0718 	add.w	r7, r7, #24
20005a7a:	46bd      	mov	sp, r7
20005a7c:	bd80      	pop	{r7, pc}
20005a7e:	bf00      	nop

20005a80 <determine_seq>:
 */
uint32_t divisor[4] = {0x00};
volatile uint8_t ind = 0;

static uint8_t* determine_seq(uint8_t val, uint8_t* len)
{
20005a80:	b480      	push	{r7}
20005a82:	b085      	sub	sp, #20
20005a84:	af00      	add	r7, sp, #0
20005a86:	4603      	mov	r3, r0
20005a88:	6039      	str	r1, [r7, #0]
20005a8a:	71fb      	strb	r3, [r7, #7]
    uint8_t*seq;
    
    switch(val)
20005a8c:	79fb      	ldrb	r3, [r7, #7]
20005a8e:	2b06      	cmp	r3, #6
20005a90:	d84c      	bhi.n	20005b2c <determine_seq+0xac>
20005a92:	a201      	add	r2, pc, #4	; (adr r2, 20005a98 <determine_seq+0x18>)
20005a94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20005a98:	20005ab5 	.word	0x20005ab5
20005a9c:	20005ac9 	.word	0x20005ac9
20005aa0:	20005add 	.word	0x20005add
20005aa4:	20005b2d 	.word	0x20005b2d
20005aa8:	20005af1 	.word	0x20005af1
20005aac:	20005b05 	.word	0x20005b05
20005ab0:	20005b19 	.word	0x20005b19
    {
        case 0:
                seq = &div1_seq[0];
20005ab4:	f64a 736c 	movw	r3, #44908	; 0xaf6c
20005ab8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005abc:	60fb      	str	r3, [r7, #12]
                *len = 4;
20005abe:	683b      	ldr	r3, [r7, #0]
20005ac0:	f04f 0204 	mov.w	r2, #4
20005ac4:	701a      	strb	r2, [r3, #0]
            break;
20005ac6:	e038      	b.n	20005b3a <determine_seq+0xba>

        case 1:
                seq = &div2_seq[0];
20005ac8:	f64a 7370 	movw	r3, #44912	; 0xaf70
20005acc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005ad0:	60fb      	str	r3, [r7, #12]
                *len = 3;
20005ad2:	683b      	ldr	r3, [r7, #0]
20005ad4:	f04f 0203 	mov.w	r2, #3
20005ad8:	701a      	strb	r2, [r3, #0]
            break;
20005ada:	e02e      	b.n	20005b3a <determine_seq+0xba>

        case 2:
                seq = &div4_seq[0];
20005adc:	f64a 7374 	movw	r3, #44916	; 0xaf74
20005ae0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005ae4:	60fb      	str	r3, [r7, #12]
                *len = 5;
20005ae6:	683b      	ldr	r3, [r7, #0]
20005ae8:	f04f 0205 	mov.w	r2, #5
20005aec:	701a      	strb	r2, [r3, #0]
            break;
20005aee:	e024      	b.n	20005b3a <determine_seq+0xba>

        case 4:
                seq = &div8_seq[0];
20005af0:	f64a 737c 	movw	r3, #44924	; 0xaf7c
20005af4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005af8:	60fb      	str	r3, [r7, #12]
                *len = 3;
20005afa:	683b      	ldr	r3, [r7, #0]
20005afc:	f04f 0203 	mov.w	r2, #3
20005b00:	701a      	strb	r2, [r3, #0]
            break;
20005b02:	e01a      	b.n	20005b3a <determine_seq+0xba>

        case 5:
                seq = &div16_seq[0];
20005b04:	f64a 7380 	movw	r3, #44928	; 0xaf80
20005b08:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005b0c:	60fb      	str	r3, [r7, #12]
                *len = 2;
20005b0e:	683b      	ldr	r3, [r7, #0]
20005b10:	f04f 0202 	mov.w	r2, #2
20005b14:	701a      	strb	r2, [r3, #0]
            break;
20005b16:	e010      	b.n	20005b3a <determine_seq+0xba>

        case 6:
                seq = &div32_seq[0];
20005b18:	f64a 7384 	movw	r3, #44932	; 0xaf84
20005b1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005b20:	60fb      	str	r3, [r7, #12]
                *len = 2;
20005b22:	683b      	ldr	r3, [r7, #0]
20005b24:	f04f 0202 	mov.w	r2, #2
20005b28:	701a      	strb	r2, [r3, #0]
            break;
20005b2a:	e006      	b.n	20005b3a <determine_seq+0xba>

        default:
                *len = 0;
20005b2c:	683b      	ldr	r3, [r7, #0]
20005b2e:	f04f 0200 	mov.w	r2, #0
20005b32:	701a      	strb	r2, [r3, #0]
                seq = NULL;
20005b34:	f04f 0300 	mov.w	r3, #0
20005b38:	60fb      	str	r3, [r7, #12]
            break;
    }
    
    return seq;
20005b3a:	68fb      	ldr	r3, [r7, #12]
}
20005b3c:	4618      	mov	r0, r3
20005b3e:	f107 0714 	add.w	r7, r7, #20
20005b42:	46bd      	mov	sp, r7
20005b44:	bc80      	pop	{r7}
20005b46:	4770      	bx	lr

20005b48 <clk_switching_fix>:
 * divisor values of fclk, pclk0, pclk1 and clk_fic64, and if the divisor 
 * values are equal to each other, then firmware will send requested command to 
 * system controller otherwise return CLOCK_SWITCHING_ERROR error.
 */
static uint8_t clk_switching_fix(void)
{
20005b48:	b580      	push	{r7, lr}
20005b4a:	b088      	sub	sp, #32
20005b4c:	af00      	add	r7, sp, #0
    uint8_t* sequence;
    uint8_t len;
    volatile uint32_t g_mssddr_facc1_cr =  SYSREG->MSSDDR_FACC1_CR;
20005b4e:	f248 0300 	movw	r3, #32768	; 0x8000
20005b52:	f2c4 0303 	movt	r3, #16387	; 0x4003
20005b56:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
20005b5a:	607b      	str	r3, [r7, #4]
    uint32_t var = 0;
20005b5c:	f04f 0300 	mov.w	r3, #0
20005b60:	613b      	str	r3, [r7, #16]
    uint32_t temp = 0;
20005b62:	f04f 0300 	mov.w	r3, #0
20005b66:	617b      	str	r3, [r7, #20]
    uint32_t device_version;
    uint8_t status = CLOCK_SWITCHING_SUCCESS;
20005b68:	f04f 0300 	mov.w	r3, #0
20005b6c:	77fb      	strb	r3, [r7, #31]
    
    device_version = (SYSREG->DEVICE_VERSION & 0xFFFFu);
20005b6e:	f248 0300 	movw	r3, #32768	; 0x8000
20005b72:	f2c4 0303 	movt	r3, #16387	; 0x4003
20005b76:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
20005b7a:	ea4f 4303 	mov.w	r3, r3, lsl #16
20005b7e:	ea4f 4313 	mov.w	r3, r3, lsr #16
20005b82:	61bb      	str	r3, [r7, #24]

    /* For 10/25/50/90/150 devices */
    if((0xF802u == device_version) || \
20005b84:	69ba      	ldr	r2, [r7, #24]
20005b86:	f64f 0302 	movw	r3, #63490	; 0xf802
20005b8a:	429a      	cmp	r2, r3
20005b8c:	d013      	beq.n	20005bb6 <clk_switching_fix+0x6e>
20005b8e:	69ba      	ldr	r2, [r7, #24]
20005b90:	f64f 0303 	movw	r3, #63491	; 0xf803
20005b94:	429a      	cmp	r2, r3
20005b96:	d00e      	beq.n	20005bb6 <clk_switching_fix+0x6e>
20005b98:	69ba      	ldr	r2, [r7, #24]
20005b9a:	f64f 0304 	movw	r3, #63492	; 0xf804
20005b9e:	429a      	cmp	r2, r3
20005ba0:	d009      	beq.n	20005bb6 <clk_switching_fix+0x6e>
20005ba2:	69ba      	ldr	r2, [r7, #24]
20005ba4:	f64f 0307 	movw	r3, #63495	; 0xf807
20005ba8:	429a      	cmp	r2, r3
20005baa:	d004      	beq.n	20005bb6 <clk_switching_fix+0x6e>
20005bac:	69ba      	ldr	r2, [r7, #24]
20005bae:	f64f 0306 	movw	r3, #63494	; 0xf806
20005bb2:	429a      	cmp	r2, r3
20005bb4:	d11b      	bne.n	20005bee <clk_switching_fix+0xa6>
    {
        /* Dynamically divides down fclk, pclk0, pclk1 and clk_fic64
         * to the divided by 32 versions and M3_CLK, PCLK0, PCLK1, 
         * CLK_FIC64 all driven from CLK_STANDBY clock.
         */
        SYSREG->MSSDDR_FACC1_CR = (SYSREG->MSSDDR_FACC1_CR & CONFIG_CLOCK_DIV_MASK) | \
20005bb6:	f248 0100 	movw	r1, #32768	; 0x8000
20005bba:	f2c4 0103 	movt	r1, #16387	; 0x4003
20005bbe:	f248 0300 	movw	r3, #32768	; 0x8000
20005bc2:	f2c4 0303 	movt	r3, #16387	; 0x4003
20005bc6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
20005bca:	f24e 1203 	movw	r2, #57603	; 0xe103
20005bce:	f6cf 72c7 	movt	r2, #65479	; 0xffc7
20005bd2:	ea03 0202 	and.w	r2, r3, r2
20005bd6:	f641 43d8 	movw	r3, #7384	; 0x1cd8
20005bda:	f2c0 0330 	movt	r3, #48	; 0x30
20005bde:	ea42 0303 	orr.w	r3, r2, r3
20005be2:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
                                   CONFIG_CLOCK_DIV_32_RATIO;
        status = CLOCK_SWITCHING_SUCCESS;
20005be6:	f04f 0300 	mov.w	r3, #0
20005bea:	77fb      	strb	r3, [r7, #31]
    uint8_t status = CLOCK_SWITCHING_SUCCESS;
    
    device_version = (SYSREG->DEVICE_VERSION & 0xFFFFu);

    /* For 10/25/50/90/150 devices */
    if((0xF802u == device_version) || \
20005bec:	e175      	b.n	20005eda <clk_switching_fix+0x392>
    
    /* For 05 devices
     * When modifying clock divisor settings on M2S005, it is necessary to 
     * sequence them, depending on the starting configuration.
     */
    else if(0xF805u == device_version)
20005bee:	69ba      	ldr	r2, [r7, #24]
20005bf0:	f64f 0305 	movw	r3, #63493	; 0xf805
20005bf4:	429a      	cmp	r2, r3
20005bf6:	f040 8116 	bne.w	20005e26 <clk_switching_fix+0x2de>
    {
        /* For APB0_DIVISOR setting */
        divisor[0] = ((g_mssddr_facc1_cr >> 2) & 0x00000007);
20005bfa:	687b      	ldr	r3, [r7, #4]
20005bfc:	ea4f 0393 	mov.w	r3, r3, lsr #2
20005c00:	f003 0207 	and.w	r2, r3, #7
20005c04:	f64a 73e0 	movw	r3, #45024	; 0xafe0
20005c08:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005c0c:	601a      	str	r2, [r3, #0]
        sequence = determine_seq(divisor[0], &len);
20005c0e:	f64a 73e0 	movw	r3, #45024	; 0xafe0
20005c12:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005c16:	681b      	ldr	r3, [r3, #0]
20005c18:	b2da      	uxtb	r2, r3
20005c1a:	f107 030b 	add.w	r3, r7, #11
20005c1e:	4610      	mov	r0, r2
20005c20:	4619      	mov	r1, r3
20005c22:	f7ff ff2d 	bl	20005a80 <determine_seq>
20005c26:	4603      	mov	r3, r0
20005c28:	60fb      	str	r3, [r7, #12]

        for(var = 1; var < len; var++)
20005c2a:	f04f 0301 	mov.w	r3, #1
20005c2e:	613b      	str	r3, [r7, #16]
20005c30:	e01f      	b.n	20005c72 <clk_switching_fix+0x12a>
        {
            temp = SYSREG->MSSDDR_FACC1_CR;
20005c32:	f248 0300 	movw	r3, #32768	; 0x8000
20005c36:	f2c4 0303 	movt	r3, #16387	; 0x4003
20005c3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
20005c3e:	617b      	str	r3, [r7, #20]
            temp &= 0xFFFFFFE3u;
20005c40:	697b      	ldr	r3, [r7, #20]
20005c42:	f023 031c 	bic.w	r3, r3, #28
20005c46:	617b      	str	r3, [r7, #20]
            temp |= ((uint32_t)(sequence[var]) << 2);
20005c48:	68fa      	ldr	r2, [r7, #12]
20005c4a:	693b      	ldr	r3, [r7, #16]
20005c4c:	4413      	add	r3, r2
20005c4e:	781b      	ldrb	r3, [r3, #0]
20005c50:	ea4f 0383 	mov.w	r3, r3, lsl #2
20005c54:	697a      	ldr	r2, [r7, #20]
20005c56:	ea42 0303 	orr.w	r3, r2, r3
20005c5a:	617b      	str	r3, [r7, #20]
            SYSREG->MSSDDR_FACC1_CR = temp;
20005c5c:	f248 0300 	movw	r3, #32768	; 0x8000
20005c60:	f2c4 0303 	movt	r3, #16387	; 0x4003
20005c64:	697a      	ldr	r2, [r7, #20]
20005c66:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    {
        /* For APB0_DIVISOR setting */
        divisor[0] = ((g_mssddr_facc1_cr >> 2) & 0x00000007);
        sequence = determine_seq(divisor[0], &len);

        for(var = 1; var < len; var++)
20005c6a:	693b      	ldr	r3, [r7, #16]
20005c6c:	f103 0301 	add.w	r3, r3, #1
20005c70:	613b      	str	r3, [r7, #16]
20005c72:	7afb      	ldrb	r3, [r7, #11]
20005c74:	461a      	mov	r2, r3
20005c76:	693b      	ldr	r3, [r7, #16]
20005c78:	429a      	cmp	r2, r3
20005c7a:	d8da      	bhi.n	20005c32 <clk_switching_fix+0xea>
            temp |= ((uint32_t)(sequence[var]) << 2);
            SYSREG->MSSDDR_FACC1_CR = temp;
        }

        /* For APB1_DIVISOR setting */
        divisor[1] = ((g_mssddr_facc1_cr >> 5) & 0x00000007);
20005c7c:	687b      	ldr	r3, [r7, #4]
20005c7e:	ea4f 1353 	mov.w	r3, r3, lsr #5
20005c82:	f003 0207 	and.w	r2, r3, #7
20005c86:	f64a 73e0 	movw	r3, #45024	; 0xafe0
20005c8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005c8e:	605a      	str	r2, [r3, #4]
        sequence = determine_seq(divisor[1], &len);
20005c90:	f64a 73e0 	movw	r3, #45024	; 0xafe0
20005c94:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005c98:	685b      	ldr	r3, [r3, #4]
20005c9a:	b2da      	uxtb	r2, r3
20005c9c:	f107 030b 	add.w	r3, r7, #11
20005ca0:	4610      	mov	r0, r2
20005ca2:	4619      	mov	r1, r3
20005ca4:	f7ff feec 	bl	20005a80 <determine_seq>
20005ca8:	4603      	mov	r3, r0
20005caa:	60fb      	str	r3, [r7, #12]

        for(var = 1; var < len; var++)
20005cac:	f04f 0301 	mov.w	r3, #1
20005cb0:	613b      	str	r3, [r7, #16]
20005cb2:	e01f      	b.n	20005cf4 <clk_switching_fix+0x1ac>
        {
            temp = SYSREG->MSSDDR_FACC1_CR;
20005cb4:	f248 0300 	movw	r3, #32768	; 0x8000
20005cb8:	f2c4 0303 	movt	r3, #16387	; 0x4003
20005cbc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
20005cc0:	617b      	str	r3, [r7, #20]
            temp &= 0xFFFFFF1Fu;
20005cc2:	697b      	ldr	r3, [r7, #20]
20005cc4:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
20005cc8:	617b      	str	r3, [r7, #20]
            temp |= ((uint32_t)(sequence[var]) << 5);
20005cca:	68fa      	ldr	r2, [r7, #12]
20005ccc:	693b      	ldr	r3, [r7, #16]
20005cce:	4413      	add	r3, r2
20005cd0:	781b      	ldrb	r3, [r3, #0]
20005cd2:	ea4f 1343 	mov.w	r3, r3, lsl #5
20005cd6:	697a      	ldr	r2, [r7, #20]
20005cd8:	ea42 0303 	orr.w	r3, r2, r3
20005cdc:	617b      	str	r3, [r7, #20]
            SYSREG->MSSDDR_FACC1_CR = temp;
20005cde:	f248 0300 	movw	r3, #32768	; 0x8000
20005ce2:	f2c4 0303 	movt	r3, #16387	; 0x4003
20005ce6:	697a      	ldr	r2, [r7, #20]
20005ce8:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

        /* For APB1_DIVISOR setting */
        divisor[1] = ((g_mssddr_facc1_cr >> 5) & 0x00000007);
        sequence = determine_seq(divisor[1], &len);

        for(var = 1; var < len; var++)
20005cec:	693b      	ldr	r3, [r7, #16]
20005cee:	f103 0301 	add.w	r3, r3, #1
20005cf2:	613b      	str	r3, [r7, #16]
20005cf4:	7afb      	ldrb	r3, [r7, #11]
20005cf6:	461a      	mov	r2, r3
20005cf8:	693b      	ldr	r3, [r7, #16]
20005cfa:	429a      	cmp	r2, r3
20005cfc:	d8da      	bhi.n	20005cb4 <clk_switching_fix+0x16c>
            temp |= ((uint32_t)(sequence[var]) << 5);
            SYSREG->MSSDDR_FACC1_CR = temp;
        }

        /* For M3_CLK_DIVISOR setting */
        divisor[2] = ((g_mssddr_facc1_cr >> 9) & 0x00000007);
20005cfe:	687b      	ldr	r3, [r7, #4]
20005d00:	ea4f 2353 	mov.w	r3, r3, lsr #9
20005d04:	f003 0207 	and.w	r2, r3, #7
20005d08:	f64a 73e0 	movw	r3, #45024	; 0xafe0
20005d0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005d10:	609a      	str	r2, [r3, #8]
        sequence = determine_seq(divisor[2], &len);
20005d12:	f64a 73e0 	movw	r3, #45024	; 0xafe0
20005d16:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005d1a:	689b      	ldr	r3, [r3, #8]
20005d1c:	b2da      	uxtb	r2, r3
20005d1e:	f107 030b 	add.w	r3, r7, #11
20005d22:	4610      	mov	r0, r2
20005d24:	4619      	mov	r1, r3
20005d26:	f7ff feab 	bl	20005a80 <determine_seq>
20005d2a:	4603      	mov	r3, r0
20005d2c:	60fb      	str	r3, [r7, #12]
        
        for(var = 1; var < len; var++)
20005d2e:	f04f 0301 	mov.w	r3, #1
20005d32:	613b      	str	r3, [r7, #16]
20005d34:	e01f      	b.n	20005d76 <clk_switching_fix+0x22e>
        {
            temp = SYSREG->MSSDDR_FACC1_CR;
20005d36:	f248 0300 	movw	r3, #32768	; 0x8000
20005d3a:	f2c4 0303 	movt	r3, #16387	; 0x4003
20005d3e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
20005d42:	617b      	str	r3, [r7, #20]
            temp &= 0xFFFFF1FFu;
20005d44:	697b      	ldr	r3, [r7, #20]
20005d46:	f423 6360 	bic.w	r3, r3, #3584	; 0xe00
20005d4a:	617b      	str	r3, [r7, #20]
            temp |= ((uint32_t)(sequence[var]) << 9);
20005d4c:	68fa      	ldr	r2, [r7, #12]
20005d4e:	693b      	ldr	r3, [r7, #16]
20005d50:	4413      	add	r3, r2
20005d52:	781b      	ldrb	r3, [r3, #0]
20005d54:	ea4f 2343 	mov.w	r3, r3, lsl #9
20005d58:	697a      	ldr	r2, [r7, #20]
20005d5a:	ea42 0303 	orr.w	r3, r2, r3
20005d5e:	617b      	str	r3, [r7, #20]
            SYSREG->MSSDDR_FACC1_CR = temp;
20005d60:	f248 0300 	movw	r3, #32768	; 0x8000
20005d64:	f2c4 0303 	movt	r3, #16387	; 0x4003
20005d68:	697a      	ldr	r2, [r7, #20]
20005d6a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

        /* For M3_CLK_DIVISOR setting */
        divisor[2] = ((g_mssddr_facc1_cr >> 9) & 0x00000007);
        sequence = determine_seq(divisor[2], &len);
        
        for(var = 1; var < len; var++)
20005d6e:	693b      	ldr	r3, [r7, #16]
20005d70:	f103 0301 	add.w	r3, r3, #1
20005d74:	613b      	str	r3, [r7, #16]
20005d76:	7afb      	ldrb	r3, [r7, #11]
20005d78:	461a      	mov	r2, r3
20005d7a:	693b      	ldr	r3, [r7, #16]
20005d7c:	429a      	cmp	r2, r3
20005d7e:	d8da      	bhi.n	20005d36 <clk_switching_fix+0x1ee>
            temp |= ((uint32_t)(sequence[var]) << 9);
            SYSREG->MSSDDR_FACC1_CR = temp;
        }

        /* For FIC64_DIVISOR setting */
        divisor[3] = ((g_mssddr_facc1_cr >> 19) & 0x00000007);
20005d80:	687b      	ldr	r3, [r7, #4]
20005d82:	ea4f 43d3 	mov.w	r3, r3, lsr #19
20005d86:	f003 0207 	and.w	r2, r3, #7
20005d8a:	f64a 73e0 	movw	r3, #45024	; 0xafe0
20005d8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005d92:	60da      	str	r2, [r3, #12]
        sequence = determine_seq(divisor[3], &len);
20005d94:	f64a 73e0 	movw	r3, #45024	; 0xafe0
20005d98:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005d9c:	68db      	ldr	r3, [r3, #12]
20005d9e:	b2da      	uxtb	r2, r3
20005da0:	f107 030b 	add.w	r3, r7, #11
20005da4:	4610      	mov	r0, r2
20005da6:	4619      	mov	r1, r3
20005da8:	f7ff fe6a 	bl	20005a80 <determine_seq>
20005dac:	4603      	mov	r3, r0
20005dae:	60fb      	str	r3, [r7, #12]
        for(var = 1; var < len; var++)
20005db0:	f04f 0301 	mov.w	r3, #1
20005db4:	613b      	str	r3, [r7, #16]
20005db6:	e01f      	b.n	20005df8 <clk_switching_fix+0x2b0>
        {
            temp = SYSREG->MSSDDR_FACC1_CR;
20005db8:	f248 0300 	movw	r3, #32768	; 0x8000
20005dbc:	f2c4 0303 	movt	r3, #16387	; 0x4003
20005dc0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
20005dc4:	617b      	str	r3, [r7, #20]
            temp &= 0xFFC7FFFFu;
20005dc6:	697b      	ldr	r3, [r7, #20]
20005dc8:	f423 1360 	bic.w	r3, r3, #3670016	; 0x380000
20005dcc:	617b      	str	r3, [r7, #20]
            temp |= ((uint32_t)(sequence[var]) << 19);
20005dce:	68fa      	ldr	r2, [r7, #12]
20005dd0:	693b      	ldr	r3, [r7, #16]
20005dd2:	4413      	add	r3, r2
20005dd4:	781b      	ldrb	r3, [r3, #0]
20005dd6:	ea4f 43c3 	mov.w	r3, r3, lsl #19
20005dda:	697a      	ldr	r2, [r7, #20]
20005ddc:	ea42 0303 	orr.w	r3, r2, r3
20005de0:	617b      	str	r3, [r7, #20]
            SYSREG->MSSDDR_FACC1_CR = temp;
20005de2:	f248 0300 	movw	r3, #32768	; 0x8000
20005de6:	f2c4 0303 	movt	r3, #16387	; 0x4003
20005dea:	697a      	ldr	r2, [r7, #20]
20005dec:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
        }

        /* For FIC64_DIVISOR setting */
        divisor[3] = ((g_mssddr_facc1_cr >> 19) & 0x00000007);
        sequence = determine_seq(divisor[3], &len);
        for(var = 1; var < len; var++)
20005df0:	693b      	ldr	r3, [r7, #16]
20005df2:	f103 0301 	add.w	r3, r3, #1
20005df6:	613b      	str	r3, [r7, #16]
20005df8:	7afb      	ldrb	r3, [r7, #11]
20005dfa:	461a      	mov	r2, r3
20005dfc:	693b      	ldr	r3, [r7, #16]
20005dfe:	429a      	cmp	r2, r3
20005e00:	d8da      	bhi.n	20005db8 <clk_switching_fix+0x270>

        /* Set the value of FACC_GLMUX_SEL bitfield of FACC1 register to 1 so 
         * that M3_CLK, PCLK0, PCLK1, CLK_FIC64 all driven from CLK_STANDBY
         * clock.
         */
        SYSREG->MSSDDR_FACC1_CR = SYSREG->MSSDDR_FACC1_CR | 0x00001000u;
20005e02:	f248 0300 	movw	r3, #32768	; 0x8000
20005e06:	f2c4 0303 	movt	r3, #16387	; 0x4003
20005e0a:	f248 0200 	movw	r2, #32768	; 0x8000
20005e0e:	f2c4 0203 	movt	r2, #16387	; 0x4003
20005e12:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
20005e16:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
20005e1a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
        
        status = CLOCK_SWITCHING_SUCCESS;
20005e1e:	f04f 0300 	mov.w	r3, #0
20005e22:	77fb      	strb	r3, [r7, #31]
20005e24:	e059      	b.n	20005eda <clk_switching_fix+0x392>
    }
    /* For 060 devices */
    else if(0xF808u == device_version)
20005e26:	69ba      	ldr	r2, [r7, #24]
20005e28:	f64f 0308 	movw	r3, #63496	; 0xf808
20005e2c:	429a      	cmp	r2, r3
20005e2e:	d154      	bne.n	20005eda <clk_switching_fix+0x392>
    {
        /* The divisor setting should be such that all the divisor should be 
         * equal to each other and set to divide by 1,2,4,8, and 16 (but not 32)
         */
        divisor[0] = ((g_mssddr_facc1_cr >> 2) & 0x00000007);
20005e30:	687b      	ldr	r3, [r7, #4]
20005e32:	ea4f 0393 	mov.w	r3, r3, lsr #2
20005e36:	f003 0207 	and.w	r2, r3, #7
20005e3a:	f64a 73e0 	movw	r3, #45024	; 0xafe0
20005e3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005e42:	601a      	str	r2, [r3, #0]
        divisor[1] = ((g_mssddr_facc1_cr >> 5) & 0x00000007);
20005e44:	687b      	ldr	r3, [r7, #4]
20005e46:	ea4f 1353 	mov.w	r3, r3, lsr #5
20005e4a:	f003 0207 	and.w	r2, r3, #7
20005e4e:	f64a 73e0 	movw	r3, #45024	; 0xafe0
20005e52:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005e56:	605a      	str	r2, [r3, #4]
        divisor[2] = ((g_mssddr_facc1_cr >> 9) & 0x00000007);
20005e58:	687b      	ldr	r3, [r7, #4]
20005e5a:	ea4f 2353 	mov.w	r3, r3, lsr #9
20005e5e:	f003 0207 	and.w	r2, r3, #7
20005e62:	f64a 73e0 	movw	r3, #45024	; 0xafe0
20005e66:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005e6a:	609a      	str	r2, [r3, #8]
        divisor[3] = ((g_mssddr_facc1_cr >> 19) & 0x00000007);
20005e6c:	687b      	ldr	r3, [r7, #4]
20005e6e:	ea4f 43d3 	mov.w	r3, r3, lsr #19
20005e72:	f003 0207 	and.w	r2, r3, #7
20005e76:	f64a 73e0 	movw	r3, #45024	; 0xafe0
20005e7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005e7e:	60da      	str	r2, [r3, #12]
       
        for(var = 1; var < 4; var++)
20005e80:	f04f 0301 	mov.w	r3, #1
20005e84:	613b      	str	r3, [r7, #16]
20005e86:	e025      	b.n	20005ed4 <clk_switching_fix+0x38c>
        {
            if((divisor[var] != divisor[0]) || \
20005e88:	693a      	ldr	r2, [r7, #16]
20005e8a:	f64a 73e0 	movw	r3, #45024	; 0xafe0
20005e8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005e92:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
20005e96:	f64a 73e0 	movw	r3, #45024	; 0xafe0
20005e9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005e9e:	681b      	ldr	r3, [r3, #0]
20005ea0:	429a      	cmp	r2, r3
20005ea2:	d10f      	bne.n	20005ec4 <clk_switching_fix+0x37c>
               (divisor[0] > 5) || (divisor[var] > 5))
20005ea4:	f64a 73e0 	movw	r3, #45024	; 0xafe0
20005ea8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005eac:	681b      	ldr	r3, [r3, #0]
        divisor[2] = ((g_mssddr_facc1_cr >> 9) & 0x00000007);
        divisor[3] = ((g_mssddr_facc1_cr >> 19) & 0x00000007);
       
        for(var = 1; var < 4; var++)
        {
            if((divisor[var] != divisor[0]) || \
20005eae:	2b05      	cmp	r3, #5
20005eb0:	d808      	bhi.n	20005ec4 <clk_switching_fix+0x37c>
               (divisor[0] > 5) || (divisor[var] > 5))
20005eb2:	693a      	ldr	r2, [r7, #16]
20005eb4:	f64a 73e0 	movw	r3, #45024	; 0xafe0
20005eb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005ebc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
        divisor[2] = ((g_mssddr_facc1_cr >> 9) & 0x00000007);
        divisor[3] = ((g_mssddr_facc1_cr >> 19) & 0x00000007);
       
        for(var = 1; var < 4; var++)
        {
            if((divisor[var] != divisor[0]) || \
20005ec0:	2b05      	cmp	r3, #5
20005ec2:	d903      	bls.n	20005ecc <clk_switching_fix+0x384>
               (divisor[0] > 5) || (divisor[var] > 5))
            {
                /* If the divisor value does meet the criteria, log the clock 
                 * switching error.
                 */
                status = CLOCK_SWITCHING_ERROR;
20005ec4:	f04f 0301 	mov.w	r3, #1
20005ec8:	77fb      	strb	r3, [r7, #31]
                break;
20005eca:	e006      	b.n	20005eda <clk_switching_fix+0x392>
        divisor[0] = ((g_mssddr_facc1_cr >> 2) & 0x00000007);
        divisor[1] = ((g_mssddr_facc1_cr >> 5) & 0x00000007);
        divisor[2] = ((g_mssddr_facc1_cr >> 9) & 0x00000007);
        divisor[3] = ((g_mssddr_facc1_cr >> 19) & 0x00000007);
       
        for(var = 1; var < 4; var++)
20005ecc:	693b      	ldr	r3, [r7, #16]
20005ece:	f103 0301 	add.w	r3, r3, #1
20005ed2:	613b      	str	r3, [r7, #16]
20005ed4:	693b      	ldr	r3, [r7, #16]
20005ed6:	2b03      	cmp	r3, #3
20005ed8:	d9d6      	bls.n	20005e88 <clk_switching_fix+0x340>
    else
    {
         /* Do Nothing. */
    }
    
    return status;
20005eda:	7ffb      	ldrb	r3, [r7, #31]
}
20005edc:	4618      	mov	r0, r3
20005ede:	f107 0720 	add.w	r7, r7, #32
20005ee2:	46bd      	mov	sp, r7
20005ee4:	bd80      	pop	{r7, pc}
20005ee6:	bf00      	nop

20005ee8 <revert_clk_config>:
/* SAR 80563 - Workaround for Glitchless Clock Multiplexer Switching Issue
 * Revert back original values of various divisor in FACC1 register after 
 * completing the fabric digest check/IAP/Flash Freeze service. 
 */
static void revert_clk_config(void)
{
20005ee8:	b580      	push	{r7, lr}
20005eea:	b086      	sub	sp, #24
20005eec:	af00      	add	r7, sp, #0
    uint8_t* sequence;
    uint8_t len;
    uint8_t var = 0;
20005eee:	f04f 0300 	mov.w	r3, #0
20005ef2:	73fb      	strb	r3, [r7, #15]
    uint32_t temp = 0;
20005ef4:	f04f 0300 	mov.w	r3, #0
20005ef8:	613b      	str	r3, [r7, #16]
    uint32_t device_version;

    device_version = (SYSREG->DEVICE_VERSION & 0xFFFFu);
20005efa:	f248 0300 	movw	r3, #32768	; 0x8000
20005efe:	f2c4 0303 	movt	r3, #16387	; 0x4003
20005f02:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
20005f06:	ea4f 4303 	mov.w	r3, r3, lsl #16
20005f0a:	ea4f 4313 	mov.w	r3, r3, lsr #16
20005f0e:	617b      	str	r3, [r7, #20]

    /* Revert back values for 10/25/50/90/150 devices */
    if((0xF802u == device_version) || (0xF803u == device_version) || \
20005f10:	697a      	ldr	r2, [r7, #20]
20005f12:	f64f 0302 	movw	r3, #63490	; 0xf802
20005f16:	429a      	cmp	r2, r3
20005f18:	d013      	beq.n	20005f42 <revert_clk_config+0x5a>
20005f1a:	697a      	ldr	r2, [r7, #20]
20005f1c:	f64f 0303 	movw	r3, #63491	; 0xf803
20005f20:	429a      	cmp	r2, r3
20005f22:	d00e      	beq.n	20005f42 <revert_clk_config+0x5a>
20005f24:	697a      	ldr	r2, [r7, #20]
20005f26:	f64f 0304 	movw	r3, #63492	; 0xf804
20005f2a:	429a      	cmp	r2, r3
20005f2c:	d009      	beq.n	20005f42 <revert_clk_config+0x5a>
20005f2e:	697a      	ldr	r2, [r7, #20]
20005f30:	f64f 0307 	movw	r3, #63495	; 0xf807
20005f34:	429a      	cmp	r2, r3
20005f36:	d004      	beq.n	20005f42 <revert_clk_config+0x5a>
20005f38:	697a      	ldr	r2, [r7, #20]
20005f3a:	f64f 0306 	movw	r3, #63494	; 0xf806
20005f3e:	429a      	cmp	r2, r3
20005f40:	d10b      	bne.n	20005f5a <revert_clk_config+0x72>
       (0xF804u == device_version)||(0xF807u == device_version) ||   \
       (0xF806u == device_version))
    {
        /* Restore the MSS clock dividers to their normal operations value. */
        SYSREG->MSSDDR_FACC1_CR = g_initial_mssddr_facc1_cr;
20005f42:	f248 0300 	movw	r3, #32768	; 0x8000
20005f46:	f2c4 0303 	movt	r3, #16387	; 0x4003
20005f4a:	f64a 72dc 	movw	r2, #45020	; 0xafdc
20005f4e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005f52:	6812      	ldr	r2, [r2, #0]
20005f54:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    uint32_t device_version;

    device_version = (SYSREG->DEVICE_VERSION & 0xFFFFu);

    /* Revert back values for 10/25/50/90/150 devices */
    if((0xF802u == device_version) || (0xF803u == device_version) || \
20005f58:	e0eb      	b.n	20006132 <revert_clk_config+0x24a>
        /* Restore the MSS clock dividers to their normal operations value. */
        SYSREG->MSSDDR_FACC1_CR = g_initial_mssddr_facc1_cr;
    }

    /* Revert back values for 05 devices in reverse sequence. */
    else if(0xF805u == device_version)
20005f5a:	697a      	ldr	r2, [r7, #20]
20005f5c:	f64f 0305 	movw	r3, #63493	; 0xf805
20005f60:	429a      	cmp	r2, r3
20005f62:	f040 80e6 	bne.w	20006132 <revert_clk_config+0x24a>
    {
        sequence = determine_seq(divisor[0], &len);
20005f66:	f64a 73e0 	movw	r3, #45024	; 0xafe0
20005f6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005f6e:	681b      	ldr	r3, [r3, #0]
20005f70:	b2da      	uxtb	r2, r3
20005f72:	f107 0307 	add.w	r3, r7, #7
20005f76:	4610      	mov	r0, r2
20005f78:	4619      	mov	r1, r3
20005f7a:	f7ff fd81 	bl	20005a80 <determine_seq>
20005f7e:	4603      	mov	r3, r0
20005f80:	60bb      	str	r3, [r7, #8]
        for(var = len; var > 0; var--)
20005f82:	79fb      	ldrb	r3, [r7, #7]
20005f84:	73fb      	strb	r3, [r7, #15]
20005f86:	e021      	b.n	20005fcc <revert_clk_config+0xe4>
        {
            temp = SYSREG->MSSDDR_FACC1_CR;
20005f88:	f248 0300 	movw	r3, #32768	; 0x8000
20005f8c:	f2c4 0303 	movt	r3, #16387	; 0x4003
20005f90:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
20005f94:	613b      	str	r3, [r7, #16]
            temp &= 0xFFFFFFE3u;
20005f96:	693b      	ldr	r3, [r7, #16]
20005f98:	f023 031c 	bic.w	r3, r3, #28
20005f9c:	613b      	str	r3, [r7, #16]
            temp |= ((uint32_t)(sequence[var - 1]) << 2);
20005f9e:	7bfb      	ldrb	r3, [r7, #15]
20005fa0:	f103 32ff 	add.w	r2, r3, #4294967295
20005fa4:	68bb      	ldr	r3, [r7, #8]
20005fa6:	4413      	add	r3, r2
20005fa8:	781b      	ldrb	r3, [r3, #0]
20005faa:	ea4f 0383 	mov.w	r3, r3, lsl #2
20005fae:	693a      	ldr	r2, [r7, #16]
20005fb0:	ea42 0303 	orr.w	r3, r2, r3
20005fb4:	613b      	str	r3, [r7, #16]
            SYSREG->MSSDDR_FACC1_CR = temp;
20005fb6:	f248 0300 	movw	r3, #32768	; 0x8000
20005fba:	f2c4 0303 	movt	r3, #16387	; 0x4003
20005fbe:	693a      	ldr	r2, [r7, #16]
20005fc0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

    /* Revert back values for 05 devices in reverse sequence. */
    else if(0xF805u == device_version)
    {
        sequence = determine_seq(divisor[0], &len);
        for(var = len; var > 0; var--)
20005fc4:	7bfb      	ldrb	r3, [r7, #15]
20005fc6:	f103 33ff 	add.w	r3, r3, #4294967295
20005fca:	73fb      	strb	r3, [r7, #15]
20005fcc:	7bfb      	ldrb	r3, [r7, #15]
20005fce:	2b00      	cmp	r3, #0
20005fd0:	d1da      	bne.n	20005f88 <revert_clk_config+0xa0>
            temp |= ((uint32_t)(sequence[var - 1]) << 2);
            SYSREG->MSSDDR_FACC1_CR = temp;
        }

        /* For APB1_DIVISOR setting */
        sequence = determine_seq(divisor[1], &len);
20005fd2:	f64a 73e0 	movw	r3, #45024	; 0xafe0
20005fd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005fda:	685b      	ldr	r3, [r3, #4]
20005fdc:	b2da      	uxtb	r2, r3
20005fde:	f107 0307 	add.w	r3, r7, #7
20005fe2:	4610      	mov	r0, r2
20005fe4:	4619      	mov	r1, r3
20005fe6:	f7ff fd4b 	bl	20005a80 <determine_seq>
20005fea:	4603      	mov	r3, r0
20005fec:	60bb      	str	r3, [r7, #8]
        for(var = len; var > 0; var--)
20005fee:	79fb      	ldrb	r3, [r7, #7]
20005ff0:	73fb      	strb	r3, [r7, #15]
20005ff2:	e021      	b.n	20006038 <revert_clk_config+0x150>
        {
            temp = SYSREG->MSSDDR_FACC1_CR;
20005ff4:	f248 0300 	movw	r3, #32768	; 0x8000
20005ff8:	f2c4 0303 	movt	r3, #16387	; 0x4003
20005ffc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
20006000:	613b      	str	r3, [r7, #16]
            temp &= 0xFFFFFF1Fu;
20006002:	693b      	ldr	r3, [r7, #16]
20006004:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
20006008:	613b      	str	r3, [r7, #16]
            temp |= ((uint32_t)(sequence[var - 1]) << 5);
2000600a:	7bfb      	ldrb	r3, [r7, #15]
2000600c:	f103 32ff 	add.w	r2, r3, #4294967295
20006010:	68bb      	ldr	r3, [r7, #8]
20006012:	4413      	add	r3, r2
20006014:	781b      	ldrb	r3, [r3, #0]
20006016:	ea4f 1343 	mov.w	r3, r3, lsl #5
2000601a:	693a      	ldr	r2, [r7, #16]
2000601c:	ea42 0303 	orr.w	r3, r2, r3
20006020:	613b      	str	r3, [r7, #16]
            SYSREG->MSSDDR_FACC1_CR = temp;
20006022:	f248 0300 	movw	r3, #32768	; 0x8000
20006026:	f2c4 0303 	movt	r3, #16387	; 0x4003
2000602a:	693a      	ldr	r2, [r7, #16]
2000602c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
            SYSREG->MSSDDR_FACC1_CR = temp;
        }

        /* For APB1_DIVISOR setting */
        sequence = determine_seq(divisor[1], &len);
        for(var = len; var > 0; var--)
20006030:	7bfb      	ldrb	r3, [r7, #15]
20006032:	f103 33ff 	add.w	r3, r3, #4294967295
20006036:	73fb      	strb	r3, [r7, #15]
20006038:	7bfb      	ldrb	r3, [r7, #15]
2000603a:	2b00      	cmp	r3, #0
2000603c:	d1da      	bne.n	20005ff4 <revert_clk_config+0x10c>
            temp |= ((uint32_t)(sequence[var - 1]) << 5);
            SYSREG->MSSDDR_FACC1_CR = temp;
        }

        /* For M3_CLK_DIVISOR setting */
        sequence = determine_seq(divisor[2], &len);
2000603e:	f64a 73e0 	movw	r3, #45024	; 0xafe0
20006042:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006046:	689b      	ldr	r3, [r3, #8]
20006048:	b2da      	uxtb	r2, r3
2000604a:	f107 0307 	add.w	r3, r7, #7
2000604e:	4610      	mov	r0, r2
20006050:	4619      	mov	r1, r3
20006052:	f7ff fd15 	bl	20005a80 <determine_seq>
20006056:	4603      	mov	r3, r0
20006058:	60bb      	str	r3, [r7, #8]
        for(var = len; var > 0; var--)
2000605a:	79fb      	ldrb	r3, [r7, #7]
2000605c:	73fb      	strb	r3, [r7, #15]
2000605e:	e021      	b.n	200060a4 <revert_clk_config+0x1bc>
        {
            temp = SYSREG->MSSDDR_FACC1_CR;
20006060:	f248 0300 	movw	r3, #32768	; 0x8000
20006064:	f2c4 0303 	movt	r3, #16387	; 0x4003
20006068:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
2000606c:	613b      	str	r3, [r7, #16]
            temp &= 0xFFFFF1FFu;
2000606e:	693b      	ldr	r3, [r7, #16]
20006070:	f423 6360 	bic.w	r3, r3, #3584	; 0xe00
20006074:	613b      	str	r3, [r7, #16]
            temp |= ((uint32_t)(sequence[var - 1]) << 9);
20006076:	7bfb      	ldrb	r3, [r7, #15]
20006078:	f103 32ff 	add.w	r2, r3, #4294967295
2000607c:	68bb      	ldr	r3, [r7, #8]
2000607e:	4413      	add	r3, r2
20006080:	781b      	ldrb	r3, [r3, #0]
20006082:	ea4f 2343 	mov.w	r3, r3, lsl #9
20006086:	693a      	ldr	r2, [r7, #16]
20006088:	ea42 0303 	orr.w	r3, r2, r3
2000608c:	613b      	str	r3, [r7, #16]
            SYSREG->MSSDDR_FACC1_CR = temp;
2000608e:	f248 0300 	movw	r3, #32768	; 0x8000
20006092:	f2c4 0303 	movt	r3, #16387	; 0x4003
20006096:	693a      	ldr	r2, [r7, #16]
20006098:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
            SYSREG->MSSDDR_FACC1_CR = temp;
        }

        /* For M3_CLK_DIVISOR setting */
        sequence = determine_seq(divisor[2], &len);
        for(var = len; var > 0; var--)
2000609c:	7bfb      	ldrb	r3, [r7, #15]
2000609e:	f103 33ff 	add.w	r3, r3, #4294967295
200060a2:	73fb      	strb	r3, [r7, #15]
200060a4:	7bfb      	ldrb	r3, [r7, #15]
200060a6:	2b00      	cmp	r3, #0
200060a8:	d1da      	bne.n	20006060 <revert_clk_config+0x178>
            temp |= ((uint32_t)(sequence[var - 1]) << 9);
            SYSREG->MSSDDR_FACC1_CR = temp;
        }

        /* For FIC64_DIVISOR setting */
        sequence = determine_seq(divisor[3], &len);
200060aa:	f64a 73e0 	movw	r3, #45024	; 0xafe0
200060ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200060b2:	68db      	ldr	r3, [r3, #12]
200060b4:	b2da      	uxtb	r2, r3
200060b6:	f107 0307 	add.w	r3, r7, #7
200060ba:	4610      	mov	r0, r2
200060bc:	4619      	mov	r1, r3
200060be:	f7ff fcdf 	bl	20005a80 <determine_seq>
200060c2:	4603      	mov	r3, r0
200060c4:	60bb      	str	r3, [r7, #8]
        for(var = len; var > 0; var--)
200060c6:	79fb      	ldrb	r3, [r7, #7]
200060c8:	73fb      	strb	r3, [r7, #15]
200060ca:	e021      	b.n	20006110 <revert_clk_config+0x228>
        {
            temp = SYSREG->MSSDDR_FACC1_CR;
200060cc:	f248 0300 	movw	r3, #32768	; 0x8000
200060d0:	f2c4 0303 	movt	r3, #16387	; 0x4003
200060d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
200060d8:	613b      	str	r3, [r7, #16]
            temp &= 0xFFC7FFFFu;
200060da:	693b      	ldr	r3, [r7, #16]
200060dc:	f423 1360 	bic.w	r3, r3, #3670016	; 0x380000
200060e0:	613b      	str	r3, [r7, #16]
            temp |= ((uint32_t)(sequence[var - 1]) << 19);
200060e2:	7bfb      	ldrb	r3, [r7, #15]
200060e4:	f103 32ff 	add.w	r2, r3, #4294967295
200060e8:	68bb      	ldr	r3, [r7, #8]
200060ea:	4413      	add	r3, r2
200060ec:	781b      	ldrb	r3, [r3, #0]
200060ee:	ea4f 43c3 	mov.w	r3, r3, lsl #19
200060f2:	693a      	ldr	r2, [r7, #16]
200060f4:	ea42 0303 	orr.w	r3, r2, r3
200060f8:	613b      	str	r3, [r7, #16]
            SYSREG->MSSDDR_FACC1_CR = temp;
200060fa:	f248 0300 	movw	r3, #32768	; 0x8000
200060fe:	f2c4 0303 	movt	r3, #16387	; 0x4003
20006102:	693a      	ldr	r2, [r7, #16]
20006104:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
            SYSREG->MSSDDR_FACC1_CR = temp;
        }

        /* For FIC64_DIVISOR setting */
        sequence = determine_seq(divisor[3], &len);
        for(var = len; var > 0; var--)
20006108:	7bfb      	ldrb	r3, [r7, #15]
2000610a:	f103 33ff 	add.w	r3, r3, #4294967295
2000610e:	73fb      	strb	r3, [r7, #15]
20006110:	7bfb      	ldrb	r3, [r7, #15]
20006112:	2b00      	cmp	r3, #0
20006114:	d1da      	bne.n	200060cc <revert_clk_config+0x1e4>
        
        /* Set the value of FACC_GLMUX_SEL bitfield of FACC1 register to 0 so 
         * that M3_CLK, PCLK0, PCLK1, CLK_FIC64 all driven from stage 2 
         * dividers (from CLK_SRC).
         */
        SYSREG->MSSDDR_FACC1_CR = SYSREG->MSSDDR_FACC1_CR & 0xFFFFEFFFu;
20006116:	f248 0300 	movw	r3, #32768	; 0x8000
2000611a:	f2c4 0303 	movt	r3, #16387	; 0x4003
2000611e:	f248 0200 	movw	r2, #32768	; 0x8000
20006122:	f2c4 0203 	movt	r2, #16387	; 0x4003
20006126:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
2000612a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
2000612e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    }
    else
    {
        /* Do Nothing. */
    }
}
20006132:	f107 0718 	add.w	r7, r7, #24
20006136:	46bd      	mov	sp, r7
20006138:	bd80      	pop	{r7, pc}
2000613a:	bf00      	nop

2000613c <MSS_SYS_initiate_iap>:
uint8_t MSS_SYS_initiate_iap
(
    uint8_t mode,
    uint32_t bitstream_spi_addr
)
{
2000613c:	b580      	push	{r7, lr}
2000613e:	b08a      	sub	sp, #40	; 0x28
20006140:	af04      	add	r7, sp, #16
20006142:	4603      	mov	r3, r0
20006144:	6039      	str	r1, [r7, #0]
20006146:	71fb      	strb	r3, [r7, #7]
    uint8_t status = MSS_SYS_SUCCESS;
20006148:	f04f 0300 	mov.w	r3, #0
2000614c:	753b      	strb	r3, [r7, #20]
    uint8_t clk_switch_status = CLOCK_SWITCHING_SUCCESS;
2000614e:	f04f 0300 	mov.w	r3, #0
20006152:	757b      	strb	r3, [r7, #21]
    uint16_t actual_response_length;
    uint8_t iap_prog_req[6];
    uint8_t response[IAP_PROG_SERV_RESP_LENGTH];
    
    if(mode == MSS_SYS_PROG_VERIFY)
20006154:	79fb      	ldrb	r3, [r7, #7]
20006156:	2b02      	cmp	r3, #2
20006158:	d103      	bne.n	20006162 <MSS_SYS_initiate_iap+0x26>
    {
        /*
         * Check fabric digest before performing IAP verify
         */
        MSS_SYS_check_digest(MSS_SYS_DIGEST_CHECK_FABRIC);
2000615a:	f04f 0001 	mov.w	r0, #1
2000615e:	f000 f8b9 	bl	200062d4 <MSS_SYS_check_digest>
    }
    
    if(mode != MSS_SYS_PROG_AUTHENTICATE)
20006162:	79fb      	ldrb	r3, [r7, #7]
20006164:	2b00      	cmp	r3, #0
20006166:	d04e      	beq.n	20006206 <MSS_SYS_initiate_iap+0xca>
        /*
         * Keep a copy of the initial eNVM configuration used before IAP was
         * initiated. The eNVM configuration will be restored, as part of the IAP
         * completion handler, when IAP completes.
         */
        g_initial_envm_cr = SYSREG->ENVM_CR;
20006168:	f248 0300 	movw	r3, #32768	; 0x8000
2000616c:	f2c4 0303 	movt	r3, #16387	; 0x4003
20006170:	68da      	ldr	r2, [r3, #12]
20006172:	f64a 7388 	movw	r3, #44936	; 0xaf88
20006176:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000617a:	601a      	str	r2, [r3, #0]
     
        /* Store the MSS DDR FACC 2 register value so that its can be restored back 
         * when the IAP operation is completed.asynchronous_event_handler. */
        g_initial_mssddr_facc2_cr = SYSREG->MSSDDR_FACC2_CR;
2000617c:	f248 0300 	movw	r3, #32768	; 0x8000
20006180:	f2c4 0303 	movt	r3, #16387	; 0x4003
20006184:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
20006188:	f64a 73f0 	movw	r3, #45040	; 0xaff0
2000618c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006190:	601a      	str	r2, [r3, #0]
        
        /*
         * Set the eNVM's frequency range to its maximum. This is required to ensure
         * successful eNVM programming on all devices.
         */
        SYSREG->ENVM_CR = (g_initial_envm_cr & ~NVM_FREQRNG_MASK) | NVM_FREQRNG_MAX;                
20006192:	f248 0300 	movw	r3, #32768	; 0x8000
20006196:	f2c4 0303 	movt	r3, #16387	; 0x4003
2000619a:	f64a 7288 	movw	r2, #44936	; 0xaf88
2000619e:	f2c2 0200 	movt	r2, #8192	; 0x2000
200061a2:	6812      	ldr	r2, [r2, #0]
200061a4:	f442 52ff 	orr.w	r2, r2, #8160	; 0x1fe0
200061a8:	60da      	str	r2, [r3, #12]

        /* Select output of MUX 0, MUX 1 and MUX 2 during standby */
        SYSREG->MSSDDR_FACC2_CR = SYSREG->MSSDDR_FACC2_CR & ((uint32_t)(FACC_STANDBY_SEL << FACC_STANDBY_SHIFT) | ~FACC_STANDBY_SEL_MASK);
200061aa:	f248 0300 	movw	r3, #32768	; 0x8000
200061ae:	f2c4 0303 	movt	r3, #16387	; 0x4003
200061b2:	f248 0200 	movw	r2, #32768	; 0x8000
200061b6:	f2c4 0203 	movt	r2, #16387	; 0x4003
200061ba:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
200061be:	f422 72e0 	bic.w	r2, r2, #448	; 0x1c0
200061c2:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
        
        /* Enable the signal for the 50 MHz RC oscillator */
        SYSREG->MSSDDR_FACC2_CR = SYSREG->MSSDDR_FACC2_CR | ((uint32_t)(MSS_25_50MHZ_EN << MSS_25_50MHZ_EN_SHIFT) & MSS_25_50MHZ_EN_MASK);
200061c6:	f248 0300 	movw	r3, #32768	; 0x8000
200061ca:	f2c4 0303 	movt	r3, #16387	; 0x4003
200061ce:	f248 0200 	movw	r2, #32768	; 0x8000
200061d2:	f2c4 0203 	movt	r2, #16387	; 0x4003
200061d6:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
200061da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
200061de:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
        
        /* Enable the signal for the 1 MHz RC oscillator */
        SYSREG->MSSDDR_FACC2_CR = SYSREG->MSSDDR_FACC2_CR | ((uint32_t)(MSS_1MHZ_EN << MSS_1MHZ_EN_SHIFT) & MSS_1MHZ_EN_MASK);
200061e2:	f248 0300 	movw	r3, #32768	; 0x8000
200061e6:	f2c4 0303 	movt	r3, #16387	; 0x4003
200061ea:	f248 0200 	movw	r2, #32768	; 0x8000
200061ee:	f2c4 0203 	movt	r2, #16387	; 0x4003
200061f2:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
200061f6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
200061fa:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
        
        /* SAR 80563
         * Cortex-M3 firmware dynamically divides down fclk, pclk0, pclk1 and
         * clk_fic64 to the divided by 32 versions based on device version.
         */
        clk_switch_status = clk_switching_fix();
200061fe:	f7ff fca3 	bl	20005b48 <clk_switching_fix>
20006202:	4603      	mov	r3, r0
20006204:	757b      	strb	r3, [r7, #21]
    }
    
    if(clk_switch_status == CLOCK_SWITCHING_SUCCESS)
20006206:	7d7b      	ldrb	r3, [r7, #21]
20006208:	2b00      	cmp	r3, #0
2000620a:	d157      	bne.n	200062bc <MSS_SYS_initiate_iap+0x180>
    {
        /*
         * There is no response for Program mode because the Cortex-M3 will
         * get reset on completion of the system service.
         */
        iap_prog_req[0] = IAP_PROGRAMMING_REQUEST_CMD;
2000620c:	f04f 0314 	mov.w	r3, #20
20006210:	733b      	strb	r3, [r7, #12]
        iap_prog_req[1] = mode;
20006212:	79fb      	ldrb	r3, [r7, #7]
20006214:	737b      	strb	r3, [r7, #13]

        iap_prog_req[2] = (uint8_t)(bitstream_spi_addr);
20006216:	683b      	ldr	r3, [r7, #0]
20006218:	b2db      	uxtb	r3, r3
2000621a:	73bb      	strb	r3, [r7, #14]
        iap_prog_req[3] = (uint8_t)(bitstream_spi_addr >> 8u);
2000621c:	683b      	ldr	r3, [r7, #0]
2000621e:	ea4f 2313 	mov.w	r3, r3, lsr #8
20006222:	b2db      	uxtb	r3, r3
20006224:	73fb      	strb	r3, [r7, #15]
        iap_prog_req[4] = (uint8_t)(bitstream_spi_addr >> 16u);
20006226:	683b      	ldr	r3, [r7, #0]
20006228:	ea4f 4313 	mov.w	r3, r3, lsr #16
2000622c:	b2db      	uxtb	r3, r3
2000622e:	743b      	strb	r3, [r7, #16]
        iap_prog_req[5] = (uint8_t)(bitstream_spi_addr >> 24u);
20006230:	683b      	ldr	r3, [r7, #0]
20006232:	ea4f 6313 	mov.w	r3, r3, lsr #24
20006236:	b2db      	uxtb	r3, r3
20006238:	747b      	strb	r3, [r7, #17]

        signal_request_start();
2000623a:	f000 f8e7 	bl	2000640c <signal_request_start>
        
        MSS_COMBLK_send_cmd(iap_prog_req,                   /* p_cmd */
2000623e:	f107 020c 	add.w	r2, r7, #12
20006242:	f107 0308 	add.w	r3, r7, #8
20006246:	9300      	str	r3, [sp, #0]
20006248:	f04f 0302 	mov.w	r3, #2
2000624c:	9301      	str	r3, [sp, #4]
2000624e:	f246 33dd 	movw	r3, #25565	; 0x63dd
20006252:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006256:	9302      	str	r3, [sp, #8]
20006258:	4610      	mov	r0, r2
2000625a:	f04f 0106 	mov.w	r1, #6
2000625e:	f04f 0200 	mov.w	r2, #0
20006262:	f04f 0300 	mov.w	r3, #0
20006266:	f003 ff29 	bl	2000a0bc <MSS_COMBLK_send_cmd>
                            request_completion_handler);    /* completion_handler */
            
        /*
         * Handle case where service is not implemented/enabled in the device.
         */
        actual_response_length = wait_for_request_completion();
2000626a:	f000 f8eb 	bl	20006444 <wait_for_request_completion>
2000626e:	4603      	mov	r3, r0
20006270:	82fb      	strh	r3, [r7, #22]
        
        if((IAP_PROG_SERV_RESP_LENGTH == actual_response_length) &&
20006272:	8afb      	ldrh	r3, [r7, #22]
20006274:	2b02      	cmp	r3, #2
20006276:	d105      	bne.n	20006284 <MSS_SYS_initiate_iap+0x148>
           (IAP_PROGRAMMING_REQUEST_CMD == response[0]))
20006278:	7a3b      	ldrb	r3, [r7, #8]
        /*
         * Handle case where service is not implemented/enabled in the device.
         */
        actual_response_length = wait_for_request_completion();
        
        if((IAP_PROG_SERV_RESP_LENGTH == actual_response_length) &&
2000627a:	2b14      	cmp	r3, #20
2000627c:	d102      	bne.n	20006284 <MSS_SYS_initiate_iap+0x148>
           (IAP_PROGRAMMING_REQUEST_CMD == response[0]))
        {
            status = response[1];
2000627e:	7a7b      	ldrb	r3, [r7, #9]
20006280:	753b      	strb	r3, [r7, #20]
        /*
         * Handle case where service is not implemented/enabled in the device.
         */
        actual_response_length = wait_for_request_completion();
        
        if((IAP_PROG_SERV_RESP_LENGTH == actual_response_length) &&
20006282:	e002      	b.n	2000628a <MSS_SYS_initiate_iap+0x14e>
        {
            status = response[1];
        }
        else
        {
            status = MSS_SYS_UNEXPECTED_ERROR;
20006284:	f06f 0337 	mvn.w	r3, #55	; 0x37
20006288:	753b      	strb	r3, [r7, #20]
        }
        
        if(mode != MSS_SYS_PROG_AUTHENTICATE)
2000628a:	79fb      	ldrb	r3, [r7, #7]
2000628c:	2b00      	cmp	r3, #0
2000628e:	d019      	beq.n	200062c4 <MSS_SYS_initiate_iap+0x188>
        {
            /* Restore back to original value. */
            SYSREG->ENVM_CR = g_initial_envm_cr;
20006290:	f248 0300 	movw	r3, #32768	; 0x8000
20006294:	f2c4 0303 	movt	r3, #16387	; 0x4003
20006298:	f64a 7288 	movw	r2, #44936	; 0xaf88
2000629c:	f2c2 0200 	movt	r2, #8192	; 0x2000
200062a0:	6812      	ldr	r2, [r2, #0]
200062a2:	60da      	str	r2, [r3, #12]
            SYSREG->MSSDDR_FACC2_CR = g_initial_mssddr_facc2_cr;
200062a4:	f248 0300 	movw	r3, #32768	; 0x8000
200062a8:	f2c4 0303 	movt	r3, #16387	; 0x4003
200062ac:	f64a 72f0 	movw	r2, #45040	; 0xaff0
200062b0:	f2c2 0200 	movt	r2, #8192	; 0x2000
200062b4:	6812      	ldr	r2, [r2, #0]
200062b6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
200062ba:	e004      	b.n	200062c6 <MSS_SYS_initiate_iap+0x18a>
        /* SAR 80563
         * On 060 device. The user should make sure that the all divisor i.e 
         * fclk, pclk0, pclk1 and clk_fic64 divisor must be equal to each other 
         * and set to to divide by 1,2, 4, 8, 16(but not 32). 
         */
        status = MSS_SYS_CLK_DIVISOR_ERROR;
200062bc:	f06f 0336 	mvn.w	r3, #54	; 0x36
200062c0:	753b      	strb	r3, [r7, #20]
200062c2:	e000      	b.n	200062c6 <MSS_SYS_initiate_iap+0x18a>
        
        if(mode != MSS_SYS_PROG_AUTHENTICATE)
        {
            /* Restore back to original value. */
            SYSREG->ENVM_CR = g_initial_envm_cr;
            SYSREG->MSSDDR_FACC2_CR = g_initial_mssddr_facc2_cr;
200062c4:	bf00      	nop
         * and set to to divide by 1,2, 4, 8, 16(but not 32). 
         */
        status = MSS_SYS_CLK_DIVISOR_ERROR;
    }
    
    return status;
200062c6:	7d3b      	ldrb	r3, [r7, #20]
}
200062c8:	4618      	mov	r0, r3
200062ca:	f107 0718 	add.w	r7, r7, #24
200062ce:	46bd      	mov	sp, r7
200062d0:	bd80      	pop	{r7, pc}
200062d2:	bf00      	nop

200062d4 <MSS_SYS_check_digest>:
 */
uint8_t MSS_SYS_check_digest
(
    uint8_t options
)
{
200062d4:	b580      	push	{r7, lr}
200062d6:	b08a      	sub	sp, #40	; 0x28
200062d8:	af04      	add	r7, sp, #16
200062da:	4603      	mov	r3, r0
200062dc:	71fb      	strb	r3, [r7, #7]
    uint8_t status;
    uint8_t clk_switch_status = CLOCK_SWITCHING_SUCCESS;
200062de:	f04f 0300 	mov.w	r3, #0
200062e2:	757b      	strb	r3, [r7, #21]
    uint8_t response[DIGEST_CHECK_SERV_RESP_LENGTH];
    
    /*
     * The Digest Check system service is not available on M2S050 rev A, rev B and rev C.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
200062e4:	f248 0300 	movw	r3, #32768	; 0x8000
200062e8:	f2c4 0303 	movt	r3, #16387	; 0x4003
200062ec:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
200062f0:	f64f 0302 	movw	r3, #63490	; 0xf802
200062f4:	429a      	cmp	r2, r3
200062f6:	d100      	bne.n	200062fa <MSS_SYS_check_digest+0x26>
200062f8:	be00      	bkpt	0x0000
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
200062fa:	f248 0300 	movw	r3, #32768	; 0x8000
200062fe:	f2c4 0303 	movt	r3, #16387	; 0x4003
20006302:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
20006306:	f64f 0302 	movw	r3, #63490	; 0xf802
2000630a:	f2c0 0301 	movt	r3, #1
2000630e:	429a      	cmp	r2, r3
20006310:	d100      	bne.n	20006314 <MSS_SYS_check_digest+0x40>
20006312:	be00      	bkpt	0x0000
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
20006314:	f248 0300 	movw	r3, #32768	; 0x8000
20006318:	f2c4 0303 	movt	r3, #16387	; 0x4003
2000631c:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
20006320:	f64f 0302 	movw	r3, #63490	; 0xf802
20006324:	f2c0 0302 	movt	r3, #2
20006328:	429a      	cmp	r2, r3
2000632a:	d100      	bne.n	2000632e <MSS_SYS_check_digest+0x5a>
2000632c:	be00      	bkpt	0x0000
    
    /* 
     * Private ENVM factory digest and user digest is available only on G4X 
     * devices
     */
    if((options & 0x30u) != 0x00)
2000632e:	79fb      	ldrb	r3, [r7, #7]
20006330:	f003 0330 	and.w	r3, r3, #48	; 0x30
20006334:	2b00      	cmp	r3, #0
20006336:	d00c      	beq.n	20006352 <MSS_SYS_check_digest+0x7e>
    {
        ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
20006338:	f248 0300 	movw	r3, #32768	; 0x8000
2000633c:	f2c4 0303 	movt	r3, #16387	; 0x4003
20006340:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
20006344:	f64f 0302 	movw	r3, #63490	; 0xf802
20006348:	f2c0 0302 	movt	r3, #2
2000634c:	429a      	cmp	r2, r3
2000634e:	d100      	bne.n	20006352 <MSS_SYS_check_digest+0x7e>
20006350:	be00      	bkpt	0x0000
    
    /* SAR 80563
     * Cortex-M3 firmware dynamically divides down fclk, pclk0, pclk1 and
     * clk_fic64 to the divided by 32 versions based on device version.
     */
    if(MSS_SYS_DIGEST_CHECK_FABRIC == (options & 0x01u))
20006352:	79fb      	ldrb	r3, [r7, #7]
20006354:	f003 0301 	and.w	r3, r3, #1
20006358:	b2db      	uxtb	r3, r3
2000635a:	2b00      	cmp	r3, #0
2000635c:	d003      	beq.n	20006366 <MSS_SYS_check_digest+0x92>
    {
        clk_switch_status = clk_switching_fix();
2000635e:	f7ff fbf3 	bl	20005b48 <clk_switching_fix>
20006362:	4603      	mov	r3, r0
20006364:	757b      	strb	r3, [r7, #21]
    }
    
    if(clk_switch_status == CLOCK_SWITCHING_SUCCESS)
20006366:	7d7b      	ldrb	r3, [r7, #21]
20006368:	2b00      	cmp	r3, #0
2000636a:	d12e      	bne.n	200063ca <MSS_SYS_check_digest+0xf6>
    {
      
        signal_request_start();
2000636c:	f000 f84e 	bl	2000640c <signal_request_start>

        digest_check_req[0] = DIGEST_CHECK_REQUEST_CMD;
20006370:	f04f 0317 	mov.w	r3, #23
20006374:	743b      	strb	r3, [r7, #16]
        digest_check_req[1] = options;
20006376:	79fb      	ldrb	r3, [r7, #7]
20006378:	747b      	strb	r3, [r7, #17]

        MSS_COMBLK_send_cmd(digest_check_req,               /* p_cmd */
2000637a:	f107 0210 	add.w	r2, r7, #16
2000637e:	f107 030c 	add.w	r3, r7, #12
20006382:	9300      	str	r3, [sp, #0]
20006384:	f04f 0302 	mov.w	r3, #2
20006388:	9301      	str	r3, [sp, #4]
2000638a:	f246 33dd 	movw	r3, #25565	; 0x63dd
2000638e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006392:	9302      	str	r3, [sp, #8]
20006394:	4610      	mov	r0, r2
20006396:	f04f 0102 	mov.w	r1, #2
2000639a:	f04f 0200 	mov.w	r2, #0
2000639e:	f04f 0300 	mov.w	r3, #0
200063a2:	f003 fe8b 	bl	2000a0bc <MSS_COMBLK_send_cmd>
                            0u,                             /* data_size */
                            response,                       /* p_response */
                            DIGEST_CHECK_SERV_RESP_LENGTH,  /* response_size */
                            request_completion_handler);    /* completion_handler */

        actual_response_length = wait_for_request_completion();
200063a6:	f000 f84d 	bl	20006444 <wait_for_request_completion>
200063aa:	4603      	mov	r3, r0
200063ac:	82fb      	strh	r3, [r7, #22]

        if((DIGEST_CHECK_SERV_RESP_LENGTH == actual_response_length) &&
200063ae:	8afb      	ldrh	r3, [r7, #22]
200063b0:	2b02      	cmp	r3, #2
200063b2:	d106      	bne.n	200063c2 <MSS_SYS_check_digest+0xee>
           (DIGEST_CHECK_REQUEST_CMD == response[0]))
200063b4:	7b3b      	ldrb	r3, [r7, #12]
                            DIGEST_CHECK_SERV_RESP_LENGTH,  /* response_size */
                            request_completion_handler);    /* completion_handler */

        actual_response_length = wait_for_request_completion();

        if((DIGEST_CHECK_SERV_RESP_LENGTH == actual_response_length) &&
200063b6:	2b17      	cmp	r3, #23
200063b8:	d103      	bne.n	200063c2 <MSS_SYS_check_digest+0xee>
           (DIGEST_CHECK_REQUEST_CMD == response[0]))
        {
            status = response[1];
200063ba:	7b7b      	ldrb	r3, [r7, #13]
200063bc:	753b      	strb	r3, [r7, #20]
                            DIGEST_CHECK_SERV_RESP_LENGTH,  /* response_size */
                            request_completion_handler);    /* completion_handler */

        actual_response_length = wait_for_request_completion();

        if((DIGEST_CHECK_SERV_RESP_LENGTH == actual_response_length) &&
200063be:	bf00      	nop
200063c0:	e006      	b.n	200063d0 <MSS_SYS_check_digest+0xfc>
        {
            status = response[1];
        }
        else
        {
            status = MSS_SYS_UNEXPECTED_ERROR;
200063c2:	f06f 0337 	mvn.w	r3, #55	; 0x37
200063c6:	753b      	strb	r3, [r7, #20]
200063c8:	e002      	b.n	200063d0 <MSS_SYS_check_digest+0xfc>
        /* SAR 80563
         * On 060 device. The user should make sure that the all divisor i.e 
         * fclk, pclk0, pclk1 and clk_fic64 divisor must be equal to each other 
         * and set to to divide by 1,2, 4, 8, 16(but not 32). 
         */
        status = MSS_SYS_CLK_DIVISOR_ERROR;
200063ca:	f06f 0336 	mvn.w	r3, #54	; 0x36
200063ce:	753b      	strb	r3, [r7, #20]
    }
    
    return status;
200063d0:	7d3b      	ldrb	r3, [r7, #20]
}
200063d2:	4618      	mov	r0, r3
200063d4:	f107 0718 	add.w	r7, r7, #24
200063d8:	46bd      	mov	sp, r7
200063da:	bd80      	pop	{r7, pc}

200063dc <request_completion_handler>:
static void request_completion_handler
(
    uint8_t * p_response,
    uint16_t response_size
)
{
200063dc:	b480      	push	{r7}
200063de:	b083      	sub	sp, #12
200063e0:	af00      	add	r7, sp, #0
200063e2:	6078      	str	r0, [r7, #4]
200063e4:	460b      	mov	r3, r1
200063e6:	807b      	strh	r3, [r7, #2]
    g_request_in_progress = 0u;
200063e8:	f64a 73d0 	movw	r3, #45008	; 0xafd0
200063ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200063f0:	f04f 0200 	mov.w	r2, #0
200063f4:	701a      	strb	r2, [r3, #0]
    g_last_response_length = response_size;
200063f6:	f64a 73d2 	movw	r3, #45010	; 0xafd2
200063fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200063fe:	887a      	ldrh	r2, [r7, #2]
20006400:	801a      	strh	r2, [r3, #0]
}
20006402:	f107 070c 	add.w	r7, r7, #12
20006406:	46bd      	mov	sp, r7
20006408:	bc80      	pop	{r7}
2000640a:	4770      	bx	lr

2000640c <signal_request_start>:

/*==============================================================================
 *
 */
static void signal_request_start(void)
{
2000640c:	b480      	push	{r7}
2000640e:	af00      	add	r7, sp, #0
    /* Wait for current request to complete. */
    while(g_request_in_progress)
20006410:	f64a 73d0 	movw	r3, #45008	; 0xafd0
20006414:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006418:	781b      	ldrb	r3, [r3, #0]
2000641a:	b2db      	uxtb	r3, r3
2000641c:	2b00      	cmp	r3, #0
2000641e:	d1f7      	bne.n	20006410 <signal_request_start+0x4>
    {
        ;
    }
    
    g_request_in_progress = 1u;
20006420:	f64a 73d0 	movw	r3, #45008	; 0xafd0
20006424:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006428:	f04f 0201 	mov.w	r2, #1
2000642c:	701a      	strb	r2, [r3, #0]
    g_last_response_length = 0u;
2000642e:	f64a 73d2 	movw	r3, #45010	; 0xafd2
20006432:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006436:	f04f 0200 	mov.w	r2, #0
2000643a:	801a      	strh	r2, [r3, #0]
}
2000643c:	46bd      	mov	sp, r7
2000643e:	bc80      	pop	{r7}
20006440:	4770      	bx	lr
20006442:	bf00      	nop

20006444 <wait_for_request_completion>:

/*==============================================================================
 *
 */
static uint16_t wait_for_request_completion(void)
{
20006444:	b480      	push	{r7}
20006446:	af00      	add	r7, sp, #0
    while(g_request_in_progress)
20006448:	f64a 73d0 	movw	r3, #45008	; 0xafd0
2000644c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006450:	781b      	ldrb	r3, [r3, #0]
20006452:	b2db      	uxtb	r3, r3
20006454:	2b00      	cmp	r3, #0
20006456:	d1f7      	bne.n	20006448 <wait_for_request_completion+0x4>
    {
        ;
    }
    
    return g_last_response_length;
20006458:	f64a 73d2 	movw	r3, #45010	; 0xafd2
2000645c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006460:	881b      	ldrh	r3, [r3, #0]
20006462:	b29b      	uxth	r3, r3
}
20006464:	4618      	mov	r0, r3
20006466:	46bd      	mov	sp, r7
20006468:	bc80      	pop	{r7}
2000646a:	4770      	bx	lr

2000646c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
2000646c:	b480      	push	{r7}
2000646e:	b083      	sub	sp, #12
20006470:	af00      	add	r7, sp, #0
20006472:	4603      	mov	r3, r0
20006474:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20006476:	f24e 1300 	movw	r3, #57600	; 0xe100
2000647a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000647e:	f997 2007 	ldrsb.w	r2, [r7, #7]
20006482:	ea4f 1252 	mov.w	r2, r2, lsr #5
20006486:	79f9      	ldrb	r1, [r7, #7]
20006488:	f001 011f 	and.w	r1, r1, #31
2000648c:	f04f 0001 	mov.w	r0, #1
20006490:	fa00 f101 	lsl.w	r1, r0, r1
20006494:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20006498:	f107 070c 	add.w	r7, r7, #12
2000649c:	46bd      	mov	sp, r7
2000649e:	bc80      	pop	{r7}
200064a0:	4770      	bx	lr
200064a2:	bf00      	nop

200064a4 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
200064a4:	b480      	push	{r7}
200064a6:	b083      	sub	sp, #12
200064a8:	af00      	add	r7, sp, #0
200064aa:	4603      	mov	r3, r0
200064ac:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200064ae:	f24e 1300 	movw	r3, #57600	; 0xe100
200064b2:	f2ce 0300 	movt	r3, #57344	; 0xe000
200064b6:	f997 2007 	ldrsb.w	r2, [r7, #7]
200064ba:	ea4f 1252 	mov.w	r2, r2, lsr #5
200064be:	79f9      	ldrb	r1, [r7, #7]
200064c0:	f001 011f 	and.w	r1, r1, #31
200064c4:	f04f 0001 	mov.w	r0, #1
200064c8:	fa00 f101 	lsl.w	r1, r0, r1
200064cc:	f102 0220 	add.w	r2, r2, #32
200064d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200064d4:	f107 070c 	add.w	r7, r7, #12
200064d8:	46bd      	mov	sp, r7
200064da:	bc80      	pop	{r7}
200064dc:	4770      	bx	lr
200064de:	bf00      	nop

200064e0 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200064e0:	b480      	push	{r7}
200064e2:	b083      	sub	sp, #12
200064e4:	af00      	add	r7, sp, #0
200064e6:	4603      	mov	r3, r0
200064e8:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200064ea:	f24e 1300 	movw	r3, #57600	; 0xe100
200064ee:	f2ce 0300 	movt	r3, #57344	; 0xe000
200064f2:	f997 2007 	ldrsb.w	r2, [r7, #7]
200064f6:	ea4f 1252 	mov.w	r2, r2, lsr #5
200064fa:	79f9      	ldrb	r1, [r7, #7]
200064fc:	f001 011f 	and.w	r1, r1, #31
20006500:	f04f 0001 	mov.w	r0, #1
20006504:	fa00 f101 	lsl.w	r1, r0, r1
20006508:	f102 0260 	add.w	r2, r2, #96	; 0x60
2000650c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20006510:	f107 070c 	add.w	r7, r7, #12
20006514:	46bd      	mov	sp, r7
20006516:	bc80      	pop	{r7}
20006518:	4770      	bx	lr
2000651a:	bf00      	nop

2000651c <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
2000651c:	b580      	push	{r7, lr}
2000651e:	b084      	sub	sp, #16
20006520:	af00      	add	r7, sp, #0
20006522:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20006524:	687a      	ldr	r2, [r7, #4]
20006526:	f24c 13bc 	movw	r3, #49596	; 0xc1bc
2000652a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000652e:	429a      	cmp	r2, r3
20006530:	d007      	beq.n	20006542 <MSS_SPI_init+0x26>
20006532:	687a      	ldr	r2, [r7, #4]
20006534:	f24c 1338 	movw	r3, #49464	; 0xc138
20006538:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000653c:	429a      	cmp	r2, r3
2000653e:	d000      	beq.n	20006542 <MSS_SPI_init+0x26>
20006540:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20006542:	687b      	ldr	r3, [r7, #4]
20006544:	791b      	ldrb	r3, [r3, #4]
20006546:	b25b      	sxtb	r3, r3
20006548:	4618      	mov	r0, r3
2000654a:	f7ff ffab 	bl	200064a4 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
2000654e:	6878      	ldr	r0, [r7, #4]
20006550:	f04f 0100 	mov.w	r1, #0
20006554:	f04f 0284 	mov.w	r2, #132	; 0x84
20006558:	f004 fa92 	bl	2000aa80 <memset>
    
    this_spi->cmd_done = 1u;
2000655c:	687b      	ldr	r3, [r7, #4]
2000655e:	f04f 0201 	mov.w	r2, #1
20006562:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20006564:	f04f 0300 	mov.w	r3, #0
20006568:	81fb      	strh	r3, [r7, #14]
2000656a:	e00d      	b.n	20006588 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
2000656c:	89fb      	ldrh	r3, [r7, #14]
2000656e:	687a      	ldr	r2, [r7, #4]
20006570:	f103 0306 	add.w	r3, r3, #6
20006574:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20006578:	4413      	add	r3, r2
2000657a:	f04f 32ff 	mov.w	r2, #4294967295
2000657e:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20006580:	89fb      	ldrh	r3, [r7, #14]
20006582:	f103 0301 	add.w	r3, r3, #1
20006586:	81fb      	strh	r3, [r7, #14]
20006588:	89fb      	ldrh	r3, [r7, #14]
2000658a:	2b07      	cmp	r3, #7
2000658c:	d9ee      	bls.n	2000656c <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
2000658e:	687a      	ldr	r2, [r7, #4]
20006590:	f24c 13bc 	movw	r3, #49596	; 0xc1bc
20006594:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006598:	429a      	cmp	r2, r3
2000659a:	d126      	bne.n	200065ea <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_TypeDef *) SPI0_BASE);
2000659c:	687a      	ldr	r2, [r7, #4]
2000659e:	f241 0300 	movw	r3, #4096	; 0x1000
200065a2:	f2c4 0300 	movt	r3, #16384	; 0x4000
200065a6:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
200065a8:	687b      	ldr	r3, [r7, #4]
200065aa:	f04f 0202 	mov.w	r2, #2
200065ae:	711a      	strb	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
200065b0:	f248 0300 	movw	r3, #32768	; 0x8000
200065b4:	f2c4 0303 	movt	r3, #16387	; 0x4003
200065b8:	f248 0200 	movw	r2, #32768	; 0x8000
200065bc:	f2c4 0203 	movt	r2, #16387	; 0x4003
200065c0:	6c92      	ldr	r2, [r2, #72]	; 0x48
200065c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
200065c6:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
200065c8:	f04f 0002 	mov.w	r0, #2
200065cc:	f7ff ff88 	bl	200064e0 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
200065d0:	f248 0300 	movw	r3, #32768	; 0x8000
200065d4:	f2c4 0303 	movt	r3, #16387	; 0x4003
200065d8:	f248 0200 	movw	r2, #32768	; 0x8000
200065dc:	f2c4 0203 	movt	r2, #16387	; 0x4003
200065e0:	6c92      	ldr	r2, [r2, #72]	; 0x48
200065e2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
200065e6:	649a      	str	r2, [r3, #72]	; 0x48
200065e8:	e025      	b.n	20006636 <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_TypeDef *) SPI1_BASE);
200065ea:	687a      	ldr	r2, [r7, #4]
200065ec:	f241 0300 	movw	r3, #4096	; 0x1000
200065f0:	f2c4 0301 	movt	r3, #16385	; 0x4001
200065f4:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
200065f6:	687b      	ldr	r3, [r7, #4]
200065f8:	f04f 0203 	mov.w	r2, #3
200065fc:	711a      	strb	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
200065fe:	f248 0300 	movw	r3, #32768	; 0x8000
20006602:	f2c4 0303 	movt	r3, #16387	; 0x4003
20006606:	f248 0200 	movw	r2, #32768	; 0x8000
2000660a:	f2c4 0203 	movt	r2, #16387	; 0x4003
2000660e:	6c92      	ldr	r2, [r2, #72]	; 0x48
20006610:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20006614:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20006616:	f04f 0003 	mov.w	r0, #3
2000661a:	f7ff ff61 	bl	200064e0 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
2000661e:	f248 0300 	movw	r3, #32768	; 0x8000
20006622:	f2c4 0303 	movt	r3, #16387	; 0x4003
20006626:	f248 0200 	movw	r2, #32768	; 0x8000
2000662a:	f2c4 0203 	movt	r2, #16387	; 0x4003
2000662e:	6c92      	ldr	r2, [r2, #72]	; 0x48
20006630:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20006634:	649a      	str	r2, [r3, #72]	; 0x48
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20006636:	687b      	ldr	r3, [r7, #4]
20006638:	681b      	ldr	r3, [r3, #0]
2000663a:	687a      	ldr	r2, [r7, #4]
2000663c:	6812      	ldr	r2, [r2, #0]
2000663e:	6812      	ldr	r2, [r2, #0]
20006640:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20006644:	601a      	str	r2, [r3, #0]
}
20006646:	f107 0710 	add.w	r7, r7, #16
2000664a:	46bd      	mov	sp, r7
2000664c:	bd80      	pop	{r7, pc}
2000664e:	bf00      	nop

20006650 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
20006650:	b580      	push	{r7, lr}
20006652:	b08a      	sub	sp, #40	; 0x28
20006654:	af00      	add	r7, sp, #0
20006656:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
20006658:	687b      	ldr	r3, [r7, #4]
2000665a:	681b      	ldr	r3, [r3, #0]
2000665c:	681b      	ldr	r3, [r3, #0]
2000665e:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
20006660:	687b      	ldr	r3, [r7, #4]
20006662:	681b      	ldr	r3, [r3, #0]
20006664:	699b      	ldr	r3, [r3, #24]
20006666:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
20006668:	687b      	ldr	r3, [r7, #4]
2000666a:	681b      	ldr	r3, [r3, #0]
2000666c:	685b      	ldr	r3, [r3, #4]
2000666e:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
20006670:	687b      	ldr	r3, [r7, #4]
20006672:	681b      	ldr	r3, [r3, #0]
20006674:	6a9b      	ldr	r3, [r3, #40]	; 0x28
20006676:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
20006678:	687b      	ldr	r3, [r7, #4]
2000667a:	681b      	ldr	r3, [r3, #0]
2000667c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000667e:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
20006680:	687b      	ldr	r3, [r7, #4]
20006682:	681b      	ldr	r3, [r3, #0]
20006684:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20006686:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
20006688:	687b      	ldr	r3, [r7, #4]
2000668a:	681b      	ldr	r3, [r3, #0]
2000668c:	69db      	ldr	r3, [r3, #28]
2000668e:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
20006690:	687a      	ldr	r2, [r7, #4]
20006692:	f24c 13bc 	movw	r3, #49596	; 0xc1bc
20006696:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000669a:	429a      	cmp	r2, r3
2000669c:	d12e      	bne.n	200066fc <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_TypeDef *) SPI0_BASE);
2000669e:	687a      	ldr	r2, [r7, #4]
200066a0:	f241 0300 	movw	r3, #4096	; 0x1000
200066a4:	f2c4 0300 	movt	r3, #16384	; 0x4000
200066a8:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
200066aa:	687b      	ldr	r3, [r7, #4]
200066ac:	f04f 0202 	mov.w	r2, #2
200066b0:	711a      	strb	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
200066b2:	f248 0300 	movw	r3, #32768	; 0x8000
200066b6:	f2c4 0303 	movt	r3, #16387	; 0x4003
200066ba:	f248 0200 	movw	r2, #32768	; 0x8000
200066be:	f2c4 0203 	movt	r2, #16387	; 0x4003
200066c2:	6c92      	ldr	r2, [r2, #72]	; 0x48
200066c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
200066c8:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
200066ca:	f04f 0002 	mov.w	r0, #2
200066ce:	f7ff ff07 	bl	200064e0 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
200066d2:	f248 0300 	movw	r3, #32768	; 0x8000
200066d6:	f2c4 0303 	movt	r3, #16387	; 0x4003
200066da:	f248 0200 	movw	r2, #32768	; 0x8000
200066de:	f2c4 0203 	movt	r2, #16387	; 0x4003
200066e2:	6c92      	ldr	r2, [r2, #72]	; 0x48
200066e4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
200066e8:	649a      	str	r2, [r3, #72]	; 0x48

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
200066ea:	687b      	ldr	r3, [r7, #4]
200066ec:	681b      	ldr	r3, [r3, #0]
200066ee:	687a      	ldr	r2, [r7, #4]
200066f0:	6812      	ldr	r2, [r2, #0]
200066f2:	6812      	ldr	r2, [r2, #0]
200066f4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
200066f8:	601a      	str	r2, [r3, #0]
200066fa:	e02d      	b.n	20006758 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_TypeDef *) SPI1_BASE);
200066fc:	687a      	ldr	r2, [r7, #4]
200066fe:	f241 0300 	movw	r3, #4096	; 0x1000
20006702:	f2c4 0301 	movt	r3, #16385	; 0x4001
20006706:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20006708:	687b      	ldr	r3, [r7, #4]
2000670a:	f04f 0203 	mov.w	r2, #3
2000670e:	711a      	strb	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20006710:	f248 0300 	movw	r3, #32768	; 0x8000
20006714:	f2c4 0303 	movt	r3, #16387	; 0x4003
20006718:	f248 0200 	movw	r2, #32768	; 0x8000
2000671c:	f2c4 0203 	movt	r2, #16387	; 0x4003
20006720:	6c92      	ldr	r2, [r2, #72]	; 0x48
20006722:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20006726:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20006728:	f04f 0003 	mov.w	r0, #3
2000672c:	f7ff fed8 	bl	200064e0 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20006730:	f248 0300 	movw	r3, #32768	; 0x8000
20006734:	f2c4 0303 	movt	r3, #16387	; 0x4003
20006738:	f248 0200 	movw	r2, #32768	; 0x8000
2000673c:	f2c4 0203 	movt	r2, #16387	; 0x4003
20006740:	6c92      	ldr	r2, [r2, #72]	; 0x48
20006742:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20006746:	649a      	str	r2, [r3, #72]	; 0x48
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20006748:	687b      	ldr	r3, [r7, #4]
2000674a:	681b      	ldr	r3, [r3, #0]
2000674c:	687a      	ldr	r2, [r7, #4]
2000674e:	6812      	ldr	r2, [r2, #0]
20006750:	6812      	ldr	r2, [r2, #0]
20006752:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20006756:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
20006758:	68fb      	ldr	r3, [r7, #12]
2000675a:	f023 0301 	bic.w	r3, r3, #1
2000675e:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
20006760:	687b      	ldr	r3, [r7, #4]
20006762:	681b      	ldr	r3, [r3, #0]
20006764:	68fa      	ldr	r2, [r7, #12]
20006766:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
20006768:	687b      	ldr	r3, [r7, #4]
2000676a:	681b      	ldr	r3, [r3, #0]
2000676c:	693a      	ldr	r2, [r7, #16]
2000676e:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
20006770:	687b      	ldr	r3, [r7, #4]
20006772:	681b      	ldr	r3, [r3, #0]
20006774:	697a      	ldr	r2, [r7, #20]
20006776:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20006778:	687b      	ldr	r3, [r7, #4]
2000677a:	681b      	ldr	r3, [r3, #0]
2000677c:	687a      	ldr	r2, [r7, #4]
2000677e:	6812      	ldr	r2, [r2, #0]
20006780:	6812      	ldr	r2, [r2, #0]
20006782:	f042 0201 	orr.w	r2, r2, #1
20006786:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
20006788:	687b      	ldr	r3, [r7, #4]
2000678a:	681b      	ldr	r3, [r3, #0]
2000678c:	69ba      	ldr	r2, [r7, #24]
2000678e:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
20006790:	687b      	ldr	r3, [r7, #4]
20006792:	681b      	ldr	r3, [r3, #0]
20006794:	69fa      	ldr	r2, [r7, #28]
20006796:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
20006798:	687b      	ldr	r3, [r7, #4]
2000679a:	681b      	ldr	r3, [r3, #0]
2000679c:	6a3a      	ldr	r2, [r7, #32]
2000679e:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
200067a0:	687b      	ldr	r3, [r7, #4]
200067a2:	681b      	ldr	r3, [r3, #0]
200067a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
200067a6:	61da      	str	r2, [r3, #28]
}
200067a8:	f107 0728 	add.w	r7, r7, #40	; 0x28
200067ac:	46bd      	mov	sp, r7
200067ae:	bd80      	pop	{r7, pc}

200067b0 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    uint32_t                clk_div,
    uint8_t                 frame_bit_length
)
{
200067b0:	b580      	push	{r7, lr}
200067b2:	b086      	sub	sp, #24
200067b4:	af00      	add	r7, sp, #0
200067b6:	60f8      	str	r0, [r7, #12]
200067b8:	607a      	str	r2, [r7, #4]
200067ba:	603b      	str	r3, [r7, #0]
200067bc:	460b      	mov	r3, r1
200067be:	72fb      	strb	r3, [r7, #11]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200067c0:	68fa      	ldr	r2, [r7, #12]
200067c2:	f24c 13bc 	movw	r3, #49596	; 0xc1bc
200067c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200067ca:	429a      	cmp	r2, r3
200067cc:	d007      	beq.n	200067de <MSS_SPI_configure_master_mode+0x2e>
200067ce:	68fa      	ldr	r2, [r7, #12]
200067d0:	f24c 1338 	movw	r3, #49464	; 0xc138
200067d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200067d8:	429a      	cmp	r2, r3
200067da:	d000      	beq.n	200067de <MSS_SPI_configure_master_mode+0x2e>
200067dc:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
200067de:	7afb      	ldrb	r3, [r7, #11]
200067e0:	2b07      	cmp	r3, #7
200067e2:	d900      	bls.n	200067e6 <MSS_SPI_configure_master_mode+0x36>
200067e4:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
200067e6:	f897 3020 	ldrb.w	r3, [r7, #32]
200067ea:	2b20      	cmp	r3, #32
200067ec:	d900      	bls.n	200067f0 <MSS_SPI_configure_master_mode+0x40>
200067ee:	be00      	bkpt	0x0000
     /* Check that the requested clock divider is within range and an even number. */
    ASSERT(clk_div >= 2u);
200067f0:	683b      	ldr	r3, [r7, #0]
200067f2:	2b01      	cmp	r3, #1
200067f4:	d800      	bhi.n	200067f8 <MSS_SPI_configure_master_mode+0x48>
200067f6:	be00      	bkpt	0x0000
    ASSERT(clk_div <= 512u);
200067f8:	683b      	ldr	r3, [r7, #0]
200067fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
200067fe:	d900      	bls.n	20006802 <MSS_SPI_configure_master_mode+0x52>
20006800:	be00      	bkpt	0x0000
    ASSERT(0u == (clk_div & 0x00000001));
20006802:	683b      	ldr	r3, [r7, #0]
20006804:	f003 0301 	and.w	r3, r3, #1
20006808:	2b00      	cmp	r3, #0
2000680a:	d000      	beq.n	2000680e <MSS_SPI_configure_master_mode+0x5e>
2000680c:	be00      	bkpt	0x0000
   
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
2000680e:	68fb      	ldr	r3, [r7, #12]
20006810:	791b      	ldrb	r3, [r3, #4]
20006812:	b25b      	sxtb	r3, r3
20006814:	4618      	mov	r0, r3
20006816:	f7ff fe45 	bl	200064a4 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
2000681a:	68fb      	ldr	r3, [r7, #12]
2000681c:	f04f 0200 	mov.w	r2, #0
20006820:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20006824:	68fb      	ldr	r3, [r7, #12]
20006826:	681b      	ldr	r3, [r3, #0]
20006828:	68fa      	ldr	r2, [r7, #12]
2000682a:	6812      	ldr	r2, [r2, #0]
2000682c:	6812      	ldr	r2, [r2, #0]
2000682e:	f022 0201 	bic.w	r2, r2, #1
20006832:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
20006834:	68fb      	ldr	r3, [r7, #12]
20006836:	681b      	ldr	r3, [r3, #0]
20006838:	68fa      	ldr	r2, [r7, #12]
2000683a:	6812      	ldr	r2, [r2, #0]
2000683c:	6812      	ldr	r2, [r2, #0]
2000683e:	f042 0202 	orr.w	r2, r2, #2
20006842:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20006844:	68fb      	ldr	r3, [r7, #12]
20006846:	681b      	ldr	r3, [r3, #0]
20006848:	68fa      	ldr	r2, [r7, #12]
2000684a:	6812      	ldr	r2, [r2, #0]
2000684c:	6812      	ldr	r2, [r2, #0]
2000684e:	f042 0201 	orr.w	r2, r2, #1
20006852:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
20006854:	7afb      	ldrb	r3, [r7, #11]
20006856:	2b07      	cmp	r3, #7
20006858:	d847      	bhi.n	200068ea <MSS_SPI_configure_master_mode+0x13a>
        * Setting the SPS bit ensures the slave select remains asserted even
        * if we don't keep the TX FIFO filled in block mode. We only do it for
        * Motorola modes and if you need the slave selected deselected between
        * frames in modes 0 or 2 then remove SPS_MASK from below.
        */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
2000685a:	687b      	ldr	r3, [r7, #4]
2000685c:	2b00      	cmp	r3, #0
2000685e:	d00b      	beq.n	20006878 <MSS_SPI_configure_master_mode+0xc8>
20006860:	687b      	ldr	r3, [r7, #4]
20006862:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
20006866:	d007      	beq.n	20006878 <MSS_SPI_configure_master_mode+0xc8>
20006868:	687b      	ldr	r3, [r7, #4]
2000686a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
2000686e:	d003      	beq.n	20006878 <MSS_SPI_configure_master_mode+0xc8>
20006870:	687b      	ldr	r3, [r7, #4]
20006872:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
20006876:	d10f      	bne.n	20006898 <MSS_SPI_configure_master_mode+0xe8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
20006878:	7afa      	ldrb	r2, [r7, #11]
2000687a:	6879      	ldr	r1, [r7, #4]
2000687c:	f240 1302 	movw	r3, #258	; 0x102
20006880:	f2c3 4300 	movt	r3, #13312	; 0x3400
20006884:	ea41 0303 	orr.w	r3, r1, r3
20006888:	68f9      	ldr	r1, [r7, #12]
2000688a:	f102 0206 	add.w	r2, r2, #6
2000688e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20006892:	440a      	add	r2, r1
20006894:	6053      	str	r3, [r2, #4]
        * Setting the SPS bit ensures the slave select remains asserted even
        * if we don't keep the TX FIFO filled in block mode. We only do it for
        * Motorola modes and if you need the slave selected deselected between
        * frames in modes 0 or 2 then remove SPS_MASK from below.
        */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20006896:	e00e      	b.n	200068b6 <MSS_SPI_configure_master_mode+0x106>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
20006898:	7afa      	ldrb	r2, [r7, #11]
2000689a:	6879      	ldr	r1, [r7, #4]
2000689c:	f240 1302 	movw	r3, #258	; 0x102
200068a0:	f2c3 0300 	movt	r3, #12288	; 0x3000
200068a4:	ea41 0303 	orr.w	r3, r1, r3
200068a8:	68f9      	ldr	r1, [r7, #12]
200068aa:	f102 0206 	add.w	r2, r2, #6
200068ae:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200068b2:	440a      	add	r2, r1
200068b4:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK | CTRL_CLKMODE_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
200068b6:	7afb      	ldrb	r3, [r7, #11]
200068b8:	68fa      	ldr	r2, [r7, #12]
200068ba:	f103 0306 	add.w	r3, r3, #6
200068be:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200068c2:	4413      	add	r3, r2
200068c4:	f897 2020 	ldrb.w	r2, [r7, #32]
200068c8:	721a      	strb	r2, [r3, #8]

        clk_gen = (clk_div / 2u) - 1u;
200068ca:	683b      	ldr	r3, [r7, #0]
200068cc:	ea4f 0353 	mov.w	r3, r3, lsr #1
200068d0:	f103 33ff 	add.w	r3, r3, #4294967295
200068d4:	617b      	str	r3, [r7, #20]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_gen;
200068d6:	7afb      	ldrb	r3, [r7, #11]
200068d8:	697a      	ldr	r2, [r7, #20]
200068da:	b2d2      	uxtb	r2, r2
200068dc:	68f9      	ldr	r1, [r7, #12]
200068de:	f103 0306 	add.w	r3, r3, #6
200068e2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200068e6:	440b      	add	r3, r1
200068e8:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
200068ea:	68fb      	ldr	r3, [r7, #12]
200068ec:	791b      	ldrb	r3, [r3, #4]
200068ee:	b25b      	sxtb	r3, r3
200068f0:	4618      	mov	r0, r3
200068f2:	f7ff fdbb 	bl	2000646c <NVIC_EnableIRQ>
}
200068f6:	f107 0718 	add.w	r7, r7, #24
200068fa:	46bd      	mov	sp, r7
200068fc:	bd80      	pop	{r7, pc}
200068fe:	bf00      	nop

20006900 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20006900:	b580      	push	{r7, lr}
20006902:	b084      	sub	sp, #16
20006904:	af00      	add	r7, sp, #0
20006906:	6078      	str	r0, [r7, #4]
20006908:	460b      	mov	r3, r1
2000690a:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
2000690c:	687a      	ldr	r2, [r7, #4]
2000690e:	f24c 13bc 	movw	r3, #49596	; 0xc1bc
20006912:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006916:	429a      	cmp	r2, r3
20006918:	d007      	beq.n	2000692a <MSS_SPI_set_slave_select+0x2a>
2000691a:	687a      	ldr	r2, [r7, #4]
2000691c:	f24c 1338 	movw	r3, #49464	; 0xc138
20006920:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006924:	429a      	cmp	r2, r3
20006926:	d000      	beq.n	2000692a <MSS_SPI_set_slave_select+0x2a>
20006928:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
2000692a:	687b      	ldr	r3, [r7, #4]
2000692c:	681b      	ldr	r3, [r3, #0]
2000692e:	681b      	ldr	r3, [r3, #0]
20006930:	f003 0302 	and.w	r3, r3, #2
20006934:	2b00      	cmp	r3, #0
20006936:	d100      	bne.n	2000693a <MSS_SPI_set_slave_select+0x3a>
20006938:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
2000693a:	78fb      	ldrb	r3, [r7, #3]
2000693c:	687a      	ldr	r2, [r7, #4]
2000693e:	f103 0306 	add.w	r3, r3, #6
20006942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20006946:	4413      	add	r3, r2
20006948:	685b      	ldr	r3, [r3, #4]
2000694a:	f1b3 3fff 	cmp.w	r3, #4294967295
2000694e:	d100      	bne.n	20006952 <MSS_SPI_set_slave_select+0x52>
20006950:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20006952:	687b      	ldr	r3, [r7, #4]
20006954:	791b      	ldrb	r3, [r3, #4]
20006956:	b25b      	sxtb	r3, r3
20006958:	4618      	mov	r0, r3
2000695a:	f7ff fda3 	bl	200064a4 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
2000695e:	687b      	ldr	r3, [r7, #4]
20006960:	681b      	ldr	r3, [r3, #0]
20006962:	689b      	ldr	r3, [r3, #8]
20006964:	f003 0304 	and.w	r3, r3, #4
20006968:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
2000696a:	68fb      	ldr	r3, [r7, #12]
2000696c:	2b00      	cmp	r3, #0
2000696e:	d002      	beq.n	20006976 <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
20006970:	6878      	ldr	r0, [r7, #4]
20006972:	f7ff fe6d 	bl	20006650 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20006976:	687b      	ldr	r3, [r7, #4]
20006978:	681b      	ldr	r3, [r3, #0]
2000697a:	687a      	ldr	r2, [r7, #4]
2000697c:	6812      	ldr	r2, [r2, #0]
2000697e:	6812      	ldr	r2, [r2, #0]
20006980:	f022 0201 	bic.w	r2, r2, #1
20006984:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
20006986:	687b      	ldr	r3, [r7, #4]
20006988:	681a      	ldr	r2, [r3, #0]
2000698a:	78fb      	ldrb	r3, [r7, #3]
2000698c:	6879      	ldr	r1, [r7, #4]
2000698e:	f103 0306 	add.w	r3, r3, #6
20006992:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20006996:	440b      	add	r3, r1
20006998:	685b      	ldr	r3, [r3, #4]
2000699a:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
2000699c:	687b      	ldr	r3, [r7, #4]
2000699e:	681a      	ldr	r2, [r3, #0]
200069a0:	78fb      	ldrb	r3, [r7, #3]
200069a2:	6879      	ldr	r1, [r7, #4]
200069a4:	f103 0306 	add.w	r3, r3, #6
200069a8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200069ac:	440b      	add	r3, r1
200069ae:	7a5b      	ldrb	r3, [r3, #9]
200069b0:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
200069b2:	687b      	ldr	r3, [r7, #4]
200069b4:	681a      	ldr	r2, [r3, #0]
200069b6:	78fb      	ldrb	r3, [r7, #3]
200069b8:	6879      	ldr	r1, [r7, #4]
200069ba:	f103 0306 	add.w	r3, r3, #6
200069be:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200069c2:	440b      	add	r3, r1
200069c4:	7a1b      	ldrb	r3, [r3, #8]
200069c6:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
200069c8:	687b      	ldr	r3, [r7, #4]
200069ca:	681b      	ldr	r3, [r3, #0]
200069cc:	687a      	ldr	r2, [r7, #4]
200069ce:	6812      	ldr	r2, [r2, #0]
200069d0:	6812      	ldr	r2, [r2, #0]
200069d2:	f042 0201 	orr.w	r2, r2, #1
200069d6:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
200069d8:	687b      	ldr	r3, [r7, #4]
200069da:	681b      	ldr	r3, [r3, #0]
200069dc:	687a      	ldr	r2, [r7, #4]
200069de:	6812      	ldr	r2, [r2, #0]
200069e0:	69d1      	ldr	r1, [r2, #28]
200069e2:	78fa      	ldrb	r2, [r7, #3]
200069e4:	f04f 0001 	mov.w	r0, #1
200069e8:	fa00 f202 	lsl.w	r2, r0, r2
200069ec:	ea41 0202 	orr.w	r2, r1, r2
200069f0:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
200069f2:	687b      	ldr	r3, [r7, #4]
200069f4:	791b      	ldrb	r3, [r3, #4]
200069f6:	b25b      	sxtb	r3, r3
200069f8:	4618      	mov	r0, r3
200069fa:	f7ff fd37 	bl	2000646c <NVIC_EnableIRQ>
}
200069fe:	f107 0710 	add.w	r7, r7, #16
20006a02:	46bd      	mov	sp, r7
20006a04:	bd80      	pop	{r7, pc}
20006a06:	bf00      	nop

20006a08 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20006a08:	b580      	push	{r7, lr}
20006a0a:	b084      	sub	sp, #16
20006a0c:	af00      	add	r7, sp, #0
20006a0e:	6078      	str	r0, [r7, #4]
20006a10:	460b      	mov	r3, r1
20006a12:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20006a14:	687a      	ldr	r2, [r7, #4]
20006a16:	f24c 13bc 	movw	r3, #49596	; 0xc1bc
20006a1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006a1e:	429a      	cmp	r2, r3
20006a20:	d007      	beq.n	20006a32 <MSS_SPI_clear_slave_select+0x2a>
20006a22:	687a      	ldr	r2, [r7, #4]
20006a24:	f24c 1338 	movw	r3, #49464	; 0xc138
20006a28:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006a2c:	429a      	cmp	r2, r3
20006a2e:	d000      	beq.n	20006a32 <MSS_SPI_clear_slave_select+0x2a>
20006a30:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20006a32:	687b      	ldr	r3, [r7, #4]
20006a34:	681b      	ldr	r3, [r3, #0]
20006a36:	681b      	ldr	r3, [r3, #0]
20006a38:	f003 0302 	and.w	r3, r3, #2
20006a3c:	2b00      	cmp	r3, #0
20006a3e:	d100      	bne.n	20006a42 <MSS_SPI_clear_slave_select+0x3a>
20006a40:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20006a42:	687b      	ldr	r3, [r7, #4]
20006a44:	791b      	ldrb	r3, [r3, #4]
20006a46:	b25b      	sxtb	r3, r3
20006a48:	4618      	mov	r0, r3
20006a4a:	f7ff fd2b 	bl	200064a4 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20006a4e:	687b      	ldr	r3, [r7, #4]
20006a50:	681b      	ldr	r3, [r3, #0]
20006a52:	689b      	ldr	r3, [r3, #8]
20006a54:	f003 0304 	and.w	r3, r3, #4
20006a58:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20006a5a:	68fb      	ldr	r3, [r7, #12]
20006a5c:	2b00      	cmp	r3, #0
20006a5e:	d002      	beq.n	20006a66 <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
20006a60:	6878      	ldr	r0, [r7, #4]
20006a62:	f7ff fdf5 	bl	20006650 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
20006a66:	687b      	ldr	r3, [r7, #4]
20006a68:	681b      	ldr	r3, [r3, #0]
20006a6a:	687a      	ldr	r2, [r7, #4]
20006a6c:	6812      	ldr	r2, [r2, #0]
20006a6e:	69d1      	ldr	r1, [r2, #28]
20006a70:	78fa      	ldrb	r2, [r7, #3]
20006a72:	f04f 0001 	mov.w	r0, #1
20006a76:	fa00 f202 	lsl.w	r2, r0, r2
20006a7a:	ea6f 0202 	mvn.w	r2, r2
20006a7e:	ea01 0202 	and.w	r2, r1, r2
20006a82:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20006a84:	687b      	ldr	r3, [r7, #4]
20006a86:	791b      	ldrb	r3, [r3, #4]
20006a88:	b25b      	sxtb	r3, r3
20006a8a:	4618      	mov	r0, r3
20006a8c:	f7ff fcee 	bl	2000646c <NVIC_EnableIRQ>
}
20006a90:	f107 0710 	add.w	r7, r7, #16
20006a94:	46bd      	mov	sp, r7
20006a96:	bd80      	pop	{r7, pc}

20006a98 <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
20006a98:	b480      	push	{r7}
20006a9a:	b085      	sub	sp, #20
20006a9c:	af00      	add	r7, sp, #0
20006a9e:	6078      	str	r0, [r7, #4]
20006aa0:	6039      	str	r1, [r7, #0]
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20006aa2:	687a      	ldr	r2, [r7, #4]
20006aa4:	f24c 13bc 	movw	r3, #49596	; 0xc1bc
20006aa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006aac:	429a      	cmp	r2, r3
20006aae:	d007      	beq.n	20006ac0 <MSS_SPI_transfer_frame+0x28>
20006ab0:	687a      	ldr	r2, [r7, #4]
20006ab2:	f24c 1338 	movw	r3, #49464	; 0xc138
20006ab6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006aba:	429a      	cmp	r2, r3
20006abc:	d000      	beq.n	20006ac0 <MSS_SPI_transfer_frame+0x28>
20006abe:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20006ac0:	687b      	ldr	r3, [r7, #4]
20006ac2:	681b      	ldr	r3, [r3, #0]
20006ac4:	681b      	ldr	r3, [r3, #0]
20006ac6:	f003 0302 	and.w	r3, r3, #2
20006aca:	2b00      	cmp	r3, #0
20006acc:	d100      	bne.n	20006ad0 <MSS_SPI_transfer_frame+0x38>
20006ace:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20006ad0:	687b      	ldr	r3, [r7, #4]
20006ad2:	681a      	ldr	r2, [r3, #0]
20006ad4:	687b      	ldr	r3, [r7, #4]
20006ad6:	681b      	ldr	r3, [r3, #0]
20006ad8:	6819      	ldr	r1, [r3, #0]
20006ada:	f240 03ff 	movw	r3, #255	; 0xff
20006ade:	f6cf 7300 	movt	r3, #65280	; 0xff00
20006ae2:	ea01 0303 	and.w	r3, r1, r3
20006ae6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20006aea:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20006aec:	687b      	ldr	r3, [r7, #4]
20006aee:	681b      	ldr	r3, [r3, #0]
20006af0:	687a      	ldr	r2, [r7, #4]
20006af2:	6812      	ldr	r2, [r2, #0]
20006af4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20006af6:	f042 020c 	orr.w	r2, r2, #12
20006afa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
20006afc:	687b      	ldr	r3, [r7, #4]
20006afe:	681b      	ldr	r3, [r3, #0]
20006b00:	683a      	ldr	r2, [r7, #0]
20006b02:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20006b04:	687b      	ldr	r3, [r7, #4]
20006b06:	681b      	ldr	r3, [r3, #0]
20006b08:	689b      	ldr	r3, [r3, #8]
20006b0a:	f003 0301 	and.w	r3, r3, #1
20006b0e:	60fb      	str	r3, [r7, #12]
    while(0u == tx_done)
20006b10:	e005      	b.n	20006b1e <MSS_SPI_transfer_frame+0x86>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20006b12:	687b      	ldr	r3, [r7, #4]
20006b14:	681b      	ldr	r3, [r3, #0]
20006b16:	689b      	ldr	r3, [r3, #8]
20006b18:	f003 0301 	and.w	r3, r3, #1
20006b1c:	60fb      	str	r3, [r7, #12]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
20006b1e:	68fb      	ldr	r3, [r7, #12]
20006b20:	2b00      	cmp	r3, #0
20006b22:	d0f6      	beq.n	20006b12 <MSS_SPI_transfer_frame+0x7a>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20006b24:	687b      	ldr	r3, [r7, #4]
20006b26:	681b      	ldr	r3, [r3, #0]
20006b28:	689b      	ldr	r3, [r3, #8]
20006b2a:	f003 0302 	and.w	r3, r3, #2
20006b2e:	60bb      	str	r3, [r7, #8]
    while(0u == rx_ready)
20006b30:	e005      	b.n	20006b3e <MSS_SPI_transfer_frame+0xa6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20006b32:	687b      	ldr	r3, [r7, #4]
20006b34:	681b      	ldr	r3, [r3, #0]
20006b36:	689b      	ldr	r3, [r3, #8]
20006b38:	f003 0302 	and.w	r3, r3, #2
20006b3c:	60bb      	str	r3, [r7, #8]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
20006b3e:	68bb      	ldr	r3, [r7, #8]
20006b40:	2b00      	cmp	r3, #0
20006b42:	d0f6      	beq.n	20006b32 <MSS_SPI_transfer_frame+0x9a>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
20006b44:	687b      	ldr	r3, [r7, #4]
20006b46:	681b      	ldr	r3, [r3, #0]
20006b48:	691b      	ldr	r3, [r3, #16]
}
20006b4a:	4618      	mov	r0, r3
20006b4c:	f107 0714 	add.w	r7, r7, #20
20006b50:	46bd      	mov	sp, r7
20006b52:	bc80      	pop	{r7}
20006b54:	4770      	bx	lr
20006b56:	bf00      	nop

20006b58 <MSS_SPI_transfer_block>:
    const uint8_t * cmd_buffer,
    uint16_t cmd_byte_size,
    uint8_t * rd_buffer,
    uint16_t rd_byte_size
)
{
20006b58:	b580      	push	{r7, lr}
20006b5a:	b08e      	sub	sp, #56	; 0x38
20006b5c:	af00      	add	r7, sp, #0
20006b5e:	60f8      	str	r0, [r7, #12]
20006b60:	60b9      	str	r1, [r7, #8]
20006b62:	603b      	str	r3, [r7, #0]
20006b64:	4613      	mov	r3, r2
20006b66:	80fb      	strh	r3, [r7, #6]
    uint16_t transfer_idx = 0u;
20006b68:	f04f 0300 	mov.w	r3, #0
20006b6c:	837b      	strh	r3, [r7, #26]
    uint16_t tx_idx;
    uint16_t rx_idx;
    uint32_t frame_count;
    volatile uint32_t rx_raw;
    uint16_t transit = 0u;
20006b6e:	f04f 0300 	mov.w	r3, #0
20006b72:	84fb      	strh	r3, [r7, #38]	; 0x26
    uint32_t rx_overflow;
    uint32_t rx_fifo_empty;
    
    uint16_t transfer_size;     /* Total number of bytes transfered. */
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20006b74:	68fa      	ldr	r2, [r7, #12]
20006b76:	f24c 13bc 	movw	r3, #49596	; 0xc1bc
20006b7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006b7e:	429a      	cmp	r2, r3
20006b80:	d007      	beq.n	20006b92 <MSS_SPI_transfer_block+0x3a>
20006b82:	68fa      	ldr	r2, [r7, #12]
20006b84:	f24c 1338 	movw	r3, #49464	; 0xc138
20006b88:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006b8c:	429a      	cmp	r2, r3
20006b8e:	d000      	beq.n	20006b92 <MSS_SPI_transfer_block+0x3a>
20006b90:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20006b92:	68fb      	ldr	r3, [r7, #12]
20006b94:	681b      	ldr	r3, [r3, #0]
20006b96:	681b      	ldr	r3, [r3, #0]
20006b98:	f003 0302 	and.w	r3, r3, #2
20006b9c:	2b00      	cmp	r3, #0
20006b9e:	d100      	bne.n	20006ba2 <MSS_SPI_transfer_block+0x4a>
20006ba0:	be00      	bkpt	0x0000
    
    /* Compute number of bytes to transfer. */
    transfer_size = cmd_byte_size + rd_byte_size;
20006ba2:	88fa      	ldrh	r2, [r7, #6]
20006ba4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
20006ba8:	4413      	add	r3, r2
20006baa:	86fb      	strh	r3, [r7, #54]	; 0x36
    
    /* Adjust to 1 byte transfer to cater for DMA transfers. */
    if(0u == transfer_size)
20006bac:	8efb      	ldrh	r3, [r7, #54]	; 0x36
20006bae:	2b00      	cmp	r3, #0
20006bb0:	d103      	bne.n	20006bba <MSS_SPI_transfer_block+0x62>
    {
        frame_count = 1u;
20006bb2:	f04f 0301 	mov.w	r3, #1
20006bb6:	623b      	str	r3, [r7, #32]
20006bb8:	e001      	b.n	20006bbe <MSS_SPI_transfer_block+0x66>
    }
    else
    {
        frame_count = transfer_size;
20006bba:	8efb      	ldrh	r3, [r7, #54]	; 0x36
20006bbc:	623b      	str	r3, [r7, #32]
    }

    /* Flush the Tx and Rx FIFOs. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20006bbe:	68fb      	ldr	r3, [r7, #12]
20006bc0:	681b      	ldr	r3, [r3, #0]
20006bc2:	68fa      	ldr	r2, [r7, #12]
20006bc4:	6812      	ldr	r2, [r2, #0]
20006bc6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20006bc8:	f042 020c 	orr.w	r2, r2, #12
20006bcc:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20006bce:	68fb      	ldr	r3, [r7, #12]
20006bd0:	681b      	ldr	r3, [r3, #0]
20006bd2:	689b      	ldr	r3, [r3, #8]
20006bd4:	f003 0304 	and.w	r3, r3, #4
20006bd8:	62fb      	str	r3, [r7, #44]	; 0x2c
    if(rx_overflow)
20006bda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
20006bdc:	2b00      	cmp	r3, #0
20006bde:	d002      	beq.n	20006be6 <MSS_SPI_transfer_block+0x8e>
    {
         recover_from_rx_overflow(this_spi);
20006be0:	68f8      	ldr	r0, [r7, #12]
20006be2:	f7ff fd35 	bl	20006650 <recover_from_rx_overflow>
    }
    
    /* Set frame size to 8 bits and the frame count to the transfer size. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20006be6:	68fb      	ldr	r3, [r7, #12]
20006be8:	681b      	ldr	r3, [r3, #0]
20006bea:	68fa      	ldr	r2, [r7, #12]
20006bec:	6812      	ldr	r2, [r2, #0]
20006bee:	6812      	ldr	r2, [r2, #0]
20006bf0:	f022 0201 	bic.w	r2, r2, #1
20006bf4:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) | ( (frame_count << TXRXDFCOUNT_SHIFT) & TXRXDFCOUNT_MASK);
20006bf6:	68fb      	ldr	r3, [r7, #12]
20006bf8:	6819      	ldr	r1, [r3, #0]
20006bfa:	68fb      	ldr	r3, [r7, #12]
20006bfc:	681b      	ldr	r3, [r3, #0]
20006bfe:	681b      	ldr	r3, [r3, #0]
20006c00:	f240 02ff 	movw	r2, #255	; 0xff
20006c04:	f6cf 7200 	movt	r2, #65280	; 0xff00
20006c08:	ea03 0202 	and.w	r2, r3, r2
20006c0c:	6a3b      	ldr	r3, [r7, #32]
20006c0e:	ea4f 2003 	mov.w	r0, r3, lsl #8
20006c12:	f64f 7300 	movw	r3, #65280	; 0xff00
20006c16:	f2c0 03ff 	movt	r3, #255	; 0xff
20006c1a:	ea00 0303 	and.w	r3, r0, r3
20006c1e:	ea42 0303 	orr.w	r3, r2, r3
20006c22:	600b      	str	r3, [r1, #0]
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
20006c24:	68fb      	ldr	r3, [r7, #12]
20006c26:	681b      	ldr	r3, [r3, #0]
20006c28:	f04f 0208 	mov.w	r2, #8
20006c2c:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20006c2e:	68fb      	ldr	r3, [r7, #12]
20006c30:	681b      	ldr	r3, [r3, #0]
20006c32:	68fa      	ldr	r2, [r7, #12]
20006c34:	6812      	ldr	r2, [r2, #0]
20006c36:	6812      	ldr	r2, [r2, #0]
20006c38:	f042 0201 	orr.w	r2, r2, #1
20006c3c:	601a      	str	r2, [r3, #0]

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20006c3e:	68fb      	ldr	r3, [r7, #12]
20006c40:	681b      	ldr	r3, [r3, #0]
20006c42:	689b      	ldr	r3, [r3, #8]
20006c44:	f003 0340 	and.w	r3, r3, #64	; 0x40
20006c48:	633b      	str	r3, [r7, #48]	; 0x30
    while(0u == rx_fifo_empty)
20006c4a:	e009      	b.n	20006c60 <MSS_SPI_transfer_block+0x108>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
20006c4c:	68fb      	ldr	r3, [r7, #12]
20006c4e:	681b      	ldr	r3, [r3, #0]
20006c50:	691b      	ldr	r3, [r3, #16]
20006c52:	617b      	str	r3, [r7, #20]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20006c54:	68fb      	ldr	r3, [r7, #12]
20006c56:	681b      	ldr	r3, [r3, #0]
20006c58:	689b      	ldr	r3, [r3, #8]
20006c5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
20006c5e:	633b      	str	r3, [r7, #48]	; 0x30
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
20006c60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
20006c62:	2b00      	cmp	r3, #0
20006c64:	d0f2      	beq.n	20006c4c <MSS_SPI_transfer_block+0xf4>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    tx_idx = 0u;
20006c66:	f04f 0300 	mov.w	r3, #0
20006c6a:	83bb      	strh	r3, [r7, #28]
    rx_idx = 0u;
20006c6c:	f04f 0300 	mov.w	r3, #0
20006c70:	83fb      	strh	r3, [r7, #30]
    if(tx_idx < cmd_byte_size)
20006c72:	8bba      	ldrh	r2, [r7, #28]
20006c74:	88fb      	ldrh	r3, [r7, #6]
20006c76:	429a      	cmp	r2, r3
20006c78:	d20f      	bcs.n	20006c9a <MSS_SPI_transfer_block+0x142>
    {
        this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
20006c7a:	68fb      	ldr	r3, [r7, #12]
20006c7c:	681b      	ldr	r3, [r3, #0]
20006c7e:	8bb9      	ldrh	r1, [r7, #28]
20006c80:	68ba      	ldr	r2, [r7, #8]
20006c82:	440a      	add	r2, r1
20006c84:	7812      	ldrb	r2, [r2, #0]
20006c86:	615a      	str	r2, [r3, #20]
        ++tx_idx;
20006c88:	8bbb      	ldrh	r3, [r7, #28]
20006c8a:	f103 0301 	add.w	r3, r3, #1
20006c8e:	83bb      	strh	r3, [r7, #28]
        ++transit;
20006c90:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
20006c92:	f103 0301 	add.w	r3, r3, #1
20006c96:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
20006c98:	e06a      	b.n	20006d70 <MSS_SPI_transfer_block+0x218>
        ++tx_idx;
        ++transit;
    }
    else
    {
        if(tx_idx < transfer_size)
20006c9a:	8bba      	ldrh	r2, [r7, #28]
20006c9c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
20006c9e:	429a      	cmp	r2, r3
20006ca0:	d266      	bcs.n	20006d70 <MSS_SPI_transfer_block+0x218>
        {
            this_spi->hw_reg->TX_DATA = 0x00u;
20006ca2:	68fb      	ldr	r3, [r7, #12]
20006ca4:	681b      	ldr	r3, [r3, #0]
20006ca6:	f04f 0200 	mov.w	r2, #0
20006caa:	615a      	str	r2, [r3, #20]
            ++tx_idx;
20006cac:	8bbb      	ldrh	r3, [r7, #28]
20006cae:	f103 0301 	add.w	r3, r3, #1
20006cb2:	83bb      	strh	r3, [r7, #28]
            ++transit;
20006cb4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
20006cb6:	f103 0301 	add.w	r3, r3, #1
20006cba:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
20006cbc:	e058      	b.n	20006d70 <MSS_SPI_transfer_block+0x218>
    {
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20006cbe:	68fb      	ldr	r3, [r7, #12]
20006cc0:	681b      	ldr	r3, [r3, #0]
20006cc2:	689b      	ldr	r3, [r3, #8]
20006cc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
20006cc8:	633b      	str	r3, [r7, #48]	; 0x30
        if(0u == rx_fifo_empty)
20006cca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
20006ccc:	2b00      	cmp	r3, #0
20006cce:	d11e      	bne.n	20006d0e <MSS_SPI_transfer_block+0x1b6>
        {
            /* Process received byte. */
            rx_raw = this_spi->hw_reg->RX_DATA;
20006cd0:	68fb      	ldr	r3, [r7, #12]
20006cd2:	681b      	ldr	r3, [r3, #0]
20006cd4:	691b      	ldr	r3, [r3, #16]
20006cd6:	617b      	str	r3, [r7, #20]
            if(transfer_idx >= cmd_byte_size)
20006cd8:	8b7a      	ldrh	r2, [r7, #26]
20006cda:	88fb      	ldrh	r3, [r7, #6]
20006cdc:	429a      	cmp	r2, r3
20006cde:	d30e      	bcc.n	20006cfe <MSS_SPI_transfer_block+0x1a6>
            {
                if(rx_idx < rd_byte_size)
20006ce0:	8bfa      	ldrh	r2, [r7, #30]
20006ce2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
20006ce6:	429a      	cmp	r2, r3
20006ce8:	d205      	bcs.n	20006cf6 <MSS_SPI_transfer_block+0x19e>
                {
                    rd_buffer[rx_idx] = (uint8_t)rx_raw;   
20006cea:	8bfa      	ldrh	r2, [r7, #30]
20006cec:	683b      	ldr	r3, [r7, #0]
20006cee:	4413      	add	r3, r2
20006cf0:	697a      	ldr	r2, [r7, #20]
20006cf2:	b2d2      	uxtb	r2, r2
20006cf4:	701a      	strb	r2, [r3, #0]
                }
                ++rx_idx;
20006cf6:	8bfb      	ldrh	r3, [r7, #30]
20006cf8:	f103 0301 	add.w	r3, r3, #1
20006cfc:	83fb      	strh	r3, [r7, #30]
            }
            ++transfer_idx;
20006cfe:	8b7b      	ldrh	r3, [r7, #26]
20006d00:	f103 0301 	add.w	r3, r3, #1
20006d04:	837b      	strh	r3, [r7, #26]
            --transit;
20006d06:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
20006d08:	f103 33ff 	add.w	r3, r3, #4294967295
20006d0c:	84fb      	strh	r3, [r7, #38]	; 0x26
        }

        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
20006d0e:	68fb      	ldr	r3, [r7, #12]
20006d10:	681b      	ldr	r3, [r3, #0]
20006d12:	689b      	ldr	r3, [r3, #8]
20006d14:	f403 7380 	and.w	r3, r3, #256	; 0x100
20006d18:	62bb      	str	r3, [r7, #40]	; 0x28
        if(0u == tx_fifo_full)
20006d1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
20006d1c:	2b00      	cmp	r3, #0
20006d1e:	d127      	bne.n	20006d70 <MSS_SPI_transfer_block+0x218>
        {
            if(transit < RX_FIFO_SIZE)
20006d20:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
20006d22:	2b03      	cmp	r3, #3
20006d24:	d824      	bhi.n	20006d70 <MSS_SPI_transfer_block+0x218>
            {
                /* Send another byte. */
                if(tx_idx < cmd_byte_size)
20006d26:	8bba      	ldrh	r2, [r7, #28]
20006d28:	88fb      	ldrh	r3, [r7, #6]
20006d2a:	429a      	cmp	r2, r3
20006d2c:	d20f      	bcs.n	20006d4e <MSS_SPI_transfer_block+0x1f6>
                {
                    this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
20006d2e:	68fb      	ldr	r3, [r7, #12]
20006d30:	681b      	ldr	r3, [r3, #0]
20006d32:	8bb9      	ldrh	r1, [r7, #28]
20006d34:	68ba      	ldr	r2, [r7, #8]
20006d36:	440a      	add	r2, r1
20006d38:	7812      	ldrb	r2, [r2, #0]
20006d3a:	615a      	str	r2, [r3, #20]
                    ++tx_idx;
20006d3c:	8bbb      	ldrh	r3, [r7, #28]
20006d3e:	f103 0301 	add.w	r3, r3, #1
20006d42:	83bb      	strh	r3, [r7, #28]
                    ++transit;
20006d44:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
20006d46:	f103 0301 	add.w	r3, r3, #1
20006d4a:	84fb      	strh	r3, [r7, #38]	; 0x26
20006d4c:	e010      	b.n	20006d70 <MSS_SPI_transfer_block+0x218>
                }
                else
                {
                    if(tx_idx < transfer_size)
20006d4e:	8bba      	ldrh	r2, [r7, #28]
20006d50:	8efb      	ldrh	r3, [r7, #54]	; 0x36
20006d52:	429a      	cmp	r2, r3
20006d54:	d20c      	bcs.n	20006d70 <MSS_SPI_transfer_block+0x218>
                    {
                        this_spi->hw_reg->TX_DATA = 0x00u;
20006d56:	68fb      	ldr	r3, [r7, #12]
20006d58:	681b      	ldr	r3, [r3, #0]
20006d5a:	f04f 0200 	mov.w	r2, #0
20006d5e:	615a      	str	r2, [r3, #20]
                        ++tx_idx;
20006d60:	8bbb      	ldrh	r3, [r7, #28]
20006d62:	f103 0301 	add.w	r3, r3, #1
20006d66:	83bb      	strh	r3, [r7, #28]
                        ++transit;
20006d68:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
20006d6a:	f103 0301 	add.w	r3, r3, #1
20006d6e:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
20006d70:	8b7a      	ldrh	r2, [r7, #26]
20006d72:	8efb      	ldrh	r3, [r7, #54]	; 0x36
20006d74:	429a      	cmp	r2, r3
20006d76:	d3a2      	bcc.n	20006cbe <MSS_SPI_transfer_block+0x166>
                    }
                }
            }
        }
    }
}
20006d78:	f107 0738 	add.w	r7, r7, #56	; 0x38
20006d7c:	46bd      	mov	sp, r7
20006d7e:	bd80      	pop	{r7, pc}

20006d80 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20006d80:	b480      	push	{r7}
20006d82:	b085      	sub	sp, #20
20006d84:	af00      	add	r7, sp, #0
20006d86:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
20006d88:	f04f 0300 	mov.w	r3, #0
20006d8c:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20006d8e:	e00e      	b.n	20006dae <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
20006d90:	687b      	ldr	r3, [r7, #4]
20006d92:	681b      	ldr	r3, [r3, #0]
20006d94:	687a      	ldr	r2, [r7, #4]
20006d96:	6891      	ldr	r1, [r2, #8]
20006d98:	687a      	ldr	r2, [r7, #4]
20006d9a:	6912      	ldr	r2, [r2, #16]
20006d9c:	440a      	add	r2, r1
20006d9e:	7812      	ldrb	r2, [r2, #0]
20006da0:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
20006da2:	687b      	ldr	r3, [r7, #4]
20006da4:	691b      	ldr	r3, [r3, #16]
20006da6:	f103 0201 	add.w	r2, r3, #1
20006daa:	687b      	ldr	r3, [r7, #4]
20006dac:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20006dae:	687b      	ldr	r3, [r7, #4]
20006db0:	681b      	ldr	r3, [r3, #0]
20006db2:	689b      	ldr	r3, [r3, #8]
20006db4:	f403 7380 	and.w	r3, r3, #256	; 0x100
20006db8:	2b00      	cmp	r3, #0
20006dba:	d105      	bne.n	20006dc8 <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
20006dbc:	687b      	ldr	r3, [r7, #4]
20006dbe:	691a      	ldr	r2, [r3, #16]
20006dc0:	687b      	ldr	r3, [r7, #4]
20006dc2:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20006dc4:	429a      	cmp	r2, r3
20006dc6:	d3e3      	bcc.n	20006d90 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
20006dc8:	687b      	ldr	r3, [r7, #4]
20006dca:	691a      	ldr	r2, [r3, #16]
20006dcc:	687b      	ldr	r3, [r7, #4]
20006dce:	68db      	ldr	r3, [r3, #12]
20006dd0:	429a      	cmp	r2, r3
20006dd2:	d31c      	bcc.n	20006e0e <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20006dd4:	e00e      	b.n	20006df4 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
20006dd6:	687b      	ldr	r3, [r7, #4]
20006dd8:	681b      	ldr	r3, [r3, #0]
20006dda:	687a      	ldr	r2, [r7, #4]
20006ddc:	6951      	ldr	r1, [r2, #20]
20006dde:	687a      	ldr	r2, [r7, #4]
20006de0:	69d2      	ldr	r2, [r2, #28]
20006de2:	440a      	add	r2, r1
20006de4:	7812      	ldrb	r2, [r2, #0]
20006de6:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
20006de8:	687b      	ldr	r3, [r7, #4]
20006dea:	69db      	ldr	r3, [r3, #28]
20006dec:	f103 0201 	add.w	r2, r3, #1
20006df0:	687b      	ldr	r3, [r7, #4]
20006df2:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20006df4:	687b      	ldr	r3, [r7, #4]
20006df6:	681b      	ldr	r3, [r3, #0]
20006df8:	689b      	ldr	r3, [r3, #8]
20006dfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
20006dfe:	2b00      	cmp	r3, #0
20006e00:	d105      	bne.n	20006e0e <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
20006e02:	687b      	ldr	r3, [r7, #4]
20006e04:	69da      	ldr	r2, [r3, #28]
20006e06:	687b      	ldr	r3, [r7, #4]
20006e08:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20006e0a:	429a      	cmp	r2, r3
20006e0c:	d3e3      	bcc.n	20006dd6 <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
20006e0e:	687b      	ldr	r3, [r7, #4]
20006e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20006e12:	2b00      	cmp	r3, #0
20006e14:	d01f      	beq.n	20006e56 <fill_slave_tx_fifo+0xd6>
20006e16:	687b      	ldr	r3, [r7, #4]
20006e18:	691a      	ldr	r2, [r3, #16]
20006e1a:	687b      	ldr	r3, [r7, #4]
20006e1c:	68db      	ldr	r3, [r3, #12]
20006e1e:	429a      	cmp	r2, r3
20006e20:	d319      	bcc.n	20006e56 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
20006e22:	687b      	ldr	r3, [r7, #4]
20006e24:	69da      	ldr	r2, [r3, #28]
20006e26:	687b      	ldr	r3, [r7, #4]
20006e28:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
20006e2a:	429a      	cmp	r2, r3
20006e2c:	d313      	bcc.n	20006e56 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20006e2e:	e008      	b.n	20006e42 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
20006e30:	687b      	ldr	r3, [r7, #4]
20006e32:	681b      	ldr	r3, [r3, #0]
20006e34:	f04f 0200 	mov.w	r2, #0
20006e38:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
20006e3a:	68fb      	ldr	r3, [r7, #12]
20006e3c:	f103 0301 	add.w	r3, r3, #1
20006e40:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20006e42:	687b      	ldr	r3, [r7, #4]
20006e44:	681b      	ldr	r3, [r3, #0]
20006e46:	689b      	ldr	r3, [r3, #8]
20006e48:	f403 7380 	and.w	r3, r3, #256	; 0x100
20006e4c:	2b00      	cmp	r3, #0
20006e4e:	d102      	bne.n	20006e56 <fill_slave_tx_fifo+0xd6>
20006e50:	68fb      	ldr	r3, [r7, #12]
20006e52:	2b1f      	cmp	r3, #31
20006e54:	d9ec      	bls.n	20006e30 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
20006e56:	f107 0714 	add.w	r7, r7, #20
20006e5a:	46bd      	mov	sp, r7
20006e5c:	bc80      	pop	{r7}
20006e5e:	4770      	bx	lr

20006e60 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20006e60:	b580      	push	{r7, lr}
20006e62:	b084      	sub	sp, #16
20006e64:	af00      	add	r7, sp, #0
20006e66:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20006e68:	687b      	ldr	r3, [r7, #4]
20006e6a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20006e6e:	2b02      	cmp	r3, #2
20006e70:	d115      	bne.n	20006e9e <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20006e72:	e00c      	b.n	20006e8e <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
20006e74:	687b      	ldr	r3, [r7, #4]
20006e76:	681b      	ldr	r3, [r3, #0]
20006e78:	691b      	ldr	r3, [r3, #16]
20006e7a:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
20006e7c:	687b      	ldr	r3, [r7, #4]
20006e7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20006e80:	2b00      	cmp	r3, #0
20006e82:	d004      	beq.n	20006e8e <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
20006e84:	687b      	ldr	r3, [r7, #4]
20006e86:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20006e88:	68fa      	ldr	r2, [r7, #12]
20006e8a:	4610      	mov	r0, r2
20006e8c:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20006e8e:	687b      	ldr	r3, [r7, #4]
20006e90:	681b      	ldr	r3, [r3, #0]
20006e92:	689b      	ldr	r3, [r3, #8]
20006e94:	f003 0340 	and.w	r3, r3, #64	; 0x40
20006e98:	2b00      	cmp	r3, #0
20006e9a:	d0eb      	beq.n	20006e74 <read_slave_rx_fifo+0x14>
20006e9c:	e032      	b.n	20006f04 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20006e9e:	687b      	ldr	r3, [r7, #4]
20006ea0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20006ea4:	2b01      	cmp	r3, #1
20006ea6:	d125      	bne.n	20006ef4 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20006ea8:	e017      	b.n	20006eda <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
20006eaa:	687b      	ldr	r3, [r7, #4]
20006eac:	681b      	ldr	r3, [r3, #0]
20006eae:	691b      	ldr	r3, [r3, #16]
20006eb0:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
20006eb2:	687b      	ldr	r3, [r7, #4]
20006eb4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20006eb6:	687b      	ldr	r3, [r7, #4]
20006eb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20006eba:	429a      	cmp	r2, r3
20006ebc:	d207      	bcs.n	20006ece <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20006ebe:	687b      	ldr	r3, [r7, #4]
20006ec0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20006ec2:	687b      	ldr	r3, [r7, #4]
20006ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20006ec6:	4413      	add	r3, r2
20006ec8:	68fa      	ldr	r2, [r7, #12]
20006eca:	b2d2      	uxtb	r2, r2
20006ecc:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
20006ece:	687b      	ldr	r3, [r7, #4]
20006ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20006ed2:	f103 0201 	add.w	r2, r3, #1
20006ed6:	687b      	ldr	r3, [r7, #4]
20006ed8:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20006eda:	687b      	ldr	r3, [r7, #4]
20006edc:	681b      	ldr	r3, [r3, #0]
20006ede:	689b      	ldr	r3, [r3, #8]
20006ee0:	f003 0340 	and.w	r3, r3, #64	; 0x40
20006ee4:	2b00      	cmp	r3, #0
20006ee6:	d0e0      	beq.n	20006eaa <read_slave_rx_fifo+0x4a>
20006ee8:	e00c      	b.n	20006f04 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
20006eea:	687b      	ldr	r3, [r7, #4]
20006eec:	681b      	ldr	r3, [r3, #0]
20006eee:	691b      	ldr	r3, [r3, #16]
20006ef0:	60fb      	str	r3, [r7, #12]
20006ef2:	e000      	b.n	20006ef6 <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20006ef4:	bf00      	nop
20006ef6:	687b      	ldr	r3, [r7, #4]
20006ef8:	681b      	ldr	r3, [r3, #0]
20006efa:	689b      	ldr	r3, [r3, #8]
20006efc:	f003 0340 	and.w	r3, r3, #64	; 0x40
20006f00:	2b00      	cmp	r3, #0
20006f02:	d0f2      	beq.n	20006eea <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
20006f04:	f107 0710 	add.w	r7, r7, #16
20006f08:	46bd      	mov	sp, r7
20006f0a:	bd80      	pop	{r7, pc}

20006f0c <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
20006f0c:	b580      	push	{r7, lr}
20006f0e:	b086      	sub	sp, #24
20006f10:	af00      	add	r7, sp, #0
20006f12:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
20006f14:	687b      	ldr	r3, [r7, #4]
20006f16:	681b      	ldr	r3, [r3, #0]
20006f18:	f103 0320 	add.w	r3, r3, #32
20006f1c:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20006f1e:	687a      	ldr	r2, [r7, #4]
20006f20:	f24c 13bc 	movw	r3, #49596	; 0xc1bc
20006f24:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006f28:	429a      	cmp	r2, r3
20006f2a:	d007      	beq.n	20006f3c <mss_spi_isr+0x30>
20006f2c:	687a      	ldr	r2, [r7, #4]
20006f2e:	f24c 1338 	movw	r3, #49464	; 0xc138
20006f32:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006f36:	429a      	cmp	r2, r3
20006f38:	d000      	beq.n	20006f3c <mss_spi_isr+0x30>
20006f3a:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
20006f3c:	693b      	ldr	r3, [r7, #16]
20006f3e:	681b      	ldr	r3, [r3, #0]
20006f40:	f003 0302 	and.w	r3, r3, #2
20006f44:	2b00      	cmp	r3, #0
20006f46:	d052      	beq.n	20006fee <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20006f48:	687b      	ldr	r3, [r7, #4]
20006f4a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20006f4e:	2b02      	cmp	r3, #2
20006f50:	d115      	bne.n	20006f7e <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20006f52:	e00c      	b.n	20006f6e <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20006f54:	687b      	ldr	r3, [r7, #4]
20006f56:	681b      	ldr	r3, [r3, #0]
20006f58:	691b      	ldr	r3, [r3, #16]
20006f5a:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
20006f5c:	687b      	ldr	r3, [r7, #4]
20006f5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20006f60:	2b00      	cmp	r3, #0
20006f62:	d004      	beq.n	20006f6e <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
20006f64:	687b      	ldr	r3, [r7, #4]
20006f66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20006f68:	68fa      	ldr	r2, [r7, #12]
20006f6a:	4610      	mov	r0, r2
20006f6c:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20006f6e:	687b      	ldr	r3, [r7, #4]
20006f70:	681b      	ldr	r3, [r3, #0]
20006f72:	689b      	ldr	r3, [r3, #8]
20006f74:	f003 0340 	and.w	r3, r3, #64	; 0x40
20006f78:	2b00      	cmp	r3, #0
20006f7a:	d0eb      	beq.n	20006f54 <mss_spi_isr+0x48>
20006f7c:	e032      	b.n	20006fe4 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20006f7e:	687b      	ldr	r3, [r7, #4]
20006f80:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20006f84:	2b01      	cmp	r3, #1
20006f86:	d125      	bne.n	20006fd4 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20006f88:	e017      	b.n	20006fba <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
20006f8a:	687b      	ldr	r3, [r7, #4]
20006f8c:	681b      	ldr	r3, [r3, #0]
20006f8e:	691b      	ldr	r3, [r3, #16]
20006f90:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
20006f92:	687b      	ldr	r3, [r7, #4]
20006f94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20006f96:	687b      	ldr	r3, [r7, #4]
20006f98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20006f9a:	429a      	cmp	r2, r3
20006f9c:	d207      	bcs.n	20006fae <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20006f9e:	687b      	ldr	r3, [r7, #4]
20006fa0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20006fa2:	687b      	ldr	r3, [r7, #4]
20006fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20006fa6:	4413      	add	r3, r2
20006fa8:	68fa      	ldr	r2, [r7, #12]
20006faa:	b2d2      	uxtb	r2, r2
20006fac:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
20006fae:	687b      	ldr	r3, [r7, #4]
20006fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20006fb2:	f103 0201 	add.w	r2, r3, #1
20006fb6:	687b      	ldr	r3, [r7, #4]
20006fb8:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20006fba:	687b      	ldr	r3, [r7, #4]
20006fbc:	681b      	ldr	r3, [r3, #0]
20006fbe:	689b      	ldr	r3, [r3, #8]
20006fc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
20006fc4:	2b00      	cmp	r3, #0
20006fc6:	d0e0      	beq.n	20006f8a <mss_spi_isr+0x7e>
20006fc8:	e00c      	b.n	20006fe4 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20006fca:	687b      	ldr	r3, [r7, #4]
20006fcc:	681b      	ldr	r3, [r3, #0]
20006fce:	691b      	ldr	r3, [r3, #16]
20006fd0:	60fb      	str	r3, [r7, #12]
20006fd2:	e000      	b.n	20006fd6 <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20006fd4:	bf00      	nop
20006fd6:	687b      	ldr	r3, [r7, #4]
20006fd8:	681b      	ldr	r3, [r3, #0]
20006fda:	689b      	ldr	r3, [r3, #8]
20006fdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
20006fe0:	2b00      	cmp	r3, #0
20006fe2:	d0f2      	beq.n	20006fca <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
20006fe4:	687b      	ldr	r3, [r7, #4]
20006fe6:	681b      	ldr	r3, [r3, #0]
20006fe8:	f04f 0202 	mov.w	r2, #2
20006fec:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
20006fee:	693b      	ldr	r3, [r7, #16]
20006ff0:	681b      	ldr	r3, [r3, #0]
20006ff2:	f003 0301 	and.w	r3, r3, #1
20006ff6:	b2db      	uxtb	r3, r3
20006ff8:	2b00      	cmp	r3, #0
20006ffa:	d012      	beq.n	20007022 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20006ffc:	687b      	ldr	r3, [r7, #4]
20006ffe:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20007002:	2b02      	cmp	r3, #2
20007004:	d105      	bne.n	20007012 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20007006:	687b      	ldr	r3, [r7, #4]
20007008:	681b      	ldr	r3, [r3, #0]
2000700a:	687a      	ldr	r2, [r7, #4]
2000700c:	6f92      	ldr	r2, [r2, #120]	; 0x78
2000700e:	615a      	str	r2, [r3, #20]
20007010:	e002      	b.n	20007018 <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
20007012:	6878      	ldr	r0, [r7, #4]
20007014:	f7ff feb4 	bl	20006d80 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
20007018:	687b      	ldr	r3, [r7, #4]
2000701a:	681b      	ldr	r3, [r3, #0]
2000701c:	f04f 0201 	mov.w	r2, #1
20007020:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
20007022:	693b      	ldr	r3, [r7, #16]
20007024:	681b      	ldr	r3, [r3, #0]
20007026:	f003 0310 	and.w	r3, r3, #16
2000702a:	2b00      	cmp	r3, #0
2000702c:	d023      	beq.n	20007076 <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
2000702e:	6878      	ldr	r0, [r7, #4]
20007030:	f7ff ff16 	bl	20006e60 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
20007034:	687b      	ldr	r3, [r7, #4]
20007036:	6a1b      	ldr	r3, [r3, #32]
20007038:	2b00      	cmp	r3, #0
2000703a:	d00b      	beq.n	20007054 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
2000703c:	687b      	ldr	r3, [r7, #4]
2000703e:	6a1b      	ldr	r3, [r3, #32]
20007040:	687a      	ldr	r2, [r7, #4]
20007042:	6a91      	ldr	r1, [r2, #40]	; 0x28
20007044:	687a      	ldr	r2, [r7, #4]
20007046:	6b12      	ldr	r2, [r2, #48]	; 0x30
20007048:	4608      	mov	r0, r1
2000704a:	4611      	mov	r1, r2
2000704c:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
2000704e:	6878      	ldr	r0, [r7, #4]
20007050:	f7ff fe96 	bl	20006d80 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
20007054:	687b      	ldr	r3, [r7, #4]
20007056:	f04f 0201 	mov.w	r2, #1
2000705a:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
2000705c:	687b      	ldr	r3, [r7, #4]
2000705e:	681b      	ldr	r3, [r3, #0]
20007060:	687a      	ldr	r2, [r7, #4]
20007062:	6812      	ldr	r2, [r2, #0]
20007064:	6a92      	ldr	r2, [r2, #40]	; 0x28
20007066:	f022 0210 	bic.w	r2, r2, #16
2000706a:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
2000706c:	687b      	ldr	r3, [r7, #4]
2000706e:	681b      	ldr	r3, [r3, #0]
20007070:	f04f 0210 	mov.w	r2, #16
20007074:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
20007076:	693b      	ldr	r3, [r7, #16]
20007078:	681b      	ldr	r3, [r3, #0]
2000707a:	f003 0304 	and.w	r3, r3, #4
2000707e:	2b00      	cmp	r3, #0
20007080:	d00f      	beq.n	200070a2 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
20007082:	687b      	ldr	r3, [r7, #4]
20007084:	681b      	ldr	r3, [r3, #0]
20007086:	687a      	ldr	r2, [r7, #4]
20007088:	6812      	ldr	r2, [r2, #0]
2000708a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
2000708c:	f042 0204 	orr.w	r2, r2, #4
20007090:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
20007092:	6878      	ldr	r0, [r7, #4]
20007094:	f7ff fadc 	bl	20006650 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
20007098:	687b      	ldr	r3, [r7, #4]
2000709a:	681b      	ldr	r3, [r3, #0]
2000709c:	f04f 0204 	mov.w	r2, #4
200070a0:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
200070a2:	693b      	ldr	r3, [r7, #16]
200070a4:	681b      	ldr	r3, [r3, #0]
200070a6:	f003 0308 	and.w	r3, r3, #8
200070aa:	2b00      	cmp	r3, #0
200070ac:	d031      	beq.n	20007112 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
200070ae:	687b      	ldr	r3, [r7, #4]
200070b0:	681b      	ldr	r3, [r3, #0]
200070b2:	687a      	ldr	r2, [r7, #4]
200070b4:	6812      	ldr	r2, [r2, #0]
200070b6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
200070b8:	f042 0208 	orr.w	r2, r2, #8
200070bc:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
200070be:	687b      	ldr	r3, [r7, #4]
200070c0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200070c4:	2b02      	cmp	r3, #2
200070c6:	d113      	bne.n	200070f0 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
200070c8:	687b      	ldr	r3, [r7, #4]
200070ca:	681a      	ldr	r2, [r3, #0]
200070cc:	687b      	ldr	r3, [r7, #4]
200070ce:	681b      	ldr	r3, [r3, #0]
200070d0:	6819      	ldr	r1, [r3, #0]
200070d2:	f240 03ff 	movw	r3, #255	; 0xff
200070d6:	f6cf 7300 	movt	r3, #65280	; 0xff00
200070da:	ea01 0303 	and.w	r3, r1, r3
200070de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
200070e2:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
200070e4:	687b      	ldr	r3, [r7, #4]
200070e6:	681b      	ldr	r3, [r3, #0]
200070e8:	687a      	ldr	r2, [r7, #4]
200070ea:	6f92      	ldr	r2, [r2, #120]	; 0x78
200070ec:	615a      	str	r2, [r3, #20]
200070ee:	e00b      	b.n	20007108 <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
200070f0:	687b      	ldr	r3, [r7, #4]
200070f2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200070f6:	2b01      	cmp	r3, #1
200070f8:	d106      	bne.n	20007108 <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
200070fa:	687b      	ldr	r3, [r7, #4]
200070fc:	f04f 0200 	mov.w	r2, #0
20007100:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
20007102:	6878      	ldr	r0, [r7, #4]
20007104:	f7ff fe3c 	bl	20006d80 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
20007108:	687b      	ldr	r3, [r7, #4]
2000710a:	681b      	ldr	r3, [r3, #0]
2000710c:	f04f 0208 	mov.w	r2, #8
20007110:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
20007112:	693b      	ldr	r3, [r7, #16]
20007114:	681b      	ldr	r3, [r3, #0]
20007116:	f003 0320 	and.w	r3, r3, #32
2000711a:	2b00      	cmp	r3, #0
2000711c:	d049      	beq.n	200071b2 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
2000711e:	6878      	ldr	r0, [r7, #4]
20007120:	f7ff fe9e 	bl	20006e60 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
20007124:	687b      	ldr	r3, [r7, #4]
20007126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20007128:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0 != this_spi->cmd_handler)
2000712a:	687b      	ldr	r3, [r7, #4]
2000712c:	6a1b      	ldr	r3, [r3, #32]
2000712e:	2b00      	cmp	r3, #0
20007130:	d01c      	beq.n	2000716c <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
20007132:	687b      	ldr	r3, [r7, #4]
20007134:	f04f 0200 	mov.w	r2, #0
20007138:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
2000713a:	687b      	ldr	r3, [r7, #4]
2000713c:	f04f 0200 	mov.w	r2, #0
20007140:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
20007142:	687b      	ldr	r3, [r7, #4]
20007144:	f04f 0200 	mov.w	r2, #0
20007148:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
2000714a:	687b      	ldr	r3, [r7, #4]
2000714c:	f04f 0200 	mov.w	r2, #0
20007150:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20007152:	687b      	ldr	r3, [r7, #4]
20007154:	681b      	ldr	r3, [r3, #0]
20007156:	f04f 0210 	mov.w	r2, #16
2000715a:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
2000715c:	687b      	ldr	r3, [r7, #4]
2000715e:	681b      	ldr	r3, [r3, #0]
20007160:	687a      	ldr	r2, [r7, #4]
20007162:	6812      	ldr	r2, [r2, #0]
20007164:	6a92      	ldr	r2, [r2, #40]	; 0x28
20007166:	f042 0210 	orr.w	r2, r2, #16
2000716a:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
2000716c:	687b      	ldr	r3, [r7, #4]
2000716e:	f04f 0200 	mov.w	r2, #0
20007172:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20007174:	687b      	ldr	r3, [r7, #4]
20007176:	681b      	ldr	r3, [r3, #0]
20007178:	687a      	ldr	r2, [r7, #4]
2000717a:	6812      	ldr	r2, [r2, #0]
2000717c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
2000717e:	f042 020c 	orr.w	r2, r2, #12
20007182:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
20007184:	6878      	ldr	r0, [r7, #4]
20007186:	f7ff fdfb 	bl	20006d80 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
2000718a:	687b      	ldr	r3, [r7, #4]
2000718c:	f04f 0200 	mov.w	r2, #0
20007190:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
20007192:	687b      	ldr	r3, [r7, #4]
20007194:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20007196:	2b00      	cmp	r3, #0
20007198:	d006      	beq.n	200071a8 <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
2000719a:	687b      	ldr	r3, [r7, #4]
2000719c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
2000719e:	687a      	ldr	r2, [r7, #4]
200071a0:	6a92      	ldr	r2, [r2, #40]	; 0x28
200071a2:	4610      	mov	r0, r2
200071a4:	6979      	ldr	r1, [r7, #20]
200071a6:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
200071a8:	687b      	ldr	r3, [r7, #4]
200071aa:	681b      	ldr	r3, [r3, #0]
200071ac:	f04f 0220 	mov.w	r2, #32
200071b0:	60da      	str	r2, [r3, #12]
    }
}
200071b2:	f107 0718 	add.w	r7, r7, #24
200071b6:	46bd      	mov	sp, r7
200071b8:	bd80      	pop	{r7, pc}
200071ba:	bf00      	nop

200071bc <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
200071bc:	4668      	mov	r0, sp
200071be:	f020 0107 	bic.w	r1, r0, #7
200071c2:	468d      	mov	sp, r1
200071c4:	b589      	push	{r0, r3, r7, lr}
200071c6:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
200071c8:	f24c 10bc 	movw	r0, #49596	; 0xc1bc
200071cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200071d0:	f7ff fe9c 	bl	20006f0c <mss_spi_isr>
}
200071d4:	46bd      	mov	sp, r7
200071d6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200071da:	4685      	mov	sp, r0
200071dc:	4770      	bx	lr
200071de:	bf00      	nop

200071e0 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
200071e0:	4668      	mov	r0, sp
200071e2:	f020 0107 	bic.w	r1, r0, #7
200071e6:	468d      	mov	sp, r1
200071e8:	b589      	push	{r0, r3, r7, lr}
200071ea:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
200071ec:	f24c 1038 	movw	r0, #49464	; 0xc138
200071f0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200071f4:	f7ff fe8a 	bl	20006f0c <mss_spi_isr>
}
200071f8:	46bd      	mov	sp, r7
200071fa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200071fe:	4685      	mov	sp, r0
20007200:	4770      	bx	lr
20007202:	bf00      	nop

20007204 <NVM_write>:
    uint32_t start_addr,
    const uint8_t * pidata,
    uint32_t length,
    uint32_t lock_page
)
{
20007204:	b580      	push	{r7, lr}
20007206:	b08e      	sub	sp, #56	; 0x38
20007208:	af02      	add	r7, sp, #8
2000720a:	60f8      	str	r0, [r7, #12]
2000720c:	60b9      	str	r1, [r7, #8]
2000720e:	607a      	str	r2, [r7, #4]
20007210:	603b      	str	r3, [r7, #0]
    nvm_status_t status;
    nvm_status_t lock_status = NVM_SUCCESS;
20007212:	f04f 0300 	mov.w	r3, #0
20007216:	75fb      	strb	r3, [r7, #23]
    uint32_t nvm_offset;
    uint32_t device_version;
    uint32_t initial_nvm_config;

    g_do_not_lock_page = OFF;
20007218:	f64a 73f4 	movw	r3, #45044	; 0xaff4
2000721c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007220:	f04f 0200 	mov.w	r2, #0
20007224:	701a      	strb	r2, [r3, #0]
     * to its maximum value (i.e. 15) to ensure successful writes to eNVM. 
     * Store the value of the eNVM configuration before updating it, so 
     * that the prior configuration can be restored when the eNVM write
     * operation has completed. 
     */
    initial_nvm_config = SYSREG->ENVM_CR;
20007226:	f248 0300 	movw	r3, #32768	; 0x8000
2000722a:	f2c4 0303 	movt	r3, #16387	; 0x4003
2000722e:	68db      	ldr	r3, [r3, #12]
20007230:	623b      	str	r3, [r7, #32]
    SYSREG->ENVM_CR = (initial_nvm_config & NVM_FREQRNG_MASK) | NVM_FREQRNG_MAX;
20007232:	f248 0300 	movw	r3, #32768	; 0x8000
20007236:	f2c4 0303 	movt	r3, #16387	; 0x4003
2000723a:	6a3a      	ldr	r2, [r7, #32]
2000723c:	f442 52ff 	orr.w	r2, r2, #8160	; 0x1fe0
20007240:	60da      	str	r2, [r3, #12]

    /* Check input parameters */
    if((start_addr >= (NVM_BASE_ADDRESS + NVM_TOP_OFFSET)) ||
20007242:	68fa      	ldr	r2, [r7, #12]
20007244:	f64f 73fe 	movw	r3, #65534	; 0xfffe
20007248:	f2c6 0307 	movt	r3, #24583	; 0x6007
2000724c:	429a      	cmp	r2, r3
2000724e:	d814      	bhi.n	2000727a <NVM_write+0x76>
20007250:	68fa      	ldr	r2, [r7, #12]
20007252:	f64f 73fe 	movw	r3, #65534	; 0xfffe
20007256:	f2c0 0307 	movt	r3, #7
2000725a:	429a      	cmp	r2, r3
2000725c:	d904      	bls.n	20007268 <NVM_write+0x64>
2000725e:	68fa      	ldr	r2, [r7, #12]
20007260:	f06f 4320 	mvn.w	r3, #2684354560	; 0xa0000000
20007264:	429a      	cmp	r2, r3
20007266:	d908      	bls.n	2000727a <NVM_write+0x76>
20007268:	68bb      	ldr	r3, [r7, #8]
2000726a:	2b00      	cmp	r3, #0
2000726c:	d005      	beq.n	2000727a <NVM_write+0x76>
2000726e:	687b      	ldr	r3, [r7, #4]
20007270:	2b00      	cmp	r3, #0
20007272:	d002      	beq.n	2000727a <NVM_write+0x76>
20007274:	683b      	ldr	r3, [r7, #0]
20007276:	2b02      	cmp	r3, #2
20007278:	d903      	bls.n	20007282 <NVM_write+0x7e>
        (start_addr < NVM_BASE_ADDRESS)) ||
        (0u == pidata) ||
        (0u == length) ||
        (lock_page > PARAM_LOCK_PAGE_FLAG))
    {
        status =  NVM_INVALID_PARAMETER;
2000727a:	f04f 0307 	mov.w	r3, #7
2000727e:	75bb      	strb	r3, [r7, #22]
     */
    initial_nvm_config = SYSREG->ENVM_CR;
    SYSREG->ENVM_CR = (initial_nvm_config & NVM_FREQRNG_MASK) | NVM_FREQRNG_MAX;

    /* Check input parameters */
    if((start_addr >= (NVM_BASE_ADDRESS + NVM_TOP_OFFSET)) ||
20007280:	e0c1      	b.n	20007406 <NVM_write+0x202>

        /*
         * Prevent pages being locked for silicon versions which do not allow
         * locked pages to be unlocked.
         */
        device_version = SYSREG->DEVICE_VERSION;
20007282:	f248 0300 	movw	r3, #32768	; 0x8000
20007286:	f2c4 0303 	movt	r3, #16387	; 0x4003
2000728a:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
2000728e:	61fb      	str	r3, [r7, #28]
        if((0x0000F802u == device_version) || (0x0001F802u == device_version))
20007290:	69fa      	ldr	r2, [r7, #28]
20007292:	f64f 0302 	movw	r3, #63490	; 0xf802
20007296:	429a      	cmp	r2, r3
20007298:	d006      	beq.n	200072a8 <NVM_write+0xa4>
2000729a:	69fa      	ldr	r2, [r7, #28]
2000729c:	f64f 0302 	movw	r3, #63490	; 0xf802
200072a0:	f2c0 0301 	movt	r3, #1
200072a4:	429a      	cmp	r2, r3
200072a6:	d102      	bne.n	200072ae <NVM_write+0xaa>
        {
            lock_page = NVM_DO_NOT_LOCK_PAGE;
200072a8:	f04f 0300 	mov.w	r3, #0
200072ac:	603b      	str	r3, [r7, #0]
        }

        /* Ignore upper address bits to ignore remapping setting. */
        nvm_offset = start_addr & NVM_OFFSET_SIGNIFICANT_BITS;  
200072ae:	68fb      	ldr	r3, [r7, #12]
200072b0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
200072b4:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
200072b8:	61bb      	str	r3, [r7, #24]
        
        /* 
         * SAR 70908.
         * Check nvm offset is in protection or reserved area of eNVM
         */
        status = check_protection_reserved_nvm(nvm_offset, length);
200072ba:	69b8      	ldr	r0, [r7, #24]
200072bc:	6879      	ldr	r1, [r7, #4]
200072be:	f000 fb5b 	bl	20007978 <check_protection_reserved_nvm>
200072c2:	4603      	mov	r3, r0
200072c4:	75bb      	strb	r3, [r7, #22]

        if(NVM_SUCCESS == status)
200072c6:	7dbb      	ldrb	r3, [r7, #22]
200072c8:	2b00      	cmp	r3, #0
200072ca:	f040 809c 	bne.w	20007406 <NVM_write+0x202>
        {
            /* 
             * SAR 79545. 
             * If eNVM write or No R/W protected is enabled, then don't lock the page
             */
            if((g_do_not_lock_page == ON)  && (NVM_LOCK_PAGE == lock_page)) 
200072ce:	f64a 73f4 	movw	r3, #45044	; 0xaff4
200072d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200072d6:	781b      	ldrb	r3, [r3, #0]
200072d8:	2b01      	cmp	r3, #1
200072da:	d108      	bne.n	200072ee <NVM_write+0xea>
200072dc:	683b      	ldr	r3, [r7, #0]
200072de:	2b01      	cmp	r3, #1
200072e0:	d105      	bne.n	200072ee <NVM_write+0xea>
            {
                lock_page = NVM_DO_NOT_LOCK_PAGE;
200072e2:	f04f 0300 	mov.w	r3, #0
200072e6:	603b      	str	r3, [r7, #0]
                lock_status = NVM_PAGE_LOCK_WARNING;
200072e8:	f04f 0304 	mov.w	r3, #4
200072ec:	75fb      	strb	r3, [r7, #23]
            }
            
            device_version = device_version & 0xFFFFu;
200072ee:	69fb      	ldr	r3, [r7, #28]
200072f0:	ea4f 4303 	mov.w	r3, r3, lsl #16
200072f4:	ea4f 4313 	mov.w	r3, r3, lsr #16
200072f8:	61fb      	str	r3, [r7, #28]
            
            /* Don't lock pages of 090/150  device -eNVM1 memory */
            if((0xF807u == device_version) || (0xF806u == device_version))
200072fa:	69fa      	ldr	r2, [r7, #28]
200072fc:	f64f 0307 	movw	r3, #63495	; 0xf807
20007300:	429a      	cmp	r2, r3
20007302:	d004      	beq.n	2000730e <NVM_write+0x10a>
20007304:	69fa      	ldr	r2, [r7, #28]
20007306:	f64f 0306 	movw	r3, #63494	; 0xf806
2000730a:	429a      	cmp	r2, r3
2000730c:	d116      	bne.n	2000733c <NVM_write+0x138>
            {
                if(((nvm_offset >= NVM1_BOTTOM_OFFSET) || ((nvm_offset + length) > NVM1_BOTTOM_OFFSET))
2000730e:	69ba      	ldr	r2, [r7, #24]
20007310:	f64f 73ff 	movw	r3, #65535	; 0xffff
20007314:	f2c0 0303 	movt	r3, #3
20007318:	429a      	cmp	r2, r3
2000731a:	d805      	bhi.n	20007328 <NVM_write+0x124>
2000731c:	69ba      	ldr	r2, [r7, #24]
2000731e:	687b      	ldr	r3, [r7, #4]
20007320:	4413      	add	r3, r2
20007322:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
20007326:	d918      	bls.n	2000735a <NVM_write+0x156>
20007328:	683b      	ldr	r3, [r7, #0]
2000732a:	2b01      	cmp	r3, #1
2000732c:	d117      	bne.n	2000735e <NVM_write+0x15a>
                            && (NVM_LOCK_PAGE == lock_page)) 
                {
                    lock_page = NVM_DO_NOT_LOCK_PAGE;
2000732e:	f04f 0300 	mov.w	r3, #0
20007332:	603b      	str	r3, [r7, #0]
                    lock_status = NVM_PAGE_LOCK_WARNING;
20007334:	f04f 0304 	mov.w	r3, #4
20007338:	75fb      	strb	r3, [r7, #23]
            }
            
            device_version = device_version & 0xFFFFu;
            
            /* Don't lock pages of 090/150  device -eNVM1 memory */
            if((0xF807u == device_version) || (0xF806u == device_version))
2000733a:	e011      	b.n	20007360 <NVM_write+0x15c>
                    lock_page = NVM_DO_NOT_LOCK_PAGE;
                    lock_status = NVM_PAGE_LOCK_WARNING;
                }
            }
            /* Don't lock pages of 060 device */
            else if((0xF808u == device_version) && (NVM_LOCK_PAGE == lock_page)) 
2000733c:	69fa      	ldr	r2, [r7, #28]
2000733e:	f64f 0308 	movw	r3, #63496	; 0xf808
20007342:	429a      	cmp	r2, r3
20007344:	d10c      	bne.n	20007360 <NVM_write+0x15c>
20007346:	683b      	ldr	r3, [r7, #0]
20007348:	2b01      	cmp	r3, #1
2000734a:	d109      	bne.n	20007360 <NVM_write+0x15c>
            {
                lock_page = NVM_DO_NOT_LOCK_PAGE;
2000734c:	f04f 0300 	mov.w	r3, #0
20007350:	603b      	str	r3, [r7, #0]
                lock_status = NVM_PAGE_LOCK_WARNING;
20007352:	f04f 0304 	mov.w	r3, #4
20007356:	75fb      	strb	r3, [r7, #23]
20007358:	e002      	b.n	20007360 <NVM_write+0x15c>
            }
            
            device_version = device_version & 0xFFFFu;
            
            /* Don't lock pages of 090/150  device -eNVM1 memory */
            if((0xF807u == device_version) || (0xF806u == device_version))
2000735a:	bf00      	nop
2000735c:	e000      	b.n	20007360 <NVM_write+0x15c>
2000735e:	bf00      	nop
                lock_page = NVM_DO_NOT_LOCK_PAGE;
                lock_status = NVM_PAGE_LOCK_WARNING;
            }
            
            /* Gain exclusive access to eNVM controller */
            status = get_ctrl_access(nvm_offset, length);
20007360:	69b8      	ldr	r0, [r7, #24]
20007362:	6879      	ldr	r1, [r7, #4]
20007364:	f000 f8f0 	bl	20007548 <get_ctrl_access>
20007368:	4603      	mov	r3, r0
2000736a:	75bb      	strb	r3, [r7, #22]

            /* Write eNVM one page at a time. */
            if(NVM_SUCCESS == status)
2000736c:	7dbb      	ldrb	r3, [r7, #22]
2000736e:	2b00      	cmp	r3, #0
20007370:	d149      	bne.n	20007406 <NVM_write+0x202>
            {
                uint32_t remaining_length = length;
20007372:	687b      	ldr	r3, [r7, #4]
20007374:	627b      	str	r3, [r7, #36]	; 0x24
                uint32_t errors_and_warnings;
                
                while(remaining_length > 0u)
20007376:	e041      	b.n	200073fc <NVM_write+0x1f8>
                {
                    uint32_t length_written;
                    uint32_t nvm_hw_status = 0u;
20007378:	f04f 0300 	mov.w	r3, #0
2000737c:	613b      	str	r3, [r7, #16]

                    length_written = write_nvm(start_addr + (length - remaining_length),
2000737e:	687a      	ldr	r2, [r7, #4]
20007380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20007382:	ebc3 0202 	rsb	r2, r3, r2
20007386:	68fb      	ldr	r3, [r7, #12]
20007388:	441a      	add	r2, r3
                                                &pidata[length - remaining_length],
2000738a:	6879      	ldr	r1, [r7, #4]
2000738c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
2000738e:	ebc3 0101 	rsb	r1, r3, r1
                while(remaining_length > 0u)
                {
                    uint32_t length_written;
                    uint32_t nvm_hw_status = 0u;

                    length_written = write_nvm(start_addr + (length - remaining_length),
20007392:	68bb      	ldr	r3, [r7, #8]
20007394:	440b      	add	r3, r1
20007396:	f107 0110 	add.w	r1, r7, #16
2000739a:	9100      	str	r1, [sp, #0]
2000739c:	4610      	mov	r0, r2
2000739e:	4619      	mov	r1, r3
200073a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
200073a2:	683b      	ldr	r3, [r7, #0]
200073a4:	f000 f982 	bl	200076ac <write_nvm>
200073a8:	4603      	mov	r3, r0
200073aa:	62fb      	str	r3, [r7, #44]	; 0x2c
                                                remaining_length,
                                                lock_page,
                                                &nvm_hw_status);

                    /* Check for errors and warnings. */
                    errors_and_warnings = nvm_hw_status & (WRITE_ERROR_MASK | MSS_NVM_WRCNT_OVER);
200073ac:	693a      	ldr	r2, [r7, #16]
200073ae:	f240 033e 	movw	r3, #62	; 0x3e
200073b2:	f2c0 0304 	movt	r3, #4
200073b6:	ea02 0303 	and.w	r3, r2, r3
200073ba:	62bb      	str	r3, [r7, #40]	; 0x28
                    if(errors_and_warnings)
200073bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
200073be:	2b00      	cmp	r3, #0
200073c0:	d005      	beq.n	200073ce <NVM_write+0x1ca>
                        * Ensure that the status returned by the NVM_write()
                        * function is NVM_WRITE_THRESHOLD_WARNING if at least one
                        * of the written eNVM pages indicate a write over
                        * threshold condition.
                        */ 
                        status = get_error_code(nvm_hw_status);
200073c2:	693b      	ldr	r3, [r7, #16]
200073c4:	4618      	mov	r0, r3
200073c6:	f000 f839 	bl	2000743c <get_error_code>
200073ca:	4603      	mov	r3, r0
200073cc:	75bb      	strb	r3, [r7, #22]
                    }

                    if((NVM_SUCCESS == status) || (NVM_WRITE_THRESHOLD_WARNING == status ))
200073ce:	7dbb      	ldrb	r3, [r7, #22]
200073d0:	2b00      	cmp	r3, #0
200073d2:	d002      	beq.n	200073da <NVM_write+0x1d6>
200073d4:	7dbb      	ldrb	r3, [r7, #22]
200073d6:	2b05      	cmp	r3, #5
200073d8:	d10d      	bne.n	200073f6 <NVM_write+0x1f2>
                    {
                        if(remaining_length > length_written)
200073da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
200073dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
200073de:	429a      	cmp	r2, r3
200073e0:	d905      	bls.n	200073ee <NVM_write+0x1ea>
                        {
                            remaining_length -= length_written;
200073e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
200073e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
200073e6:	ebc3 0302 	rsb	r3, r3, r2
200073ea:	627b      	str	r3, [r7, #36]	; 0x24
                        * threshold condition.
                        */ 
                        status = get_error_code(nvm_hw_status);
                    }

                    if((NVM_SUCCESS == status) || (NVM_WRITE_THRESHOLD_WARNING == status ))
200073ec:	e006      	b.n	200073fc <NVM_write+0x1f8>
                        {
                            remaining_length -= length_written;
                        }
                        else
                        {
                            remaining_length = 0u;
200073ee:	f04f 0300 	mov.w	r3, #0
200073f2:	627b      	str	r3, [r7, #36]	; 0x24
                        * threshold condition.
                        */ 
                        status = get_error_code(nvm_hw_status);
                    }

                    if((NVM_SUCCESS == status) || (NVM_WRITE_THRESHOLD_WARNING == status ))
200073f4:	e002      	b.n	200073fc <NVM_write+0x1f8>
                            remaining_length = 0u;
                        }
                    }
                    else
                    {
                        remaining_length = 0u;
200073f6:	f04f 0300 	mov.w	r3, #0
200073fa:	627b      	str	r3, [r7, #36]	; 0x24
            if(NVM_SUCCESS == status)
            {
                uint32_t remaining_length = length;
                uint32_t errors_and_warnings;
                
                while(remaining_length > 0u)
200073fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200073fe:	2b00      	cmp	r3, #0
20007400:	d1ba      	bne.n	20007378 <NVM_write+0x174>
                    }

                }

                /* Release eNVM controllers so that other masters can gain access to it. */
                release_ctrl_access();
20007402:	f000 f8e1 	bl	200075c8 <release_ctrl_access>
            }
        }
    }

    g_do_not_lock_page = OFF;
20007406:	f64a 73f4 	movw	r3, #45044	; 0xaff4
2000740a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000740e:	f04f 0200 	mov.w	r2, #0
20007412:	701a      	strb	r2, [r3, #0]

    /* Restore back to original value. */
    SYSREG->ENVM_CR = initial_nvm_config;
20007414:	f248 0300 	movw	r3, #32768	; 0x8000
20007418:	f2c4 0303 	movt	r3, #16387	; 0x4003
2000741c:	6a3a      	ldr	r2, [r7, #32]
2000741e:	60da      	str	r2, [r3, #12]
    
    if((NVM_SUCCESS == status) && (NVM_PAGE_LOCK_WARNING == lock_status))
20007420:	7dbb      	ldrb	r3, [r7, #22]
20007422:	2b00      	cmp	r3, #0
20007424:	d104      	bne.n	20007430 <NVM_write+0x22c>
20007426:	7dfb      	ldrb	r3, [r7, #23]
20007428:	2b04      	cmp	r3, #4
2000742a:	d101      	bne.n	20007430 <NVM_write+0x22c>
    {
        status = lock_status;
2000742c:	7dfb      	ldrb	r3, [r7, #23]
2000742e:	75bb      	strb	r3, [r7, #22]
    }
    return status;
20007430:	7dbb      	ldrb	r3, [r7, #22]
}
20007432:	4618      	mov	r0, r3
20007434:	f107 0730 	add.w	r7, r7, #48	; 0x30
20007438:	46bd      	mov	sp, r7
2000743a:	bd80      	pop	{r7, pc}

2000743c <get_error_code>:
                 MSS_NVM_WRCNT_OVER | \
                 MSS_NVM_WR_DENIED)
  
 */
static nvm_status_t get_error_code(uint32_t nvm_hw_status)
{
2000743c:	b480      	push	{r7}
2000743e:	b085      	sub	sp, #20
20007440:	af00      	add	r7, sp, #0
20007442:	6078      	str	r0, [r7, #4]
    nvm_status_t status;
    
    if(nvm_hw_status & MSS_NVM_WR_DENIED)
20007444:	687b      	ldr	r3, [r7, #4]
20007446:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
2000744a:	2b00      	cmp	r3, #0
2000744c:	d003      	beq.n	20007456 <get_error_code+0x1a>
    {
        status = NVM_PROTECTION_ERROR;
2000744e:	f04f 0301 	mov.w	r3, #1
20007452:	73fb      	strb	r3, [r7, #15]
20007454:	e01d      	b.n	20007492 <get_error_code+0x56>
    }
    else if(nvm_hw_status & MSS_NVM_PEFAIL_LOCK)
20007456:	687b      	ldr	r3, [r7, #4]
20007458:	f003 0310 	and.w	r3, r3, #16
2000745c:	2b00      	cmp	r3, #0
2000745e:	d003      	beq.n	20007468 <get_error_code+0x2c>
    {
        status = NVM_PAGE_LOCK_ERROR;
20007460:	f04f 0303 	mov.w	r3, #3
20007464:	73fb      	strb	r3, [r7, #15]
20007466:	e014      	b.n	20007492 <get_error_code+0x56>
    }
    else if(nvm_hw_status & (MSS_NVM_VERIFY_FAIL |
20007468:	687b      	ldr	r3, [r7, #4]
2000746a:	f003 030e 	and.w	r3, r3, #14
2000746e:	2b00      	cmp	r3, #0
20007470:	d003      	beq.n	2000747a <get_error_code+0x3e>
            MSS_NVM_EVERIFY_FAIL | MSS_NVM_WVERIFY_FAIL))
    {
        status = NVM_VERIFY_FAILURE;
20007472:	f04f 0302 	mov.w	r3, #2
20007476:	73fb      	strb	r3, [r7, #15]
20007478:	e00b      	b.n	20007492 <get_error_code+0x56>
    }
    else if(nvm_hw_status & MSS_NVM_WRCNT_OVER)
2000747a:	687b      	ldr	r3, [r7, #4]
2000747c:	f003 0320 	and.w	r3, r3, #32
20007480:	2b00      	cmp	r3, #0
20007482:	d003      	beq.n	2000748c <get_error_code+0x50>
    {
        status = NVM_WRITE_THRESHOLD_WARNING;
20007484:	f04f 0305 	mov.w	r3, #5
20007488:	73fb      	strb	r3, [r7, #15]
2000748a:	e002      	b.n	20007492 <get_error_code+0x56>
    }
    else
    {
        status = NVM_SUCCESS;
2000748c:	f04f 0300 	mov.w	r3, #0
20007490:	73fb      	strb	r3, [r7, #15]
    }
    
    return status;
20007492:	7bfb      	ldrb	r3, [r7, #15]
}
20007494:	4618      	mov	r0, r3
20007496:	f107 0714 	add.w	r7, r7, #20
2000749a:	46bd      	mov	sp, r7
2000749c:	bc80      	pop	{r7}
2000749e:	4770      	bx	lr

200074a0 <request_nvm_access>:
#define CORTEX_M3_ACCESS_GRANTED    0x05u

static uint8_t g_envm_ctrl_locks = 0x00u;

static nvm_status_t request_nvm_access(uint32_t nvm_block_id)
{
200074a0:	b480      	push	{r7}
200074a2:	b087      	sub	sp, #28
200074a4:	af00      	add	r7, sp, #0
200074a6:	6078      	str	r0, [r7, #4]
    nvm_status_t status = NVM_SUCCESS;
200074a8:	f04f 0300 	mov.w	r3, #0
200074ac:	74fb      	strb	r3, [r7, #19]
    
    /*
     * Use the SystemCoreClock frequency to compute a delay counter value giving
     * us a delay in the 500ms range. This is a very approximate delay.
     */
    timeout_counter = SystemCoreClock / 16u;
200074ae:	f64a 738c 	movw	r3, #44940	; 0xaf8c
200074b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200074b6:	681b      	ldr	r3, [r3, #0]
200074b8:	ea4f 1313 	mov.w	r3, r3, lsr #4
200074bc:	60fb      	str	r3, [r7, #12]
    
    /*
     * Gain access to eNVM controller.
     */
    do {
        g_nvm[nvm_block_id]->REQ_ACCESS = REQUEST_NVM_ACCESS;
200074be:	687a      	ldr	r2, [r7, #4]
200074c0:	f64a 3384 	movw	r3, #43908	; 0xab84
200074c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200074c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
200074cc:	f04f 0201 	mov.w	r2, #1
200074d0:	f8c3 21fc 	str.w	r2, [r3, #508]	; 0x1fc
        access = g_nvm[nvm_block_id]->REQ_ACCESS;
200074d4:	687a      	ldr	r2, [r7, #4]
200074d6:	f64a 3384 	movw	r3, #43908	; 0xab84
200074da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200074de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
200074e2:	f8d3 31fc 	ldr.w	r3, [r3, #508]	; 0x1fc
200074e6:	617b      	str	r3, [r7, #20]
        if(access != CORTEX_M3_ACCESS_GRANTED)
200074e8:	697b      	ldr	r3, [r7, #20]
200074ea:	2b05      	cmp	r3, #5
200074ec:	d009      	beq.n	20007502 <request_nvm_access+0x62>
            /*
             * Time out if another AHB master locked access to eNVM to prevent
             * the Cortex-M3 from locking up on eNVM write if some other part
             * of the system fails from releasing the eNVM.
             */
            --timeout_counter;
200074ee:	68fb      	ldr	r3, [r7, #12]
200074f0:	f103 33ff 	add.w	r3, r3, #4294967295
200074f4:	60fb      	str	r3, [r7, #12]
            if(0u == timeout_counter)
200074f6:	68fb      	ldr	r3, [r7, #12]
200074f8:	2b00      	cmp	r3, #0
200074fa:	d102      	bne.n	20007502 <request_nvm_access+0x62>
            {
                status = NVM_IN_USE_BY_OTHER_MASTER;
200074fc:	f04f 0306 	mov.w	r3, #6
20007500:	74fb      	strb	r3, [r7, #19]
            }
        }
    } while((access != CORTEX_M3_ACCESS_GRANTED) && (NVM_SUCCESS == status));
20007502:	697b      	ldr	r3, [r7, #20]
20007504:	2b05      	cmp	r3, #5
20007506:	d002      	beq.n	2000750e <request_nvm_access+0x6e>
20007508:	7cfb      	ldrb	r3, [r7, #19]
2000750a:	2b00      	cmp	r3, #0
2000750c:	d0d7      	beq.n	200074be <request_nvm_access+0x1e>
    
    /*
     * Mark controller as locked if successful so that it will be unlocked by a
     * call to release_ctrl_access.
     */
    if(NVM_SUCCESS == status)
2000750e:	7cfb      	ldrb	r3, [r7, #19]
20007510:	2b00      	cmp	r3, #0
20007512:	d112      	bne.n	2000753a <request_nvm_access+0x9a>
    {
        g_envm_ctrl_locks |= (uint8_t)((uint32_t)0x01 << nvm_block_id);
20007514:	687b      	ldr	r3, [r7, #4]
20007516:	f04f 0201 	mov.w	r2, #1
2000751a:	fa02 f303 	lsl.w	r3, r2, r3
2000751e:	b2da      	uxtb	r2, r3
20007520:	f64a 73f5 	movw	r3, #45045	; 0xaff5
20007524:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007528:	781b      	ldrb	r3, [r3, #0]
2000752a:	ea42 0303 	orr.w	r3, r2, r3
2000752e:	b2da      	uxtb	r2, r3
20007530:	f64a 73f5 	movw	r3, #45045	; 0xaff5
20007534:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007538:	701a      	strb	r2, [r3, #0]
    }
    
    return status;
2000753a:	7cfb      	ldrb	r3, [r7, #19]
}
2000753c:	4618      	mov	r0, r3
2000753e:	f107 071c 	add.w	r7, r7, #28
20007542:	46bd      	mov	sp, r7
20007544:	bc80      	pop	{r7}
20007546:	4770      	bx	lr

20007548 <get_ctrl_access>:

/**************************************************************************//**
 * Get access to eNVM controller for eNVM0 and eNVM1
 */
static nvm_status_t get_ctrl_access(uint32_t nvm_offset, uint32_t length)
{
20007548:	b580      	push	{r7, lr}
2000754a:	b084      	sub	sp, #16
2000754c:	af00      	add	r7, sp, #0
2000754e:	6078      	str	r0, [r7, #4]
20007550:	6039      	str	r1, [r7, #0]
    nvm_status_t access_req_status;
    
    /*
     * Gain access to eNVM controller(s).
     */
    if(nvm_offset < NVM1_BOTTOM_OFFSET)
20007552:	687a      	ldr	r2, [r7, #4]
20007554:	f64f 73ff 	movw	r3, #65535	; 0xffff
20007558:	f2c0 0303 	movt	r3, #3
2000755c:	429a      	cmp	r2, r3
2000755e:	d821      	bhi.n	200075a4 <get_ctrl_access+0x5c>
    {
        access_req_status = request_nvm_access(NVM_BLOCK_0);
20007560:	f04f 0000 	mov.w	r0, #0
20007564:	f7ff ff9c 	bl	200074a0 <request_nvm_access>
20007568:	4603      	mov	r3, r0
2000756a:	72fb      	strb	r3, [r7, #11]
        if(NVM_SUCCESS == access_req_status)
2000756c:	7afb      	ldrb	r3, [r7, #11]
2000756e:	2b00      	cmp	r3, #0
20007570:	d11f      	bne.n	200075b2 <get_ctrl_access+0x6a>
        {
            uint32_t last_offset;
            last_offset = nvm_offset + (length - 0x1u);
20007572:	683a      	ldr	r2, [r7, #0]
20007574:	687b      	ldr	r3, [r7, #4]
20007576:	4413      	add	r3, r2
20007578:	f103 33ff 	add.w	r3, r3, #4294967295
2000757c:	60fb      	str	r3, [r7, #12]
            if(last_offset >= NVM1_BOTTOM_OFFSET)
2000757e:	68fa      	ldr	r2, [r7, #12]
20007580:	f64f 73ff 	movw	r3, #65535	; 0xffff
20007584:	f2c0 0303 	movt	r3, #3
20007588:	429a      	cmp	r2, r3
2000758a:	d914      	bls.n	200075b6 <get_ctrl_access+0x6e>
            {
                access_req_status = request_nvm_access(NVM_BLOCK_1);
2000758c:	f04f 0001 	mov.w	r0, #1
20007590:	f7ff ff86 	bl	200074a0 <request_nvm_access>
20007594:	4603      	mov	r3, r0
20007596:	72fb      	strb	r3, [r7, #11]
                if(NVM_IN_USE_BY_OTHER_MASTER == access_req_status)
20007598:	7afb      	ldrb	r3, [r7, #11]
2000759a:	2b06      	cmp	r3, #6
2000759c:	d10d      	bne.n	200075ba <get_ctrl_access+0x72>
                {
                    release_ctrl_access();
2000759e:	f000 f813 	bl	200075c8 <release_ctrl_access>
200075a2:	e00b      	b.n	200075bc <get_ctrl_access+0x74>
            }
        }
    }
    else
    {
        access_req_status = request_nvm_access(NVM_BLOCK_1);
200075a4:	f04f 0001 	mov.w	r0, #1
200075a8:	f7ff ff7a 	bl	200074a0 <request_nvm_access>
200075ac:	4603      	mov	r3, r0
200075ae:	72fb      	strb	r3, [r7, #11]
200075b0:	e004      	b.n	200075bc <get_ctrl_access+0x74>
            if(last_offset >= NVM1_BOTTOM_OFFSET)
            {
                access_req_status = request_nvm_access(NVM_BLOCK_1);
                if(NVM_IN_USE_BY_OTHER_MASTER == access_req_status)
                {
                    release_ctrl_access();
200075b2:	bf00      	nop
200075b4:	e002      	b.n	200075bc <get_ctrl_access+0x74>
200075b6:	bf00      	nop
200075b8:	e000      	b.n	200075bc <get_ctrl_access+0x74>
200075ba:	bf00      	nop
    else
    {
        access_req_status = request_nvm_access(NVM_BLOCK_1);
    }
    
    return access_req_status;
200075bc:	7afb      	ldrb	r3, [r7, #11]
}
200075be:	4618      	mov	r0, r3
200075c0:	f107 0710 	add.w	r7, r7, #16
200075c4:	46bd      	mov	sp, r7
200075c6:	bd80      	pop	{r7, pc}

200075c8 <release_ctrl_access>:
 */
#define NVM_BLOCK_0_LOCK_MASK   0x01u
#define NVM_BLOCK_1_LOCK_MASK   0x02u

static void release_ctrl_access(void)
{
200075c8:	b480      	push	{r7}
200075ca:	b083      	sub	sp, #12
200075cc:	af00      	add	r7, sp, #0
    uint8_t block_locked;
    
    block_locked = g_envm_ctrl_locks & NVM_BLOCK_0_LOCK_MASK;
200075ce:	f64a 73f5 	movw	r3, #45045	; 0xaff5
200075d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200075d6:	781b      	ldrb	r3, [r3, #0]
200075d8:	f003 0301 	and.w	r3, r3, #1
200075dc:	71fb      	strb	r3, [r7, #7]
    if(block_locked)
200075de:	79fb      	ldrb	r3, [r7, #7]
200075e0:	2b00      	cmp	r3, #0
200075e2:	d015      	beq.n	20007610 <release_ctrl_access+0x48>
    {
        g_nvm[NVM_BLOCK_0]->REQ_ACCESS = 0x00u;
200075e4:	f64a 3384 	movw	r3, #43908	; 0xab84
200075e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200075ec:	681b      	ldr	r3, [r3, #0]
200075ee:	f04f 0200 	mov.w	r2, #0
200075f2:	f8c3 21fc 	str.w	r2, [r3, #508]	; 0x1fc
        g_envm_ctrl_locks &= ~NVM_BLOCK_0_LOCK_MASK;
200075f6:	f64a 73f5 	movw	r3, #45045	; 0xaff5
200075fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200075fe:	781b      	ldrb	r3, [r3, #0]
20007600:	461a      	mov	r2, r3
20007602:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
20007606:	f64a 73f5 	movw	r3, #45045	; 0xaff5
2000760a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000760e:	701a      	strb	r2, [r3, #0]
    }
    
    block_locked = g_envm_ctrl_locks & NVM_BLOCK_1_LOCK_MASK;
20007610:	f64a 73f5 	movw	r3, #45045	; 0xaff5
20007614:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007618:	781b      	ldrb	r3, [r3, #0]
2000761a:	f003 0302 	and.w	r3, r3, #2
2000761e:	71fb      	strb	r3, [r7, #7]
    if(block_locked)
20007620:	79fb      	ldrb	r3, [r7, #7]
20007622:	2b00      	cmp	r3, #0
20007624:	d015      	beq.n	20007652 <release_ctrl_access+0x8a>
    {
        g_nvm[NVM_BLOCK_1]->REQ_ACCESS = 0x00u;
20007626:	f64a 3384 	movw	r3, #43908	; 0xab84
2000762a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000762e:	685b      	ldr	r3, [r3, #4]
20007630:	f04f 0200 	mov.w	r2, #0
20007634:	f8c3 21fc 	str.w	r2, [r3, #508]	; 0x1fc
        g_envm_ctrl_locks &= ~NVM_BLOCK_1_LOCK_MASK;
20007638:	f64a 73f5 	movw	r3, #45045	; 0xaff5
2000763c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007640:	781b      	ldrb	r3, [r3, #0]
20007642:	461a      	mov	r2, r3
20007644:	f002 02fd 	and.w	r2, r2, #253	; 0xfd
20007648:	f64a 73f5 	movw	r3, #45045	; 0xaff5
2000764c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007650:	701a      	strb	r2, [r3, #0]
    }
}
20007652:	f107 070c 	add.w	r7, r7, #12
20007656:	46bd      	mov	sp, r7
20007658:	bc80      	pop	{r7}
2000765a:	4770      	bx	lr

2000765c <wait_nvm_ready>:

/**************************************************************************//**
 * Wait for NVM to become ready from busy state
 */
static uint32_t wait_nvm_ready(uint32_t block) 
{
2000765c:	b480      	push	{r7}
2000765e:	b087      	sub	sp, #28
20007660:	af00      	add	r7, sp, #0
20007662:	6078      	str	r0, [r7, #4]
    /*
     * Wait for NVM to become ready.
     * We must ensure that we can read the ready bit set to 1 twice before we
     * can assume that the other status bits are valid. See SmartFusion2 errata.
     */
    for(inc = 0u; inc < 2u; ++inc)
20007664:	f04f 0300 	mov.w	r3, #0
20007668:	617b      	str	r3, [r7, #20]
2000766a:	e014      	b.n	20007696 <wait_nvm_ready+0x3a>
    {
        do {
            ctrl_status = g_nvm[block]->STATUS;
2000766c:	687a      	ldr	r2, [r7, #4]
2000766e:	f64a 3384 	movw	r3, #43908	; 0xab84
20007672:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007676:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
2000767a:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
2000767e:	60fb      	str	r3, [r7, #12]
            ctrl_ready = ctrl_status  & MSS_NVM_BUSY_B;
20007680:	68fb      	ldr	r3, [r7, #12]
20007682:	f003 0301 	and.w	r3, r3, #1
20007686:	613b      	str	r3, [r7, #16]
        } while(0u == ctrl_ready);
20007688:	693b      	ldr	r3, [r7, #16]
2000768a:	2b00      	cmp	r3, #0
2000768c:	d0ee      	beq.n	2000766c <wait_nvm_ready+0x10>
    /*
     * Wait for NVM to become ready.
     * We must ensure that we can read the ready bit set to 1 twice before we
     * can assume that the other status bits are valid. See SmartFusion2 errata.
     */
    for(inc = 0u; inc < 2u; ++inc)
2000768e:	697b      	ldr	r3, [r7, #20]
20007690:	f103 0301 	add.w	r3, r3, #1
20007694:	617b      	str	r3, [r7, #20]
20007696:	697b      	ldr	r3, [r7, #20]
20007698:	2b01      	cmp	r3, #1
2000769a:	d9e7      	bls.n	2000766c <wait_nvm_ready+0x10>
            ctrl_status = g_nvm[block]->STATUS;
            ctrl_ready = ctrl_status  & MSS_NVM_BUSY_B;
        } while(0u == ctrl_ready);
    }
    
    return ctrl_status;
2000769c:	68fb      	ldr	r3, [r7, #12]
}
2000769e:	4618      	mov	r0, r3
200076a0:	f107 071c 	add.w	r7, r7, #28
200076a4:	46bd      	mov	sp, r7
200076a6:	bc80      	pop	{r7}
200076a8:	4770      	bx	lr
200076aa:	bf00      	nop

200076ac <write_nvm>:
    const uint8_t * pidata,
    uint32_t  length,
    uint32_t  lock_page,
    uint32_t * p_status
)
{
200076ac:	b580      	push	{r7, lr}
200076ae:	b08a      	sub	sp, #40	; 0x28
200076b0:	af00      	add	r7, sp, #0
200076b2:	60f8      	str	r0, [r7, #12]
200076b4:	60b9      	str	r1, [r7, #8]
200076b6:	607a      	str	r2, [r7, #4]
200076b8:	603b      	str	r3, [r7, #0]
    uint32_t length_written;
    uint32_t offset;
   
    *p_status = 0u;
200076ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
200076bc:	f04f 0200 	mov.w	r2, #0
200076c0:	601a      	str	r2, [r3, #0]
    
    /* Ignore upper address bits to ignore remapping setting. */    
    offset = addr & NVM_OFFSET_SIGNIFICANT_BITS;
200076c2:	68fb      	ldr	r3, [r7, #12]
200076c4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
200076c8:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
200076cc:	61fb      	str	r3, [r7, #28]
    
    ASSERT(offset <= NVM1_TOP_OFFSET);
200076ce:	69fa      	ldr	r2, [r7, #28]
200076d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
200076d4:	f2c0 0307 	movt	r3, #7
200076d8:	429a      	cmp	r2, r3
200076da:	d900      	bls.n	200076de <write_nvm+0x32>
200076dc:	be00      	bkpt	0x0000
    
    /* Adjust length to fit within one page. */
    length_written = get_remaining_page_length(offset, length);
200076de:	69f8      	ldr	r0, [r7, #28]
200076e0:	6879      	ldr	r1, [r7, #4]
200076e2:	f000 f88f 	bl	20007804 <get_remaining_page_length>
200076e6:	4603      	mov	r3, r0
200076e8:	61bb      	str	r3, [r7, #24]
    
    if(offset <= NVM1_TOP_OFFSET)
200076ea:	69fa      	ldr	r2, [r7, #28]
200076ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
200076f0:	f2c0 0307 	movt	r3, #7
200076f4:	429a      	cmp	r2, r3
200076f6:	d87e      	bhi.n	200077f6 <write_nvm+0x14a>
    {
        uint32_t block;
        volatile uint32_t ctrl_status;
        uint32_t errors;
        
        if(offset < NVM1_BOTTOM_OFFSET)
200076f8:	69fa      	ldr	r2, [r7, #28]
200076fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
200076fe:	f2c0 0303 	movt	r3, #3
20007702:	429a      	cmp	r2, r3
20007704:	d803      	bhi.n	2000770e <write_nvm+0x62>
        {
            block = NVM_BLOCK_0;
20007706:	f04f 0300 	mov.w	r3, #0
2000770a:	623b      	str	r3, [r7, #32]
2000770c:	e006      	b.n	2000771c <write_nvm+0x70>
        }
        else
        {
            block = NVM_BLOCK_1;
2000770e:	f04f 0301 	mov.w	r3, #1
20007712:	623b      	str	r3, [r7, #32]
            offset = offset - NVM1_BOTTOM_OFFSET;
20007714:	69fb      	ldr	r3, [r7, #28]
20007716:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
2000771a:	61fb      	str	r3, [r7, #28]
        }
        
        if(g_nvm[block]->STATUS & MSS_NVM_WR_DENIED)
2000771c:	6a3a      	ldr	r2, [r7, #32]
2000771e:	f64a 3384 	movw	r3, #43908	; 0xab84
20007722:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007726:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
2000772a:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
2000772e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
20007732:	2b00      	cmp	r3, #0
20007734:	d013      	beq.n	2000775e <write_nvm+0xb2>
        {
            /* Clear the access denied flag */
            g_nvm[block]->CLRHINT |= ACCESS_DENIED_FLAG_CLEAR;
20007736:	6a3a      	ldr	r2, [r7, #32]
20007738:	f64a 3384 	movw	r3, #43908	; 0xab84
2000773c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007740:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
20007744:	6a39      	ldr	r1, [r7, #32]
20007746:	f64a 3384 	movw	r3, #43908	; 0xab84
2000774a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000774e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
20007752:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
20007756:	f043 0302 	orr.w	r3, r3, #2
2000775a:	f8c2 3158 	str.w	r3, [r2, #344]	; 0x158
        }

        fill_wd_buffer(pidata, length_written, block, offset);
2000775e:	68b8      	ldr	r0, [r7, #8]
20007760:	69b9      	ldr	r1, [r7, #24]
20007762:	6a3a      	ldr	r2, [r7, #32]
20007764:	69fb      	ldr	r3, [r7, #28]
20007766:	f000 f86f 	bl	20007848 <fill_wd_buffer>

        /* Set requested locking option. */
        g_nvm[block]->PAGE_LOCK = lock_page;
2000776a:	6a3a      	ldr	r2, [r7, #32]
2000776c:	f64a 3384 	movw	r3, #43908	; 0xab84
20007770:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007774:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20007778:	683a      	ldr	r2, [r7, #0]
2000777a:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
        
        /* Issue program command */
        g_nvm[block]->CMD = PROG_ADS | (offset & PAGE_ADDR_MASK);
2000777e:	6a3a      	ldr	r2, [r7, #32]
20007780:	f64a 3384 	movw	r3, #43908	; 0xab84
20007784:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007788:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
2000778c:	69fb      	ldr	r3, [r7, #28]
2000778e:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
20007792:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
20007796:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
2000779a:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
        
        /* Wait for NVM to become ready. */
        ctrl_status = wait_nvm_ready(block);
2000779e:	6a38      	ldr	r0, [r7, #32]
200077a0:	f7ff ff5c 	bl	2000765c <wait_nvm_ready>
200077a4:	4603      	mov	r3, r0
200077a6:	617b      	str	r3, [r7, #20]

        /* Check for errors. */
        errors = ctrl_status & WRITE_ERROR_MASK;
200077a8:	697a      	ldr	r2, [r7, #20]
200077aa:	f240 031e 	movw	r3, #30
200077ae:	f2c0 0304 	movt	r3, #4
200077b2:	ea02 0303 	and.w	r3, r2, r3
200077b6:	627b      	str	r3, [r7, #36]	; 0x24
        if(errors)
200077b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200077ba:	2b00      	cmp	r3, #0
200077bc:	d003      	beq.n	200077c6 <write_nvm+0x11a>
        {
            *p_status = ctrl_status;
200077be:	697a      	ldr	r2, [r7, #20]
200077c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
200077c2:	601a      	str	r2, [r3, #0]
200077c4:	e017      	b.n	200077f6 <write_nvm+0x14a>
        }
        else
        {
            /* Perform a verify. */
            g_nvm[block]->CMD = VERIFY_ADS | (offset & PAGE_ADDR_MASK);
200077c6:	6a3a      	ldr	r2, [r7, #32]
200077c8:	f64a 3384 	movw	r3, #43908	; 0xab84
200077cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200077d0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
200077d4:	69fb      	ldr	r3, [r7, #28]
200077d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
200077da:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
200077de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
200077e2:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
            /* Wait for NVM to become ready. */
            ctrl_status = wait_nvm_ready(block);
200077e6:	6a38      	ldr	r0, [r7, #32]
200077e8:	f7ff ff38 	bl	2000765c <wait_nvm_ready>
200077ec:	4603      	mov	r3, r0
200077ee:	617b      	str	r3, [r7, #20]

            *p_status = ctrl_status;
200077f0:	697a      	ldr	r2, [r7, #20]
200077f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
200077f4:	601a      	str	r2, [r3, #0]
        }
    }
    
    return length_written;
200077f6:	69bb      	ldr	r3, [r7, #24]
}
200077f8:	4618      	mov	r0, r3
200077fa:	f107 0728 	add.w	r7, r7, #40	; 0x28
200077fe:	46bd      	mov	sp, r7
20007800:	bd80      	pop	{r7, pc}
20007802:	bf00      	nop

20007804 <get_remaining_page_length>:
  indicates that the WD[] buffer will have to be seeded with the existing
  content of the eNVM before copying the data to program to eNVM into the WD[]
  buffer.
 */
static uint32_t get_remaining_page_length(uint32_t offset, uint32_t length)
{
20007804:	b480      	push	{r7}
20007806:	b085      	sub	sp, #20
20007808:	af00      	add	r7, sp, #0
2000780a:	6078      	str	r0, [r7, #4]
2000780c:	6039      	str	r1, [r7, #0]
    uint32_t start_page_plus_one;
    uint32_t last_page;
    
    start_page_plus_one = (offset / BYTES_PER_PAGE) + 1u;
2000780e:	687b      	ldr	r3, [r7, #4]
20007810:	ea4f 13d3 	mov.w	r3, r3, lsr #7
20007814:	f103 0301 	add.w	r3, r3, #1
20007818:	60bb      	str	r3, [r7, #8]
    last_page = (offset + length) / BYTES_PER_PAGE;
2000781a:	687a      	ldr	r2, [r7, #4]
2000781c:	683b      	ldr	r3, [r7, #0]
2000781e:	4413      	add	r3, r2
20007820:	ea4f 13d3 	mov.w	r3, r3, lsr #7
20007824:	60fb      	str	r3, [r7, #12]
    if(last_page >= start_page_plus_one)
20007826:	68fa      	ldr	r2, [r7, #12]
20007828:	68bb      	ldr	r3, [r7, #8]
2000782a:	429a      	cmp	r2, r3
2000782c:	d305      	bcc.n	2000783a <get_remaining_page_length+0x36>
    {
        length = BYTES_PER_PAGE - (offset % BYTES_PER_PAGE);
2000782e:	687b      	ldr	r3, [r7, #4]
20007830:	f003 037f 	and.w	r3, r3, #127	; 0x7f
20007834:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
20007838:	603b      	str	r3, [r7, #0]
    }
    
    return length;
2000783a:	683b      	ldr	r3, [r7, #0]
}
2000783c:	4618      	mov	r0, r3
2000783e:	f107 0714 	add.w	r7, r7, #20
20007842:	46bd      	mov	sp, r7
20007844:	bc80      	pop	{r7}
20007846:	4770      	bx	lr

20007848 <fill_wd_buffer>:
    const uint8_t * p_data,
    uint32_t  length,
    uint32_t block,
    uint32_t offset
)
{
20007848:	b480      	push	{r7}
2000784a:	b08b      	sub	sp, #44	; 0x2c
2000784c:	af00      	add	r7, sp, #0
2000784e:	60f8      	str	r0, [r7, #12]
20007850:	60b9      	str	r1, [r7, #8]
20007852:	607a      	str	r2, [r7, #4]
20007854:	603b      	str	r3, [r7, #0]
    uint32_t inc;
    uint32_t wd_offset;
    
    if(length != BYTES_PER_PAGE)
20007856:	68bb      	ldr	r3, [r7, #8]
20007858:	2b80      	cmp	r3, #128	; 0x80
2000785a:	d067      	beq.n	2000792c <fill_wd_buffer+0xe4>
        uint32_t first_non_written_word;
        /* 
         * Fill beginning of WD[] with current content of NVM page that must not
         * be overwritten.
         */
        p_nvm32 = (uint32_t *)((NVM_BASE_ADDRESS + offset + (block * NVM1_BOTTOM_OFFSET)) & PAGE_ADDR_MASK);
2000785c:	687b      	ldr	r3, [r7, #4]
2000785e:	ea4f 4283 	mov.w	r2, r3, lsl #18
20007862:	683b      	ldr	r3, [r7, #0]
20007864:	4413      	add	r3, r2
20007866:	f103 43c0 	add.w	r3, r3, #1610612736	; 0x60000000
2000786a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
2000786e:	61fb      	str	r3, [r7, #28]
        nb_non_written_words = (offset % BYTES_PER_PAGE) / NB_OF_BYTES_IN_A_WORD;
20007870:	683b      	ldr	r3, [r7, #0]
20007872:	f003 037f 	and.w	r3, r3, #127	; 0x7f
20007876:	ea4f 0393 	mov.w	r3, r3, lsr #2
2000787a:	623b      	str	r3, [r7, #32]
        if((offset % NB_OF_BYTES_IN_A_WORD) > 0u)
2000787c:	683b      	ldr	r3, [r7, #0]
2000787e:	f003 0303 	and.w	r3, r3, #3
20007882:	2b00      	cmp	r3, #0
20007884:	d003      	beq.n	2000788e <fill_wd_buffer+0x46>
        {
            ++nb_non_written_words;
20007886:	6a3b      	ldr	r3, [r7, #32]
20007888:	f103 0301 	add.w	r3, r3, #1
2000788c:	623b      	str	r3, [r7, #32]
        }
        for(inc = 0u; (inc < WD_WORD_SIZE) && (inc < nb_non_written_words); ++inc)
2000788e:	f04f 0300 	mov.w	r3, #0
20007892:	617b      	str	r3, [r7, #20]
20007894:	e015      	b.n	200078c2 <fill_wd_buffer+0x7a>
        {
            g_nvm32[block]->WD[inc] = p_nvm32[inc];
20007896:	687a      	ldr	r2, [r7, #4]
20007898:	f64a 338c 	movw	r3, #43916	; 0xab8c
2000789c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200078a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
200078a4:	697a      	ldr	r2, [r7, #20]
200078a6:	6979      	ldr	r1, [r7, #20]
200078a8:	ea4f 0081 	mov.w	r0, r1, lsl #2
200078ac:	69f9      	ldr	r1, [r7, #28]
200078ae:	4401      	add	r1, r0
200078b0:	6809      	ldr	r1, [r1, #0]
200078b2:	f102 0220 	add.w	r2, r2, #32
200078b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        nb_non_written_words = (offset % BYTES_PER_PAGE) / NB_OF_BYTES_IN_A_WORD;
        if((offset % NB_OF_BYTES_IN_A_WORD) > 0u)
        {
            ++nb_non_written_words;
        }
        for(inc = 0u; (inc < WD_WORD_SIZE) && (inc < nb_non_written_words); ++inc)
200078ba:	697b      	ldr	r3, [r7, #20]
200078bc:	f103 0301 	add.w	r3, r3, #1
200078c0:	617b      	str	r3, [r7, #20]
200078c2:	697b      	ldr	r3, [r7, #20]
200078c4:	2b1f      	cmp	r3, #31
200078c6:	d803      	bhi.n	200078d0 <fill_wd_buffer+0x88>
200078c8:	697a      	ldr	r2, [r7, #20]
200078ca:	6a3b      	ldr	r3, [r7, #32]
200078cc:	429a      	cmp	r2, r3
200078ce:	d3e2      	bcc.n	20007896 <fill_wd_buffer+0x4e>
        
        /*
         * Fill end of WD[] with current content of NVM page that must not be
         * overwritten.
         */
        first_non_written_word = ((offset + length) % BYTES_PER_PAGE) / NB_OF_BYTES_IN_A_WORD;
200078d0:	683a      	ldr	r2, [r7, #0]
200078d2:	68bb      	ldr	r3, [r7, #8]
200078d4:	4413      	add	r3, r2
200078d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
200078da:	ea4f 0393 	mov.w	r3, r3, lsr #2
200078de:	627b      	str	r3, [r7, #36]	; 0x24
        nb_non_written_words = (BYTES_PER_PAGE / NB_OF_BYTES_IN_A_WORD) - first_non_written_word;
200078e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200078e2:	f1c3 0320 	rsb	r3, r3, #32
200078e6:	623b      	str	r3, [r7, #32]
        
        for(inc = 0u; inc < nb_non_written_words; ++inc)
200078e8:	f04f 0300 	mov.w	r3, #0
200078ec:	617b      	str	r3, [r7, #20]
200078ee:	e019      	b.n	20007924 <fill_wd_buffer+0xdc>
        {
            g_nvm32[block]->WD[first_non_written_word + inc] = p_nvm32[first_non_written_word + inc];
200078f0:	687a      	ldr	r2, [r7, #4]
200078f2:	f64a 338c 	movw	r3, #43916	; 0xab8c
200078f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200078fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
200078fe:	6a79      	ldr	r1, [r7, #36]	; 0x24
20007900:	697a      	ldr	r2, [r7, #20]
20007902:	440a      	add	r2, r1
20007904:	6a78      	ldr	r0, [r7, #36]	; 0x24
20007906:	6979      	ldr	r1, [r7, #20]
20007908:	4401      	add	r1, r0
2000790a:	ea4f 0081 	mov.w	r0, r1, lsl #2
2000790e:	69f9      	ldr	r1, [r7, #28]
20007910:	4401      	add	r1, r0
20007912:	6809      	ldr	r1, [r1, #0]
20007914:	f102 0220 	add.w	r2, r2, #32
20007918:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
         * overwritten.
         */
        first_non_written_word = ((offset + length) % BYTES_PER_PAGE) / NB_OF_BYTES_IN_A_WORD;
        nb_non_written_words = (BYTES_PER_PAGE / NB_OF_BYTES_IN_A_WORD) - first_non_written_word;
        
        for(inc = 0u; inc < nb_non_written_words; ++inc)
2000791c:	697b      	ldr	r3, [r7, #20]
2000791e:	f103 0301 	add.w	r3, r3, #1
20007922:	617b      	str	r3, [r7, #20]
20007924:	697a      	ldr	r2, [r7, #20]
20007926:	6a3b      	ldr	r3, [r7, #32]
20007928:	429a      	cmp	r2, r3
2000792a:	d3e1      	bcc.n	200078f0 <fill_wd_buffer+0xa8>
    }
    
    /*
     * Fill WD[] with data requested to be written into NVM.
     */
    wd_offset = offset % BYTES_PER_PAGE;
2000792c:	683b      	ldr	r3, [r7, #0]
2000792e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
20007932:	61bb      	str	r3, [r7, #24]
    for(inc = 0u; inc < length; ++inc)
20007934:	f04f 0300 	mov.w	r3, #0
20007938:	617b      	str	r3, [r7, #20]
2000793a:	e014      	b.n	20007966 <fill_wd_buffer+0x11e>
    {
        g_nvm[block]->WD[wd_offset + inc] = p_data[inc];
2000793c:	687a      	ldr	r2, [r7, #4]
2000793e:	f64a 3384 	movw	r3, #43908	; 0xab84
20007942:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007946:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
2000794a:	69b9      	ldr	r1, [r7, #24]
2000794c:	697a      	ldr	r2, [r7, #20]
2000794e:	4411      	add	r1, r2
20007950:	68f8      	ldr	r0, [r7, #12]
20007952:	697a      	ldr	r2, [r7, #20]
20007954:	4402      	add	r2, r0
20007956:	7812      	ldrb	r2, [r2, #0]
20007958:	440b      	add	r3, r1
2000795a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    
    /*
     * Fill WD[] with data requested to be written into NVM.
     */
    wd_offset = offset % BYTES_PER_PAGE;
    for(inc = 0u; inc < length; ++inc)
2000795e:	697b      	ldr	r3, [r7, #20]
20007960:	f103 0301 	add.w	r3, r3, #1
20007964:	617b      	str	r3, [r7, #20]
20007966:	697a      	ldr	r2, [r7, #20]
20007968:	68bb      	ldr	r3, [r7, #8]
2000796a:	429a      	cmp	r2, r3
2000796c:	d3e6      	bcc.n	2000793c <fill_wd_buffer+0xf4>
    {
        g_nvm[block]->WD[wd_offset + inc] = p_data[inc];
    }
}
2000796e:	f107 072c 	add.w	r7, r7, #44	; 0x2c
20007972:	46bd      	mov	sp, r7
20007974:	bc80      	pop	{r7}
20007976:	4770      	bx	lr

20007978 <check_protection_reserved_nvm>:
 *  0x7C000 - 0x7CFFF - 4KB(32 pages) user lower1(bottom) protected area of eNVM1 memory.
 *  0x7B000 - 0x7BFFF - 4KB(32 pages) user upper1(top) protected area of eNVM1 memory.          
 *
 */
static nvm_status_t check_protection_reserved_nvm(uint32_t offset, uint32_t length)
{
20007978:	b580      	push	{r7, lr}
2000797a:	b08c      	sub	sp, #48	; 0x30
2000797c:	af00      	add	r7, sp, #0
2000797e:	6078      	str	r0, [r7, #4]
20007980:	6039      	str	r1, [r7, #0]
    uint32_t protection_user0;
    uint32_t protection_user1;
    uint32_t protection_user2;
    uint32_t protection_user3;
    uint32_t protection_flag;
    uint32_t length_minus_one = 0u;
20007982:	f04f 0300 	mov.w	r3, #0
20007986:	62bb      	str	r3, [r7, #40]	; 0x28
    nvm_status_t status = NVM_SUCCESS;
20007988:	f04f 0300 	mov.w	r3, #0
2000798c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    if(0u != length)
20007990:	683b      	ldr	r3, [r7, #0]
20007992:	2b00      	cmp	r3, #0
20007994:	d003      	beq.n	2000799e <check_protection_reserved_nvm+0x26>
    {
        length_minus_one = length - 1u;
20007996:	683b      	ldr	r3, [r7, #0]
20007998:	f103 33ff 	add.w	r3, r3, #4294967295
2000799c:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    device_version = (SYSREG->DEVICE_VERSION & 0xFFFFu);
2000799e:	f248 0300 	movw	r3, #32768	; 0x8000
200079a2:	f2c4 0303 	movt	r3, #16387	; 0x4003
200079a6:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
200079aa:	ea4f 4303 	mov.w	r3, r3, lsl #16
200079ae:	ea4f 4313 	mov.w	r3, r3, lsr #16
200079b2:	60fb      	str	r3, [r7, #12]
    
    protection_flag = PROTECTION_OFF;
200079b4:	f04f 0300 	mov.w	r3, #0
200079b8:	627b      	str	r3, [r7, #36]	; 0x24
    
    /* 005 device */
    if(0xF805u == device_version)
200079ba:	68fa      	ldr	r2, [r7, #12]
200079bc:	f64f 0305 	movw	r3, #63493	; 0xf805
200079c0:	429a      	cmp	r2, r3
200079c2:	f040 80a6 	bne.w	20007b12 <check_protection_reserved_nvm+0x19a>
    {
        /* Read eNVM user protect register for lower and upper area protection data */
        protection_data = (SYSREG->ENVM_PROTECT_USER & PROTECT_USER_MASK);
200079c6:	f248 0300 	movw	r3, #32768	; 0x8000
200079ca:	f2c4 0303 	movt	r3, #16387	; 0x4003
200079ce:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
200079d2:	f649 1399 	movw	r3, #39321	; 0x9999
200079d6:	f2c0 0300 	movt	r3, #0
200079da:	ea02 0303 	and.w	r3, r2, r3
200079de:	613b      	str	r3, [r7, #16]
        
        /* Check whether the eNVM0 lower or upper area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
200079e0:	693a      	ldr	r2, [r7, #16]
200079e2:	f649 1399 	movw	r3, #39321	; 0x9999
200079e6:	429a      	cmp	r2, r3
200079e8:	d054      	beq.n	20007a94 <check_protection_reserved_nvm+0x11c>
        {
            protection_user0 = (protection_data & 0x000Fu);
200079ea:	693b      	ldr	r3, [r7, #16]
200079ec:	f003 030f 	and.w	r3, r3, #15
200079f0:	617b      	str	r3, [r7, #20]
            protection_user1 = ((protection_data & 0x00F0u) >> 4u);
200079f2:	693b      	ldr	r3, [r7, #16]
200079f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
200079f8:	ea4f 1313 	mov.w	r3, r3, lsr #4
200079fc:	61bb      	str	r3, [r7, #24]
            /* 
             * SAR 79545. 
             * Check write or No read/write protection is enabled then don't lock pages
             * of that eNVM block
             */
            if((WRITE_ONLY == protection_user0) || (WRITE_ONLY == protection_user1) ||
200079fe:	697b      	ldr	r3, [r7, #20]
20007a00:	2b08      	cmp	r3, #8
20007a02:	d008      	beq.n	20007a16 <check_protection_reserved_nvm+0x9e>
20007a04:	69bb      	ldr	r3, [r7, #24]
20007a06:	2b08      	cmp	r3, #8
20007a08:	d005      	beq.n	20007a16 <check_protection_reserved_nvm+0x9e>
20007a0a:	697b      	ldr	r3, [r7, #20]
20007a0c:	2b00      	cmp	r3, #0
20007a0e:	d002      	beq.n	20007a16 <check_protection_reserved_nvm+0x9e>
20007a10:	69bb      	ldr	r3, [r7, #24]
20007a12:	2b00      	cmp	r3, #0
20007a14:	d106      	bne.n	20007a24 <check_protection_reserved_nvm+0xac>
               (NO_READ_WRITE == protection_user0) || (NO_READ_WRITE == protection_user1))
            {
                g_do_not_lock_page = ON;
20007a16:	f64a 73f4 	movw	r3, #45044	; 0xaff4
20007a1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007a1e:	f04f 0201 	mov.w	r2, #1
20007a22:	701a      	strb	r2, [r3, #0]
            
            /* 
             * SAR 70908.
             * Checking NVM0 lower protected area is Read or Write or 'No R/W' access
             */
            if(WRITE_ENABLED != protection_user0)
20007a24:	697b      	ldr	r3, [r7, #20]
20007a26:	2b09      	cmp	r3, #9
20007a28:	d00a      	beq.n	20007a40 <check_protection_reserved_nvm+0xc8>
            {
                /* Check the offset is in the range of lower protected memory area,
                 * if it is then the memory is protected.
                 */
                if(offset <= LOWER0_PROTECT_TOP_OFFSET)
20007a2a:	687a      	ldr	r2, [r7, #4]
20007a2c:	f640 73ff 	movw	r3, #4095	; 0xfff
20007a30:	429a      	cmp	r2, r3
20007a32:	d805      	bhi.n	20007a40 <check_protection_reserved_nvm+0xc8>
                {
                    protection_flag = protection_check(protection_user0, length);
20007a34:	6978      	ldr	r0, [r7, #20]
20007a36:	6839      	ldr	r1, [r7, #0]
20007a38:	f000 fade 	bl	20007ff8 <protection_check>
20007a3c:	4603      	mov	r3, r0
20007a3e:	627b      	str	r3, [r7, #36]	; 0x24
            
            /*
             * SAR 70908.
             * Checking NVM0 upper protected area is Read or Write or 'No R/W' access 
             */
            if((WRITE_ENABLED != protection_user1) && (OFF == protection_flag))
20007a40:	69bb      	ldr	r3, [r7, #24]
20007a42:	2b09      	cmp	r3, #9
20007a44:	d026      	beq.n	20007a94 <check_protection_reserved_nvm+0x11c>
20007a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20007a48:	2b00      	cmp	r3, #0
20007a4a:	d123      	bne.n	20007a94 <check_protection_reserved_nvm+0x11c>
            {
                /* Check the offset or (offset + length) is in the range of upper 
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= OO5_UPPER0_PROTECT_BOTTOM_OFFSET) && 
20007a4c:	687a      	ldr	r2, [r7, #4]
20007a4e:	f64e 73ff 	movw	r3, #61439	; 0xefff
20007a52:	f2c0 0301 	movt	r3, #1
20007a56:	429a      	cmp	r2, r3
20007a58:	d906      	bls.n	20007a68 <check_protection_reserved_nvm+0xf0>
20007a5a:	687a      	ldr	r2, [r7, #4]
20007a5c:	f64f 73ff 	movw	r3, #65535	; 0xffff
20007a60:	f2c0 0301 	movt	r3, #1
20007a64:	429a      	cmp	r2, r3
20007a66:	d90f      	bls.n	20007a88 <check_protection_reserved_nvm+0x110>
                    (offset <= OO5_UPPER0_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= OO5_UPPER0_PROTECT_BOTTOM_OFFSET) &&
20007a68:	687a      	ldr	r2, [r7, #4]
20007a6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
20007a6c:	441a      	add	r2, r3
            if((WRITE_ENABLED != protection_user1) && (OFF == protection_flag))
            {
                /* Check the offset or (offset + length) is in the range of upper 
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= OO5_UPPER0_PROTECT_BOTTOM_OFFSET) && 
20007a6e:	f64e 73ff 	movw	r3, #61439	; 0xefff
20007a72:	f2c0 0301 	movt	r3, #1
20007a76:	429a      	cmp	r2, r3
20007a78:	d90c      	bls.n	20007a94 <check_protection_reserved_nvm+0x11c>
20007a7a:	687a      	ldr	r2, [r7, #4]
20007a7c:	f64e 73ff 	movw	r3, #61439	; 0xefff
20007a80:	f2c0 0301 	movt	r3, #1
20007a84:	429a      	cmp	r2, r3
20007a86:	d805      	bhi.n	20007a94 <check_protection_reserved_nvm+0x11c>
                    (offset <= OO5_UPPER0_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= OO5_UPPER0_PROTECT_BOTTOM_OFFSET) &&
                    (offset < OO5_UPPER0_PROTECT_BOTTOM_OFFSET)))
                {
                    protection_flag = protection_check(protection_user1, length);
20007a88:	69b8      	ldr	r0, [r7, #24]
20007a8a:	6839      	ldr	r1, [r7, #0]
20007a8c:	f000 fab4 	bl	20007ff8 <protection_check>
20007a90:	4603      	mov	r3, r0
20007a92:	627b      	str	r3, [r7, #36]	; 0x24
                }
            }
        }
        
        /* Check the eNVM memory is protected or not */
        if(PROTECTION_ON == protection_flag)
20007a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20007a96:	2b01      	cmp	r3, #1
20007a98:	d104      	bne.n	20007aa4 <check_protection_reserved_nvm+0x12c>
        {
            /* Status is protection error if lower or upper area of eNVM is protected */
            status = NVM_PROTECTION_ERROR;
20007a9a:	f04f 0301 	mov.w	r3, #1
20007a9e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                else
                {
                    /* Status is success if the offset or (offset + length) is 
                     * in RW access of eNVM memory(not protected)
                     */
                    status = NVM_SUCCESS;
20007aa2:	e2a2      	b.n	20007fea <check_protection_reserved_nvm+0x672>
            status = NVM_PROTECTION_ERROR;
        }
        else
        {
            /* Check (offset + length) is out of eNVM memory */
            if((offset + length_minus_one) > OO5_UPPER0_PROTECT_TOP_OFFSET)
20007aa4:	687a      	ldr	r2, [r7, #4]
20007aa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
20007aa8:	441a      	add	r2, r3
20007aaa:	f64f 73ff 	movw	r3, #65535	; 0xffff
20007aae:	f2c0 0301 	movt	r3, #1
20007ab2:	429a      	cmp	r2, r3
20007ab4:	d904      	bls.n	20007ac0 <check_protection_reserved_nvm+0x148>
            {
                status = NVM_INVALID_PARAMETER;
20007ab6:	f04f 0307 	mov.w	r3, #7
20007aba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                else
                {
                    /* Status is success if the offset or (offset + length) is 
                     * in RW access of eNVM memory(not protected)
                     */
                    status = NVM_SUCCESS;
20007abe:	e294      	b.n	20007fea <check_protection_reserved_nvm+0x672>
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 16 pages reserved */
                if(((offset >= OO5_NVM_RSV_OFFSET) && (offset <= OO5_UPPER0_PROTECT_TOP_OFFSET)) ||
20007ac0:	687a      	ldr	r2, [r7, #4]
20007ac2:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
20007ac6:	f2c0 0301 	movt	r3, #1
20007aca:	429a      	cmp	r2, r3
20007acc:	d906      	bls.n	20007adc <check_protection_reserved_nvm+0x164>
20007ace:	687a      	ldr	r2, [r7, #4]
20007ad0:	f64f 73ff 	movw	r3, #65535	; 0xffff
20007ad4:	f2c0 0301 	movt	r3, #1
20007ad8:	429a      	cmp	r2, r3
20007ada:	d90f      	bls.n	20007afc <check_protection_reserved_nvm+0x184>
                    (((offset + length_minus_one) >= OO5_NVM_RSV_OFFSET) &&
20007adc:	687a      	ldr	r2, [r7, #4]
20007ade:	6abb      	ldr	r3, [r7, #40]	; 0x28
20007ae0:	441a      	add	r2, r3
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 16 pages reserved */
                if(((offset >= OO5_NVM_RSV_OFFSET) && (offset <= OO5_UPPER0_PROTECT_TOP_OFFSET)) ||
20007ae2:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
20007ae6:	f2c0 0301 	movt	r3, #1
20007aea:	429a      	cmp	r2, r3
20007aec:	d90c      	bls.n	20007b08 <check_protection_reserved_nvm+0x190>
20007aee:	687a      	ldr	r2, [r7, #4]
20007af0:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
20007af4:	f2c0 0301 	movt	r3, #1
20007af8:	429a      	cmp	r2, r3
20007afa:	d805      	bhi.n	20007b08 <check_protection_reserved_nvm+0x190>
                    /* 
                     * SAR 70908.
                     * Status is protection error if the offset or (offset + length) is 
                     * in reserved area of eNVM
                     */
                    status = NVM_PROTECTION_ERROR;
20007afc:	f04f 0301 	mov.w	r3, #1
20007b00:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 16 pages reserved */
                if(((offset >= OO5_NVM_RSV_OFFSET) && (offset <= OO5_UPPER0_PROTECT_TOP_OFFSET)) ||
20007b04:	bf00      	nop
20007b06:	e270      	b.n	20007fea <check_protection_reserved_nvm+0x672>
                else
                {
                    /* Status is success if the offset or (offset + length) is 
                     * in RW access of eNVM memory(not protected)
                     */
                    status = NVM_SUCCESS;
20007b08:	f04f 0300 	mov.w	r3, #0
20007b0c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
20007b10:	e26b      	b.n	20007fea <check_protection_reserved_nvm+0x672>
            }
        }
    }
    
    /* 010/025/050 device */
    else if((0xF802u == device_version) || (0xF803u == device_version) || (0xF804u == device_version))
20007b12:	68fa      	ldr	r2, [r7, #12]
20007b14:	f64f 0302 	movw	r3, #63490	; 0xf802
20007b18:	429a      	cmp	r2, r3
20007b1a:	d00a      	beq.n	20007b32 <check_protection_reserved_nvm+0x1ba>
20007b1c:	68fa      	ldr	r2, [r7, #12]
20007b1e:	f64f 0303 	movw	r3, #63491	; 0xf803
20007b22:	429a      	cmp	r2, r3
20007b24:	d005      	beq.n	20007b32 <check_protection_reserved_nvm+0x1ba>
20007b26:	68fa      	ldr	r2, [r7, #12]
20007b28:	f64f 0304 	movw	r3, #63492	; 0xf804
20007b2c:	429a      	cmp	r2, r3
20007b2e:	f040 80a6 	bne.w	20007c7e <check_protection_reserved_nvm+0x306>
    {    
        /* Read eNVM user protect register for lower and upper area protection data */
        protection_data = (SYSREG->ENVM_PROTECT_USER & PROTECT_USER_MASK);
20007b32:	f248 0300 	movw	r3, #32768	; 0x8000
20007b36:	f2c4 0303 	movt	r3, #16387	; 0x4003
20007b3a:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
20007b3e:	f649 1399 	movw	r3, #39321	; 0x9999
20007b42:	f2c0 0300 	movt	r3, #0
20007b46:	ea02 0303 	and.w	r3, r2, r3
20007b4a:	613b      	str	r3, [r7, #16]
        
        /* Check whether the eNVM0 lower or upper area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
20007b4c:	693a      	ldr	r2, [r7, #16]
20007b4e:	f649 1399 	movw	r3, #39321	; 0x9999
20007b52:	429a      	cmp	r2, r3
20007b54:	d054      	beq.n	20007c00 <check_protection_reserved_nvm+0x288>
        {
            protection_user0 = (protection_data & 0x000Fu);
20007b56:	693b      	ldr	r3, [r7, #16]
20007b58:	f003 030f 	and.w	r3, r3, #15
20007b5c:	617b      	str	r3, [r7, #20]
            protection_user1 = ((protection_data & 0x00F0u) >> 4u);
20007b5e:	693b      	ldr	r3, [r7, #16]
20007b60:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
20007b64:	ea4f 1313 	mov.w	r3, r3, lsr #4
20007b68:	61bb      	str	r3, [r7, #24]
            /* 
             * SAR 79545. 
             * Check write or No read/write protection is enabled then don't lock pages
             * of that eNVM block
             */
            if((WRITE_ONLY == protection_user0) || (WRITE_ONLY == protection_user1) ||
20007b6a:	697b      	ldr	r3, [r7, #20]
20007b6c:	2b08      	cmp	r3, #8
20007b6e:	d008      	beq.n	20007b82 <check_protection_reserved_nvm+0x20a>
20007b70:	69bb      	ldr	r3, [r7, #24]
20007b72:	2b08      	cmp	r3, #8
20007b74:	d005      	beq.n	20007b82 <check_protection_reserved_nvm+0x20a>
20007b76:	697b      	ldr	r3, [r7, #20]
20007b78:	2b00      	cmp	r3, #0
20007b7a:	d002      	beq.n	20007b82 <check_protection_reserved_nvm+0x20a>
20007b7c:	69bb      	ldr	r3, [r7, #24]
20007b7e:	2b00      	cmp	r3, #0
20007b80:	d106      	bne.n	20007b90 <check_protection_reserved_nvm+0x218>
               (NO_READ_WRITE == protection_user0) || (NO_READ_WRITE == protection_user1))
            {
                g_do_not_lock_page = ON;
20007b82:	f64a 73f4 	movw	r3, #45044	; 0xaff4
20007b86:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007b8a:	f04f 0201 	mov.w	r2, #1
20007b8e:	701a      	strb	r2, [r3, #0]
            
            /* 
             * SAR 70908.
             * Check NVM0 lower protected area is Read or Write or 'No R/W' access
             */
            if(WRITE_ENABLED != protection_user0)
20007b90:	697b      	ldr	r3, [r7, #20]
20007b92:	2b09      	cmp	r3, #9
20007b94:	d00a      	beq.n	20007bac <check_protection_reserved_nvm+0x234>
            {
                /* Check the offset is in the range of lower protected memory area,
                 * if it is then the memory is protected.
                 */
                if(offset <= LOWER0_PROTECT_TOP_OFFSET)
20007b96:	687a      	ldr	r2, [r7, #4]
20007b98:	f640 73ff 	movw	r3, #4095	; 0xfff
20007b9c:	429a      	cmp	r2, r3
20007b9e:	d805      	bhi.n	20007bac <check_protection_reserved_nvm+0x234>
                {
                    protection_flag = protection_check(protection_user0, length);
20007ba0:	6978      	ldr	r0, [r7, #20]
20007ba2:	6839      	ldr	r1, [r7, #0]
20007ba4:	f000 fa28 	bl	20007ff8 <protection_check>
20007ba8:	4603      	mov	r3, r0
20007baa:	627b      	str	r3, [r7, #36]	; 0x24
            
            /* 
             * SAR 70908.
             * Check NVM0 upper protected area is Read or Write or 'No R/W' access
             */
            if((WRITE_ENABLED != protection_user1) && (OFF == protection_flag))
20007bac:	69bb      	ldr	r3, [r7, #24]
20007bae:	2b09      	cmp	r3, #9
20007bb0:	d026      	beq.n	20007c00 <check_protection_reserved_nvm+0x288>
20007bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20007bb4:	2b00      	cmp	r3, #0
20007bb6:	d123      	bne.n	20007c00 <check_protection_reserved_nvm+0x288>
            {
                /* Check the offset or (offset + length) is in the range of upper 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= UPPER0_PROTECT_BOTTOM_OFFSET) &&
20007bb8:	687a      	ldr	r2, [r7, #4]
20007bba:	f64e 73ff 	movw	r3, #61439	; 0xefff
20007bbe:	f2c0 0303 	movt	r3, #3
20007bc2:	429a      	cmp	r2, r3
20007bc4:	d906      	bls.n	20007bd4 <check_protection_reserved_nvm+0x25c>
20007bc6:	687a      	ldr	r2, [r7, #4]
20007bc8:	f64f 73ff 	movw	r3, #65535	; 0xffff
20007bcc:	f2c0 0303 	movt	r3, #3
20007bd0:	429a      	cmp	r2, r3
20007bd2:	d90f      	bls.n	20007bf4 <check_protection_reserved_nvm+0x27c>
                    (offset <= UPPER0_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= UPPER0_PROTECT_BOTTOM_OFFSET) &&
20007bd4:	687a      	ldr	r2, [r7, #4]
20007bd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
20007bd8:	441a      	add	r2, r3
            if((WRITE_ENABLED != protection_user1) && (OFF == protection_flag))
            {
                /* Check the offset or (offset + length) is in the range of upper 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= UPPER0_PROTECT_BOTTOM_OFFSET) &&
20007bda:	f64e 73ff 	movw	r3, #61439	; 0xefff
20007bde:	f2c0 0303 	movt	r3, #3
20007be2:	429a      	cmp	r2, r3
20007be4:	d90c      	bls.n	20007c00 <check_protection_reserved_nvm+0x288>
20007be6:	687a      	ldr	r2, [r7, #4]
20007be8:	f64e 73ff 	movw	r3, #61439	; 0xefff
20007bec:	f2c0 0303 	movt	r3, #3
20007bf0:	429a      	cmp	r2, r3
20007bf2:	d805      	bhi.n	20007c00 <check_protection_reserved_nvm+0x288>
                    (offset <= UPPER0_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= UPPER0_PROTECT_BOTTOM_OFFSET) &&
                    (offset < UPPER0_PROTECT_BOTTOM_OFFSET)))
                {
                    protection_flag = protection_check(protection_user1, length);
20007bf4:	69b8      	ldr	r0, [r7, #24]
20007bf6:	6839      	ldr	r1, [r7, #0]
20007bf8:	f000 f9fe 	bl	20007ff8 <protection_check>
20007bfc:	4603      	mov	r3, r0
20007bfe:	627b      	str	r3, [r7, #36]	; 0x24
                }
            } 
        }
        
        /* Check eNVM lower or upper area of memory is protected or not */
        if(PROTECTION_ON == protection_flag)
20007c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20007c02:	2b01      	cmp	r3, #1
20007c04:	d104      	bne.n	20007c10 <check_protection_reserved_nvm+0x298>
        {
            /* Status is protection error if lower or upper area of eNVM is protected */
            status = NVM_PROTECTION_ERROR;
20007c06:	f04f 0301 	mov.w	r3, #1
20007c0a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            }
        }
    }
    
    /* 010/025/050 device */
    else if((0xF802u == device_version) || (0xF803u == device_version) || (0xF804u == device_version))
20007c0e:	e1ec      	b.n	20007fea <check_protection_reserved_nvm+0x672>
            status = NVM_PROTECTION_ERROR;
        }
        else
        {
             /* Check (offset + length) is out of eNVM memory */
            if((offset + length_minus_one) > UPPER0_PROTECT_TOP_OFFSET)
20007c10:	687a      	ldr	r2, [r7, #4]
20007c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
20007c14:	441a      	add	r2, r3
20007c16:	f64f 73ff 	movw	r3, #65535	; 0xffff
20007c1a:	f2c0 0303 	movt	r3, #3
20007c1e:	429a      	cmp	r2, r3
20007c20:	d904      	bls.n	20007c2c <check_protection_reserved_nvm+0x2b4>
            {
                status = NVM_INVALID_PARAMETER;
20007c22:	f04f 0307 	mov.w	r3, #7
20007c26:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            }
        }
    }
    
    /* 010/025/050 device */
    else if((0xF802u == device_version) || (0xF803u == device_version) || (0xF804u == device_version))
20007c2a:	e1de      	b.n	20007fea <check_protection_reserved_nvm+0x672>
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 16 pages reserved */
                if(((offset >= NVM0_RSV_OFFSET) && (offset <= UPPER0_PROTECT_TOP_OFFSET)) ||
20007c2c:	687a      	ldr	r2, [r7, #4]
20007c2e:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
20007c32:	f2c0 0303 	movt	r3, #3
20007c36:	429a      	cmp	r2, r3
20007c38:	d906      	bls.n	20007c48 <check_protection_reserved_nvm+0x2d0>
20007c3a:	687a      	ldr	r2, [r7, #4]
20007c3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
20007c40:	f2c0 0303 	movt	r3, #3
20007c44:	429a      	cmp	r2, r3
20007c46:	d90f      	bls.n	20007c68 <check_protection_reserved_nvm+0x2f0>
                    (((offset + length_minus_one) >= NVM0_RSV_OFFSET) && (offset < NVM0_RSV_OFFSET)))
20007c48:	687a      	ldr	r2, [r7, #4]
20007c4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
20007c4c:	441a      	add	r2, r3
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 16 pages reserved */
                if(((offset >= NVM0_RSV_OFFSET) && (offset <= UPPER0_PROTECT_TOP_OFFSET)) ||
20007c4e:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
20007c52:	f2c0 0303 	movt	r3, #3
20007c56:	429a      	cmp	r2, r3
20007c58:	d90c      	bls.n	20007c74 <check_protection_reserved_nvm+0x2fc>
20007c5a:	687a      	ldr	r2, [r7, #4]
20007c5c:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
20007c60:	f2c0 0303 	movt	r3, #3
20007c64:	429a      	cmp	r2, r3
20007c66:	d805      	bhi.n	20007c74 <check_protection_reserved_nvm+0x2fc>
                    /* 
                     * SAR 70908.
                     * Status is protection error if the offset or (offset + length) is 
                     * in reserved area of eNVM
                     */
                    status = NVM_PROTECTION_ERROR;
20007c68:	f04f 0301 	mov.w	r3, #1
20007c6c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 16 pages reserved */
                if(((offset >= NVM0_RSV_OFFSET) && (offset <= UPPER0_PROTECT_TOP_OFFSET)) ||
20007c70:	bf00      	nop
            }
        }
    }
    
    /* 010/025/050 device */
    else if((0xF802u == device_version) || (0xF803u == device_version) || (0xF804u == device_version))
20007c72:	e1ba      	b.n	20007fea <check_protection_reserved_nvm+0x672>
                else
                {
                    /* Status is success if offset or (offset + length) is 
                     * in RW access of eNVM memory(not protected)
                     */
                    status = NVM_SUCCESS;
20007c74:	f04f 0300 	mov.w	r3, #0
20007c78:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            }
        }
    }
    
    /* 010/025/050 device */
    else if((0xF802u == device_version) || (0xF803u == device_version) || (0xF804u == device_version))
20007c7c:	e1b5      	b.n	20007fea <check_protection_reserved_nvm+0x672>
            }
        }
    }
    
    /* 060 device */
    else if(0xF808u == device_version)
20007c7e:	68fa      	ldr	r2, [r7, #12]
20007c80:	f64f 0308 	movw	r3, #63496	; 0xf808
20007c84:	429a      	cmp	r2, r3
20007c86:	f040 809f 	bne.w	20007dc8 <check_protection_reserved_nvm+0x450>
    {
        /* Read eNVM user protect register for lower and upper area protection data */
        protection_data = (SYSREG->ENVM_PROTECT_USER & PROTECT_USER_MASK);
20007c8a:	f248 0300 	movw	r3, #32768	; 0x8000
20007c8e:	f2c4 0303 	movt	r3, #16387	; 0x4003
20007c92:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
20007c96:	f649 1399 	movw	r3, #39321	; 0x9999
20007c9a:	f2c0 0300 	movt	r3, #0
20007c9e:	ea02 0303 	and.w	r3, r2, r3
20007ca2:	613b      	str	r3, [r7, #16]
        
        /* Check whether the eNVM0 lower0/1 or upper0/1 area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
20007ca4:	693a      	ldr	r2, [r7, #16]
20007ca6:	f649 1399 	movw	r3, #39321	; 0x9999
20007caa:	429a      	cmp	r2, r3
20007cac:	d04d      	beq.n	20007d4a <check_protection_reserved_nvm+0x3d2>
        {
            protection_user0 = (protection_data & 0x000Fu);
20007cae:	693b      	ldr	r3, [r7, #16]
20007cb0:	f003 030f 	and.w	r3, r3, #15
20007cb4:	617b      	str	r3, [r7, #20]
            protection_user1 = ((protection_data & 0x00F0u) >> 4u);
20007cb6:	693b      	ldr	r3, [r7, #16]
20007cb8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
20007cbc:	ea4f 1313 	mov.w	r3, r3, lsr #4
20007cc0:	61bb      	str	r3, [r7, #24]
            protection_user2 = ((protection_data & 0x0F00u) >> 8u);
20007cc2:	693b      	ldr	r3, [r7, #16]
20007cc4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
20007cc8:	ea4f 2313 	mov.w	r3, r3, lsr #8
20007ccc:	61fb      	str	r3, [r7, #28]
            protection_user3 = ((protection_data & 0xF000u) >> 12u);
20007cce:	693b      	ldr	r3, [r7, #16]
20007cd0:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
20007cd4:	ea4f 3313 	mov.w	r3, r3, lsr #12
20007cd8:	623b      	str	r3, [r7, #32]
            
            /* 
             * SAR 70908.
             * Check NVM0 lower0 protected area is Read or Write or 'No R/W' access
             */
            if(WRITE_ENABLED != protection_user0) 
20007cda:	697b      	ldr	r3, [r7, #20]
20007cdc:	2b09      	cmp	r3, #9
20007cde:	d00a      	beq.n	20007cf6 <check_protection_reserved_nvm+0x37e>
            {
                /* Check the offset is in the range of lower protected memory area,
                 * if it is then the memory is protected.
                 */  
                if(offset <= LOWER0_PROTECT_TOP_OFFSET)
20007ce0:	687a      	ldr	r2, [r7, #4]
20007ce2:	f640 73ff 	movw	r3, #4095	; 0xfff
20007ce6:	429a      	cmp	r2, r3
20007ce8:	d805      	bhi.n	20007cf6 <check_protection_reserved_nvm+0x37e>
                {
                    protection_flag = protection_check(protection_user0, length);
20007cea:	6978      	ldr	r0, [r7, #20]
20007cec:	6839      	ldr	r1, [r7, #0]
20007cee:	f000 f983 	bl	20007ff8 <protection_check>
20007cf2:	4603      	mov	r3, r0
20007cf4:	627b      	str	r3, [r7, #36]	; 0x24
            
            /* 
             * SAR 70908.
             * Check NVM0 upper1 protected area is Read or Write or 'No R/W' access
             */
            if((WRITE_ENABLED != protection_user3) && (OFF == protection_flag))
20007cf6:	6a3b      	ldr	r3, [r7, #32]
20007cf8:	2b09      	cmp	r3, #9
20007cfa:	d026      	beq.n	20007d4a <check_protection_reserved_nvm+0x3d2>
20007cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20007cfe:	2b00      	cmp	r3, #0
20007d00:	d123      	bne.n	20007d4a <check_protection_reserved_nvm+0x3d2>
            {
                /* Check the offset or (offset + length) is in the range of upper1 
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= NVM0_UPPER1_PROTECT_BOTTOM_OFFSET) &&
20007d02:	687a      	ldr	r2, [r7, #4]
20007d04:	f64c 73ff 	movw	r3, #53247	; 0xcfff
20007d08:	f2c0 0303 	movt	r3, #3
20007d0c:	429a      	cmp	r2, r3
20007d0e:	d906      	bls.n	20007d1e <check_protection_reserved_nvm+0x3a6>
20007d10:	687a      	ldr	r2, [r7, #4]
20007d12:	f64d 73ff 	movw	r3, #57343	; 0xdfff
20007d16:	f2c0 0303 	movt	r3, #3
20007d1a:	429a      	cmp	r2, r3
20007d1c:	d90f      	bls.n	20007d3e <check_protection_reserved_nvm+0x3c6>
                    (offset <= NVM0_UPPER1_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= NVM0_UPPER1_PROTECT_BOTTOM_OFFSET) &&
20007d1e:	687a      	ldr	r2, [r7, #4]
20007d20:	6abb      	ldr	r3, [r7, #40]	; 0x28
20007d22:	441a      	add	r2, r3
            if((WRITE_ENABLED != protection_user3) && (OFF == protection_flag))
            {
                /* Check the offset or (offset + length) is in the range of upper1 
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= NVM0_UPPER1_PROTECT_BOTTOM_OFFSET) &&
20007d24:	f64c 73ff 	movw	r3, #53247	; 0xcfff
20007d28:	f2c0 0303 	movt	r3, #3
20007d2c:	429a      	cmp	r2, r3
20007d2e:	d90c      	bls.n	20007d4a <check_protection_reserved_nvm+0x3d2>
20007d30:	687a      	ldr	r2, [r7, #4]
20007d32:	f64c 73ff 	movw	r3, #53247	; 0xcfff
20007d36:	f2c0 0303 	movt	r3, #3
20007d3a:	429a      	cmp	r2, r3
20007d3c:	d805      	bhi.n	20007d4a <check_protection_reserved_nvm+0x3d2>
                    (offset <= NVM0_UPPER1_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= NVM0_UPPER1_PROTECT_BOTTOM_OFFSET) &&
                    (offset < NVM0_UPPER1_PROTECT_BOTTOM_OFFSET)))
                {
                    protection_flag = protection_check(protection_user3, length);
20007d3e:	6a38      	ldr	r0, [r7, #32]
20007d40:	6839      	ldr	r1, [r7, #0]
20007d42:	f000 f959 	bl	20007ff8 <protection_check>
20007d46:	4603      	mov	r3, r0
20007d48:	627b      	str	r3, [r7, #36]	; 0x24
        
        /* Check eNVM lower0 or upper1 memory is protected or not.
         * No protection check for  0x3F000 - 0x3FFFF and 0x3E000 - 0x3EFFF lower1/upper0 
         * protected area of eNVM0 memory because it's fall under eNVM reserved area    
         */
        if(PROTECTION_ON == protection_flag)
20007d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20007d4c:	2b01      	cmp	r3, #1
20007d4e:	d104      	bne.n	20007d5a <check_protection_reserved_nvm+0x3e2>
        {
            /* Status is protection error if lower0 or upper1 area of eNVM is protected */
            status = NVM_PROTECTION_ERROR;
20007d50:	f04f 0301 	mov.w	r3, #1
20007d54:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                     */
                    status = NVM_PROTECTION_ERROR;
                }
                else
                {
                    status = NVM_SUCCESS;
20007d58:	e147      	b.n	20007fea <check_protection_reserved_nvm+0x672>
            status = NVM_PROTECTION_ERROR;
        }
        else
        {
            /* Check (offset + length) is out of eNVM memory*/
            if((offset + length_minus_one) > UPPER0_PROTECT_TOP_OFFSET)
20007d5a:	687a      	ldr	r2, [r7, #4]
20007d5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
20007d5e:	441a      	add	r2, r3
20007d60:	f64f 73ff 	movw	r3, #65535	; 0xffff
20007d64:	f2c0 0303 	movt	r3, #3
20007d68:	429a      	cmp	r2, r3
20007d6a:	d904      	bls.n	20007d76 <check_protection_reserved_nvm+0x3fe>
            {
                status = NVM_INVALID_PARAMETER;
20007d6c:	f04f 0307 	mov.w	r3, #7
20007d70:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                     */
                    status = NVM_PROTECTION_ERROR;
                }
                else
                {
                    status = NVM_SUCCESS;
20007d74:	e139      	b.n	20007fea <check_protection_reserved_nvm+0x672>
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 64 pages reserved */
                if(((offset >= O60_NVM_RSV_OFFSET) && (offset <= UPPER0_PROTECT_TOP_OFFSET)) ||
20007d76:	687a      	ldr	r2, [r7, #4]
20007d78:	f64d 73ff 	movw	r3, #57343	; 0xdfff
20007d7c:	f2c0 0303 	movt	r3, #3
20007d80:	429a      	cmp	r2, r3
20007d82:	d906      	bls.n	20007d92 <check_protection_reserved_nvm+0x41a>
20007d84:	687a      	ldr	r2, [r7, #4]
20007d86:	f64f 73ff 	movw	r3, #65535	; 0xffff
20007d8a:	f2c0 0303 	movt	r3, #3
20007d8e:	429a      	cmp	r2, r3
20007d90:	d90f      	bls.n	20007db2 <check_protection_reserved_nvm+0x43a>
                    (((offset + length_minus_one) >= O60_NVM_RSV_OFFSET) &&
20007d92:	687a      	ldr	r2, [r7, #4]
20007d94:	6abb      	ldr	r3, [r7, #40]	; 0x28
20007d96:	441a      	add	r2, r3
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 64 pages reserved */
                if(((offset >= O60_NVM_RSV_OFFSET) && (offset <= UPPER0_PROTECT_TOP_OFFSET)) ||
20007d98:	f64d 73ff 	movw	r3, #57343	; 0xdfff
20007d9c:	f2c0 0303 	movt	r3, #3
20007da0:	429a      	cmp	r2, r3
20007da2:	d90c      	bls.n	20007dbe <check_protection_reserved_nvm+0x446>
20007da4:	687a      	ldr	r2, [r7, #4]
20007da6:	f64d 73ff 	movw	r3, #57343	; 0xdfff
20007daa:	f2c0 0303 	movt	r3, #3
20007dae:	429a      	cmp	r2, r3
20007db0:	d805      	bhi.n	20007dbe <check_protection_reserved_nvm+0x446>
                    /* 
                     * SAR 70908.
                     * Status is protection error if the offset or (offset + length) is 
                     * in reserved area of eNVM
                     */
                    status = NVM_PROTECTION_ERROR;
20007db2:	f04f 0301 	mov.w	r3, #1
20007db6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 64 pages reserved */
                if(((offset >= O60_NVM_RSV_OFFSET) && (offset <= UPPER0_PROTECT_TOP_OFFSET)) ||
20007dba:	bf00      	nop
20007dbc:	e115      	b.n	20007fea <check_protection_reserved_nvm+0x672>
                     */
                    status = NVM_PROTECTION_ERROR;
                }
                else
                {
                    status = NVM_SUCCESS;
20007dbe:	f04f 0300 	mov.w	r3, #0
20007dc2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
20007dc6:	e110      	b.n	20007fea <check_protection_reserved_nvm+0x672>
            }
        }    
    }
    
    /* 090/150 device */
    else if((0xF807u == device_version) || (0xF806u == device_version))
20007dc8:	68fa      	ldr	r2, [r7, #12]
20007dca:	f64f 0307 	movw	r3, #63495	; 0xf807
20007dce:	429a      	cmp	r2, r3
20007dd0:	d005      	beq.n	20007dde <check_protection_reserved_nvm+0x466>
20007dd2:	68fa      	ldr	r2, [r7, #12]
20007dd4:	f64f 0306 	movw	r3, #63494	; 0xf806
20007dd8:	429a      	cmp	r2, r3
20007dda:	f040 8106 	bne.w	20007fea <check_protection_reserved_nvm+0x672>
    {
        /* Read eNVM user protect register for lower and upper area protection data */
        protection_data = (SYSREG->ENVM_PROTECT_USER & PROTECT_USER_MASK);
20007dde:	f248 0300 	movw	r3, #32768	; 0x8000
20007de2:	f2c4 0303 	movt	r3, #16387	; 0x4003
20007de6:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
20007dea:	f649 1399 	movw	r3, #39321	; 0x9999
20007dee:	f2c0 0300 	movt	r3, #0
20007df2:	ea02 0303 	and.w	r3, r2, r3
20007df6:	613b      	str	r3, [r7, #16]
        
        /* Check whether the eNVM0 and eNVM1 lower or upper area is protected or not */
        if(PROTECT_USER_MASK != protection_data)
20007df8:	693a      	ldr	r2, [r7, #16]
20007dfa:	f649 1399 	movw	r3, #39321	; 0x9999
20007dfe:	429a      	cmp	r2, r3
20007e00:	f000 80b6 	beq.w	20007f70 <check_protection_reserved_nvm+0x5f8>
        {
            protection_user0 = (protection_data & 0x000Fu);
20007e04:	693b      	ldr	r3, [r7, #16]
20007e06:	f003 030f 	and.w	r3, r3, #15
20007e0a:	617b      	str	r3, [r7, #20]
            protection_user1 = ((protection_data & 0x00F0u) >> 4u);
20007e0c:	693b      	ldr	r3, [r7, #16]
20007e0e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
20007e12:	ea4f 1313 	mov.w	r3, r3, lsr #4
20007e16:	61bb      	str	r3, [r7, #24]
            protection_user2 = ((protection_data & 0x0F00u) >> 8u);
20007e18:	693b      	ldr	r3, [r7, #16]
20007e1a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
20007e1e:	ea4f 2313 	mov.w	r3, r3, lsr #8
20007e22:	61fb      	str	r3, [r7, #28]
            protection_user3 = ((protection_data & 0xF000u) >> 12u);
20007e24:	693b      	ldr	r3, [r7, #16]
20007e26:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
20007e2a:	ea4f 3313 	mov.w	r3, r3, lsr #12
20007e2e:	623b      	str	r3, [r7, #32]
            /* 
             * SAR 79545. 
             * Check write or No read/write protection is enabled then don't lock pages
             * of that eNVM block
             */
            if((WRITE_ONLY == protection_user0) || (NO_READ_WRITE == protection_user0))
20007e30:	697b      	ldr	r3, [r7, #20]
20007e32:	2b08      	cmp	r3, #8
20007e34:	d002      	beq.n	20007e3c <check_protection_reserved_nvm+0x4c4>
20007e36:	697b      	ldr	r3, [r7, #20]
20007e38:	2b00      	cmp	r3, #0
20007e3a:	d10d      	bne.n	20007e58 <check_protection_reserved_nvm+0x4e0>
            {
              if(offset < NVM1_BOTTOM_OFFSET)
20007e3c:	687a      	ldr	r2, [r7, #4]
20007e3e:	f64f 73ff 	movw	r3, #65535	; 0xffff
20007e42:	f2c0 0303 	movt	r3, #3
20007e46:	429a      	cmp	r2, r3
20007e48:	d806      	bhi.n	20007e58 <check_protection_reserved_nvm+0x4e0>
              {
                 g_do_not_lock_page = ON;
20007e4a:	f64a 73f4 	movw	r3, #45044	; 0xaff4
20007e4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007e52:	f04f 0201 	mov.w	r2, #1
20007e56:	701a      	strb	r2, [r3, #0]

            /* 
             * SAR 70908.
             * Check NVM0 lower0 protected area is Read or Write or 'No R/W' access
             */
            if(WRITE_ENABLED != protection_user0) 
20007e58:	697b      	ldr	r3, [r7, #20]
20007e5a:	2b09      	cmp	r3, #9
20007e5c:	d00a      	beq.n	20007e74 <check_protection_reserved_nvm+0x4fc>
            {
                /* Check the offset is in the range of lower0 protect memory area,
                 * if it is then the memory is protected.
                 */
                if(offset <= LOWER0_PROTECT_TOP_OFFSET)
20007e5e:	687a      	ldr	r2, [r7, #4]
20007e60:	f640 73ff 	movw	r3, #4095	; 0xfff
20007e64:	429a      	cmp	r2, r3
20007e66:	d805      	bhi.n	20007e74 <check_protection_reserved_nvm+0x4fc>
                {
                    protection_flag = protection_check(protection_user0, length);
20007e68:	6978      	ldr	r0, [r7, #20]
20007e6a:	6839      	ldr	r1, [r7, #0]
20007e6c:	f000 f8c4 	bl	20007ff8 <protection_check>
20007e70:	4603      	mov	r3, r0
20007e72:	627b      	str	r3, [r7, #36]	; 0x24
            }
            /* 
             * SAR 70908.
             * Check NVM1 upper1 protected area is Read or Write or 'No R/W' access
             */            
            if((WRITE_ENABLED != protection_user3) && (OFF == protection_flag))
20007e74:	6a3b      	ldr	r3, [r7, #32]
20007e76:	2b09      	cmp	r3, #9
20007e78:	d026      	beq.n	20007ec8 <check_protection_reserved_nvm+0x550>
20007e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20007e7c:	2b00      	cmp	r3, #0
20007e7e:	d123      	bne.n	20007ec8 <check_protection_reserved_nvm+0x550>
            {
                /* Check the offset or (offset + length)is in the range of upper1 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= UPPER1_PROTECT_BOTTOM_OFFSET) &&
20007e80:	687a      	ldr	r2, [r7, #4]
20007e82:	f64a 73ff 	movw	r3, #45055	; 0xafff
20007e86:	f2c0 0307 	movt	r3, #7
20007e8a:	429a      	cmp	r2, r3
20007e8c:	d906      	bls.n	20007e9c <check_protection_reserved_nvm+0x524>
20007e8e:	687a      	ldr	r2, [r7, #4]
20007e90:	f64b 73ff 	movw	r3, #49151	; 0xbfff
20007e94:	f2c0 0307 	movt	r3, #7
20007e98:	429a      	cmp	r2, r3
20007e9a:	d90f      	bls.n	20007ebc <check_protection_reserved_nvm+0x544>
                    (offset <= UPPER1_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= UPPER1_PROTECT_BOTTOM_OFFSET) &&
20007e9c:	687a      	ldr	r2, [r7, #4]
20007e9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
20007ea0:	441a      	add	r2, r3
            if((WRITE_ENABLED != protection_user3) && (OFF == protection_flag))
            {
                /* Check the offset or (offset + length)is in the range of upper1 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= UPPER1_PROTECT_BOTTOM_OFFSET) &&
20007ea2:	f64a 73ff 	movw	r3, #45055	; 0xafff
20007ea6:	f2c0 0307 	movt	r3, #7
20007eaa:	429a      	cmp	r2, r3
20007eac:	d90c      	bls.n	20007ec8 <check_protection_reserved_nvm+0x550>
20007eae:	687a      	ldr	r2, [r7, #4]
20007eb0:	f64a 73ff 	movw	r3, #45055	; 0xafff
20007eb4:	f2c0 0307 	movt	r3, #7
20007eb8:	429a      	cmp	r2, r3
20007eba:	d805      	bhi.n	20007ec8 <check_protection_reserved_nvm+0x550>
                    (offset <= UPPER1_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= UPPER1_PROTECT_BOTTOM_OFFSET) &&
                    (offset < UPPER1_PROTECT_BOTTOM_OFFSET)))
                {
                    protection_flag = protection_check(protection_user3, length);
20007ebc:	6a38      	ldr	r0, [r7, #32]
20007ebe:	6839      	ldr	r1, [r7, #0]
20007ec0:	f000 f89a 	bl	20007ff8 <protection_check>
20007ec4:	4603      	mov	r3, r0
20007ec6:	627b      	str	r3, [r7, #36]	; 0x24
            }
            /* 
             * SAR 70908.
             * Check NVM1 lower1 protected area is Read or Write or 'No R/W' access
             */
            if((WRITE_ENABLED != protection_user2) && (OFF == protection_flag))
20007ec8:	69fb      	ldr	r3, [r7, #28]
20007eca:	2b09      	cmp	r3, #9
20007ecc:	d026      	beq.n	20007f1c <check_protection_reserved_nvm+0x5a4>
20007ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20007ed0:	2b00      	cmp	r3, #0
20007ed2:	d123      	bne.n	20007f1c <check_protection_reserved_nvm+0x5a4>
            {
                /* Check the offset or (offset + length)is in the range of lower1 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= LOWER1_PROTECT_BOTTOM_OFFSET) &&
20007ed4:	687a      	ldr	r2, [r7, #4]
20007ed6:	f64b 73ff 	movw	r3, #49151	; 0xbfff
20007eda:	f2c0 0307 	movt	r3, #7
20007ede:	429a      	cmp	r2, r3
20007ee0:	d906      	bls.n	20007ef0 <check_protection_reserved_nvm+0x578>
20007ee2:	687a      	ldr	r2, [r7, #4]
20007ee4:	f64c 73ff 	movw	r3, #53247	; 0xcfff
20007ee8:	f2c0 0307 	movt	r3, #7
20007eec:	429a      	cmp	r2, r3
20007eee:	d90f      	bls.n	20007f10 <check_protection_reserved_nvm+0x598>
                    (offset <= LOWER1_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= LOWER1_PROTECT_BOTTOM_OFFSET) &&
20007ef0:	687a      	ldr	r2, [r7, #4]
20007ef2:	6abb      	ldr	r3, [r7, #40]	; 0x28
20007ef4:	441a      	add	r2, r3
            if((WRITE_ENABLED != protection_user2) && (OFF == protection_flag))
            {
                /* Check the offset or (offset + length)is in the range of lower1 
                 * protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= LOWER1_PROTECT_BOTTOM_OFFSET) &&
20007ef6:	f64b 73ff 	movw	r3, #49151	; 0xbfff
20007efa:	f2c0 0307 	movt	r3, #7
20007efe:	429a      	cmp	r2, r3
20007f00:	d90c      	bls.n	20007f1c <check_protection_reserved_nvm+0x5a4>
20007f02:	687a      	ldr	r2, [r7, #4]
20007f04:	f64b 73ff 	movw	r3, #49151	; 0xbfff
20007f08:	f2c0 0307 	movt	r3, #7
20007f0c:	429a      	cmp	r2, r3
20007f0e:	d805      	bhi.n	20007f1c <check_protection_reserved_nvm+0x5a4>
                    (offset <= LOWER1_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= LOWER1_PROTECT_BOTTOM_OFFSET) &&
                    (offset < LOWER1_PROTECT_BOTTOM_OFFSET)))
                {
                    protection_flag = protection_check(protection_user2, length);
20007f10:	69f8      	ldr	r0, [r7, #28]
20007f12:	6839      	ldr	r1, [r7, #0]
20007f14:	f000 f870 	bl	20007ff8 <protection_check>
20007f18:	4603      	mov	r3, r0
20007f1a:	627b      	str	r3, [r7, #36]	; 0x24
            }
            /* 
             * SAR 70908.
             * Check eNVM0 upper0 protected area(in eNVM1) is Read or Write or 'No R/W' access
             */
            if((WRITE_ENABLED != protection_user1) && (OFF == protection_flag))
20007f1c:	69bb      	ldr	r3, [r7, #24]
20007f1e:	2b09      	cmp	r3, #9
20007f20:	d026      	beq.n	20007f70 <check_protection_reserved_nvm+0x5f8>
20007f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20007f24:	2b00      	cmp	r3, #0
20007f26:	d123      	bne.n	20007f70 <check_protection_reserved_nvm+0x5f8>
            {
                /* Check the offset or (offset + length) is in the range of upper0
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= NVM0_UPPER0_PROTECT_BOTTOM_OFFSET) &&
20007f28:	687a      	ldr	r2, [r7, #4]
20007f2a:	f64c 73ff 	movw	r3, #53247	; 0xcfff
20007f2e:	f2c0 0307 	movt	r3, #7
20007f32:	429a      	cmp	r2, r3
20007f34:	d906      	bls.n	20007f44 <check_protection_reserved_nvm+0x5cc>
20007f36:	687a      	ldr	r2, [r7, #4]
20007f38:	f64d 73ff 	movw	r3, #57343	; 0xdfff
20007f3c:	f2c0 0307 	movt	r3, #7
20007f40:	429a      	cmp	r2, r3
20007f42:	d90f      	bls.n	20007f64 <check_protection_reserved_nvm+0x5ec>
                    (offset <= NVM0_UPPER0_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= NVM0_UPPER0_PROTECT_BOTTOM_OFFSET) &&
20007f44:	687a      	ldr	r2, [r7, #4]
20007f46:	6abb      	ldr	r3, [r7, #40]	; 0x28
20007f48:	441a      	add	r2, r3
            if((WRITE_ENABLED != protection_user1) && (OFF == protection_flag))
            {
                /* Check the offset or (offset + length) is in the range of upper0
                 *  protect memory area, if it is then the memory is protected.
                 */
                if(((offset >= NVM0_UPPER0_PROTECT_BOTTOM_OFFSET) &&
20007f4a:	f64c 73ff 	movw	r3, #53247	; 0xcfff
20007f4e:	f2c0 0307 	movt	r3, #7
20007f52:	429a      	cmp	r2, r3
20007f54:	d90c      	bls.n	20007f70 <check_protection_reserved_nvm+0x5f8>
20007f56:	687a      	ldr	r2, [r7, #4]
20007f58:	f64c 73ff 	movw	r3, #53247	; 0xcfff
20007f5c:	f2c0 0307 	movt	r3, #7
20007f60:	429a      	cmp	r2, r3
20007f62:	d805      	bhi.n	20007f70 <check_protection_reserved_nvm+0x5f8>
                    (offset <= NVM0_UPPER0_PROTECT_TOP_OFFSET)) ||
                    (((offset + length_minus_one) >= NVM0_UPPER0_PROTECT_BOTTOM_OFFSET) &&
                    (offset < NVM0_UPPER0_PROTECT_BOTTOM_OFFSET)))
                {
                    protection_flag = protection_check(protection_user1, length);
20007f64:	69b8      	ldr	r0, [r7, #24]
20007f66:	6839      	ldr	r1, [r7, #0]
20007f68:	f000 f846 	bl	20007ff8 <protection_check>
20007f6c:	4603      	mov	r3, r0
20007f6e:	627b      	str	r3, [r7, #36]	; 0x24
                }
            }
        }

        /* Check eNVM lower0/1 and upper0/1 memory is protected or not */
        if(PROTECTION_ON == protection_flag)
20007f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20007f72:	2b01      	cmp	r3, #1
20007f74:	d104      	bne.n	20007f80 <check_protection_reserved_nvm+0x608>
        {
           /* Status is protection error if lower or upper area of eNVM0 or 
            * eNVM1 is protected 
            */
            status = NVM_PROTECTION_ERROR;
20007f76:	f04f 0301 	mov.w	r3, #1
20007f7a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
20007f7e:	e034      	b.n	20007fea <check_protection_reserved_nvm+0x672>
        }
        else
        {
            /* Check (offset + length) is out of eNVM memory */
            if((offset + length_minus_one) > NVM1_TOP_OFFSET)
20007f80:	687a      	ldr	r2, [r7, #4]
20007f82:	6abb      	ldr	r3, [r7, #40]	; 0x28
20007f84:	441a      	add	r2, r3
20007f86:	f64f 73ff 	movw	r3, #65535	; 0xffff
20007f8a:	f2c0 0307 	movt	r3, #7
20007f8e:	429a      	cmp	r2, r3
20007f90:	d904      	bls.n	20007f9c <check_protection_reserved_nvm+0x624>
            {
                status = NVM_INVALID_PARAMETER;
20007f92:	f04f 0307 	mov.w	r3, #7
20007f96:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
20007f9a:	e026      	b.n	20007fea <check_protection_reserved_nvm+0x672>
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 64 pages reserved */
                if(((offset >= NVM1_RSV_OFFSET) && (offset <= NVM1_TOP_OFFSET)) ||
20007f9c:	687a      	ldr	r2, [r7, #4]
20007f9e:	f64d 73ff 	movw	r3, #57343	; 0xdfff
20007fa2:	f2c0 0307 	movt	r3, #7
20007fa6:	429a      	cmp	r2, r3
20007fa8:	d906      	bls.n	20007fb8 <check_protection_reserved_nvm+0x640>
20007faa:	687a      	ldr	r2, [r7, #4]
20007fac:	f64f 73ff 	movw	r3, #65535	; 0xffff
20007fb0:	f2c0 0307 	movt	r3, #7
20007fb4:	429a      	cmp	r2, r3
20007fb6:	d90f      	bls.n	20007fd8 <check_protection_reserved_nvm+0x660>
                    (((offset + length_minus_one) >= NVM1_RSV_OFFSET) &&
20007fb8:	687a      	ldr	r2, [r7, #4]
20007fba:	6abb      	ldr	r3, [r7, #40]	; 0x28
20007fbc:	441a      	add	r2, r3
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 64 pages reserved */
                if(((offset >= NVM1_RSV_OFFSET) && (offset <= NVM1_TOP_OFFSET)) ||
20007fbe:	f64d 73ff 	movw	r3, #57343	; 0xdfff
20007fc2:	f2c0 0307 	movt	r3, #7
20007fc6:	429a      	cmp	r2, r3
20007fc8:	d90b      	bls.n	20007fe2 <check_protection_reserved_nvm+0x66a>
20007fca:	687a      	ldr	r2, [r7, #4]
20007fcc:	f64d 73ff 	movw	r3, #57343	; 0xdfff
20007fd0:	f2c0 0307 	movt	r3, #7
20007fd4:	429a      	cmp	r2, r3
20007fd6:	d804      	bhi.n	20007fe2 <check_protection_reserved_nvm+0x66a>
                    /* 
                     * SAR 70908.
                     * Status is protection error if the offset or (offset + length) is 
                     * in reserved area of eNVM
                     */
                    status = NVM_PROTECTION_ERROR;
20007fd8:	f04f 0301 	mov.w	r3, #1
20007fdc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                status = NVM_INVALID_PARAMETER;
            }
            else
            {
                /* Check the offset is in eNVM reserved memory area - 64 pages reserved */
                if(((offset >= NVM1_RSV_OFFSET) && (offset <= NVM1_TOP_OFFSET)) ||
20007fe0:	e003      	b.n	20007fea <check_protection_reserved_nvm+0x672>
                else
                {
                    /* Status is success if offset or (offset + length) is 
                     * in RW access of eNVM memory
                     */
                    status = NVM_SUCCESS;
20007fe2:	f04f 0300 	mov.w	r3, #0
20007fe6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                }
            }
        }
    }
    return status;
20007fea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
20007fee:	4618      	mov	r0, r3
20007ff0:	f107 0730 	add.w	r7, r7, #48	; 0x30
20007ff4:	46bd      	mov	sp, r7
20007ff6:	bd80      	pop	{r7, pc}

20007ff8 <protection_check>:
 *
 * if the eNVM0 or eNVM1 lower/upper protected area with W-Only or No_RW
 * access then return with protection on
 */
static uint32_t protection_check(uint32_t protect_user, uint32_t length)
{    
20007ff8:	b480      	push	{r7}
20007ffa:	b085      	sub	sp, #20
20007ffc:	af00      	add	r7, sp, #0
20007ffe:	6078      	str	r0, [r7, #4]
20008000:	6039      	str	r1, [r7, #0]
    uint32_t protect_flag;
    
    /* Check Read Only access for page write count */
    if((READ_ONLY == protect_user) && (0x0u == length))
20008002:	687b      	ldr	r3, [r7, #4]
20008004:	2b01      	cmp	r3, #1
20008006:	d106      	bne.n	20008016 <protection_check+0x1e>
20008008:	683b      	ldr	r3, [r7, #0]
2000800a:	2b00      	cmp	r3, #0
2000800c:	d103      	bne.n	20008016 <protection_check+0x1e>
    {
        protect_flag = PROTECTION_OFF;
2000800e:	f04f 0300 	mov.w	r3, #0
20008012:	60fb      	str	r3, [r7, #12]
static uint32_t protection_check(uint32_t protect_user, uint32_t length)
{    
    uint32_t protect_flag;
    
    /* Check Read Only access for page write count */
    if((READ_ONLY == protect_user) && (0x0u == length))
20008014:	e002      	b.n	2000801c <protection_check+0x24>
    {
        protect_flag = PROTECTION_OFF;
    }
    else
    {
        protect_flag = PROTECTION_ON;
20008016:	f04f 0301 	mov.w	r3, #1
2000801a:	60fb      	str	r3, [r7, #12]
    }
    return protect_flag;
2000801c:	68fb      	ldr	r3, [r7, #12]
}
2000801e:	4618      	mov	r0, r3
20008020:	f107 0714 	add.w	r7, r7, #20
20008024:	46bd      	mov	sp, r7
20008026:	bc80      	pop	{r7}
20008028:	4770      	bx	lr
2000802a:	bf00      	nop

2000802c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
2000802c:	b480      	push	{r7}
2000802e:	b083      	sub	sp, #12
20008030:	af00      	add	r7, sp, #0
20008032:	4603      	mov	r3, r0
20008034:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20008036:	f24e 1300 	movw	r3, #57600	; 0xe100
2000803a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000803e:	f997 2007 	ldrsb.w	r2, [r7, #7]
20008042:	ea4f 1252 	mov.w	r2, r2, lsr #5
20008046:	79f9      	ldrb	r1, [r7, #7]
20008048:	f001 011f 	and.w	r1, r1, #31
2000804c:	f04f 0001 	mov.w	r0, #1
20008050:	fa00 f101 	lsl.w	r1, r0, r1
20008054:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20008058:	f107 070c 	add.w	r7, r7, #12
2000805c:	46bd      	mov	sp, r7
2000805e:	bc80      	pop	{r7}
20008060:	4770      	bx	lr
20008062:	bf00      	nop

20008064 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20008064:	b480      	push	{r7}
20008066:	b083      	sub	sp, #12
20008068:	af00      	add	r7, sp, #0
2000806a:	4603      	mov	r3, r0
2000806c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
2000806e:	f24e 1300 	movw	r3, #57600	; 0xe100
20008072:	f2ce 0300 	movt	r3, #57344	; 0xe000
20008076:	f997 2007 	ldrsb.w	r2, [r7, #7]
2000807a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000807e:	79f9      	ldrb	r1, [r7, #7]
20008080:	f001 011f 	and.w	r1, r1, #31
20008084:	f04f 0001 	mov.w	r0, #1
20008088:	fa00 f101 	lsl.w	r1, r0, r1
2000808c:	f102 0220 	add.w	r2, r2, #32
20008090:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20008094:	f107 070c 	add.w	r7, r7, #12
20008098:	46bd      	mov	sp, r7
2000809a:	bc80      	pop	{r7}
2000809c:	4770      	bx	lr
2000809e:	bf00      	nop

200080a0 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200080a0:	b480      	push	{r7}
200080a2:	b083      	sub	sp, #12
200080a4:	af00      	add	r7, sp, #0
200080a6:	4603      	mov	r3, r0
200080a8:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200080aa:	f24e 1300 	movw	r3, #57600	; 0xe100
200080ae:	f2ce 0300 	movt	r3, #57344	; 0xe000
200080b2:	f997 2007 	ldrsb.w	r2, [r7, #7]
200080b6:	ea4f 1252 	mov.w	r2, r2, lsr #5
200080ba:	79f9      	ldrb	r1, [r7, #7]
200080bc:	f001 011f 	and.w	r1, r1, #31
200080c0:	f04f 0001 	mov.w	r0, #1
200080c4:	fa00 f101 	lsl.w	r1, r0, r1
200080c8:	f102 0260 	add.w	r2, r2, #96	; 0x60
200080cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200080d0:	f107 070c 	add.w	r7, r7, #12
200080d4:	46bd      	mov	sp, r7
200080d6:	bc80      	pop	{r7}
200080d8:	4770      	bx	lr
200080da:	bf00      	nop

200080dc <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
200080dc:	b580      	push	{r7, lr}
200080de:	b082      	sub	sp, #8
200080e0:	af00      	add	r7, sp, #0
    uint32_t inc;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
200080e2:	f248 0300 	movw	r3, #32768	; 0x8000
200080e6:	f2c4 0303 	movt	r3, #16387	; 0x4003
200080ea:	f248 0200 	movw	r2, #32768	; 0x8000
200080ee:	f2c4 0203 	movt	r2, #16387	; 0x4003
200080f2:	6c92      	ldr	r2, [r2, #72]	; 0x48
200080f4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
200080f8:	649a      	str	r2, [r3, #72]	; 0x48
    SYSREG->SOFT_RST_CR |= (SYSREG_GPIO_7_0_SOFTRESET_MASK |
200080fa:	f248 0300 	movw	r3, #32768	; 0x8000
200080fe:	f2c4 0303 	movt	r3, #16387	; 0x4003
20008102:	f248 0200 	movw	r2, #32768	; 0x8000
20008106:	f2c4 0203 	movt	r2, #16387	; 0x4003
2000810a:	6c92      	ldr	r2, [r2, #72]	; 0x48
2000810c:	f042 72f0 	orr.w	r2, r2, #31457280	; 0x1e00000
20008110:	649a      	str	r2, [r3, #72]	; 0x48
                            SYSREG_GPIO_15_8_SOFTRESET_MASK |
                            SYSREG_GPIO_23_16_SOFTRESET_MASK |
                            SYSREG_GPIO_31_24_SOFTRESET_MASK);
                            
    /* Clear any previously pended MSS GPIO interrupt */
    for(inc = 0U; inc < NB_OF_GPIO; ++inc)
20008112:	f04f 0300 	mov.w	r3, #0
20008116:	607b      	str	r3, [r7, #4]
20008118:	e017      	b.n	2000814a <MSS_GPIO_init+0x6e>
    {
        NVIC_DisableIRQ(g_gpio_irqn_lut[inc]);
2000811a:	687a      	ldr	r2, [r7, #4]
2000811c:	f64a 4314 	movw	r3, #44052	; 0xac14
20008120:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008124:	5c9b      	ldrb	r3, [r3, r2]
20008126:	b25b      	sxtb	r3, r3
20008128:	4618      	mov	r0, r3
2000812a:	f7ff ff9b 	bl	20008064 <NVIC_DisableIRQ>
        NVIC_ClearPendingIRQ(g_gpio_irqn_lut[inc]);
2000812e:	687a      	ldr	r2, [r7, #4]
20008130:	f64a 4314 	movw	r3, #44052	; 0xac14
20008134:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008138:	5c9b      	ldrb	r3, [r3, r2]
2000813a:	b25b      	sxtb	r3, r3
2000813c:	4618      	mov	r0, r3
2000813e:	f7ff ffaf 	bl	200080a0 <NVIC_ClearPendingIRQ>
                            SYSREG_GPIO_15_8_SOFTRESET_MASK |
                            SYSREG_GPIO_23_16_SOFTRESET_MASK |
                            SYSREG_GPIO_31_24_SOFTRESET_MASK);
                            
    /* Clear any previously pended MSS GPIO interrupt */
    for(inc = 0U; inc < NB_OF_GPIO; ++inc)
20008142:	687b      	ldr	r3, [r7, #4]
20008144:	f103 0301 	add.w	r3, r3, #1
20008148:	607b      	str	r3, [r7, #4]
2000814a:	687b      	ldr	r3, [r7, #4]
2000814c:	2b1f      	cmp	r3, #31
2000814e:	d9e4      	bls.n	2000811a <MSS_GPIO_init+0x3e>
    {
        NVIC_DisableIRQ(g_gpio_irqn_lut[inc]);
        NVIC_ClearPendingIRQ(g_gpio_irqn_lut[inc]);
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~(SYSREG_GPIO_7_0_SOFTRESET_MASK |
20008150:	f248 0300 	movw	r3, #32768	; 0x8000
20008154:	f2c4 0303 	movt	r3, #16387	; 0x4003
20008158:	f248 0200 	movw	r2, #32768	; 0x8000
2000815c:	f2c4 0203 	movt	r2, #16387	; 0x4003
20008160:	6c92      	ldr	r2, [r2, #72]	; 0x48
20008162:	f022 72f0 	bic.w	r2, r2, #31457280	; 0x1e00000
20008166:	649a      	str	r2, [r3, #72]	; 0x48
                             SYSREG_GPIO_15_8_SOFTRESET_MASK |
                             SYSREG_GPIO_23_16_SOFTRESET_MASK |
                             SYSREG_GPIO_31_24_SOFTRESET_MASK);
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
20008168:	f248 0300 	movw	r3, #32768	; 0x8000
2000816c:	f2c4 0303 	movt	r3, #16387	; 0x4003
20008170:	f248 0200 	movw	r2, #32768	; 0x8000
20008174:	f2c4 0203 	movt	r2, #16387	; 0x4003
20008178:	6c92      	ldr	r2, [r2, #72]	; 0x48
2000817a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
2000817e:	649a      	str	r2, [r3, #72]	; 0x48
}
20008180:	f107 0708 	add.w	r7, r7, #8
20008184:	46bd      	mov	sp, r7
20008186:	bd80      	pop	{r7, pc}

20008188 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
20008188:	b480      	push	{r7}
2000818a:	b085      	sub	sp, #20
2000818c:	af00      	add	r7, sp, #0
2000818e:	4603      	mov	r3, r0
20008190:	6039      	str	r1, [r7, #0]
20008192:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
20008194:	79fb      	ldrb	r3, [r7, #7]
20008196:	60fb      	str	r3, [r7, #12]
    
    ASSERT(gpio_idx < NB_OF_GPIO);
20008198:	68fb      	ldr	r3, [r7, #12]
2000819a:	2b1f      	cmp	r3, #31
2000819c:	d900      	bls.n	200081a0 <MSS_GPIO_config+0x18>
2000819e:	be00      	bkpt	0x0000

    if(gpio_idx < NB_OF_GPIO)
200081a0:	68fb      	ldr	r3, [r7, #12]
200081a2:	2b1f      	cmp	r3, #31
200081a4:	d808      	bhi.n	200081b8 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
200081a6:	68fa      	ldr	r2, [r7, #12]
200081a8:	f64a 3394 	movw	r3, #43924	; 0xab94
200081ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200081b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
200081b4:	683a      	ldr	r2, [r7, #0]
200081b6:	601a      	str	r2, [r3, #0]
    }
}
200081b8:	f107 0714 	add.w	r7, r7, #20
200081bc:	46bd      	mov	sp, r7
200081be:	bc80      	pop	{r7}
200081c0:	4770      	bx	lr
200081c2:	bf00      	nop

200081c4 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t port_id,
    uint8_t value
)
{
200081c4:	b480      	push	{r7}
200081c6:	b085      	sub	sp, #20
200081c8:	af00      	add	r7, sp, #0
200081ca:	4602      	mov	r2, r0
200081cc:	460b      	mov	r3, r1
200081ce:	71fa      	strb	r2, [r7, #7]
200081d0:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_setting;
    uint32_t gpio_idx = (uint32_t)port_id;
200081d2:	79fb      	ldrb	r3, [r7, #7]
200081d4:	60fb      	str	r3, [r7, #12]
    
    ASSERT(gpio_idx < NB_OF_GPIO);
200081d6:	68fb      	ldr	r3, [r7, #12]
200081d8:	2b1f      	cmp	r3, #31
200081da:	d900      	bls.n	200081de <MSS_GPIO_set_output+0x1a>
200081dc:	be00      	bkpt	0x0000
    
    if(gpio_idx < NB_OF_GPIO)
200081de:	68fb      	ldr	r3, [r7, #12]
200081e0:	2b1f      	cmp	r3, #31
200081e2:	d822      	bhi.n	2000822a <MSS_GPIO_set_output+0x66>
    {
        gpio_setting = GPIO->GPIO_OUT;
200081e4:	f243 0300 	movw	r3, #12288	; 0x3000
200081e8:	f2c4 0301 	movt	r3, #16385	; 0x4001
200081ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
200081f0:	60bb      	str	r3, [r7, #8]
        gpio_setting &= ~((uint32_t)0x01u << gpio_idx);
200081f2:	68fb      	ldr	r3, [r7, #12]
200081f4:	f04f 0201 	mov.w	r2, #1
200081f8:	fa02 f303 	lsl.w	r3, r2, r3
200081fc:	ea6f 0303 	mvn.w	r3, r3
20008200:	68ba      	ldr	r2, [r7, #8]
20008202:	ea02 0303 	and.w	r3, r2, r3
20008206:	60bb      	str	r3, [r7, #8]
        gpio_setting |= ((uint32_t)value & 0x01u) << gpio_idx;
20008208:	79bb      	ldrb	r3, [r7, #6]
2000820a:	f003 0201 	and.w	r2, r3, #1
2000820e:	68fb      	ldr	r3, [r7, #12]
20008210:	fa02 f303 	lsl.w	r3, r2, r3
20008214:	68ba      	ldr	r2, [r7, #8]
20008216:	ea42 0303 	orr.w	r3, r2, r3
2000821a:	60bb      	str	r3, [r7, #8]
        GPIO->GPIO_OUT = gpio_setting;
2000821c:	f243 0300 	movw	r3, #12288	; 0x3000
20008220:	f2c4 0301 	movt	r3, #16385	; 0x4001
20008224:	68ba      	ldr	r2, [r7, #8]
20008226:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }
}
2000822a:	f107 0714 	add.w	r7, r7, #20
2000822e:	46bd      	mov	sp, r7
20008230:	bc80      	pop	{r7}
20008232:	4770      	bx	lr

20008234 <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
20008234:	b580      	push	{r7, lr}
20008236:	b084      	sub	sp, #16
20008238:	af00      	add	r7, sp, #0
2000823a:	4603      	mov	r3, r0
2000823c:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
2000823e:	79fb      	ldrb	r3, [r7, #7]
20008240:	60fb      	str	r3, [r7, #12]
    
    ASSERT(gpio_idx < NB_OF_GPIO);
20008242:	68fb      	ldr	r3, [r7, #12]
20008244:	2b1f      	cmp	r3, #31
20008246:	d900      	bls.n	2000824a <MSS_GPIO_enable_irq+0x16>
20008248:	be00      	bkpt	0x0000
    
    if(gpio_idx < NB_OF_GPIO)
2000824a:	68fb      	ldr	r3, [r7, #12]
2000824c:	2b1f      	cmp	r3, #31
2000824e:	d81d      	bhi.n	2000828c <MSS_GPIO_enable_irq+0x58>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
20008250:	68fa      	ldr	r2, [r7, #12]
20008252:	f64a 3394 	movw	r3, #43924	; 0xab94
20008256:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000825a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
2000825e:	681b      	ldr	r3, [r3, #0]
20008260:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
20008262:	68fa      	ldr	r2, [r7, #12]
20008264:	f64a 3394 	movw	r3, #43924	; 0xab94
20008268:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000826c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20008270:	68ba      	ldr	r2, [r7, #8]
20008272:	f042 0208 	orr.w	r2, r2, #8
20008276:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ(g_gpio_irqn_lut[gpio_idx]);
20008278:	68fa      	ldr	r2, [r7, #12]
2000827a:	f64a 4314 	movw	r3, #44052	; 0xac14
2000827e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008282:	5c9b      	ldrb	r3, [r3, r2]
20008284:	b25b      	sxtb	r3, r3
20008286:	4618      	mov	r0, r3
20008288:	f7ff fed0 	bl	2000802c <NVIC_EnableIRQ>
    }
}
2000828c:	f107 0710 	add.w	r7, r7, #16
20008290:	46bd      	mov	sp, r7
20008292:	bd80      	pop	{r7, pc}

20008294 <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
20008294:	b480      	push	{r7}
20008296:	b085      	sub	sp, #20
20008298:	af00      	add	r7, sp, #0
2000829a:	4603      	mov	r3, r0
2000829c:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
2000829e:	79fb      	ldrb	r3, [r7, #7]
200082a0:	60fb      	str	r3, [r7, #12]
    
    ASSERT(gpio_idx < NB_OF_GPIO);
200082a2:	68fb      	ldr	r3, [r7, #12]
200082a4:	2b1f      	cmp	r3, #31
200082a6:	d900      	bls.n	200082aa <MSS_GPIO_clear_irq+0x16>
200082a8:	be00      	bkpt	0x0000
    
    if(gpio_idx < NB_OF_GPIO)
200082aa:	68fb      	ldr	r3, [r7, #12]
200082ac:	2b1f      	cmp	r3, #31
200082ae:	d80a      	bhi.n	200082c6 <MSS_GPIO_clear_irq+0x32>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
200082b0:	f243 0300 	movw	r3, #12288	; 0x3000
200082b4:	f2c4 0301 	movt	r3, #16385	; 0x4001
200082b8:	68fa      	ldr	r2, [r7, #12]
200082ba:	f04f 0101 	mov.w	r1, #1
200082be:	fa01 f202 	lsl.w	r2, r1, r2
200082c2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
    __ASM volatile ("dsb");
200082c6:	f3bf 8f4f 	dsb	sy

}
200082ca:	f107 0714 	add.w	r7, r7, #20
200082ce:	46bd      	mov	sp, r7
200082d0:	bc80      	pop	{r7}
200082d2:	4770      	bx	lr

200082d4 <TMR_init>:
    addr_t address,
    uint8_t mode,
    uint32_t prescale,
    uint32_t load_value
)
{
200082d4:	b580      	push	{r7, lr}
200082d6:	b084      	sub	sp, #16
200082d8:	af00      	add	r7, sp, #0
200082da:	60f8      	str	r0, [r7, #12]
200082dc:	60b9      	str	r1, [r7, #8]
200082de:	603b      	str	r3, [r7, #0]
200082e0:	4613      	mov	r3, r2
200082e2:	71fb      	strb	r3, [r7, #7]
    HAL_ASSERT( this_timer != NULL_timer_instance )
200082e4:	f64a 73f8 	movw	r3, #45048	; 0xaff8
200082e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200082ec:	681b      	ldr	r3, [r3, #0]
200082ee:	68fa      	ldr	r2, [r7, #12]
200082f0:	429a      	cmp	r2, r3
200082f2:	d100      	bne.n	200082f6 <TMR_init+0x22>
200082f4:	be00      	bkpt	0x0000
    HAL_ASSERT( prescale <= PRESCALER_DIV_1024 )
200082f6:	683b      	ldr	r3, [r7, #0]
200082f8:	2b09      	cmp	r3, #9
200082fa:	d900      	bls.n	200082fe <TMR_init+0x2a>
200082fc:	be00      	bkpt	0x0000
    HAL_ASSERT( load_value != 0 )
200082fe:	69bb      	ldr	r3, [r7, #24]
20008300:	2b00      	cmp	r3, #0
20008302:	d100      	bne.n	20008306 <TMR_init+0x32>
20008304:	be00      	bkpt	0x0000
    
    this_timer->base_address = address;
20008306:	68fb      	ldr	r3, [r7, #12]
20008308:	68ba      	ldr	r2, [r7, #8]
2000830a:	601a      	str	r2, [r3, #0]

    /* Disable interrupts. */
    HAL_set_32bit_reg_field( address, InterruptEnable,0 );
2000830c:	68bb      	ldr	r3, [r7, #8]
2000830e:	f103 0308 	add.w	r3, r3, #8
20008312:	4618      	mov	r0, r3
20008314:	f04f 0101 	mov.w	r1, #1
20008318:	f04f 0202 	mov.w	r2, #2
2000831c:	f04f 0300 	mov.w	r3, #0
20008320:	f7fc fdae 	bl	20004e80 <HW_set_32bit_reg_field>

    /* Disable timer. */
    HAL_set_32bit_reg_field( address, TimerEnable, 0 );
20008324:	68bb      	ldr	r3, [r7, #8]
20008326:	f103 0308 	add.w	r3, r3, #8
2000832a:	4618      	mov	r0, r3
2000832c:	f04f 0100 	mov.w	r1, #0
20008330:	f04f 0201 	mov.w	r2, #1
20008334:	f04f 0300 	mov.w	r3, #0
20008338:	f7fc fda2 	bl	20004e80 <HW_set_32bit_reg_field>

    /* Clear pending interrupt. */
    HAL_set_32bit_reg( address, TimerIntClr, 1 );
2000833c:	68bb      	ldr	r3, [r7, #8]
2000833e:	f103 0310 	add.w	r3, r3, #16
20008342:	4618      	mov	r0, r3
20008344:	f04f 0101 	mov.w	r1, #1
20008348:	f7fc fd96 	bl	20004e78 <HW_set_32bit_reg>

    /* Configure prescaler and load value. */    
    HAL_set_32bit_reg( address, TimerPrescale, prescale );
2000834c:	68bb      	ldr	r3, [r7, #8]
2000834e:	f103 030c 	add.w	r3, r3, #12
20008352:	4618      	mov	r0, r3
20008354:	6839      	ldr	r1, [r7, #0]
20008356:	f7fc fd8f 	bl	20004e78 <HW_set_32bit_reg>
    HAL_set_32bit_reg( address, TimerLoad, load_value );
2000835a:	68b8      	ldr	r0, [r7, #8]
2000835c:	69b9      	ldr	r1, [r7, #24]
2000835e:	f7fc fd8b 	bl	20004e78 <HW_set_32bit_reg>

    /* Set the interrupt mode. */
    if ( mode == TMR_CONTINUOUS_MODE )
20008362:	79fb      	ldrb	r3, [r7, #7]
20008364:	2b00      	cmp	r3, #0
20008366:	d10c      	bne.n	20008382 <TMR_init+0xae>
    {
        HAL_set_32bit_reg_field( address, TimerMode, 0 );
20008368:	68bb      	ldr	r3, [r7, #8]
2000836a:	f103 0308 	add.w	r3, r3, #8
2000836e:	4618      	mov	r0, r3
20008370:	f04f 0102 	mov.w	r1, #2
20008374:	f04f 0204 	mov.w	r2, #4
20008378:	f04f 0300 	mov.w	r3, #0
2000837c:	f7fc fd80 	bl	20004e80 <HW_set_32bit_reg_field>
20008380:	e00b      	b.n	2000839a <TMR_init+0xc6>
    }
    else
    {
        /* TMR_ONE_SHOT_MODE */
        HAL_set_32bit_reg_field( address, TimerMode, 1 );
20008382:	68bb      	ldr	r3, [r7, #8]
20008384:	f103 0308 	add.w	r3, r3, #8
20008388:	4618      	mov	r0, r3
2000838a:	f04f 0102 	mov.w	r1, #2
2000838e:	f04f 0204 	mov.w	r2, #4
20008392:	f04f 0301 	mov.w	r3, #1
20008396:	f7fc fd73 	bl	20004e80 <HW_set_32bit_reg_field>
    }
}
2000839a:	f107 0710 	add.w	r7, r7, #16
2000839e:	46bd      	mov	sp, r7
200083a0:	bd80      	pop	{r7, pc}
200083a2:	bf00      	nop

200083a4 <TMR_start>:
void
TMR_start
(
    timer_instance_t * this_timer
)
{
200083a4:	b580      	push	{r7, lr}
200083a6:	b082      	sub	sp, #8
200083a8:	af00      	add	r7, sp, #0
200083aa:	6078      	str	r0, [r7, #4]
    HAL_ASSERT( this_timer != NULL_timer_instance )
200083ac:	f64a 73f8 	movw	r3, #45048	; 0xaff8
200083b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200083b4:	681b      	ldr	r3, [r3, #0]
200083b6:	687a      	ldr	r2, [r7, #4]
200083b8:	429a      	cmp	r2, r3
200083ba:	d100      	bne.n	200083be <TMR_start+0x1a>
200083bc:	be00      	bkpt	0x0000
    
    HAL_set_32bit_reg_field( this_timer->base_address, TimerEnable, 1 );
200083be:	687b      	ldr	r3, [r7, #4]
200083c0:	681b      	ldr	r3, [r3, #0]
200083c2:	f103 0308 	add.w	r3, r3, #8
200083c6:	4618      	mov	r0, r3
200083c8:	f04f 0100 	mov.w	r1, #0
200083cc:	f04f 0201 	mov.w	r2, #1
200083d0:	f04f 0301 	mov.w	r3, #1
200083d4:	f7fc fd54 	bl	20004e80 <HW_set_32bit_reg_field>
}
200083d8:	f107 0708 	add.w	r7, r7, #8
200083dc:	46bd      	mov	sp, r7
200083de:	bd80      	pop	{r7, pc}

200083e0 <TMR_enable_int>:
void
TMR_enable_int
(
    timer_instance_t * this_timer
)
{
200083e0:	b580      	push	{r7, lr}
200083e2:	b082      	sub	sp, #8
200083e4:	af00      	add	r7, sp, #0
200083e6:	6078      	str	r0, [r7, #4]
    HAL_ASSERT( this_timer != NULL_timer_instance )
200083e8:	f64a 73f8 	movw	r3, #45048	; 0xaff8
200083ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200083f0:	681b      	ldr	r3, [r3, #0]
200083f2:	687a      	ldr	r2, [r7, #4]
200083f4:	429a      	cmp	r2, r3
200083f6:	d100      	bne.n	200083fa <TMR_enable_int+0x1a>
200083f8:	be00      	bkpt	0x0000
    
    HAL_set_32bit_reg_field( this_timer->base_address, InterruptEnable, 1 );
200083fa:	687b      	ldr	r3, [r7, #4]
200083fc:	681b      	ldr	r3, [r3, #0]
200083fe:	f103 0308 	add.w	r3, r3, #8
20008402:	4618      	mov	r0, r3
20008404:	f04f 0101 	mov.w	r1, #1
20008408:	f04f 0202 	mov.w	r2, #2
2000840c:	f04f 0301 	mov.w	r3, #1
20008410:	f7fc fd36 	bl	20004e80 <HW_set_32bit_reg_field>
}
20008414:	f107 0708 	add.w	r7, r7, #8
20008418:	46bd      	mov	sp, r7
2000841a:	bd80      	pop	{r7, pc}

2000841c <TMR_clear_int>:
void
TMR_clear_int
(
    timer_instance_t * this_timer
)
{
2000841c:	b580      	push	{r7, lr}
2000841e:	b082      	sub	sp, #8
20008420:	af00      	add	r7, sp, #0
20008422:	6078      	str	r0, [r7, #4]
    HAL_ASSERT( this_timer != NULL_timer_instance )
20008424:	f64a 73f8 	movw	r3, #45048	; 0xaff8
20008428:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000842c:	681b      	ldr	r3, [r3, #0]
2000842e:	687a      	ldr	r2, [r7, #4]
20008430:	429a      	cmp	r2, r3
20008432:	d100      	bne.n	20008436 <TMR_clear_int+0x1a>
20008434:	be00      	bkpt	0x0000
    
    HAL_set_32bit_reg( this_timer->base_address, TimerIntClr, 0x01 );
20008436:	687b      	ldr	r3, [r7, #4]
20008438:	681b      	ldr	r3, [r3, #0]
2000843a:	f103 0310 	add.w	r3, r3, #16
2000843e:	4618      	mov	r0, r3
20008440:	f04f 0101 	mov.w	r1, #1
20008444:	f7fc fd18 	bl	20004e78 <HW_set_32bit_reg>
}
20008448:	f107 0708 	add.w	r7, r7, #8
2000844c:	46bd      	mov	sp, r7
2000844e:	bd80      	pop	{r7, pc}

20008450 <SPI_init>:
(
    spi_instance_t * this_spi,
    addr_t base_addr,
    uint16_t fifo_depth
)
{
20008450:	b580      	push	{r7, lr}
20008452:	b084      	sub	sp, #16
20008454:	af00      	add	r7, sp, #0
20008456:	60f8      	str	r0, [r7, #12]
20008458:	60b9      	str	r1, [r7, #8]
2000845a:	4613      	mov	r3, r2
2000845c:	80fb      	strh	r3, [r7, #6]
    HAL_ASSERT( NULL_INSTANCE != this_spi );
2000845e:	68fb      	ldr	r3, [r7, #12]
20008460:	2b00      	cmp	r3, #0
20008462:	d100      	bne.n	20008466 <SPI_init+0x16>
20008464:	be00      	bkpt	0x0000
    HAL_ASSERT( NULL_ADDR != base_addr );
20008466:	68bb      	ldr	r3, [r7, #8]
20008468:	2b00      	cmp	r3, #0
2000846a:	d100      	bne.n	2000846e <SPI_init+0x1e>
2000846c:	be00      	bkpt	0x0000
    HAL_ASSERT( SPI_MAX_FIFO_DEPTH  >= fifo_depth );
2000846e:	88fb      	ldrh	r3, [r7, #6]
20008470:	2b20      	cmp	r3, #32
20008472:	d900      	bls.n	20008476 <SPI_init+0x26>
20008474:	be00      	bkpt	0x0000
    HAL_ASSERT( SPI_MIN_FIFO_DEPTH  <= fifo_depth );
20008476:	88fb      	ldrh	r3, [r7, #6]
20008478:	2b00      	cmp	r3, #0
2000847a:	d100      	bne.n	2000847e <SPI_init+0x2e>
2000847c:	be00      	bkpt	0x0000

    if( ( NULL_INSTANCE != this_spi ) && ( base_addr != NULL_ADDR ) )
2000847e:	68fb      	ldr	r3, [r7, #12]
20008480:	2b00      	cmp	r3, #0
20008482:	d052      	beq.n	2000852a <SPI_init+0xda>
20008484:	68bb      	ldr	r3, [r7, #8]
20008486:	2b00      	cmp	r3, #0
20008488:	d04f      	beq.n	2000852a <SPI_init+0xda>
         * Relies on the fact that byte filling with 0x00 will equate
         * to 0 for any non byte sized items too.
         */

        /* First fill struct with 0s */
        memset( this_spi, 0, sizeof(spi_instance_t) );
2000848a:	68f8      	ldr	r0, [r7, #12]
2000848c:	f04f 0100 	mov.w	r1, #0
20008490:	f04f 0248 	mov.w	r2, #72	; 0x48
20008494:	f002 faf4 	bl	2000aa80 <memset>

        /* Configure CoreSPI instance attributes */
        this_spi->base_addr = (addr_t)base_addr;
20008498:	68fb      	ldr	r3, [r7, #12]
2000849a:	68ba      	ldr	r2, [r7, #8]
2000849c:	601a      	str	r2, [r3, #0]

        /* Store FIFO depth or fall back to minimum if out of range */
        if( ( SPI_MAX_FIFO_DEPTH  >= fifo_depth ) && ( SPI_MIN_FIFO_DEPTH  <= fifo_depth ) )
2000849e:	88fb      	ldrh	r3, [r7, #6]
200084a0:	2b20      	cmp	r3, #32
200084a2:	d807      	bhi.n	200084b4 <SPI_init+0x64>
200084a4:	88fb      	ldrh	r3, [r7, #6]
200084a6:	2b00      	cmp	r3, #0
200084a8:	d004      	beq.n	200084b4 <SPI_init+0x64>
        {
            this_spi->fifo_depth = fifo_depth;
200084aa:	68fb      	ldr	r3, [r7, #12]
200084ac:	88fa      	ldrh	r2, [r7, #6]
200084ae:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

        /* Configure CoreSPI instance attributes */
        this_spi->base_addr = (addr_t)base_addr;

        /* Store FIFO depth or fall back to minimum if out of range */
        if( ( SPI_MAX_FIFO_DEPTH  >= fifo_depth ) && ( SPI_MIN_FIFO_DEPTH  <= fifo_depth ) )
200084b2:	e004      	b.n	200084be <SPI_init+0x6e>
        {
            this_spi->fifo_depth = fifo_depth;
        }
        else
        {
            this_spi->fifo_depth = SPI_MIN_FIFO_DEPTH;
200084b4:	68fb      	ldr	r3, [r7, #12]
200084b6:	f04f 0201 	mov.w	r2, #1
200084ba:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
        }
        /* Make sure the CoreSPI is disabled while we configure it */
        HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );
200084be:	68fb      	ldr	r3, [r7, #12]
200084c0:	681b      	ldr	r3, [r3, #0]
200084c2:	4618      	mov	r0, r3
200084c4:	f04f 0100 	mov.w	r1, #0
200084c8:	f04f 0201 	mov.w	r2, #1
200084cc:	f04f 0300 	mov.w	r3, #0
200084d0:	f7fc fd06 	bl	20004ee0 <HW_set_8bit_reg_field>

        /* Ensure all slaves are deselected */
        HAL_set_8bit_reg( this_spi->base_addr, SSEL, 0u );
200084d4:	68fb      	ldr	r3, [r7, #12]
200084d6:	681b      	ldr	r3, [r3, #0]
200084d8:	f103 0324 	add.w	r3, r3, #36	; 0x24
200084dc:	4618      	mov	r0, r3
200084de:	f04f 0100 	mov.w	r1, #0
200084e2:	f7fc fcf9 	bl	20004ed8 <HW_set_8bit_reg>

        /* Flush the receive and transmit FIFOs*/
        HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
200084e6:	68fb      	ldr	r3, [r7, #12]
200084e8:	681b      	ldr	r3, [r3, #0]
200084ea:	f103 031c 	add.w	r3, r3, #28
200084ee:	4618      	mov	r0, r3
200084f0:	f04f 0103 	mov.w	r1, #3
200084f4:	f7fc fcf0 	bl	20004ed8 <HW_set_8bit_reg>

        /* Clear all interrupts */
        HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
200084f8:	68fb      	ldr	r3, [r7, #12]
200084fa:	681b      	ldr	r3, [r3, #0]
200084fc:	f103 0304 	add.w	r3, r3, #4
20008500:	4618      	mov	r0, r3
20008502:	f04f 01ff 	mov.w	r1, #255	; 0xff
20008506:	f7fc fce7 	bl	20004ed8 <HW_set_8bit_reg>

        /* Ensure RXAVAIL, TXRFM, SSEND and CMDINT are disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL2, 0u );
2000850a:	68fb      	ldr	r3, [r7, #12]
2000850c:	681b      	ldr	r3, [r3, #0]
2000850e:	f103 0318 	add.w	r3, r3, #24
20008512:	4618      	mov	r0, r3
20008514:	f04f 0100 	mov.w	r1, #0
20008518:	f7fc fcde 	bl	20004ed8 <HW_set_8bit_reg>
        /*
         * Enable the CoreSPI in the reset default of master mode
         * with TXUNDERRUN, RXOVFLOW and TXDONE interrupts disabled.
         * The driver does not currently use interrupts in master mode.
         */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL1,  ENABLE | CTRL1_MASTER_MASK );
2000851c:	68fb      	ldr	r3, [r7, #12]
2000851e:	681b      	ldr	r3, [r3, #0]
20008520:	4618      	mov	r0, r3
20008522:	f04f 0103 	mov.w	r1, #3
20008526:	f7fc fcd7 	bl	20004ed8 <HW_set_8bit_reg>
    }
}
2000852a:	f107 0710 	add.w	r7, r7, #16
2000852e:	46bd      	mov	sp, r7
20008530:	bd80      	pop	{r7, pc}
20008532:	bf00      	nop

20008534 <SPI_configure_master_mode>:
 */
void SPI_configure_master_mode
(
    spi_instance_t * this_spi
)
{
20008534:	b580      	push	{r7, lr}
20008536:	b082      	sub	sp, #8
20008538:	af00      	add	r7, sp, #0
2000853a:	6078      	str	r0, [r7, #4]
    HAL_ASSERT( NULL_INSTANCE != this_spi );
2000853c:	687b      	ldr	r3, [r7, #4]
2000853e:	2b00      	cmp	r3, #0
20008540:	d100      	bne.n	20008544 <SPI_configure_master_mode+0x10>
20008542:	be00      	bkpt	0x0000
    
    if( NULL_INSTANCE != this_spi )
20008544:	687b      	ldr	r3, [r7, #4]
20008546:	2b00      	cmp	r3, #0
20008548:	d031      	beq.n	200085ae <SPI_configure_master_mode+0x7a>
    {
        /* Disable the CoreSPI for a little while, while we configure the CoreSPI */
        HAL_set_8bit_reg_field(this_spi->base_addr, CTRL1_ENABLE, DISABLE);
2000854a:	687b      	ldr	r3, [r7, #4]
2000854c:	681b      	ldr	r3, [r3, #0]
2000854e:	4618      	mov	r0, r3
20008550:	f04f 0100 	mov.w	r1, #0
20008554:	f04f 0201 	mov.w	r2, #1
20008558:	f04f 0300 	mov.w	r3, #0
2000855c:	f7fc fcc0 	bl	20004ee0 <HW_set_8bit_reg_field>

        /* Reset slave transfer mode to unknown in case it has been set previously */
        this_spi->slave_xfer_mode = SPI_SLAVE_XFER_NONE;
20008560:	687b      	ldr	r3, [r7, #4]
20008562:	f04f 0200 	mov.w	r2, #0
20008566:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

        /* Flush the receive and transmit FIFOs*/
        HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
2000856a:	687b      	ldr	r3, [r7, #4]
2000856c:	681b      	ldr	r3, [r3, #0]
2000856e:	f103 031c 	add.w	r3, r3, #28
20008572:	4618      	mov	r0, r3
20008574:	f04f 0103 	mov.w	r1, #3
20008578:	f7fc fcae 	bl	20004ed8 <HW_set_8bit_reg>

        /* Clear all interrupts */
        HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
2000857c:	687b      	ldr	r3, [r7, #4]
2000857e:	681b      	ldr	r3, [r3, #0]
20008580:	f103 0304 	add.w	r3, r3, #4
20008584:	4618      	mov	r0, r3
20008586:	f04f 01ff 	mov.w	r1, #255	; 0xff
2000858a:	f7fc fca5 	bl	20004ed8 <HW_set_8bit_reg>

        /* Ensure RXAVAIL, TXRFM, SSEND and CMDINT are disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL2, 0u );
2000858e:	687b      	ldr	r3, [r7, #4]
20008590:	681b      	ldr	r3, [r3, #0]
20008592:	f103 0318 	add.w	r3, r3, #24
20008596:	4618      	mov	r0, r3
20008598:	f04f 0100 	mov.w	r1, #0
2000859c:	f7fc fc9c 	bl	20004ed8 <HW_set_8bit_reg>

        /* Enable the CoreSPI in master mode with TXUNDERRUN, RXOVFLOW and TXDONE interrupts disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL1, ENABLE | CTRL1_MASTER_MASK );
200085a0:	687b      	ldr	r3, [r7, #4]
200085a2:	681b      	ldr	r3, [r3, #0]
200085a4:	4618      	mov	r0, r3
200085a6:	f04f 0103 	mov.w	r1, #3
200085aa:	f7fc fc95 	bl	20004ed8 <HW_set_8bit_reg>
    }
}
200085ae:	f107 0708 	add.w	r7, r7, #8
200085b2:	46bd      	mov	sp, r7
200085b4:	bd80      	pop	{r7, pc}
200085b6:	bf00      	nop

200085b8 <SPI_set_slave_select>:
void SPI_set_slave_select
(
    spi_instance_t * this_spi,
    spi_slave_t slave
)
{
200085b8:	b580      	push	{r7, lr}
200085ba:	b084      	sub	sp, #16
200085bc:	af00      	add	r7, sp, #0
200085be:	6078      	str	r0, [r7, #4]
200085c0:	460b      	mov	r3, r1
200085c2:	70fb      	strb	r3, [r7, #3]
    spi_slave_t temp = (spi_slave_t)(0x00u) ;
200085c4:	f04f 0300 	mov.w	r3, #0
200085c8:	73fb      	strb	r3, [r7, #15]

    HAL_ASSERT( NULL_INSTANCE != this_spi );
200085ca:	687b      	ldr	r3, [r7, #4]
200085cc:	2b00      	cmp	r3, #0
200085ce:	d100      	bne.n	200085d2 <SPI_set_slave_select+0x1a>
200085d0:	be00      	bkpt	0x0000
    HAL_ASSERT( SPI_MAX_NB_OF_SLAVES > slave );
200085d2:	78fb      	ldrb	r3, [r7, #3]
200085d4:	2b07      	cmp	r3, #7
200085d6:	d900      	bls.n	200085da <SPI_set_slave_select+0x22>
200085d8:	be00      	bkpt	0x0000
    
    if( ( NULL_INSTANCE != this_spi ) && ( SPI_MAX_NB_OF_SLAVES > slave ) )
200085da:	687b      	ldr	r3, [r7, #4]
200085dc:	2b00      	cmp	r3, #0
200085de:	d03a      	beq.n	20008656 <SPI_set_slave_select+0x9e>
200085e0:	78fb      	ldrb	r3, [r7, #3]
200085e2:	2b07      	cmp	r3, #7
200085e4:	d837      	bhi.n	20008656 <SPI_set_slave_select+0x9e>
    {
        /* This function is only intended to be used with an SPI master */
        if( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) )
200085e6:	687b      	ldr	r3, [r7, #4]
200085e8:	681b      	ldr	r3, [r3, #0]
200085ea:	4618      	mov	r0, r3
200085ec:	f04f 0101 	mov.w	r1, #1
200085f0:	f04f 0202 	mov.w	r2, #2
200085f4:	f7fc fc82 	bl	20004efc <HW_get_8bit_reg_field>
200085f8:	4603      	mov	r3, r0
200085fa:	2b00      	cmp	r3, #0
200085fc:	d02b      	beq.n	20008656 <SPI_set_slave_select+0x9e>
        {
            /* Recover from receiver overflow because of previous slave */
            if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXOVFLOW ) )
200085fe:	687b      	ldr	r3, [r7, #4]
20008600:	681b      	ldr	r3, [r3, #0]
20008602:	f103 0320 	add.w	r3, r3, #32
20008606:	4618      	mov	r0, r3
20008608:	f04f 0104 	mov.w	r1, #4
2000860c:	f04f 0210 	mov.w	r2, #16
20008610:	f7fc fc74 	bl	20004efc <HW_get_8bit_reg_field>
20008614:	4603      	mov	r3, r0
20008616:	2b01      	cmp	r3, #1
20008618:	d102      	bne.n	20008620 <SPI_set_slave_select+0x68>
            {
                 recover_from_rx_overflow( this_spi );
2000861a:	6878      	ldr	r0, [r7, #4]
2000861c:	f000 fa76 	bl	20008b0c <recover_from_rx_overflow>
            }
            /* Set the correct slave select bit */
            temp = (spi_slave_t)( HAL_get_8bit_reg( this_spi->base_addr, SSEL ) | ((uint32_t)1u << (uint32_t)slave) );
20008620:	687b      	ldr	r3, [r7, #4]
20008622:	681b      	ldr	r3, [r3, #0]
20008624:	f103 0324 	add.w	r3, r3, #36	; 0x24
20008628:	4618      	mov	r0, r3
2000862a:	f7fc fc57 	bl	20004edc <HW_get_8bit_reg>
2000862e:	4603      	mov	r3, r0
20008630:	461a      	mov	r2, r3
20008632:	78fb      	ldrb	r3, [r7, #3]
20008634:	f04f 0101 	mov.w	r1, #1
20008638:	fa01 f303 	lsl.w	r3, r1, r3
2000863c:	b2db      	uxtb	r3, r3
2000863e:	ea42 0303 	orr.w	r3, r2, r3
20008642:	73fb      	strb	r3, [r7, #15]
            HAL_set_8bit_reg( this_spi->base_addr, SSEL, (uint_fast8_t)temp );
20008644:	687b      	ldr	r3, [r7, #4]
20008646:	681b      	ldr	r3, [r3, #0]
20008648:	f103 0224 	add.w	r2, r3, #36	; 0x24
2000864c:	7bfb      	ldrb	r3, [r7, #15]
2000864e:	4610      	mov	r0, r2
20008650:	4619      	mov	r1, r3
20008652:	f7fc fc41 	bl	20004ed8 <HW_set_8bit_reg>
        }
    }
}
20008656:	f107 0710 	add.w	r7, r7, #16
2000865a:	46bd      	mov	sp, r7
2000865c:	bd80      	pop	{r7, pc}
2000865e:	bf00      	nop

20008660 <SPI_clear_slave_select>:
void SPI_clear_slave_select
(
    spi_instance_t * this_spi,
    spi_slave_t slave
)
{
20008660:	b580      	push	{r7, lr}
20008662:	b084      	sub	sp, #16
20008664:	af00      	add	r7, sp, #0
20008666:	6078      	str	r0, [r7, #4]
20008668:	460b      	mov	r3, r1
2000866a:	70fb      	strb	r3, [r7, #3]
    spi_slave_t temp = (spi_slave_t) (0x00u) ;
2000866c:	f04f 0300 	mov.w	r3, #0
20008670:	73fb      	strb	r3, [r7, #15]

    HAL_ASSERT( NULL_INSTANCE != this_spi );
20008672:	687b      	ldr	r3, [r7, #4]
20008674:	2b00      	cmp	r3, #0
20008676:	d100      	bne.n	2000867a <SPI_clear_slave_select+0x1a>
20008678:	be00      	bkpt	0x0000
    HAL_ASSERT( SPI_MAX_NB_OF_SLAVES > slave );
2000867a:	78fb      	ldrb	r3, [r7, #3]
2000867c:	2b07      	cmp	r3, #7
2000867e:	d900      	bls.n	20008682 <SPI_clear_slave_select+0x22>
20008680:	be00      	bkpt	0x0000
    
    if( ( NULL_INSTANCE != this_spi ) && ( SPI_MAX_NB_OF_SLAVES > slave ) )
20008682:	687b      	ldr	r3, [r7, #4]
20008684:	2b00      	cmp	r3, #0
20008686:	d03d      	beq.n	20008704 <SPI_clear_slave_select+0xa4>
20008688:	78fb      	ldrb	r3, [r7, #3]
2000868a:	2b07      	cmp	r3, #7
2000868c:	d83a      	bhi.n	20008704 <SPI_clear_slave_select+0xa4>
    {
        /* This function is only intended to be used with an SPI master. */
        if( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) )
2000868e:	687b      	ldr	r3, [r7, #4]
20008690:	681b      	ldr	r3, [r3, #0]
20008692:	4618      	mov	r0, r3
20008694:	f04f 0101 	mov.w	r1, #1
20008698:	f04f 0202 	mov.w	r2, #2
2000869c:	f7fc fc2e 	bl	20004efc <HW_get_8bit_reg_field>
200086a0:	4603      	mov	r3, r0
200086a2:	2b00      	cmp	r3, #0
200086a4:	d02e      	beq.n	20008704 <SPI_clear_slave_select+0xa4>
        {
            /* Recover from receiver overflow because of previous slave */
            if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXOVFLOW) )
200086a6:	687b      	ldr	r3, [r7, #4]
200086a8:	681b      	ldr	r3, [r3, #0]
200086aa:	f103 0320 	add.w	r3, r3, #32
200086ae:	4618      	mov	r0, r3
200086b0:	f04f 0104 	mov.w	r1, #4
200086b4:	f04f 0210 	mov.w	r2, #16
200086b8:	f7fc fc20 	bl	20004efc <HW_get_8bit_reg_field>
200086bc:	4603      	mov	r3, r0
200086be:	2b01      	cmp	r3, #1
200086c0:	d102      	bne.n	200086c8 <SPI_clear_slave_select+0x68>
            {
                 recover_from_rx_overflow( this_spi );
200086c2:	6878      	ldr	r0, [r7, #4]
200086c4:	f000 fa22 	bl	20008b0c <recover_from_rx_overflow>
            }
            /* Clear the correct slave select bit */
            temp = (spi_slave_t)( HAL_get_8bit_reg( this_spi->base_addr, SSEL ) & ~((uint32_t)1u << (uint32_t)slave) );
200086c8:	687b      	ldr	r3, [r7, #4]
200086ca:	681b      	ldr	r3, [r3, #0]
200086cc:	f103 0324 	add.w	r3, r3, #36	; 0x24
200086d0:	4618      	mov	r0, r3
200086d2:	f7fc fc03 	bl	20004edc <HW_get_8bit_reg>
200086d6:	4603      	mov	r3, r0
200086d8:	461a      	mov	r2, r3
200086da:	78fb      	ldrb	r3, [r7, #3]
200086dc:	f04f 0101 	mov.w	r1, #1
200086e0:	fa01 f303 	lsl.w	r3, r1, r3
200086e4:	b2db      	uxtb	r3, r3
200086e6:	ea6f 0303 	mvn.w	r3, r3
200086ea:	b2db      	uxtb	r3, r3
200086ec:	ea02 0303 	and.w	r3, r2, r3
200086f0:	73fb      	strb	r3, [r7, #15]
            HAL_set_8bit_reg( this_spi->base_addr, SSEL, (uint_fast8_t)temp ) ;
200086f2:	687b      	ldr	r3, [r7, #4]
200086f4:	681b      	ldr	r3, [r3, #0]
200086f6:	f103 0224 	add.w	r2, r3, #36	; 0x24
200086fa:	7bfb      	ldrb	r3, [r7, #15]
200086fc:	4610      	mov	r0, r2
200086fe:	4619      	mov	r1, r3
20008700:	f7fc fbea 	bl	20004ed8 <HW_set_8bit_reg>
        }
    }
}
20008704:	f107 0710 	add.w	r7, r7, #16
20008708:	46bd      	mov	sp, r7
2000870a:	bd80      	pop	{r7, pc}

2000870c <SPI_transfer_block>:
    const uint8_t * cmd_buffer,
    uint16_t cmd_byte_size,
    uint8_t * rx_buffer,
    uint16_t rx_byte_size
)
{
2000870c:	b590      	push	{r4, r7, lr}
2000870e:	b089      	sub	sp, #36	; 0x24
20008710:	af00      	add	r7, sp, #0
20008712:	60f8      	str	r0, [r7, #12]
20008714:	60b9      	str	r1, [r7, #8]
20008716:	603b      	str	r3, [r7, #0]
20008718:	4613      	mov	r3, r2
2000871a:	80fb      	strh	r3, [r7, #6]
    uint32_t transfer_size = 0U;   /* Total number of bytes to  transfer. */
2000871c:	f04f 0300 	mov.w	r3, #0
20008720:	617b      	str	r3, [r7, #20]
    uint16_t transfer_idx = 0U;    /* Number of bytes transferred so far */
20008722:	f04f 0300 	mov.w	r3, #0
20008726:	833b      	strh	r3, [r7, #24]
    uint16_t tx_idx = 0u;          /* Number of valid data bytes sent */
20008728:	f04f 0300 	mov.w	r3, #0
2000872c:	837b      	strh	r3, [r7, #26]
    uint16_t rx_idx = 0u;          /* Number of valid response bytes received */
2000872e:	f04f 0300 	mov.w	r3, #0
20008732:	83bb      	strh	r3, [r7, #28]
    uint16_t transit = 0U;         /* Number of bytes "in flight" to avoid FIFO errors */
20008734:	f04f 0300 	mov.w	r3, #0
20008738:	83fb      	strh	r3, [r7, #30]

    HAL_ASSERT( NULL_INSTANCE != this_spi );
2000873a:	68fb      	ldr	r3, [r7, #12]
2000873c:	2b00      	cmp	r3, #0
2000873e:	d100      	bne.n	20008742 <SPI_transfer_block+0x36>
20008740:	be00      	bkpt	0x0000

    if( NULL_INSTANCE != this_spi )
20008742:	68fb      	ldr	r3, [r7, #12]
20008744:	2b00      	cmp	r3, #0
20008746:	f000 81dd 	beq.w	20008b04 <SPI_transfer_block+0x3f8>
    {
        /* This function is only intended to be used with an SPI master. */
        if( ( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) ) &&
2000874a:	68fb      	ldr	r3, [r7, #12]
2000874c:	681b      	ldr	r3, [r3, #0]
2000874e:	4618      	mov	r0, r3
20008750:	f04f 0101 	mov.w	r1, #1
20008754:	f04f 0202 	mov.w	r2, #2
20008758:	f7fc fbd0 	bl	20004efc <HW_get_8bit_reg_field>
2000875c:	4603      	mov	r3, r0
2000875e:	2b00      	cmp	r3, #0
20008760:	f000 81d0 	beq.w	20008b04 <SPI_transfer_block+0x3f8>
            /* Check for empty transfer as well */
            ( 0u != ( (uint32_t)cmd_byte_size + (uint32_t)rx_byte_size ) ) )
20008764:	88fa      	ldrh	r2, [r7, #6]
20008766:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
20008768:	4413      	add	r3, r2
    HAL_ASSERT( NULL_INSTANCE != this_spi );

    if( NULL_INSTANCE != this_spi )
    {
        /* This function is only intended to be used with an SPI master. */
        if( ( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) ) &&
2000876a:	2b00      	cmp	r3, #0
2000876c:	f000 81ca 	beq.w	20008b04 <SPI_transfer_block+0x3f8>
            /*
             * tansfer_size is one less than the real amount as we have to write
             * the last frame separately to trigger the slave deselect in case
             * the SPS option is in place.
             */
            transfer_size = ( (uint32_t)cmd_byte_size + (uint32_t)rx_byte_size ) - 1u;
20008770:	88fa      	ldrh	r2, [r7, #6]
20008772:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
20008774:	4413      	add	r3, r2
20008776:	f103 33ff 	add.w	r3, r3, #4294967295
2000877a:	617b      	str	r3, [r7, #20]
            /* Flush the receive and transmit FIFOs */
            HAL_set_8bit_reg(this_spi->base_addr, CMD, (uint32_t)(CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK ));
2000877c:	68fb      	ldr	r3, [r7, #12]
2000877e:	681b      	ldr	r3, [r3, #0]
20008780:	f103 031c 	add.w	r3, r3, #28
20008784:	4618      	mov	r0, r3
20008786:	f04f 0103 	mov.w	r1, #3
2000878a:	f7fc fba5 	bl	20004ed8 <HW_set_8bit_reg>

            /* Recover from receiver overflow because of previous slave */
            if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXOVFLOW) )
2000878e:	68fb      	ldr	r3, [r7, #12]
20008790:	681b      	ldr	r3, [r3, #0]
20008792:	f103 0320 	add.w	r3, r3, #32
20008796:	4618      	mov	r0, r3
20008798:	f04f 0104 	mov.w	r1, #4
2000879c:	f04f 0210 	mov.w	r2, #16
200087a0:	f7fc fbac 	bl	20004efc <HW_get_8bit_reg_field>
200087a4:	4603      	mov	r3, r0
200087a6:	2b01      	cmp	r3, #1
200087a8:	d102      	bne.n	200087b0 <SPI_transfer_block+0xa4>
            {
                 recover_from_rx_overflow( this_spi );
200087aa:	68f8      	ldr	r0, [r7, #12]
200087ac:	f000 f9ae 	bl	20008b0c <recover_from_rx_overflow>
            }

            /* Disable the Core SPI for a little bit, while we load the TX FIFO */
            HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );
200087b0:	68fb      	ldr	r3, [r7, #12]
200087b2:	681b      	ldr	r3, [r3, #0]
200087b4:	4618      	mov	r0, r3
200087b6:	f04f 0100 	mov.w	r1, #0
200087ba:	f04f 0201 	mov.w	r2, #1
200087be:	f04f 0300 	mov.w	r3, #0
200087c2:	f7fc fb8d 	bl	20004ee0 <HW_set_8bit_reg_field>

            while( ( tx_idx < transfer_size ) && ( tx_idx < this_spi->fifo_depth ) )
200087c6:	e021      	b.n	2000880c <SPI_transfer_block+0x100>
            {
                if( tx_idx < cmd_byte_size )
200087c8:	8b7a      	ldrh	r2, [r7, #26]
200087ca:	88fb      	ldrh	r3, [r7, #6]
200087cc:	429a      	cmp	r2, r3
200087ce:	d20c      	bcs.n	200087ea <SPI_transfer_block+0xde>
                {
                    /* Push out valid data */
                    HAL_set_32bit_reg( this_spi->base_addr, TXDATA, (uint32_t)cmd_buffer[tx_idx] );
200087d0:	68fb      	ldr	r3, [r7, #12]
200087d2:	681b      	ldr	r3, [r3, #0]
200087d4:	f103 020c 	add.w	r2, r3, #12
200087d8:	8b79      	ldrh	r1, [r7, #26]
200087da:	68bb      	ldr	r3, [r7, #8]
200087dc:	440b      	add	r3, r1
200087de:	781b      	ldrb	r3, [r3, #0]
200087e0:	4610      	mov	r0, r2
200087e2:	4619      	mov	r1, r3
200087e4:	f7fc fb48 	bl	20004e78 <HW_set_32bit_reg>
200087e8:	e008      	b.n	200087fc <SPI_transfer_block+0xf0>
                }
                else
                {
                    /* Push out 0s to get data back from slave */
                    HAL_set_32bit_reg( this_spi->base_addr, TXDATA, 0U );
200087ea:	68fb      	ldr	r3, [r7, #12]
200087ec:	681b      	ldr	r3, [r3, #0]
200087ee:	f103 030c 	add.w	r3, r3, #12
200087f2:	4618      	mov	r0, r3
200087f4:	f04f 0100 	mov.w	r1, #0
200087f8:	f7fc fb3e 	bl	20004e78 <HW_set_32bit_reg>
                }
                ++transit;
200087fc:	8bfb      	ldrh	r3, [r7, #30]
200087fe:	f103 0301 	add.w	r3, r3, #1
20008802:	83fb      	strh	r3, [r7, #30]
                ++tx_idx;
20008804:	8b7b      	ldrh	r3, [r7, #26]
20008806:	f103 0301 	add.w	r3, r3, #1
2000880a:	837b      	strh	r3, [r7, #26]
            }

            /* Disable the Core SPI for a little bit, while we load the TX FIFO */
            HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );

            while( ( tx_idx < transfer_size ) && ( tx_idx < this_spi->fifo_depth ) )
2000880c:	8b7a      	ldrh	r2, [r7, #26]
2000880e:	697b      	ldr	r3, [r7, #20]
20008810:	429a      	cmp	r2, r3
20008812:	d205      	bcs.n	20008820 <SPI_transfer_block+0x114>
20008814:	68fb      	ldr	r3, [r7, #12]
20008816:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
2000881a:	8b7a      	ldrh	r2, [r7, #26]
2000881c:	429a      	cmp	r2, r3
2000881e:	d3d3      	bcc.n	200087c8 <SPI_transfer_block+0xbc>
                ++transit;
                ++tx_idx;
            }

            /* If room left to put last frame in before the off, then do it */
            if( ( tx_idx == transfer_size ) && ( tx_idx < this_spi->fifo_depth ) )
20008820:	8b7a      	ldrh	r2, [r7, #26]
20008822:	697b      	ldr	r3, [r7, #20]
20008824:	429a      	cmp	r2, r3
20008826:	d127      	bne.n	20008878 <SPI_transfer_block+0x16c>
20008828:	68fb      	ldr	r3, [r7, #12]
2000882a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
2000882e:	8b7a      	ldrh	r2, [r7, #26]
20008830:	429a      	cmp	r2, r3
20008832:	d221      	bcs.n	20008878 <SPI_transfer_block+0x16c>
            {
                if( tx_idx < cmd_byte_size )
20008834:	8b7a      	ldrh	r2, [r7, #26]
20008836:	88fb      	ldrh	r3, [r7, #6]
20008838:	429a      	cmp	r2, r3
2000883a:	d20c      	bcs.n	20008856 <SPI_transfer_block+0x14a>
                {
                    /* Push out valid data, not expecting any reply this time */
                    HAL_set_32bit_reg( this_spi->base_addr, TXLAST, (uint32_t)cmd_buffer[tx_idx] );
2000883c:	68fb      	ldr	r3, [r7, #12]
2000883e:	681b      	ldr	r3, [r3, #0]
20008840:	f103 0228 	add.w	r2, r3, #40	; 0x28
20008844:	8b79      	ldrh	r1, [r7, #26]
20008846:	68bb      	ldr	r3, [r7, #8]
20008848:	440b      	add	r3, r1
2000884a:	781b      	ldrb	r3, [r3, #0]
2000884c:	4610      	mov	r0, r2
2000884e:	4619      	mov	r1, r3
20008850:	f7fc fb12 	bl	20004e78 <HW_set_32bit_reg>
20008854:	e008      	b.n	20008868 <SPI_transfer_block+0x15c>
                }
                else
                {
                    /* Push out last 0 to get data back from slave */
                    HAL_set_32bit_reg( this_spi->base_addr, TXLAST, 0U );
20008856:	68fb      	ldr	r3, [r7, #12]
20008858:	681b      	ldr	r3, [r3, #0]
2000885a:	f103 0328 	add.w	r3, r3, #40	; 0x28
2000885e:	4618      	mov	r0, r3
20008860:	f04f 0100 	mov.w	r1, #0
20008864:	f7fc fb08 	bl	20004e78 <HW_set_32bit_reg>
                }

                ++transit;
20008868:	8bfb      	ldrh	r3, [r7, #30]
2000886a:	f103 0301 	add.w	r3, r3, #1
2000886e:	83fb      	strh	r3, [r7, #30]
                ++tx_idx;
20008870:	8b7b      	ldrh	r3, [r7, #26]
20008872:	f103 0301 	add.w	r3, r3, #1
20008876:	837b      	strh	r3, [r7, #26]
            }

            /* FIFO is all loaded up so enable Core SPI to start transfer */
            HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, ENABLE );
20008878:	68fb      	ldr	r3, [r7, #12]
2000887a:	681b      	ldr	r3, [r3, #0]
2000887c:	4618      	mov	r0, r3
2000887e:	f04f 0100 	mov.w	r1, #0
20008882:	f04f 0201 	mov.w	r2, #1
20008886:	f04f 0301 	mov.w	r3, #1
2000888a:	f7fc fb29 	bl	20004ee0 <HW_set_8bit_reg_field>
             *
             * First stage transfers remaining command bytes (if any).
             * At this stage anything in the RX FIFO can be discarded as it is
             * not part of a valid response.
             */
            while( tx_idx < cmd_byte_size )
2000888e:	e047      	b.n	20008920 <SPI_transfer_block+0x214>
            {
                if( transit < this_spi->fifo_depth )
20008890:	68fb      	ldr	r3, [r7, #12]
20008892:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
20008896:	8bfa      	ldrh	r2, [r7, #30]
20008898:	429a      	cmp	r2, r3
2000889a:	d224      	bcs.n	200088e6 <SPI_transfer_block+0x1da>
                {
                    /* Send another byte. */
                    if( tx_idx == transfer_size ) /* Last frame is special... */
2000889c:	8b7a      	ldrh	r2, [r7, #26]
2000889e:	697b      	ldr	r3, [r7, #20]
200088a0:	429a      	cmp	r2, r3
200088a2:	d10c      	bne.n	200088be <SPI_transfer_block+0x1b2>
                    {
                        HAL_set_32bit_reg( this_spi->base_addr, TXLAST, (uint32_t)cmd_buffer[tx_idx] );
200088a4:	68fb      	ldr	r3, [r7, #12]
200088a6:	681b      	ldr	r3, [r3, #0]
200088a8:	f103 0228 	add.w	r2, r3, #40	; 0x28
200088ac:	8b79      	ldrh	r1, [r7, #26]
200088ae:	68bb      	ldr	r3, [r7, #8]
200088b0:	440b      	add	r3, r1
200088b2:	781b      	ldrb	r3, [r3, #0]
200088b4:	4610      	mov	r0, r2
200088b6:	4619      	mov	r1, r3
200088b8:	f7fc fade 	bl	20004e78 <HW_set_32bit_reg>
200088bc:	e00b      	b.n	200088d6 <SPI_transfer_block+0x1ca>
                    }
                    else
                    {
                        HAL_set_32bit_reg( this_spi->base_addr, TXDATA, (uint32_t)cmd_buffer[tx_idx] );
200088be:	68fb      	ldr	r3, [r7, #12]
200088c0:	681b      	ldr	r3, [r3, #0]
200088c2:	f103 020c 	add.w	r2, r3, #12
200088c6:	8b79      	ldrh	r1, [r7, #26]
200088c8:	68bb      	ldr	r3, [r7, #8]
200088ca:	440b      	add	r3, r1
200088cc:	781b      	ldrb	r3, [r3, #0]
200088ce:	4610      	mov	r0, r2
200088d0:	4619      	mov	r1, r3
200088d2:	f7fc fad1 	bl	20004e78 <HW_set_32bit_reg>
                    }
                    ++tx_idx;
200088d6:	8b7b      	ldrh	r3, [r7, #26]
200088d8:	f103 0301 	add.w	r3, r3, #1
200088dc:	837b      	strh	r3, [r7, #26]
                    ++transit;
200088de:	8bfb      	ldrh	r3, [r7, #30]
200088e0:	f103 0301 	add.w	r3, r3, #1
200088e4:	83fb      	strh	r3, [r7, #30]
                }
                if( !HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_RXEMPTY ) )
200088e6:	68fb      	ldr	r3, [r7, #12]
200088e8:	681b      	ldr	r3, [r3, #0]
200088ea:	f103 0320 	add.w	r3, r3, #32
200088ee:	4618      	mov	r0, r3
200088f0:	f04f 0102 	mov.w	r1, #2
200088f4:	f04f 0204 	mov.w	r2, #4
200088f8:	f7fc fb00 	bl	20004efc <HW_get_8bit_reg_field>
200088fc:	4603      	mov	r3, r0
200088fe:	2b00      	cmp	r3, #0
20008900:	d10e      	bne.n	20008920 <SPI_transfer_block+0x214>
                {
                    /* Read and discard. */
                    HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
20008902:	68fb      	ldr	r3, [r7, #12]
20008904:	681b      	ldr	r3, [r3, #0]
20008906:	f103 0308 	add.w	r3, r3, #8
2000890a:	4618      	mov	r0, r3
2000890c:	f7fc fab6 	bl	20004e7c <HW_get_32bit_reg>
                    ++transfer_idx;
20008910:	8b3b      	ldrh	r3, [r7, #24]
20008912:	f103 0301 	add.w	r3, r3, #1
20008916:	833b      	strh	r3, [r7, #24]
                    --transit;
20008918:	8bfb      	ldrh	r3, [r7, #30]
2000891a:	f103 33ff 	add.w	r3, r3, #4294967295
2000891e:	83fb      	strh	r3, [r7, #30]
             *
             * First stage transfers remaining command bytes (if any).
             * At this stage anything in the RX FIFO can be discarded as it is
             * not part of a valid response.
             */
            while( tx_idx < cmd_byte_size )
20008920:	8b7a      	ldrh	r2, [r7, #26]
20008922:	88fb      	ldrh	r3, [r7, #6]
20008924:	429a      	cmp	r2, r3
20008926:	d3b3      	bcc.n	20008890 <SPI_transfer_block+0x184>
            /*
             * Now, we are writing dummy bytes to push through the response from
             * the slave but we still have to keep discarding any read data that
             * corresponds with one of our command bytes.
             */
            while( transfer_idx < cmd_byte_size )
20008928:	e037      	b.n	2000899a <SPI_transfer_block+0x28e>
            {
                if( transit < this_spi->fifo_depth )
2000892a:	68fb      	ldr	r3, [r7, #12]
2000892c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
20008930:	8bfa      	ldrh	r2, [r7, #30]
20008932:	429a      	cmp	r2, r3
20008934:	d214      	bcs.n	20008960 <SPI_transfer_block+0x254>
                {
                    if( tx_idx < transfer_size )
20008936:	8b7a      	ldrh	r2, [r7, #26]
20008938:	697b      	ldr	r3, [r7, #20]
2000893a:	429a      	cmp	r2, r3
2000893c:	d210      	bcs.n	20008960 <SPI_transfer_block+0x254>
                    {
                        HAL_set_32bit_reg( this_spi->base_addr, TXDATA, 0U );
2000893e:	68fb      	ldr	r3, [r7, #12]
20008940:	681b      	ldr	r3, [r3, #0]
20008942:	f103 030c 	add.w	r3, r3, #12
20008946:	4618      	mov	r0, r3
20008948:	f04f 0100 	mov.w	r1, #0
2000894c:	f7fc fa94 	bl	20004e78 <HW_set_32bit_reg>
                        ++tx_idx;
20008950:	8b7b      	ldrh	r3, [r7, #26]
20008952:	f103 0301 	add.w	r3, r3, #1
20008956:	837b      	strh	r3, [r7, #26]
                        ++transit;
20008958:	8bfb      	ldrh	r3, [r7, #30]
2000895a:	f103 0301 	add.w	r3, r3, #1
2000895e:	83fb      	strh	r3, [r7, #30]
                    }
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
20008960:	68fb      	ldr	r3, [r7, #12]
20008962:	681b      	ldr	r3, [r3, #0]
20008964:	f103 0320 	add.w	r3, r3, #32
20008968:	4618      	mov	r0, r3
2000896a:	f04f 0102 	mov.w	r1, #2
2000896e:	f04f 0204 	mov.w	r2, #4
20008972:	f7fc fac3 	bl	20004efc <HW_get_8bit_reg_field>
20008976:	4603      	mov	r3, r0
20008978:	2b00      	cmp	r3, #0
2000897a:	d10e      	bne.n	2000899a <SPI_transfer_block+0x28e>
                {
                    /* Read and discard. */
                    HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
2000897c:	68fb      	ldr	r3, [r7, #12]
2000897e:	681b      	ldr	r3, [r3, #0]
20008980:	f103 0308 	add.w	r3, r3, #8
20008984:	4618      	mov	r0, r3
20008986:	f7fc fa79 	bl	20004e7c <HW_get_32bit_reg>
                    ++transfer_idx;
2000898a:	8b3b      	ldrh	r3, [r7, #24]
2000898c:	f103 0301 	add.w	r3, r3, #1
20008990:	833b      	strh	r3, [r7, #24]
                    --transit;
20008992:	8bfb      	ldrh	r3, [r7, #30]
20008994:	f103 33ff 	add.w	r3, r3, #4294967295
20008998:	83fb      	strh	r3, [r7, #30]
            /*
             * Now, we are writing dummy bytes to push through the response from
             * the slave but we still have to keep discarding any read data that
             * corresponds with one of our command bytes.
             */
            while( transfer_idx < cmd_byte_size )
2000899a:	8b3a      	ldrh	r2, [r7, #24]
2000899c:	88fb      	ldrh	r3, [r7, #6]
2000899e:	429a      	cmp	r2, r3
200089a0:	d3c3      	bcc.n	2000892a <SPI_transfer_block+0x21e>
            }
            /*
             * Now we are now only sending dummy data to push through the
             * valid response data which we store in the response buffer.
             */
            while( tx_idx < transfer_size )
200089a2:	e03e      	b.n	20008a22 <SPI_transfer_block+0x316>
            {
                if( transit < this_spi->fifo_depth )
200089a4:	68fb      	ldr	r3, [r7, #12]
200089a6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
200089aa:	8bfa      	ldrh	r2, [r7, #30]
200089ac:	429a      	cmp	r2, r3
200089ae:	d210      	bcs.n	200089d2 <SPI_transfer_block+0x2c6>
                {
                    HAL_set_32bit_reg( this_spi->base_addr, TXDATA, 0U );
200089b0:	68fb      	ldr	r3, [r7, #12]
200089b2:	681b      	ldr	r3, [r3, #0]
200089b4:	f103 030c 	add.w	r3, r3, #12
200089b8:	4618      	mov	r0, r3
200089ba:	f04f 0100 	mov.w	r1, #0
200089be:	f7fc fa5b 	bl	20004e78 <HW_set_32bit_reg>
                    ++tx_idx;
200089c2:	8b7b      	ldrh	r3, [r7, #26]
200089c4:	f103 0301 	add.w	r3, r3, #1
200089c8:	837b      	strh	r3, [r7, #26]
                    ++transit;
200089ca:	8bfb      	ldrh	r3, [r7, #30]
200089cc:	f103 0301 	add.w	r3, r3, #1
200089d0:	83fb      	strh	r3, [r7, #30]
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
200089d2:	68fb      	ldr	r3, [r7, #12]
200089d4:	681b      	ldr	r3, [r3, #0]
200089d6:	f103 0320 	add.w	r3, r3, #32
200089da:	4618      	mov	r0, r3
200089dc:	f04f 0102 	mov.w	r1, #2
200089e0:	f04f 0204 	mov.w	r2, #4
200089e4:	f7fc fa8a 	bl	20004efc <HW_get_8bit_reg_field>
200089e8:	4603      	mov	r3, r0
200089ea:	2b00      	cmp	r3, #0
200089ec:	d119      	bne.n	20008a22 <SPI_transfer_block+0x316>
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
200089ee:	8bba      	ldrh	r2, [r7, #28]
200089f0:	683b      	ldr	r3, [r7, #0]
200089f2:	eb02 0403 	add.w	r4, r2, r3
200089f6:	68fb      	ldr	r3, [r7, #12]
200089f8:	681b      	ldr	r3, [r3, #0]
200089fa:	f103 0308 	add.w	r3, r3, #8
200089fe:	4618      	mov	r0, r3
20008a00:	f7fc fa3c 	bl	20004e7c <HW_get_32bit_reg>
20008a04:	4603      	mov	r3, r0
20008a06:	b2db      	uxtb	r3, r3
20008a08:	7023      	strb	r3, [r4, #0]
                    ++rx_idx;
20008a0a:	8bbb      	ldrh	r3, [r7, #28]
20008a0c:	f103 0301 	add.w	r3, r3, #1
20008a10:	83bb      	strh	r3, [r7, #28]
                    ++transfer_idx;
20008a12:	8b3b      	ldrh	r3, [r7, #24]
20008a14:	f103 0301 	add.w	r3, r3, #1
20008a18:	833b      	strh	r3, [r7, #24]
                    --transit;
20008a1a:	8bfb      	ldrh	r3, [r7, #30]
20008a1c:	f103 33ff 	add.w	r3, r3, #4294967295
20008a20:	83fb      	strh	r3, [r7, #30]
            }
            /*
             * Now we are now only sending dummy data to push through the
             * valid response data which we store in the response buffer.
             */
            while( tx_idx < transfer_size )
20008a22:	8b7a      	ldrh	r2, [r7, #26]
20008a24:	697b      	ldr	r3, [r7, #20]
20008a26:	429a      	cmp	r2, r3
20008a28:	d3bc      	bcc.n	200089a4 <SPI_transfer_block+0x298>
                    ++transfer_idx;
                    --transit;
                }
            }
            /* If we still need to send the last frame */
            while( tx_idx == transfer_size )
20008a2a:	e03e      	b.n	20008aaa <SPI_transfer_block+0x39e>
            {
                if( transit < this_spi->fifo_depth )
20008a2c:	68fb      	ldr	r3, [r7, #12]
20008a2e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
20008a32:	8bfa      	ldrh	r2, [r7, #30]
20008a34:	429a      	cmp	r2, r3
20008a36:	d210      	bcs.n	20008a5a <SPI_transfer_block+0x34e>
                {
                    HAL_set_32bit_reg( this_spi->base_addr, TXLAST, 0U );
20008a38:	68fb      	ldr	r3, [r7, #12]
20008a3a:	681b      	ldr	r3, [r3, #0]
20008a3c:	f103 0328 	add.w	r3, r3, #40	; 0x28
20008a40:	4618      	mov	r0, r3
20008a42:	f04f 0100 	mov.w	r1, #0
20008a46:	f7fc fa17 	bl	20004e78 <HW_set_32bit_reg>
                    ++tx_idx;
20008a4a:	8b7b      	ldrh	r3, [r7, #26]
20008a4c:	f103 0301 	add.w	r3, r3, #1
20008a50:	837b      	strh	r3, [r7, #26]
                    ++transit;
20008a52:	8bfb      	ldrh	r3, [r7, #30]
20008a54:	f103 0301 	add.w	r3, r3, #1
20008a58:	83fb      	strh	r3, [r7, #30]
                }
                if( !HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_RXEMPTY ) )
20008a5a:	68fb      	ldr	r3, [r7, #12]
20008a5c:	681b      	ldr	r3, [r3, #0]
20008a5e:	f103 0320 	add.w	r3, r3, #32
20008a62:	4618      	mov	r0, r3
20008a64:	f04f 0102 	mov.w	r1, #2
20008a68:	f04f 0204 	mov.w	r2, #4
20008a6c:	f7fc fa46 	bl	20004efc <HW_get_8bit_reg_field>
20008a70:	4603      	mov	r3, r0
20008a72:	2b00      	cmp	r3, #0
20008a74:	d119      	bne.n	20008aaa <SPI_transfer_block+0x39e>
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
20008a76:	8bba      	ldrh	r2, [r7, #28]
20008a78:	683b      	ldr	r3, [r7, #0]
20008a7a:	eb02 0403 	add.w	r4, r2, r3
20008a7e:	68fb      	ldr	r3, [r7, #12]
20008a80:	681b      	ldr	r3, [r3, #0]
20008a82:	f103 0308 	add.w	r3, r3, #8
20008a86:	4618      	mov	r0, r3
20008a88:	f7fc f9f8 	bl	20004e7c <HW_get_32bit_reg>
20008a8c:	4603      	mov	r3, r0
20008a8e:	b2db      	uxtb	r3, r3
20008a90:	7023      	strb	r3, [r4, #0]
                    ++rx_idx;
20008a92:	8bbb      	ldrh	r3, [r7, #28]
20008a94:	f103 0301 	add.w	r3, r3, #1
20008a98:	83bb      	strh	r3, [r7, #28]
                    ++transfer_idx;
20008a9a:	8b3b      	ldrh	r3, [r7, #24]
20008a9c:	f103 0301 	add.w	r3, r3, #1
20008aa0:	833b      	strh	r3, [r7, #24]
                    --transit;
20008aa2:	8bfb      	ldrh	r3, [r7, #30]
20008aa4:	f103 33ff 	add.w	r3, r3, #4294967295
20008aa8:	83fb      	strh	r3, [r7, #30]
                    ++transfer_idx;
                    --transit;
                }
            }
            /* If we still need to send the last frame */
            while( tx_idx == transfer_size )
20008aaa:	8b7a      	ldrh	r2, [r7, #26]
20008aac:	697b      	ldr	r3, [r7, #20]
20008aae:	429a      	cmp	r2, r3
20008ab0:	d0bc      	beq.n	20008a2c <SPI_transfer_block+0x320>
            }
            /*
             * Finally, we are now finished sending data and are only reading
             * valid response data which we store in the response buffer.
             */
            while( transfer_idx <= transfer_size )
20008ab2:	e023      	b.n	20008afc <SPI_transfer_block+0x3f0>
            {
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
20008ab4:	68fb      	ldr	r3, [r7, #12]
20008ab6:	681b      	ldr	r3, [r3, #0]
20008ab8:	f103 0320 	add.w	r3, r3, #32
20008abc:	4618      	mov	r0, r3
20008abe:	f04f 0102 	mov.w	r1, #2
20008ac2:	f04f 0204 	mov.w	r2, #4
20008ac6:	f7fc fa19 	bl	20004efc <HW_get_8bit_reg_field>
20008aca:	4603      	mov	r3, r0
20008acc:	2b00      	cmp	r3, #0
20008ace:	d115      	bne.n	20008afc <SPI_transfer_block+0x3f0>
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
20008ad0:	8bba      	ldrh	r2, [r7, #28]
20008ad2:	683b      	ldr	r3, [r7, #0]
20008ad4:	eb02 0403 	add.w	r4, r2, r3
20008ad8:	68fb      	ldr	r3, [r7, #12]
20008ada:	681b      	ldr	r3, [r3, #0]
20008adc:	f103 0308 	add.w	r3, r3, #8
20008ae0:	4618      	mov	r0, r3
20008ae2:	f7fc f9cb 	bl	20004e7c <HW_get_32bit_reg>
20008ae6:	4603      	mov	r3, r0
20008ae8:	b2db      	uxtb	r3, r3
20008aea:	7023      	strb	r3, [r4, #0]
                    ++rx_idx;
20008aec:	8bbb      	ldrh	r3, [r7, #28]
20008aee:	f103 0301 	add.w	r3, r3, #1
20008af2:	83bb      	strh	r3, [r7, #28]
                    ++transfer_idx;
20008af4:	8b3b      	ldrh	r3, [r7, #24]
20008af6:	f103 0301 	add.w	r3, r3, #1
20008afa:	833b      	strh	r3, [r7, #24]
            }
            /*
             * Finally, we are now finished sending data and are only reading
             * valid response data which we store in the response buffer.
             */
            while( transfer_idx <= transfer_size )
20008afc:	8b3a      	ldrh	r2, [r7, #24]
20008afe:	697b      	ldr	r3, [r7, #20]
20008b00:	429a      	cmp	r2, r3
20008b02:	d9d7      	bls.n	20008ab4 <SPI_transfer_block+0x3a8>
                    ++transfer_idx;
                }
            }
        }
    }
}
20008b04:	f107 0724 	add.w	r7, r7, #36	; 0x24
20008b08:	46bd      	mov	sp, r7
20008b0a:	bd90      	pop	{r4, r7, pc}

20008b0c <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    const spi_instance_t * this_spi
)
{
20008b0c:	b580      	push	{r7, lr}
20008b0e:	b082      	sub	sp, #8
20008b10:	af00      	add	r7, sp, #0
20008b12:	6078      	str	r0, [r7, #4]
    /* Disable CoreSPI */
    HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );
20008b14:	687b      	ldr	r3, [r7, #4]
20008b16:	681b      	ldr	r3, [r3, #0]
20008b18:	4618      	mov	r0, r3
20008b1a:	f04f 0100 	mov.w	r1, #0
20008b1e:	f04f 0201 	mov.w	r2, #1
20008b22:	f04f 0300 	mov.w	r3, #0
20008b26:	f7fc f9db 	bl	20004ee0 <HW_set_8bit_reg_field>

    /* Reset TX and RX FIFOs */
    HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
20008b2a:	687b      	ldr	r3, [r7, #4]
20008b2c:	681b      	ldr	r3, [r3, #0]
20008b2e:	f103 031c 	add.w	r3, r3, #28
20008b32:	4618      	mov	r0, r3
20008b34:	f04f 0103 	mov.w	r1, #3
20008b38:	f7fc f9ce 	bl	20004ed8 <HW_set_8bit_reg>

    /* Clear all interrupts */
    HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
20008b3c:	687b      	ldr	r3, [r7, #4]
20008b3e:	681b      	ldr	r3, [r3, #0]
20008b40:	f103 0304 	add.w	r3, r3, #4
20008b44:	4618      	mov	r0, r3
20008b46:	f04f 01ff 	mov.w	r1, #255	; 0xff
20008b4a:	f7fc f9c5 	bl	20004ed8 <HW_set_8bit_reg>

    /* Enable CoreSPI */
    HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, ENABLE );
20008b4e:	687b      	ldr	r3, [r7, #4]
20008b50:	681b      	ldr	r3, [r3, #0]
20008b52:	4618      	mov	r0, r3
20008b54:	f04f 0100 	mov.w	r1, #0
20008b58:	f04f 0201 	mov.w	r2, #1
20008b5c:	f04f 0301 	mov.w	r3, #1
20008b60:	f7fc f9be 	bl	20004ee0 <HW_set_8bit_reg_field>
}
20008b64:	f107 0708 	add.w	r7, r7, #8
20008b68:	46bd      	mov	sp, r7
20008b6a:	bd80      	pop	{r7, pc}

20008b6c <I2C_init>:
    i2c_instance_t * this_i2c,
    addr_t base_address,
    uint8_t ser_address,
    i2c_clock_divider_t ser_clock_speed
)
{
20008b6c:	b580      	push	{r7, lr}
20008b6e:	b086      	sub	sp, #24
20008b70:	af00      	add	r7, sp, #0
20008b72:	60f8      	str	r0, [r7, #12]
20008b74:	60b9      	str	r1, [r7, #8]
20008b76:	71fa      	strb	r2, [r7, #7]
20008b78:	71bb      	strb	r3, [r7, #6]
    psr_t saved_psr;
    uint_fast16_t clock_speed = (uint_fast16_t)ser_clock_speed;
20008b7a:	79bb      	ldrb	r3, [r7, #6]
20008b7c:	617b      	str	r3, [r7, #20]
    
    /*
     * We need to disable ints while doing this as there is no guarantee we
     * have not been called already and the ISR is active.
     */
    saved_psr = HAL_disable_interrupts();
20008b7e:	f001 f99f 	bl	20009ec0 <HAL_disable_interrupts>
20008b82:	4603      	mov	r3, r0
20008b84:	613b      	str	r3, [r7, #16]
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    memset(this_i2c, 0, sizeof(i2c_instance_t));
20008b86:	68f8      	ldr	r0, [r7, #12]
20008b88:	f04f 0100 	mov.w	r1, #0
20008b8c:	f04f 026c 	mov.w	r2, #108	; 0x6c
20008b90:	f001 ff76 	bl	2000aa80 <memset>
    
    /*
     * Set base address of I2C hardware used by this instance.
     */
    this_i2c->base_address = base_address;
20008b94:	68fb      	ldr	r3, [r7, #12]
20008b96:	68ba      	ldr	r2, [r7, #8]
20008b98:	601a      	str	r2, [r3, #0]

    /*
     * Update Serial address of the device
     */
    this_i2c->ser_address = ((uint_fast8_t)ser_address << 1u);
20008b9a:	79fb      	ldrb	r3, [r7, #7]
20008b9c:	ea4f 0243 	mov.w	r2, r3, lsl #1
20008ba0:	68fb      	ldr	r3, [r7, #12]
20008ba2:	605a      	str	r2, [r3, #4]
    
    /*
     * Configure hardware.
     */
    HAL_set_8bit_reg_field(this_i2c->base_address, ENS1, 0x00); /* Reset I2C hardware. */
20008ba4:	68fb      	ldr	r3, [r7, #12]
20008ba6:	681b      	ldr	r3, [r3, #0]
20008ba8:	4618      	mov	r0, r3
20008baa:	f04f 0106 	mov.w	r1, #6
20008bae:	f04f 0240 	mov.w	r2, #64	; 0x40
20008bb2:	f04f 0300 	mov.w	r3, #0
20008bb6:	f7fc f993 	bl	20004ee0 <HW_set_8bit_reg_field>
    HAL_set_8bit_reg_field(this_i2c->base_address, ENS1, 0x01); /* set enable bit */
20008bba:	68fb      	ldr	r3, [r7, #12]
20008bbc:	681b      	ldr	r3, [r3, #0]
20008bbe:	4618      	mov	r0, r3
20008bc0:	f04f 0106 	mov.w	r1, #6
20008bc4:	f04f 0240 	mov.w	r2, #64	; 0x40
20008bc8:	f04f 0301 	mov.w	r3, #1
20008bcc:	f7fc f988 	bl	20004ee0 <HW_set_8bit_reg_field>
    HAL_set_8bit_reg_field(this_i2c->base_address, CR2, ( (clock_speed >> 2) & 0x01) );
20008bd0:	68fb      	ldr	r3, [r7, #12]
20008bd2:	681a      	ldr	r2, [r3, #0]
20008bd4:	697b      	ldr	r3, [r7, #20]
20008bd6:	ea4f 0393 	mov.w	r3, r3, lsr #2
20008bda:	f003 0301 	and.w	r3, r3, #1
20008bde:	4610      	mov	r0, r2
20008be0:	f04f 0107 	mov.w	r1, #7
20008be4:	f04f 0280 	mov.w	r2, #128	; 0x80
20008be8:	f7fc f97a 	bl	20004ee0 <HW_set_8bit_reg_field>
    HAL_set_8bit_reg_field(this_i2c->base_address, CR1, ( (clock_speed >> 1) & 0x01) );
20008bec:	68fb      	ldr	r3, [r7, #12]
20008bee:	681a      	ldr	r2, [r3, #0]
20008bf0:	697b      	ldr	r3, [r7, #20]
20008bf2:	ea4f 0353 	mov.w	r3, r3, lsr #1
20008bf6:	f003 0301 	and.w	r3, r3, #1
20008bfa:	4610      	mov	r0, r2
20008bfc:	f04f 0101 	mov.w	r1, #1
20008c00:	f04f 0202 	mov.w	r2, #2
20008c04:	f7fc f96c 	bl	20004ee0 <HW_set_8bit_reg_field>
    HAL_set_8bit_reg_field(this_i2c->base_address, CR0, ( clock_speed & 0x01) );
20008c08:	68fb      	ldr	r3, [r7, #12]
20008c0a:	681a      	ldr	r2, [r3, #0]
20008c0c:	697b      	ldr	r3, [r7, #20]
20008c0e:	f003 0301 	and.w	r3, r3, #1
20008c12:	4610      	mov	r0, r2
20008c14:	f04f 0100 	mov.w	r1, #0
20008c18:	f04f 0201 	mov.w	r2, #1
20008c1c:	f7fc f960 	bl	20004ee0 <HW_set_8bit_reg_field>

    HAL_set_8bit_reg(this_i2c->base_address, ADDRESS, this_i2c->ser_address);
20008c20:	68fb      	ldr	r3, [r7, #12]
20008c22:	681b      	ldr	r3, [r3, #0]
20008c24:	f103 020c 	add.w	r2, r3, #12
20008c28:	68fb      	ldr	r3, [r7, #12]
20008c2a:	685b      	ldr	r3, [r3, #4]
20008c2c:	4610      	mov	r0, r2
20008c2e:	4619      	mov	r1, r3
20008c30:	f7fc f952 	bl	20004ed8 <HW_set_8bit_reg>
    HAL_set_8bit_reg(this_i2c->base_address, ADDRESS1, this_i2c->ser_address);
20008c34:	68fb      	ldr	r3, [r7, #12]
20008c36:	681b      	ldr	r3, [r3, #0]
20008c38:	f103 021c 	add.w	r2, r3, #28
20008c3c:	68fb      	ldr	r3, [r7, #12]
20008c3e:	685b      	ldr	r3, [r3, #4]
20008c40:	4610      	mov	r0, r2
20008c42:	4619      	mov	r1, r3
20008c44:	f7fc f948 	bl	20004ed8 <HW_set_8bit_reg>
    
    /*
     * Finally safe to enable interrupts.
     */
    HAL_restore_interrupts( saved_psr );
20008c48:	6938      	ldr	r0, [r7, #16]
20008c4a:	f001 f93d 	bl	20009ec8 <HAL_restore_interrupts>
}
20008c4e:	f107 0718 	add.w	r7, r7, #24
20008c52:	46bd      	mov	sp, r7
20008c54:	bd80      	pop	{r7, pc}
20008c56:	bf00      	nop

20008c58 <I2C_write>:
    uint8_t serial_addr,
    const uint8_t * write_buffer,
    uint16_t write_size,
    uint8_t options
)
{
20008c58:	b580      	push	{r7, lr}
20008c5a:	b086      	sub	sp, #24
20008c5c:	af00      	add	r7, sp, #0
20008c5e:	60f8      	str	r0, [r7, #12]
20008c60:	607a      	str	r2, [r7, #4]
20008c62:	460a      	mov	r2, r1
20008c64:	72fa      	strb	r2, [r7, #11]
20008c66:	807b      	strh	r3, [r7, #2]
    psr_t saved_psr;
    volatile uint8_t stat_ctrl;

    saved_psr = HAL_disable_interrupts();
20008c68:	f001 f92a 	bl	20009ec0 <HAL_disable_interrupts>
20008c6c:	4603      	mov	r3, r0
20008c6e:	617b      	str	r3, [r7, #20]

    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
20008c70:	68fb      	ldr	r3, [r7, #12]
20008c72:	7b1b      	ldrb	r3, [r3, #12]
20008c74:	2b00      	cmp	r3, #0
20008c76:	d103      	bne.n	20008c80 <I2C_write+0x28>
    {
      this_i2c->transaction = MASTER_WRITE_TRANSACTION;
20008c78:	68fb      	ldr	r3, [r7, #12]
20008c7a:	f04f 0201 	mov.w	r2, #1
20008c7e:	731a      	strb	r2, [r3, #12]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_WRITE_TRANSACTION ;
20008c80:	68fb      	ldr	r3, [r7, #12]
20008c82:	f04f 0201 	mov.w	r2, #1
20008c86:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
20008c8a:	7afb      	ldrb	r3, [r7, #11]
20008c8c:	ea4f 0243 	mov.w	r2, r3, lsl #1
20008c90:	68fb      	ldr	r3, [r7, #12]
20008c92:	609a      	str	r2, [r3, #8]
    this_i2c->dir = WRITE_DIR;
20008c94:	68fb      	ldr	r3, [r7, #12]
20008c96:	f04f 0200 	mov.w	r2, #0
20008c9a:	625a      	str	r2, [r3, #36]	; 0x24
    this_i2c->master_tx_buffer = write_buffer;
20008c9c:	68fb      	ldr	r3, [r7, #12]
20008c9e:	687a      	ldr	r2, [r7, #4]
20008ca0:	619a      	str	r2, [r3, #24]
    this_i2c->master_tx_size = write_size;
20008ca2:	887a      	ldrh	r2, [r7, #2]
20008ca4:	68fb      	ldr	r3, [r7, #12]
20008ca6:	61da      	str	r2, [r3, #28]
    this_i2c->master_tx_idx = 0u;
20008ca8:	68fb      	ldr	r3, [r7, #12]
20008caa:	f04f 0200 	mov.w	r2, #0
20008cae:	621a      	str	r2, [r3, #32]

    /* Set I2C status in progress */
    this_i2c->master_status = I2C_IN_PROGRESS;
20008cb0:	68fb      	ldr	r3, [r7, #12]
20008cb2:	f04f 0201 	mov.w	r2, #1
20008cb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    this_i2c->options = options;
20008cba:	68fb      	ldr	r3, [r7, #12]
20008cbc:	f897 2020 	ldrb.w	r2, [r7, #32]
20008cc0:	751a      	strb	r2, [r3, #20]

    if(I2C_IN_PROGRESS == this_i2c->slave_status)
20008cc2:	68fb      	ldr	r3, [r7, #12]
20008cc4:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
20008cc8:	b2db      	uxtb	r3, r3
20008cca:	2b01      	cmp	r3, #1
20008ccc:	d105      	bne.n	20008cda <I2C_write+0x82>
    {
        this_i2c->is_transaction_pending = 1u;
20008cce:	68fb      	ldr	r3, [r7, #12]
20008cd0:	f04f 0201 	mov.w	r2, #1
20008cd4:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
20008cd8:	e00a      	b.n	20008cf0 <I2C_write+0x98>
    }
    else
    {
        HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
20008cda:	68fb      	ldr	r3, [r7, #12]
20008cdc:	681b      	ldr	r3, [r3, #0]
20008cde:	4618      	mov	r0, r3
20008ce0:	f04f 0105 	mov.w	r1, #5
20008ce4:	f04f 0220 	mov.w	r2, #32
20008ce8:	f04f 0301 	mov.w	r3, #1
20008cec:	f7fc f8f8 	bl	20004ee0 <HW_set_8bit_reg_field>
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( I2C_HOLD_BUS == this_i2c->bus_status )
20008cf0:	68fb      	ldr	r3, [r7, #12]
20008cf2:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
20008cf6:	2b01      	cmp	r3, #1
20008cf8:	d10a      	bne.n	20008d10 <I2C_write+0xb8>
    {
        HAL_set_8bit_reg_field(this_i2c->base_address, SI, 0x00u);
20008cfa:	68fb      	ldr	r3, [r7, #12]
20008cfc:	681b      	ldr	r3, [r3, #0]
20008cfe:	4618      	mov	r0, r3
20008d00:	f04f 0103 	mov.w	r1, #3
20008d04:	f04f 0208 	mov.w	r2, #8
20008d08:	f04f 0300 	mov.w	r3, #0
20008d0c:	f7fc f8e8 	bl	20004ee0 <HW_set_8bit_reg_field>
    }

    stat_ctrl = HAL_get_8bit_reg( this_i2c->base_address, STATUS);
20008d10:	68fb      	ldr	r3, [r7, #12]
20008d12:	681b      	ldr	r3, [r3, #0]
20008d14:	f103 0304 	add.w	r3, r3, #4
20008d18:	4618      	mov	r0, r3
20008d1a:	f7fc f8df 	bl	20004edc <HW_get_8bit_reg>
20008d1e:	4603      	mov	r3, r0
20008d20:	74fb      	strb	r3, [r7, #19]
    stat_ctrl = stat_ctrl;  /* Avoids lint warning. */
20008d22:	7cfb      	ldrb	r3, [r7, #19]
20008d24:	b2db      	uxtb	r3, r3
20008d26:	74fb      	strb	r3, [r7, #19]

    /* Enable the interrupt. ( Re-enable) */
    I2C_enable_irq( this_i2c );
20008d28:	68f8      	ldr	r0, [r7, #12]
20008d2a:	f000 fec9 	bl	20009ac0 <I2C_enable_irq>

    HAL_restore_interrupts( saved_psr );
20008d2e:	6978      	ldr	r0, [r7, #20]
20008d30:	f001 f8ca 	bl	20009ec8 <HAL_restore_interrupts>
}
20008d34:	f107 0718 	add.w	r7, r7, #24
20008d38:	46bd      	mov	sp, r7
20008d3a:	bd80      	pop	{r7, pc}

20008d3c <I2C_read>:
    uint8_t serial_addr,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
20008d3c:	b580      	push	{r7, lr}
20008d3e:	b086      	sub	sp, #24
20008d40:	af00      	add	r7, sp, #0
20008d42:	60f8      	str	r0, [r7, #12]
20008d44:	607a      	str	r2, [r7, #4]
20008d46:	460a      	mov	r2, r1
20008d48:	72fa      	strb	r2, [r7, #11]
20008d4a:	807b      	strh	r3, [r7, #2]
    psr_t saved_psr;
    volatile uint8_t stat_ctrl;

    saved_psr = HAL_disable_interrupts();
20008d4c:	f001 f8b8 	bl	20009ec0 <HAL_disable_interrupts>
20008d50:	4603      	mov	r3, r0
20008d52:	617b      	str	r3, [r7, #20]
    
    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
20008d54:	68fb      	ldr	r3, [r7, #12]
20008d56:	7b1b      	ldrb	r3, [r3, #12]
20008d58:	2b00      	cmp	r3, #0
20008d5a:	d103      	bne.n	20008d64 <I2C_read+0x28>
    {
      this_i2c->transaction = MASTER_READ_TRANSACTION;
20008d5c:	68fb      	ldr	r3, [r7, #12]
20008d5e:	f04f 0202 	mov.w	r2, #2
20008d62:	731a      	strb	r2, [r3, #12]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_READ_TRANSACTION ;
20008d64:	68fb      	ldr	r3, [r7, #12]
20008d66:	f04f 0202 	mov.w	r2, #2
20008d6a:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
20008d6e:	7afb      	ldrb	r3, [r7, #11]
20008d70:	ea4f 0243 	mov.w	r2, r3, lsl #1
20008d74:	68fb      	ldr	r3, [r7, #12]
20008d76:	609a      	str	r2, [r3, #8]

    this_i2c->dir = READ_DIR;
20008d78:	68fb      	ldr	r3, [r7, #12]
20008d7a:	f04f 0201 	mov.w	r2, #1
20008d7e:	625a      	str	r2, [r3, #36]	; 0x24

    this_i2c->master_rx_buffer = read_buffer;
20008d80:	68fb      	ldr	r3, [r7, #12]
20008d82:	687a      	ldr	r2, [r7, #4]
20008d84:	629a      	str	r2, [r3, #40]	; 0x28
    this_i2c->master_rx_size = read_size;
20008d86:	887a      	ldrh	r2, [r7, #2]
20008d88:	68fb      	ldr	r3, [r7, #12]
20008d8a:	62da      	str	r2, [r3, #44]	; 0x2c
    this_i2c->master_rx_idx = 0u;
20008d8c:	68fb      	ldr	r3, [r7, #12]
20008d8e:	f04f 0200 	mov.w	r2, #0
20008d92:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set I2C status in progress */
    this_i2c->master_status = I2C_IN_PROGRESS;
20008d94:	68fb      	ldr	r3, [r7, #12]
20008d96:	f04f 0201 	mov.w	r2, #1
20008d9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    this_i2c->options = options;
20008d9e:	68fb      	ldr	r3, [r7, #12]
20008da0:	f897 2020 	ldrb.w	r2, [r7, #32]
20008da4:	751a      	strb	r2, [r3, #20]
    
    if(I2C_IN_PROGRESS == this_i2c->slave_status)
20008da6:	68fb      	ldr	r3, [r7, #12]
20008da8:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
20008dac:	b2db      	uxtb	r3, r3
20008dae:	2b01      	cmp	r3, #1
20008db0:	d105      	bne.n	20008dbe <I2C_read+0x82>
    {
        this_i2c->is_transaction_pending = 1u;
20008db2:	68fb      	ldr	r3, [r7, #12]
20008db4:	f04f 0201 	mov.w	r2, #1
20008db8:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
20008dbc:	e00a      	b.n	20008dd4 <I2C_read+0x98>
    }
    else
    {
        HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
20008dbe:	68fb      	ldr	r3, [r7, #12]
20008dc0:	681b      	ldr	r3, [r3, #0]
20008dc2:	4618      	mov	r0, r3
20008dc4:	f04f 0105 	mov.w	r1, #5
20008dc8:	f04f 0220 	mov.w	r2, #32
20008dcc:	f04f 0301 	mov.w	r3, #1
20008dd0:	f7fc f886 	bl	20004ee0 <HW_set_8bit_reg_field>
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( I2C_HOLD_BUS == this_i2c->bus_status )
20008dd4:	68fb      	ldr	r3, [r7, #12]
20008dd6:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
20008dda:	2b01      	cmp	r3, #1
20008ddc:	d10a      	bne.n	20008df4 <I2C_read+0xb8>
    {
        HAL_set_8bit_reg_field(this_i2c->base_address, SI, 0x00u);
20008dde:	68fb      	ldr	r3, [r7, #12]
20008de0:	681b      	ldr	r3, [r3, #0]
20008de2:	4618      	mov	r0, r3
20008de4:	f04f 0103 	mov.w	r1, #3
20008de8:	f04f 0208 	mov.w	r2, #8
20008dec:	f04f 0300 	mov.w	r3, #0
20008df0:	f7fc f876 	bl	20004ee0 <HW_set_8bit_reg_field>
    }

    stat_ctrl = HAL_get_8bit_reg( this_i2c->base_address, STATUS);
20008df4:	68fb      	ldr	r3, [r7, #12]
20008df6:	681b      	ldr	r3, [r3, #0]
20008df8:	f103 0304 	add.w	r3, r3, #4
20008dfc:	4618      	mov	r0, r3
20008dfe:	f7fc f86d 	bl	20004edc <HW_get_8bit_reg>
20008e02:	4603      	mov	r3, r0
20008e04:	74fb      	strb	r3, [r7, #19]
    stat_ctrl = stat_ctrl;  /* Avoids lint warning. */
20008e06:	7cfb      	ldrb	r3, [r7, #19]
20008e08:	b2db      	uxtb	r3, r3
20008e0a:	74fb      	strb	r3, [r7, #19]

    /* Enable the interrupt. ( Re-enable) */
    I2C_enable_irq( this_i2c );
20008e0c:	68f8      	ldr	r0, [r7, #12]
20008e0e:	f000 fe57 	bl	20009ac0 <I2C_enable_irq>
    HAL_restore_interrupts( saved_psr );
20008e12:	6978      	ldr	r0, [r7, #20]
20008e14:	f001 f858 	bl	20009ec8 <HAL_restore_interrupts>
}
20008e18:	f107 0718 	add.w	r7, r7, #24
20008e1c:	46bd      	mov	sp, r7
20008e1e:	bd80      	pop	{r7, pc}

20008e20 <I2C_write_read>:
    uint16_t offset_size,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
20008e20:	b580      	push	{r7, lr}
20008e22:	b086      	sub	sp, #24
20008e24:	af00      	add	r7, sp, #0
20008e26:	60f8      	str	r0, [r7, #12]
20008e28:	607a      	str	r2, [r7, #4]
20008e2a:	460a      	mov	r2, r1
20008e2c:	72fa      	strb	r2, [r7, #11]
20008e2e:	807b      	strh	r3, [r7, #2]
    HAL_ASSERT(offset_size > 0u);
20008e30:	887b      	ldrh	r3, [r7, #2]
20008e32:	2b00      	cmp	r3, #0
20008e34:	d100      	bne.n	20008e38 <I2C_write_read+0x18>
20008e36:	be00      	bkpt	0x0000
    HAL_ASSERT(addr_offset != (uint8_t *)0);
20008e38:	687b      	ldr	r3, [r7, #4]
20008e3a:	2b00      	cmp	r3, #0
20008e3c:	d100      	bne.n	20008e40 <I2C_write_read+0x20>
20008e3e:	be00      	bkpt	0x0000
    HAL_ASSERT(read_size > 0u);
20008e40:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
20008e42:	2b00      	cmp	r3, #0
20008e44:	d100      	bne.n	20008e48 <I2C_write_read+0x28>
20008e46:	be00      	bkpt	0x0000
    HAL_ASSERT(read_buffer != (uint8_t *)0);
20008e48:	6a3b      	ldr	r3, [r7, #32]
20008e4a:	2b00      	cmp	r3, #0
20008e4c:	d100      	bne.n	20008e50 <I2C_write_read+0x30>
20008e4e:	be00      	bkpt	0x0000
    
    this_i2c->master_status = I2C_FAILED;
20008e50:	68fb      	ldr	r3, [r7, #12]
20008e52:	f04f 0202 	mov.w	r2, #2
20008e56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    if((read_size > 0u) && (offset_size > 0u))
20008e5a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
20008e5c:	2b00      	cmp	r3, #0
20008e5e:	d072      	beq.n	20008f46 <I2C_write_read+0x126>
20008e60:	887b      	ldrh	r3, [r7, #2]
20008e62:	2b00      	cmp	r3, #0
20008e64:	d06f      	beq.n	20008f46 <I2C_write_read+0x126>
    {
        psr_t saved_psr;
        volatile uint8_t stat_ctrl;

        saved_psr = HAL_disable_interrupts();
20008e66:	f001 f82b 	bl	20009ec0 <HAL_disable_interrupts>
20008e6a:	4603      	mov	r3, r0
20008e6c:	617b      	str	r3, [r7, #20]

        /* Update the transaction only when there is no transaction going on I2C */
        if( this_i2c->transaction == NO_TRANSACTION)
20008e6e:	68fb      	ldr	r3, [r7, #12]
20008e70:	7b1b      	ldrb	r3, [r3, #12]
20008e72:	2b00      	cmp	r3, #0
20008e74:	d103      	bne.n	20008e7e <I2C_write_read+0x5e>
        {
            this_i2c->transaction = MASTER_RANDOM_READ_TRANSACTION;
20008e76:	68fb      	ldr	r3, [r7, #12]
20008e78:	f04f 0203 	mov.w	r2, #3
20008e7c:	731a      	strb	r2, [r3, #12]
        }

        /* Update the Pending transaction information so that transaction can restarted */
        this_i2c->pending_transaction = MASTER_RANDOM_READ_TRANSACTION ;
20008e7e:	68fb      	ldr	r3, [r7, #12]
20008e80:	f04f 0203 	mov.w	r2, #3
20008e84:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

        /* Update target address */
        this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
20008e88:	7afb      	ldrb	r3, [r7, #11]
20008e8a:	ea4f 0243 	mov.w	r2, r3, lsl #1
20008e8e:	68fb      	ldr	r3, [r7, #12]
20008e90:	609a      	str	r2, [r3, #8]

        this_i2c->dir = WRITE_DIR;
20008e92:	68fb      	ldr	r3, [r7, #12]
20008e94:	f04f 0200 	mov.w	r2, #0
20008e98:	625a      	str	r2, [r3, #36]	; 0x24

        this_i2c->master_tx_buffer = addr_offset;
20008e9a:	68fb      	ldr	r3, [r7, #12]
20008e9c:	687a      	ldr	r2, [r7, #4]
20008e9e:	619a      	str	r2, [r3, #24]
        this_i2c->master_tx_size = offset_size;
20008ea0:	887a      	ldrh	r2, [r7, #2]
20008ea2:	68fb      	ldr	r3, [r7, #12]
20008ea4:	61da      	str	r2, [r3, #28]
        this_i2c->master_tx_idx = 0u;
20008ea6:	68fb      	ldr	r3, [r7, #12]
20008ea8:	f04f 0200 	mov.w	r2, #0
20008eac:	621a      	str	r2, [r3, #32]

        this_i2c->master_rx_buffer = read_buffer;
20008eae:	68fb      	ldr	r3, [r7, #12]
20008eb0:	6a3a      	ldr	r2, [r7, #32]
20008eb2:	629a      	str	r2, [r3, #40]	; 0x28
        this_i2c->master_rx_size = read_size;
20008eb4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
20008eb6:	68fb      	ldr	r3, [r7, #12]
20008eb8:	62da      	str	r2, [r3, #44]	; 0x2c
        this_i2c->master_rx_idx = 0u;
20008eba:	68fb      	ldr	r3, [r7, #12]
20008ebc:	f04f 0200 	mov.w	r2, #0
20008ec0:	631a      	str	r2, [r3, #48]	; 0x30
        
        /* Set I2C status in progress */
        this_i2c->master_status = I2C_IN_PROGRESS;
20008ec2:	68fb      	ldr	r3, [r7, #12]
20008ec4:	f04f 0201 	mov.w	r2, #1
20008ec8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        this_i2c->options = options;
20008ecc:	68fb      	ldr	r3, [r7, #12]
20008ece:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
20008ed2:	751a      	strb	r2, [r3, #20]
        
        if(I2C_IN_PROGRESS == this_i2c->slave_status)
20008ed4:	68fb      	ldr	r3, [r7, #12]
20008ed6:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
20008eda:	b2db      	uxtb	r3, r3
20008edc:	2b01      	cmp	r3, #1
20008ede:	d105      	bne.n	20008eec <I2C_write_read+0xcc>
        {
            this_i2c->is_transaction_pending = 1u;
20008ee0:	68fb      	ldr	r3, [r7, #12]
20008ee2:	f04f 0201 	mov.w	r2, #1
20008ee6:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
20008eea:	e00a      	b.n	20008f02 <I2C_write_read+0xe2>
        }
        else
        {
            HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
20008eec:	68fb      	ldr	r3, [r7, #12]
20008eee:	681b      	ldr	r3, [r3, #0]
20008ef0:	4618      	mov	r0, r3
20008ef2:	f04f 0105 	mov.w	r1, #5
20008ef6:	f04f 0220 	mov.w	r2, #32
20008efa:	f04f 0301 	mov.w	r3, #1
20008efe:	f7fb ffef 	bl	20004ee0 <HW_set_8bit_reg_field>
        /*
         * Clear interrupts if required (depends on repeated starts).
         * Since the Bus is on hold, only then prior status needs to
         * be cleared.
         */
        if ( I2C_HOLD_BUS == this_i2c->bus_status )
20008f02:	68fb      	ldr	r3, [r7, #12]
20008f04:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
20008f08:	2b01      	cmp	r3, #1
20008f0a:	d10a      	bne.n	20008f22 <I2C_write_read+0x102>
        {
            HAL_set_8bit_reg_field(this_i2c->base_address, SI, 0x00u);
20008f0c:	68fb      	ldr	r3, [r7, #12]
20008f0e:	681b      	ldr	r3, [r3, #0]
20008f10:	4618      	mov	r0, r3
20008f12:	f04f 0103 	mov.w	r1, #3
20008f16:	f04f 0208 	mov.w	r2, #8
20008f1a:	f04f 0300 	mov.w	r3, #0
20008f1e:	f7fb ffdf 	bl	20004ee0 <HW_set_8bit_reg_field>
        }

        stat_ctrl = HAL_get_8bit_reg( this_i2c->base_address, STATUS);
20008f22:	68fb      	ldr	r3, [r7, #12]
20008f24:	681b      	ldr	r3, [r3, #0]
20008f26:	f103 0304 	add.w	r3, r3, #4
20008f2a:	4618      	mov	r0, r3
20008f2c:	f7fb ffd6 	bl	20004edc <HW_get_8bit_reg>
20008f30:	4603      	mov	r3, r0
20008f32:	74fb      	strb	r3, [r7, #19]
        stat_ctrl = stat_ctrl;  /* Avoids lint warning. */
20008f34:	7cfb      	ldrb	r3, [r7, #19]
20008f36:	b2db      	uxtb	r3, r3
20008f38:	74fb      	strb	r3, [r7, #19]
            
        /* Enable the interrupt. ( Re-enable) */
        I2C_enable_irq( this_i2c );
20008f3a:	68f8      	ldr	r0, [r7, #12]
20008f3c:	f000 fdc0 	bl	20009ac0 <I2C_enable_irq>

        HAL_restore_interrupts( saved_psr );
20008f40:	6978      	ldr	r0, [r7, #20]
20008f42:	f000 ffc1 	bl	20009ec8 <HAL_restore_interrupts>
    }
}
20008f46:	f107 0718 	add.w	r7, r7, #24
20008f4a:	46bd      	mov	sp, r7
20008f4c:	bd80      	pop	{r7, pc}
20008f4e:	bf00      	nop

20008f50 <I2C_wait_complete>:
i2c_status_t I2C_wait_complete
(
    i2c_instance_t * this_i2c,
    uint32_t timeout_ms
)
{
20008f50:	b580      	push	{r7, lr}
20008f52:	b084      	sub	sp, #16
20008f54:	af00      	add	r7, sp, #0
20008f56:	6078      	str	r0, [r7, #4]
20008f58:	6039      	str	r1, [r7, #0]
     * Because we have no idea of what CPU we are supposed to be running on
     * we need to guard this write to the timeout value to avoid ISR/user code
     * interaction issues. Checking the status below should be fine as only a
     * single byte should change in that.
     */
    saved_psr = HAL_disable_interrupts();
20008f5a:	f000 ffb1 	bl	20009ec0 <HAL_disable_interrupts>
20008f5e:	4603      	mov	r3, r0
20008f60:	60fb      	str	r3, [r7, #12]
    this_i2c->master_timeout_ms = timeout_ms;
20008f62:	687b      	ldr	r3, [r7, #4]
20008f64:	683a      	ldr	r2, [r7, #0]
20008f66:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_restore_interrupts( saved_psr );
20008f68:	68f8      	ldr	r0, [r7, #12]
20008f6a:	f000 ffad 	bl	20009ec8 <HAL_restore_interrupts>

    /* Run the loop until state returns I2C_FAILED  or I2C_SUCESS*/
    do {
        i2c_status = this_i2c->master_status;
20008f6e:	687b      	ldr	r3, [r7, #4]
20008f70:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
20008f74:	72fb      	strb	r3, [r7, #11]
    } while(I2C_IN_PROGRESS == i2c_status);
20008f76:	7afb      	ldrb	r3, [r7, #11]
20008f78:	2b01      	cmp	r3, #1
20008f7a:	d0f8      	beq.n	20008f6e <I2C_wait_complete+0x1e>
    return i2c_status;
20008f7c:	7afb      	ldrb	r3, [r7, #11]
}
20008f7e:	4618      	mov	r0, r3
20008f80:	f107 0710 	add.w	r7, r7, #16
20008f84:	46bd      	mov	sp, r7
20008f86:	bd80      	pop	{r7, pc}

20008f88 <enable_slave_if_required>:
 */
static void enable_slave_if_required
(
    i2c_instance_t * this_i2c
)
{
20008f88:	b580      	push	{r7, lr}
20008f8a:	b082      	sub	sp, #8
20008f8c:	af00      	add	r7, sp, #0
20008f8e:	6078      	str	r0, [r7, #4]
    /*
     * This function is only called from within the ISR and so does not need
     * guarding on the register access.
     */
    if( 0 != this_i2c->is_slave_enabled )
20008f90:	687b      	ldr	r3, [r7, #4]
20008f92:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
20008f96:	2b00      	cmp	r3, #0
20008f98:	d00a      	beq.n	20008fb0 <enable_slave_if_required+0x28>
    {
        HAL_set_8bit_reg_field( this_i2c->base_address, AA, 0x01u );
20008f9a:	687b      	ldr	r3, [r7, #4]
20008f9c:	681b      	ldr	r3, [r3, #0]
20008f9e:	4618      	mov	r0, r3
20008fa0:	f04f 0102 	mov.w	r1, #2
20008fa4:	f04f 0204 	mov.w	r2, #4
20008fa8:	f04f 0301 	mov.w	r3, #1
20008fac:	f7fb ff98 	bl	20004ee0 <HW_set_8bit_reg_field>
    }
}
20008fb0:	f107 0708 	add.w	r7, r7, #8
20008fb4:	46bd      	mov	sp, r7
20008fb6:	bd80      	pop	{r7, pc}

20008fb8 <I2C_isr>:
 */
void I2C_isr
(
    i2c_instance_t * this_i2c
)
{
20008fb8:	b5b0      	push	{r4, r5, r7, lr}
20008fba:	b084      	sub	sp, #16
20008fbc:	af00      	add	r7, sp, #0
20008fbe:	6078      	str	r0, [r7, #4]
    volatile uint8_t status;
    uint8_t data;
    uint8_t hold_bus;
    uint8_t clear_irq = 1u;
20008fc0:	f04f 0301 	mov.w	r3, #1
20008fc4:	73bb      	strb	r3, [r7, #14]

    status = HAL_get_8bit_reg( this_i2c->base_address, STATUS);
20008fc6:	687b      	ldr	r3, [r7, #4]
20008fc8:	681b      	ldr	r3, [r3, #0]
20008fca:	f103 0304 	add.w	r3, r3, #4
20008fce:	4618      	mov	r0, r3
20008fd0:	f7fb ff84 	bl	20004edc <HW_get_8bit_reg>
20008fd4:	4603      	mov	r3, r0
20008fd6:	72fb      	strb	r3, [r7, #11]
    
    switch( status )
20008fd8:	7afb      	ldrb	r3, [r7, #11]
20008fda:	b2db      	uxtb	r3, r3
20008fdc:	f1a3 0308 	sub.w	r3, r3, #8
20008fe0:	2bd8      	cmp	r3, #216	; 0xd8
20008fe2:	f200 84e3 	bhi.w	200099ac <I2C_isr+0x9f4>
20008fe6:	a201      	add	r2, pc, #4	; (adr r2, 20008fec <I2C_isr+0x34>)
20008fe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20008fec:	20009351 	.word	0x20009351
20008ff0:	200099ad 	.word	0x200099ad
20008ff4:	200099ad 	.word	0x200099ad
20008ff8:	200099ad 	.word	0x200099ad
20008ffc:	200099ad 	.word	0x200099ad
20009000:	200099ad 	.word	0x200099ad
20009004:	200099ad 	.word	0x200099ad
20009008:	200099ad 	.word	0x200099ad
2000900c:	20009351 	.word	0x20009351
20009010:	200099ad 	.word	0x200099ad
20009014:	200099ad 	.word	0x200099ad
20009018:	200099ad 	.word	0x200099ad
2000901c:	200099ad 	.word	0x200099ad
20009020:	200099ad 	.word	0x200099ad
20009024:	200099ad 	.word	0x200099ad
20009028:	200099ad 	.word	0x200099ad
2000902c:	20009427 	.word	0x20009427
20009030:	200099ad 	.word	0x200099ad
20009034:	200099ad 	.word	0x200099ad
20009038:	200099ad 	.word	0x200099ad
2000903c:	200099ad 	.word	0x200099ad
20009040:	200099ad 	.word	0x200099ad
20009044:	200099ad 	.word	0x200099ad
20009048:	200099ad 	.word	0x200099ad
2000904c:	200093f7 	.word	0x200093f7
20009050:	200099ad 	.word	0x200099ad
20009054:	200099ad 	.word	0x200099ad
20009058:	200099ad 	.word	0x200099ad
2000905c:	200099ad 	.word	0x200099ad
20009060:	200099ad 	.word	0x200099ad
20009064:	200099ad 	.word	0x200099ad
20009068:	200099ad 	.word	0x200099ad
2000906c:	20009427 	.word	0x20009427
20009070:	200099ad 	.word	0x200099ad
20009074:	200099ad 	.word	0x200099ad
20009078:	200099ad 	.word	0x200099ad
2000907c:	200099ad 	.word	0x200099ad
20009080:	200099ad 	.word	0x200099ad
20009084:	200099ad 	.word	0x200099ad
20009088:	200099ad 	.word	0x200099ad
2000908c:	200094d7 	.word	0x200094d7
20009090:	200099ad 	.word	0x200099ad
20009094:	200099ad 	.word	0x200099ad
20009098:	200099ad 	.word	0x200099ad
2000909c:	200099ad 	.word	0x200099ad
200090a0:	200099ad 	.word	0x200099ad
200090a4:	200099ad 	.word	0x200099ad
200090a8:	200099ad 	.word	0x200099ad
200090ac:	200093df 	.word	0x200093df
200090b0:	200099ad 	.word	0x200099ad
200090b4:	200099ad 	.word	0x200099ad
200090b8:	200099ad 	.word	0x200099ad
200090bc:	200099ad 	.word	0x200099ad
200090c0:	200099ad 	.word	0x200099ad
200090c4:	200099ad 	.word	0x200099ad
200090c8:	200099ad 	.word	0x200099ad
200090cc:	20009507 	.word	0x20009507
200090d0:	200099ad 	.word	0x200099ad
200090d4:	200099ad 	.word	0x200099ad
200090d8:	200099ad 	.word	0x200099ad
200090dc:	200099ad 	.word	0x200099ad
200090e0:	200099ad 	.word	0x200099ad
200090e4:	200099ad 	.word	0x200099ad
200090e8:	200099ad 	.word	0x200099ad
200090ec:	20009587 	.word	0x20009587
200090f0:	200099ad 	.word	0x200099ad
200090f4:	200099ad 	.word	0x200099ad
200090f8:	200099ad 	.word	0x200099ad
200090fc:	200099ad 	.word	0x200099ad
20009100:	200099ad 	.word	0x200099ad
20009104:	200099ad 	.word	0x200099ad
20009108:	200099ad 	.word	0x200099ad
2000910c:	200095b7 	.word	0x200095b7
20009110:	200099ad 	.word	0x200099ad
20009114:	200099ad 	.word	0x200099ad
20009118:	200099ad 	.word	0x200099ad
2000911c:	200099ad 	.word	0x200099ad
20009120:	200099ad 	.word	0x200099ad
20009124:	200099ad 	.word	0x200099ad
20009128:	200099ad 	.word	0x200099ad
2000912c:	20009607 	.word	0x20009607
20009130:	200099ad 	.word	0x200099ad
20009134:	200099ad 	.word	0x200099ad
20009138:	200099ad 	.word	0x200099ad
2000913c:	200099ad 	.word	0x200099ad
20009140:	200099ad 	.word	0x200099ad
20009144:	200099ad 	.word	0x200099ad
20009148:	200099ad 	.word	0x200099ad
2000914c:	200096d1 	.word	0x200096d1
20009150:	200099ad 	.word	0x200099ad
20009154:	200099ad 	.word	0x200099ad
20009158:	200099ad 	.word	0x200099ad
2000915c:	200099ad 	.word	0x200099ad
20009160:	200099ad 	.word	0x200099ad
20009164:	200099ad 	.word	0x200099ad
20009168:	200099ad 	.word	0x200099ad
2000916c:	200096c7 	.word	0x200096c7
20009170:	200099ad 	.word	0x200099ad
20009174:	200099ad 	.word	0x200099ad
20009178:	200099ad 	.word	0x200099ad
2000917c:	200099ad 	.word	0x200099ad
20009180:	200099ad 	.word	0x200099ad
20009184:	200099ad 	.word	0x200099ad
20009188:	200099ad 	.word	0x200099ad
2000918c:	200096d1 	.word	0x200096d1
20009190:	200099ad 	.word	0x200099ad
20009194:	200099ad 	.word	0x200099ad
20009198:	200099ad 	.word	0x200099ad
2000919c:	200099ad 	.word	0x200099ad
200091a0:	200099ad 	.word	0x200099ad
200091a4:	200099ad 	.word	0x200099ad
200091a8:	200099ad 	.word	0x200099ad
200091ac:	200096c7 	.word	0x200096c7
200091b0:	200099ad 	.word	0x200099ad
200091b4:	200099ad 	.word	0x200099ad
200091b8:	200099ad 	.word	0x200099ad
200091bc:	200099ad 	.word	0x200099ad
200091c0:	200099ad 	.word	0x200099ad
200091c4:	200099ad 	.word	0x200099ad
200091c8:	200099ad 	.word	0x200099ad
200091cc:	2000972d 	.word	0x2000972d
200091d0:	200099ad 	.word	0x200099ad
200091d4:	200099ad 	.word	0x200099ad
200091d8:	200099ad 	.word	0x200099ad
200091dc:	200099ad 	.word	0x200099ad
200091e0:	200099ad 	.word	0x200099ad
200091e4:	200099ad 	.word	0x200099ad
200091e8:	200099ad 	.word	0x200099ad
200091ec:	2000967b 	.word	0x2000967b
200091f0:	200099ad 	.word	0x200099ad
200091f4:	200099ad 	.word	0x200099ad
200091f8:	200099ad 	.word	0x200099ad
200091fc:	200099ad 	.word	0x200099ad
20009200:	200099ad 	.word	0x200099ad
20009204:	200099ad 	.word	0x200099ad
20009208:	200099ad 	.word	0x200099ad
2000920c:	2000972d 	.word	0x2000972d
20009210:	200099ad 	.word	0x200099ad
20009214:	200099ad 	.word	0x200099ad
20009218:	200099ad 	.word	0x200099ad
2000921c:	200099ad 	.word	0x200099ad
20009220:	200099ad 	.word	0x200099ad
20009224:	200099ad 	.word	0x200099ad
20009228:	200099ad 	.word	0x200099ad
2000922c:	2000967b 	.word	0x2000967b
20009230:	200099ad 	.word	0x200099ad
20009234:	200099ad 	.word	0x200099ad
20009238:	200099ad 	.word	0x200099ad
2000923c:	200099ad 	.word	0x200099ad
20009240:	200099ad 	.word	0x200099ad
20009244:	200099ad 	.word	0x200099ad
20009248:	200099ad 	.word	0x200099ad
2000924c:	2000979f 	.word	0x2000979f
20009250:	200099ad 	.word	0x200099ad
20009254:	200099ad 	.word	0x200099ad
20009258:	200099ad 	.word	0x200099ad
2000925c:	200099ad 	.word	0x200099ad
20009260:	200099ad 	.word	0x200099ad
20009264:	200099ad 	.word	0x200099ad
20009268:	200099ad 	.word	0x200099ad
2000926c:	20009891 	.word	0x20009891
20009270:	200099ad 	.word	0x200099ad
20009274:	200099ad 	.word	0x200099ad
20009278:	200099ad 	.word	0x200099ad
2000927c:	200099ad 	.word	0x200099ad
20009280:	200099ad 	.word	0x200099ad
20009284:	200099ad 	.word	0x200099ad
20009288:	200099ad 	.word	0x200099ad
2000928c:	20009891 	.word	0x20009891
20009290:	200099ad 	.word	0x200099ad
20009294:	200099ad 	.word	0x200099ad
20009298:	200099ad 	.word	0x200099ad
2000929c:	200099ad 	.word	0x200099ad
200092a0:	200099ad 	.word	0x200099ad
200092a4:	200099ad 	.word	0x200099ad
200092a8:	200099ad 	.word	0x200099ad
200092ac:	20009891 	.word	0x20009891
200092b0:	200099ad 	.word	0x200099ad
200092b4:	200099ad 	.word	0x200099ad
200092b8:	200099ad 	.word	0x200099ad
200092bc:	200099ad 	.word	0x200099ad
200092c0:	200099ad 	.word	0x200099ad
200092c4:	200099ad 	.word	0x200099ad
200092c8:	200099ad 	.word	0x200099ad
200092cc:	2000995b 	.word	0x2000995b
200092d0:	200099ad 	.word	0x200099ad
200092d4:	200099ad 	.word	0x200099ad
200092d8:	200099ad 	.word	0x200099ad
200092dc:	200099ad 	.word	0x200099ad
200092e0:	200099ad 	.word	0x200099ad
200092e4:	200099ad 	.word	0x200099ad
200092e8:	200099ad 	.word	0x200099ad
200092ec:	2000995b 	.word	0x2000995b
200092f0:	200099ad 	.word	0x200099ad
200092f4:	200099ad 	.word	0x200099ad
200092f8:	200099ad 	.word	0x200099ad
200092fc:	200099ad 	.word	0x200099ad
20009300:	200099ad 	.word	0x200099ad
20009304:	200099ad 	.word	0x200099ad
20009308:	200099ad 	.word	0x200099ad
2000930c:	200099ad 	.word	0x200099ad
20009310:	200099ad 	.word	0x200099ad
20009314:	200099ad 	.word	0x200099ad
20009318:	200099ad 	.word	0x200099ad
2000931c:	200099ad 	.word	0x200099ad
20009320:	200099ad 	.word	0x200099ad
20009324:	200099ad 	.word	0x200099ad
20009328:	200099ad 	.word	0x200099ad
2000932c:	20009863 	.word	0x20009863
20009330:	200099ad 	.word	0x200099ad
20009334:	200099ad 	.word	0x200099ad
20009338:	200099ad 	.word	0x200099ad
2000933c:	200099ad 	.word	0x200099ad
20009340:	200099ad 	.word	0x200099ad
20009344:	200099ad 	.word	0x200099ad
20009348:	200099ad 	.word	0x200099ad
2000934c:	20009a01 	.word	0x20009a01
    {
        /************** MASTER TRANSMITTER / RECEIVER *******************/
      
        case ST_START: /* start has been xmt'd */
        case ST_RESTART: /* repeated start has been xmt'd */
            HAL_set_8bit_reg_field( this_i2c->base_address, STA, 0x00u);
20009350:	687b      	ldr	r3, [r7, #4]
20009352:	681b      	ldr	r3, [r3, #0]
20009354:	4618      	mov	r0, r3
20009356:	f04f 0105 	mov.w	r1, #5
2000935a:	f04f 0220 	mov.w	r2, #32
2000935e:	f04f 0300 	mov.w	r3, #0
20009362:	f7fb fdbd 	bl	20004ee0 <HW_set_8bit_reg_field>
            HAL_set_8bit_reg( this_i2c->base_address, DATA, this_i2c->target_addr); /* write call address */
20009366:	687b      	ldr	r3, [r7, #4]
20009368:	681b      	ldr	r3, [r3, #0]
2000936a:	f103 0208 	add.w	r2, r3, #8
2000936e:	687b      	ldr	r3, [r7, #4]
20009370:	689b      	ldr	r3, [r3, #8]
20009372:	4610      	mov	r0, r2
20009374:	4619      	mov	r1, r3
20009376:	f7fb fdaf 	bl	20004ed8 <HW_set_8bit_reg>
            HAL_set_8bit_reg_field( this_i2c->base_address, DIR, this_i2c->dir); /* set direction bit */
2000937a:	687b      	ldr	r3, [r7, #4]
2000937c:	681b      	ldr	r3, [r3, #0]
2000937e:	f103 0208 	add.w	r2, r3, #8
20009382:	687b      	ldr	r3, [r7, #4]
20009384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20009386:	4610      	mov	r0, r2
20009388:	f04f 0100 	mov.w	r1, #0
2000938c:	f04f 0201 	mov.w	r2, #1
20009390:	f7fb fda6 	bl	20004ee0 <HW_set_8bit_reg_field>
            if(this_i2c->dir == WRITE_DIR)
20009394:	687b      	ldr	r3, [r7, #4]
20009396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20009398:	2b00      	cmp	r3, #0
2000939a:	d104      	bne.n	200093a6 <I2C_isr+0x3ee>
            {
                 this_i2c->master_tx_idx = 0u;
2000939c:	687b      	ldr	r3, [r7, #4]
2000939e:	f04f 0200 	mov.w	r2, #0
200093a2:	621a      	str	r2, [r3, #32]
200093a4:	e003      	b.n	200093ae <I2C_isr+0x3f6>
            }
            else
            {
                 this_i2c->master_rx_idx = 0u;
200093a6:	687b      	ldr	r3, [r7, #4]
200093a8:	f04f 0200 	mov.w	r2, #0
200093ac:	631a      	str	r2, [r3, #48]	; 0x30
            /*
             * Clear the pending transaction. This condition will be true if the slave 
             * has acquired the bus to carry out pending master transaction which 
             * it had received during its slave transmission or reception mode. 
             */
            if(this_i2c->is_transaction_pending)
200093ae:	687b      	ldr	r3, [r7, #4]
200093b0:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
200093b4:	2b00      	cmp	r3, #0
200093b6:	d004      	beq.n	200093c2 <I2C_isr+0x40a>
            {
                this_i2c->is_transaction_pending = 0u;
200093b8:	687b      	ldr	r3, [r7, #4]
200093ba:	f04f 0200 	mov.w	r2, #0
200093be:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

            /*
             * Make sure to update proper transaction after master START
             * or RESTART
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
200093c2:	687b      	ldr	r3, [r7, #4]
200093c4:	7b1a      	ldrb	r2, [r3, #12]
200093c6:	687b      	ldr	r3, [r7, #4]
200093c8:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
200093cc:	429a      	cmp	r2, r3
200093ce:	f000 8319 	beq.w	20009a04 <I2C_isr+0xa4c>
            {
                this_i2c->transaction = this_i2c->pending_transaction;
200093d2:	687b      	ldr	r3, [r7, #4]
200093d4:	f893 206a 	ldrb.w	r2, [r3, #106]	; 0x6a
200093d8:	687b      	ldr	r3, [r7, #4]
200093da:	731a      	strb	r2, [r3, #12]
            }
            break;
200093dc:	e31b      	b.n	20009a16 <I2C_isr+0xa5e>
            
        case ST_LOST_ARB:
              /* Set start bit.  Let's keep trying!  Don't give up! */
              HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
200093de:	687b      	ldr	r3, [r7, #4]
200093e0:	681b      	ldr	r3, [r3, #0]
200093e2:	4618      	mov	r0, r3
200093e4:	f04f 0105 	mov.w	r1, #5
200093e8:	f04f 0220 	mov.w	r2, #32
200093ec:	f04f 0301 	mov.w	r3, #1
200093f0:	f7fb fd76 	bl	20004ee0 <HW_set_8bit_reg_field>
              break;
200093f4:	e30f      	b.n	20009a16 <I2C_isr+0xa5e>
              break;

        /******************* MASTER TRANSMITTER *************************/
        case ST_SLAW_NACK:
            /* SLA+W has been transmitted; not ACK has been received - let's stop. */
            HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);
200093f6:	687b      	ldr	r3, [r7, #4]
200093f8:	681b      	ldr	r3, [r3, #0]
200093fa:	4618      	mov	r0, r3
200093fc:	f04f 0104 	mov.w	r1, #4
20009400:	f04f 0210 	mov.w	r2, #16
20009404:	f04f 0301 	mov.w	r3, #1
20009408:	f7fb fd6a 	bl	20004ee0 <HW_set_8bit_reg_field>
            this_i2c->master_status = I2C_FAILED;
2000940c:	687b      	ldr	r3, [r7, #4]
2000940e:	f04f 0202 	mov.w	r2, #2
20009412:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            this_i2c->transaction = NO_TRANSACTION;
20009416:	687b      	ldr	r3, [r7, #4]
20009418:	f04f 0200 	mov.w	r2, #0
2000941c:	731a      	strb	r2, [r3, #12]
            enable_slave_if_required(this_i2c);
2000941e:	6878      	ldr	r0, [r7, #4]
20009420:	f7ff fdb2 	bl	20008f88 <enable_slave_if_required>
            break;
20009424:	e2f7      	b.n	20009a16 <I2C_isr+0xa5e>
            
        case ST_SLAW_ACK:
        case ST_TX_DATA_ACK:
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
20009426:	687b      	ldr	r3, [r7, #4]
20009428:	6a1a      	ldr	r2, [r3, #32]
2000942a:	687b      	ldr	r3, [r7, #4]
2000942c:	69db      	ldr	r3, [r3, #28]
2000942e:	429a      	cmp	r2, r3
20009430:	d212      	bcs.n	20009458 <I2C_isr+0x4a0>
            {    
                HAL_set_8bit_reg(this_i2c->base_address, DATA, (uint_fast8_t)this_i2c->master_tx_buffer[this_i2c->master_tx_idx++]);
20009432:	687b      	ldr	r3, [r7, #4]
20009434:	681b      	ldr	r3, [r3, #0]
20009436:	f103 0108 	add.w	r1, r3, #8
2000943a:	687b      	ldr	r3, [r7, #4]
2000943c:	699a      	ldr	r2, [r3, #24]
2000943e:	687b      	ldr	r3, [r7, #4]
20009440:	6a1b      	ldr	r3, [r3, #32]
20009442:	441a      	add	r2, r3
20009444:	7812      	ldrb	r2, [r2, #0]
20009446:	f103 0001 	add.w	r0, r3, #1
2000944a:	687b      	ldr	r3, [r7, #4]
2000944c:	6218      	str	r0, [r3, #32]
2000944e:	4608      	mov	r0, r1
20009450:	4611      	mov	r1, r2
20009452:	f7fb fd41 	bl	20004ed8 <HW_set_8bit_reg>
                    I2C_disable_irq( this_i2c );
                    clear_irq = 0u;
                }
                this_i2c->master_status = I2C_SUCCESS;
            }
            break;
20009456:	e2de      	b.n	20009a16 <I2C_isr+0xa5e>
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
            {    
                HAL_set_8bit_reg(this_i2c->base_address, DATA, (uint_fast8_t)this_i2c->master_tx_buffer[this_i2c->master_tx_idx++]);
            }
            else if ( this_i2c->transaction == MASTER_RANDOM_READ_TRANSACTION )
20009458:	687b      	ldr	r3, [r7, #4]
2000945a:	7b1b      	ldrb	r3, [r3, #12]
2000945c:	2b03      	cmp	r3, #3
2000945e:	d10f      	bne.n	20009480 <I2C_isr+0x4c8>
            {
                /* We are finished sending the address offset part of a random read transaction.
                 * It is is time to send a restart in order to change direction. */
                 this_i2c->dir = READ_DIR;
20009460:	687b      	ldr	r3, [r7, #4]
20009462:	f04f 0201 	mov.w	r2, #1
20009466:	625a      	str	r2, [r3, #36]	; 0x24
                 HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
20009468:	687b      	ldr	r3, [r7, #4]
2000946a:	681b      	ldr	r3, [r3, #0]
2000946c:	4618      	mov	r0, r3
2000946e:	f04f 0105 	mov.w	r1, #5
20009472:	f04f 0220 	mov.w	r2, #32
20009476:	f04f 0301 	mov.w	r3, #1
2000947a:	f7fb fd31 	bl	20004ee0 <HW_set_8bit_reg_field>
                    I2C_disable_irq( this_i2c );
                    clear_irq = 0u;
                }
                this_i2c->master_status = I2C_SUCCESS;
            }
            break;
2000947e:	e2ca      	b.n	20009a16 <I2C_isr+0xa5e>
            {
                /*
                 * Set the transaction back to NO_TRANSACTION to allow user to do further
                 * transaction
                 */
                this_i2c->transaction = NO_TRANSACTION;
20009480:	687b      	ldr	r3, [r7, #4]
20009482:	f04f 0200 	mov.w	r2, #0
20009486:	731a      	strb	r2, [r3, #12]
                hold_bus = this_i2c->options & I2C_HOLD_BUS;
20009488:	687b      	ldr	r3, [r7, #4]
2000948a:	7d1b      	ldrb	r3, [r3, #20]
2000948c:	f003 0301 	and.w	r3, r3, #1
20009490:	737b      	strb	r3, [r7, #13]

                /* Store the information of current I2C bus status in the bus_status*/
                this_i2c->bus_status  = hold_bus;
20009492:	687b      	ldr	r3, [r7, #4]
20009494:	7b7a      	ldrb	r2, [r7, #13]
20009496:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                if ( hold_bus == 0u )
2000949a:	7b7b      	ldrb	r3, [r7, #13]
2000949c:	2b00      	cmp	r3, #0
2000949e:	d10e      	bne.n	200094be <I2C_isr+0x506>
                { 
                    HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);  /*xmt stop condition */
200094a0:	687b      	ldr	r3, [r7, #4]
200094a2:	681b      	ldr	r3, [r3, #0]
200094a4:	4618      	mov	r0, r3
200094a6:	f04f 0104 	mov.w	r1, #4
200094aa:	f04f 0210 	mov.w	r2, #16
200094ae:	f04f 0301 	mov.w	r3, #1
200094b2:	f7fb fd15 	bl	20004ee0 <HW_set_8bit_reg_field>
                    enable_slave_if_required(this_i2c);
200094b6:	6878      	ldr	r0, [r7, #4]
200094b8:	f7ff fd66 	bl	20008f88 <enable_slave_if_required>
200094bc:	e005      	b.n	200094ca <I2C_isr+0x512>
                }
                else
                {
                    I2C_disable_irq( this_i2c );
200094be:	6878      	ldr	r0, [r7, #4]
200094c0:	f000 fb48 	bl	20009b54 <I2C_disable_irq>
                    clear_irq = 0u;
200094c4:	f04f 0300 	mov.w	r3, #0
200094c8:	73bb      	strb	r3, [r7, #14]
                }
                this_i2c->master_status = I2C_SUCCESS;
200094ca:	687b      	ldr	r3, [r7, #4]
200094cc:	f04f 0200 	mov.w	r2, #0
200094d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            }
            break;
200094d4:	e29f      	b.n	20009a16 <I2C_isr+0xa5e>
            /* data byte SENT, ACK to be received
             * In fact, this means we've received a NACK (This may not be 
             * obvious, but if we've rec'd an ACK then we would be in state 
             * 0x28!) hence, let's send a stop bit
             */
            HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);/* xmt stop condition */
200094d6:	687b      	ldr	r3, [r7, #4]
200094d8:	681b      	ldr	r3, [r3, #0]
200094da:	4618      	mov	r0, r3
200094dc:	f04f 0104 	mov.w	r1, #4
200094e0:	f04f 0210 	mov.w	r2, #16
200094e4:	f04f 0301 	mov.w	r3, #1
200094e8:	f7fb fcfa 	bl	20004ee0 <HW_set_8bit_reg_field>
            this_i2c->master_status = I2C_FAILED;
200094ec:	687b      	ldr	r3, [r7, #4]
200094ee:	f04f 0202 	mov.w	r2, #2
200094f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
200094f6:	687b      	ldr	r3, [r7, #4]
200094f8:	f04f 0200 	mov.w	r2, #0
200094fc:	731a      	strb	r2, [r3, #12]
            enable_slave_if_required(this_i2c);
200094fe:	6878      	ldr	r0, [r7, #4]
20009500:	f7ff fd42 	bl	20008f88 <enable_slave_if_required>
            break;
20009504:	e287      	b.n	20009a16 <I2C_isr+0xa5e>
      /* STATUS codes 08H, 10H, 38H are all covered in MTX mode */
        case ST_SLAR_ACK: /* SLA+R tx'ed. */
            /* Let's make sure we ACK the first data byte received (set AA bit in CTRL) unless
             * the next byte is the last byte of the read transaction.
             */
            if(this_i2c->master_rx_size > 1u)
20009506:	687b      	ldr	r3, [r7, #4]
20009508:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2000950a:	2b01      	cmp	r3, #1
2000950c:	d90b      	bls.n	20009526 <I2C_isr+0x56e>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u);
2000950e:	687b      	ldr	r3, [r7, #4]
20009510:	681b      	ldr	r3, [r3, #0]
20009512:	4618      	mov	r0, r3
20009514:	f04f 0102 	mov.w	r1, #2
20009518:	f04f 0204 	mov.w	r2, #4
2000951c:	f04f 0301 	mov.w	r3, #1
20009520:	f7fb fcde 	bl	20004ee0 <HW_set_8bit_reg_field>
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u);
                HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);
                this_i2c->master_status = I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
20009524:	e277      	b.n	20009a16 <I2C_isr+0xa5e>
             */
            if(this_i2c->master_rx_size > 1u)
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u);
            }
            else if(1u == this_i2c->master_rx_size)
20009526:	687b      	ldr	r3, [r7, #4]
20009528:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2000952a:	2b01      	cmp	r3, #1
2000952c:	d10b      	bne.n	20009546 <I2C_isr+0x58e>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u);
2000952e:	687b      	ldr	r3, [r7, #4]
20009530:	681b      	ldr	r3, [r3, #0]
20009532:	4618      	mov	r0, r3
20009534:	f04f 0102 	mov.w	r1, #2
20009538:	f04f 0204 	mov.w	r2, #4
2000953c:	f04f 0300 	mov.w	r3, #0
20009540:	f7fb fcce 	bl	20004ee0 <HW_set_8bit_reg_field>
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u);
                HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);
                this_i2c->master_status = I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
20009544:	e267      	b.n	20009a16 <I2C_isr+0xa5e>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u);
            }
            else /* this_i2c->master_rx_size == 0u */
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u);
20009546:	687b      	ldr	r3, [r7, #4]
20009548:	681b      	ldr	r3, [r3, #0]
2000954a:	4618      	mov	r0, r3
2000954c:	f04f 0102 	mov.w	r1, #2
20009550:	f04f 0204 	mov.w	r2, #4
20009554:	f04f 0301 	mov.w	r3, #1
20009558:	f7fb fcc2 	bl	20004ee0 <HW_set_8bit_reg_field>
                HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);
2000955c:	687b      	ldr	r3, [r7, #4]
2000955e:	681b      	ldr	r3, [r3, #0]
20009560:	4618      	mov	r0, r3
20009562:	f04f 0104 	mov.w	r1, #4
20009566:	f04f 0210 	mov.w	r2, #16
2000956a:	f04f 0301 	mov.w	r3, #1
2000956e:	f7fb fcb7 	bl	20004ee0 <HW_set_8bit_reg_field>
                this_i2c->master_status = I2C_SUCCESS;
20009572:	687b      	ldr	r3, [r7, #4]
20009574:	f04f 0200 	mov.w	r2, #0
20009578:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
                this_i2c->transaction = NO_TRANSACTION;
2000957c:	687b      	ldr	r3, [r7, #4]
2000957e:	f04f 0200 	mov.w	r2, #0
20009582:	731a      	strb	r2, [r3, #12]
            }
            break;
20009584:	e247      	b.n	20009a16 <I2C_isr+0xa5e>
            
        case ST_SLAR_NACK: /* SLA+R tx'ed; let's release the bus (send a stop condition) */
            HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);
20009586:	687b      	ldr	r3, [r7, #4]
20009588:	681b      	ldr	r3, [r3, #0]
2000958a:	4618      	mov	r0, r3
2000958c:	f04f 0104 	mov.w	r1, #4
20009590:	f04f 0210 	mov.w	r2, #16
20009594:	f04f 0301 	mov.w	r3, #1
20009598:	f7fb fca2 	bl	20004ee0 <HW_set_8bit_reg_field>
            this_i2c->master_status = I2C_FAILED;
2000959c:	687b      	ldr	r3, [r7, #4]
2000959e:	f04f 0202 	mov.w	r2, #2
200095a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
200095a6:	687b      	ldr	r3, [r7, #4]
200095a8:	f04f 0200 	mov.w	r2, #0
200095ac:	731a      	strb	r2, [r3, #12]
            enable_slave_if_required(this_i2c);
200095ae:	6878      	ldr	r0, [r7, #4]
200095b0:	f7ff fcea 	bl	20008f88 <enable_slave_if_required>
            break;
200095b4:	e22f      	b.n	20009a16 <I2C_isr+0xa5e>
          
        case ST_RX_DATA_ACK: /* Data byte received, ACK returned */
            /* First, get the data */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx++] = HAL_get_8bit_reg(this_i2c->base_address, DATA);
200095b6:	687b      	ldr	r3, [r7, #4]
200095b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
200095ba:	687a      	ldr	r2, [r7, #4]
200095bc:	6b14      	ldr	r4, [r2, #48]	; 0x30
200095be:	eb03 0504 	add.w	r5, r3, r4
200095c2:	687b      	ldr	r3, [r7, #4]
200095c4:	681b      	ldr	r3, [r3, #0]
200095c6:	f103 0308 	add.w	r3, r3, #8
200095ca:	4618      	mov	r0, r3
200095cc:	f7fb fc86 	bl	20004edc <HW_get_8bit_reg>
200095d0:	4603      	mov	r3, r0
200095d2:	702b      	strb	r3, [r5, #0]
200095d4:	f104 0201 	add.w	r2, r4, #1
200095d8:	687b      	ldr	r3, [r7, #4]
200095da:	631a      	str	r2, [r3, #48]	; 0x30
            if( this_i2c->master_rx_idx >= (this_i2c->master_rx_size - 1u))
200095dc:	687b      	ldr	r3, [r7, #4]
200095de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
200095e0:	687b      	ldr	r3, [r7, #4]
200095e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
200095e4:	f103 33ff 	add.w	r3, r3, #4294967295
200095e8:	429a      	cmp	r2, r3
200095ea:	f0c0 820d 	bcc.w	20009a08 <I2C_isr+0xa50>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u);
200095ee:	687b      	ldr	r3, [r7, #4]
200095f0:	681b      	ldr	r3, [r3, #0]
200095f2:	4618      	mov	r0, r3
200095f4:	f04f 0102 	mov.w	r1, #2
200095f8:	f04f 0204 	mov.w	r2, #4
200095fc:	f04f 0300 	mov.w	r3, #0
20009600:	f7fb fc6e 	bl	20004ee0 <HW_set_8bit_reg_field>
            }
            break;
20009604:	e207      	b.n	20009a16 <I2C_isr+0xa5e>
            
        case ST_RX_DATA_NACK: /* Data byte received, NACK returned */
            /* Get the data, then send a stop condition */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx] = HAL_get_8bit_reg(this_i2c->base_address, DATA);
20009606:	687b      	ldr	r3, [r7, #4]
20009608:	6a9a      	ldr	r2, [r3, #40]	; 0x28
2000960a:	687b      	ldr	r3, [r7, #4]
2000960c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000960e:	eb02 0403 	add.w	r4, r2, r3
20009612:	687b      	ldr	r3, [r7, #4]
20009614:	681b      	ldr	r3, [r3, #0]
20009616:	f103 0308 	add.w	r3, r3, #8
2000961a:	4618      	mov	r0, r3
2000961c:	f7fb fc5e 	bl	20004edc <HW_get_8bit_reg>
20009620:	4603      	mov	r3, r0
20009622:	7023      	strb	r3, [r4, #0]
          
            hold_bus = this_i2c->options & I2C_HOLD_BUS; 
20009624:	687b      	ldr	r3, [r7, #4]
20009626:	7d1b      	ldrb	r3, [r3, #20]
20009628:	f003 0301 	and.w	r3, r3, #1
2000962c:	737b      	strb	r3, [r7, #13]

            /* Store the information of current I2C bus status in the bus_status*/
            this_i2c->bus_status  = hold_bus;
2000962e:	687b      	ldr	r3, [r7, #4]
20009630:	7b7a      	ldrb	r2, [r7, #13]
20009632:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
            if ( hold_bus == 0u )
20009636:	7b7b      	ldrb	r3, [r7, #13]
20009638:	2b00      	cmp	r3, #0
2000963a:	d10e      	bne.n	2000965a <I2C_isr+0x6a2>
            { 
                HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);  /*xmt stop condition */
2000963c:	687b      	ldr	r3, [r7, #4]
2000963e:	681b      	ldr	r3, [r3, #0]
20009640:	4618      	mov	r0, r3
20009642:	f04f 0104 	mov.w	r1, #4
20009646:	f04f 0210 	mov.w	r2, #16
2000964a:	f04f 0301 	mov.w	r3, #1
2000964e:	f7fb fc47 	bl	20004ee0 <HW_set_8bit_reg_field>

                /* Bus is released, now we can start listening to bus, if it is slave */
                   enable_slave_if_required(this_i2c);
20009652:	6878      	ldr	r0, [r7, #4]
20009654:	f7ff fc98 	bl	20008f88 <enable_slave_if_required>
20009658:	e005      	b.n	20009666 <I2C_isr+0x6ae>
            }
            else
            {
                I2C_disable_irq( this_i2c );
2000965a:	6878      	ldr	r0, [r7, #4]
2000965c:	f000 fa7a 	bl	20009b54 <I2C_disable_irq>
                clear_irq = 0u;
20009660:	f04f 0300 	mov.w	r3, #0
20009664:	73bb      	strb	r3, [r7, #14]
            }
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20009666:	687b      	ldr	r3, [r7, #4]
20009668:	f04f 0200 	mov.w	r2, #0
2000966c:	731a      	strb	r2, [r3, #12]
            this_i2c->master_status = I2C_SUCCESS;
2000966e:	687b      	ldr	r3, [r7, #4]
20009670:	f04f 0200 	mov.w	r2, #0
20009674:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            break;
20009678:	e1cd      	b.n	20009a16 <I2C_isr+0xa5e>
        
        /******************** SLAVE RECEIVER **************************/
        case ST_GCA_NACK: /* NACK after, GCA addressing */
        case ST_SLA_NACK: /* Re-enable AA (assert ack) bit for future transmissions */
            HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u);
2000967a:	687b      	ldr	r3, [r7, #4]
2000967c:	681b      	ldr	r3, [r3, #0]
2000967e:	4618      	mov	r0, r3
20009680:	f04f 0102 	mov.w	r1, #2
20009684:	f04f 0204 	mov.w	r2, #4
20009688:	f04f 0301 	mov.w	r3, #1
2000968c:	f7fb fc28 	bl	20004ee0 <HW_set_8bit_reg_field>

            this_i2c->transaction = NO_TRANSACTION;
20009690:	687b      	ldr	r3, [r7, #4]
20009692:	f04f 0200 	mov.w	r2, #0
20009696:	731a      	strb	r2, [r3, #12]
            this_i2c->slave_status = I2C_SUCCESS;
20009698:	687b      	ldr	r3, [r7, #4]
2000969a:	f04f 0200 	mov.w	r2, #0
2000969e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
200096a2:	687b      	ldr	r3, [r7, #4]
200096a4:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
200096a8:	2b00      	cmp	r3, #0
200096aa:	f000 81af 	beq.w	20009a0c <I2C_isr+0xa54>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
200096ae:	687b      	ldr	r3, [r7, #4]
200096b0:	681b      	ldr	r3, [r3, #0]
200096b2:	4618      	mov	r0, r3
200096b4:	f04f 0105 	mov.w	r1, #5
200096b8:	f04f 0220 	mov.w	r2, #32
200096bc:	f04f 0301 	mov.w	r3, #1
200096c0:	f7fb fc0e 	bl	20004ee0 <HW_set_8bit_reg_field>
            }
            break;
200096c4:	e1a7      	b.n	20009a16 <I2C_isr+0xa5e>
        case ST_SLV_LA: /* Arbitr. lost (SLA rec'd) */
            /*
             *  We lost arbitration and either the GCE or our address was the
             *  one received so pend the master operation we were starting.
             */
            this_i2c->is_transaction_pending = 1u;
200096c6:	687b      	ldr	r3, [r7, #4]
200096c8:	f04f 0201 	mov.w	r2, #1
200096cc:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
            /* Fall through to normal ST processing as we are now in slave mode */

        case ST_GCA: /* General call address received, ACK returned */
        case ST_SLAVE_SLAW: /* SLA+W received, ACK returned */
            this_i2c->transaction = WRITE_SLAVE_TRANSACTION;
200096d0:	687b      	ldr	r3, [r7, #4]
200096d2:	f04f 0204 	mov.w	r2, #4
200096d6:	731a      	strb	r2, [r3, #12]
            this_i2c->slave_rx_idx = 0u;
200096d8:	687b      	ldr	r3, [r7, #4]
200096da:	f04f 0200 	mov.w	r2, #0
200096de:	651a      	str	r2, [r3, #80]	; 0x50
            this_i2c->random_read_addr = 0u;
200096e0:	687b      	ldr	r3, [r7, #4]
200096e2:	f04f 0200 	mov.w	r2, #0
200096e6:	611a      	str	r2, [r3, #16]
            /*
             * If Start Bit is set clear it, but store that information since it is because of
             * pending transaction
             */
            if(HAL_get_8bit_reg_field(this_i2c->base_address, STA))
200096e8:	687b      	ldr	r3, [r7, #4]
200096ea:	681b      	ldr	r3, [r3, #0]
200096ec:	4618      	mov	r0, r3
200096ee:	f04f 0105 	mov.w	r1, #5
200096f2:	f04f 0220 	mov.w	r2, #32
200096f6:	f7fb fc01 	bl	20004efc <HW_get_8bit_reg_field>
200096fa:	4603      	mov	r3, r0
200096fc:	2b00      	cmp	r3, #0
200096fe:	d00f      	beq.n	20009720 <I2C_isr+0x768>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x00u);
20009700:	687b      	ldr	r3, [r7, #4]
20009702:	681b      	ldr	r3, [r3, #0]
20009704:	4618      	mov	r0, r3
20009706:	f04f 0105 	mov.w	r1, #5
2000970a:	f04f 0220 	mov.w	r2, #32
2000970e:	f04f 0300 	mov.w	r3, #0
20009712:	f7fb fbe5 	bl	20004ee0 <HW_set_8bit_reg_field>
                this_i2c->is_transaction_pending = 1u;
20009716:	687b      	ldr	r3, [r7, #4]
20009718:	f04f 0201 	mov.w	r2, #1
2000971c:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
            }
            this_i2c->slave_status = I2C_IN_PROGRESS;
20009720:	687b      	ldr	r3, [r7, #4]
20009722:	f04f 0201 	mov.w	r2, #1
20009726:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
#ifdef INCLUDE_SLA_IN_RX_PAYLOAD
            /* Fall through to put address as first byte in payload buffer */
#else
            /* Only break from this case if the slave address must NOT be included at the
             * beginning of the received write data. */
            break;
2000972a:	e174      	b.n	20009a16 <I2C_isr+0xa5e>
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
2000972c:	687b      	ldr	r3, [r7, #4]
2000972e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20009730:	2b00      	cmp	r3, #0
20009732:	d021      	beq.n	20009778 <I2C_isr+0x7c0>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
20009734:	687b      	ldr	r3, [r7, #4]
20009736:	6d1a      	ldr	r2, [r3, #80]	; 0x50
20009738:	687b      	ldr	r3, [r7, #4]
2000973a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
             * beginning of the received write data. */
            break;
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
2000973c:	429a      	cmp	r2, r3
2000973e:	d21b      	bcs.n	20009778 <I2C_isr+0x7c0>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
            {
                data = HAL_get_8bit_reg(this_i2c->base_address, DATA);
20009740:	687b      	ldr	r3, [r7, #4]
20009742:	681b      	ldr	r3, [r3, #0]
20009744:	f103 0308 	add.w	r3, r3, #8
20009748:	4618      	mov	r0, r3
2000974a:	f7fb fbc7 	bl	20004edc <HW_get_8bit_reg>
2000974e:	4603      	mov	r3, r0
20009750:	733b      	strb	r3, [r7, #12]
                this_i2c->slave_rx_buffer[this_i2c->slave_rx_idx++] = data;
20009752:	687b      	ldr	r3, [r7, #4]
20009754:	6c9a      	ldr	r2, [r3, #72]	; 0x48
20009756:	687b      	ldr	r3, [r7, #4]
20009758:	6d1b      	ldr	r3, [r3, #80]	; 0x50
2000975a:	441a      	add	r2, r3
2000975c:	7b39      	ldrb	r1, [r7, #12]
2000975e:	7011      	strb	r1, [r2, #0]
20009760:	f103 0201 	add.w	r2, r3, #1
20009764:	687b      	ldr	r3, [r7, #4]
20009766:	651a      	str	r2, [r3, #80]	; 0x50
                {
                    /* Ignore the slave address byte in the random read address
                       computation in the case where INCLUDE_SLA_IN_RX_PAYLOAD
                       is defined. */
#endif
                    this_i2c->random_read_addr = (this_i2c->random_read_addr << 8) + data;
20009768:	687b      	ldr	r3, [r7, #4]
2000976a:	691b      	ldr	r3, [r3, #16]
2000976c:	ea4f 2203 	mov.w	r2, r3, lsl #8
20009770:	7b3b      	ldrb	r3, [r7, #12]
20009772:	441a      	add	r2, r3
20009774:	687b      	ldr	r3, [r7, #4]
20009776:	611a      	str	r2, [r3, #16]
#ifdef INCLUDE_SLA_IN_RX_PAYLOAD
                }
#endif
            }
            
            if(this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
20009778:	687b      	ldr	r3, [r7, #4]
2000977a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
2000977c:	687b      	ldr	r3, [r7, #4]
2000977e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20009780:	429a      	cmp	r2, r3
20009782:	f0c0 8145 	bcc.w	20009a10 <I2C_isr+0xa58>
            {
                /* Rx buffer is full. NACK next received byte. */
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u); 
20009786:	687b      	ldr	r3, [r7, #4]
20009788:	681b      	ldr	r3, [r3, #0]
2000978a:	4618      	mov	r0, r3
2000978c:	f04f 0102 	mov.w	r1, #2
20009790:	f04f 0204 	mov.w	r2, #4
20009794:	f04f 0300 	mov.w	r3, #0
20009798:	f7fb fba2 	bl	20004ee0 <HW_set_8bit_reg_field>
            }
            break;
2000979c:	e13b      	b.n	20009a16 <I2C_isr+0xa5e>
            /* STOP or repeated START occurred. */
            /* We cannot be sure if the transaction has actually completed as
             * this hardware state reports that either a STOP or repeated START
             * condition has occurred. We assume that this is a repeated START
             * if the transaction was a write from the master to this point.*/
            if ( this_i2c->transaction == WRITE_SLAVE_TRANSACTION )
2000979e:	687b      	ldr	r3, [r7, #4]
200097a0:	7b1b      	ldrb	r3, [r3, #12]
200097a2:	2b04      	cmp	r3, #4
200097a4:	d13c      	bne.n	20009820 <I2C_isr+0x868>
            {
                if ( this_i2c->slave_rx_idx == this_i2c->slave_mem_offset_length )
200097a6:	687b      	ldr	r3, [r7, #4]
200097a8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
200097aa:	687b      	ldr	r3, [r7, #4]
200097ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
200097ae:	429a      	cmp	r2, r3
200097b0:	d103      	bne.n	200097ba <I2C_isr+0x802>
                {
                    this_i2c->slave_tx_idx = this_i2c->random_read_addr;
200097b2:	687b      	ldr	r3, [r7, #4]
200097b4:	691a      	ldr	r2, [r3, #16]
200097b6:	687b      	ldr	r3, [r7, #4]
200097b8:	645a      	str	r2, [r3, #68]	; 0x44
                }
                /* Call the slave's write transaction handler if it exists. */
                if ( this_i2c->slave_write_handler != 0u )
200097ba:	687b      	ldr	r3, [r7, #4]
200097bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
200097be:	2b00      	cmp	r3, #0
200097c0:	d022      	beq.n	20009808 <I2C_isr+0x850>
                {
                    i2c_slave_handler_ret_t h_ret;
                    h_ret = this_i2c->slave_write_handler( this_i2c, this_i2c->slave_rx_buffer, (uint16_t)this_i2c->slave_rx_idx );
200097c2:	687b      	ldr	r3, [r7, #4]
200097c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
200097c6:	687a      	ldr	r2, [r7, #4]
200097c8:	6c91      	ldr	r1, [r2, #72]	; 0x48
200097ca:	687a      	ldr	r2, [r7, #4]
200097cc:	6d12      	ldr	r2, [r2, #80]	; 0x50
200097ce:	b292      	uxth	r2, r2
200097d0:	6878      	ldr	r0, [r7, #4]
200097d2:	4798      	blx	r3
200097d4:	4603      	mov	r3, r0
200097d6:	73fb      	strb	r3, [r7, #15]
                    if ( I2C_REENABLE_SLAVE_RX == h_ret )
200097d8:	7bfb      	ldrb	r3, [r7, #15]
200097da:	2b00      	cmp	r3, #0
200097dc:	d103      	bne.n	200097e6 <I2C_isr+0x82e>
                    {
                        /* There is a small risk that the write handler could
                         * call I2C_disable_slave() but return
                         * I2C_REENABLE_SLAVE_RX in error so we only enable
                         * ACKs if still in slave mode. */
                         enable_slave_if_required(this_i2c);
200097de:	6878      	ldr	r0, [r7, #4]
200097e0:	f7ff fbd2 	bl	20008f88 <enable_slave_if_required>
                    }
                }
                else
                {
                    /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                    HAL_set_8bit_reg_field( this_i2c->base_address, AA, 0x01u );
200097e4:	e023      	b.n	2000982e <I2C_isr+0x876>
                         * ACKs if still in slave mode. */
                         enable_slave_if_required(this_i2c);
                    }
                    else
                    {
                        HAL_set_8bit_reg_field( this_i2c->base_address, AA, 0x0u );
200097e6:	687b      	ldr	r3, [r7, #4]
200097e8:	681b      	ldr	r3, [r3, #0]
200097ea:	4618      	mov	r0, r3
200097ec:	f04f 0102 	mov.w	r1, #2
200097f0:	f04f 0204 	mov.w	r2, #4
200097f4:	f04f 0300 	mov.w	r3, #0
200097f8:	f7fb fb72 	bl	20004ee0 <HW_set_8bit_reg_field>
                        /* Clear slave mode flag as well otherwise in mixed
                         * master/slave applications, the AA bit will get set by
                         * subsequent master operations. */
                        this_i2c->is_slave_enabled = 0u;
200097fc:	687b      	ldr	r3, [r7, #4]
200097fe:	f04f 0200 	mov.w	r2, #0
20009802:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
                    }
                }
                else
                {
                    /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                    HAL_set_8bit_reg_field( this_i2c->base_address, AA, 0x01u );
20009806:	e012      	b.n	2000982e <I2C_isr+0x876>
20009808:	687b      	ldr	r3, [r7, #4]
2000980a:	681b      	ldr	r3, [r3, #0]
2000980c:	4618      	mov	r0, r3
2000980e:	f04f 0102 	mov.w	r1, #2
20009812:	f04f 0204 	mov.w	r2, #4
20009816:	f04f 0301 	mov.w	r3, #1
2000981a:	f7fb fb61 	bl	20004ee0 <HW_set_8bit_reg_field>
2000981e:	e006      	b.n	2000982e <I2C_isr+0x876>
            {
                /*
                 * Reset slave_tx_idx so that a subsequent read will result in the slave's
                 * transmit buffer being sent from the first byte.
                 */
                this_i2c->slave_tx_idx = 0u;
20009820:	687b      	ldr	r3, [r7, #4]
20009822:	f04f 0200 	mov.w	r2, #0
20009826:	645a      	str	r2, [r3, #68]	; 0x44
                /*
                 * See if we need to re-enable acknowledgement as some error conditions, such
                 * as a master prematurely ending a transfer, can see us get here with AA set
                 * to 0 which will disable slave operation if we are not careful.
                 */
                enable_slave_if_required(this_i2c);
20009828:	6878      	ldr	r0, [r7, #4]
2000982a:	f7ff fbad 	bl	20008f88 <enable_slave_if_required>
            }

            /* Mark any previous master write transaction as complete. */
            this_i2c->slave_status = I2C_SUCCESS;
2000982e:	687b      	ldr	r3, [r7, #4]
20009830:	f04f 0200 	mov.w	r2, #0
20009834:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
20009838:	687b      	ldr	r3, [r7, #4]
2000983a:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
2000983e:	2b00      	cmp	r3, #0
20009840:	d00a      	beq.n	20009858 <I2C_isr+0x8a0>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
20009842:	687b      	ldr	r3, [r7, #4]
20009844:	681b      	ldr	r3, [r3, #0]
20009846:	4618      	mov	r0, r3
20009848:	f04f 0105 	mov.w	r1, #5
2000984c:	f04f 0220 	mov.w	r2, #32
20009850:	f04f 0301 	mov.w	r3, #1
20009854:	f7fb fb44 	bl	20004ee0 <HW_set_8bit_reg_field>

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20009858:	687b      	ldr	r3, [r7, #4]
2000985a:	f04f 0200 	mov.w	r2, #0
2000985e:	731a      	strb	r2, [r3, #12]

            break;
20009860:	e0d9      	b.n	20009a16 <I2C_isr+0xa5e>
        case ST_SLV_RST: /* SMBUS ONLY: timeout state. must clear interrupt */
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
20009862:	687b      	ldr	r3, [r7, #4]
20009864:	f04f 0200 	mov.w	r2, #0
20009868:	731a      	strb	r2, [r3, #12]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
2000986a:	687b      	ldr	r3, [r7, #4]
2000986c:	f04f 0200 	mov.w	r2, #0
20009870:	645a      	str	r2, [r3, #68]	; 0x44
            /*
             * Clear status to I2C_FAILED only if there was an operation in progress.
             */
            if(I2C_IN_PROGRESS == this_i2c->slave_status)
20009872:	687b      	ldr	r3, [r7, #4]
20009874:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
20009878:	b2db      	uxtb	r3, r3
2000987a:	2b01      	cmp	r3, #1
2000987c:	d104      	bne.n	20009888 <I2C_isr+0x8d0>
            {
                this_i2c->slave_status = I2C_FAILED;
2000987e:	687b      	ldr	r3, [r7, #4]
20009880:	f04f 0202 	mov.w	r2, #2
20009884:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
            }

            enable_slave_if_required(this_i2c); /* Make sure AA is set correctly */
20009888:	6878      	ldr	r0, [r7, #4]
2000988a:	f7ff fb7d 	bl	20008f88 <enable_slave_if_required>

            break;
2000988e:	e0c2      	b.n	20009a16 <I2C_isr+0xa5e>
            
        /****************** SLAVE TRANSMITTER **************************/
        case ST_SLAVE_SLAR_ACK: /* SLA+R received, ACK returned */
        case ST_SLARW_LA:       /* Arbitration lost, and: */
        case ST_RACK:           /* Data tx'ed, ACK received */
            if ( status == ST_SLAVE_SLAR_ACK )
20009890:	7afb      	ldrb	r3, [r7, #11]
20009892:	b2db      	uxtb	r3, r3
20009894:	2ba8      	cmp	r3, #168	; 0xa8
20009896:	d128      	bne.n	200098ea <I2C_isr+0x932>
            {
                this_i2c->transaction = READ_SLAVE_TRANSACTION;
20009898:	687b      	ldr	r3, [r7, #4]
2000989a:	f04f 0205 	mov.w	r2, #5
2000989e:	731a      	strb	r2, [r3, #12]
                this_i2c->random_read_addr = 0u;
200098a0:	687b      	ldr	r3, [r7, #4]
200098a2:	f04f 0200 	mov.w	r2, #0
200098a6:	611a      	str	r2, [r3, #16]
                this_i2c->slave_status = I2C_IN_PROGRESS;
200098a8:	687b      	ldr	r3, [r7, #4]
200098aa:	f04f 0201 	mov.w	r2, #1
200098ae:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
                /* If Start Bit is set clear it, but store that information since it is because of
                 * pending transaction
                 */
                if(HAL_get_8bit_reg_field(this_i2c->base_address, STA))
200098b2:	687b      	ldr	r3, [r7, #4]
200098b4:	681b      	ldr	r3, [r3, #0]
200098b6:	4618      	mov	r0, r3
200098b8:	f04f 0105 	mov.w	r1, #5
200098bc:	f04f 0220 	mov.w	r2, #32
200098c0:	f7fb fb1c 	bl	20004efc <HW_get_8bit_reg_field>
200098c4:	4603      	mov	r3, r0
200098c6:	2b00      	cmp	r3, #0
200098c8:	d00f      	beq.n	200098ea <I2C_isr+0x932>
                {
                    HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x00u);
200098ca:	687b      	ldr	r3, [r7, #4]
200098cc:	681b      	ldr	r3, [r3, #0]
200098ce:	4618      	mov	r0, r3
200098d0:	f04f 0105 	mov.w	r1, #5
200098d4:	f04f 0220 	mov.w	r2, #32
200098d8:	f04f 0300 	mov.w	r3, #0
200098dc:	f7fb fb00 	bl	20004ee0 <HW_set_8bit_reg_field>
                    this_i2c->is_transaction_pending = 1u;
200098e0:	687b      	ldr	r3, [r7, #4]
200098e2:	f04f 0201 	mov.w	r2, #1
200098e6:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
                 }
            }
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size)
200098ea:	687b      	ldr	r3, [r7, #4]
200098ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
200098ee:	687b      	ldr	r3, [r7, #4]
200098f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
200098f2:	429a      	cmp	r2, r3
200098f4:	d309      	bcc.n	2000990a <I2C_isr+0x952>
            {
                /* Ensure 0xFF is returned to the master when the slave specifies
                 * an empty transmit buffer. */
                HAL_set_8bit_reg(this_i2c->base_address, DATA, 0xFFu);
200098f6:	687b      	ldr	r3, [r7, #4]
200098f8:	681b      	ldr	r3, [r3, #0]
200098fa:	f103 0308 	add.w	r3, r3, #8
200098fe:	4618      	mov	r0, r3
20009900:	f04f 01ff 	mov.w	r1, #255	; 0xff
20009904:	f7fb fae8 	bl	20004ed8 <HW_set_8bit_reg>
20009908:	e011      	b.n	2000992e <I2C_isr+0x976>
            }
            else
            {
                /* Load the data the data byte to be sent to the master. */
                HAL_set_8bit_reg(this_i2c->base_address, DATA, (uint_fast8_t)this_i2c->slave_tx_buffer[this_i2c->slave_tx_idx++]);
2000990a:	687b      	ldr	r3, [r7, #4]
2000990c:	681b      	ldr	r3, [r3, #0]
2000990e:	f103 0108 	add.w	r1, r3, #8
20009912:	687b      	ldr	r3, [r7, #4]
20009914:	6bda      	ldr	r2, [r3, #60]	; 0x3c
20009916:	687b      	ldr	r3, [r7, #4]
20009918:	6c5b      	ldr	r3, [r3, #68]	; 0x44
2000991a:	441a      	add	r2, r3
2000991c:	7812      	ldrb	r2, [r2, #0]
2000991e:	f103 0001 	add.w	r0, r3, #1
20009922:	687b      	ldr	r3, [r7, #4]
20009924:	6458      	str	r0, [r3, #68]	; 0x44
20009926:	4608      	mov	r0, r1
20009928:	4611      	mov	r1, r2
2000992a:	f7fb fad5 	bl	20004ed8 <HW_set_8bit_reg>
            }
            /* Determine if this is the last data byte to send to the master. */
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size) /* last byte? */
2000992e:	687b      	ldr	r3, [r7, #4]
20009930:	6c5a      	ldr	r2, [r3, #68]	; 0x44
20009932:	687b      	ldr	r3, [r7, #4]
20009934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
20009936:	429a      	cmp	r2, r3
20009938:	d36c      	bcc.n	20009a14 <I2C_isr+0xa5c>
            {
                 HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u); 
2000993a:	687b      	ldr	r3, [r7, #4]
2000993c:	681b      	ldr	r3, [r3, #0]
2000993e:	4618      	mov	r0, r3
20009940:	f04f 0102 	mov.w	r1, #2
20009944:	f04f 0204 	mov.w	r2, #4
20009948:	f04f 0300 	mov.w	r3, #0
2000994c:	f7fb fac8 	bl	20004ee0 <HW_set_8bit_reg_field>
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
20009950:	687b      	ldr	r3, [r7, #4]
20009952:	f04f 0200 	mov.w	r2, #0
20009956:	645a      	str	r2, [r3, #68]	; 0x44
            }
            break;
20009958:	e05d      	b.n	20009a16 <I2C_isr+0xa5e>
        case ST_SLAVE_RNACK:    /* Data byte has been transmitted; not-ACK has been received. */
        case ST_FINAL: /* Last Data byte tx'ed, ACK received */
            /* We assume that the transaction will be stopped by the master.
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte. */
            this_i2c->slave_tx_idx = 0u;
2000995a:	687b      	ldr	r3, [r7, #4]
2000995c:	f04f 0200 	mov.w	r2, #0
20009960:	645a      	str	r2, [r3, #68]	; 0x44
            HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u); 
20009962:	687b      	ldr	r3, [r7, #4]
20009964:	681b      	ldr	r3, [r3, #0]
20009966:	4618      	mov	r0, r3
20009968:	f04f 0102 	mov.w	r1, #2
2000996c:	f04f 0204 	mov.w	r2, #4
20009970:	f04f 0301 	mov.w	r3, #1
20009974:	f7fb fab4 	bl	20004ee0 <HW_set_8bit_reg_field>

            /*  Mark previous state as complete */
            this_i2c->slave_status = I2C_SUCCESS;
20009978:	687b      	ldr	r3, [r7, #4]
2000997a:	f04f 0200 	mov.w	r2, #0
2000997e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
20009982:	687b      	ldr	r3, [r7, #4]
20009984:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
20009988:	2b00      	cmp	r3, #0
2000998a:	d00a      	beq.n	200099a2 <I2C_isr+0x9ea>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
2000998c:	687b      	ldr	r3, [r7, #4]
2000998e:	681b      	ldr	r3, [r3, #0]
20009990:	4618      	mov	r0, r3
20009992:	f04f 0105 	mov.w	r1, #5
20009996:	f04f 0220 	mov.w	r2, #32
2000999a:	f04f 0301 	mov.w	r3, #1
2000999e:	f7fb fa9f 	bl	20004ee0 <HW_set_8bit_reg_field>
            }
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
200099a2:	687b      	ldr	r3, [r7, #4]
200099a4:	f04f 0200 	mov.w	r2, #0
200099a8:	731a      	strb	r2, [r3, #12]

            break;
200099aa:	e034      	b.n	20009a16 <I2C_isr+0xa5e>
        case ST_RESET_ACTIVATED:
        case ST_BUS_ERROR: /* Bus error during MST or selected slave modes */
        default:
            /* Some undefined state has encountered. Clear Start bit to make
             * sure, next good transaction happen */
            HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x00u);
200099ac:	687b      	ldr	r3, [r7, #4]
200099ae:	681b      	ldr	r3, [r3, #0]
200099b0:	4618      	mov	r0, r3
200099b2:	f04f 0105 	mov.w	r1, #5
200099b6:	f04f 0220 	mov.w	r2, #32
200099ba:	f04f 0300 	mov.w	r3, #0
200099be:	f7fb fa8f 	bl	20004ee0 <HW_set_8bit_reg_field>
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
200099c2:	687b      	ldr	r3, [r7, #4]
200099c4:	f04f 0200 	mov.w	r2, #0
200099c8:	731a      	strb	r2, [r3, #12]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
200099ca:	687b      	ldr	r3, [r7, #4]
200099cc:	f04f 0200 	mov.w	r2, #0
200099d0:	645a      	str	r2, [r3, #68]	; 0x44
            /*
             * Clear statuses to I2C_FAILED only if there was an operation in progress.
             */
            if(I2C_IN_PROGRESS == this_i2c->master_status)
200099d2:	687b      	ldr	r3, [r7, #4]
200099d4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
200099d8:	b2db      	uxtb	r3, r3
200099da:	2b01      	cmp	r3, #1
200099dc:	d104      	bne.n	200099e8 <I2C_isr+0xa30>
            {
                this_i2c->master_status = I2C_FAILED;
200099de:	687b      	ldr	r3, [r7, #4]
200099e0:	f04f 0202 	mov.w	r2, #2
200099e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            }

            if(I2C_IN_PROGRESS == this_i2c->slave_status)
200099e8:	687b      	ldr	r3, [r7, #4]
200099ea:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
200099ee:	b2db      	uxtb	r3, r3
200099f0:	2b01      	cmp	r3, #1
200099f2:	d110      	bne.n	20009a16 <I2C_isr+0xa5e>
            {
                this_i2c->slave_status = I2C_FAILED;
200099f4:	687b      	ldr	r3, [r7, #4]
200099f6:	f04f 0202 	mov.w	r2, #2
200099fa:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
200099fe:	e00a      	b.n	20009a16 <I2C_isr+0xa5e>
              HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
              break;

        case ST_STOP_TRANSMIT:
             /* Stop has been transmitted. Do nothing */
              break;
20009a00:	bf00      	nop
20009a02:	e008      	b.n	20009a16 <I2C_isr+0xa5e>
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
            {
                this_i2c->transaction = this_i2c->pending_transaction;
            }
            break;
20009a04:	bf00      	nop
20009a06:	e006      	b.n	20009a16 <I2C_isr+0xa5e>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u);
            }
            break;
20009a08:	bf00      	nop
20009a0a:	e004      	b.n	20009a16 <I2C_isr+0xa5e>
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
            }
            break;
20009a0c:	bf00      	nop
20009a0e:	e002      	b.n	20009a16 <I2C_isr+0xa5e>
            if(this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
            {
                /* Rx buffer is full. NACK next received byte. */
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u); 
            }
            break;
20009a10:	bf00      	nop
20009a12:	e000      	b.n	20009a16 <I2C_isr+0xa5e>
                 HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u); 
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
            }
            break;
20009a14:	bf00      	nop
            }

            break;
    }
    
    if ( clear_irq )
20009a16:	7bbb      	ldrb	r3, [r7, #14]
20009a18:	2b00      	cmp	r3, #0
20009a1a:	d00a      	beq.n	20009a32 <I2C_isr+0xa7a>
    {
        /* clear interrupt. */
        HAL_set_8bit_reg_field(this_i2c->base_address, SI, 0x00u);
20009a1c:	687b      	ldr	r3, [r7, #4]
20009a1e:	681b      	ldr	r3, [r3, #0]
20009a20:	4618      	mov	r0, r3
20009a22:	f04f 0103 	mov.w	r1, #3
20009a26:	f04f 0208 	mov.w	r2, #8
20009a2a:	f04f 0300 	mov.w	r3, #0
20009a2e:	f7fb fa57 	bl	20004ee0 <HW_set_8bit_reg_field>
    }
    
    /* Read the status register to ensure the last I2C registers write took place
     * in a system built around a bus making use of posted writes. */
    status = HAL_get_8bit_reg( this_i2c->base_address, STATUS);
20009a32:	687b      	ldr	r3, [r7, #4]
20009a34:	681b      	ldr	r3, [r3, #0]
20009a36:	f103 0304 	add.w	r3, r3, #4
20009a3a:	4618      	mov	r0, r3
20009a3c:	f7fb fa4e 	bl	20004edc <HW_get_8bit_reg>
20009a40:	4603      	mov	r3, r0
20009a42:	72fb      	strb	r3, [r7, #11]
}
20009a44:	f107 0710 	add.w	r7, r7, #16
20009a48:	46bd      	mov	sp, r7
20009a4a:	bdb0      	pop	{r4, r5, r7, pc}

20009a4c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20009a4c:	b480      	push	{r7}
20009a4e:	b083      	sub	sp, #12
20009a50:	af00      	add	r7, sp, #0
20009a52:	4603      	mov	r3, r0
20009a54:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20009a56:	f24e 1300 	movw	r3, #57600	; 0xe100
20009a5a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20009a5e:	f997 2007 	ldrsb.w	r2, [r7, #7]
20009a62:	ea4f 1252 	mov.w	r2, r2, lsr #5
20009a66:	79f9      	ldrb	r1, [r7, #7]
20009a68:	f001 011f 	and.w	r1, r1, #31
20009a6c:	f04f 0001 	mov.w	r0, #1
20009a70:	fa00 f101 	lsl.w	r1, r0, r1
20009a74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20009a78:	f107 070c 	add.w	r7, r7, #12
20009a7c:	46bd      	mov	sp, r7
20009a7e:	bc80      	pop	{r7}
20009a80:	4770      	bx	lr
20009a82:	bf00      	nop

20009a84 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20009a84:	b480      	push	{r7}
20009a86:	b083      	sub	sp, #12
20009a88:	af00      	add	r7, sp, #0
20009a8a:	4603      	mov	r3, r0
20009a8c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20009a8e:	f24e 1300 	movw	r3, #57600	; 0xe100
20009a92:	f2ce 0300 	movt	r3, #57344	; 0xe000
20009a96:	f997 2007 	ldrsb.w	r2, [r7, #7]
20009a9a:	ea4f 1252 	mov.w	r2, r2, lsr #5
20009a9e:	79f9      	ldrb	r1, [r7, #7]
20009aa0:	f001 011f 	and.w	r1, r1, #31
20009aa4:	f04f 0001 	mov.w	r0, #1
20009aa8:	fa00 f101 	lsl.w	r1, r0, r1
20009aac:	f102 0220 	add.w	r2, r2, #32
20009ab0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20009ab4:	f107 070c 	add.w	r7, r7, #12
20009ab8:	46bd      	mov	sp, r7
20009aba:	bc80      	pop	{r7}
20009abc:	4770      	bx	lr
20009abe:	bf00      	nop

20009ac0 <I2C_enable_irq>:
/*------------------------------------------------------------------------------
 * This function must be modified to enable interrupts generated from the
 * CoreI2C instance identified as parameter.
 */
void I2C_enable_irq( i2c_instance_t * this_i2c )
{
20009ac0:	b580      	push	{r7, lr}
20009ac2:	b082      	sub	sp, #8
20009ac4:	af00      	add	r7, sp, #0
20009ac6:	6078      	str	r0, [r7, #4]
    //HAL_ASSERT(0)
	if(this_i2c == &g_core_i2c0)
20009ac8:	687a      	ldr	r2, [r7, #4]
20009aca:	f24b 0394 	movw	r3, #45204	; 0xb094
20009ace:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009ad2:	429a      	cmp	r2, r3
20009ad4:	d103      	bne.n	20009ade <I2C_enable_irq+0x1e>
	{
		NVIC_EnableIRQ( FabricIrq0_IRQn );
20009ad6:	f04f 0022 	mov.w	r0, #34	; 0x22
20009ada:	f7ff ffb7 	bl	20009a4c <NVIC_EnableIRQ>
	}

	if(this_i2c == &g_core_i2c1)
20009ade:	687a      	ldr	r2, [r7, #4]
20009ae0:	f24b 1300 	movw	r3, #45312	; 0xb100
20009ae4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009ae8:	429a      	cmp	r2, r3
20009aea:	d103      	bne.n	20009af4 <I2C_enable_irq+0x34>
	{
		NVIC_EnableIRQ( FabricIrq1_IRQn );
20009aec:	f04f 0023 	mov.w	r0, #35	; 0x23
20009af0:	f7ff ffac 	bl	20009a4c <NVIC_EnableIRQ>
	}
	if(this_i2c == &g_core_i2c2)
20009af4:	687a      	ldr	r2, [r7, #4]
20009af6:	f24b 0328 	movw	r3, #45096	; 0xb028
20009afa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009afe:	429a      	cmp	r2, r3
20009b00:	d103      	bne.n	20009b0a <I2C_enable_irq+0x4a>
	{
		NVIC_EnableIRQ( FabricIrq2_IRQn );
20009b02:	f04f 0024 	mov.w	r0, #36	; 0x24
20009b06:	f7ff ffa1 	bl	20009a4c <NVIC_EnableIRQ>
	}
	if(this_i2c == &g_core_i2c3)
20009b0a:	687a      	ldr	r2, [r7, #4]
20009b0c:	f24b 2324 	movw	r3, #45604	; 0xb224
20009b10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009b14:	429a      	cmp	r2, r3
20009b16:	d103      	bne.n	20009b20 <I2C_enable_irq+0x60>
	{
		NVIC_EnableIRQ( FabricIrq3_IRQn );
20009b18:	f04f 0025 	mov.w	r0, #37	; 0x25
20009b1c:	f7ff ff96 	bl	20009a4c <NVIC_EnableIRQ>
	}
	if(this_i2c == &g_core_i2c4)
20009b20:	687a      	ldr	r2, [r7, #4]
20009b22:	f64b 5324 	movw	r3, #48420	; 0xbd24
20009b26:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009b2a:	429a      	cmp	r2, r3
20009b2c:	d103      	bne.n	20009b36 <I2C_enable_irq+0x76>
	{
		NVIC_EnableIRQ( FabricIrq4_IRQn );
20009b2e:	f04f 0026 	mov.w	r0, #38	; 0x26
20009b32:	f7ff ff8b 	bl	20009a4c <NVIC_EnableIRQ>
	}
	if(this_i2c == &g_core_i2c5)
20009b36:	687a      	ldr	r2, [r7, #4]
20009b38:	f24b 13b8 	movw	r3, #45496	; 0xb1b8
20009b3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009b40:	429a      	cmp	r2, r3
20009b42:	d103      	bne.n	20009b4c <I2C_enable_irq+0x8c>
	{
		NVIC_EnableIRQ( FabricIrq5_IRQn );
20009b44:	f04f 0027 	mov.w	r0, #39	; 0x27
20009b48:	f7ff ff80 	bl	20009a4c <NVIC_EnableIRQ>
	}
}
20009b4c:	f107 0708 	add.w	r7, r7, #8
20009b50:	46bd      	mov	sp, r7
20009b52:	bd80      	pop	{r7, pc}

20009b54 <I2C_disable_irq>:
/*------------------------------------------------------------------------------
 * This function must be modified to disable interrupts generated from the
 * CoreI2C instance identified as parameter.
 */
void I2C_disable_irq( i2c_instance_t * this_i2c )
{
20009b54:	b580      	push	{r7, lr}
20009b56:	b082      	sub	sp, #8
20009b58:	af00      	add	r7, sp, #0
20009b5a:	6078      	str	r0, [r7, #4]
    //HAL_ASSERT(0)
	if(this_i2c == &g_core_i2c0)
20009b5c:	687a      	ldr	r2, [r7, #4]
20009b5e:	f24b 0394 	movw	r3, #45204	; 0xb094
20009b62:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009b66:	429a      	cmp	r2, r3
20009b68:	d103      	bne.n	20009b72 <I2C_disable_irq+0x1e>
	{
		NVIC_DisableIRQ( FabricIrq0_IRQn );
20009b6a:	f04f 0022 	mov.w	r0, #34	; 0x22
20009b6e:	f7ff ff89 	bl	20009a84 <NVIC_DisableIRQ>
	}

	if(this_i2c == &g_core_i2c1)
20009b72:	687a      	ldr	r2, [r7, #4]
20009b74:	f24b 1300 	movw	r3, #45312	; 0xb100
20009b78:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009b7c:	429a      	cmp	r2, r3
20009b7e:	d103      	bne.n	20009b88 <I2C_disable_irq+0x34>
	{
		NVIC_DisableIRQ( FabricIrq1_IRQn );
20009b80:	f04f 0023 	mov.w	r0, #35	; 0x23
20009b84:	f7ff ff7e 	bl	20009a84 <NVIC_DisableIRQ>
	}

	if(this_i2c == &g_core_i2c2)
20009b88:	687a      	ldr	r2, [r7, #4]
20009b8a:	f24b 0328 	movw	r3, #45096	; 0xb028
20009b8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009b92:	429a      	cmp	r2, r3
20009b94:	d103      	bne.n	20009b9e <I2C_disable_irq+0x4a>
	{
		NVIC_DisableIRQ( FabricIrq2_IRQn );
20009b96:	f04f 0024 	mov.w	r0, #36	; 0x24
20009b9a:	f7ff ff73 	bl	20009a84 <NVIC_DisableIRQ>
	}

	if(this_i2c == &g_core_i2c3)
20009b9e:	687a      	ldr	r2, [r7, #4]
20009ba0:	f24b 2324 	movw	r3, #45604	; 0xb224
20009ba4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009ba8:	429a      	cmp	r2, r3
20009baa:	d103      	bne.n	20009bb4 <I2C_disable_irq+0x60>
	{
		NVIC_DisableIRQ( FabricIrq3_IRQn );
20009bac:	f04f 0025 	mov.w	r0, #37	; 0x25
20009bb0:	f7ff ff68 	bl	20009a84 <NVIC_DisableIRQ>
	}

	if(this_i2c == &g_core_i2c4)
20009bb4:	687a      	ldr	r2, [r7, #4]
20009bb6:	f64b 5324 	movw	r3, #48420	; 0xbd24
20009bba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009bbe:	429a      	cmp	r2, r3
20009bc0:	d103      	bne.n	20009bca <I2C_disable_irq+0x76>
	{
		NVIC_DisableIRQ( FabricIrq4_IRQn );
20009bc2:	f04f 0026 	mov.w	r0, #38	; 0x26
20009bc6:	f7ff ff5d 	bl	20009a84 <NVIC_DisableIRQ>
	}

	if(this_i2c == &g_core_i2c5)
20009bca:	687a      	ldr	r2, [r7, #4]
20009bcc:	f24b 13b8 	movw	r3, #45496	; 0xb1b8
20009bd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009bd4:	429a      	cmp	r2, r3
20009bd6:	d103      	bne.n	20009be0 <I2C_disable_irq+0x8c>
	{
		NVIC_DisableIRQ( FabricIrq5_IRQn );
20009bd8:	f04f 0027 	mov.w	r0, #39	; 0x27
20009bdc:	f7ff ff52 	bl	20009a84 <NVIC_DisableIRQ>
	}
}
20009be0:	f107 0708 	add.w	r7, r7, #8
20009be4:	46bd      	mov	sp, r7
20009be6:	bd80      	pop	{r7, pc}

20009be8 <SystemInit>:

/***************************************************************************//**
 * See system_m2sxxx.h for details.
 */
void SystemInit(void)
{
20009be8:	b580      	push	{r7, lr}
20009bea:	af00      	add	r7, sp, #0
     */
#if (MSS_SYS_FACC_INIT_BY_CORTEX == 1)
    complete_clock_config();
#endif

    silicon_workarounds();
20009bec:	f000 f936 	bl	20009e5c <silicon_workarounds>
    /*--------------------------------------------------------------------------
     * Set STKALIGN to ensure exception stacking starts on 8 bytes address
     * boundary. This ensures compliance with the "Procedure Call Standards for
     * the ARM Architecture" (AAPCS).
     */
    SCB->CCR |= SCB_CCR_STKALIGN_Msk;
20009bf0:	f64e 5300 	movw	r3, #60672	; 0xed00
20009bf4:	f2ce 0300 	movt	r3, #57344	; 0xe000
20009bf8:	f64e 5200 	movw	r2, #60672	; 0xed00
20009bfc:	f2ce 0200 	movt	r2, #57344	; 0xe000
20009c00:	6952      	ldr	r2, [r2, #20]
20009c02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20009c06:	615a      	str	r2, [r3, #20]
#endif

    /*--------------------------------------------------------------------------
     * Call user defined configuration function.
     */
    mscc_post_hw_cfg_init();
20009c08:	f7f6 fc14 	bl	20000434 <mscc_post_hw_cfg_init>
    do
    {
        init_done = CORE_SF2_CFG->INIT_DONE & INIT_DONE_MASK;
    } while (0u == init_done);
#endif
}
20009c0c:	bd80      	pop	{r7, pc}
20009c0e:	bf00      	nop

20009c10 <SystemCoreClockUpdate>:
#define FREQ_1MHZ    1000000u
#define FREQ_25MHZ   25000000u
#define FREQ_50MHZ   50000000u

void SystemCoreClockUpdate(void)
{
20009c10:	b580      	push	{r7, lr}
20009c12:	b088      	sub	sp, #32
20009c14:	af00      	add	r7, sp, #0
    uint32_t controller_pll_init;
    uint32_t clk_src;

    controller_pll_init = SYSREG->MSSDDR_FACC1_CR & CONTROLLER_PLL_INIT_MASK;
20009c16:	f248 0300 	movw	r3, #32768	; 0x8000
20009c1a:	f2c4 0303 	movt	r3, #16387	; 0x4003
20009c1e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
20009c22:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
20009c26:	60fb      	str	r3, [r7, #12]

    if(0u == controller_pll_init)
20009c28:	68fb      	ldr	r3, [r7, #12]
20009c2a:	2b00      	cmp	r3, #0
20009c2c:	f040 808b 	bne.w	20009d46 <SystemCoreClockUpdate+0x136>
    {
        /* Normal operations. */
        uint32_t global_mux_sel;

        global_mux_sel = SYSREG->MSSDDR_FACC1_CR & FACC_GLMUX_SEL_MASK;
20009c30:	f248 0300 	movw	r3, #32768	; 0x8000
20009c34:	f2c4 0303 	movt	r3, #16387	; 0x4003
20009c38:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
20009c3c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
20009c40:	617b      	str	r3, [r7, #20]
        if(0u == global_mux_sel)
20009c42:	697b      	ldr	r3, [r7, #20]
20009c44:	2b00      	cmp	r3, #0
20009c46:	d13f      	bne.n	20009cc8 <SystemCoreClockUpdate+0xb8>
        {
            /* MSS clocked from MSS PLL. Use Libero flow defines. */
            SystemCoreClock = MSS_SYS_M3_CLK_FREQ;
20009c48:	f64a 738c 	movw	r3, #44940	; 0xaf8c
20009c4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009c50:	f24c 3280 	movw	r2, #50048	; 0xc380
20009c54:	f2c0 12c9 	movt	r2, #457	; 0x1c9
20009c58:	601a      	str	r2, [r3, #0]
            g_FrequencyPCLK0 = MSS_SYS_APB_0_CLK_FREQ;
20009c5a:	f64a 7390 	movw	r3, #44944	; 0xaf90
20009c5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009c62:	f24c 3280 	movw	r2, #50048	; 0xc380
20009c66:	f2c0 12c9 	movt	r2, #457	; 0x1c9
20009c6a:	601a      	str	r2, [r3, #0]
            g_FrequencyPCLK1 = MSS_SYS_APB_1_CLK_FREQ;
20009c6c:	f64a 7394 	movw	r3, #44948	; 0xaf94
20009c70:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009c74:	f24c 3280 	movw	r2, #50048	; 0xc380
20009c78:	f2c0 12c9 	movt	r2, #457	; 0x1c9
20009c7c:	601a      	str	r2, [r3, #0]
            g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
20009c7e:	f64a 7398 	movw	r3, #44952	; 0xaf98
20009c82:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009c86:	f247 02e0 	movw	r2, #28896	; 0x70e0
20009c8a:	f2c0 0272 	movt	r2, #114	; 0x72
20009c8e:	601a      	str	r2, [r3, #0]
            g_FrequencyFIC0 = MSS_SYS_FIC_0_CLK_FREQ;
20009c90:	f64a 739c 	movw	r3, #44956	; 0xaf9c
20009c94:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009c98:	f24c 3280 	movw	r2, #50048	; 0xc380
20009c9c:	f2c0 12c9 	movt	r2, #457	; 0x1c9
20009ca0:	601a      	str	r2, [r3, #0]
            g_FrequencyFIC1 = MSS_SYS_FIC_1_CLK_FREQ;
20009ca2:	f64a 73a0 	movw	r3, #44960	; 0xafa0
20009ca6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009caa:	f24c 3280 	movw	r2, #50048	; 0xc380
20009cae:	f2c0 12c9 	movt	r2, #457	; 0x1c9
20009cb2:	601a      	str	r2, [r3, #0]
            g_FrequencyFIC64 = MSS_SYS_FIC64_CLK_FREQ;
20009cb4:	f64a 73a4 	movw	r3, #44964	; 0xafa4
20009cb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009cbc:	f24c 3280 	movw	r2, #50048	; 0xc380
20009cc0:	f2c0 12c9 	movt	r2, #457	; 0x1c9
20009cc4:	601a      	str	r2, [r3, #0]
                break;

                case CCC2ASCI_CLK_SRC:
                    /* Fall through. */
                default:
                    set_clock_frequency_globals(FREQ_1MHZ);
20009cc6:	e045      	b.n	20009d54 <SystemCoreClockUpdate+0x144>
                                                   RCOSC_25_50MHZ_CLK_SRC,
                                                   CLK_XTAL_CLK_SRC,
                                                   RCOSC_1_MHZ_CLK_SRC,
                                                   RCOSC_1_MHZ_CLK_SRC,
                                                   CCC2ASCI_CLK_SRC,
                                                   CCC2ASCI_CLK_SRC };
20009cc8:	f64a 4334 	movw	r3, #44084	; 0xac34
20009ccc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009cd0:	f107 0204 	add.w	r2, r7, #4
20009cd4:	e893 0003 	ldmia.w	r3, {r0, r1}
20009cd8:	e882 0003 	stmia.w	r2, {r0, r1}

            uint32_t standby_sel;
            uint8_t clock_source;

            standby_sel = (SYSREG->MSSDDR_FACC2_CR >> FACC_STANDBY_SHIFT) & FACC_STANDBY_SEL_MASK;
20009cdc:	f248 0300 	movw	r3, #32768	; 0x8000
20009ce0:	f2c4 0303 	movt	r3, #16387	; 0x4003
20009ce4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
20009ce8:	ea4f 1393 	mov.w	r3, r3, lsr #6
20009cec:	f003 0307 	and.w	r3, r3, #7
20009cf0:	61bb      	str	r3, [r7, #24]
            clock_source = standby_clock_lut[standby_sel];
20009cf2:	69bb      	ldr	r3, [r7, #24]
20009cf4:	f107 0220 	add.w	r2, r7, #32
20009cf8:	4413      	add	r3, r2
20009cfa:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
20009cfe:	77fb      	strb	r3, [r7, #31]
            switch(clock_source)
20009d00:	7ffb      	ldrb	r3, [r7, #31]
20009d02:	2b01      	cmp	r3, #1
20009d04:	d00b      	beq.n	20009d1e <SystemCoreClockUpdate+0x10e>
20009d06:	2b02      	cmp	r3, #2
20009d08:	d00e      	beq.n	20009d28 <SystemCoreClockUpdate+0x118>
20009d0a:	2b00      	cmp	r3, #0
20009d0c:	d114      	bne.n	20009d38 <SystemCoreClockUpdate+0x128>
            {
                case RCOSC_25_50MHZ_CLK_SRC:
                    clk_src = get_rcosc_25_50mhz_frequency();
20009d0e:	f000 f825 	bl	20009d5c <get_rcosc_25_50mhz_frequency>
20009d12:	4603      	mov	r3, r0
20009d14:	613b      	str	r3, [r7, #16]
                    set_clock_frequency_globals(clk_src);
20009d16:	6938      	ldr	r0, [r7, #16]
20009d18:	f000 f842 	bl	20009da0 <set_clock_frequency_globals>
                break;
20009d1c:	e01a      	b.n	20009d54 <SystemCoreClockUpdate+0x144>

                case CLK_XTAL_CLK_SRC:
                    set_clock_frequency_globals(FREQ_32KHZ);
20009d1e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
20009d22:	f000 f83d 	bl	20009da0 <set_clock_frequency_globals>
                break;
20009d26:	e015      	b.n	20009d54 <SystemCoreClockUpdate+0x144>

                case RCOSC_1_MHZ_CLK_SRC:
                    set_clock_frequency_globals(FREQ_1MHZ);
20009d28:	f244 2040 	movw	r0, #16960	; 0x4240
20009d2c:	f2c0 000f 	movt	r0, #15
20009d30:	f000 f836 	bl	20009da0 <set_clock_frequency_globals>
                break;
20009d34:	bf00      	nop
20009d36:	e00d      	b.n	20009d54 <SystemCoreClockUpdate+0x144>

                case CCC2ASCI_CLK_SRC:
                    /* Fall through. */
                default:
                    set_clock_frequency_globals(FREQ_1MHZ);
20009d38:	f244 2040 	movw	r0, #16960	; 0x4240
20009d3c:	f2c0 000f 	movt	r0, #15
20009d40:	f000 f82e 	bl	20009da0 <set_clock_frequency_globals>
20009d44:	e006      	b.n	20009d54 <SystemCoreClockUpdate+0x144>
        }
    }
    else
    {
        /* PLL initialization mode. Running from 25/50MHZ RC oscillator. */
        clk_src = get_rcosc_25_50mhz_frequency();
20009d46:	f000 f809 	bl	20009d5c <get_rcosc_25_50mhz_frequency>
20009d4a:	4603      	mov	r3, r0
20009d4c:	613b      	str	r3, [r7, #16]
        set_clock_frequency_globals(clk_src);
20009d4e:	6938      	ldr	r0, [r7, #16]
20009d50:	f000 f826 	bl	20009da0 <set_clock_frequency_globals>
    }
}
20009d54:	f107 0720 	add.w	r7, r7, #32
20009d58:	46bd      	mov	sp, r7
20009d5a:	bd80      	pop	{r7, pc}

20009d5c <get_rcosc_25_50mhz_frequency>:

/***************************************************************************//**
 * Find out frequency generated by the 25_50mhz RC osciallator.
 */
static uint32_t get_rcosc_25_50mhz_frequency(void)
{
20009d5c:	b480      	push	{r7}
20009d5e:	b083      	sub	sp, #12
20009d60:	af00      	add	r7, sp, #0
    uint32_t rcosc_div2;
    uint32_t rcosc_frequency;

    rcosc_div2 = SYSREG->MSSDDR_PLL_STATUS & RCOSC_DIV2_MASK;
20009d62:	f248 0300 	movw	r3, #32768	; 0x8000
20009d66:	f2c4 0303 	movt	r3, #16387	; 0x4003
20009d6a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
20009d6e:	f003 0304 	and.w	r3, r3, #4
20009d72:	603b      	str	r3, [r7, #0]
    if(0u == rcosc_div2)
20009d74:	683b      	ldr	r3, [r7, #0]
20009d76:	2b00      	cmp	r3, #0
20009d78:	d105      	bne.n	20009d86 <get_rcosc_25_50mhz_frequency+0x2a>
    {
        /* 25_50mhz oscillator is configured for 25 MHz operations. */
        rcosc_frequency = FREQ_25MHZ;
20009d7a:	f647 0340 	movw	r3, #30784	; 0x7840
20009d7e:	f2c0 137d 	movt	r3, #381	; 0x17d
20009d82:	607b      	str	r3, [r7, #4]
20009d84:	e004      	b.n	20009d90 <get_rcosc_25_50mhz_frequency+0x34>
    }
    else
    {
        /* 25_50mhz oscillator is configured for 50 MHz operations. */
        rcosc_frequency = FREQ_50MHZ;
20009d86:	f24f 0380 	movw	r3, #61568	; 0xf080
20009d8a:	f2c0 23fa 	movt	r3, #762	; 0x2fa
20009d8e:	607b      	str	r3, [r7, #4]
    }

    return rcosc_frequency;
20009d90:	687b      	ldr	r3, [r7, #4]
}
20009d92:	4618      	mov	r0, r3
20009d94:	f107 070c 	add.w	r7, r7, #12
20009d98:	46bd      	mov	sp, r7
20009d9a:	bc80      	pop	{r7}
20009d9c:	4770      	bx	lr
20009d9e:	bf00      	nop

20009da0 <set_clock_frequency_globals>:
        - g_FrequencyFIC0
        - g_FrequencyFIC1
        - g_FrequencyFIC64
 */
static void set_clock_frequency_globals(uint32_t standby_clk)
{
20009da0:	b480      	push	{r7}
20009da2:	b083      	sub	sp, #12
20009da4:	af00      	add	r7, sp, #0
20009da6:	6078      	str	r0, [r7, #4]
    SystemCoreClock = standby_clk;
20009da8:	f64a 738c 	movw	r3, #44940	; 0xaf8c
20009dac:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009db0:	687a      	ldr	r2, [r7, #4]
20009db2:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = standby_clk;
20009db4:	f64a 7390 	movw	r3, #44944	; 0xaf90
20009db8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009dbc:	687a      	ldr	r2, [r7, #4]
20009dbe:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = standby_clk;
20009dc0:	f64a 7394 	movw	r3, #44948	; 0xaf94
20009dc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009dc8:	687a      	ldr	r2, [r7, #4]
20009dca:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
20009dcc:	f64a 7398 	movw	r3, #44952	; 0xaf98
20009dd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009dd4:	f247 02e0 	movw	r2, #28896	; 0x70e0
20009dd8:	f2c0 0272 	movt	r2, #114	; 0x72
20009ddc:	601a      	str	r2, [r3, #0]
    g_FrequencyFIC0 = standby_clk;
20009dde:	f64a 739c 	movw	r3, #44956	; 0xaf9c
20009de2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009de6:	687a      	ldr	r2, [r7, #4]
20009de8:	601a      	str	r2, [r3, #0]
    g_FrequencyFIC1 = standby_clk;
20009dea:	f64a 73a0 	movw	r3, #44960	; 0xafa0
20009dee:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009df2:	687a      	ldr	r2, [r7, #4]
20009df4:	601a      	str	r2, [r3, #0]
    g_FrequencyFIC64 = standby_clk;
20009df6:	f64a 73a4 	movw	r3, #44964	; 0xafa4
20009dfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009dfe:	687a      	ldr	r2, [r7, #4]
20009e00:	601a      	str	r2, [r3, #0]
}
20009e02:	f107 070c 	add.w	r7, r7, #12
20009e06:	46bd      	mov	sp, r7
20009e08:	bc80      	pop	{r7}
20009e0a:	4770      	bx	lr

20009e0c <get_silicon_revision>:

/*------------------------------------------------------------------------------
  Retrieve silicon revision from system registers.
 */
static uint32_t get_silicon_revision(void)
{
20009e0c:	b480      	push	{r7}
20009e0e:	b083      	sub	sp, #12
20009e10:	af00      	add	r7, sp, #0
    uint32_t silicon_revision;
    uint32_t device_version;

    device_version = SYSREG->DEVICE_VERSION;
20009e12:	f248 0300 	movw	r3, #32768	; 0x8000
20009e16:	f2c4 0303 	movt	r3, #16387	; 0x4003
20009e1a:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
20009e1e:	607b      	str	r3, [r7, #4]
    switch(device_version)
20009e20:	687a      	ldr	r2, [r7, #4]
20009e22:	f64f 0302 	movw	r3, #63490	; 0xf802
20009e26:	429a      	cmp	r2, r3
20009e28:	d006      	beq.n	20009e38 <get_silicon_revision+0x2c>
20009e2a:	f64f 0302 	movw	r3, #63490	; 0xf802
20009e2e:	f2c0 0301 	movt	r3, #1
20009e32:	429a      	cmp	r2, r3
20009e34:	d004      	beq.n	20009e40 <get_silicon_revision+0x34>
20009e36:	e007      	b.n	20009e48 <get_silicon_revision+0x3c>
    {
        case 0x0000F802:
            silicon_revision = M2S050_REV_A_SILICON;
20009e38:	f04f 0301 	mov.w	r3, #1
20009e3c:	603b      	str	r3, [r7, #0]
            break;
20009e3e:	e006      	b.n	20009e4e <get_silicon_revision+0x42>

        case 0x0001F802:
            silicon_revision = M2S050_REV_B_SILICON;
20009e40:	f04f 0302 	mov.w	r3, #2
20009e44:	603b      	str	r3, [r7, #0]
            break;
20009e46:	e002      	b.n	20009e4e <get_silicon_revision+0x42>

        default:
            silicon_revision = UNKNOWN_SILICON_REV;
20009e48:	f04f 0300 	mov.w	r3, #0
20009e4c:	603b      	str	r3, [r7, #0]
            break;
    }

    return silicon_revision;
20009e4e:	683b      	ldr	r3, [r7, #0]
}
20009e50:	4618      	mov	r0, r3
20009e52:	f107 070c 	add.w	r7, r7, #12
20009e56:	46bd      	mov	sp, r7
20009e58:	bc80      	pop	{r7}
20009e5a:	4770      	bx	lr

20009e5c <silicon_workarounds>:

/*------------------------------------------------------------------------------
  Workarounds for various silicon versions.
 */
static void silicon_workarounds(void)
{
20009e5c:	b580      	push	{r7, lr}
20009e5e:	b082      	sub	sp, #8
20009e60:	af00      	add	r7, sp, #0
    uint32_t silicon_revision;

    silicon_revision = get_silicon_revision();
20009e62:	f7ff ffd3 	bl	20009e0c <get_silicon_revision>
20009e66:	4603      	mov	r3, r0
20009e68:	607b      	str	r3, [r7, #4]

    switch(silicon_revision)
20009e6a:	687b      	ldr	r3, [r7, #4]
20009e6c:	2b01      	cmp	r3, #1
20009e6e:	d101      	bne.n	20009e74 <silicon_workarounds+0x18>
    {
        case M2S050_REV_A_SILICON:
            m2s050_rev_a_workarounds();
20009e70:	f000 f804 	bl	20009e7c <m2s050_rev_a_workarounds>
        case UNKNOWN_SILICON_REV:
            /* Fall through. */
        default:
            break;
    }
}
20009e74:	f107 0708 	add.w	r7, r7, #8
20009e78:	46bd      	mov	sp, r7
20009e7a:	bd80      	pop	{r7, pc}

20009e7c <m2s050_rev_a_workarounds>:

/*------------------------------------------------------------------------------
  Silicon workarounds for M2S050 rev A.
 */
static void m2s050_rev_a_workarounds(void)
{
20009e7c:	b480      	push	{r7}
20009e7e:	af00      	add	r7, sp, #0
    /*--------------------------------------------------------------------------
     * Work around a couple of silicon issues:
     */
    /* DDR_CLK_EN <- 1 */
    SYSREG->MSSDDR_FACC1_CR |= (uint32_t)1 << DDR_CLK_EN_SHIFT;
20009e80:	f248 0300 	movw	r3, #32768	; 0x8000
20009e84:	f2c4 0303 	movt	r3, #16387	; 0x4003
20009e88:	f248 0200 	movw	r2, #32768	; 0x8000
20009e8c:	f2c4 0203 	movt	r2, #16387	; 0x4003
20009e90:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
20009e94:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20009e98:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

    /* CONTROLLER_PLL_INIT <- 0 */
    SYSREG->MSSDDR_FACC1_CR = SYSREG->MSSDDR_FACC1_CR & ~CONTROLLER_PLL_INIT_MASK;
20009e9c:	f248 0300 	movw	r3, #32768	; 0x8000
20009ea0:	f2c4 0303 	movt	r3, #16387	; 0x4003
20009ea4:	f248 0200 	movw	r2, #32768	; 0x8000
20009ea8:	f2c4 0203 	movt	r2, #16387	; 0x4003
20009eac:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
20009eb0:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
20009eb4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
}
20009eb8:	46bd      	mov	sp, r7
20009eba:	bc80      	pop	{r7}
20009ebc:	4770      	bx	lr
20009ebe:	bf00      	nop

20009ec0 <HAL_disable_interrupts>:
20009ec0:	f3ef 8010 	mrs	r0, PRIMASK
20009ec4:	b672      	cpsid	i
20009ec6:	4770      	bx	lr

20009ec8 <HAL_restore_interrupts>:
20009ec8:	f380 8810 	msr	PRIMASK, r0
20009ecc:	4770      	bx	lr
	...

20009ed0 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20009ed0:	b480      	push	{r7}
20009ed2:	b083      	sub	sp, #12
20009ed4:	af00      	add	r7, sp, #0
20009ed6:	4603      	mov	r3, r0
20009ed8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20009eda:	f24e 1300 	movw	r3, #57600	; 0xe100
20009ede:	f2ce 0300 	movt	r3, #57344	; 0xe000
20009ee2:	f997 2007 	ldrsb.w	r2, [r7, #7]
20009ee6:	ea4f 1252 	mov.w	r2, r2, lsr #5
20009eea:	79f9      	ldrb	r1, [r7, #7]
20009eec:	f001 011f 	and.w	r1, r1, #31
20009ef0:	f04f 0001 	mov.w	r0, #1
20009ef4:	fa00 f101 	lsl.w	r1, r0, r1
20009ef8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20009efc:	f107 070c 	add.w	r7, r7, #12
20009f00:	46bd      	mov	sp, r7
20009f02:	bc80      	pop	{r7}
20009f04:	4770      	bx	lr
20009f06:	bf00      	nop

20009f08 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20009f08:	b480      	push	{r7}
20009f0a:	b083      	sub	sp, #12
20009f0c:	af00      	add	r7, sp, #0
20009f0e:	4603      	mov	r3, r0
20009f10:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20009f12:	f24e 1300 	movw	r3, #57600	; 0xe100
20009f16:	f2ce 0300 	movt	r3, #57344	; 0xe000
20009f1a:	f997 2007 	ldrsb.w	r2, [r7, #7]
20009f1e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20009f22:	79f9      	ldrb	r1, [r7, #7]
20009f24:	f001 011f 	and.w	r1, r1, #31
20009f28:	f04f 0001 	mov.w	r0, #1
20009f2c:	fa00 f101 	lsl.w	r1, r0, r1
20009f30:	f102 0220 	add.w	r2, r2, #32
20009f34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20009f38:	f107 070c 	add.w	r7, r7, #12
20009f3c:	46bd      	mov	sp, r7
20009f3e:	bc80      	pop	{r7}
20009f40:	4770      	bx	lr
20009f42:	bf00      	nop

20009f44 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20009f44:	b480      	push	{r7}
20009f46:	b083      	sub	sp, #12
20009f48:	af00      	add	r7, sp, #0
20009f4a:	4603      	mov	r3, r0
20009f4c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20009f4e:	f24e 1300 	movw	r3, #57600	; 0xe100
20009f52:	f2ce 0300 	movt	r3, #57344	; 0xe000
20009f56:	f997 2007 	ldrsb.w	r2, [r7, #7]
20009f5a:	ea4f 1252 	mov.w	r2, r2, lsr #5
20009f5e:	79f9      	ldrb	r1, [r7, #7]
20009f60:	f001 011f 	and.w	r1, r1, #31
20009f64:	f04f 0001 	mov.w	r0, #1
20009f68:	fa00 f101 	lsl.w	r1, r0, r1
20009f6c:	f102 0260 	add.w	r2, r2, #96	; 0x60
20009f70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20009f74:	f107 070c 	add.w	r7, r7, #12
20009f78:	46bd      	mov	sp, r7
20009f7a:	bc80      	pop	{r7}
20009f7c:	4770      	bx	lr
20009f7e:	bf00      	nop

20009f80 <MSS_COMBLK_init>:
void MSS_COMBLK_init
(
    comblk_async_event_handler_t async_event_handler,
    uint8_t* p_response
)
{
20009f80:	b580      	push	{r7, lr}
20009f82:	b082      	sub	sp, #8
20009f84:	af00      	add	r7, sp, #0
20009f86:	6078      	str	r0, [r7, #4]
20009f88:	6039      	str	r1, [r7, #0]
    /*
     * Disable and clear previous interrupts.
     */
    NVIC_DisableIRQ(ComBlk_IRQn);
20009f8a:	f04f 0013 	mov.w	r0, #19
20009f8e:	f7ff ffbb 	bl	20009f08 <NVIC_DisableIRQ>
    COMBLK->INT_ENABLE = 0u;
20009f92:	f246 0300 	movw	r3, #24576	; 0x6000
20009f96:	f2c4 0301 	movt	r3, #16385	; 0x4001
20009f9a:	f04f 0200 	mov.w	r2, #0
20009f9e:	609a      	str	r2, [r3, #8]
    NVIC_ClearPendingIRQ(ComBlk_IRQn);
20009fa0:	f04f 0013 	mov.w	r0, #19
20009fa4:	f7ff ffce 	bl	20009f44 <NVIC_ClearPendingIRQ>
    
    g_async_event_handler = async_event_handler;
20009fa8:	f24b 0324 	movw	r3, #45092	; 0xb024
20009fac:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009fb0:	687a      	ldr	r2, [r7, #4]
20009fb2:	601a      	str	r2, [r3, #0]
    
    /*
     * Initialize COMBLK driver state variables:
     */
    g_request_in_progress = 0u;
20009fb4:	f24b 0320 	movw	r3, #45088	; 0xb020
20009fb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009fbc:	f04f 0200 	mov.w	r2, #0
20009fc0:	701a      	strb	r2, [r3, #0]
    g_comblk_cmd_opcode = 0u;
20009fc2:	f64a 73fc 	movw	r3, #45052	; 0xaffc
20009fc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009fca:	f04f 0200 	mov.w	r2, #0
20009fce:	701a      	strb	r2, [r3, #0]
    g_comblk_p_cmd = 0u;
20009fd0:	f24b 0300 	movw	r3, #45056	; 0xb000
20009fd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009fd8:	f04f 0200 	mov.w	r2, #0
20009fdc:	601a      	str	r2, [r3, #0]
    g_comblk_cmd_size = 0u;
20009fde:	f24b 0304 	movw	r3, #45060	; 0xb004
20009fe2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009fe6:	f04f 0200 	mov.w	r2, #0
20009fea:	801a      	strh	r2, [r3, #0]
    g_comblk_p_data = 0u;
20009fec:	f24b 0308 	movw	r3, #45064	; 0xb008
20009ff0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009ff4:	f04f 0200 	mov.w	r2, #0
20009ff8:	601a      	str	r2, [r3, #0]
    g_comblk_data_size = 0u;
20009ffa:	f24b 030c 	movw	r3, #45068	; 0xb00c
20009ffe:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a002:	f04f 0200 	mov.w	r2, #0
2000a006:	601a      	str	r2, [r3, #0]
    g_comblk_p_response = p_response;
2000a008:	f24b 0310 	movw	r3, #45072	; 0xb010
2000a00c:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a010:	683a      	ldr	r2, [r7, #0]
2000a012:	601a      	str	r2, [r3, #0]
    g_comblk_response_size = 0u;
2000a014:	f24b 0314 	movw	r3, #45076	; 0xb014
2000a018:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a01c:	f04f 0200 	mov.w	r2, #0
2000a020:	801a      	strh	r2, [r3, #0]
    g_comblk_response_idx = 0u;
2000a022:	f24b 0316 	movw	r3, #45078	; 0xb016
2000a026:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a02a:	f04f 0200 	mov.w	r2, #0
2000a02e:	801a      	strh	r2, [r3, #0]
    g_comblk_completion_handler = 0;
2000a030:	f24b 0318 	movw	r3, #45080	; 0xb018
2000a034:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a038:	f04f 0200 	mov.w	r2, #0
2000a03c:	601a      	str	r2, [r3, #0]
    
    g_comblk_state = COMBLK_IDLE;
2000a03e:	f24b 0321 	movw	r3, #45089	; 0xb021
2000a042:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a046:	f04f 0200 	mov.w	r2, #0
2000a04a:	701a      	strb	r2, [r3, #0]
    /*
     * Disable loopback before enabling the MSS COMM_BLK to ensure that any
     * codes waiting in the TX FIFO of the System Controller’s COMM_BLK are
     * not lost.
     */
    COMBLK->CONTROL &= ~CR_LOOPBACK_MASK;
2000a04c:	f246 0300 	movw	r3, #24576	; 0x6000
2000a050:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000a054:	f246 0200 	movw	r2, #24576	; 0x6000
2000a058:	f2c4 0201 	movt	r2, #16385	; 0x4001
2000a05c:	6812      	ldr	r2, [r2, #0]
2000a05e:	f022 0220 	bic.w	r2, r2, #32
2000a062:	601a      	str	r2, [r3, #0]
    COMBLK->CONTROL |= CR_ENABLE_MASK;
2000a064:	f246 0300 	movw	r3, #24576	; 0x6000
2000a068:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000a06c:	f246 0200 	movw	r2, #24576	; 0x6000
2000a070:	f2c4 0201 	movt	r2, #16385	; 0x4001
2000a074:	6812      	ldr	r2, [r2, #0]
2000a076:	f042 0210 	orr.w	r2, r2, #16
2000a07a:	601a      	str	r2, [r3, #0]
    
    /*--------------------------------------------------------------------------
     * Enable receive interrupt to receive asynchronous events from the system
     * controller.
     */
    COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
2000a07c:	f246 0300 	movw	r3, #24576	; 0x6000
2000a080:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000a084:	f246 0200 	movw	r2, #24576	; 0x6000
2000a088:	f2c4 0201 	movt	r2, #16385	; 0x4001
2000a08c:	6892      	ldr	r2, [r2, #8]
2000a08e:	f022 0201 	bic.w	r2, r2, #1
2000a092:	609a      	str	r2, [r3, #8]
    COMBLK->INT_ENABLE |= RCVOKAY_MASK;
2000a094:	f246 0300 	movw	r3, #24576	; 0x6000
2000a098:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000a09c:	f246 0200 	movw	r2, #24576	; 0x6000
2000a0a0:	f2c4 0201 	movt	r2, #16385	; 0x4001
2000a0a4:	6892      	ldr	r2, [r2, #8]
2000a0a6:	f042 0202 	orr.w	r2, r2, #2
2000a0aa:	609a      	str	r2, [r3, #8]
    NVIC_EnableIRQ(ComBlk_IRQn);
2000a0ac:	f04f 0013 	mov.w	r0, #19
2000a0b0:	f7ff ff0e 	bl	20009ed0 <NVIC_EnableIRQ>
}
2000a0b4:	f107 0708 	add.w	r7, r7, #8
2000a0b8:	46bd      	mov	sp, r7
2000a0ba:	bd80      	pop	{r7, pc}

2000a0bc <MSS_COMBLK_send_cmd>:
    uint32_t data_size,
    uint8_t * p_response,
    uint16_t response_size,
    comblk_completion_handler_t completion_handler
)
{
2000a0bc:	b580      	push	{r7, lr}
2000a0be:	b086      	sub	sp, #24
2000a0c0:	af00      	add	r7, sp, #0
2000a0c2:	60f8      	str	r0, [r7, #12]
2000a0c4:	607a      	str	r2, [r7, #4]
2000a0c6:	603b      	str	r3, [r7, #0]
2000a0c8:	460b      	mov	r3, r1
2000a0ca:	817b      	strh	r3, [r7, #10]
    uint32_t size_sent;
    
    ASSERT(cmd_size > 0);
2000a0cc:	897b      	ldrh	r3, [r7, #10]
2000a0ce:	2b00      	cmp	r3, #0
2000a0d0:	d100      	bne.n	2000a0d4 <MSS_COMBLK_send_cmd+0x18>
2000a0d2:	be00      	bkpt	0x0000
    
    /*
     * Disable and clear previous interrupts.
     */
    NVIC_DisableIRQ(ComBlk_IRQn);
2000a0d4:	f04f 0013 	mov.w	r0, #19
2000a0d8:	f7ff ff16 	bl	20009f08 <NVIC_DisableIRQ>
    COMBLK->INT_ENABLE = 0u;
2000a0dc:	f246 0300 	movw	r3, #24576	; 0x6000
2000a0e0:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000a0e4:	f04f 0200 	mov.w	r2, #0
2000a0e8:	609a      	str	r2, [r3, #8]
    NVIC_ClearPendingIRQ(ComBlk_IRQn);
2000a0ea:	f04f 0013 	mov.w	r0, #19
2000a0ee:	f7ff ff29 	bl	20009f44 <NVIC_ClearPendingIRQ>
    
    /*
     * Abort current command if any.
     */
    abort_current_cmd();
2000a0f2:	f000 fbed 	bl	2000a8d0 <abort_current_cmd>
    
    /*
     * Initialize COMBLK driver state variables:
     */
    g_request_in_progress = 1u;
2000a0f6:	f24b 0320 	movw	r3, #45088	; 0xb020
2000a0fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a0fe:	f04f 0201 	mov.w	r2, #1
2000a102:	701a      	strb	r2, [r3, #0]
    g_comblk_cmd_opcode = p_cmd[0];
2000a104:	68fb      	ldr	r3, [r7, #12]
2000a106:	781a      	ldrb	r2, [r3, #0]
2000a108:	f64a 73fc 	movw	r3, #45052	; 0xaffc
2000a10c:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a110:	701a      	strb	r2, [r3, #0]
    g_comblk_p_cmd = p_cmd;
2000a112:	f24b 0300 	movw	r3, #45056	; 0xb000
2000a116:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a11a:	68fa      	ldr	r2, [r7, #12]
2000a11c:	601a      	str	r2, [r3, #0]
    g_comblk_cmd_size = cmd_size;
2000a11e:	f24b 0304 	movw	r3, #45060	; 0xb004
2000a122:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a126:	897a      	ldrh	r2, [r7, #10]
2000a128:	801a      	strh	r2, [r3, #0]
    g_comblk_p_data = p_data;
2000a12a:	f24b 0308 	movw	r3, #45064	; 0xb008
2000a12e:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a132:	687a      	ldr	r2, [r7, #4]
2000a134:	601a      	str	r2, [r3, #0]
    g_comblk_data_size = data_size;
2000a136:	f24b 030c 	movw	r3, #45068	; 0xb00c
2000a13a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a13e:	683a      	ldr	r2, [r7, #0]
2000a140:	601a      	str	r2, [r3, #0]
    g_comblk_p_response = p_response;
2000a142:	f24b 0310 	movw	r3, #45072	; 0xb010
2000a146:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a14a:	6a3a      	ldr	r2, [r7, #32]
2000a14c:	601a      	str	r2, [r3, #0]
    g_comblk_response_size = response_size;
2000a14e:	f24b 0314 	movw	r3, #45076	; 0xb014
2000a152:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a156:	8cba      	ldrh	r2, [r7, #36]	; 0x24
2000a158:	801a      	strh	r2, [r3, #0]
    g_comblk_response_idx = 0u;
2000a15a:	f24b 0316 	movw	r3, #45078	; 0xb016
2000a15e:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a162:	f04f 0200 	mov.w	r2, #0
2000a166:	801a      	strh	r2, [r3, #0]
    g_comblk_page_handler = 0u;
2000a168:	f24b 031c 	movw	r3, #45084	; 0xb01c
2000a16c:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a170:	f04f 0200 	mov.w	r2, #0
2000a174:	601a      	str	r2, [r3, #0]
    g_comblk_completion_handler = completion_handler;
2000a176:	f24b 0318 	movw	r3, #45080	; 0xb018
2000a17a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a17e:	6aba      	ldr	r2, [r7, #40]	; 0x28
2000a180:	601a      	str	r2, [r3, #0]
    
    COMBLK->INT_ENABLE |= RCVOKAY_MASK;
2000a182:	f246 0300 	movw	r3, #24576	; 0x6000
2000a186:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000a18a:	f246 0200 	movw	r2, #24576	; 0x6000
2000a18e:	f2c4 0201 	movt	r2, #16385	; 0x4001
2000a192:	6892      	ldr	r2, [r2, #8]
2000a194:	f042 0202 	orr.w	r2, r2, #2
2000a198:	609a      	str	r2, [r3, #8]

    /*
     * Fill FIFO with command.
     */
    send_cmd_opcode(g_comblk_cmd_opcode);
2000a19a:	f64a 73fc 	movw	r3, #45052	; 0xaffc
2000a19e:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a1a2:	781b      	ldrb	r3, [r3, #0]
2000a1a4:	b2db      	uxtb	r3, r3
2000a1a6:	4618      	mov	r0, r3
2000a1a8:	f000 fbc2 	bl	2000a930 <send_cmd_opcode>
    size_sent = fill_tx_fifo(&p_cmd[1], cmd_size - 1u);
2000a1ac:	68fb      	ldr	r3, [r7, #12]
2000a1ae:	f103 0201 	add.w	r2, r3, #1
2000a1b2:	897b      	ldrh	r3, [r7, #10]
2000a1b4:	f103 33ff 	add.w	r3, r3, #4294967295
2000a1b8:	4610      	mov	r0, r2
2000a1ba:	4619      	mov	r1, r3
2000a1bc:	f000 fbe0 	bl	2000a980 <fill_tx_fifo>
2000a1c0:	4603      	mov	r3, r0
2000a1c2:	617b      	str	r3, [r7, #20]
    ++size_sent;    /* Adjust for opcode byte sent. */
2000a1c4:	697b      	ldr	r3, [r7, #20]
2000a1c6:	f103 0301 	add.w	r3, r3, #1
2000a1ca:	617b      	str	r3, [r7, #20]
    if(size_sent < cmd_size)
2000a1cc:	897a      	ldrh	r2, [r7, #10]
2000a1ce:	697b      	ldr	r3, [r7, #20]
2000a1d0:	429a      	cmp	r2, r3
2000a1d2:	d923      	bls.n	2000a21c <MSS_COMBLK_send_cmd+0x160>
    {
        g_comblk_cmd_size = g_comblk_cmd_size - (uint16_t)size_sent;
2000a1d4:	f24b 0304 	movw	r3, #45060	; 0xb004
2000a1d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a1dc:	881b      	ldrh	r3, [r3, #0]
2000a1de:	b29a      	uxth	r2, r3
2000a1e0:	697b      	ldr	r3, [r7, #20]
2000a1e2:	b29b      	uxth	r3, r3
2000a1e4:	ebc3 0302 	rsb	r3, r3, r2
2000a1e8:	b29a      	uxth	r2, r3
2000a1ea:	f24b 0304 	movw	r3, #45060	; 0xb004
2000a1ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a1f2:	801a      	strh	r2, [r3, #0]
        g_comblk_p_cmd = &g_comblk_p_cmd[size_sent];
2000a1f4:	f24b 0300 	movw	r3, #45056	; 0xb000
2000a1f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a1fc:	681a      	ldr	r2, [r3, #0]
2000a1fe:	697b      	ldr	r3, [r7, #20]
2000a200:	441a      	add	r2, r3
2000a202:	f24b 0300 	movw	r3, #45056	; 0xb000
2000a206:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a20a:	601a      	str	r2, [r3, #0]
        
        g_comblk_state = COMBLK_TX_CMD;
2000a20c:	f24b 0321 	movw	r3, #45089	; 0xb021
2000a210:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a214:	f04f 0201 	mov.w	r2, #1
2000a218:	701a      	strb	r2, [r3, #0]
2000a21a:	e01c      	b.n	2000a256 <MSS_COMBLK_send_cmd+0x19a>
    }
    else
    {
        g_comblk_cmd_size = 0u;
2000a21c:	f24b 0304 	movw	r3, #45060	; 0xb004
2000a220:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a224:	f04f 0200 	mov.w	r2, #0
2000a228:	801a      	strh	r2, [r3, #0]
        if(g_comblk_data_size > 0u)
2000a22a:	f24b 030c 	movw	r3, #45068	; 0xb00c
2000a22e:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a232:	681b      	ldr	r3, [r3, #0]
2000a234:	2b00      	cmp	r3, #0
2000a236:	d007      	beq.n	2000a248 <MSS_COMBLK_send_cmd+0x18c>
        {
            g_comblk_state = COMBLK_TX_DATA;
2000a238:	f24b 0321 	movw	r3, #45089	; 0xb021
2000a23c:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a240:	f04f 0202 	mov.w	r2, #2
2000a244:	701a      	strb	r2, [r3, #0]
2000a246:	e006      	b.n	2000a256 <MSS_COMBLK_send_cmd+0x19a>
        }
        else
        {
            g_comblk_state = COMBLK_WAIT_RESPONSE;
2000a248:	f24b 0321 	movw	r3, #45089	; 0xb021
2000a24c:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a250:	f04f 0203 	mov.w	r2, #3
2000a254:	701a      	strb	r2, [r3, #0]
    }

    /*
     * Enable interrupt.
     */
    NVIC_EnableIRQ(ComBlk_IRQn);
2000a256:	f04f 0013 	mov.w	r0, #19
2000a25a:	f7ff fe39 	bl	20009ed0 <NVIC_EnableIRQ>
}
2000a25e:	f107 0718 	add.w	r7, r7, #24
2000a262:	46bd      	mov	sp, r7
2000a264:	bd80      	pop	{r7, pc}
2000a266:	bf00      	nop

2000a268 <ComBlk_IRQHandler>:

/*==============================================================================
 * COMBLK interrupt handler.
 */
void ComBlk_IRQHandler(void)
{
2000a268:	b580      	push	{r7, lr}
2000a26a:	b082      	sub	sp, #8
2000a26c:	af00      	add	r7, sp, #0
    uint8_t status;
    uint8_t tx_okay;
    uint8_t rcv_okay;
    
    status = (uint8_t)COMBLK->STATUS;
2000a26e:	f246 0300 	movw	r3, #24576	; 0x6000
2000a272:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000a276:	685b      	ldr	r3, [r3, #4]
2000a278:	717b      	strb	r3, [r7, #5]
    
    /* Mask off interrupt that are not enabled.*/
    status &= COMBLK->INT_ENABLE;
2000a27a:	f246 0300 	movw	r3, #24576	; 0x6000
2000a27e:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000a282:	689b      	ldr	r3, [r3, #8]
2000a284:	b2da      	uxtb	r2, r3
2000a286:	797b      	ldrb	r3, [r7, #5]
2000a288:	ea02 0303 	and.w	r3, r2, r3
2000a28c:	717b      	strb	r3, [r7, #5]
    
    rcv_okay = status & RCVOKAY_MASK;
2000a28e:	797b      	ldrb	r3, [r7, #5]
2000a290:	f003 0302 	and.w	r3, r3, #2
2000a294:	71fb      	strb	r3, [r7, #7]
    
    if(rcv_okay)
2000a296:	79fb      	ldrb	r3, [r7, #7]
2000a298:	2b00      	cmp	r3, #0
2000a29a:	d001      	beq.n	2000a2a0 <ComBlk_IRQHandler+0x38>
    {
        handle_rx_okay_irq();
2000a29c:	f000 f970 	bl	2000a580 <handle_rx_okay_irq>
    }
        
    tx_okay = status & TXTOKAY_MASK;
2000a2a0:	797b      	ldrb	r3, [r7, #5]
2000a2a2:	f003 0301 	and.w	r3, r3, #1
2000a2a6:	71bb      	strb	r3, [r7, #6]
    if(tx_okay)
2000a2a8:	79bb      	ldrb	r3, [r7, #6]
2000a2aa:	2b00      	cmp	r3, #0
2000a2ac:	d001      	beq.n	2000a2b2 <ComBlk_IRQHandler+0x4a>
    {
        handle_tx_okay_irq();
2000a2ae:	f000 f805 	bl	2000a2bc <handle_tx_okay_irq>
    }
}
2000a2b2:	f107 0708 	add.w	r7, r7, #8
2000a2b6:	46bd      	mov	sp, r7
2000a2b8:	bd80      	pop	{r7, pc}
2000a2ba:	bf00      	nop

2000a2bc <handle_tx_okay_irq>:

/*==============================================================================
 *
 */
static void handle_tx_okay_irq(void)
{
2000a2bc:	b580      	push	{r7, lr}
2000a2be:	b084      	sub	sp, #16
2000a2c0:	af00      	add	r7, sp, #0
    switch(g_comblk_state)
2000a2c2:	f24b 0321 	movw	r3, #45089	; 0xb021
2000a2c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a2ca:	781b      	ldrb	r3, [r3, #0]
2000a2cc:	2b02      	cmp	r3, #2
2000a2ce:	d067      	beq.n	2000a3a0 <handle_tx_okay_irq+0xe4>
2000a2d0:	2b05      	cmp	r3, #5
2000a2d2:	f000 80b6 	beq.w	2000a442 <handle_tx_okay_irq+0x186>
2000a2d6:	2b01      	cmp	r3, #1
2000a2d8:	f040 8136 	bne.w	2000a548 <handle_tx_okay_irq+0x28c>
        /*----------------------------------------------------------------------
         * The TX_OKAY interrupt should only be enabled for states COMBLK_TX_CMD
         * and COMBLK_TX_DATA.
         */
        case COMBLK_TX_CMD:
            if(g_comblk_cmd_size > 0u)
2000a2dc:	f24b 0304 	movw	r3, #45060	; 0xb004
2000a2e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a2e4:	881b      	ldrh	r3, [r3, #0]
2000a2e6:	b29b      	uxth	r3, r3
2000a2e8:	2b00      	cmp	r3, #0
2000a2ea:	d055      	beq.n	2000a398 <handle_tx_okay_irq+0xdc>
            {
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_cmd, g_comblk_cmd_size);
2000a2ec:	f24b 0300 	movw	r3, #45056	; 0xb000
2000a2f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a2f4:	681a      	ldr	r2, [r3, #0]
2000a2f6:	f24b 0304 	movw	r3, #45060	; 0xb004
2000a2fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a2fe:	881b      	ldrh	r3, [r3, #0]
2000a300:	b29b      	uxth	r3, r3
2000a302:	4610      	mov	r0, r2
2000a304:	4619      	mov	r1, r3
2000a306:	f000 fb3b 	bl	2000a980 <fill_tx_fifo>
2000a30a:	4603      	mov	r3, r0
2000a30c:	607b      	str	r3, [r7, #4]
                if(size_sent < g_comblk_cmd_size)
2000a30e:	f24b 0304 	movw	r3, #45060	; 0xb004
2000a312:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a316:	881b      	ldrh	r3, [r3, #0]
2000a318:	b29b      	uxth	r3, r3
2000a31a:	461a      	mov	r2, r3
2000a31c:	687b      	ldr	r3, [r7, #4]
2000a31e:	429a      	cmp	r2, r3
2000a320:	d91c      	bls.n	2000a35c <handle_tx_okay_irq+0xa0>
                {
                    g_comblk_cmd_size = g_comblk_cmd_size - (uint16_t)size_sent;
2000a322:	f24b 0304 	movw	r3, #45060	; 0xb004
2000a326:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a32a:	881b      	ldrh	r3, [r3, #0]
2000a32c:	b29a      	uxth	r2, r3
2000a32e:	687b      	ldr	r3, [r7, #4]
2000a330:	b29b      	uxth	r3, r3
2000a332:	ebc3 0302 	rsb	r3, r3, r2
2000a336:	b29a      	uxth	r2, r3
2000a338:	f24b 0304 	movw	r3, #45060	; 0xb004
2000a33c:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a340:	801a      	strh	r2, [r3, #0]
                    g_comblk_p_cmd = &g_comblk_p_cmd[size_sent];
2000a342:	f24b 0300 	movw	r3, #45056	; 0xb000
2000a346:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a34a:	681a      	ldr	r2, [r3, #0]
2000a34c:	687b      	ldr	r3, [r7, #4]
2000a34e:	441a      	add	r2, r3
2000a350:	f24b 0300 	movw	r3, #45056	; 0xb000
2000a354:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a358:	601a      	str	r2, [r3, #0]
                 * or corrupted memory.
                 */
                ASSERT(0);
                abort_current_cmd();
            }
        break;
2000a35a:	e10c      	b.n	2000a576 <handle_tx_okay_irq+0x2ba>
                    g_comblk_cmd_size = g_comblk_cmd_size - (uint16_t)size_sent;
                    g_comblk_p_cmd = &g_comblk_p_cmd[size_sent];
                }
                else
                {
                    g_comblk_cmd_size = 0u;
2000a35c:	f24b 0304 	movw	r3, #45060	; 0xb004
2000a360:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a364:	f04f 0200 	mov.w	r2, #0
2000a368:	801a      	strh	r2, [r3, #0]
                    if(g_comblk_data_size > 0u)
2000a36a:	f24b 030c 	movw	r3, #45068	; 0xb00c
2000a36e:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a372:	681b      	ldr	r3, [r3, #0]
2000a374:	2b00      	cmp	r3, #0
2000a376:	d007      	beq.n	2000a388 <handle_tx_okay_irq+0xcc>
                    {
                        g_comblk_state = COMBLK_TX_DATA;
2000a378:	f24b 0321 	movw	r3, #45089	; 0xb021
2000a37c:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a380:	f04f 0202 	mov.w	r2, #2
2000a384:	701a      	strb	r2, [r3, #0]
                 * or corrupted memory.
                 */
                ASSERT(0);
                abort_current_cmd();
            }
        break;
2000a386:	e0f6      	b.n	2000a576 <handle_tx_okay_irq+0x2ba>
                    {
                        g_comblk_state = COMBLK_TX_DATA;
                    }
                    else
                    {
                        g_comblk_state = COMBLK_WAIT_RESPONSE;
2000a388:	f24b 0321 	movw	r3, #45089	; 0xb021
2000a38c:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a390:	f04f 0203 	mov.w	r2, #3
2000a394:	701a      	strb	r2, [r3, #0]
                 * or corrupted memory.
                 */
                ASSERT(0);
                abort_current_cmd();
            }
        break;
2000a396:	e0ee      	b.n	2000a576 <handle_tx_okay_irq+0x2ba>
            {
                /*
                 * This is an invalid situation indicating a bug in the driver
                 * or corrupted memory.
                 */
                ASSERT(0);
2000a398:	be00      	bkpt	0x0000
                abort_current_cmd();
2000a39a:	f000 fa99 	bl	2000a8d0 <abort_current_cmd>
            }
        break;
2000a39e:	e0ea      	b.n	2000a576 <handle_tx_okay_irq+0x2ba>
            
        case COMBLK_TX_DATA:
            if(g_comblk_data_size > 0u)
2000a3a0:	f24b 030c 	movw	r3, #45068	; 0xb00c
2000a3a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a3a8:	681b      	ldr	r3, [r3, #0]
2000a3aa:	2b00      	cmp	r3, #0
2000a3ac:	d045      	beq.n	2000a43a <handle_tx_okay_irq+0x17e>
            {
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_data, g_comblk_data_size);
2000a3ae:	f24b 0308 	movw	r3, #45064	; 0xb008
2000a3b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a3b6:	681a      	ldr	r2, [r3, #0]
2000a3b8:	f24b 030c 	movw	r3, #45068	; 0xb00c
2000a3bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a3c0:	681b      	ldr	r3, [r3, #0]
2000a3c2:	4610      	mov	r0, r2
2000a3c4:	4619      	mov	r1, r3
2000a3c6:	f000 fadb 	bl	2000a980 <fill_tx_fifo>
2000a3ca:	4603      	mov	r3, r0
2000a3cc:	60bb      	str	r3, [r7, #8]
                if(size_sent < g_comblk_data_size)
2000a3ce:	f24b 030c 	movw	r3, #45068	; 0xb00c
2000a3d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a3d6:	681b      	ldr	r3, [r3, #0]
2000a3d8:	68ba      	ldr	r2, [r7, #8]
2000a3da:	429a      	cmp	r2, r3
2000a3dc:	d219      	bcs.n	2000a412 <handle_tx_okay_irq+0x156>
                {
                    g_comblk_data_size = g_comblk_data_size - size_sent;
2000a3de:	f24b 030c 	movw	r3, #45068	; 0xb00c
2000a3e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a3e6:	681a      	ldr	r2, [r3, #0]
2000a3e8:	68bb      	ldr	r3, [r7, #8]
2000a3ea:	ebc3 0202 	rsb	r2, r3, r2
2000a3ee:	f24b 030c 	movw	r3, #45068	; 0xb00c
2000a3f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a3f6:	601a      	str	r2, [r3, #0]
                    g_comblk_p_data = &g_comblk_p_data[size_sent];
2000a3f8:	f24b 0308 	movw	r3, #45064	; 0xb008
2000a3fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a400:	681a      	ldr	r2, [r3, #0]
2000a402:	68bb      	ldr	r3, [r7, #8]
2000a404:	441a      	add	r2, r3
2000a406:	f24b 0308 	movw	r3, #45064	; 0xb008
2000a40a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a40e:	601a      	str	r2, [r3, #0]
                 * or corrupted memory.
                 */
                ASSERT(0);
                abort_current_cmd();
            }
        break;
2000a410:	e0b1      	b.n	2000a576 <handle_tx_okay_irq+0x2ba>
                    g_comblk_data_size = g_comblk_data_size - size_sent;
                    g_comblk_p_data = &g_comblk_p_data[size_sent];
                }
                else
                {
                    COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
2000a412:	f246 0300 	movw	r3, #24576	; 0x6000
2000a416:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000a41a:	f246 0200 	movw	r2, #24576	; 0x6000
2000a41e:	f2c4 0201 	movt	r2, #16385	; 0x4001
2000a422:	6892      	ldr	r2, [r2, #8]
2000a424:	f022 0201 	bic.w	r2, r2, #1
2000a428:	609a      	str	r2, [r3, #8]
                    g_comblk_state = COMBLK_WAIT_RESPONSE;
2000a42a:	f24b 0321 	movw	r3, #45089	; 0xb021
2000a42e:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a432:	f04f 0203 	mov.w	r2, #3
2000a436:	701a      	strb	r2, [r3, #0]
                 * or corrupted memory.
                 */
                ASSERT(0);
                abort_current_cmd();
            }
        break;
2000a438:	e09d      	b.n	2000a576 <handle_tx_okay_irq+0x2ba>
            {
                /*
                 * This is an invalid situation indicating a bug in the driver
                 * or corrupted memory.
                 */
                ASSERT(0);
2000a43a:	be00      	bkpt	0x0000
                abort_current_cmd();
2000a43c:	f000 fa48 	bl	2000a8d0 <abort_current_cmd>
            }
        break;
2000a440:	e099      	b.n	2000a576 <handle_tx_okay_irq+0x2ba>
           
        case COMBLK_TX_PAGED_DATA:
            /*
             * Read a page of data if required.
             */
            if(0u == g_comblk_data_size)
2000a442:	f24b 030c 	movw	r3, #45068	; 0xb00c
2000a446:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a44a:	681b      	ldr	r3, [r3, #0]
2000a44c:	2b00      	cmp	r3, #0
2000a44e:	d136      	bne.n	2000a4be <handle_tx_okay_irq+0x202>
            {
                if(g_comblk_page_handler != 0)
2000a450:	f24b 031c 	movw	r3, #45084	; 0xb01c
2000a454:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a458:	681b      	ldr	r3, [r3, #0]
2000a45a:	2b00      	cmp	r3, #0
2000a45c:	d02a      	beq.n	2000a4b4 <handle_tx_okay_irq+0x1f8>
                {
                    g_comblk_data_size = g_comblk_page_handler(&g_comblk_p_data);
2000a45e:	f24b 031c 	movw	r3, #45084	; 0xb01c
2000a462:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a466:	681b      	ldr	r3, [r3, #0]
2000a468:	f24b 0008 	movw	r0, #45064	; 0xb008
2000a46c:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000a470:	4798      	blx	r3
2000a472:	4602      	mov	r2, r0
2000a474:	f24b 030c 	movw	r3, #45068	; 0xb00c
2000a478:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a47c:	601a      	str	r2, [r3, #0]
                    if(0u == g_comblk_data_size)
2000a47e:	f24b 030c 	movw	r3, #45068	; 0xb00c
2000a482:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a486:	681b      	ldr	r3, [r3, #0]
2000a488:	2b00      	cmp	r3, #0
2000a48a:	d117      	bne.n	2000a4bc <handle_tx_okay_irq+0x200>
                    {
                        COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
2000a48c:	f246 0300 	movw	r3, #24576	; 0x6000
2000a490:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000a494:	f246 0200 	movw	r2, #24576	; 0x6000
2000a498:	f2c4 0201 	movt	r2, #16385	; 0x4001
2000a49c:	6892      	ldr	r2, [r2, #8]
2000a49e:	f022 0201 	bic.w	r2, r2, #1
2000a4a2:	609a      	str	r2, [r3, #8]
                        g_comblk_state = COMBLK_WAIT_RESPONSE;
2000a4a4:	f24b 0321 	movw	r3, #45089	; 0xb021
2000a4a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a4ac:	f04f 0203 	mov.w	r2, #3
2000a4b0:	701a      	strb	r2, [r3, #0]
2000a4b2:	e004      	b.n	2000a4be <handle_tx_okay_irq+0x202>
                    }
                }
                else
                {
                    ASSERT(0);
2000a4b4:	be00      	bkpt	0x0000
                    abort_current_cmd();
2000a4b6:	f000 fa0b 	bl	2000a8d0 <abort_current_cmd>
2000a4ba:	e000      	b.n	2000a4be <handle_tx_okay_irq+0x202>
                {
                    g_comblk_data_size = g_comblk_page_handler(&g_comblk_p_data);
                    if(0u == g_comblk_data_size)
                    {
                        COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
                        g_comblk_state = COMBLK_WAIT_RESPONSE;
2000a4bc:	bf00      	nop
            /*
             * Transmit the page data or move to COMBLK_WAIT_RESPONSE state if
             * no further page data could be obtained by the call to the page
             * handler above.
             */
            if(0u == g_comblk_data_size)
2000a4be:	f24b 030c 	movw	r3, #45068	; 0xb00c
2000a4c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a4c6:	681b      	ldr	r3, [r3, #0]
2000a4c8:	2b00      	cmp	r3, #0
2000a4ca:	d113      	bne.n	2000a4f4 <handle_tx_okay_irq+0x238>
            {
                COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
2000a4cc:	f246 0300 	movw	r3, #24576	; 0x6000
2000a4d0:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000a4d4:	f246 0200 	movw	r2, #24576	; 0x6000
2000a4d8:	f2c4 0201 	movt	r2, #16385	; 0x4001
2000a4dc:	6892      	ldr	r2, [r2, #8]
2000a4de:	f022 0201 	bic.w	r2, r2, #1
2000a4e2:	609a      	str	r2, [r3, #8]
                g_comblk_state = COMBLK_WAIT_RESPONSE;
2000a4e4:	f24b 0321 	movw	r3, #45089	; 0xb021
2000a4e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a4ec:	f04f 0203 	mov.w	r2, #3
2000a4f0:	701a      	strb	r2, [r3, #0]
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_data, g_comblk_data_size);
                g_comblk_data_size = g_comblk_data_size - size_sent;
                g_comblk_p_data = &g_comblk_p_data[size_sent];
            }
        break;
2000a4f2:	e040      	b.n	2000a576 <handle_tx_okay_irq+0x2ba>
                g_comblk_state = COMBLK_WAIT_RESPONSE;
            }
            else
            {
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_data, g_comblk_data_size);
2000a4f4:	f24b 0308 	movw	r3, #45064	; 0xb008
2000a4f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a4fc:	681a      	ldr	r2, [r3, #0]
2000a4fe:	f24b 030c 	movw	r3, #45068	; 0xb00c
2000a502:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a506:	681b      	ldr	r3, [r3, #0]
2000a508:	4610      	mov	r0, r2
2000a50a:	4619      	mov	r1, r3
2000a50c:	f000 fa38 	bl	2000a980 <fill_tx_fifo>
2000a510:	4603      	mov	r3, r0
2000a512:	60fb      	str	r3, [r7, #12]
                g_comblk_data_size = g_comblk_data_size - size_sent;
2000a514:	f24b 030c 	movw	r3, #45068	; 0xb00c
2000a518:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a51c:	681a      	ldr	r2, [r3, #0]
2000a51e:	68fb      	ldr	r3, [r7, #12]
2000a520:	ebc3 0202 	rsb	r2, r3, r2
2000a524:	f24b 030c 	movw	r3, #45068	; 0xb00c
2000a528:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a52c:	601a      	str	r2, [r3, #0]
                g_comblk_p_data = &g_comblk_p_data[size_sent];
2000a52e:	f24b 0308 	movw	r3, #45064	; 0xb008
2000a532:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a536:	681a      	ldr	r2, [r3, #0]
2000a538:	68fb      	ldr	r3, [r7, #12]
2000a53a:	441a      	add	r2, r3
2000a53c:	f24b 0308 	movw	r3, #45064	; 0xb008
2000a540:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a544:	601a      	str	r2, [r3, #0]
            }
        break;
2000a546:	e016      	b.n	2000a576 <handle_tx_okay_irq+0x2ba>
        case COMBLK_WAIT_RESPONSE:
            /* Fall through */
        case COMBLK_RX_RESPONSE:
            /* Fall through */
        default:
            COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
2000a548:	f246 0300 	movw	r3, #24576	; 0x6000
2000a54c:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000a550:	f246 0200 	movw	r2, #24576	; 0x6000
2000a554:	f2c4 0201 	movt	r2, #16385	; 0x4001
2000a558:	6892      	ldr	r2, [r2, #8]
2000a55a:	f022 0201 	bic.w	r2, r2, #1
2000a55e:	609a      	str	r2, [r3, #8]
            complete_request(0u);
2000a560:	f04f 0000 	mov.w	r0, #0
2000a564:	f000 f988 	bl	2000a878 <complete_request>
            g_comblk_state = COMBLK_IDLE;
2000a568:	f24b 0321 	movw	r3, #45089	; 0xb021
2000a56c:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a570:	f04f 0200 	mov.w	r2, #0
2000a574:	701a      	strb	r2, [r3, #0]
        break;
    }
}
2000a576:	f107 0710 	add.w	r7, r7, #16
2000a57a:	46bd      	mov	sp, r7
2000a57c:	bd80      	pop	{r7, pc}
2000a57e:	bf00      	nop

2000a580 <handle_rx_okay_irq>:

/*==============================================================================
 *
 */
static void handle_rx_okay_irq(void)
{
2000a580:	b580      	push	{r7, lr}
2000a582:	b084      	sub	sp, #16
2000a584:	af00      	add	r7, sp, #0
    uint16_t data16;
    uint16_t is_command;
    uint8_t data8;
    
    data16 = (uint16_t)COMBLK->DATA8;
2000a586:	f246 0300 	movw	r3, #24576	; 0x6000
2000a58a:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000a58e:	691b      	ldr	r3, [r3, #16]
2000a590:	80bb      	strh	r3, [r7, #4]
    is_command = data16 & DATA8_COMMAND_MASK;
2000a592:	88bb      	ldrh	r3, [r7, #4]
2000a594:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
2000a598:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
2000a59c:	80fb      	strh	r3, [r7, #6]
    data8 = (uint8_t)data16;
2000a59e:	88bb      	ldrh	r3, [r7, #4]
2000a5a0:	727b      	strb	r3, [r7, #9]
            
    switch(g_comblk_state)
2000a5a2:	f24b 0321 	movw	r3, #45089	; 0xb021
2000a5a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a5aa:	781b      	ldrb	r3, [r3, #0]
2000a5ac:	2b05      	cmp	r3, #5
2000a5ae:	f200 814b 	bhi.w	2000a848 <handle_rx_okay_irq+0x2c8>
2000a5b2:	a201      	add	r2, pc, #4	; (adr r2, 2000a5b8 <handle_rx_okay_irq+0x38>)
2000a5b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
2000a5b8:	2000a5d1 	.word	0x2000a5d1
2000a5bc:	2000a835 	.word	0x2000a835
2000a5c0:	2000a835 	.word	0x2000a835
2000a5c4:	2000a661 	.word	0x2000a661
2000a5c8:	2000a6df 	.word	0x2000a6df
2000a5cc:	2000a7f7 	.word	0x2000a7f7
        * MSS_COMBLK_init() enables the RCV_OKAY interrupt for the COMBLK_IDLE
        * state to receive the asynchronous power-on-reset from the system
        * controller.
        */
        case COMBLK_IDLE:
            if(is_command)
2000a5d0:	88fb      	ldrh	r3, [r7, #6]
2000a5d2:	2b00      	cmp	r3, #0
2000a5d4:	f000 8144 	beq.w	2000a860 <handle_rx_okay_irq+0x2e0>
            {
                if(data8 != POR_DIGEST_ERROR_OPCODE)
2000a5d8:	7a7b      	ldrb	r3, [r7, #9]
2000a5da:	2bf1      	cmp	r3, #241	; 0xf1
2000a5dc:	d006      	beq.n	2000a5ec <handle_rx_okay_irq+0x6c>
                {
                    uint8_t rxed_opcode;
                    rxed_opcode = data8;
2000a5de:	7a7b      	ldrb	r3, [r7, #9]
2000a5e0:	72bb      	strb	r3, [r7, #10]
                    process_sys_ctrl_command(rxed_opcode);
2000a5e2:	7abb      	ldrb	r3, [r7, #10]
2000a5e4:	4618      	mov	r0, r3
2000a5e6:	f000 fa0b 	bl	2000aa00 <process_sys_ctrl_command>
                    g_comblk_response_idx++;
                    g_comblk_p_response[g_comblk_response_idx] = 0x00u;                
                    g_comblk_state = COMBLK_RX_RESPONSE;
                }
            }
        break;
2000a5ea:	e140      	b.n	2000a86e <handle_rx_okay_irq+0x2ee>
                    rxed_opcode = data8;
                    process_sys_ctrl_command(rxed_opcode);
                }
                else
                {  
                    g_comblk_response_idx = 0;
2000a5ec:	f24b 0316 	movw	r3, #45078	; 0xb016
2000a5f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a5f4:	f04f 0200 	mov.w	r2, #0
2000a5f8:	801a      	strh	r2, [r3, #0]
                    g_comblk_p_response[g_comblk_response_idx] = data8;
2000a5fa:	f24b 0310 	movw	r3, #45072	; 0xb010
2000a5fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a602:	681a      	ldr	r2, [r3, #0]
2000a604:	f24b 0316 	movw	r3, #45078	; 0xb016
2000a608:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a60c:	881b      	ldrh	r3, [r3, #0]
2000a60e:	b29b      	uxth	r3, r3
2000a610:	4413      	add	r3, r2
2000a612:	7a7a      	ldrb	r2, [r7, #9]
2000a614:	701a      	strb	r2, [r3, #0]
                    g_comblk_response_idx++;
2000a616:	f24b 0316 	movw	r3, #45078	; 0xb016
2000a61a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a61e:	881b      	ldrh	r3, [r3, #0]
2000a620:	b29b      	uxth	r3, r3
2000a622:	f103 0301 	add.w	r3, r3, #1
2000a626:	b29a      	uxth	r2, r3
2000a628:	f24b 0316 	movw	r3, #45078	; 0xb016
2000a62c:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a630:	801a      	strh	r2, [r3, #0]
                    g_comblk_p_response[g_comblk_response_idx] = 0x00u;                
2000a632:	f24b 0310 	movw	r3, #45072	; 0xb010
2000a636:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a63a:	681a      	ldr	r2, [r3, #0]
2000a63c:	f24b 0316 	movw	r3, #45078	; 0xb016
2000a640:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a644:	881b      	ldrh	r3, [r3, #0]
2000a646:	b29b      	uxth	r3, r3
2000a648:	4413      	add	r3, r2
2000a64a:	f04f 0200 	mov.w	r2, #0
2000a64e:	701a      	strb	r2, [r3, #0]
                    g_comblk_state = COMBLK_RX_RESPONSE;
2000a650:	f24b 0321 	movw	r3, #45089	; 0xb021
2000a654:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a658:	f04f 0204 	mov.w	r2, #4
2000a65c:	701a      	strb	r2, [r3, #0]
                }
            }
        break;
2000a65e:	e106      	b.n	2000a86e <handle_rx_okay_irq+0x2ee>
        /*----------------------------------------------------------------------
         * The RCV_OKAY interrupt should only be enabled for states
         * COMBLK_WAIT_RESPONSE and COMBLK_RX_RESPONSE. 
         */
        case COMBLK_WAIT_RESPONSE:
            if(is_command)
2000a660:	88fb      	ldrh	r3, [r7, #6]
2000a662:	2b00      	cmp	r3, #0
2000a664:	f000 80fe 	beq.w	2000a864 <handle_rx_okay_irq+0x2e4>
            {
                uint8_t rxed_opcode;
                rxed_opcode = data8;
2000a668:	7a7b      	ldrb	r3, [r7, #9]
2000a66a:	72fb      	strb	r3, [r7, #11]
                if(rxed_opcode == g_comblk_cmd_opcode)
2000a66c:	f64a 73fc 	movw	r3, #45052	; 0xaffc
2000a670:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a674:	781b      	ldrb	r3, [r3, #0]
2000a676:	b2db      	uxtb	r3, r3
2000a678:	7afa      	ldrb	r2, [r7, #11]
2000a67a:	429a      	cmp	r2, r3
2000a67c:	d12a      	bne.n	2000a6d4 <handle_rx_okay_irq+0x154>
                {
                    g_comblk_response_idx = 0u;
2000a67e:	f24b 0316 	movw	r3, #45078	; 0xb016
2000a682:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a686:	f04f 0200 	mov.w	r2, #0
2000a68a:	801a      	strh	r2, [r3, #0]
                    g_comblk_p_response[g_comblk_response_idx] = rxed_opcode;
2000a68c:	f24b 0310 	movw	r3, #45072	; 0xb010
2000a690:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a694:	681a      	ldr	r2, [r3, #0]
2000a696:	f24b 0316 	movw	r3, #45078	; 0xb016
2000a69a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a69e:	881b      	ldrh	r3, [r3, #0]
2000a6a0:	b29b      	uxth	r3, r3
2000a6a2:	4413      	add	r3, r2
2000a6a4:	7afa      	ldrb	r2, [r7, #11]
2000a6a6:	701a      	strb	r2, [r3, #0]
                    ++g_comblk_response_idx;
2000a6a8:	f24b 0316 	movw	r3, #45078	; 0xb016
2000a6ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a6b0:	881b      	ldrh	r3, [r3, #0]
2000a6b2:	b29b      	uxth	r3, r3
2000a6b4:	f103 0301 	add.w	r3, r3, #1
2000a6b8:	b29a      	uxth	r2, r3
2000a6ba:	f24b 0316 	movw	r3, #45078	; 0xb016
2000a6be:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a6c2:	801a      	strh	r2, [r3, #0]
                    g_comblk_state = COMBLK_RX_RESPONSE;
2000a6c4:	f24b 0321 	movw	r3, #45089	; 0xb021
2000a6c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a6cc:	f04f 0204 	mov.w	r2, #4
2000a6d0:	701a      	strb	r2, [r3, #0]
                else
                {
                    process_sys_ctrl_command(rxed_opcode);
                }
            }
        break;
2000a6d2:	e0cc      	b.n	2000a86e <handle_rx_okay_irq+0x2ee>
                    ++g_comblk_response_idx;
                    g_comblk_state = COMBLK_RX_RESPONSE;
                }
                else
                {
                    process_sys_ctrl_command(rxed_opcode);
2000a6d4:	7afb      	ldrb	r3, [r7, #11]
2000a6d6:	4618      	mov	r0, r3
2000a6d8:	f000 f992 	bl	2000aa00 <process_sys_ctrl_command>
                }
            }
        break;
2000a6dc:	e0c7      	b.n	2000a86e <handle_rx_okay_irq+0x2ee>
            
        case COMBLK_RX_RESPONSE:
            if(is_command)
2000a6de:	88fb      	ldrh	r3, [r7, #6]
2000a6e0:	2b00      	cmp	r3, #0
2000a6e2:	d006      	beq.n	2000a6f2 <handle_rx_okay_irq+0x172>
            {
                uint8_t rxed_opcode;
                rxed_opcode = data8;
2000a6e4:	7a7b      	ldrb	r3, [r7, #9]
2000a6e6:	733b      	strb	r3, [r7, #12]
                process_sys_ctrl_command(rxed_opcode);
2000a6e8:	7b3b      	ldrb	r3, [r7, #12]
2000a6ea:	4618      	mov	r0, r3
2000a6ec:	f000 f988 	bl	2000aa00 <process_sys_ctrl_command>
                        complete_request(g_comblk_response_idx);
                        g_comblk_state = COMBLK_IDLE;
                    }
                }
            }
        break;
2000a6f0:	e0bd      	b.n	2000a86e <handle_rx_okay_irq+0x2ee>
                rxed_opcode = data8;
                process_sys_ctrl_command(rxed_opcode);
            }
            else
            {
                if( g_comblk_p_response[g_comblk_response_idx-1] == POR_DIGEST_ERROR_OPCODE)
2000a6f2:	f24b 0310 	movw	r3, #45072	; 0xb010
2000a6f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a6fa:	681a      	ldr	r2, [r3, #0]
2000a6fc:	f24b 0316 	movw	r3, #45078	; 0xb016
2000a700:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a704:	881b      	ldrh	r3, [r3, #0]
2000a706:	b29b      	uxth	r3, r3
2000a708:	f103 33ff 	add.w	r3, r3, #4294967295
2000a70c:	4413      	add	r3, r2
2000a70e:	781b      	ldrb	r3, [r3, #0]
2000a710:	2bf1      	cmp	r3, #241	; 0xf1
2000a712:	d127      	bne.n	2000a764 <handle_rx_okay_irq+0x1e4>
                {
                    g_comblk_p_response[g_comblk_response_idx] = data8;
2000a714:	f24b 0310 	movw	r3, #45072	; 0xb010
2000a718:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a71c:	681a      	ldr	r2, [r3, #0]
2000a71e:	f24b 0316 	movw	r3, #45078	; 0xb016
2000a722:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a726:	881b      	ldrh	r3, [r3, #0]
2000a728:	b29b      	uxth	r3, r3
2000a72a:	4413      	add	r3, r2
2000a72c:	7a7a      	ldrb	r2, [r7, #9]
2000a72e:	701a      	strb	r2, [r3, #0]
                    process_sys_ctrl_command(g_comblk_p_response[g_comblk_response_idx-1]);
2000a730:	f24b 0310 	movw	r3, #45072	; 0xb010
2000a734:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a738:	681a      	ldr	r2, [r3, #0]
2000a73a:	f24b 0316 	movw	r3, #45078	; 0xb016
2000a73e:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a742:	881b      	ldrh	r3, [r3, #0]
2000a744:	b29b      	uxth	r3, r3
2000a746:	f103 33ff 	add.w	r3, r3, #4294967295
2000a74a:	4413      	add	r3, r2
2000a74c:	781b      	ldrb	r3, [r3, #0]
2000a74e:	4618      	mov	r0, r3
2000a750:	f000 f956 	bl	2000aa00 <process_sys_ctrl_command>
                    g_comblk_state = COMBLK_IDLE;
2000a754:	f24b 0321 	movw	r3, #45089	; 0xb021
2000a758:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a75c:	f04f 0200 	mov.w	r2, #0
2000a760:	701a      	strb	r2, [r3, #0]
                        complete_request(g_comblk_response_idx);
                        g_comblk_state = COMBLK_IDLE;
                    }
                }
            }
        break;
2000a762:	e084      	b.n	2000a86e <handle_rx_okay_irq+0x2ee>
                    process_sys_ctrl_command(g_comblk_p_response[g_comblk_response_idx-1]);
                    g_comblk_state = COMBLK_IDLE;
                }
                else
                {
                    if(g_comblk_response_idx < g_comblk_response_size)
2000a764:	f24b 0316 	movw	r3, #45078	; 0xb016
2000a768:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a76c:	881b      	ldrh	r3, [r3, #0]
2000a76e:	b29a      	uxth	r2, r3
2000a770:	f24b 0314 	movw	r3, #45076	; 0xb014
2000a774:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a778:	881b      	ldrh	r3, [r3, #0]
2000a77a:	429a      	cmp	r2, r3
2000a77c:	d21d      	bcs.n	2000a7ba <handle_rx_okay_irq+0x23a>
                    {
                        uint8_t rxed_data;
                        
                        rxed_data = data8;
2000a77e:	7a7b      	ldrb	r3, [r7, #9]
2000a780:	737b      	strb	r3, [r7, #13]
                        g_comblk_p_response[g_comblk_response_idx] = rxed_data;
2000a782:	f24b 0310 	movw	r3, #45072	; 0xb010
2000a786:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a78a:	681a      	ldr	r2, [r3, #0]
2000a78c:	f24b 0316 	movw	r3, #45078	; 0xb016
2000a790:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a794:	881b      	ldrh	r3, [r3, #0]
2000a796:	b29b      	uxth	r3, r3
2000a798:	4413      	add	r3, r2
2000a79a:	7b7a      	ldrb	r2, [r7, #13]
2000a79c:	701a      	strb	r2, [r3, #0]
                        ++g_comblk_response_idx;
2000a79e:	f24b 0316 	movw	r3, #45078	; 0xb016
2000a7a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a7a6:	881b      	ldrh	r3, [r3, #0]
2000a7a8:	b29b      	uxth	r3, r3
2000a7aa:	f103 0301 	add.w	r3, r3, #1
2000a7ae:	b29a      	uxth	r2, r3
2000a7b0:	f24b 0316 	movw	r3, #45078	; 0xb016
2000a7b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a7b8:	801a      	strh	r2, [r3, #0]
                    }
                    
                    if(g_comblk_response_idx == g_comblk_response_size)
2000a7ba:	f24b 0316 	movw	r3, #45078	; 0xb016
2000a7be:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a7c2:	881b      	ldrh	r3, [r3, #0]
2000a7c4:	b29a      	uxth	r2, r3
2000a7c6:	f24b 0314 	movw	r3, #45076	; 0xb014
2000a7ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a7ce:	881b      	ldrh	r3, [r3, #0]
2000a7d0:	429a      	cmp	r2, r3
2000a7d2:	d149      	bne.n	2000a868 <handle_rx_okay_irq+0x2e8>
                    {
                        complete_request(g_comblk_response_idx);
2000a7d4:	f24b 0316 	movw	r3, #45078	; 0xb016
2000a7d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a7dc:	881b      	ldrh	r3, [r3, #0]
2000a7de:	b29b      	uxth	r3, r3
2000a7e0:	4618      	mov	r0, r3
2000a7e2:	f000 f849 	bl	2000a878 <complete_request>
                        g_comblk_state = COMBLK_IDLE;
2000a7e6:	f24b 0321 	movw	r3, #45089	; 0xb021
2000a7ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a7ee:	f04f 0200 	mov.w	r2, #0
2000a7f2:	701a      	strb	r2, [r3, #0]
                    }
                }
            }
        break;
2000a7f4:	e03b      	b.n	2000a86e <handle_rx_okay_irq+0x2ee>
         * The RCV_OKAY interrupt should NOT be enabled for states
         * COMBLK_IDLE, COMBLK_TX_CMD and COMBLK_TX_DATA.
         */
        case COMBLK_TX_PAGED_DATA:
            /* This is needed because when there is an error, we need to terminate loading the data */
            if(!is_command)
2000a7f6:	88fb      	ldrh	r3, [r7, #6]
2000a7f8:	2b00      	cmp	r3, #0
2000a7fa:	d114      	bne.n	2000a826 <handle_rx_okay_irq+0x2a6>
            {
                g_comblk_p_response[1] = data8;
2000a7fc:	f24b 0310 	movw	r3, #45072	; 0xb010
2000a800:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a804:	681b      	ldr	r3, [r3, #0]
2000a806:	f103 0301 	add.w	r3, r3, #1
2000a80a:	7a7a      	ldrb	r2, [r7, #9]
2000a80c:	701a      	strb	r2, [r3, #0]
                complete_request(2u);
2000a80e:	f04f 0002 	mov.w	r0, #2
2000a812:	f000 f831 	bl	2000a878 <complete_request>
                g_comblk_state = COMBLK_IDLE;
2000a816:	f24b 0321 	movw	r3, #45089	; 0xb021
2000a81a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a81e:	f04f 0200 	mov.w	r2, #0
2000a822:	701a      	strb	r2, [r3, #0]
            {
                uint8_t rxed_opcode;
                rxed_opcode = data8;
                process_sys_ctrl_command(rxed_opcode);
            }
        break;
2000a824:	e023      	b.n	2000a86e <handle_rx_okay_irq+0x2ee>
                g_comblk_state = COMBLK_IDLE;
            }
            else
            {
                uint8_t rxed_opcode;
                rxed_opcode = data8;
2000a826:	7a7b      	ldrb	r3, [r7, #9]
2000a828:	73bb      	strb	r3, [r7, #14]
                process_sys_ctrl_command(rxed_opcode);
2000a82a:	7bbb      	ldrb	r3, [r7, #14]
2000a82c:	4618      	mov	r0, r3
2000a82e:	f000 f8e7 	bl	2000aa00 <process_sys_ctrl_command>
            }
        break;
2000a832:	e01c      	b.n	2000a86e <handle_rx_okay_irq+0x2ee>
        
        case COMBLK_TX_CMD:
            /* Fall through */
        case COMBLK_TX_DATA:
            /* Fall through */
            if(is_command)
2000a834:	88fb      	ldrh	r3, [r7, #6]
2000a836:	2b00      	cmp	r3, #0
2000a838:	d018      	beq.n	2000a86c <handle_rx_okay_irq+0x2ec>
            {
                uint8_t rxed_opcode;
                rxed_opcode = data8;
2000a83a:	7a7b      	ldrb	r3, [r7, #9]
2000a83c:	73fb      	strb	r3, [r7, #15]
                process_sys_ctrl_command(rxed_opcode);
2000a83e:	7bfb      	ldrb	r3, [r7, #15]
2000a840:	4618      	mov	r0, r3
2000a842:	f000 f8dd 	bl	2000aa00 <process_sys_ctrl_command>
            }
        break;
2000a846:	e012      	b.n	2000a86e <handle_rx_okay_irq+0x2ee>
        
        default:
            complete_request(0u);
2000a848:	f04f 0000 	mov.w	r0, #0
2000a84c:	f000 f814 	bl	2000a878 <complete_request>
            g_comblk_state = COMBLK_IDLE;
2000a850:	f24b 0321 	movw	r3, #45089	; 0xb021
2000a854:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a858:	f04f 0200 	mov.w	r2, #0
2000a85c:	701a      	strb	r2, [r3, #0]
2000a85e:	e006      	b.n	2000a86e <handle_rx_okay_irq+0x2ee>
                    g_comblk_response_idx++;
                    g_comblk_p_response[g_comblk_response_idx] = 0x00u;                
                    g_comblk_state = COMBLK_RX_RESPONSE;
                }
            }
        break;
2000a860:	bf00      	nop
2000a862:	e004      	b.n	2000a86e <handle_rx_okay_irq+0x2ee>
                else
                {
                    process_sys_ctrl_command(rxed_opcode);
                }
            }
        break;
2000a864:	bf00      	nop
2000a866:	e002      	b.n	2000a86e <handle_rx_okay_irq+0x2ee>
                        complete_request(g_comblk_response_idx);
                        g_comblk_state = COMBLK_IDLE;
                    }
                }
            }
        break;
2000a868:	bf00      	nop
2000a86a:	e000      	b.n	2000a86e <handle_rx_okay_irq+0x2ee>
            {
                uint8_t rxed_opcode;
                rxed_opcode = data8;
                process_sys_ctrl_command(rxed_opcode);
            }
        break;
2000a86c:	bf00      	nop
        default:
            complete_request(0u);
            g_comblk_state = COMBLK_IDLE;
        break;
    }
}
2000a86e:	f107 0710 	add.w	r7, r7, #16
2000a872:	46bd      	mov	sp, r7
2000a874:	bd80      	pop	{r7, pc}
2000a876:	bf00      	nop

2000a878 <complete_request>:
 */
static void complete_request
(
    uint16_t response_length
)
{
2000a878:	b580      	push	{r7, lr}
2000a87a:	b082      	sub	sp, #8
2000a87c:	af00      	add	r7, sp, #0
2000a87e:	4603      	mov	r3, r0
2000a880:	80fb      	strh	r3, [r7, #6]
    if(g_comblk_completion_handler != 0)
2000a882:	f24b 0318 	movw	r3, #45080	; 0xb018
2000a886:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a88a:	681b      	ldr	r3, [r3, #0]
2000a88c:	2b00      	cmp	r3, #0
2000a88e:	d01b      	beq.n	2000a8c8 <complete_request+0x50>
    {
        g_comblk_completion_handler(g_comblk_p_response, response_length);
2000a890:	f24b 0318 	movw	r3, #45080	; 0xb018
2000a894:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a898:	681a      	ldr	r2, [r3, #0]
2000a89a:	f24b 0310 	movw	r3, #45072	; 0xb010
2000a89e:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a8a2:	6819      	ldr	r1, [r3, #0]
2000a8a4:	88fb      	ldrh	r3, [r7, #6]
2000a8a6:	4608      	mov	r0, r1
2000a8a8:	4619      	mov	r1, r3
2000a8aa:	4790      	blx	r2
        g_comblk_completion_handler = 0;
2000a8ac:	f24b 0318 	movw	r3, #45080	; 0xb018
2000a8b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a8b4:	f04f 0200 	mov.w	r2, #0
2000a8b8:	601a      	str	r2, [r3, #0]
        g_request_in_progress = 0u;
2000a8ba:	f24b 0320 	movw	r3, #45088	; 0xb020
2000a8be:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a8c2:	f04f 0200 	mov.w	r2, #0
2000a8c6:	701a      	strb	r2, [r3, #0]
    }
}
2000a8c8:	f107 0708 	add.w	r7, r7, #8
2000a8cc:	46bd      	mov	sp, r7
2000a8ce:	bd80      	pop	{r7, pc}

2000a8d0 <abort_current_cmd>:

/*==============================================================================
 *
 */
static void abort_current_cmd(void)
{
2000a8d0:	b580      	push	{r7, lr}
2000a8d2:	b082      	sub	sp, #8
2000a8d4:	af00      	add	r7, sp, #0
    if(g_request_in_progress)
2000a8d6:	f24b 0320 	movw	r3, #45088	; 0xb020
2000a8da:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a8de:	781b      	ldrb	r3, [r3, #0]
2000a8e0:	b2db      	uxtb	r3, r3
2000a8e2:	2b00      	cmp	r3, #0
2000a8e4:	d01f      	beq.n	2000a926 <abort_current_cmd+0x56>
        
        /*
         * Call completion handler just in case we are in a multi threaded system
         * to avoid a task lockup.
         */
        complete_request(g_comblk_response_idx);
2000a8e6:	f24b 0316 	movw	r3, #45078	; 0xb016
2000a8ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a8ee:	881b      	ldrh	r3, [r3, #0]
2000a8f0:	b29b      	uxth	r3, r3
2000a8f2:	4618      	mov	r0, r3
2000a8f4:	f7ff ffc0 	bl	2000a878 <complete_request>
        
        /*
         * Flush the FIFOs
         */
        COMBLK->CONTROL |= CR_FLUSHOUT_MASK;
2000a8f8:	f246 0300 	movw	r3, #24576	; 0x6000
2000a8fc:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000a900:	f246 0200 	movw	r2, #24576	; 0x6000
2000a904:	f2c4 0201 	movt	r2, #16385	; 0x4001
2000a908:	6812      	ldr	r2, [r2, #0]
2000a90a:	f042 0201 	orr.w	r2, r2, #1
2000a90e:	601a      	str	r2, [r3, #0]
        do {
            flush_in_progress = COMBLK->CONTROL & CR_FLUSHOUT_MASK;
2000a910:	f246 0300 	movw	r3, #24576	; 0x6000
2000a914:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000a918:	681b      	ldr	r3, [r3, #0]
2000a91a:	f003 0301 	and.w	r3, r3, #1
2000a91e:	607b      	str	r3, [r7, #4]
        } while(flush_in_progress);
2000a920:	687b      	ldr	r3, [r7, #4]
2000a922:	2b00      	cmp	r3, #0
2000a924:	d1f4      	bne.n	2000a910 <abort_current_cmd+0x40>
    }
}
2000a926:	f107 0708 	add.w	r7, r7, #8
2000a92a:	46bd      	mov	sp, r7
2000a92c:	bd80      	pop	{r7, pc}
2000a92e:	bf00      	nop

2000a930 <send_cmd_opcode>:
 */
static void send_cmd_opcode
(
    uint8_t opcode
)
{
2000a930:	b480      	push	{r7}
2000a932:	b085      	sub	sp, #20
2000a934:	af00      	add	r7, sp, #0
2000a936:	4603      	mov	r3, r0
2000a938:	71fb      	strb	r3, [r7, #7]
    uint32_t tx_okay;
    
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
2000a93a:	f246 0300 	movw	r3, #24576	; 0x6000
2000a93e:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000a942:	f246 0200 	movw	r2, #24576	; 0x6000
2000a946:	f2c4 0201 	movt	r2, #16385	; 0x4001
2000a94a:	6812      	ldr	r2, [r2, #0]
2000a94c:	f022 0204 	bic.w	r2, r2, #4
2000a950:	601a      	str	r2, [r3, #0]
    
    /* Wait for space to become available in Tx FIFO. */
    do {
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
2000a952:	f246 0300 	movw	r3, #24576	; 0x6000
2000a956:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000a95a:	685b      	ldr	r3, [r3, #4]
2000a95c:	f003 0301 	and.w	r3, r3, #1
2000a960:	60fb      	str	r3, [r7, #12]
    } while(0u == tx_okay);
2000a962:	68fb      	ldr	r3, [r7, #12]
2000a964:	2b00      	cmp	r3, #0
2000a966:	d0f4      	beq.n	2000a952 <send_cmd_opcode+0x22>
    
    /* Send command opcode. */
    COMBLK->FRAME_START8 = opcode;
2000a968:	f246 0300 	movw	r3, #24576	; 0x6000
2000a96c:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000a970:	79fa      	ldrb	r2, [r7, #7]
2000a972:	619a      	str	r2, [r3, #24]
}
2000a974:	f107 0714 	add.w	r7, r7, #20
2000a978:	46bd      	mov	sp, r7
2000a97a:	bc80      	pop	{r7}
2000a97c:	4770      	bx	lr
2000a97e:	bf00      	nop

2000a980 <fill_tx_fifo>:
static uint32_t fill_tx_fifo
(
    const uint8_t * p_cmd,
    uint32_t cmd_size
)
{
2000a980:	b480      	push	{r7}
2000a982:	b085      	sub	sp, #20
2000a984:	af00      	add	r7, sp, #0
2000a986:	6078      	str	r0, [r7, #4]
2000a988:	6039      	str	r1, [r7, #0]
    volatile uint32_t tx_okay;
    uint32_t size_sent;

    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
2000a98a:	f246 0300 	movw	r3, #24576	; 0x6000
2000a98e:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000a992:	f246 0200 	movw	r2, #24576	; 0x6000
2000a996:	f2c4 0201 	movt	r2, #16385	; 0x4001
2000a99a:	6812      	ldr	r2, [r2, #0]
2000a99c:	f022 0204 	bic.w	r2, r2, #4
2000a9a0:	601a      	str	r2, [r3, #0]
    
    size_sent = 0u;
2000a9a2:	f04f 0300 	mov.w	r3, #0
2000a9a6:	60fb      	str	r3, [r7, #12]
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
2000a9a8:	f246 0300 	movw	r3, #24576	; 0x6000
2000a9ac:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000a9b0:	685b      	ldr	r3, [r3, #4]
2000a9b2:	f003 0301 	and.w	r3, r3, #1
2000a9b6:	60bb      	str	r3, [r7, #8]
    while((tx_okay != 0u) && (size_sent < cmd_size))
2000a9b8:	e014      	b.n	2000a9e4 <fill_tx_fifo+0x64>
    {
        COMBLK->DATA8 = p_cmd[size_sent];
2000a9ba:	f246 0300 	movw	r3, #24576	; 0x6000
2000a9be:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000a9c2:	6879      	ldr	r1, [r7, #4]
2000a9c4:	68fa      	ldr	r2, [r7, #12]
2000a9c6:	440a      	add	r2, r1
2000a9c8:	7812      	ldrb	r2, [r2, #0]
2000a9ca:	611a      	str	r2, [r3, #16]
        ++size_sent;
2000a9cc:	68fb      	ldr	r3, [r7, #12]
2000a9ce:	f103 0301 	add.w	r3, r3, #1
2000a9d2:	60fb      	str	r3, [r7, #12]
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
2000a9d4:	f246 0300 	movw	r3, #24576	; 0x6000
2000a9d8:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000a9dc:	685b      	ldr	r3, [r3, #4]
2000a9de:	f003 0301 	and.w	r3, r3, #1
2000a9e2:	60bb      	str	r3, [r7, #8]
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
2000a9e4:	68bb      	ldr	r3, [r7, #8]
2000a9e6:	2b00      	cmp	r3, #0
2000a9e8:	d003      	beq.n	2000a9f2 <fill_tx_fifo+0x72>
2000a9ea:	68fa      	ldr	r2, [r7, #12]
2000a9ec:	683b      	ldr	r3, [r7, #0]
2000a9ee:	429a      	cmp	r2, r3
2000a9f0:	d3e3      	bcc.n	2000a9ba <fill_tx_fifo+0x3a>
        COMBLK->DATA8 = p_cmd[size_sent];
        ++size_sent;
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    }
    
    return size_sent;
2000a9f2:	68fb      	ldr	r3, [r7, #12]
}
2000a9f4:	4618      	mov	r0, r3
2000a9f6:	f107 0714 	add.w	r7, r7, #20
2000a9fa:	46bd      	mov	sp, r7
2000a9fc:	bc80      	pop	{r7}
2000a9fe:	4770      	bx	lr

2000aa00 <process_sys_ctrl_command>:

/*==============================================================================
 *
 */
static void process_sys_ctrl_command(uint8_t cmd_opcode)
{
2000aa00:	b580      	push	{r7, lr}
2000aa02:	b082      	sub	sp, #8
2000aa04:	af00      	add	r7, sp, #0
2000aa06:	4603      	mov	r3, r0
2000aa08:	71fb      	strb	r3, [r7, #7]
    if(g_async_event_handler != 0)
2000aa0a:	f24b 0324 	movw	r3, #45092	; 0xb024
2000aa0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000aa12:	681b      	ldr	r3, [r3, #0]
2000aa14:	2b00      	cmp	r3, #0
2000aa16:	d007      	beq.n	2000aa28 <process_sys_ctrl_command+0x28>
    {
        g_async_event_handler(cmd_opcode);
2000aa18:	f24b 0324 	movw	r3, #45092	; 0xb024
2000aa1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000aa20:	681b      	ldr	r3, [r3, #0]
2000aa22:	79fa      	ldrb	r2, [r7, #7]
2000aa24:	4610      	mov	r0, r2
2000aa26:	4798      	blx	r3
    }
}
2000aa28:	f107 0708 	add.w	r7, r7, #8
2000aa2c:	46bd      	mov	sp, r7
2000aa2e:	bd80      	pop	{r7, pc}

2000aa30 <__libc_init_array>:
2000aa30:	b570      	push	{r4, r5, r6, lr}
2000aa32:	f64a 4654 	movw	r6, #44116	; 0xac54
2000aa36:	f64a 4554 	movw	r5, #44116	; 0xac54
2000aa3a:	f2c2 0600 	movt	r6, #8192	; 0x2000
2000aa3e:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000aa42:	1b76      	subs	r6, r6, r5
2000aa44:	10b6      	asrs	r6, r6, #2
2000aa46:	d006      	beq.n	2000aa56 <__libc_init_array+0x26>
2000aa48:	2400      	movs	r4, #0
2000aa4a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
2000aa4e:	3401      	adds	r4, #1
2000aa50:	4798      	blx	r3
2000aa52:	42a6      	cmp	r6, r4
2000aa54:	d8f9      	bhi.n	2000aa4a <__libc_init_array+0x1a>
2000aa56:	f64a 4554 	movw	r5, #44116	; 0xac54
2000aa5a:	f64a 4658 	movw	r6, #44120	; 0xac58
2000aa5e:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000aa62:	f2c2 0600 	movt	r6, #8192	; 0x2000
2000aa66:	1b76      	subs	r6, r6, r5
2000aa68:	f000 f8e8 	bl	2000ac3c <_init>
2000aa6c:	10b6      	asrs	r6, r6, #2
2000aa6e:	d006      	beq.n	2000aa7e <__libc_init_array+0x4e>
2000aa70:	2400      	movs	r4, #0
2000aa72:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
2000aa76:	3401      	adds	r4, #1
2000aa78:	4798      	blx	r3
2000aa7a:	42a6      	cmp	r6, r4
2000aa7c:	d8f9      	bhi.n	2000aa72 <__libc_init_array+0x42>
2000aa7e:	bd70      	pop	{r4, r5, r6, pc}

2000aa80 <memset>:
2000aa80:	2a03      	cmp	r2, #3
2000aa82:	b2c9      	uxtb	r1, r1
2000aa84:	b430      	push	{r4, r5}
2000aa86:	d807      	bhi.n	2000aa98 <memset+0x18>
2000aa88:	b122      	cbz	r2, 2000aa94 <memset+0x14>
2000aa8a:	2300      	movs	r3, #0
2000aa8c:	54c1      	strb	r1, [r0, r3]
2000aa8e:	3301      	adds	r3, #1
2000aa90:	4293      	cmp	r3, r2
2000aa92:	d1fb      	bne.n	2000aa8c <memset+0xc>
2000aa94:	bc30      	pop	{r4, r5}
2000aa96:	4770      	bx	lr
2000aa98:	eb00 0c02 	add.w	ip, r0, r2
2000aa9c:	4603      	mov	r3, r0
2000aa9e:	e001      	b.n	2000aaa4 <memset+0x24>
2000aaa0:	f803 1c01 	strb.w	r1, [r3, #-1]
2000aaa4:	f003 0403 	and.w	r4, r3, #3
2000aaa8:	461a      	mov	r2, r3
2000aaaa:	3301      	adds	r3, #1
2000aaac:	2c00      	cmp	r4, #0
2000aaae:	d1f7      	bne.n	2000aaa0 <memset+0x20>
2000aab0:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
2000aab4:	ebc2 040c 	rsb	r4, r2, ip
2000aab8:	fb03 f301 	mul.w	r3, r3, r1
2000aabc:	e01f      	b.n	2000aafe <memset+0x7e>
2000aabe:	f842 3c40 	str.w	r3, [r2, #-64]
2000aac2:	f842 3c3c 	str.w	r3, [r2, #-60]
2000aac6:	f842 3c38 	str.w	r3, [r2, #-56]
2000aaca:	f842 3c34 	str.w	r3, [r2, #-52]
2000aace:	f842 3c30 	str.w	r3, [r2, #-48]
2000aad2:	f842 3c2c 	str.w	r3, [r2, #-44]
2000aad6:	f842 3c28 	str.w	r3, [r2, #-40]
2000aada:	f842 3c24 	str.w	r3, [r2, #-36]
2000aade:	f842 3c20 	str.w	r3, [r2, #-32]
2000aae2:	f842 3c1c 	str.w	r3, [r2, #-28]
2000aae6:	f842 3c18 	str.w	r3, [r2, #-24]
2000aaea:	f842 3c14 	str.w	r3, [r2, #-20]
2000aaee:	f842 3c10 	str.w	r3, [r2, #-16]
2000aaf2:	f842 3c0c 	str.w	r3, [r2, #-12]
2000aaf6:	f842 3c08 	str.w	r3, [r2, #-8]
2000aafa:	f842 3c04 	str.w	r3, [r2, #-4]
2000aafe:	4615      	mov	r5, r2
2000ab00:	3240      	adds	r2, #64	; 0x40
2000ab02:	2c3f      	cmp	r4, #63	; 0x3f
2000ab04:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
2000ab08:	dcd9      	bgt.n	2000aabe <memset+0x3e>
2000ab0a:	462a      	mov	r2, r5
2000ab0c:	ebc5 040c 	rsb	r4, r5, ip
2000ab10:	e007      	b.n	2000ab22 <memset+0xa2>
2000ab12:	f842 3c10 	str.w	r3, [r2, #-16]
2000ab16:	f842 3c0c 	str.w	r3, [r2, #-12]
2000ab1a:	f842 3c08 	str.w	r3, [r2, #-8]
2000ab1e:	f842 3c04 	str.w	r3, [r2, #-4]
2000ab22:	4615      	mov	r5, r2
2000ab24:	3210      	adds	r2, #16
2000ab26:	2c0f      	cmp	r4, #15
2000ab28:	f1a4 0410 	sub.w	r4, r4, #16
2000ab2c:	dcf1      	bgt.n	2000ab12 <memset+0x92>
2000ab2e:	462a      	mov	r2, r5
2000ab30:	ebc5 050c 	rsb	r5, r5, ip
2000ab34:	e001      	b.n	2000ab3a <memset+0xba>
2000ab36:	f842 3c04 	str.w	r3, [r2, #-4]
2000ab3a:	4614      	mov	r4, r2
2000ab3c:	3204      	adds	r2, #4
2000ab3e:	2d03      	cmp	r5, #3
2000ab40:	f1a5 0504 	sub.w	r5, r5, #4
2000ab44:	dcf7      	bgt.n	2000ab36 <memset+0xb6>
2000ab46:	e001      	b.n	2000ab4c <memset+0xcc>
2000ab48:	f804 1b01 	strb.w	r1, [r4], #1
2000ab4c:	4564      	cmp	r4, ip
2000ab4e:	d3fb      	bcc.n	2000ab48 <memset+0xc8>
2000ab50:	e7a0      	b.n	2000aa94 <memset+0x14>
2000ab52:	bf00      	nop
2000ab54:	6f470d0a 	.word	0x6f470d0a
2000ab58:	4b482074 	.word	0x4b482074
2000ab5c:	61655220 	.word	0x61655220
2000ab60:	676e6964 	.word	0x676e6964
2000ab64:	00000073 	.word	0x00000073

2000ab68 <C.0.1475>:
2000ab68:	00fc0f05                                ....

2000ab6c <C.8.2448>:
2000ab6c:	00006a10                                .j..

2000ab70 <C.0.2383>:
2000ab70:	00006020                                 `..

2000ab74 <C.57.5283>:
2000ab74:	71290020                                 .)q

2000ab78 <C.58.5284>:
2000ab78:	20002971                                q). 

2000ab7c <C.59.5285>:
2000ab7c:	212a0020                                 .*!

2000ab80 <C.60.5286>:
2000ab80:	20002a21                                !*. 

2000ab84 <g_nvm>:
2000ab84:	60080000 600c0000                       ...`...`

2000ab8c <g_nvm32>:
2000ab8c:	60080000 600c0000                       ...`...`

2000ab94 <g_config_reg_lut>:
2000ab94:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
2000aba4:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
2000abb4:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
2000abc4:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
2000abd4:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
2000abe4:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
2000abf4:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
2000ac04:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

2000ac14 <g_gpio_irqn_lut>:
2000ac14:	35343332 39383736 3d3c3b3a 41403f3e     23456789:;<=>?@A
2000ac24:	45444342 49484746 4d4c4b4a 51504f4e     BCDEFGHIJKLMNOPQ

2000ac34 <C.18.3527>:
2000ac34:	01000100 03030202                       ........

2000ac3c <_init>:
2000ac3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000ac3e:	bf00      	nop
2000ac40:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000ac42:	bc08      	pop	{r3}
2000ac44:	469e      	mov	lr, r3
2000ac46:	4770      	bx	lr

2000ac48 <_fini>:
2000ac48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000ac4a:	bf00      	nop
2000ac4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000ac4e:	bc08      	pop	{r3}
2000ac50:	469e      	mov	lr, r3
2000ac52:	4770      	bx	lr

2000ac54 <__frame_dummy_init_array_entry>:
2000ac54:	04d5 2000                                   ... 

2000ac58 <__do_global_dtors_aux_fini_array_entry>:
2000ac58:	04c1 2000 0000 0000                         ... ....
