# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PulseGenInvert.srcs/sources_1/imports/Transfer/pulse_gen_invert.vhd" \

# Do not sort compile order
nosort
