-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2015.4
-- Copyright (C) 2015 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity agito_bit_serial_and is
port (
    arg1_V : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_V : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of agito_bit_serial_and is 
    constant ap_true : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal tmp_fu_90_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_94_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_104_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_112_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_126_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_134_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_148_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_156_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_170_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_178_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_192_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_200_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_214_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_222_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_236_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_244_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_258_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_266_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_280_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_288_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_302_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_310_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_324_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_332_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_346_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_354_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_368_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_376_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_390_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_398_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_412_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_420_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_fu_434_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_fu_442_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_456_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_464_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_fu_478_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_486_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_500_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_fu_508_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_522_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_fu_530_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_544_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_552_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_566_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_fu_574_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_fu_588_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_596_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_fu_610_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_fu_618_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_fu_632_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_fu_640_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_fu_654_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_fu_662_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_fu_676_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_fu_684_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_fu_698_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_fu_706_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_fu_720_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_fu_728_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_65_fu_742_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_66_fu_750_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_fu_764_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_fu_772_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_34_fu_780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_33_fu_758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_32_fu_736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_31_fu_714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_30_fu_692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_29_fu_670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_28_fu_648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_27_fu_626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_26_fu_604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_25_fu_582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_24_fu_560_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_23_fu_538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_22_fu_516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_21_fu_494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_20_fu_472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_19_fu_450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_18_fu_428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_17_fu_406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_16_fu_384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_15_fu_362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_14_fu_340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_13_fu_318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_12_fu_296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_11_fu_274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_10_fu_252_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_9_fu_230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_98_p2 : STD_LOGIC_VECTOR (0 downto 0);


begin



    ap_return <= (((((((((((((((((((((((((((((((tmp_31_34_fu_780_p2 & tmp_30_33_fu_758_p2) & tmp_29_32_fu_736_p2) & tmp_28_31_fu_714_p2) & tmp_27_30_fu_692_p2) & tmp_26_29_fu_670_p2) & tmp_25_28_fu_648_p2) & tmp_24_27_fu_626_p2) & tmp_23_26_fu_604_p2) & tmp_22_25_fu_582_p2) & tmp_21_24_fu_560_p2) & tmp_20_23_fu_538_p2) & tmp_19_22_fu_516_p2) & tmp_18_21_fu_494_p2) & tmp_17_20_fu_472_p2) & tmp_16_19_fu_450_p2) & tmp_15_18_fu_428_p2) & tmp_14_17_fu_406_p2) & tmp_13_16_fu_384_p2) & tmp_12_15_fu_362_p2) & tmp_11_14_fu_340_p2) & tmp_10_13_fu_318_p2) & tmp_9_12_fu_296_p2) & tmp_8_11_fu_274_p2) & tmp_7_10_fu_252_p2) & tmp_6_9_fu_230_p2) & tmp_5_fu_208_p2) & tmp_4_fu_186_p2) & tmp_3_fu_164_p2) & tmp_2_fu_142_p2) & tmp_1_fu_120_p2) & tmp_s_fu_98_p2);
    tmp_10_13_fu_318_p2 <= (tmp_25_fu_302_p3 and tmp_26_fu_310_p3);
    tmp_10_fu_134_p3 <= arg2_V(2 downto 2);
    tmp_11_14_fu_340_p2 <= (tmp_27_fu_324_p3 and tmp_28_fu_332_p3);
    tmp_11_fu_148_p3 <= arg1_V(3 downto 3);
    tmp_12_15_fu_362_p2 <= (tmp_29_fu_346_p3 and tmp_30_fu_354_p3);
    tmp_12_fu_156_p3 <= arg2_V(3 downto 3);
    tmp_13_16_fu_384_p2 <= (tmp_31_fu_368_p3 and tmp_32_fu_376_p3);
    tmp_13_fu_170_p3 <= arg1_V(4 downto 4);
    tmp_14_17_fu_406_p2 <= (tmp_33_fu_390_p3 and tmp_34_fu_398_p3);
    tmp_14_fu_178_p3 <= arg2_V(4 downto 4);
    tmp_15_18_fu_428_p2 <= (tmp_35_fu_412_p3 and tmp_36_fu_420_p3);
    tmp_15_fu_192_p3 <= arg1_V(5 downto 5);
    tmp_16_19_fu_450_p2 <= (tmp_37_fu_434_p3 and tmp_38_fu_442_p3);
    tmp_16_fu_200_p3 <= arg2_V(5 downto 5);
    tmp_17_20_fu_472_p2 <= (tmp_39_fu_456_p3 and tmp_40_fu_464_p3);
    tmp_17_fu_214_p3 <= arg1_V(6 downto 6);
    tmp_18_21_fu_494_p2 <= (tmp_41_fu_478_p3 and tmp_42_fu_486_p3);
    tmp_18_fu_222_p3 <= arg2_V(6 downto 6);
    tmp_19_22_fu_516_p2 <= (tmp_43_fu_500_p3 and tmp_44_fu_508_p3);
    tmp_19_fu_236_p3 <= arg1_V(7 downto 7);
    tmp_1_fu_120_p2 <= (tmp_7_fu_104_p3 and tmp_8_fu_112_p3);
    tmp_20_23_fu_538_p2 <= (tmp_45_fu_522_p3 and tmp_46_fu_530_p3);
    tmp_20_fu_244_p3 <= arg2_V(7 downto 7);
    tmp_21_24_fu_560_p2 <= (tmp_47_fu_544_p3 and tmp_48_fu_552_p3);
    tmp_21_fu_258_p3 <= arg1_V(8 downto 8);
    tmp_22_25_fu_582_p2 <= (tmp_49_fu_566_p3 and tmp_50_fu_574_p3);
    tmp_22_fu_266_p3 <= arg2_V(8 downto 8);
    tmp_23_26_fu_604_p2 <= (tmp_51_fu_588_p3 and tmp_52_fu_596_p3);
    tmp_23_fu_280_p3 <= arg1_V(9 downto 9);
    tmp_24_27_fu_626_p2 <= (tmp_53_fu_610_p3 and tmp_54_fu_618_p3);
    tmp_24_fu_288_p3 <= arg2_V(9 downto 9);
    tmp_25_28_fu_648_p2 <= (tmp_55_fu_632_p3 and tmp_56_fu_640_p3);
    tmp_25_fu_302_p3 <= arg1_V(10 downto 10);
    tmp_26_29_fu_670_p2 <= (tmp_57_fu_654_p3 and tmp_58_fu_662_p3);
    tmp_26_fu_310_p3 <= arg2_V(10 downto 10);
    tmp_27_30_fu_692_p2 <= (tmp_59_fu_676_p3 and tmp_60_fu_684_p3);
    tmp_27_fu_324_p3 <= arg1_V(11 downto 11);
    tmp_28_31_fu_714_p2 <= (tmp_61_fu_698_p3 and tmp_62_fu_706_p3);
    tmp_28_fu_332_p3 <= arg2_V(11 downto 11);
    tmp_29_32_fu_736_p2 <= (tmp_63_fu_720_p3 and tmp_64_fu_728_p3);
    tmp_29_fu_346_p3 <= arg1_V(12 downto 12);
    tmp_2_fu_142_p2 <= (tmp_9_fu_126_p3 and tmp_10_fu_134_p3);
    tmp_30_33_fu_758_p2 <= (tmp_65_fu_742_p3 and tmp_66_fu_750_p3);
    tmp_30_fu_354_p3 <= arg2_V(12 downto 12);
    tmp_31_34_fu_780_p2 <= (tmp_67_fu_764_p3 and tmp_68_fu_772_p3);
    tmp_31_fu_368_p3 <= arg1_V(13 downto 13);
    tmp_32_fu_376_p3 <= arg2_V(13 downto 13);
    tmp_33_fu_390_p3 <= arg1_V(14 downto 14);
    tmp_34_fu_398_p3 <= arg2_V(14 downto 14);
    tmp_35_fu_412_p3 <= arg1_V(15 downto 15);
    tmp_36_fu_420_p3 <= arg2_V(15 downto 15);
    tmp_37_fu_434_p3 <= arg1_V(16 downto 16);
    tmp_38_fu_442_p3 <= arg2_V(16 downto 16);
    tmp_39_fu_456_p3 <= arg1_V(17 downto 17);
    tmp_3_fu_164_p2 <= (tmp_11_fu_148_p3 and tmp_12_fu_156_p3);
    tmp_40_fu_464_p3 <= arg2_V(17 downto 17);
    tmp_41_fu_478_p3 <= arg1_V(18 downto 18);
    tmp_42_fu_486_p3 <= arg2_V(18 downto 18);
    tmp_43_fu_500_p3 <= arg1_V(19 downto 19);
    tmp_44_fu_508_p3 <= arg2_V(19 downto 19);
    tmp_45_fu_522_p3 <= arg1_V(20 downto 20);
    tmp_46_fu_530_p3 <= arg2_V(20 downto 20);
    tmp_47_fu_544_p3 <= arg1_V(21 downto 21);
    tmp_48_fu_552_p3 <= arg2_V(21 downto 21);
    tmp_49_fu_566_p3 <= arg1_V(22 downto 22);
    tmp_4_fu_186_p2 <= (tmp_13_fu_170_p3 and tmp_14_fu_178_p3);
    tmp_50_fu_574_p3 <= arg2_V(22 downto 22);
    tmp_51_fu_588_p3 <= arg1_V(23 downto 23);
    tmp_52_fu_596_p3 <= arg2_V(23 downto 23);
    tmp_53_fu_610_p3 <= arg1_V(24 downto 24);
    tmp_54_fu_618_p3 <= arg2_V(24 downto 24);
    tmp_55_fu_632_p3 <= arg1_V(25 downto 25);
    tmp_56_fu_640_p3 <= arg2_V(25 downto 25);
    tmp_57_fu_654_p3 <= arg1_V(26 downto 26);
    tmp_58_fu_662_p3 <= arg2_V(26 downto 26);
    tmp_59_fu_676_p3 <= arg1_V(27 downto 27);
    tmp_5_fu_208_p2 <= (tmp_15_fu_192_p3 and tmp_16_fu_200_p3);
    tmp_60_fu_684_p3 <= arg2_V(27 downto 27);
    tmp_61_fu_698_p3 <= arg1_V(28 downto 28);
    tmp_62_fu_706_p3 <= arg2_V(28 downto 28);
    tmp_63_fu_720_p3 <= arg1_V(29 downto 29);
    tmp_64_fu_728_p3 <= arg2_V(29 downto 29);
    tmp_65_fu_742_p3 <= arg1_V(30 downto 30);
    tmp_66_fu_750_p3 <= arg2_V(30 downto 30);
    tmp_67_fu_764_p3 <= arg1_V(31 downto 31);
    tmp_68_fu_772_p3 <= arg2_V(31 downto 31);
    tmp_6_9_fu_230_p2 <= (tmp_17_fu_214_p3 and tmp_18_fu_222_p3);
    tmp_6_fu_94_p1 <= arg2_V(1 - 1 downto 0);
    tmp_7_10_fu_252_p2 <= (tmp_19_fu_236_p3 and tmp_20_fu_244_p3);
    tmp_7_fu_104_p3 <= arg1_V(1 downto 1);
    tmp_8_11_fu_274_p2 <= (tmp_21_fu_258_p3 and tmp_22_fu_266_p3);
    tmp_8_fu_112_p3 <= arg2_V(1 downto 1);
    tmp_9_12_fu_296_p2 <= (tmp_23_fu_280_p3 and tmp_24_fu_288_p3);
    tmp_9_fu_126_p3 <= arg1_V(2 downto 2);
    tmp_fu_90_p1 <= arg1_V(1 - 1 downto 0);
    tmp_s_fu_98_p2 <= (tmp_fu_90_p1 and tmp_6_fu_94_p1);
end behav;
