{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571393177303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571393177313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 12:06:17 2019 " "Processing started: Fri Oct 18 12:06:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571393177313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571393177313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5_Simen_Fuglestad -c Lab5_Simen_Fuglestad " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5_Simen_Fuglestad -c Lab5_Simen_Fuglestad" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571393177313 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571393177810 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571393177810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5_simen_fuglestad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab5_simen_fuglestad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab5_Simen_Fuglestad-RTL " "Found design unit 1: Lab5_Simen_Fuglestad-RTL" {  } { { "Lab5_Simen_Fuglestad.vhd" "" { Text "C:/Dev/ele111/Lab5_Simen_Fuglestad/Lab5_Simen_Fuglestad.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571393189545 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab5_Simen_Fuglestad " "Found entity 1: Lab5_Simen_Fuglestad" {  } { { "Lab5_Simen_Fuglestad.vhd" "" { Text "C:/Dev/ele111/Lab5_Simen_Fuglestad/Lab5_Simen_Fuglestad.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571393189545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571393189545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_sync-rtl " "Found design unit 1: reset_sync-rtl" {  } { { "reset_sync.vhd" "" { Text "C:/Dev/ele111/Lab5_Simen_Fuglestad/reset_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571393189549 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_sync " "Found entity 1: reset_sync" {  } { { "reset_sync.vhd" "" { Text "C:/Dev/ele111/Lab5_Simen_Fuglestad/reset_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571393189549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571393189549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flanke_detektor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flanke_detektor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Flanke_detektor-RTL " "Found design unit 1: Flanke_detektor-RTL" {  } { { "Flanke_detektor.vhd" "" { Text "C:/Dev/ele111/Lab5_Simen_Fuglestad/Flanke_detektor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571393189552 ""} { "Info" "ISGN_ENTITY_NAME" "1 Flanke_detektor " "Found entity 1: Flanke_detektor" {  } { { "Flanke_detektor.vhd" "" { Text "C:/Dev/ele111/Lab5_Simen_Fuglestad/Flanke_detektor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571393189552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571393189552 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Vhdl4.vhd " "Can't analyze file -- file Vhdl4.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1571393189558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antiprell.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antiprell.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 antiprell-RTL " "Found design unit 1: antiprell-RTL" {  } { { "antiprell.vhd" "" { Text "C:/Dev/ele111/Lab5_Simen_Fuglestad/antiprell.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571393189561 ""} { "Info" "ISGN_ENTITY_NAME" "1 antiprell " "Found entity 1: antiprell" {  } { { "antiprell.vhd" "" { Text "C:/Dev/ele111/Lab5_Simen_Fuglestad/antiprell.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571393189561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571393189561 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" tell_biler.vhd(51) " "VHDL syntax error at tell_biler.vhd(51) near text \"process\";  expecting \"if\"" {  } { { "tell_biler.vhd" "" { Text "C:/Dev/ele111/Lab5_Simen_Fuglestad/tell_biler.vhd" 51 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571393189566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tell_biler.vhd 0 0 " "Found 0 design units, including 0 entities, in source file tell_biler.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571393189566 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571393189730 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 18 12:06:29 2019 " "Processing ended: Fri Oct 18 12:06:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571393189730 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571393189730 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571393189730 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571393189730 ""}
