Virtuoso Framework License (111) was checked out successfully. Total checkout time was 0.03s.
MPS timeout is set to '60' seconds.
MPS timeout is set to '60' seconds.

Running simulation in directory: "/home/pis7/Cadence/LVS".

Loading gpdk090/libInit.il ...
	Loading gpdk090/loadCxt.ile ... done!
	Loading context 'gpdk090' from library 'gpdk090' ... done!
	Loading context 'pdkUtils' from library 'gpdk090' ... done!
	Loading gpdk090/.cdsenv ... done!
	Loading gpdk090/libInitCustomExit.il ... 
  *************************************************************           
  *              Cadence Design Systems, Inc.                 *           
  *                                                           *           
  *                    Generic 90nm PDK                       *           
  *                        (gpdk090)                          *           
  *                                                           *           
  *************************************************************           
Version : 3.9 

Build date: 2007-05-31T14:15:52 
done!
Loaded gpdk090/libInit.il successfully!
INFO (TECH-150003): The technology database "gpdk090" has been automatically
updated from revision 226610(DM 2) to revision 227612(DM 4) in virtual memory.
*WARNING* (TECH-250036): The technology database 'gpdk090' is currently open
in 'r' mode and needs to be reopened in 'a' mode in order to save the change
to disk later.


Begin netlist:    May 16 09:48:58 2024
	view name list	= ("auLvs" "extracted" "schematic")
	stop name list	= ("auLvs")
	library name	= "ece4740"
	cell name	= "lab4_alu"
	view name	= "layout"
	globals lib	= "basic"
Running Artist Flat Netlisting ...
MPS timeout is set to '60' seconds.
MPS timeout is set to '60' seconds.
End netlist:    May 16 09:49:00 2024

Moving original netlist to extNetlist
Removing parasitic components from netlist
	presistors removed:  0
	pcapacitors removed: 0
	pinductors removed:  0
	pdiodes removed:     0
	trans lines removed: 0
	1492 nodes merged into 1492 nodes


Begin netlist:    May 16 09:49:00 2024
	view name list	= ("auLvs" "schematic")
	stop name list	= ("auLvs")
	library name	= "ece4740"
	cell name	= "lab4_alu"
	view name	= "schematic"
	globals lib	= "basic"
Running Artist Flat Netlisting ...
MPS timeout is set to '60' seconds.
MPS timeout is set to '60' seconds.
End netlist:    May 16 09:49:01 2024

Moving original netlist to extNetlist
Removing parasitic components from netlist
	presistors removed:  0
	pcapacitors removed: 0
	pinductors removed:  0
	pdiodes removed:     0
	trans lines removed: 0
	1499 nodes merged into 1499 nodes

Running netlist comparison program:  LVS
Begin comparison:    May 16 09:49:01 2024
@(#)$CDS: LVS version 6.1.8-64b 11/10/2020 19:30 (cpgsrv13) $

33 net-list ambiguities were resolved by random selection.

The net-lists failed to match.

                             layout  schematic
                                instances
        un-matched              2       2      
        rewired                 1       0      
        size errors             0       0      
        pruned                  0       0      
        active                  1518    1518   
        total                   1518    1518   

                                  nets
        un-matched              20      2      
        merged                  1       0      
        pruned                  0       0      
        active                  768     749    
        total                   768     749    

                                terminals
        un-matched              2       2      
        matched but
        different type          0       0      
        total                   32      32     
End comparison:      May 16 09:49:02 2024
MPS timeout is set to '60' seconds.
MPS timeout is set to '60' seconds.


Comparison program completed successfully.
