{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 10:18:57 2017 " "Info: Processing started: Tue Dec 12 10:18:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU4 -c CPU4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU4 -c CPU4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../ROM.vhdl " "Warning: Can't analyze file -- file ../ROM.vhdl is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/lcd.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file /proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/lcd.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd-beh " "Info: Found design unit 1: lcd-beh" {  } { { "../LCD.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/LCD.vhdl" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Info: Found entity 1: lcd" {  } { { "../LCD.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/LCD.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../lac_bib.vhdl " "Warning: Can't analyze file -- file ../lac_bib.vhdl is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/cpu4.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file /proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/cpu4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU4-beh " "Info: Found design unit 1: CPU4-beh" {  } { { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU4 " "Info: Found entity 1: CPU4" {  } { { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/cpu.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file /proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-beh " "Info: Found design unit 1: CPU-beh" {  } { { "../CPU.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU.vhdl" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "../CPU.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/operaciones.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file /proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/operaciones.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operaciones-beh " "Info: Found design unit 1: operaciones-beh" {  } { { "../operaciones.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/operaciones.vhdl" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 operaciones " "Info: Found entity 1: operaciones" {  } { { "../operaciones.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/operaciones.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/ldl_bib.vhdl 2 0 " "Info: Found 2 design units, including 0 entities, in source file /proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/ldl_bib.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ldl_bib " "Info: Found design unit 1: ldl_bib" {  } { { "../ldl_bib.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/ldl_bib.vhdl" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ldl_bib-body " "Info: Found design unit 2: ldl_bib-body" {  } { { "../ldl_bib.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/ldl_bib.vhdl" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU4 " "Info: Elaborating entity \"CPU4\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg0s CPU4.vhdl(28) " "Warning (10036): Verilog HDL or VHDL warning at CPU4.vhdl(28): object \"reg0s\" assigned a value but never read" {  } { { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg1s CPU4.vhdl(29) " "Warning (10036): Verilog HDL or VHDL warning at CPU4.vhdl(29): object \"reg1s\" assigned a value but never read" {  } { { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg2s CPU4.vhdl(30) " "Warning (10036): Verilog HDL or VHDL warning at CPU4.vhdl(30): object \"reg2s\" assigned a value but never read" {  } { { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg3s CPU4.vhdl(31) " "Warning (10036): Verilog HDL or VHDL warning at CPU4.vhdl(31): object \"reg3s\" assigned a value but never read" {  } { { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:u0 " "Info: Elaborating entity \"CPU\" for hierarchy \"CPU:u0\"" {  } { { "../CPU4.vhdl" "u0" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "CPU.vhdl(54) " "Warning (10027): Verilog HDL or VHDL warning at the CPU.vhdl(54): index expression is not wide enough to address all of the elements in the array" {  } { { "../CPU.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU.vhdl" 54 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "CPU.vhdl(62) " "Warning (10027): Verilog HDL or VHDL warning at the CPU.vhdl(62): index expression is not wide enough to address all of the elements in the array" {  } { { "../CPU.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU.vhdl" 62 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "CPU.vhdl(78) " "Warning (10027): Verilog HDL or VHDL warning at the CPU.vhdl(78): index expression is not wide enough to address all of the elements in the array" {  } { { "../CPU.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU.vhdl" 78 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operaciones operaciones:u1 " "Info: Elaborating entity \"operaciones\" for hierarchy \"operaciones:u1\"" {  } { { "../CPU4.vhdl" "u1" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ins operaciones.vhdl(24) " "Warning (10492): VHDL Process Statement warning at operaciones.vhdl(24): signal \"ins\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../operaciones.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/operaciones.vhdl" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:u2 " "Info: Elaborating entity \"lcd\" for hierarchy \"lcd:u2\"" {  } { { "../CPU4.vhdl" "u2" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "operaciones:u1\|sal\[6\] " "Warning: Converted tri-state buffer \"operaciones:u1\|sal\[6\]\" feeding internal logic into a wire" {  } { { "../operaciones.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/operaciones.vhdl" 9 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "operaciones:u1\|sal\[7\] " "Warning: Converted tri-state buffer \"operaciones:u1\|sal\[7\]\" feeding internal logic into a wire" {  } { { "../operaciones.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/operaciones.vhdl" 9 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "palabra\[7\] GND " "Warning (13410): Pin \"palabra\[7\]\" is stuck at GND" {  } { { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "palabra\[8\] GND " "Warning (13410): Pin \"palabra\[8\]\" is stuck at GND" {  } { { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "palabra\[11\] VCC " "Warning (13410): Pin \"palabra\[11\]\" is stuck at VCC" {  } { { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "palabra\[12\] VCC " "Warning (13410): Pin \"palabra\[12\]\" is stuck at VCC" {  } { { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:u0\|done " "Info: Register \"CPU:u0\|done\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "Warning (15610): No output dependent on input pin \"clk\"" {  } { { "../CPU4.vhdl" "" { Text "F:/proyecto final nava/cpu_proyectos_hectorfabianzacategalicia2153035791/cpu_4_inst_lcd/CPU4.vhdl" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "265 " "Info: Implemented 265 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "250 " "Info: Implemented 250 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 10:19:10 2017 " "Info: Processing ended: Tue Dec 12 10:19:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
