Running: E:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/14.7/ISE_DS/Lab/Register/tb_Regis_isim_beh.exe -prj E:/14.7/ISE_DS/Lab/Register/tb_Regis_beh.prj work.tb_Regis 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/14.7/ISE_DS/Lab/Register/D_Component.vhd" into library work
Parsing VHDL file "E:/14.7/ISE_DS/Lab/Register/Regis.vhd" into library work
Parsing VHDL file "E:/14.7/ISE_DS/Lab/Register/tb_Regis.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity D_Component [d_component_default]
Compiling architecture behavioral of entity Regis [regis_default]
Compiling architecture behavior of entity tb_regis
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable E:/14.7/ISE_DS/Lab/Register/tb_Regis_isim_beh.exe
Fuse Memory Usage: 29824 KB
Fuse CPU Usage: 718 ms
