#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* EN */
EN__0__DM__MASK EQU 0xE00000
EN__0__DM__SHIFT EQU 21
EN__0__DR EQU CYREG_PRT2_DR
EN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
EN__0__HSIOM_MASK EQU 0xF0000000
EN__0__HSIOM_SHIFT EQU 28
EN__0__INTCFG EQU CYREG_PRT2_INTCFG
EN__0__INTSTAT EQU CYREG_PRT2_INTSTAT
EN__0__MASK EQU 0x80
EN__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
EN__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
EN__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
EN__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
EN__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
EN__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
EN__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
EN__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
EN__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
EN__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
EN__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
EN__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
EN__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
EN__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
EN__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
EN__0__PC EQU CYREG_PRT2_PC
EN__0__PC2 EQU CYREG_PRT2_PC2
EN__0__PORT EQU 2
EN__0__PS EQU CYREG_PRT2_PS
EN__0__SHIFT EQU 7
EN__DR EQU CYREG_PRT2_DR
EN__INTCFG EQU CYREG_PRT2_INTCFG
EN__INTSTAT EQU CYREG_PRT2_INTSTAT
EN__MASK EQU 0x80
EN__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
EN__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
EN__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
EN__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
EN__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
EN__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
EN__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
EN__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
EN__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
EN__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
EN__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
EN__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
EN__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
EN__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
EN__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
EN__PC EQU CYREG_PRT2_PC
EN__PC2 EQU CYREG_PRT2_PC2
EN__PORT EQU 2
EN__PS EQU CYREG_PRT2_PS
EN__SHIFT EQU 7

/* ADC_Bypass */
ADC_Bypass__0__DM__MASK EQU 0xE00000
ADC_Bypass__0__DM__SHIFT EQU 21
ADC_Bypass__0__DR EQU CYREG_PRT1_DR
ADC_Bypass__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ADC_Bypass__0__HSIOM_MASK EQU 0xF0000000
ADC_Bypass__0__HSIOM_SHIFT EQU 28
ADC_Bypass__0__INTCFG EQU CYREG_PRT1_INTCFG
ADC_Bypass__0__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_Bypass__0__MASK EQU 0x80
ADC_Bypass__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_Bypass__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_Bypass__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_Bypass__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_Bypass__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_Bypass__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_Bypass__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_Bypass__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_Bypass__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_Bypass__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_Bypass__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_Bypass__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_Bypass__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_Bypass__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_Bypass__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_Bypass__0__PC EQU CYREG_PRT1_PC
ADC_Bypass__0__PC2 EQU CYREG_PRT1_PC2
ADC_Bypass__0__PORT EQU 1
ADC_Bypass__0__PS EQU CYREG_PRT1_PS
ADC_Bypass__0__SHIFT EQU 7
ADC_Bypass__DR EQU CYREG_PRT1_DR
ADC_Bypass__INTCFG EQU CYREG_PRT1_INTCFG
ADC_Bypass__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_Bypass__MASK EQU 0x80
ADC_Bypass__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_Bypass__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_Bypass__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_Bypass__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_Bypass__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_Bypass__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_Bypass__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_Bypass__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_Bypass__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_Bypass__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_Bypass__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_Bypass__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_Bypass__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_Bypass__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_Bypass__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_Bypass__PC EQU CYREG_PRT1_PC
ADC_Bypass__PC2 EQU CYREG_PRT1_PC2
ADC_Bypass__PORT EQU 1
ADC_Bypass__PS EQU CYREG_PRT1_PS
ADC_Bypass__SHIFT EQU 7

/* ADC_cy_psoc4_sar */
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS

/* ADC_IN */
ADC_IN__0__DM__MASK EQU 0x07
ADC_IN__0__DM__SHIFT EQU 0
ADC_IN__0__DR EQU CYREG_PRT1_DR
ADC_IN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ADC_IN__0__HSIOM_MASK EQU 0x0000000F
ADC_IN__0__HSIOM_SHIFT EQU 0
ADC_IN__0__INTCFG EQU CYREG_PRT1_INTCFG
ADC_IN__0__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_IN__0__MASK EQU 0x01
ADC_IN__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
ADC_IN__0__OUT_SEL_SHIFT EQU 0
ADC_IN__0__OUT_SEL_VAL EQU 3
ADC_IN__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_IN__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_IN__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_IN__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_IN__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_IN__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_IN__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_IN__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_IN__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_IN__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_IN__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_IN__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_IN__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_IN__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_IN__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_IN__0__PC EQU CYREG_PRT1_PC
ADC_IN__0__PC2 EQU CYREG_PRT1_PC2
ADC_IN__0__PORT EQU 1
ADC_IN__0__PS EQU CYREG_PRT1_PS
ADC_IN__0__SHIFT EQU 0
ADC_IN__DR EQU CYREG_PRT1_DR
ADC_IN__INTCFG EQU CYREG_PRT1_INTCFG
ADC_IN__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_IN__MASK EQU 0x01
ADC_IN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_IN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_IN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_IN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_IN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_IN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_IN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_IN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_IN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_IN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_IN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_IN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_IN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_IN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_IN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_IN__PC EQU CYREG_PRT1_PC
ADC_IN__PC2 EQU CYREG_PRT1_PC2
ADC_IN__PORT EQU 1
ADC_IN__PS EQU CYREG_PRT1_PS
ADC_IN__SHIFT EQU 0

/* ADC_intClock */
ADC_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_intClock__ENABLE EQU CYREG_CLK_DIVIDER_A00
ADC_intClock__ENABLE_MASK EQU 0x80000000
ADC_intClock__MASK EQU 0x80000000
ADC_intClock__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* ADC_IRQ */
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x4000
ADC_IRQ__INTC_NUMBER EQU 14
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* OA_O */
OA_O__0__DM__MASK EQU 0x1C0
OA_O__0__DM__SHIFT EQU 6
OA_O__0__DR EQU CYREG_PRT1_DR
OA_O__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
OA_O__0__HSIOM_MASK EQU 0x00000F00
OA_O__0__HSIOM_SHIFT EQU 8
OA_O__0__INTCFG EQU CYREG_PRT1_INTCFG
OA_O__0__INTSTAT EQU CYREG_PRT1_INTSTAT
OA_O__0__MASK EQU 0x04
OA_O__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OA_O__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OA_O__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OA_O__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OA_O__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OA_O__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OA_O__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OA_O__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OA_O__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OA_O__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OA_O__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OA_O__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OA_O__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OA_O__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OA_O__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OA_O__0__PC EQU CYREG_PRT1_PC
OA_O__0__PC2 EQU CYREG_PRT1_PC2
OA_O__0__PORT EQU 1
OA_O__0__PS EQU CYREG_PRT1_PS
OA_O__0__SHIFT EQU 2
OA_O__DR EQU CYREG_PRT1_DR
OA_O__INTCFG EQU CYREG_PRT1_INTCFG
OA_O__INTSTAT EQU CYREG_PRT1_INTSTAT
OA_O__MASK EQU 0x04
OA_O__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OA_O__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OA_O__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OA_O__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OA_O__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OA_O__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OA_O__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OA_O__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OA_O__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OA_O__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OA_O__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OA_O__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OA_O__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OA_O__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OA_O__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OA_O__PC EQU CYREG_PRT1_PC
OA_O__PC2 EQU CYREG_PRT1_PC2
OA_O__PORT EQU 1
OA_O__PS EQU CYREG_PRT1_PS
OA_O__SHIFT EQU 2

/* RH_T */
RH_T__0__DM__MASK EQU 0x38000
RH_T__0__DM__SHIFT EQU 15
RH_T__0__DR EQU CYREG_PRT2_DR
RH_T__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
RH_T__0__HSIOM_MASK EQU 0x00F00000
RH_T__0__HSIOM_SHIFT EQU 20
RH_T__0__INTCFG EQU CYREG_PRT2_INTCFG
RH_T__0__INTSTAT EQU CYREG_PRT2_INTSTAT
RH_T__0__MASK EQU 0x20
RH_T__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
RH_T__0__OUT_SEL_SHIFT EQU 10
RH_T__0__OUT_SEL_VAL EQU 1
RH_T__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
RH_T__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
RH_T__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
RH_T__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
RH_T__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
RH_T__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
RH_T__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
RH_T__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
RH_T__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
RH_T__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
RH_T__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
RH_T__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
RH_T__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
RH_T__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
RH_T__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
RH_T__0__PC EQU CYREG_PRT2_PC
RH_T__0__PC2 EQU CYREG_PRT2_PC2
RH_T__0__PORT EQU 2
RH_T__0__PS EQU CYREG_PRT2_PS
RH_T__0__SHIFT EQU 5
RH_T__DR EQU CYREG_PRT2_DR
RH_T__INTCFG EQU CYREG_PRT2_INTCFG
RH_T__INTSTAT EQU CYREG_PRT2_INTSTAT
RH_T__MASK EQU 0x20
RH_T__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
RH_T__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
RH_T__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
RH_T__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
RH_T__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
RH_T__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
RH_T__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
RH_T__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
RH_T__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
RH_T__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
RH_T__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
RH_T__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
RH_T__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
RH_T__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
RH_T__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
RH_T__PC EQU CYREG_PRT2_PC
RH_T__PC2 EQU CYREG_PRT2_PC2
RH_T__PORT EQU 2
RH_T__PS EQU CYREG_PRT2_PS
RH_T__SHIFT EQU 5

/* TH_T */
TH_T__0__DM__MASK EQU 0x7000
TH_T__0__DM__SHIFT EQU 12
TH_T__0__DR EQU CYREG_PRT2_DR
TH_T__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
TH_T__0__HSIOM_MASK EQU 0x000F0000
TH_T__0__HSIOM_SHIFT EQU 16
TH_T__0__INTCFG EQU CYREG_PRT2_INTCFG
TH_T__0__INTSTAT EQU CYREG_PRT2_INTSTAT
TH_T__0__MASK EQU 0x10
TH_T__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
TH_T__0__OUT_SEL_SHIFT EQU 8
TH_T__0__OUT_SEL_VAL EQU 1
TH_T__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
TH_T__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
TH_T__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
TH_T__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
TH_T__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
TH_T__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
TH_T__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
TH_T__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
TH_T__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
TH_T__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
TH_T__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
TH_T__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
TH_T__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
TH_T__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
TH_T__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
TH_T__0__PC EQU CYREG_PRT2_PC
TH_T__0__PC2 EQU CYREG_PRT2_PC2
TH_T__0__PORT EQU 2
TH_T__0__PS EQU CYREG_PRT2_PS
TH_T__0__SHIFT EQU 4
TH_T__DR EQU CYREG_PRT2_DR
TH_T__INTCFG EQU CYREG_PRT2_INTCFG
TH_T__INTSTAT EQU CYREG_PRT2_INTSTAT
TH_T__MASK EQU 0x10
TH_T__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
TH_T__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
TH_T__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
TH_T__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
TH_T__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
TH_T__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
TH_T__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
TH_T__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
TH_T__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
TH_T__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
TH_T__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
TH_T__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
TH_T__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
TH_T__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
TH_T__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
TH_T__PC EQU CYREG_PRT2_PC
TH_T__PC2 EQU CYREG_PRT2_PC2
TH_T__PORT EQU 2
TH_T__PS EQU CYREG_PRT2_PS
TH_T__SHIFT EQU 4

/* UART_rx */
UART_rx__0__DM__MASK EQU 0x07
UART_rx__0__DM__SHIFT EQU 0
UART_rx__0__DR EQU CYREG_PRT4_DR
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_rx__0__MASK EQU 0x01
UART_rx__0__PC EQU CYREG_PRT4_PC
UART_rx__0__PC2 EQU CYREG_PRT4_PC2
UART_rx__0__PORT EQU 4
UART_rx__0__PS EQU CYREG_PRT4_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_PRT4_DR
UART_rx__INTCFG EQU CYREG_PRT4_INTCFG
UART_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_rx__MASK EQU 0x01
UART_rx__PC EQU CYREG_PRT4_PC
UART_rx__PC2 EQU CYREG_PRT4_PC2
UART_rx__PORT EQU 4
UART_rx__PS EQU CYREG_PRT4_PS
UART_rx__SHIFT EQU 0

/* UART_SCB */
UART_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
UART_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
UART_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
UART_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
UART_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
UART_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
UART_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
UART_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
UART_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
UART_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
UART_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
UART_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
UART_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* UART_SCB_IRQ */
UART_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART_SCB_IRQ__INTC_MASK EQU 0x400
UART_SCB_IRQ__INTC_NUMBER EQU 10
UART_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
UART_SCB_IRQ__INTC_PRIOR_NUM EQU 3
UART_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
UART_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* UART_SCBCLK */
UART_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
UART_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_SCBCLK__MASK EQU 0x80000000
UART_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* UART_tx */
UART_tx__0__DM__MASK EQU 0x38
UART_tx__0__DM__SHIFT EQU 3
UART_tx__0__DR EQU CYREG_PRT4_DR
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_tx__0__MASK EQU 0x02
UART_tx__0__PC EQU CYREG_PRT4_PC
UART_tx__0__PC2 EQU CYREG_PRT4_PC2
UART_tx__0__PORT EQU 4
UART_tx__0__PS EQU CYREG_PRT4_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_PRT4_DR
UART_tx__INTCFG EQU CYREG_PRT4_INTCFG
UART_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_tx__MASK EQU 0x02
UART_tx__PC EQU CYREG_PRT4_PC
UART_tx__PC2 EQU CYREG_PRT4_PC2
UART_tx__PORT EQU 4
UART_tx__PS EQU CYREG_PRT4_PS
UART_tx__SHIFT EQU 1

/* EXT_T */
EXT_T__0__DM__MASK EQU 0x1C0000
EXT_T__0__DM__SHIFT EQU 18
EXT_T__0__DR EQU CYREG_PRT2_DR
EXT_T__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
EXT_T__0__HSIOM_MASK EQU 0x0F000000
EXT_T__0__HSIOM_SHIFT EQU 24
EXT_T__0__INTCFG EQU CYREG_PRT2_INTCFG
EXT_T__0__INTSTAT EQU CYREG_PRT2_INTSTAT
EXT_T__0__MASK EQU 0x40
EXT_T__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
EXT_T__0__OUT_SEL_SHIFT EQU 12
EXT_T__0__OUT_SEL_VAL EQU 1
EXT_T__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
EXT_T__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
EXT_T__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
EXT_T__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
EXT_T__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
EXT_T__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
EXT_T__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
EXT_T__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
EXT_T__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
EXT_T__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
EXT_T__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
EXT_T__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
EXT_T__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
EXT_T__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
EXT_T__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
EXT_T__0__PC EQU CYREG_PRT2_PC
EXT_T__0__PC2 EQU CYREG_PRT2_PC2
EXT_T__0__PORT EQU 2
EXT_T__0__PS EQU CYREG_PRT2_PS
EXT_T__0__SHIFT EQU 6
EXT_T__DR EQU CYREG_PRT2_DR
EXT_T__INTCFG EQU CYREG_PRT2_INTCFG
EXT_T__INTSTAT EQU CYREG_PRT2_INTSTAT
EXT_T__MASK EQU 0x40
EXT_T__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
EXT_T__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
EXT_T__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
EXT_T__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
EXT_T__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
EXT_T__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
EXT_T__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
EXT_T__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
EXT_T__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
EXT_T__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
EXT_T__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
EXT_T__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
EXT_T__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
EXT_T__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
EXT_T__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
EXT_T__PC EQU CYREG_PRT2_PC
EXT_T__PC2 EQU CYREG_PRT2_PC2
EXT_T__PORT EQU 2
EXT_T__PS EQU CYREG_PRT2_PS
EXT_T__SHIFT EQU 6

/* Opamp_cy_psoc4_abuf */
Opamp_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTBM_COMP_STAT
Opamp_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 0
Opamp_cy_psoc4_abuf__CTBM_CTB_CTRL EQU CYREG_CTBM_CTB_CTRL
Opamp_cy_psoc4_abuf__INTR EQU CYREG_CTBM_INTR
Opamp_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTBM_INTR_MASK
Opamp_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 0
Opamp_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTBM_INTR_MASKED
Opamp_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 0
Opamp_cy_psoc4_abuf__INTR_SET EQU CYREG_CTBM_INTR_SET
Opamp_cy_psoc4_abuf__INTR_SET_SHIFT EQU 0
Opamp_cy_psoc4_abuf__INTR_SHIFT EQU 0
Opamp_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTBM_OA0_COMP_TRIM
Opamp_cy_psoc4_abuf__OA_NUMBER EQU 0
Opamp_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTBM_OA0_OFFSET_TRIM
Opamp_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTBM_OA_RES0_CTRL
Opamp_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTBM_OA0_SLOPE_OFFSET_TRIM

/* VBAT_T */
VBAT_T__0__DM__MASK EQU 0xE00
VBAT_T__0__DM__SHIFT EQU 9
VBAT_T__0__DR EQU CYREG_PRT2_DR
VBAT_T__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
VBAT_T__0__HSIOM_MASK EQU 0x0000F000
VBAT_T__0__HSIOM_SHIFT EQU 12
VBAT_T__0__INTCFG EQU CYREG_PRT2_INTCFG
VBAT_T__0__INTSTAT EQU CYREG_PRT2_INTSTAT
VBAT_T__0__MASK EQU 0x08
VBAT_T__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
VBAT_T__0__OUT_SEL_SHIFT EQU 6
VBAT_T__0__OUT_SEL_VAL EQU 1
VBAT_T__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
VBAT_T__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
VBAT_T__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
VBAT_T__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
VBAT_T__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
VBAT_T__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
VBAT_T__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
VBAT_T__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
VBAT_T__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
VBAT_T__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
VBAT_T__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
VBAT_T__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
VBAT_T__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
VBAT_T__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
VBAT_T__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
VBAT_T__0__PC EQU CYREG_PRT2_PC
VBAT_T__0__PC2 EQU CYREG_PRT2_PC2
VBAT_T__0__PORT EQU 2
VBAT_T__0__PS EQU CYREG_PRT2_PS
VBAT_T__0__SHIFT EQU 3
VBAT_T__DR EQU CYREG_PRT2_DR
VBAT_T__INTCFG EQU CYREG_PRT2_INTCFG
VBAT_T__INTSTAT EQU CYREG_PRT2_INTSTAT
VBAT_T__MASK EQU 0x08
VBAT_T__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
VBAT_T__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
VBAT_T__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
VBAT_T__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
VBAT_T__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
VBAT_T__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
VBAT_T__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
VBAT_T__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
VBAT_T__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
VBAT_T__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
VBAT_T__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
VBAT_T__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
VBAT_T__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
VBAT_T__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
VBAT_T__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
VBAT_T__PC EQU CYREG_PRT2_PC
VBAT_T__PC2 EQU CYREG_PRT2_PC2
VBAT_T__PORT EQU 2
VBAT_T__PS EQU CYREG_PRT2_PS
VBAT_T__SHIFT EQU 3

/* VSSREF */
VSSREF__0__DM__MASK EQU 0x1C0
VSSREF__0__DM__SHIFT EQU 6
VSSREF__0__DR EQU CYREG_PRT2_DR
VSSREF__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
VSSREF__0__HSIOM_MASK EQU 0x00000F00
VSSREF__0__HSIOM_SHIFT EQU 8
VSSREF__0__INTCFG EQU CYREG_PRT2_INTCFG
VSSREF__0__INTSTAT EQU CYREG_PRT2_INTSTAT
VSSREF__0__MASK EQU 0x04
VSSREF__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
VSSREF__0__OUT_SEL_SHIFT EQU 4
VSSREF__0__OUT_SEL_VAL EQU 1
VSSREF__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
VSSREF__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
VSSREF__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
VSSREF__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
VSSREF__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
VSSREF__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
VSSREF__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
VSSREF__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
VSSREF__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
VSSREF__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
VSSREF__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
VSSREF__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
VSSREF__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
VSSREF__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
VSSREF__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
VSSREF__0__PC EQU CYREG_PRT2_PC
VSSREF__0__PC2 EQU CYREG_PRT2_PC2
VSSREF__0__PORT EQU 2
VSSREF__0__PS EQU CYREG_PRT2_PS
VSSREF__0__SHIFT EQU 2
VSSREF__DR EQU CYREG_PRT2_DR
VSSREF__INTCFG EQU CYREG_PRT2_INTCFG
VSSREF__INTSTAT EQU CYREG_PRT2_INTSTAT
VSSREF__MASK EQU 0x04
VSSREF__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
VSSREF__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
VSSREF__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
VSSREF__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
VSSREF__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
VSSREF__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
VSSREF__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
VSSREF__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
VSSREF__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
VSSREF__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
VSSREF__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
VSSREF__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
VSSREF__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
VSSREF__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
VSSREF__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
VSSREF__PC EQU CYREG_PRT2_PC
VSSREF__PC2 EQU CYREG_PRT2_PC2
VSSREF__PORT EQU 2
VSSREF__PS EQU CYREG_PRT2_PS
VSSREF__SHIFT EQU 2

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04A61193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDD_MV EQU 3300
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
