12:42:17 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FPGA\MicroBlaze_Led\MicroBlaze_Led_vitis\temp_xsdb_launch_script.tcl
12:42:17 INFO  : Registering command handlers for Vitis TCF services
12:42:22 INFO  : Platform repository initialization has completed.
12:42:22 INFO  : XSCT server has started successfully.
12:42:22 INFO  : plnx-install-location is set to ''
12:42:22 INFO  : Successfully done setting XSCT server connection channel  
12:42:23 INFO  : Successfully done setting workspace for the tool. 
12:42:23 INFO  : Successfully done query RDI_DATADIR 
12:43:27 INFO  : Result from executing command 'getProjects': design_MicoBlaze_Led_wrapper
12:43:27 INFO  : Result from executing command 'getPlatforms': 
12:43:27 INFO  : Platform 'design_MicoBlaze_Led_wrapper' is added to custom repositories.
12:43:30 INFO  : Platform 'design_MicoBlaze_Led_wrapper' is added to custom repositories.
12:44:24 INFO  : Result from executing command 'getProjects': design_MicoBlaze_Led_wrapper
12:44:24 INFO  : Result from executing command 'getPlatforms': design_MicoBlaze_Led_wrapper|D:/FPGA/MicroBlaze_Led/MicroBlaze_Led_vitis/design_MicoBlaze_Led_wrapper/export/design_MicoBlaze_Led_wrapper/design_MicoBlaze_Led_wrapper.xpfm
12:44:25 INFO  : Checking for BSP changes to sync application flags for project 'Led_Blink'...
12:44:41 INFO  : Checking for BSP changes to sync application flags for project 'Led_Blink'...
12:45:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:45:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:45:40 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:46:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:19 INFO  : Jtag cable 'Digilent Basys3 210183B31B50A' is selected.
12:46:19 INFO  : 'jtag frequency' command is executed.
12:46:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B31B50A" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B31B50A-0362d093-0"}' command is executed.
12:46:21 INFO  : FPGA configured successfully with bitstream "D:/FPGA/MicroBlaze_Led/MicroBlaze_Led_vitis/Led_Blink/_ide/bitstream/design_MicoBlaze_Led_wrapper.bit"
12:46:21 INFO  : Context for processor 'microblaze_0' is selected.
12:46:21 INFO  : Hardware design and registers information is loaded from 'D:/FPGA/MicroBlaze_Led/MicroBlaze_Led_vitis/design_MicoBlaze_Led_wrapper/export/design_MicoBlaze_Led_wrapper/hw/design_MicoBlaze_Led_wrapper.xsa'.
12:46:21 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:46:21 INFO  : Context for processor 'microblaze_0' is selected.
12:46:21 INFO  : System reset is completed.
12:46:24 INFO  : 'after 3000' command is executed.
12:46:24 INFO  : Context for processor 'microblaze_0' is selected.
12:46:24 INFO  : The application 'D:/FPGA/MicroBlaze_Led/MicroBlaze_Led_vitis/Led_Blink/Debug/Led_Blink.elf' is downloaded to processor 'microblaze_0'.
12:46:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B31B50A" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B31B50A-0362d093-0"}
fpga -file D:/FPGA/MicroBlaze_Led/MicroBlaze_Led_vitis/Led_Blink/_ide/bitstream/design_MicoBlaze_Led_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/FPGA/MicroBlaze_Led/MicroBlaze_Led_vitis/design_MicoBlaze_Led_wrapper/export/design_MicoBlaze_Led_wrapper/hw/design_MicoBlaze_Led_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/FPGA/MicroBlaze_Led/MicroBlaze_Led_vitis/Led_Blink/Debug/Led_Blink.elf
----------------End of Script----------------

12:46:25 INFO  : Context for processor 'microblaze_0' is selected.
12:46:25 INFO  : 'con' command is executed.
12:46:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:46:25 INFO  : Launch script is exported to file 'D:\FPGA\MicroBlaze_Led\MicroBlaze_Led_vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_led_blink_system_standalone.tcl'
12:46:52 INFO  : Checking for BSP changes to sync application flags for project 'Led_Blink'...
12:47:09 INFO  : Disconnected from the channel tcfchan#2.
12:47:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:10 INFO  : Jtag cable 'Digilent Basys3 210183B31B50A' is selected.
12:47:10 INFO  : 'jtag frequency' command is executed.
12:47:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B31B50A" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B31B50A-0362d093-0"}' command is executed.
12:47:11 INFO  : FPGA configured successfully with bitstream "D:/FPGA/MicroBlaze_Led/MicroBlaze_Led_vitis/Led_Blink/_ide/bitstream/design_MicoBlaze_Led_wrapper.bit"
12:47:11 INFO  : Context for processor 'microblaze_0' is selected.
12:47:11 INFO  : Hardware design and registers information is loaded from 'D:/FPGA/MicroBlaze_Led/MicroBlaze_Led_vitis/design_MicoBlaze_Led_wrapper/export/design_MicoBlaze_Led_wrapper/hw/design_MicoBlaze_Led_wrapper.xsa'.
12:47:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:47:11 INFO  : Context for processor 'microblaze_0' is selected.
12:47:11 INFO  : System reset is completed.
12:47:14 INFO  : 'after 3000' command is executed.
12:47:14 INFO  : Context for processor 'microblaze_0' is selected.
12:47:14 INFO  : The application 'D:/FPGA/MicroBlaze_Led/MicroBlaze_Led_vitis/Led_Blink/Debug/Led_Blink.elf' is downloaded to processor 'microblaze_0'.
12:47:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B31B50A" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B31B50A-0362d093-0"}
fpga -file D:/FPGA/MicroBlaze_Led/MicroBlaze_Led_vitis/Led_Blink/_ide/bitstream/design_MicoBlaze_Led_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/FPGA/MicroBlaze_Led/MicroBlaze_Led_vitis/design_MicoBlaze_Led_wrapper/export/design_MicoBlaze_Led_wrapper/hw/design_MicoBlaze_Led_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/FPGA/MicroBlaze_Led/MicroBlaze_Led_vitis/Led_Blink/Debug/Led_Blink.elf
----------------End of Script----------------

12:47:14 INFO  : Context for processor 'microblaze_0' is selected.
12:47:14 INFO  : 'con' command is executed.
12:47:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:47:14 INFO  : Launch script is exported to file 'D:\FPGA\MicroBlaze_Led\MicroBlaze_Led_vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_led_blink_system_standalone.tcl'
12:51:32 INFO  : Checking for BSP changes to sync application flags for project 'Led_Blink'...
12:51:40 INFO  : Disconnected from the channel tcfchan#3.
12:51:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:51:49 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:52:18 INFO  : Checking for BSP changes to sync application flags for project 'Led_Blink'...
12:52:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:52:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:52:47 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:53:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:53:50 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:54:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:17 INFO  : Jtag cable 'Digilent Basys3 210183B31B50A' is selected.
12:54:17 INFO  : 'jtag frequency' command is executed.
12:54:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B31B50A" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B31B50A-0362d093-0"}' command is executed.
12:54:19 INFO  : FPGA configured successfully with bitstream "D:/FPGA/MicroBlaze_Led/MicroBlaze_Led_vitis/Led_Blink/_ide/bitstream/design_MicoBlaze_Led_wrapper.bit"
12:54:19 INFO  : Context for processor 'microblaze_0' is selected.
12:54:19 INFO  : Hardware design and registers information is loaded from 'D:/FPGA/MicroBlaze_Led/MicroBlaze_Led_vitis/design_MicoBlaze_Led_wrapper/export/design_MicoBlaze_Led_wrapper/hw/design_MicoBlaze_Led_wrapper.xsa'.
12:54:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:54:19 INFO  : Context for processor 'microblaze_0' is selected.
12:54:19 INFO  : System reset is completed.
12:54:22 INFO  : 'after 3000' command is executed.
12:54:22 INFO  : Context for processor 'microblaze_0' is selected.
12:54:22 INFO  : The application 'D:/FPGA/MicroBlaze_Led/MicroBlaze_Led_vitis/Led_Blink/Debug/Led_Blink.elf' is downloaded to processor 'microblaze_0'.
12:54:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Basys3 210183B31B50A" && level==0 && jtag_device_ctx=="jsn-Basys3-210183B31B50A-0362d093-0"}
fpga -file D:/FPGA/MicroBlaze_Led/MicroBlaze_Led_vitis/Led_Blink/_ide/bitstream/design_MicoBlaze_Led_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw D:/FPGA/MicroBlaze_Led/MicroBlaze_Led_vitis/design_MicoBlaze_Led_wrapper/export/design_MicoBlaze_Led_wrapper/hw/design_MicoBlaze_Led_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow D:/FPGA/MicroBlaze_Led/MicroBlaze_Led_vitis/Led_Blink/Debug/Led_Blink.elf
----------------End of Script----------------

12:54:22 INFO  : Context for processor 'microblaze_0' is selected.
12:54:23 INFO  : 'con' command is executed.
12:54:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:54:23 INFO  : Launch script is exported to file 'D:\FPGA\MicroBlaze_Led\MicroBlaze_Led_vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_led_blink_system_standalone.tcl'
13:44:39 INFO  : Disconnected from the channel tcfchan#4.
