# Verilog UART Controller

A description of a timing accurate UART Controller.

Currently, tx supports 8bits no parity 1 stop bit.

Can be compiled using iverilog, simulated using vpp and waveform seen in gtkwave.
