$date
	Mon May 20 19:58:24 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mealy_1101_tb $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ x $end
$var reg 2 % ns [1:0] $end
$var reg 2 & ps [1:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b1 %
1$
1#
0"
0!
$end
#5
1"
#10
0"
0#
#15
b10 %
b1 &
1"
#20
b0 %
0"
0$
#25
b0 &
1"
#30
b1 %
0"
1$
#35
b10 %
b1 &
1"
#40
b0 %
0"
0$
#45
b0 &
1"
#50
b1 %
0"
1$
#55
b10 %
b1 &
1"
#60
0"
#65
b10 &
1"
#70
b11 %
0"
0$
#75
b0 %
b11 &
1"
#80
1!
b1 %
0"
1$
#85
0!
b10 %
b1 &
1"
#90
b0 %
0"
0$
#95
b0 &
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
