// Seed: 712685021
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output reg id_1;
  always_latch @(1 or posedge 1) id_1 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    output uwire id_3,
    input tri1 id_4,
    output wire id_5,
    input tri id_6,
    output tri1 id_7,
    input tri0 id_8,
    input supply1 id_9,
    output tri0 id_10
    , id_12
);
  final begin : LABEL_0
    id_12 = -1;
  end
  xor primCall (id_7, id_2, id_12, id_1, id_0, id_6);
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
  assign id_3 = 1;
endmodule
