#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Apr 21 21:48:57 2017
# Process ID: 3176
# Current directory: C:/Users/Raynara Lima/Documents/Capitulo 3/counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6468 C:\Users\Raynara Lima\Documents\Capitulo 3\counter\counter.xpr
# Log file: C:/Users/Raynara Lima/Documents/Capitulo 3/counter/vivado.log
# Journal file: C:/Users/Raynara Lima/Documents/Capitulo 3/counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 737.320 ; gain = 136.301
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 's_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
"xvhdl -m64 --relax -prj s_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s_counter
ERROR: [VRFC 10-91] reset is not declared [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:63]
ERROR: [VRFC 10-2123] 0 definitions of operator "not" match here [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:63]
WARNING: [VRFC 10-1256] possible infinite loop; process does not have a wait statement [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:60]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 754.383 ; gain = 7.563
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 's_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
"xvhdl -m64 --relax -prj s_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s_counter
ERROR: [VRFC 10-91] reset is not declared [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:63]
ERROR: [VRFC 10-2123] 0 definitions of operator "not" match here [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:63]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 's_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
"xvhdl -m64 --relax -prj s_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s_counter
ERROR: [VRFC 10-91] reset is not declared [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:63]
ERROR: [VRFC 10-2123] 0 definitions of operator "not" match here [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:63]
ERROR: [VRFC 10-91] temp is not declared [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:74]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 's_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
"xvhdl -m64 --relax -prj s_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s_counter
ERROR: [VRFC 10-91] reset is not declared [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:63]
ERROR: [VRFC 10-2123] 0 definitions of operator "not" match here [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:63]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 's_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
"xvhdl -m64 --relax -prj s_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s_counter
ERROR: [VRFC 10-91] reset is not declared [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:63]
ERROR: [VRFC 10-2123] 0 definitions of operator "not" match here [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:63]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 's_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
"xvhdl -m64 --relax -prj s_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s_counter
ERROR: [VRFC 10-91] reset is not declared [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:63]
ERROR: [VRFC 10-2123] 0 definitions of operator "not" match here [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:63]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 's_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
"xvhdl -m64 --relax -prj s_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s_counter
ERROR: [VRFC 10-91] reset is not declared [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:63]
ERROR: [VRFC 10-2123] 0 definitions of operator "not" match here [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:63]
ERROR: [VRFC 10-1412] syntax error near end [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:68]
WARNING: [VRFC 10-1256] possible infinite loop; process does not have a wait statement [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:60]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 's_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
"xvhdl -m64 --relax -prj s_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s_counter
ERROR: [VRFC 10-91] reset is not declared [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:63]
ERROR: [VRFC 10-2123] 0 definitions of operator "not" match here [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:63]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 's_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
"xvhdl -m64 --relax -prj s_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s_counter
ERROR: [VRFC 10-91] reset is not declared [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:63]
ERROR: [VRFC 10-2123] 0 definitions of operator "not" match here [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:63]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 's_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
"xvhdl -m64 --relax -prj s_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s_counter
ERROR: [VRFC 10-91] reset is not declared [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:63]
ERROR: [VRFC 10-2123] 0 definitions of operator "not" match here [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:63]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 's_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
"xvhdl -m64 --relax -prj s_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s_counter
ERROR: [VRFC 10-91] reset is not declared [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:65]
ERROR: [VRFC 10-2123] 0 definitions of operator "not" match here [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:65]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 's_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
"xvhdl -m64 --relax -prj s_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s_counter
ERROR: [VRFC 10-91] reset is not declared [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:63]
ERROR: [VRFC 10-2123] 0 definitions of operator "not" match here [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:63]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 's_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
"xvhdl -m64 --relax -prj s_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s_counter
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto bc92c7c61439486fb149bb98a316f0ec --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot s_counter_behav xil_defaultlib.s_counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.s_counter
Built simulation snapshot s_counter_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Raynara -notrace
couldn't read file "C:/Users/Raynara": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 21 22:16:56 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 774.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "s_counter_behav -key {Behavioral:sim_1:Functional:s_counter} -tclbatch {s_counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source s_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 's_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 781.445 ; gain = 6.688
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 's_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
"xvhdl -m64 --relax -prj s_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s_counter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto bc92c7c61439486fb149bb98a316f0ec --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot s_counter_behav xil_defaultlib.s_counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.s_counter
Built simulation snapshot s_counter_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Raynara -notrace
couldn't read file "C:/Users/Raynara": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 21 22:18:22 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "s_counter_behav -key {Behavioral:sim_1:Functional:s_counter} -tclbatch {s_counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source s_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 's_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 781.445 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 's_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
"xvhdl -m64 --relax -prj s_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s_counter
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto bc92c7c61439486fb149bb98a316f0ec --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot s_counter_behav xil_defaultlib.s_counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.s_counter
Built simulation snapshot s_counter_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Raynara -notrace
couldn't read file "C:/Users/Raynara": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 21 22:19:58 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "s_counter_behav -key {Behavioral:sim_1:Functional:s_counter} -tclbatch {s_counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source s_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 's_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 781.445 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 's_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
"xvhdl -m64 --relax -prj s_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s_counter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto bc92c7c61439486fb149bb98a316f0ec --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot s_counter_behav xil_defaultlib.s_counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.s_counter
Built simulation snapshot s_counter_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Raynara -notrace
couldn't read file "C:/Users/Raynara": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 21 22:22:22 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "s_counter_behav -key {Behavioral:sim_1:Functional:s_counter} -tclbatch {s_counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source s_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 's_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 789.352 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 's_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
"xvhdl -m64 --relax -prj s_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s_counter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto bc92c7c61439486fb149bb98a316f0ec --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot s_counter_behav xil_defaultlib.s_counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.s_counter
Built simulation snapshot s_counter_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Raynara -notrace
couldn't read file "C:/Users/Raynara": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 21 22:23:51 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "s_counter_behav -key {Behavioral:sim_1:Functional:s_counter} -tclbatch {s_counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source s_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 's_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 789.352 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 's_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
"xvhdl -m64 --relax -prj s_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s_counter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto bc92c7c61439486fb149bb98a316f0ec --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot s_counter_behav xil_defaultlib.s_counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.s_counter
Built simulation snapshot s_counter_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Raynara -notrace
couldn't read file "C:/Users/Raynara": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 21 22:27:23 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "s_counter_behav -key {Behavioral:sim_1:Functional:s_counter} -tclbatch {s_counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source s_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 's_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 789.352 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 's_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
"xvhdl -m64 --relax -prj s_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s_counter
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto bc92c7c61439486fb149bb98a316f0ec --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot s_counter_behav xil_defaultlib.s_counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.s_counter
Built simulation snapshot s_counter_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Raynara -notrace
couldn't read file "C:/Users/Raynara": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 21 22:28:25 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "s_counter_behav -key {Behavioral:sim_1:Functional:s_counter} -tclbatch {s_counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source s_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 's_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 789.352 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 's_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
"xvhdl -m64 --relax -prj s_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s_counter
ERROR: [VRFC 10-91] i_reste is not declared [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:79]
ERROR: [VRFC 10-2123] 0 definitions of operator "not" match here [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:79]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 's_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
"xvhdl -m64 --relax -prj s_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s_counter
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto bc92c7c61439486fb149bb98a316f0ec --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot s_counter_behav xil_defaultlib.s_counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.s_counter
Built simulation snapshot s_counter_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Raynara -notrace
couldn't read file "C:/Users/Raynara": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 21 22:29:46 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "s_counter_behav -key {Behavioral:sim_1:Functional:s_counter} -tclbatch {s_counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source s_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 's_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 789.352 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 's_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
"xvhdl -m64 --relax -prj s_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s_counter
ERROR: [VRFC 10-91] input is not declared [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:50]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 's_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
"xvhdl -m64 --relax -prj s_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s_counter
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto bc92c7c61439486fb149bb98a316f0ec --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot s_counter_behav xil_defaultlib.s_counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.s_counter
Built simulation snapshot s_counter_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Raynara -notrace
couldn't read file "C:/Users/Raynara": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 21 22:32:01 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "s_counter_behav -key {Behavioral:sim_1:Functional:s_counter} -tclbatch {s_counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source s_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 's_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 792.691 ; gain = 3.340
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 's_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
"xvhdl -m64 --relax -prj s_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s_counter
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto bc92c7c61439486fb149bb98a316f0ec --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot s_counter_behav xil_defaultlib.s_counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.s_counter
Built simulation snapshot s_counter_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Raynara -notrace
couldn't read file "C:/Users/Raynara": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 21 22:33:01 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "s_counter_behav -key {Behavioral:sim_1:Functional:s_counter} -tclbatch {s_counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source s_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 's_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 792.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 's_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
"xvhdl -m64 --relax -prj s_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s_counter
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto bc92c7c61439486fb149bb98a316f0ec --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot s_counter_behav xil_defaultlib.s_counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.s_counter
Built simulation snapshot s_counter_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Raynara -notrace
couldn't read file "C:/Users/Raynara": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 21 22:36:48 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 792.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "s_counter_behav -key {Behavioral:sim_1:Functional:s_counter} -tclbatch {s_counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source s_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 's_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 792.691 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/s_counter_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
"xvhdl -m64 --relax -prj counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto bc92c7c61439486fb149bb98a316f0ec --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot counter_behav xil_defaultlib.counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter
Built simulation snapshot counter_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Raynara -notrace
couldn't read file "C:/Users/Raynara": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 21 22:37:53 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_behav -key {Behavioral:sim_1:Functional:counter} -tclbatch {counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 792.695 ; gain = 0.000
update_compile_order -fileset sim_1
current_sim simulation_11
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/counter_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/s_counter_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 's_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
"xvhdl -m64 --relax -prj s_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s_counter
ERROR: [VRFC 10-91] i_rest is not declared [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:79]
ERROR: [VRFC 10-2123] 0 definitions of operator "not" match here [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:79]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/counter_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/s_counter_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 's_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
"xvhdl -m64 --relax -prj s_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.srcs/sim_1/new/s_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s_counter
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto bc92c7c61439486fb149bb98a316f0ec --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot s_counter_behav xil_defaultlib.s_counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.s_counter
Built simulation snapshot s_counter_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Raynara -notrace
couldn't read file "C:/Users/Raynara": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 21 22:38:52 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 3/counter/counter.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "s_counter_behav -key {Behavioral:sim_1:Functional:s_counter} -tclbatch {s_counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source s_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 's_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 794.547 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 806.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 21 22:43:07 2017...
