$date
  Mon Jun 19 20:56:02 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mux8a1 $end
$var reg 3 ! s[2:0] $end
$var reg 8 " d0[7:0] $end
$var reg 8 # d1[7:0] $end
$var reg 8 $ d2[7:0] $end
$var reg 8 % d3[7:0] $end
$var reg 8 & d4[7:0] $end
$var reg 8 ' d5[7:0] $end
$var reg 8 ( d6[7:0] $end
$var reg 8 ) d7[7:0] $end
$var reg 8 * y[7:0] $end
$upscope $end
$enddefinitions $end
#0
bUUU !
bUUUUUUUU "
bUUUUUUUU #
bUUUUUUUU $
bUUUUUUUU %
bUUUUUUUU &
bUUUUUUUU '
bUUUUUUUU (
bUUUUUUUU )
bUUUUUUUU *
