;redcode
;assert 1
	SPL 0, @-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB @0, @2
	SUB @0, @2
	MOV -4, <-20
	DJN -51, @-20
	CMP @124, 106
	MOV -4, <-20
	SUB #-16, <0
	CMP -207, <-120
	SUB @121, 103
	SUB @0, @2
	SUB #-16, <0
	SUB @0, @2
	SUB @-127, 100
	SUB @0, @2
	ADD 258, <29
	SUB @124, 106
	SLT 210, 410
	SUB @-127, 100
	CMP #0, @802
	SPL -207, @-120
	ADD #210, 220
	SPL -207, @-120
	JMP -207, @-120
	ADD 240, 460
	SUB @0, @2
	SUB 100, -100
	SLT -1, <-20
	SUB @0, @2
	SUB @-127, 140
	SUB -1, 0
	SUB @-127, 100
	SPL <-127, 100
	SUB 240, 268
	ADD -4, <-720
	MOV 210, 20
	CMP @0, 82
	SUB -207, <-120
	ADD -1, <-20
	JMN 0, 0
	ADD 210, 20
	SUB 620, 0
	SUB 26, @910
	MOV -4, <-20
	SUB 261, 100
	SUB 261, 100
	SUB 261, 100
	SPL 0, -1
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, #-12
	ADD <127, @106
	ADD <127, @106
	SUB #20, @106
	SUB #20, @106
	SUB 3, 20
	SLT -702, -10
	MOV 320, -12
	ADD #110, 9
	SUB 3, 20
	MOV #102, -101
	MOV #102, -101
	SPL <3
	SUB 3, 20
	SLT 100, 90
	SLT 100, 90
	SUB #102, -101
	MOV -17, <-32
	JMN 127, #106
	ADD <127, @100
	ADD <127, @100
	ADD 30, 5
	JMN @12, #200
	SUB 0, 2
	SUB @127, 106
	SUB 12, @10
	SPL 0, #-12
	SPL 0, #-12
	SUB @127, 106
	SUB 12, @10
	SUB 12, @10
	JMN 127, #106
	ADD #110, 9
	MOV -7, <-20
	SUB #102, -101
	SPL <121, 103
	SUB 3, 20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SUB @121, 103
	MOV -1, <-20
	SPL 0, -1
	MOV -1, <-20
	CMP -207, <-120
	DJN -1, @-20
