Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 11:20:30 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             204 |           66 |
| Yes          | No                    | No                     |              72 |           26 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             285 |           89 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------+-------------------------+------------------+----------------+
| Clock Signal |     Enable Signal    |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+--------------+----------------------+-------------------------+------------------+----------------+
|  clk         | fsm8/E[0]            |                         |                3 |              4 |
|  clk         | fsm7/i0_write_en     | fsm7/out_reg[2]_2       |                2 |              4 |
|  clk         | fsm7/fsm7_write_en   |                         |                3 |              4 |
|  clk         |                      |                         |               16 |             23 |
|  clk         | fsm7/fsm1_write_en   | fsm1/out[31]_i_1__6_n_0 |                8 |             30 |
|  clk         | fsm7/fsm4_write_en   | fsm4/out[31]_i_1_n_0    |                8 |             30 |
|  clk         | fsm7/fsm6_write_en   | fsm6/out[31]_i_1__4_n_0 |                8 |             30 |
|  clk         | fsm8/beta0_write_en  | fsm8/done_reg_0         |               16 |             31 |
|  clk         | fsm7/fsm2_write_en   | fsm7/out_reg[2]_3       |               12 |             32 |
|  clk         | fsm1/fsm0_write_en   | fsm0/out[31]_i_1__8_n_0 |                8 |             32 |
|  clk         | fsm8/out_reg[2]_0[0] |                         |               12 |             32 |
|  clk         | fsm7/sum0_write_en   | fsm7/done_reg_4         |               11 |             32 |
|  clk         | fsm6/fsm5_write_en   | fsm5/out[31]_i_1__7_n_0 |                8 |             32 |
|  clk         | fsm4/fsm3_write_en   | fsm3/out[31]_i_1__3_n_0 |                8 |             32 |
|  clk         | fsm3/y_i0_write_en   |                         |                8 |             32 |
|  clk         |                      | multp0/p_0_in           |               15 |             51 |
|  clk         |                      | multp1/p_0_in           |               16 |             51 |
|  clk         |                      | multp3/p_0_in           |               16 |             51 |
|  clk         |                      | multp2/p_0_in           |               19 |             51 |
+--------------+----------------------+-------------------------+------------------+----------------+


