// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition"

// DATE "05/30/2019 03:15:03"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module audio (
	CLOCK_50,
	CLOCK2_50,
	KEY,
	SW,
	FPGA_I2C_SCLK,
	FPGA_I2C_SDAT,
	AUD_XCK,
	AUD_DACLRCK,
	AUD_ADCLRCK,
	AUD_BCLK,
	AUD_ADCDAT,
	AUD_DACDAT);
input 	logic CLOCK_50 ;
input 	logic CLOCK2_50 ;
input 	logic [3:0] KEY ;
input 	logic [9:0] SW ;
output 	logic FPGA_I2C_SCLK ;
inout 	reg FPGA_I2C_SDAT ;
output 	logic AUD_XCK ;
input 	logic AUD_DACLRCK ;
input 	logic AUD_ADCLRCK ;
input 	logic AUD_BCLK ;
input 	logic AUD_ADCDAT ;
output 	logic AUD_DACDAT ;

// Design Ports Information
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FPGA_I2C_SCLK	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AUD_XCK	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AUD_ADCLRCK	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_ADCDAT	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_DACDAT	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// FPGA_I2C_SDAT	=>  Location: PIN_K12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK2_50	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_DACLRCK	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_BCLK	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \AUD_ADCLRCK~input_o ;
wire \AUD_ADCDAT~input_o ;
wire \FPGA_I2C_SDAT~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \cfg|Auto_Initialize|s_i2c_auto_init~5_combout ;
wire \SW[0]~input_o ;
wire \cfg|Auto_Initialize|s_i2c_auto_init~2_q ;
wire \cfg|Auto_Initialize|transfer_data~0_combout ;
wire \cfg|Auto_Initialize|transfer_data~q ;
wire \cfg|num_bits_to_transfer~0_combout ;
wire \cfg|Clock_Generator_400KHz|Add0~37_sumout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout ;
wire \cfg|Auto_Initialize|send_start_bit~0_combout ;
wire \cfg|Auto_Initialize|send_start_bit~q ;
wire \cfg|I2C_Controller|Selector3~1_combout ;
wire \cfg|Clock_Generator_400KHz|Add0~6 ;
wire \cfg|Clock_Generator_400KHz|Add0~1_sumout ;
wire \cfg|Clock_Generator_400KHz|new_clk~q ;
wire \cfg|I2C_Controller|s_i2c_transceiver~7_combout ;
wire \cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout ;
wire \cfg|Clock_Generator_400KHz|middle_of_high_level~1_combout ;
wire \cfg|Clock_Generator_400KHz|middle_of_high_level~q ;
wire \cfg|I2C_Controller|s_i2c_transceiver~6_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver~8_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver~2_q ;
wire \cfg|Clock_Generator_400KHz|clk_counter[7]~0_combout ;
wire \cfg|Clock_Generator_400KHz|Add0~38 ;
wire \cfg|Clock_Generator_400KHz|Add0~33_sumout ;
wire \cfg|Clock_Generator_400KHz|Add0~34 ;
wire \cfg|Clock_Generator_400KHz|Add0~29_sumout ;
wire \cfg|Clock_Generator_400KHz|Add0~30 ;
wire \cfg|Clock_Generator_400KHz|Add0~25_sumout ;
wire \cfg|Clock_Generator_400KHz|Add0~26 ;
wire \cfg|Clock_Generator_400KHz|Add0~21_sumout ;
wire \cfg|Clock_Generator_400KHz|Add0~22 ;
wire \cfg|Clock_Generator_400KHz|Add0~17_sumout ;
wire \cfg|Clock_Generator_400KHz|Add0~18 ;
wire \cfg|Clock_Generator_400KHz|Add0~13_sumout ;
wire \cfg|Clock_Generator_400KHz|Add0~14 ;
wire \cfg|Clock_Generator_400KHz|Add0~9_sumout ;
wire \cfg|Clock_Generator_400KHz|Add0~10 ;
wire \cfg|Clock_Generator_400KHz|Add0~5_sumout ;
wire \cfg|Clock_Generator_400KHz|middle_of_low_level~0_combout ;
wire \cfg|Clock_Generator_400KHz|middle_of_low_level~q ;
wire \cfg|I2C_Controller|always5~0_combout ;
wire \cfg|I2C_Controller|current_bit~3_combout ;
wire \cfg|I2C_Controller|current_bit[1]~1_combout ;
wire \cfg|I2C_Controller|current_bit~2_combout ;
wire \cfg|I2C_Controller|current_bit~0_combout ;
wire \cfg|I2C_Controller|Selector3~0_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver~9_combout ;
wire \cfg|I2C_Controller|Selector2~0_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver~10_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver~3_q ;
wire \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout ;
wire \cfg|Auto_Initialize|rom_address_counter~2_combout ;
wire \cfg|Auto_Initialize|rom_address_counter[4]~0_combout ;
wire \cfg|Auto_Initialize|rom_address_counter~1_combout ;
wire \cfg|Auto_Initialize|Add0~1_combout ;
wire \cfg|Auto_Initialize|Add0~2_combout ;
wire \cfg|Auto_Initialize|Add0~3_combout ;
wire \cfg|Auto_Initialize|Add0~0_combout ;
wire \cfg|Auto_Initialize|Equal0~0_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init~8_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init~4_q ;
wire \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ;
wire \cfg|Auto_Initialize|Ram0~0_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init~6_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init~7_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init~3_q ;
wire \cfg|Auto_Initialize|send_stop_bit~0_combout ;
wire \cfg|Auto_Initialize|send_stop_bit~q ;
wire \cfg|I2C_Controller|always1~0_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver~5_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver~11_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver~4_q ;
wire \cfg|Auto_Initialize|Ram0~15_combout ;
wire \cfg|Auto_Initialize|Ram0~12_combout ;
wire \cfg|Auto_Initialize|Ram0~13_combout ;
wire \cfg|Auto_Initialize|Ram0~14_combout ;
wire \cfg|Auto_Initialize|Ram0~16_combout ;
wire \cfg|Auto_Initialize|data_out~9_combout ;
wire \cfg|Auto_Initialize|data_out[7]~3_combout ;
wire \cfg|data_to_transfer[4]~0_combout ;
wire \cfg|I2C_Controller|current_byte[7]~0_combout ;
wire \cfg|Auto_Initialize|Ram0~22_combout ;
wire \cfg|Auto_Initialize|data_out[6]~0_combout ;
wire \cfg|Auto_Initialize|data_out[6]~1_combout ;
wire \cfg|Auto_Initialize|Ram0~23_combout ;
wire \cfg|Auto_Initialize|Ram0~3_combout ;
wire \cfg|Auto_Initialize|data_out~11_combout ;
wire \cfg|Auto_Initialize|Ram0~8_combout ;
wire \cfg|Auto_Initialize|Ram0~9_combout ;
wire \cfg|Auto_Initialize|Ram0~10_combout ;
wire \cfg|Auto_Initialize|Ram0~7_combout ;
wire \cfg|Auto_Initialize|Ram0~11_combout ;
wire \cfg|Auto_Initialize|data_out~8_combout ;
wire \cfg|I2C_Controller|current_byte[1]~feeder_combout ;
wire \cfg|Auto_Initialize|Ram0~20_combout ;
wire \cfg|Auto_Initialize|Ram0~18_combout ;
wire \cfg|Auto_Initialize|Ram0~19_combout ;
wire \cfg|Auto_Initialize|Ram0~17_combout ;
wire \cfg|Auto_Initialize|Ram0~21_combout ;
wire \cfg|Auto_Initialize|data_out~10_combout ;
wire \cfg|I2C_Controller|Mux0~5_combout ;
wire \cfg|Auto_Initialize|Ram0~24_combout ;
wire \cfg|Auto_Initialize|Ram0~25_combout ;
wire \cfg|Auto_Initialize|Ram0~26_combout ;
wire \cfg|Auto_Initialize|data_out~4_combout ;
wire \cfg|Auto_Initialize|data_out~12_combout ;
wire \cfg|Auto_Initialize|data_out~6_combout ;
wire \cfg|Auto_Initialize|Ram0~6_combout ;
wire \cfg|Auto_Initialize|data_out~7_combout ;
wire \cfg|Auto_Initialize|Ram0~2_combout ;
wire \cfg|Auto_Initialize|Ram0~1_combout ;
wire \cfg|Auto_Initialize|data_out~2_combout ;
wire \cfg|data_to_transfer[5]~feeder_combout ;
wire \cfg|Auto_Initialize|Ram0~5_combout ;
wire \cfg|Auto_Initialize|Ram0~4_combout ;
wire \cfg|Auto_Initialize|data_out~5_combout ;
wire \cfg|data_to_transfer[4]~feeder_combout ;
wire \cfg|I2C_Controller|current_byte[4]~feeder_combout ;
wire \cfg|I2C_Controller|Mux0~0_combout ;
wire \cfg|I2C_Controller|Mux0~4_combout ;
wire \cfg|I2C_Controller|i2c_sdata~1_combout ;
wire \CLOCK2_50~input_o ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|fb_clkin ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN2 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0_outclk ;
wire \AUD_DACLRCK~input_o ;
wire \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ;
wire \codec|DAC_Left_Right_Clock_Edges|last_test_clk~feeder_combout ;
wire \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ;
wire \codec|done_dac_channel_sync~0_combout ;
wire \codec|done_dac_channel_sync~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ;
wire \codec|Audio_Out_Serializer|Add0~30 ;
wire \codec|Audio_Out_Serializer|Add0~26 ;
wire \codec|Audio_Out_Serializer|Add0~22 ;
wire \codec|Audio_Out_Serializer|Add0~18 ;
wire \codec|Audio_Out_Serializer|Add0~2 ;
wire \codec|Audio_Out_Serializer|Add0~6 ;
wire \codec|Audio_Out_Serializer|Add0~9_sumout ;
wire \codec|Audio_Out_Serializer|Add0~5_sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ;
wire \codec|Audio_Out_Serializer|Add0~10 ;
wire \codec|Audio_Out_Serializer|Add0~13_sumout ;
wire \codec|Audio_Out_Serializer|Add0~1_sumout ;
wire \codec|Audio_Out_Serializer|Add0~21_sumout ;
wire \codec|Audio_Out_Serializer|Add0~17_sumout ;
wire \codec|Equal2~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ;
wire \codec|Audio_Out_Serializer|left_channel_was_read~0_combout ;
wire \codec|Audio_Out_Serializer|left_channel_was_read~q ;
wire \codec|Audio_Out_Serializer|read_right_channel~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ;
wire \codec|Audio_Out_Serializer|Add0~25_sumout ;
wire \codec|Audio_Out_Serializer|Add0~29_sumout ;
wire \codec|Equal2~1_combout ;
wire \codec|Audio_Out_Serializer|Add1~6 ;
wire \codec|Audio_Out_Serializer|Add1~9_sumout ;
wire \codec|Audio_Out_Serializer|Add1~10 ;
wire \codec|Audio_Out_Serializer|Add1~14 ;
wire \codec|Audio_Out_Serializer|Add1~18 ;
wire \codec|Audio_Out_Serializer|Add1~1_sumout ;
wire \codec|Audio_Out_Serializer|Add1~13_sumout ;
wire \codec|Audio_Out_Serializer|Add1~17_sumout ;
wire \codec|Audio_Out_Serializer|Add1~2 ;
wire \codec|Audio_Out_Serializer|Add1~21_sumout ;
wire \codec|Audio_Out_Serializer|Add1~5_sumout ;
wire \codec|Equal3~0_combout ;
wire \codec|Audio_Out_Serializer|comb~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ;
wire \codec|Audio_Out_Serializer|Add1~22 ;
wire \codec|Audio_Out_Serializer|Add1~25_sumout ;
wire \codec|Audio_Out_Serializer|Add1~26 ;
wire \codec|Audio_Out_Serializer|Add1~29_sumout ;
wire \codec|Equal3~1_combout ;
wire \codec|Audio_Out_Serializer|comb~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ;
wire \codec|Audio_Out_Serializer|read_left_channel~combout ;
wire \~GND~combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \Add3~1_sumout ;
wire \KEY[0]~input_o ;
wire \cd|divided_clocks[0]~0_combout ;
wire \cd|Add0~33_sumout ;
wire \cd|Add0~34 ;
wire \cd|Add0~29_sumout ;
wire \cd|Add0~30 ;
wire \cd|Add0~25_sumout ;
wire \cd|Add0~26 ;
wire \cd|Add0~21_sumout ;
wire \cd|Add0~22 ;
wire \cd|Add0~17_sumout ;
wire \cd|Add0~18 ;
wire \cd|Add0~13_sumout ;
wire \cd|Add0~14 ;
wire \cd|Add0~9_sumout ;
wire \cd|Add0~10 ;
wire \cd|Add0~5_sumout ;
wire \cd|Add0~6 ;
wire \cd|Add0~1_sumout ;
wire \Add3~2 ;
wire \Add3~5_sumout ;
wire \cycled~0_combout ;
wire \play_counters[0][7]~1_combout ;
wire \play_counters[0][1]~q ;
wire \Add3~6 ;
wire \Add3~9_sumout ;
wire \play_counters[0][2]~q ;
wire \Add3~10 ;
wire \Add3~13_sumout ;
wire \play_counters[0][3]~q ;
wire \Add3~14 ;
wire \Add3~17_sumout ;
wire \play_counters[0][4]~q ;
wire \Add3~18 ;
wire \Add3~21_sumout ;
wire \play_counters[0][5]~q ;
wire \Add3~22 ;
wire \Add3~25_sumout ;
wire \play_counters[0][6]~q ;
wire \Add3~26 ;
wire \Add3~29_sumout ;
wire \play_counters[0][7]~q ;
wire \Add3~30 ;
wire \Add3~33_sumout ;
wire \play_counters[0][8]~q ;
wire \Add3~34 ;
wire \Add3~37_sumout ;
wire \play_counters[0][9]~q ;
wire \Add3~38 ;
wire \Add3~41_sumout ;
wire \play_counters[0][10]~q ;
wire \Add3~42 ;
wire \Add3~45_sumout ;
wire \play_counters[0][11]~q ;
wire \Equal0~1_combout ;
wire \Add3~46 ;
wire \Add3~49_sumout ;
wire \play_counters[0][12]~q ;
wire \Equal0~0_combout ;
wire \done~0_combout ;
wire \play_counters[0][7]~0_combout ;
wire \play_counters[0][0]~q ;
wire \Add6~1_sumout ;
wire \Add6~2 ;
wire \Add6~5_sumout ;
wire \KEY[3]~input_o ;
wire \cycled~3_combout ;
wire \play_counters[3][1]~7_combout ;
wire \play_counters[3][1]~q ;
wire \Add6~6 ;
wire \Add6~9_sumout ;
wire \play_counters[3][2]~q ;
wire \Add6~10 ;
wire \Add6~13_sumout ;
wire \play_counters[3][3]~q ;
wire \Add6~14 ;
wire \Add6~17_sumout ;
wire \play_counters[3][4]~q ;
wire \Add6~18 ;
wire \Add6~21_sumout ;
wire \play_counters[3][5]~q ;
wire \Add6~22 ;
wire \Add6~25_sumout ;
wire \play_counters[3][6]~q ;
wire \Add6~26 ;
wire \Add6~29_sumout ;
wire \play_counters[3][7]~q ;
wire \Add6~30 ;
wire \Add6~33_sumout ;
wire \play_counters[3][8]~q ;
wire \Add6~34 ;
wire \Add6~37_sumout ;
wire \play_counters[3][9]~q ;
wire \Add6~38 ;
wire \Add6~41_sumout ;
wire \play_counters[3][10]~q ;
wire \Add6~42 ;
wire \Add6~45_sumout ;
wire \play_counters[3][11]~q ;
wire \Add6~46 ;
wire \Add6~49_sumout ;
wire \play_counters[3][12]~q ;
wire \Equal3~0_combout ;
wire \Equal3~1_combout ;
wire \done~3_combout ;
wire \play_counters[3][1]~6_combout ;
wire \play_counters[3][0]~q ;
wire \Add5~1_sumout ;
wire \Add5~2 ;
wire \Add5~5_sumout ;
wire \KEY[2]~input_o ;
wire \cycled~2_combout ;
wire \play_counters[2][7]~5_combout ;
wire \play_counters[2][1]~q ;
wire \Add5~6 ;
wire \Add5~9_sumout ;
wire \play_counters[2][2]~q ;
wire \Add5~10 ;
wire \Add5~13_sumout ;
wire \play_counters[2][3]~q ;
wire \Add5~14 ;
wire \Add5~17_sumout ;
wire \play_counters[2][4]~q ;
wire \Add5~18 ;
wire \Add5~21_sumout ;
wire \play_counters[2][5]~q ;
wire \Add5~22 ;
wire \Add5~25_sumout ;
wire \play_counters[2][6]~q ;
wire \Add5~26 ;
wire \Add5~29_sumout ;
wire \play_counters[2][7]~q ;
wire \Add5~30 ;
wire \Add5~33_sumout ;
wire \play_counters[2][8]~q ;
wire \Add5~34 ;
wire \Add5~37_sumout ;
wire \play_counters[2][9]~q ;
wire \Equal2~1_combout ;
wire \Add5~38 ;
wire \Add5~41_sumout ;
wire \play_counters[2][10]~q ;
wire \Add5~42 ;
wire \Add5~45_sumout ;
wire \play_counters[2][11]~q ;
wire \Add5~46 ;
wire \Add5~49_sumout ;
wire \play_counters[2][12]~q ;
wire \Equal2~0_combout ;
wire \done~2_combout ;
wire \play_counters[2][7]~4_combout ;
wire \play_counters[2][0]~q ;
wire \Add4~1_sumout ;
wire \KEY[1]~input_o ;
wire \Add4~2 ;
wire \Add4~5_sumout ;
wire \play_counters[1][6]~3_combout ;
wire \play_counters[1][1]~q ;
wire \Add4~6 ;
wire \Add4~9_sumout ;
wire \play_counters[1][2]~q ;
wire \Add4~10 ;
wire \Add4~13_sumout ;
wire \play_counters[1][3]~q ;
wire \Add4~14 ;
wire \Add4~17_sumout ;
wire \play_counters[1][4]~q ;
wire \Add4~18 ;
wire \Add4~21_sumout ;
wire \play_counters[1][5]~q ;
wire \Add4~22 ;
wire \Add4~25_sumout ;
wire \play_counters[1][6]~q ;
wire \Add4~26 ;
wire \Add4~29_sumout ;
wire \play_counters[1][7]~q ;
wire \Add4~30 ;
wire \Add4~33_sumout ;
wire \play_counters[1][8]~q ;
wire \Add4~34 ;
wire \Add4~37_sumout ;
wire \play_counters[1][9]~q ;
wire \Add4~38 ;
wire \Add4~41_sumout ;
wire \play_counters[1][10]~q ;
wire \Add4~42 ;
wire \Add4~45_sumout ;
wire \play_counters[1][11]~q ;
wire \Add4~46 ;
wire \Add4~49_sumout ;
wire \play_counters[1][12]~q ;
wire \Equal1~1_combout ;
wire \Equal1~0_combout ;
wire \done~1_combout ;
wire \cycled~1_combout ;
wire \play_counters[1][6]~2_combout ;
wire \play_counters[1][0]~q ;
wire \Add0~69_sumout ;
wire \Add1~69_sumout ;
wire \Add0~70 ;
wire \Add0~71 ;
wire \Add0~65_sumout ;
wire \Add1~70 ;
wire \Add1~65_sumout ;
wire \Add0~66 ;
wire \Add0~67 ;
wire \Add0~61_sumout ;
wire \Add1~66 ;
wire \Add1~61_sumout ;
wire \Add0~62 ;
wire \Add0~63 ;
wire \Add0~57_sumout ;
wire \Add1~62 ;
wire \Add1~57_sumout ;
wire \Add0~58 ;
wire \Add0~59 ;
wire \Add0~53_sumout ;
wire \Add1~58 ;
wire \Add1~53_sumout ;
wire \Add0~54 ;
wire \Add0~55 ;
wire \Add0~49_sumout ;
wire \Add1~54 ;
wire \Add1~49_sumout ;
wire \Add0~50 ;
wire \Add0~51 ;
wire \Add0~45_sumout ;
wire \Add1~50 ;
wire \Add1~45_sumout ;
wire \Add0~46 ;
wire \Add0~47 ;
wire \Add0~41_sumout ;
wire \Add1~46 ;
wire \Add1~41_sumout ;
wire \Add0~42 ;
wire \Add0~43 ;
wire \Add0~37_sumout ;
wire \Add1~42 ;
wire \Add1~37_sumout ;
wire \Add0~38 ;
wire \Add0~39 ;
wire \Add0~33_sumout ;
wire \Add1~38 ;
wire \Add1~33_sumout ;
wire \Add0~34 ;
wire \Add0~35 ;
wire \Add0~29_sumout ;
wire \Add1~34 ;
wire \Add1~29_sumout ;
wire \Add0~30 ;
wire \Add0~31 ;
wire \Add0~25_sumout ;
wire \Add1~30 ;
wire \Add1~25_sumout ;
wire \Add0~26 ;
wire \Add0~27 ;
wire \Add0~21_sumout ;
wire \Add1~26 ;
wire \Add1~21_sumout ;
wire \Add0~22 ;
wire \Add0~23 ;
wire \Add0~17_sumout ;
wire \Add1~22 ;
wire \Add1~17_sumout ;
wire \Add0~18 ;
wire \Add0~19 ;
wire \Add0~13_sumout ;
wire \Add1~18 ;
wire \Add1~13_sumout ;
wire \Add0~14 ;
wire \Add0~15 ;
wire \Add0~9_sumout ;
wire \Add1~14 ;
wire \Add1~9_sumout ;
wire \Add0~10 ;
wire \Add0~11 ;
wire \Add0~5_sumout ;
wire \Add1~10 ;
wire \Add1~5_sumout ;
wire \Add0~6 ;
wire \Add0~7 ;
wire \Add0~1_sumout ;
wire \Add1~6 ;
wire \Add1~1_sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \codec|Audio_Out_Serializer|read_left_channel~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \AUD_BCLK~input_o ;
wire \codec|Bit_Clock_Edges|cur_test_clk~q ;
wire \codec|Bit_Clock_Edges|last_test_clk~q ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~26_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~25_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~24_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg[2]~1_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg[2]~2_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~23_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~22_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~21_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~20_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~19_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~18_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~17_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~16_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~15_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~14_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~13_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~12_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~11_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~10_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~9_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~8_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~7_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~6_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~5_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~4_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~3_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~0_combout ;
wire \codec|Audio_Out_Serializer|serial_audio_out_data~feeder_combout ;
wire \codec|Audio_Out_Serializer|serial_audio_out_data~q ;
wire [10:1] \cfg|Clock_Generator_400KHz|clk_counter ;
wire [24:1] \codec|Audio_Out_Serializer|data_out_shift_reg ;
wire [5:0] \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [2:0] \cfg|I2C_Controller|current_bit ;
wire [7:0] \codec|Audio_Out_Serializer|left_channel_fifo_write_space ;
wire [7:0] \codec|Audio_Out_Serializer|right_channel_fifo_write_space ;
wire [6:0] \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [5:0] \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [6:0] \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [7:0] \cfg|I2C_Controller|current_byte ;
wire [2:0] \cfg|num_bits_to_transfer ;
wire [6:0] \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [6:0] \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [7:0] \cfg|data_to_transfer ;
wire [5:0] \cfg|Auto_Initialize|rom_address_counter ;
wire [15:0] \perc|altsyncram_component|auto_generated|q_a ;
wire [15:0] \hihat|altsyncram_component|auto_generated|q_a ;
wire [15:0] \snare|altsyncram_component|auto_generated|q_a ;
wire [15:0] \kick|altsyncram_component|auto_generated|q_a ;
wire [7:0] \cfg|Auto_Initialize|data_out ;
wire [23:0] \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b ;
wire [5:0] \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk ;
wire [23:0] \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b ;
wire [6:0] \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa ;
wire [6:0] \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa ;
wire [3:0] cycled;
wire [3:0] done;
wire [31:0] \cd|divided_clocks ;

wire [0:0] \perc|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \hihat|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \snare|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \kick|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \perc|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \hihat|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \snare|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \kick|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \perc|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \hihat|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \snare|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \kick|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \perc|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \hihat|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \snare|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \kick|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \perc|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \hihat|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \snare|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \kick|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \perc|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \hihat|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \snare|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \kick|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \perc|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \hihat|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \snare|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \kick|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \perc|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \hihat|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \snare|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \kick|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \perc|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \hihat|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \snare|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \kick|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \perc|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \hihat|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \snare|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \kick|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \perc|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \hihat|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \snare|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \kick|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \perc|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \hihat|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \snare|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \kick|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \perc|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \hihat|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \snare|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \kick|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \perc|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \hihat|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \snare|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \kick|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \perc|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [39:0] \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \hihat|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \snare|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \kick|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \perc|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \hihat|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \snare|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \kick|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [7:0] \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \perc|altsyncram_component|auto_generated|q_a [15] = \perc|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \hihat|altsyncram_component|auto_generated|q_a [15] = \hihat|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \snare|altsyncram_component|auto_generated|q_a [15] = \snare|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \kick|altsyncram_component|auto_generated|q_a [15] = \kick|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \perc|altsyncram_component|auto_generated|q_a [14] = \perc|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \hihat|altsyncram_component|auto_generated|q_a [14] = \hihat|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \snare|altsyncram_component|auto_generated|q_a [14] = \snare|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \kick|altsyncram_component|auto_generated|q_a [14] = \kick|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \perc|altsyncram_component|auto_generated|q_a [13] = \perc|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \hihat|altsyncram_component|auto_generated|q_a [13] = \hihat|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \snare|altsyncram_component|auto_generated|q_a [13] = \snare|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \kick|altsyncram_component|auto_generated|q_a [13] = \kick|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \perc|altsyncram_component|auto_generated|q_a [12] = \perc|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \hihat|altsyncram_component|auto_generated|q_a [12] = \hihat|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \snare|altsyncram_component|auto_generated|q_a [12] = \snare|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \kick|altsyncram_component|auto_generated|q_a [12] = \kick|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \perc|altsyncram_component|auto_generated|q_a [11] = \perc|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \hihat|altsyncram_component|auto_generated|q_a [11] = \hihat|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \snare|altsyncram_component|auto_generated|q_a [11] = \snare|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \kick|altsyncram_component|auto_generated|q_a [11] = \kick|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \perc|altsyncram_component|auto_generated|q_a [10] = \perc|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \hihat|altsyncram_component|auto_generated|q_a [10] = \hihat|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \snare|altsyncram_component|auto_generated|q_a [10] = \snare|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \kick|altsyncram_component|auto_generated|q_a [10] = \kick|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \perc|altsyncram_component|auto_generated|q_a [9] = \perc|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \hihat|altsyncram_component|auto_generated|q_a [9] = \hihat|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \snare|altsyncram_component|auto_generated|q_a [9] = \snare|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \kick|altsyncram_component|auto_generated|q_a [9] = \kick|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \perc|altsyncram_component|auto_generated|q_a [8] = \perc|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \hihat|altsyncram_component|auto_generated|q_a [8] = \hihat|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \snare|altsyncram_component|auto_generated|q_a [8] = \snare|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \kick|altsyncram_component|auto_generated|q_a [8] = \kick|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \perc|altsyncram_component|auto_generated|q_a [7] = \perc|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \hihat|altsyncram_component|auto_generated|q_a [7] = \hihat|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \snare|altsyncram_component|auto_generated|q_a [7] = \snare|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \kick|altsyncram_component|auto_generated|q_a [7] = \kick|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \perc|altsyncram_component|auto_generated|q_a [6] = \perc|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \hihat|altsyncram_component|auto_generated|q_a [6] = \hihat|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \snare|altsyncram_component|auto_generated|q_a [6] = \snare|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \kick|altsyncram_component|auto_generated|q_a [6] = \kick|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \perc|altsyncram_component|auto_generated|q_a [5] = \perc|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \hihat|altsyncram_component|auto_generated|q_a [5] = \hihat|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \snare|altsyncram_component|auto_generated|q_a [5] = \snare|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \kick|altsyncram_component|auto_generated|q_a [5] = \kick|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \perc|altsyncram_component|auto_generated|q_a [4] = \perc|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \hihat|altsyncram_component|auto_generated|q_a [4] = \hihat|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \snare|altsyncram_component|auto_generated|q_a [4] = \snare|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \kick|altsyncram_component|auto_generated|q_a [4] = \kick|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \perc|altsyncram_component|auto_generated|q_a [3] = \perc|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \hihat|altsyncram_component|auto_generated|q_a [3] = \hihat|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \snare|altsyncram_component|auto_generated|q_a [3] = \snare|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \kick|altsyncram_component|auto_generated|q_a [3] = \kick|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \perc|altsyncram_component|auto_generated|q_a [2] = \perc|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \hihat|altsyncram_component|auto_generated|q_a [2] = \hihat|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \snare|altsyncram_component|auto_generated|q_a [2] = \snare|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \kick|altsyncram_component|auto_generated|q_a [2] = \kick|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \perc|altsyncram_component|auto_generated|q_a [1] = \perc|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [15];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [16];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [17];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [18];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [19];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [20];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [21];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [22];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [23];

assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [15];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [16];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [17];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [18];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [19];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [20];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [21];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [22];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [23];

assign \hihat|altsyncram_component|auto_generated|q_a [1] = \hihat|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \snare|altsyncram_component|auto_generated|q_a [1] = \snare|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \kick|altsyncram_component|auto_generated|q_a [1] = \kick|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \perc|altsyncram_component|auto_generated|q_a [0] = \perc|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \hihat|altsyncram_component|auto_generated|q_a [0] = \hihat|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \snare|altsyncram_component|auto_generated|q_a [0] = \snare|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \kick|altsyncram_component|auto_generated|q_a [0] = \kick|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN2  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [2];

// Location: IOOBUF_X12_Y81_N19
cyclonev_io_obuf \FPGA_I2C_SCLK~output (
	.i(\cfg|Clock_Generator_400KHz|new_clk~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SCLK),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SCLK~output .bus_hold = "false";
defparam \FPGA_I2C_SCLK~output .open_drain_output = "false";
defparam \FPGA_I2C_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N76
cyclonev_io_obuf \AUD_XCK~output (
	.i(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_XCK),
	.obar());
// synopsys translate_off
defparam \AUD_XCK~output .bus_hold = "false";
defparam \AUD_XCK~output .open_drain_output = "false";
defparam \AUD_XCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N2
cyclonev_io_obuf \AUD_DACDAT~output (
	.i(\codec|Audio_Out_Serializer|serial_audio_out_data~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACDAT),
	.obar());
// synopsys translate_off
defparam \AUD_DACDAT~output .bus_hold = "false";
defparam \AUD_DACDAT~output .open_drain_output = "false";
defparam \AUD_DACDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N2
cyclonev_io_obuf \FPGA_I2C_SDAT~output (
	.i(\cfg|I2C_Controller|Mux0~4_combout ),
	.oe(\cfg|I2C_Controller|i2c_sdata~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SDAT),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SDAT~output .bus_hold = "false";
defparam \FPGA_I2C_SDAT~output .open_drain_output = "false";
defparam \FPGA_I2C_SDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N6
cyclonev_lcell_comb \cfg|Auto_Initialize|s_i2c_auto_init~5 (
// Equation(s):
// \cfg|Auto_Initialize|s_i2c_auto_init~5_combout  = ( \cfg|Auto_Initialize|transfer_data~q  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init~3_q  & ((!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout ) # 
// ((!\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & !\cfg|Auto_Initialize|s_i2c_auto_init~2_q )))) # (\cfg|Auto_Initialize|s_i2c_auto_init~3_q  & (!\cfg|Auto_Initialize|s_i2c_auto_init~2_q  $ 
// (((!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout ) # (\cfg|Auto_Initialize|s_i2c_auto_init~4_q ))))) ) ) # ( !\cfg|Auto_Initialize|transfer_data~q  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init~3_q  & 
// ((!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ) # ((!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout )))) # (\cfg|Auto_Initialize|s_i2c_auto_init~3_q  & (((\cfg|Auto_Initialize|s_i2c_auto_init~2_q )))) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.datac(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout ),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|transfer_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|s_i2c_auto_init~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init~5 .extended_lut = "off";
defparam \cfg|Auto_Initialize|s_i2c_auto_init~5 .lut_mask = 64'hC8FBC8FBCAF1CAF1;
defparam \cfg|Auto_Initialize|s_i2c_auto_init~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y21_N8
dffeas \cfg|Auto_Initialize|s_i2c_auto_init~2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|s_i2c_auto_init~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init~2 .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|s_i2c_auto_init~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y21_N51
cyclonev_lcell_comb \cfg|Auto_Initialize|transfer_data~0 (
// Equation(s):
// \cfg|Auto_Initialize|transfer_data~0_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout  & \cfg|Auto_Initialize|transfer_data~q ) ) ) # ( 
// !\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout  & (((\cfg|Auto_Initialize|transfer_data~q ) # (\cfg|Auto_Initialize|s_i2c_auto_init~2_q )) # (\cfg|Auto_Initialize|s_i2c_auto_init~3_q 
// ))) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datac(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout ),
	.datad(!\cfg|Auto_Initialize|transfer_data~q ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|transfer_data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|transfer_data~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|transfer_data~0 .lut_mask = 64'h70F070F000F000F0;
defparam \cfg|Auto_Initialize|transfer_data~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y21_N53
dffeas \cfg|Auto_Initialize|transfer_data (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|transfer_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|transfer_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|transfer_data .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|transfer_data .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N24
cyclonev_lcell_comb \cfg|num_bits_to_transfer~0 (
// Equation(s):
// \cfg|num_bits_to_transfer~0_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init~3_q  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ) # ((!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ) # (\cfg|num_bits_to_transfer [0])) ) ) # ( 
// !\cfg|Auto_Initialize|s_i2c_auto_init~3_q  )

	.dataa(gnd),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datad(!\cfg|num_bits_to_transfer [0]),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|num_bits_to_transfer~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|num_bits_to_transfer~0 .extended_lut = "off";
defparam \cfg|num_bits_to_transfer~0 .lut_mask = 64'hFFFFFFFFFCFFFCFF;
defparam \cfg|num_bits_to_transfer~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y21_N26
dffeas \cfg|num_bits_to_transfer[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|num_bits_to_transfer~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|num_bits_to_transfer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|num_bits_to_transfer[0] .is_wysiwyg = "true";
defparam \cfg|num_bits_to_transfer[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N30
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~37 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~37_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [1] ) + ( VCC ) + ( !VCC ))
// \cfg|Clock_Generator_400KHz|Add0~38  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~37_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~37 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N3
cyclonev_lcell_comb \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0 (
// Equation(s):
// \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & !\cfg|Auto_Initialize|s_i2c_auto_init~3_q ) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datab(gnd),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0 .lut_mask = 64'h00000000A0A0A0A0;
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N30
cyclonev_lcell_comb \cfg|Auto_Initialize|send_start_bit~0 (
// Equation(s):
// \cfg|Auto_Initialize|send_start_bit~0_combout  = ( \cfg|Auto_Initialize|send_start_bit~q  & ( !\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout  ) ) # ( !\cfg|Auto_Initialize|send_start_bit~q  & ( 
// !\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout  & ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout ),
	.datad(gnd),
	.datae(!\cfg|Auto_Initialize|send_start_bit~q ),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|send_start_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|send_start_bit~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|send_start_bit~0 .lut_mask = 64'h0F0FFFFF00000000;
defparam \cfg|Auto_Initialize|send_start_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y21_N32
dffeas \cfg|Auto_Initialize|send_start_bit (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|send_start_bit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|send_start_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|send_start_bit .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|send_start_bit .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y21_N6
cyclonev_lcell_comb \cfg|I2C_Controller|Selector3~1 (
// Equation(s):
// \cfg|I2C_Controller|Selector3~1_combout  = ( !\cfg|I2C_Controller|s_i2c_transceiver~4_q  & ( !\cfg|I2C_Controller|s_i2c_transceiver~2_q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver~3_q  & (!\cfg|Auto_Initialize|send_stop_bit~q  & 
// ((!\cfg|Auto_Initialize|send_start_bit~q )))) # (\cfg|I2C_Controller|s_i2c_transceiver~3_q  & (((\cfg|Clock_Generator_400KHz|middle_of_low_level~q )))) ) ) )

	.dataa(!\cfg|Auto_Initialize|send_stop_bit~q ),
	.datab(!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datac(!\cfg|Auto_Initialize|send_start_bit~q ),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datae(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Selector3~1 .extended_lut = "off";
defparam \cfg|I2C_Controller|Selector3~1 .lut_mask = 64'hA033000000000000;
defparam \cfg|I2C_Controller|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N54
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~5 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~5_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [9] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~10  ))
// \cfg|Clock_Generator_400KHz|Add0~6  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [9] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~5_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~5 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N57
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~1 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~1_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [10] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~1 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N59
dffeas \cfg|Clock_Generator_400KHz|clk_counter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[10] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y21_N2
dffeas \cfg|Clock_Generator_400KHz|new_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|Clock_Generator_400KHz|clk_counter [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|new_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|new_clk .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|new_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y21_N3
cyclonev_lcell_comb \cfg|I2C_Controller|s_i2c_transceiver~7 (
// Equation(s):
// \cfg|I2C_Controller|s_i2c_transceiver~7_combout  = ( !\cfg|Clock_Generator_400KHz|new_clk~q  & ( \cfg|Auto_Initialize|send_start_bit~q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver~4_q  & (!\cfg|I2C_Controller|s_i2c_transceiver~2_q  & 
// !\cfg|I2C_Controller|s_i2c_transceiver~3_q )) ) ) ) # ( \cfg|Clock_Generator_400KHz|new_clk~q  & ( !\cfg|Auto_Initialize|send_start_bit~q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver~4_q  & (!\cfg|I2C_Controller|s_i2c_transceiver~2_q  & 
// (!\cfg|I2C_Controller|s_i2c_transceiver~3_q  & \cfg|Auto_Initialize|send_stop_bit~q ))) ) ) ) # ( !\cfg|Clock_Generator_400KHz|new_clk~q  & ( !\cfg|Auto_Initialize|send_start_bit~q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver~4_q  & 
// (!\cfg|I2C_Controller|s_i2c_transceiver~2_q  & (!\cfg|I2C_Controller|s_i2c_transceiver~3_q  & \cfg|Auto_Initialize|send_stop_bit~q ))) ) ) )

	.dataa(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.datab(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datac(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datad(!\cfg|Auto_Initialize|send_stop_bit~q ),
	.datae(!\cfg|Clock_Generator_400KHz|new_clk~q ),
	.dataf(!\cfg|Auto_Initialize|send_start_bit~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|s_i2c_transceiver~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver~7 .extended_lut = "off";
defparam \cfg|I2C_Controller|s_i2c_transceiver~7 .lut_mask = 64'h0080008080800000;
defparam \cfg|I2C_Controller|s_i2c_transceiver~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N12
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|middle_of_high_level~0 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout  = ( \cfg|Clock_Generator_400KHz|clk_counter [3] & ( \cfg|Clock_Generator_400KHz|clk_counter [7] & ( (\cfg|Clock_Generator_400KHz|clk_counter [2] & (\cfg|Clock_Generator_400KHz|clk_counter [4] & 
// \cfg|Clock_Generator_400KHz|clk_counter [1])) ) ) )

	.dataa(!\cfg|Clock_Generator_400KHz|clk_counter [2]),
	.datab(!\cfg|Clock_Generator_400KHz|clk_counter [4]),
	.datac(!\cfg|Clock_Generator_400KHz|clk_counter [1]),
	.datad(gnd),
	.datae(!\cfg|Clock_Generator_400KHz|clk_counter [3]),
	.dataf(!\cfg|Clock_Generator_400KHz|clk_counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level~0 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level~0 .lut_mask = 64'h0000000000000101;
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N6
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|middle_of_high_level~1 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|middle_of_high_level~1_combout  = ( \cfg|Clock_Generator_400KHz|clk_counter [10] & ( \cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout  & ( (!\cfg|Clock_Generator_400KHz|clk_counter [9] & 
// (\cfg|Clock_Generator_400KHz|clk_counter [6] & (\cfg|Clock_Generator_400KHz|clk_counter [8] & \cfg|Clock_Generator_400KHz|clk_counter [5]))) ) ) )

	.dataa(!\cfg|Clock_Generator_400KHz|clk_counter [9]),
	.datab(!\cfg|Clock_Generator_400KHz|clk_counter [6]),
	.datac(!\cfg|Clock_Generator_400KHz|clk_counter [8]),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [5]),
	.datae(!\cfg|Clock_Generator_400KHz|clk_counter [10]),
	.dataf(!\cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Clock_Generator_400KHz|middle_of_high_level~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level~1 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level~1 .lut_mask = 64'h0000000000000002;
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N8
dffeas \cfg|Clock_Generator_400KHz|middle_of_high_level (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|middle_of_high_level~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|middle_of_high_level~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y21_N15
cyclonev_lcell_comb \cfg|I2C_Controller|s_i2c_transceiver~6 (
// Equation(s):
// \cfg|I2C_Controller|s_i2c_transceiver~6_combout  = (!\cfg|Clock_Generator_400KHz|middle_of_high_level~q  & (\cfg|I2C_Controller|s_i2c_transceiver~2_q  & ((!\cfg|I2C_Controller|s_i2c_transceiver~3_q ) # (\cfg|I2C_Controller|s_i2c_transceiver~4_q ))))

	.dataa(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.datab(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datac(!\cfg|Clock_Generator_400KHz|middle_of_high_level~q ),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|s_i2c_transceiver~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver~6 .extended_lut = "off";
defparam \cfg|I2C_Controller|s_i2c_transceiver~6 .lut_mask = 64'h00D000D000D000D0;
defparam \cfg|I2C_Controller|s_i2c_transceiver~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y21_N45
cyclonev_lcell_comb \cfg|I2C_Controller|s_i2c_transceiver~8 (
// Equation(s):
// \cfg|I2C_Controller|s_i2c_transceiver~8_combout  = ( \cfg|I2C_Controller|s_i2c_transceiver~6_combout  ) # ( !\cfg|I2C_Controller|s_i2c_transceiver~6_combout  & ( (((\cfg|Auto_Initialize|transfer_data~q  & \cfg|I2C_Controller|Selector3~1_combout )) # 
// (\cfg|I2C_Controller|s_i2c_transceiver~7_combout )) # (\cfg|I2C_Controller|Selector3~0_combout ) ) )

	.dataa(!\cfg|Auto_Initialize|transfer_data~q ),
	.datab(!\cfg|I2C_Controller|Selector3~0_combout ),
	.datac(!\cfg|I2C_Controller|Selector3~1_combout ),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver~7_combout ),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|s_i2c_transceiver~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver~8 .extended_lut = "off";
defparam \cfg|I2C_Controller|s_i2c_transceiver~8 .lut_mask = 64'h37FF37FFFFFFFFFF;
defparam \cfg|I2C_Controller|s_i2c_transceiver~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y21_N47
dffeas \cfg|I2C_Controller|s_i2c_transceiver~2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|I2C_Controller|s_i2c_transceiver~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver~2 .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|s_i2c_transceiver~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N21
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|clk_counter[7]~0 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|clk_counter[7]~0_combout  = ( \SW[0]~input_o  & ( \cfg|I2C_Controller|s_i2c_transceiver~4_q  ) ) # ( !\SW[0]~input_o  & ( \cfg|I2C_Controller|s_i2c_transceiver~4_q  & ( !\cfg|I2C_Controller|s_i2c_transceiver~3_q  ) ) ) # ( 
// \SW[0]~input_o  & ( !\cfg|I2C_Controller|s_i2c_transceiver~4_q  ) ) # ( !\SW[0]~input_o  & ( !\cfg|I2C_Controller|s_i2c_transceiver~4_q  & ( (\cfg|I2C_Controller|s_i2c_transceiver~3_q ) # (\cfg|I2C_Controller|s_i2c_transceiver~2_q ) ) ) )

	.dataa(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datab(gnd),
	.datac(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datad(gnd),
	.datae(!\SW[0]~input_o ),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Clock_Generator_400KHz|clk_counter[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[7]~0 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|clk_counter[7]~0 .lut_mask = 64'h5F5FFFFFF0F0FFFF;
defparam \cfg|Clock_Generator_400KHz|clk_counter[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N31
dffeas \cfg|Clock_Generator_400KHz|clk_counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[1] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N33
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~33 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~33_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [2] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~38  ))
// \cfg|Clock_Generator_400KHz|Add0~34  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [2] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~33_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~33 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N35
dffeas \cfg|Clock_Generator_400KHz|clk_counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[2] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N36
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~29 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~29_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [3] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~34  ))
// \cfg|Clock_Generator_400KHz|Add0~30  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [3] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~29_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~29 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N38
dffeas \cfg|Clock_Generator_400KHz|clk_counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[3] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N39
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~25 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~25_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [4] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~30  ))
// \cfg|Clock_Generator_400KHz|Add0~26  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [4] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~25_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~25 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N41
dffeas \cfg|Clock_Generator_400KHz|clk_counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[4] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N42
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~21 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~21_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [5] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~26  ))
// \cfg|Clock_Generator_400KHz|Add0~22  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [5] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~21_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~21 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N44
dffeas \cfg|Clock_Generator_400KHz|clk_counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[5] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N45
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~17 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~17_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [6] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~22  ))
// \cfg|Clock_Generator_400KHz|Add0~18  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [6] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~17_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~17 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N47
dffeas \cfg|Clock_Generator_400KHz|clk_counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[6] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N48
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~13 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~13_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [7] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~18  ))
// \cfg|Clock_Generator_400KHz|Add0~14  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [7] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~13_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~13 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N50
dffeas \cfg|Clock_Generator_400KHz|clk_counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[7] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N51
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~9 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~9_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [8] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~14  ))
// \cfg|Clock_Generator_400KHz|Add0~10  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [8] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~9_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~9 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N53
dffeas \cfg|Clock_Generator_400KHz|clk_counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[8] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N56
dffeas \cfg|Clock_Generator_400KHz|clk_counter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[9] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N0
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|middle_of_low_level~0 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|middle_of_low_level~0_combout  = ( !\cfg|Clock_Generator_400KHz|clk_counter [10] & ( \cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout  & ( (!\cfg|Clock_Generator_400KHz|clk_counter [9] & 
// (\cfg|Clock_Generator_400KHz|clk_counter [6] & (\cfg|Clock_Generator_400KHz|clk_counter [8] & \cfg|Clock_Generator_400KHz|clk_counter [5]))) ) ) )

	.dataa(!\cfg|Clock_Generator_400KHz|clk_counter [9]),
	.datab(!\cfg|Clock_Generator_400KHz|clk_counter [6]),
	.datac(!\cfg|Clock_Generator_400KHz|clk_counter [8]),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [5]),
	.datae(!\cfg|Clock_Generator_400KHz|clk_counter [10]),
	.dataf(!\cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Clock_Generator_400KHz|middle_of_low_level~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|middle_of_low_level~0 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|middle_of_low_level~0 .lut_mask = 64'h0000000000020000;
defparam \cfg|Clock_Generator_400KHz|middle_of_low_level~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N2
dffeas \cfg|Clock_Generator_400KHz|middle_of_low_level (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|middle_of_low_level~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|middle_of_low_level .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|middle_of_low_level .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N24
cyclonev_lcell_comb \cfg|I2C_Controller|always5~0 (
// Equation(s):
// \cfg|I2C_Controller|always5~0_combout  = ( \cfg|Clock_Generator_400KHz|middle_of_low_level~q  & ( \cfg|I2C_Controller|s_i2c_transceiver~2_q  & ( \cfg|I2C_Controller|s_i2c_transceiver~3_q  ) ) )

	.dataa(gnd),
	.datab(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|always5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|always5~0 .extended_lut = "off";
defparam \cfg|I2C_Controller|always5~0 .lut_mask = 64'h0000000000003333;
defparam \cfg|I2C_Controller|always5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N42
cyclonev_lcell_comb \cfg|I2C_Controller|current_bit~3 (
// Equation(s):
// \cfg|I2C_Controller|current_bit~3_combout  = ( !\cfg|I2C_Controller|current_bit [0] & ( \cfg|I2C_Controller|always5~0_combout  ) ) # ( \cfg|I2C_Controller|current_bit [0] & ( !\cfg|I2C_Controller|always5~0_combout  & ( \cfg|num_bits_to_transfer [0] ) ) ) 
// # ( !\cfg|I2C_Controller|current_bit [0] & ( !\cfg|I2C_Controller|always5~0_combout  & ( \cfg|num_bits_to_transfer [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cfg|num_bits_to_transfer [0]),
	.datad(gnd),
	.datae(!\cfg|I2C_Controller|current_bit [0]),
	.dataf(!\cfg|I2C_Controller|always5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|current_bit~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit~3 .extended_lut = "off";
defparam \cfg|I2C_Controller|current_bit~3 .lut_mask = 64'h0F0F0F0FFFFF0000;
defparam \cfg|I2C_Controller|current_bit~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N0
cyclonev_lcell_comb \cfg|I2C_Controller|current_bit[1]~1 (
// Equation(s):
// \cfg|I2C_Controller|current_bit[1]~1_combout  = ( \SW[0]~input_o  & ( \cfg|I2C_Controller|s_i2c_transceiver~2_q  ) ) # ( !\SW[0]~input_o  & ( \cfg|I2C_Controller|s_i2c_transceiver~2_q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver~3_q ) # 
// (\cfg|Clock_Generator_400KHz|middle_of_low_level~q ) ) ) ) # ( \SW[0]~input_o  & ( !\cfg|I2C_Controller|s_i2c_transceiver~2_q  ) ) # ( !\SW[0]~input_o  & ( !\cfg|I2C_Controller|s_i2c_transceiver~2_q  ) )

	.dataa(gnd),
	.datab(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datac(!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datad(gnd),
	.datae(!\SW[0]~input_o ),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|current_bit[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit[1]~1 .extended_lut = "off";
defparam \cfg|I2C_Controller|current_bit[1]~1 .lut_mask = 64'hFFFFFFFFCFCFFFFF;
defparam \cfg|I2C_Controller|current_bit[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y20_N44
dffeas \cfg|I2C_Controller|current_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|I2C_Controller|current_bit~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|I2C_Controller|current_bit[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit[0] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N39
cyclonev_lcell_comb \cfg|I2C_Controller|current_bit~2 (
// Equation(s):
// \cfg|I2C_Controller|current_bit~2_combout  = ( \cfg|I2C_Controller|current_bit [1] & ( \cfg|I2C_Controller|always5~0_combout  & ( \cfg|I2C_Controller|current_bit [0] ) ) ) # ( !\cfg|I2C_Controller|current_bit [1] & ( \cfg|I2C_Controller|always5~0_combout  
// & ( !\cfg|I2C_Controller|current_bit [0] ) ) ) # ( \cfg|I2C_Controller|current_bit [1] & ( !\cfg|I2C_Controller|always5~0_combout  & ( \cfg|num_bits_to_transfer [0] ) ) ) # ( !\cfg|I2C_Controller|current_bit [1] & ( !\cfg|I2C_Controller|always5~0_combout  
// & ( \cfg|num_bits_to_transfer [0] ) ) )

	.dataa(!\cfg|num_bits_to_transfer [0]),
	.datab(!\cfg|I2C_Controller|current_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cfg|I2C_Controller|current_bit [1]),
	.dataf(!\cfg|I2C_Controller|always5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|current_bit~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit~2 .extended_lut = "off";
defparam \cfg|I2C_Controller|current_bit~2 .lut_mask = 64'h55555555CCCC3333;
defparam \cfg|I2C_Controller|current_bit~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y20_N41
dffeas \cfg|I2C_Controller|current_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|I2C_Controller|current_bit~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|I2C_Controller|current_bit[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit[1] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N30
cyclonev_lcell_comb \cfg|I2C_Controller|current_bit~0 (
// Equation(s):
// \cfg|I2C_Controller|current_bit~0_combout  = ( \cfg|I2C_Controller|current_bit [2] & ( \cfg|I2C_Controller|always5~0_combout  & ( (\cfg|I2C_Controller|current_bit [0]) # (\cfg|I2C_Controller|current_bit [1]) ) ) ) # ( !\cfg|I2C_Controller|current_bit [2] 
// & ( \cfg|I2C_Controller|always5~0_combout  & ( (!\cfg|I2C_Controller|current_bit [1] & !\cfg|I2C_Controller|current_bit [0]) ) ) ) # ( \cfg|I2C_Controller|current_bit [2] & ( !\cfg|I2C_Controller|always5~0_combout  & ( \cfg|num_bits_to_transfer [0] ) ) ) 
// # ( !\cfg|I2C_Controller|current_bit [2] & ( !\cfg|I2C_Controller|always5~0_combout  & ( \cfg|num_bits_to_transfer [0] ) ) )

	.dataa(gnd),
	.datab(!\cfg|I2C_Controller|current_bit [1]),
	.datac(!\cfg|num_bits_to_transfer [0]),
	.datad(!\cfg|I2C_Controller|current_bit [0]),
	.datae(!\cfg|I2C_Controller|current_bit [2]),
	.dataf(!\cfg|I2C_Controller|always5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|current_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit~0 .extended_lut = "off";
defparam \cfg|I2C_Controller|current_bit~0 .lut_mask = 64'h0F0F0F0FCC0033FF;
defparam \cfg|I2C_Controller|current_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y20_N32
dffeas \cfg|I2C_Controller|current_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|I2C_Controller|current_bit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|I2C_Controller|current_bit[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit[2] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N51
cyclonev_lcell_comb \cfg|I2C_Controller|Selector3~0 (
// Equation(s):
// \cfg|I2C_Controller|Selector3~0_combout  = ( \cfg|I2C_Controller|current_bit [1] & ( \cfg|I2C_Controller|s_i2c_transceiver~2_q  & ( \cfg|I2C_Controller|s_i2c_transceiver~3_q  ) ) ) # ( !\cfg|I2C_Controller|current_bit [1] & ( 
// \cfg|I2C_Controller|s_i2c_transceiver~2_q  & ( (\cfg|I2C_Controller|s_i2c_transceiver~3_q  & (((!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ) # (\cfg|I2C_Controller|current_bit [2])) # (\cfg|I2C_Controller|current_bit [0]))) ) ) )

	.dataa(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datab(!\cfg|I2C_Controller|current_bit [0]),
	.datac(!\cfg|I2C_Controller|current_bit [2]),
	.datad(!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datae(!\cfg|I2C_Controller|current_bit [1]),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Selector3~0 .extended_lut = "off";
defparam \cfg|I2C_Controller|Selector3~0 .lut_mask = 64'h0000000055155555;
defparam \cfg|I2C_Controller|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y21_N18
cyclonev_lcell_comb \cfg|I2C_Controller|s_i2c_transceiver~9 (
// Equation(s):
// \cfg|I2C_Controller|s_i2c_transceiver~9_combout  = ( \cfg|I2C_Controller|s_i2c_transceiver~2_q  & ( \cfg|I2C_Controller|s_i2c_transceiver~3_q  & ( (\cfg|I2C_Controller|s_i2c_transceiver~4_q  & ((\cfg|Auto_Initialize|transfer_data~q ) # 
// (\cfg|Clock_Generator_400KHz|middle_of_high_level~q ))) ) ) ) # ( !\cfg|I2C_Controller|s_i2c_transceiver~2_q  & ( \cfg|I2C_Controller|s_i2c_transceiver~3_q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver~4_q  & ((!\cfg|Auto_Initialize|transfer_data~q ) # 
// (!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ))) # (\cfg|I2C_Controller|s_i2c_transceiver~4_q  & (\cfg|Auto_Initialize|transfer_data~q )) ) ) ) # ( \cfg|I2C_Controller|s_i2c_transceiver~2_q  & ( !\cfg|I2C_Controller|s_i2c_transceiver~3_q  & ( 
// \cfg|Clock_Generator_400KHz|middle_of_high_level~q  ) ) ) # ( !\cfg|I2C_Controller|s_i2c_transceiver~2_q  & ( !\cfg|I2C_Controller|s_i2c_transceiver~3_q  & ( (\cfg|I2C_Controller|s_i2c_transceiver~4_q  & \cfg|Clock_Generator_400KHz|middle_of_low_level~q ) 
// ) ) )

	.dataa(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.datab(!\cfg|Clock_Generator_400KHz|middle_of_high_level~q ),
	.datac(!\cfg|Auto_Initialize|transfer_data~q ),
	.datad(!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datae(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|s_i2c_transceiver~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver~9 .extended_lut = "off";
defparam \cfg|I2C_Controller|s_i2c_transceiver~9 .lut_mask = 64'h00553333AFA51515;
defparam \cfg|I2C_Controller|s_i2c_transceiver~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y21_N33
cyclonev_lcell_comb \cfg|I2C_Controller|Selector2~0 (
// Equation(s):
// \cfg|I2C_Controller|Selector2~0_combout  = ( \cfg|Auto_Initialize|send_start_bit~q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver~4_q  & (!\cfg|I2C_Controller|s_i2c_transceiver~3_q  & (!\cfg|I2C_Controller|s_i2c_transceiver~2_q  & 
// \cfg|Clock_Generator_400KHz|new_clk~q ))) ) )

	.dataa(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.datab(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datac(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datad(!\cfg|Clock_Generator_400KHz|new_clk~q ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|send_start_bit~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Selector2~0 .extended_lut = "off";
defparam \cfg|I2C_Controller|Selector2~0 .lut_mask = 64'h0000000000800080;
defparam \cfg|I2C_Controller|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y21_N42
cyclonev_lcell_comb \cfg|I2C_Controller|s_i2c_transceiver~10 (
// Equation(s):
// \cfg|I2C_Controller|s_i2c_transceiver~10_combout  = ( \cfg|I2C_Controller|Selector2~0_combout  ) # ( !\cfg|I2C_Controller|Selector2~0_combout  & ( (((\cfg|Auto_Initialize|transfer_data~q  & \cfg|I2C_Controller|Selector3~1_combout )) # 
// (\cfg|I2C_Controller|s_i2c_transceiver~9_combout )) # (\cfg|I2C_Controller|Selector3~0_combout ) ) )

	.dataa(!\cfg|Auto_Initialize|transfer_data~q ),
	.datab(!\cfg|I2C_Controller|Selector3~0_combout ),
	.datac(!\cfg|I2C_Controller|s_i2c_transceiver~9_combout ),
	.datad(!\cfg|I2C_Controller|Selector3~1_combout ),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|s_i2c_transceiver~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver~10 .extended_lut = "off";
defparam \cfg|I2C_Controller|s_i2c_transceiver~10 .lut_mask = 64'h3F7F3F7FFFFFFFFF;
defparam \cfg|I2C_Controller|s_i2c_transceiver~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y21_N44
dffeas \cfg|I2C_Controller|s_i2c_transceiver~3 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|I2C_Controller|s_i2c_transceiver~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver~3 .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|s_i2c_transceiver~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y21_N12
cyclonev_lcell_comb \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0 (
// Equation(s):
// \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout  = (\cfg|I2C_Controller|s_i2c_transceiver~3_q  & \cfg|I2C_Controller|s_i2c_transceiver~4_q )

	.dataa(gnd),
	.datab(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datac(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0 .extended_lut = "off";
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0 .lut_mask = 64'h0303030303030303;
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N21
cyclonev_lcell_comb \cfg|Auto_Initialize|rom_address_counter~2 (
// Equation(s):
// \cfg|Auto_Initialize|rom_address_counter~2_combout  = ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( !\SW[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|rom_address_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter~2 .extended_lut = "off";
defparam \cfg|Auto_Initialize|rom_address_counter~2 .lut_mask = 64'hF0F00000F0F00000;
defparam \cfg|Auto_Initialize|rom_address_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N9
cyclonev_lcell_comb \cfg|Auto_Initialize|rom_address_counter[4]~0 (
// Equation(s):
// \cfg|Auto_Initialize|rom_address_counter[4]~0_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ( \SW[0]~input_o  ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ( ((\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & 
// \cfg|Auto_Initialize|s_i2c_auto_init~3_q )) # (\SW[0]~input_o ) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.datac(gnd),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|rom_address_counter[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[4]~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|rom_address_counter[4]~0 .lut_mask = 64'h11FF11FF00FF00FF;
defparam \cfg|Auto_Initialize|rom_address_counter[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N23
dffeas \cfg|Auto_Initialize|rom_address_counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|rom_address_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|rom_address_counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|rom_address_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[0] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|rom_address_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N45
cyclonev_lcell_comb \cfg|Auto_Initialize|rom_address_counter~1 (
// Equation(s):
// \cfg|Auto_Initialize|rom_address_counter~1_combout  = (!\SW[0]~input_o  & (!\cfg|Auto_Initialize|rom_address_counter [0] $ (!\cfg|Auto_Initialize|rom_address_counter [1])))

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|rom_address_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter~1 .extended_lut = "off";
defparam \cfg|Auto_Initialize|rom_address_counter~1 .lut_mask = 64'h50A050A050A050A0;
defparam \cfg|Auto_Initialize|rom_address_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y20_N47
dffeas \cfg|Auto_Initialize|rom_address_counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|rom_address_counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|rom_address_counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|rom_address_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[1] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|rom_address_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N9
cyclonev_lcell_comb \cfg|Auto_Initialize|Add0~1 (
// Equation(s):
// \cfg|Auto_Initialize|Add0~1_combout  = ( \cfg|Auto_Initialize|rom_address_counter [1] & ( !\cfg|Auto_Initialize|rom_address_counter [0] $ (!\cfg|Auto_Initialize|rom_address_counter [2]) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( 
// \cfg|Auto_Initialize|rom_address_counter [2] ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Add0~1 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Add0~1 .lut_mask = 64'h00FF00FF55AA55AA;
defparam \cfg|Auto_Initialize|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y20_N11
dffeas \cfg|Auto_Initialize|rom_address_counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|rom_address_counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|rom_address_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[2] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|rom_address_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N6
cyclonev_lcell_comb \cfg|Auto_Initialize|Add0~2 (
// Equation(s):
// \cfg|Auto_Initialize|Add0~2_combout  = ( \cfg|Auto_Initialize|rom_address_counter [1] & ( !\cfg|Auto_Initialize|rom_address_counter [3] $ (((!\cfg|Auto_Initialize|rom_address_counter [0]) # (!\cfg|Auto_Initialize|rom_address_counter [2]))) ) ) # ( 
// !\cfg|Auto_Initialize|rom_address_counter [1] & ( \cfg|Auto_Initialize|rom_address_counter [3] ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(gnd),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Add0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Add0~2 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Add0~2 .lut_mask = 64'h00FF00FF11EE11EE;
defparam \cfg|Auto_Initialize|Add0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y20_N8
dffeas \cfg|Auto_Initialize|rom_address_counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|rom_address_counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|rom_address_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[3] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|rom_address_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N42
cyclonev_lcell_comb \cfg|Auto_Initialize|Add0~3 (
// Equation(s):
// \cfg|Auto_Initialize|Add0~3_combout  = ( \cfg|Auto_Initialize|rom_address_counter [1] & ( !\cfg|Auto_Initialize|rom_address_counter [4] $ (((!\cfg|Auto_Initialize|rom_address_counter [0]) # ((!\cfg|Auto_Initialize|rom_address_counter [3]) # 
// (!\cfg|Auto_Initialize|rom_address_counter [2])))) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( \cfg|Auto_Initialize|rom_address_counter [4] ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Add0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Add0~3 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Add0~3 .lut_mask = 64'h00FF00FF01FE01FE;
defparam \cfg|Auto_Initialize|Add0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y20_N44
dffeas \cfg|Auto_Initialize|rom_address_counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|Add0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|rom_address_counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|rom_address_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[4] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|rom_address_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N30
cyclonev_lcell_comb \cfg|Auto_Initialize|Add0~0 (
// Equation(s):
// \cfg|Auto_Initialize|Add0~0_combout  = ( \cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [3]) # ((!\cfg|Auto_Initialize|rom_address_counter [4]) # 
// ((!\cfg|Auto_Initialize|rom_address_counter [0]) # (!\cfg|Auto_Initialize|rom_address_counter [2]))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (\cfg|Auto_Initialize|rom_address_counter [3] 
// & (\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [0] & \cfg|Auto_Initialize|rom_address_counter [2]))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [5] & ( !\cfg|Auto_Initialize|rom_address_counter [1] ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Add0~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Add0~0 .lut_mask = 64'h0000FFFF0001FFFE;
defparam \cfg|Auto_Initialize|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y20_N32
dffeas \cfg|Auto_Initialize|rom_address_counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|rom_address_counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|rom_address_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[5] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|rom_address_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N18
cyclonev_lcell_comb \cfg|Auto_Initialize|Equal0~0 (
// Equation(s):
// \cfg|Auto_Initialize|Equal0~0_combout  = ( !\cfg|Auto_Initialize|rom_address_counter [2] & ( \cfg|Auto_Initialize|rom_address_counter [5] & ( (!\cfg|Auto_Initialize|rom_address_counter [0] & (!\cfg|Auto_Initialize|rom_address_counter [3] & 
// (\cfg|Auto_Initialize|rom_address_counter [1] & \cfg|Auto_Initialize|rom_address_counter [4]))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Equal0~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Equal0~0 .lut_mask = 64'h0000000000080000;
defparam \cfg|Auto_Initialize|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N48
cyclonev_lcell_comb \cfg|Auto_Initialize|s_i2c_auto_init~8 (
// Equation(s):
// \cfg|Auto_Initialize|s_i2c_auto_init~8_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( \cfg|Auto_Initialize|transfer_data~q  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ) # (\cfg|Auto_Initialize|s_i2c_auto_init~2_q ) ) ) ) # ( 
// !\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( \cfg|Auto_Initialize|transfer_data~q  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init~3_q  & (((\cfg|Auto_Initialize|Equal0~0_combout  & !\cfg|Auto_Initialize|s_i2c_auto_init~2_q )))) # 
// (\cfg|Auto_Initialize|s_i2c_auto_init~3_q  & (\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout  & ((\cfg|Auto_Initialize|s_i2c_auto_init~2_q )))) ) ) ) # ( \cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( 
// !\cfg|Auto_Initialize|transfer_data~q  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ) # (\cfg|Auto_Initialize|s_i2c_auto_init~2_q ) ) ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( !\cfg|Auto_Initialize|transfer_data~q  & ( 
// (!\cfg|Auto_Initialize|s_i2c_auto_init~3_q  & (\cfg|Auto_Initialize|Equal0~0_combout  & !\cfg|Auto_Initialize|s_i2c_auto_init~2_q )) ) ) )

	.dataa(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout ),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.datac(!\cfg|Auto_Initialize|Equal0~0_combout ),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datae(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.dataf(!\cfg|Auto_Initialize|transfer_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|s_i2c_auto_init~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init~8 .extended_lut = "off";
defparam \cfg|Auto_Initialize|s_i2c_auto_init~8 .lut_mask = 64'h0C00CCFF0C11CCFF;
defparam \cfg|Auto_Initialize|s_i2c_auto_init~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y21_N50
dffeas \cfg|Auto_Initialize|s_i2c_auto_init~4 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|s_i2c_auto_init~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init~4 .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|s_i2c_auto_init~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N27
cyclonev_lcell_comb \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0 (
// Equation(s):
// \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  = ( !\cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ( !\cfg|Auto_Initialize|s_i2c_auto_init~4_q  ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N33
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~0 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~0_combout  = ( \cfg|Auto_Initialize|rom_address_counter [1] & ( \cfg|Auto_Initialize|rom_address_counter [4] ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( (\cfg|Auto_Initialize|rom_address_counter [4] & 
// ((\cfg|Auto_Initialize|rom_address_counter [3]) # (\cfg|Auto_Initialize|rom_address_counter [2]))) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~0 .lut_mask = 64'h070707070F0F0F0F;
defparam \cfg|Auto_Initialize|Ram0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y21_N54
cyclonev_lcell_comb \cfg|Auto_Initialize|s_i2c_auto_init~6 (
// Equation(s):
// \cfg|Auto_Initialize|s_i2c_auto_init~6_combout  = ( \cfg|I2C_Controller|s_i2c_transceiver~4_q  & ( \cfg|Auto_Initialize|s_i2c_auto_init~3_q  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init~2_q  & (((!\cfg|Auto_Initialize|s_i2c_auto_init~4_q )))) # 
// (\cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ((!\cfg|Auto_Initialize|transfer_data~q ) # ((!\cfg|I2C_Controller|s_i2c_transceiver~3_q ) # (\cfg|Auto_Initialize|s_i2c_auto_init~4_q )))) ) ) ) # ( !\cfg|I2C_Controller|s_i2c_transceiver~4_q  & ( 
// \cfg|Auto_Initialize|s_i2c_auto_init~3_q  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ) # (\cfg|Auto_Initialize|s_i2c_auto_init~2_q ) ) ) ) # ( \cfg|I2C_Controller|s_i2c_transceiver~4_q  & ( !\cfg|Auto_Initialize|s_i2c_auto_init~3_q  & ( 
// (\cfg|Auto_Initialize|s_i2c_auto_init~2_q  & (\cfg|I2C_Controller|s_i2c_transceiver~3_q  & ((\cfg|Auto_Initialize|s_i2c_auto_init~4_q ) # (\cfg|Auto_Initialize|transfer_data~q )))) ) ) )

	.dataa(!\cfg|Auto_Initialize|transfer_data~q ),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datae(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|s_i2c_auto_init~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init~6 .extended_lut = "off";
defparam \cfg|Auto_Initialize|s_i2c_auto_init~6 .lut_mask = 64'h00000013F3F3F3E3;
defparam \cfg|Auto_Initialize|s_i2c_auto_init~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N42
cyclonev_lcell_comb \cfg|Auto_Initialize|s_i2c_auto_init~7 (
// Equation(s):
// \cfg|Auto_Initialize|s_i2c_auto_init~7_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init~3_q  & ( \cfg|Auto_Initialize|s_i2c_auto_init~6_combout  ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init~3_q  & ( \cfg|Auto_Initialize|s_i2c_auto_init~6_combout  ) ) # 
// ( !\cfg|Auto_Initialize|s_i2c_auto_init~3_q  & ( !\cfg|Auto_Initialize|s_i2c_auto_init~6_combout  & ( (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & (((\cfg|Auto_Initialize|Ram0~0_combout  & 
// \cfg|Auto_Initialize|rom_address_counter [5])) # (\cfg|Auto_Initialize|Equal0~0_combout ))) ) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.datab(!\cfg|Auto_Initialize|Equal0~0_combout ),
	.datac(!\cfg|Auto_Initialize|Ram0~0_combout ),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datae(!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|s_i2c_auto_init~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init~7 .extended_lut = "off";
defparam \cfg|Auto_Initialize|s_i2c_auto_init~7 .lut_mask = 64'h11150000FFFFFFFF;
defparam \cfg|Auto_Initialize|s_i2c_auto_init~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y21_N44
dffeas \cfg|Auto_Initialize|s_i2c_auto_init~3 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|s_i2c_auto_init~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init~3 .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|s_i2c_auto_init~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y21_N48
cyclonev_lcell_comb \cfg|Auto_Initialize|send_stop_bit~0 (
// Equation(s):
// \cfg|Auto_Initialize|send_stop_bit~0_combout  = ( !\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout  & ( ((!\cfg|Auto_Initialize|s_i2c_auto_init~3_q  & (\cfg|Auto_Initialize|s_i2c_auto_init~2_q  & 
// \cfg|Auto_Initialize|s_i2c_auto_init~4_q ))) # (\cfg|Auto_Initialize|send_stop_bit~q ) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datad(!\cfg|Auto_Initialize|send_stop_bit~q ),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|send_stop_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|send_stop_bit~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|send_stop_bit~0 .lut_mask = 64'h02FF02FF00000000;
defparam \cfg|Auto_Initialize|send_stop_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y21_N50
dffeas \cfg|Auto_Initialize|send_stop_bit (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|send_stop_bit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|send_stop_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|send_stop_bit .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|send_stop_bit .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N12
cyclonev_lcell_comb \cfg|I2C_Controller|always1~0 (
// Equation(s):
// \cfg|I2C_Controller|always1~0_combout  = ( !\cfg|I2C_Controller|current_bit [0] & ( (\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & (!\cfg|I2C_Controller|current_bit [1] & !\cfg|I2C_Controller|current_bit [2])) ) )

	.dataa(!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datab(!\cfg|I2C_Controller|current_bit [1]),
	.datac(gnd),
	.datad(!\cfg|I2C_Controller|current_bit [2]),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|current_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|always1~0 .extended_lut = "off";
defparam \cfg|I2C_Controller|always1~0 .lut_mask = 64'h4400440000000000;
defparam \cfg|I2C_Controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y21_N30
cyclonev_lcell_comb \cfg|I2C_Controller|s_i2c_transceiver~5 (
// Equation(s):
// \cfg|I2C_Controller|s_i2c_transceiver~5_combout  = ( \cfg|Clock_Generator_400KHz|middle_of_low_level~q  & ( !\cfg|I2C_Controller|s_i2c_transceiver~4_q  $ (((!\cfg|I2C_Controller|s_i2c_transceiver~3_q ) # ((\cfg|I2C_Controller|s_i2c_transceiver~2_q ) # 
// (\cfg|Auto_Initialize|transfer_data~q )))) ) ) # ( !\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & ( (\cfg|I2C_Controller|s_i2c_transceiver~4_q  & ((!\cfg|I2C_Controller|s_i2c_transceiver~3_q ) # ((\cfg|I2C_Controller|s_i2c_transceiver~2_q ) # 
// (\cfg|Auto_Initialize|transfer_data~q )))) ) )

	.dataa(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.datab(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datac(!\cfg|Auto_Initialize|transfer_data~q ),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datae(gnd),
	.dataf(!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|s_i2c_transceiver~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver~5 .extended_lut = "off";
defparam \cfg|I2C_Controller|s_i2c_transceiver~5 .lut_mask = 64'h4555455565556555;
defparam \cfg|I2C_Controller|s_i2c_transceiver~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y21_N36
cyclonev_lcell_comb \cfg|I2C_Controller|s_i2c_transceiver~11 (
// Equation(s):
// \cfg|I2C_Controller|s_i2c_transceiver~11_combout  = ( !\cfg|I2C_Controller|s_i2c_transceiver~3_q  & ( ((\cfg|Auto_Initialize|send_stop_bit~q  & (!\cfg|I2C_Controller|s_i2c_transceiver~2_q  & (!\cfg|I2C_Controller|s_i2c_transceiver~4_q  & 
// !\cfg|Auto_Initialize|send_start_bit~q )))) # (\cfg|I2C_Controller|s_i2c_transceiver~5_combout ) ) ) # ( \cfg|I2C_Controller|s_i2c_transceiver~3_q  & ( ((((\cfg|I2C_Controller|s_i2c_transceiver~2_q  & \cfg|I2C_Controller|always1~0_combout )) # 
// (\cfg|I2C_Controller|s_i2c_transceiver~5_combout ))) ) )

	.dataa(!\cfg|Auto_Initialize|send_stop_bit~q ),
	.datab(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datac(!\cfg|I2C_Controller|always1~0_combout ),
	.datad(!\cfg|Auto_Initialize|send_start_bit~q ),
	.datae(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver~5_combout ),
	.datag(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|s_i2c_transceiver~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver~11 .extended_lut = "on";
defparam \cfg|I2C_Controller|s_i2c_transceiver~11 .lut_mask = 64'h40000303FFFFFFFF;
defparam \cfg|I2C_Controller|s_i2c_transceiver~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y21_N38
dffeas \cfg|I2C_Controller|s_i2c_transceiver~4 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|I2C_Controller|s_i2c_transceiver~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver~4 .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|s_i2c_transceiver~4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N24
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~15 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~15_combout  = ( !\cfg|Auto_Initialize|rom_address_counter [2] & ( \cfg|Auto_Initialize|rom_address_counter [0] & ( (!\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & (!\cfg|Auto_Initialize|rom_address_counter [3] & 
// (!\cfg|Auto_Initialize|rom_address_counter [1] & !\cfg|Auto_Initialize|s_i2c_auto_init~2_q ))) ) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~15 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~15 .lut_mask = 64'h0000000080000000;
defparam \cfg|Auto_Initialize|Ram0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N12
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~12 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~12_combout  = ( \cfg|Auto_Initialize|rom_address_counter [2] & ( \cfg|Auto_Initialize|rom_address_counter [0] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & (((!\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & 
// !\cfg|Auto_Initialize|s_i2c_auto_init~2_q )) # (\cfg|Auto_Initialize|rom_address_counter [1]))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [2] & ( \cfg|Auto_Initialize|rom_address_counter [0] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & 
// ((\cfg|Auto_Initialize|s_i2c_auto_init~2_q ) # (\cfg|Auto_Initialize|s_i2c_auto_init~4_q ))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [2] & ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( (!\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & 
// (!\cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ((!\cfg|Auto_Initialize|rom_address_counter [3]) # (!\cfg|Auto_Initialize|rom_address_counter [1])))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [2] & ( !\cfg|Auto_Initialize|rom_address_counter [0] & 
// ( (!\cfg|Auto_Initialize|rom_address_counter [3] & ((\cfg|Auto_Initialize|s_i2c_auto_init~2_q ) # (\cfg|Auto_Initialize|s_i2c_auto_init~4_q ))) ) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~12 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~12 .lut_mask = 64'h44CCA80044CC8C0C;
defparam \cfg|Auto_Initialize|Ram0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N21
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~13 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~13_combout  = ( \cfg|Auto_Initialize|rom_address_counter [0] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [1] $ 
// (((!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ) # (!\cfg|Auto_Initialize|rom_address_counter [2]))))) # (\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [2] & 
// ((!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ) # (\cfg|Auto_Initialize|rom_address_counter [1])))) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( 
// (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & (\cfg|Auto_Initialize|rom_address_counter [1] & ((!\cfg|Auto_Initialize|rom_address_counter [2])))) # (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  
// & (!\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [1] $ (\cfg|Auto_Initialize|rom_address_counter [2])))) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~13 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~13 .lut_mask = 64'h5804580475487548;
defparam \cfg|Auto_Initialize|Ram0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N30
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~14 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~14_combout  = ( \cfg|Auto_Initialize|rom_address_counter [0] & ( (\cfg|Auto_Initialize|rom_address_counter [3] & (((!\cfg|Auto_Initialize|rom_address_counter [2] & !\cfg|Auto_Initialize|rom_address_counter [1])) # 
// (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ))) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( (\cfg|Auto_Initialize|rom_address_counter [3] & (((!\cfg|Auto_Initialize|rom_address_counter [1] & 
// \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout )) # (\cfg|Auto_Initialize|rom_address_counter [2]))) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~14 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~14 .lut_mask = 64'h1131113120332033;
defparam \cfg|Auto_Initialize|Ram0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N0
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~16 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~16_combout  = ( \cfg|Auto_Initialize|Ram0~13_combout  & ( \cfg|Auto_Initialize|Ram0~14_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (((\cfg|Auto_Initialize|Ram0~12_combout ) # 
// (\cfg|Auto_Initialize|rom_address_counter [5])))) # (\cfg|Auto_Initialize|rom_address_counter [4] & (((!\cfg|Auto_Initialize|rom_address_counter [5])) # (\cfg|Auto_Initialize|Ram0~15_combout ))) ) ) ) # ( !\cfg|Auto_Initialize|Ram0~13_combout  & ( 
// \cfg|Auto_Initialize|Ram0~14_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (((\cfg|Auto_Initialize|Ram0~12_combout ) # (\cfg|Auto_Initialize|rom_address_counter [5])))) # (\cfg|Auto_Initialize|rom_address_counter [4] & 
// (\cfg|Auto_Initialize|Ram0~15_combout  & (\cfg|Auto_Initialize|rom_address_counter [5]))) ) ) ) # ( \cfg|Auto_Initialize|Ram0~13_combout  & ( !\cfg|Auto_Initialize|Ram0~14_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & 
// (((!\cfg|Auto_Initialize|rom_address_counter [5] & \cfg|Auto_Initialize|Ram0~12_combout )))) # (\cfg|Auto_Initialize|rom_address_counter [4] & (((!\cfg|Auto_Initialize|rom_address_counter [5])) # (\cfg|Auto_Initialize|Ram0~15_combout ))) ) ) ) # ( 
// !\cfg|Auto_Initialize|Ram0~13_combout  & ( !\cfg|Auto_Initialize|Ram0~14_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (((!\cfg|Auto_Initialize|rom_address_counter [5] & \cfg|Auto_Initialize|Ram0~12_combout )))) # 
// (\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|Ram0~15_combout  & (\cfg|Auto_Initialize|rom_address_counter [5]))) ) ) )

	.dataa(!\cfg|Auto_Initialize|Ram0~15_combout ),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datad(!\cfg|Auto_Initialize|Ram0~12_combout ),
	.datae(!\cfg|Auto_Initialize|Ram0~13_combout ),
	.dataf(!\cfg|Auto_Initialize|Ram0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~16 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~16 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \cfg|Auto_Initialize|Ram0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N36
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~9 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~9_combout  = (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout  & (!\SW[0]~input_o  & \cfg|Auto_Initialize|Ram0~16_combout ))

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\cfg|Auto_Initialize|Ram0~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~9 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~9 .lut_mask = 64'h0808080808080808;
defparam \cfg|Auto_Initialize|data_out~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N57
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out[7]~3 (
// Equation(s):
// \cfg|Auto_Initialize|data_out[7]~3_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( \SW[0]~input_o  ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init~4_q  )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[7]~3 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out[7]~3 .lut_mask = 64'hFFFFFFFF55555555;
defparam \cfg|Auto_Initialize|data_out[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y21_N37
dffeas \cfg|Auto_Initialize|data_out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|data_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[3] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N0
cyclonev_lcell_comb \cfg|data_to_transfer[4]~0 (
// Equation(s):
// \cfg|data_to_transfer[4]~0_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ) # ((!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ) # (\SW[0]~input_o )) ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init~2_q  )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|data_to_transfer[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|data_to_transfer[4]~0 .extended_lut = "off";
defparam \cfg|data_to_transfer[4]~0 .lut_mask = 64'hFFFFFFFFEFEFEFEF;
defparam \cfg|data_to_transfer[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y21_N28
dffeas \cfg|data_to_transfer[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|Auto_Initialize|data_out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|data_to_transfer[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[3] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N57
cyclonev_lcell_comb \cfg|I2C_Controller|current_byte[7]~0 (
// Equation(s):
// \cfg|I2C_Controller|current_byte[7]~0_combout  = ( \cfg|I2C_Controller|s_i2c_transceiver~2_q  & ( \SW[0]~input_o  ) ) # ( !\cfg|I2C_Controller|s_i2c_transceiver~2_q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver~4_q ) # (\SW[0]~input_o ) ) )

	.dataa(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|current_byte[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[7]~0 .extended_lut = "off";
defparam \cfg|I2C_Controller|current_byte[7]~0 .lut_mask = 64'hBBBBBBBB33333333;
defparam \cfg|I2C_Controller|current_byte[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y21_N7
dffeas \cfg|I2C_Controller|current_byte[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|data_to_transfer [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|I2C_Controller|current_byte[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[3] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N48
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~22 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~22_combout  = ( \cfg|Auto_Initialize|rom_address_counter [1] & ( \cfg|Auto_Initialize|rom_address_counter [5] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & ((!\cfg|Auto_Initialize|rom_address_counter [3] & 
// (!\cfg|Auto_Initialize|rom_address_counter [0] & !\cfg|Auto_Initialize|rom_address_counter [2])) # (\cfg|Auto_Initialize|rom_address_counter [3] & ((\cfg|Auto_Initialize|rom_address_counter [2]))))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [1] 
// & ( \cfg|Auto_Initialize|rom_address_counter [5] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & (\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [0] & !\cfg|Auto_Initialize|rom_address_counter [2]))) # 
// (\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [0] & \cfg|Auto_Initialize|rom_address_counter [2]))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [1] & ( 
// !\cfg|Auto_Initialize|rom_address_counter [5] & ( (!\cfg|Auto_Initialize|rom_address_counter [0] & (\cfg|Auto_Initialize|rom_address_counter [3] & ((\cfg|Auto_Initialize|rom_address_counter [2]) # (\cfg|Auto_Initialize|rom_address_counter [4])))) # 
// (\cfg|Auto_Initialize|rom_address_counter [0] & (((\cfg|Auto_Initialize|rom_address_counter [4] & !\cfg|Auto_Initialize|rom_address_counter [2])))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( !\cfg|Auto_Initialize|rom_address_counter [5] & 
// ( (\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|rom_address_counter [4]) # ((!\cfg|Auto_Initialize|rom_address_counter [3] & !\cfg|Auto_Initialize|rom_address_counter [0])))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~22 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~22 .lut_mask = 64'h00EC135002408044;
defparam \cfg|Auto_Initialize|Ram0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N21
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out[6]~0 (
// Equation(s):
// \cfg|Auto_Initialize|data_out[6]~0_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & (!\SW[0]~input_o  & !\cfg|Auto_Initialize|s_i2c_auto_init~3_q )) ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init~2_q  
// & ( (!\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & !\SW[0]~input_o ) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datab(!\SW[0]~input_o ),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[6]~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out[6]~0 .lut_mask = 64'h8888888880808080;
defparam \cfg|Auto_Initialize|data_out[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N18
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out[6]~1 (
// Equation(s):
// \cfg|Auto_Initialize|data_out[6]~1_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ( !\SW[0]~input_o  ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ( (\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & !\SW[0]~input_o ) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[6]~1 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out[6]~1 .lut_mask = 64'h44444444CCCCCCCC;
defparam \cfg|Auto_Initialize|data_out[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N54
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~23 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~23_combout  = ( \cfg|Auto_Initialize|rom_address_counter [1] & ( \cfg|Auto_Initialize|rom_address_counter [5] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [2] $ 
// (((\cfg|Auto_Initialize|rom_address_counter [0]) # (\cfg|Auto_Initialize|rom_address_counter [3]))))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( \cfg|Auto_Initialize|rom_address_counter [5] & ( (!\cfg|Auto_Initialize|rom_address_counter 
// [3] & (!\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|rom_address_counter [4]) # (\cfg|Auto_Initialize|rom_address_counter [0])))) # (\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [4] & 
// ((\cfg|Auto_Initialize|rom_address_counter [2])))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [1] & ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & ((!\cfg|Auto_Initialize|rom_address_counter 
// [4]) # ((!\cfg|Auto_Initialize|rom_address_counter [0] & \cfg|Auto_Initialize|rom_address_counter [2])))) # (\cfg|Auto_Initialize|rom_address_counter [3] & ((!\cfg|Auto_Initialize|rom_address_counter [0] & ((!\cfg|Auto_Initialize|rom_address_counter 
// [2]))) # (\cfg|Auto_Initialize|rom_address_counter [0] & ((!\cfg|Auto_Initialize|rom_address_counter [4]) # (\cfg|Auto_Initialize|rom_address_counter [2]))))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( 
// !\cfg|Auto_Initialize|rom_address_counter [5] & ( (\cfg|Auto_Initialize|rom_address_counter [4] & ((!\cfg|Auto_Initialize|rom_address_counter [3] & ((!\cfg|Auto_Initialize|rom_address_counter [0]) # (\cfg|Auto_Initialize|rom_address_counter [2]))) # 
// (\cfg|Auto_Initialize|rom_address_counter [3] & ((!\cfg|Auto_Initialize|rom_address_counter [2]))))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~23 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~23 .lut_mask = 64'h3122DCAD8A44804C;
defparam \cfg|Auto_Initialize|Ram0~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N18
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~3 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~3_combout  = ( !\cfg|Auto_Initialize|rom_address_counter [4] & ( (!\cfg|Auto_Initialize|rom_address_counter [3]) # ((!\cfg|Auto_Initialize|rom_address_counter [1] & !\cfg|Auto_Initialize|rom_address_counter [2])) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~3 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~3 .lut_mask = 64'hF8F8F8F800000000;
defparam \cfg|Auto_Initialize|Ram0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N36
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~11 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~11_combout  = ( \cfg|Auto_Initialize|Ram0~23_combout  & ( \cfg|Auto_Initialize|Ram0~3_combout  & ( (!\cfg|Auto_Initialize|data_out[6]~0_combout  & (\cfg|Auto_Initialize|Ram0~22_combout  & 
// ((\cfg|Auto_Initialize|data_out[6]~1_combout )))) # (\cfg|Auto_Initialize|data_out[6]~0_combout  & (((!\cfg|Auto_Initialize|rom_address_counter [5]) # (!\cfg|Auto_Initialize|data_out[6]~1_combout )))) ) ) ) # ( !\cfg|Auto_Initialize|Ram0~23_combout  & ( 
// \cfg|Auto_Initialize|Ram0~3_combout  & ( (\cfg|Auto_Initialize|data_out[6]~1_combout  & ((!\cfg|Auto_Initialize|data_out[6]~0_combout  & (\cfg|Auto_Initialize|Ram0~22_combout )) # (\cfg|Auto_Initialize|data_out[6]~0_combout  & 
// ((!\cfg|Auto_Initialize|rom_address_counter [5]))))) ) ) ) # ( \cfg|Auto_Initialize|Ram0~23_combout  & ( !\cfg|Auto_Initialize|Ram0~3_combout  & ( (!\cfg|Auto_Initialize|data_out[6]~0_combout  & (\cfg|Auto_Initialize|Ram0~22_combout  & 
// \cfg|Auto_Initialize|data_out[6]~1_combout )) # (\cfg|Auto_Initialize|data_out[6]~0_combout  & ((!\cfg|Auto_Initialize|data_out[6]~1_combout ))) ) ) ) # ( !\cfg|Auto_Initialize|Ram0~23_combout  & ( !\cfg|Auto_Initialize|Ram0~3_combout  & ( 
// (\cfg|Auto_Initialize|Ram0~22_combout  & (!\cfg|Auto_Initialize|data_out[6]~0_combout  & \cfg|Auto_Initialize|data_out[6]~1_combout )) ) ) )

	.dataa(!\cfg|Auto_Initialize|Ram0~22_combout ),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datac(!\cfg|Auto_Initialize|data_out[6]~0_combout ),
	.datad(!\cfg|Auto_Initialize|data_out[6]~1_combout ),
	.datae(!\cfg|Auto_Initialize|Ram0~23_combout ),
	.dataf(!\cfg|Auto_Initialize|Ram0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~11 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~11 .lut_mask = 64'h00500F50005C0F5C;
defparam \cfg|Auto_Initialize|data_out~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y21_N37
dffeas \cfg|Auto_Initialize|data_out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|data_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[2] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y21_N17
dffeas \cfg|data_to_transfer[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|Auto_Initialize|data_out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|data_to_transfer[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[2] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y21_N19
dffeas \cfg|I2C_Controller|current_byte[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|data_to_transfer [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|I2C_Controller|current_byte[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[2] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N36
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~8 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~8_combout  = ( \cfg|Auto_Initialize|rom_address_counter [2] & ( \cfg|Auto_Initialize|rom_address_counter [0] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [1] & 
// ((\cfg|Auto_Initialize|s_i2c_auto_init~2_q ) # (\cfg|Auto_Initialize|s_i2c_auto_init~4_q )))) # (\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ((!\cfg|Auto_Initialize|s_i2c_auto_init~2_q )))) ) ) ) # ( 
// !\cfg|Auto_Initialize|rom_address_counter [2] & ( \cfg|Auto_Initialize|rom_address_counter [0] & ( \cfg|Auto_Initialize|rom_address_counter [3] ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [2] & ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( 
// (!\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & (!\cfg|Auto_Initialize|rom_address_counter [1] & !\cfg|Auto_Initialize|s_i2c_auto_init~2_q ))) # (\cfg|Auto_Initialize|rom_address_counter [3] & 
// (!\cfg|Auto_Initialize|rom_address_counter [1] $ (((!\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & !\cfg|Auto_Initialize|s_i2c_auto_init~2_q ))))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [2] & ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( 
// (!\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ((!\cfg|Auto_Initialize|s_i2c_auto_init~2_q )))) # (\cfg|Auto_Initialize|rom_address_counter [3] & (\cfg|Auto_Initialize|rom_address_counter [1] & 
// ((\cfg|Auto_Initialize|s_i2c_auto_init~2_q ) # (\cfg|Auto_Initialize|s_i2c_auto_init~4_q )))) ) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~8 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~8 .lut_mask = 64'h89039230333362C0;
defparam \cfg|Auto_Initialize|Ram0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N57
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~9 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~9_combout  = ( \cfg|Auto_Initialize|rom_address_counter [2] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & (\cfg|Auto_Initialize|rom_address_counter [0] & (\cfg|Auto_Initialize|rom_address_counter [1] & 
// !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ))) # (\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [1] $ (((!\cfg|Auto_Initialize|rom_address_counter [0]) # 
// (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ))))) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [2] & ( (!\cfg|Auto_Initialize|rom_address_counter [0] & (!\cfg|Auto_Initialize|rom_address_counter [3] & 
// (\cfg|Auto_Initialize|rom_address_counter [1] & \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ))) # (\cfg|Auto_Initialize|rom_address_counter [0] & ((!\cfg|Auto_Initialize|rom_address_counter [3] & 
// (!\cfg|Auto_Initialize|rom_address_counter [1])) # (\cfg|Auto_Initialize|rom_address_counter [3] & ((\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ))))) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~9 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~9 .lut_mask = 64'h4059405916031603;
defparam \cfg|Auto_Initialize|Ram0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N0
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~10 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~10_combout  = ( !\cfg|Auto_Initialize|rom_address_counter [2] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [1] & (!\cfg|Auto_Initialize|rom_address_counter [0] $ 
// (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout )))) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~10 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~10 .lut_mask = 64'h8040804000000000;
defparam \cfg|Auto_Initialize|Ram0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N54
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~7 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~7_combout  = ( \cfg|Auto_Initialize|rom_address_counter [2] & ( (!\cfg|Auto_Initialize|rom_address_counter [1] & (!\cfg|Auto_Initialize|rom_address_counter [0] $ ((!\cfg|Auto_Initialize|rom_address_counter [3])))) # 
// (\cfg|Auto_Initialize|rom_address_counter [1] & (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & (!\cfg|Auto_Initialize|rom_address_counter [0] $ (!\cfg|Auto_Initialize|rom_address_counter [3])))) ) ) # ( 
// !\cfg|Auto_Initialize|rom_address_counter [2] & ( (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & ((!\cfg|Auto_Initialize|rom_address_counter [3]))) # (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  
// & (\cfg|Auto_Initialize|rom_address_counter [0])) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~7 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~7 .lut_mask = 64'hCC55CC5560666066;
defparam \cfg|Auto_Initialize|Ram0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N36
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~11 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~11_combout  = ( \cfg|Auto_Initialize|Ram0~7_combout  & ( \cfg|Auto_Initialize|rom_address_counter [5] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|Ram0~9_combout )) # 
// (\cfg|Auto_Initialize|rom_address_counter [4] & ((\cfg|Auto_Initialize|Ram0~10_combout ))) ) ) ) # ( !\cfg|Auto_Initialize|Ram0~7_combout  & ( \cfg|Auto_Initialize|rom_address_counter [5] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & 
// (\cfg|Auto_Initialize|Ram0~9_combout )) # (\cfg|Auto_Initialize|rom_address_counter [4] & ((\cfg|Auto_Initialize|Ram0~10_combout ))) ) ) ) # ( \cfg|Auto_Initialize|Ram0~7_combout  & ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( 
// (!\cfg|Auto_Initialize|rom_address_counter [4]) # (\cfg|Auto_Initialize|Ram0~8_combout ) ) ) ) # ( !\cfg|Auto_Initialize|Ram0~7_combout  & ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( (\cfg|Auto_Initialize|Ram0~8_combout  & 
// \cfg|Auto_Initialize|rom_address_counter [4]) ) ) )

	.dataa(!\cfg|Auto_Initialize|Ram0~8_combout ),
	.datab(!\cfg|Auto_Initialize|Ram0~9_combout ),
	.datac(!\cfg|Auto_Initialize|Ram0~10_combout ),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datae(!\cfg|Auto_Initialize|Ram0~7_combout ),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~11 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~11 .lut_mask = 64'h0055FF55330F330F;
defparam \cfg|Auto_Initialize|Ram0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N54
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~8 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~8_combout  = (!\SW[0]~input_o  & (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout  & \cfg|Auto_Initialize|Ram0~11_combout ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout ),
	.datad(!\cfg|Auto_Initialize|Ram0~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~8 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~8 .lut_mask = 64'h00C000C000C000C0;
defparam \cfg|Auto_Initialize|data_out~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y21_N56
dffeas \cfg|Auto_Initialize|data_out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|data_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[1] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y21_N32
dffeas \cfg|data_to_transfer[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|Auto_Initialize|data_out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|data_to_transfer[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[1] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N39
cyclonev_lcell_comb \cfg|I2C_Controller|current_byte[1]~feeder (
// Equation(s):
// \cfg|I2C_Controller|current_byte[1]~feeder_combout  = \cfg|data_to_transfer [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cfg|data_to_transfer [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|current_byte[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[1]~feeder .extended_lut = "off";
defparam \cfg|I2C_Controller|current_byte[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cfg|I2C_Controller|current_byte[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y21_N40
dffeas \cfg|I2C_Controller|current_byte[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|I2C_Controller|current_byte[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|I2C_Controller|current_byte[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[1] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N48
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~20 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~20_combout  = ( !\cfg|Auto_Initialize|rom_address_counter [2] & ( \cfg|Auto_Initialize|rom_address_counter [0] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [1] & 
// ((\cfg|Auto_Initialize|s_i2c_auto_init~2_q ) # (\cfg|Auto_Initialize|s_i2c_auto_init~4_q )))) ) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~20 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~20 .lut_mask = 64'h0000000040C00000;
defparam \cfg|Auto_Initialize|Ram0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N18
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~18 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~18_combout  = ( \cfg|Auto_Initialize|rom_address_counter [0] & ( (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & (!\cfg|Auto_Initialize|rom_address_counter [1] $ 
// (((!\cfg|Auto_Initialize|rom_address_counter [2]))))) # (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & (\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [1] $ 
// (\cfg|Auto_Initialize|rom_address_counter [2])))) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( (!\cfg|Auto_Initialize|rom_address_counter [1] & ((!\cfg|Auto_Initialize|rom_address_counter [3] & (\cfg|Auto_Initialize|rom_address_counter [2])) 
// # (\cfg|Auto_Initialize|rom_address_counter [3] & ((\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ))))) # (\cfg|Auto_Initialize|rom_address_counter [1] & (((\cfg|Auto_Initialize|rom_address_counter [2] & 
// \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout )))) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~18 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~18 .lut_mask = 64'h082F082F5A215A21;
defparam \cfg|Auto_Initialize|Ram0~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N42
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~19 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~19_combout  = ( \cfg|Auto_Initialize|rom_address_counter [2] & ( \cfg|Auto_Initialize|rom_address_counter [0] & ( (!\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & (\cfg|Auto_Initialize|rom_address_counter [3] & 
// !\cfg|Auto_Initialize|s_i2c_auto_init~2_q )) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [2] & ( \cfg|Auto_Initialize|rom_address_counter [0] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [1] & 
// ((\cfg|Auto_Initialize|s_i2c_auto_init~2_q ) # (\cfg|Auto_Initialize|s_i2c_auto_init~4_q )))) # (\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & (\cfg|Auto_Initialize|rom_address_counter [1] & 
// !\cfg|Auto_Initialize|s_i2c_auto_init~2_q ))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [2] & ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( (!\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & (!\cfg|Auto_Initialize|rom_address_counter [3] & 
// (!\cfg|Auto_Initialize|rom_address_counter [1] & !\cfg|Auto_Initialize|s_i2c_auto_init~2_q ))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [2] & ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & 
// (((!\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & !\cfg|Auto_Initialize|s_i2c_auto_init~2_q )) # (\cfg|Auto_Initialize|rom_address_counter [1]))) # (\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & 
// (\cfg|Auto_Initialize|rom_address_counter [1] & !\cfg|Auto_Initialize|s_i2c_auto_init~2_q ))) ) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~19 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~19 .lut_mask = 64'h8E0C800042C02200;
defparam \cfg|Auto_Initialize|Ram0~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N6
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~17 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~17_combout  = ( \cfg|Auto_Initialize|rom_address_counter [2] & ( \cfg|Auto_Initialize|rom_address_counter [0] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & (\cfg|Auto_Initialize|rom_address_counter [1] & 
// ((\cfg|Auto_Initialize|s_i2c_auto_init~2_q ) # (\cfg|Auto_Initialize|s_i2c_auto_init~4_q )))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [2] & ( \cfg|Auto_Initialize|rom_address_counter [0] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & 
// (\cfg|Auto_Initialize|rom_address_counter [1] & ((\cfg|Auto_Initialize|s_i2c_auto_init~2_q ) # (\cfg|Auto_Initialize|s_i2c_auto_init~4_q )))) # (\cfg|Auto_Initialize|rom_address_counter [3] & (((\cfg|Auto_Initialize|s_i2c_auto_init~2_q ) # 
// (\cfg|Auto_Initialize|rom_address_counter [1])) # (\cfg|Auto_Initialize|s_i2c_auto_init~4_q ))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [2] & ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & 
// (!\cfg|Auto_Initialize|rom_address_counter [1] & ((\cfg|Auto_Initialize|s_i2c_auto_init~2_q ) # (\cfg|Auto_Initialize|s_i2c_auto_init~4_q )))) # (\cfg|Auto_Initialize|rom_address_counter [3] & (((\cfg|Auto_Initialize|rom_address_counter [1])))) ) ) ) # ( 
// !\cfg|Auto_Initialize|rom_address_counter [2] & ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( (\cfg|Auto_Initialize|rom_address_counter [1] & (!\cfg|Auto_Initialize|rom_address_counter [3] $ (((!\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & 
// !\cfg|Auto_Initialize|s_i2c_auto_init~2_q ))))) ) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~17 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~17 .lut_mask = 64'h060C43C3173F040C;
defparam \cfg|Auto_Initialize|Ram0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N54
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~21 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~21_combout  = ( \cfg|Auto_Initialize|rom_address_counter [4] & ( \cfg|Auto_Initialize|Ram0~17_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [5] & ((\cfg|Auto_Initialize|Ram0~18_combout ))) # 
// (\cfg|Auto_Initialize|rom_address_counter [5] & (\cfg|Auto_Initialize|Ram0~20_combout )) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [4] & ( \cfg|Auto_Initialize|Ram0~17_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [5]) # 
// (\cfg|Auto_Initialize|Ram0~19_combout ) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [4] & ( !\cfg|Auto_Initialize|Ram0~17_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [5] & ((\cfg|Auto_Initialize|Ram0~18_combout ))) # 
// (\cfg|Auto_Initialize|rom_address_counter [5] & (\cfg|Auto_Initialize|Ram0~20_combout )) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [4] & ( !\cfg|Auto_Initialize|Ram0~17_combout  & ( (\cfg|Auto_Initialize|rom_address_counter [5] & 
// \cfg|Auto_Initialize|Ram0~19_combout ) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datab(!\cfg|Auto_Initialize|Ram0~20_combout ),
	.datac(!\cfg|Auto_Initialize|Ram0~18_combout ),
	.datad(!\cfg|Auto_Initialize|Ram0~19_combout ),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.dataf(!\cfg|Auto_Initialize|Ram0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~21 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~21 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \cfg|Auto_Initialize|Ram0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N54
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~10 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~10_combout  = ( \cfg|Auto_Initialize|Ram0~21_combout  & ( (!\SW[0]~input_o  & !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|Ram0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~10 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~10 .lut_mask = 64'h00000000A0A0A0A0;
defparam \cfg|Auto_Initialize|data_out~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y21_N56
dffeas \cfg|Auto_Initialize|data_out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|data_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[0] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y21_N50
dffeas \cfg|data_to_transfer[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|Auto_Initialize|data_out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|data_to_transfer[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[0] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y21_N38
dffeas \cfg|I2C_Controller|current_byte[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|data_to_transfer [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|I2C_Controller|current_byte[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[0] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N18
cyclonev_lcell_comb \cfg|I2C_Controller|Mux0~5 (
// Equation(s):
// \cfg|I2C_Controller|Mux0~5_combout  = ( !\cfg|I2C_Controller|current_bit [1] & ( ((!\cfg|I2C_Controller|current_bit [0] & (\cfg|I2C_Controller|current_byte [0] & ((!\cfg|I2C_Controller|current_bit [2])))) # (\cfg|I2C_Controller|current_bit [0] & 
// (((\cfg|I2C_Controller|current_bit [2]) # (\cfg|I2C_Controller|current_byte [1]))))) ) ) # ( \cfg|I2C_Controller|current_bit [1] & ( (!\cfg|I2C_Controller|current_bit [0] & (((\cfg|I2C_Controller|current_byte [2] & ((!\cfg|I2C_Controller|current_bit 
// [2])))))) # (\cfg|I2C_Controller|current_bit [0] & ((((\cfg|I2C_Controller|current_bit [2]))) # (\cfg|I2C_Controller|current_byte [3]))) ) )

	.dataa(!\cfg|I2C_Controller|current_byte [3]),
	.datab(!\cfg|I2C_Controller|current_bit [0]),
	.datac(!\cfg|I2C_Controller|current_byte [2]),
	.datad(!\cfg|I2C_Controller|current_byte [1]),
	.datae(!\cfg|I2C_Controller|current_bit [1]),
	.dataf(!\cfg|I2C_Controller|current_bit [2]),
	.datag(!\cfg|I2C_Controller|current_byte [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Mux0~5 .extended_lut = "on";
defparam \cfg|I2C_Controller|Mux0~5 .lut_mask = 64'h0C3F1D1D33333333;
defparam \cfg|I2C_Controller|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N48
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~24 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~24_combout  = ( \cfg|Auto_Initialize|rom_address_counter [0] & ( \cfg|Auto_Initialize|rom_address_counter [3] & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|rom_address_counter [4] & 
// ((!\cfg|Auto_Initialize|rom_address_counter [1]) # (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout )))) # (\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|rom_address_counter [4] & 
// ((\cfg|Auto_Initialize|rom_address_counter [1]))) # (\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout )))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( 
// \cfg|Auto_Initialize|rom_address_counter [3] & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|rom_address_counter [4] & ((!\cfg|Auto_Initialize|rom_address_counter [1]) # 
// (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout )))) # (\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|rom_address_counter [1] & (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  $ 
// (!\cfg|Auto_Initialize|rom_address_counter [4])))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [0] & ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( (\cfg|Auto_Initialize|rom_address_counter [4] & ((!\cfg|Auto_Initialize|rom_address_counter [2] 
// & (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & \cfg|Auto_Initialize|rom_address_counter [1])) # (\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  $ 
// (\cfg|Auto_Initialize|rom_address_counter [1]))))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & 
// (!\cfg|Auto_Initialize|rom_address_counter [1] & ((\cfg|Auto_Initialize|rom_address_counter [4]) # (\cfg|Auto_Initialize|rom_address_counter [2])))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~24 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~24 .lut_mask = 64'h40C0004901A605E6;
defparam \cfg|Auto_Initialize|Ram0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N24
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~25 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~25_combout  = ( \cfg|Auto_Initialize|rom_address_counter [0] & ( \cfg|Auto_Initialize|rom_address_counter [3] & ( (\cfg|Auto_Initialize|rom_address_counter [2] & 
// (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & !\cfg|Auto_Initialize|rom_address_counter [4])) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( \cfg|Auto_Initialize|rom_address_counter [3] & ( 
// (\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & !\cfg|Auto_Initialize|rom_address_counter [4])) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [0] & ( 
// !\cfg|Auto_Initialize|rom_address_counter [3] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & ((!\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & 
// !\cfg|Auto_Initialize|rom_address_counter [1])) # (\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & \cfg|Auto_Initialize|rom_address_counter [1])))) ) ) ) # ( 
// !\cfg|Auto_Initialize|rom_address_counter [0] & ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|rom_address_counter [4]) # 
// ((!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & !\cfg|Auto_Initialize|rom_address_counter [1])))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~25 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~25 .lut_mask = 64'hAA80240044004400;
defparam \cfg|Auto_Initialize|Ram0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N3
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~26 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~26_combout  = ( \cfg|Auto_Initialize|Ram0~25_combout  & ( (\cfg|Auto_Initialize|Ram0~24_combout ) # (\cfg|Auto_Initialize|rom_address_counter [5]) ) ) # ( !\cfg|Auto_Initialize|Ram0~25_combout  & ( 
// (!\cfg|Auto_Initialize|rom_address_counter [5] & \cfg|Auto_Initialize|Ram0~24_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datad(!\cfg|Auto_Initialize|Ram0~24_combout ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|Ram0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~26 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~26 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \cfg|Auto_Initialize|Ram0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N39
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~4 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~4_combout  = (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout  & (!\SW[0]~input_o  & \cfg|Auto_Initialize|Ram0~26_combout ))

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\cfg|Auto_Initialize|Ram0~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~4 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~4 .lut_mask = 64'h0808080808080808;
defparam \cfg|Auto_Initialize|data_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y21_N41
dffeas \cfg|Auto_Initialize|data_out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|data_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[7] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y21_N25
dffeas \cfg|data_to_transfer[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|Auto_Initialize|data_out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|data_to_transfer[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[7] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y21_N44
dffeas \cfg|I2C_Controller|current_byte[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|data_to_transfer [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|I2C_Controller|current_byte[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[7] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N12
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~12 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~12_combout  = ( \cfg|Auto_Initialize|rom_address_counter [2] & ( \cfg|Auto_Initialize|rom_address_counter [5] & ( (!\cfg|Auto_Initialize|rom_address_counter [0] & (!\cfg|Auto_Initialize|rom_address_counter [3] & 
// (!\cfg|Auto_Initialize|rom_address_counter [1] & !\cfg|Auto_Initialize|rom_address_counter [4]))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [2] & ( \cfg|Auto_Initialize|rom_address_counter [5] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & 
// !\cfg|Auto_Initialize|rom_address_counter [4]) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [2] & ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & (((\cfg|Auto_Initialize|rom_address_counter 
// [4])))) # (\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [4] & ((\cfg|Auto_Initialize|rom_address_counter [1]) # (\cfg|Auto_Initialize|rom_address_counter [0])))) ) ) ) # ( 
// !\cfg|Auto_Initialize|rom_address_counter [2] & ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( (\cfg|Auto_Initialize|rom_address_counter [4] & (((\cfg|Auto_Initialize|rom_address_counter [1]) # (\cfg|Auto_Initialize|rom_address_counter [3])) # 
// (\cfg|Auto_Initialize|rom_address_counter [0]))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~12 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~12 .lut_mask = 64'h007F13CCCC008000;
defparam \cfg|Auto_Initialize|data_out~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N21
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~6 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~6_combout  = ( \cfg|Auto_Initialize|rom_address_counter [5] & ( (\cfg|Auto_Initialize|rom_address_counter [4] & (((\cfg|Auto_Initialize|rom_address_counter [3]) # (\cfg|Auto_Initialize|rom_address_counter [2])) # 
// (\cfg|Auto_Initialize|rom_address_counter [1]))) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & ((!\cfg|Auto_Initialize|rom_address_counter [3]) # ((!\cfg|Auto_Initialize|rom_address_counter [1] 
// & !\cfg|Auto_Initialize|rom_address_counter [2])))) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~6 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~6 .lut_mask = 64'hF080F080070F070F;
defparam \cfg|Auto_Initialize|data_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N12
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~6 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~6_combout  = ( \cfg|Auto_Initialize|rom_address_counter [1] & ( \cfg|Auto_Initialize|rom_address_counter [5] & ( (\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [4] & 
// \cfg|Auto_Initialize|rom_address_counter [2])) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( \cfg|Auto_Initialize|rom_address_counter [5] & ( (!\cfg|Auto_Initialize|rom_address_counter [0] & (!\cfg|Auto_Initialize|rom_address_counter [2] & 
// (!\cfg|Auto_Initialize|rom_address_counter [3] $ (!\cfg|Auto_Initialize|rom_address_counter [4])))) # (\cfg|Auto_Initialize|rom_address_counter [0] & (((!\cfg|Auto_Initialize|rom_address_counter [4] & \cfg|Auto_Initialize|rom_address_counter [2])))) ) ) ) 
// # ( \cfg|Auto_Initialize|rom_address_counter [1] & ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & (((!\cfg|Auto_Initialize|rom_address_counter [4] & !\cfg|Auto_Initialize|rom_address_counter [2])) # 
// (\cfg|Auto_Initialize|rom_address_counter [0]))) # (\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [0] & !\cfg|Auto_Initialize|rom_address_counter [2]))) ) ) ) # ( 
// !\cfg|Auto_Initialize|rom_address_counter [1] & ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( (\cfg|Auto_Initialize|rom_address_counter [4] & ((!\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [0] & 
// \cfg|Auto_Initialize|rom_address_counter [2])) # (\cfg|Auto_Initialize|rom_address_counter [3] & (\cfg|Auto_Initialize|rom_address_counter [0] & !\cfg|Auto_Initialize|rom_address_counter [2])))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~6 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~6 .lut_mask = 64'h01208E0A600C0044;
defparam \cfg|Auto_Initialize|Ram0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N12
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~7 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~7_combout  = ( !\SW[0]~input_o  & ( \cfg|Auto_Initialize|Ram0~6_combout  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & 
// ((!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout ) # ((!\cfg|Auto_Initialize|data_out~6_combout )))) # (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & (((\cfg|Auto_Initialize|data_out~12_combout 
// )))) ) ) ) # ( !\SW[0]~input_o  & ( !\cfg|Auto_Initialize|Ram0~6_combout  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout  & 
// ((!\cfg|Auto_Initialize|data_out~6_combout )))) # (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & (((\cfg|Auto_Initialize|data_out~12_combout )))) ) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout ),
	.datab(!\cfg|Auto_Initialize|data_out~12_combout ),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.datad(!\cfg|Auto_Initialize|data_out~6_combout ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\cfg|Auto_Initialize|Ram0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~7 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~7 .lut_mask = 64'h53030000F3A30000;
defparam \cfg|Auto_Initialize|data_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y21_N13
dffeas \cfg|Auto_Initialize|data_out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|data_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[6] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y21_N14
dffeas \cfg|data_to_transfer[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|Auto_Initialize|data_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|data_to_transfer[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[6] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y21_N2
dffeas \cfg|I2C_Controller|current_byte[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|data_to_transfer [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|I2C_Controller|current_byte[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[6] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N42
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~2 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~2_combout  = ( \cfg|Auto_Initialize|rom_address_counter [1] & ( \cfg|Auto_Initialize|rom_address_counter [5] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [3] $ 
// (((\cfg|Auto_Initialize|rom_address_counter [2]) # (\cfg|Auto_Initialize|rom_address_counter [0]))))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( \cfg|Auto_Initialize|rom_address_counter [5] & ( (!\cfg|Auto_Initialize|rom_address_counter 
// [3] & (!\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|rom_address_counter [4]) # (!\cfg|Auto_Initialize|rom_address_counter [0])))) # (\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [4] & 
// ((\cfg|Auto_Initialize|rom_address_counter [2])))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [1] & ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( (\cfg|Auto_Initialize|rom_address_counter [4] & (((!\cfg|Auto_Initialize|rom_address_counter 
// [0] & \cfg|Auto_Initialize|rom_address_counter [2])) # (\cfg|Auto_Initialize|rom_address_counter [3]))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( (\cfg|Auto_Initialize|rom_address_counter 
// [2] & (((\cfg|Auto_Initialize|rom_address_counter [3] & !\cfg|Auto_Initialize|rom_address_counter [0])) # (\cfg|Auto_Initialize|rom_address_counter [4]))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~2 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~2 .lut_mask = 64'h00731131A8448444;
defparam \cfg|Auto_Initialize|Ram0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N6
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~1 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~1_combout  = ( \cfg|Auto_Initialize|rom_address_counter [1] & ( \cfg|Auto_Initialize|rom_address_counter [5] & ( (\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [4] & 
// \cfg|Auto_Initialize|rom_address_counter [2])) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( \cfg|Auto_Initialize|rom_address_counter [5] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & ((!\cfg|Auto_Initialize|rom_address_counter [0] & 
// (\cfg|Auto_Initialize|rom_address_counter [3] & !\cfg|Auto_Initialize|rom_address_counter [2])) # (\cfg|Auto_Initialize|rom_address_counter [0] & ((\cfg|Auto_Initialize|rom_address_counter [2]))))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [1] & 
// ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|rom_address_counter [4]) # (\cfg|Auto_Initialize|rom_address_counter [0])))) # 
// (\cfg|Auto_Initialize|rom_address_counter [3] & (\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [0] $ (\cfg|Auto_Initialize|rom_address_counter [2])))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( 
// !\cfg|Auto_Initialize|rom_address_counter [5] & ( (\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [2] & ((\cfg|Auto_Initialize|rom_address_counter [0]) # (\cfg|Auto_Initialize|rom_address_counter [3])))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~1 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~1 .lut_mask = 64'h13009A01400C0044;
defparam \cfg|Auto_Initialize|Ram0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N30
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~2 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~2_combout  = ( \cfg|Auto_Initialize|Ram0~2_combout  & ( \cfg|Auto_Initialize|Ram0~1_combout  & ( (!\cfg|Auto_Initialize|data_out[6]~0_combout  & (((\cfg|Auto_Initialize|data_out[6]~1_combout )))) # 
// (\cfg|Auto_Initialize|data_out[6]~0_combout  & ((!\cfg|Auto_Initialize|data_out[6]~1_combout ) # ((!\cfg|Auto_Initialize|rom_address_counter [5] & \cfg|Auto_Initialize|Ram0~3_combout )))) ) ) ) # ( !\cfg|Auto_Initialize|Ram0~2_combout  & ( 
// \cfg|Auto_Initialize|Ram0~1_combout  & ( (\cfg|Auto_Initialize|data_out[6]~1_combout  & ((!\cfg|Auto_Initialize|data_out[6]~0_combout ) # ((!\cfg|Auto_Initialize|rom_address_counter [5] & \cfg|Auto_Initialize|Ram0~3_combout )))) ) ) ) # ( 
// \cfg|Auto_Initialize|Ram0~2_combout  & ( !\cfg|Auto_Initialize|Ram0~1_combout  & ( (\cfg|Auto_Initialize|data_out[6]~0_combout  & ((!\cfg|Auto_Initialize|data_out[6]~1_combout ) # ((!\cfg|Auto_Initialize|rom_address_counter [5] & 
// \cfg|Auto_Initialize|Ram0~3_combout )))) ) ) ) # ( !\cfg|Auto_Initialize|Ram0~2_combout  & ( !\cfg|Auto_Initialize|Ram0~1_combout  & ( (\cfg|Auto_Initialize|data_out[6]~0_combout  & (!\cfg|Auto_Initialize|rom_address_counter [5] & 
// (\cfg|Auto_Initialize|Ram0~3_combout  & \cfg|Auto_Initialize|data_out[6]~1_combout ))) ) ) )

	.dataa(!\cfg|Auto_Initialize|data_out[6]~0_combout ),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datac(!\cfg|Auto_Initialize|Ram0~3_combout ),
	.datad(!\cfg|Auto_Initialize|data_out[6]~1_combout ),
	.datae(!\cfg|Auto_Initialize|Ram0~2_combout ),
	.dataf(!\cfg|Auto_Initialize|Ram0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~2 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~2 .lut_mask = 64'h0004550400AE55AE;
defparam \cfg|Auto_Initialize|data_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y21_N31
dffeas \cfg|Auto_Initialize|data_out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|data_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[5] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N24
cyclonev_lcell_comb \cfg|data_to_transfer[5]~feeder (
// Equation(s):
// \cfg|data_to_transfer[5]~feeder_combout  = \cfg|Auto_Initialize|data_out [5]

	.dataa(gnd),
	.datab(!\cfg|Auto_Initialize|data_out [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|data_to_transfer[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|data_to_transfer[5]~feeder .extended_lut = "off";
defparam \cfg|data_to_transfer[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \cfg|data_to_transfer[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y21_N26
dffeas \cfg|data_to_transfer[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|data_to_transfer[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|data_to_transfer[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[5] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y21_N11
dffeas \cfg|I2C_Controller|current_byte[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|data_to_transfer [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|I2C_Controller|current_byte[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[5] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N0
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~5 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~5_combout  = ( \cfg|Auto_Initialize|rom_address_counter [1] & ( \cfg|Auto_Initialize|rom_address_counter [5] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & ((!\cfg|Auto_Initialize|rom_address_counter [3] & 
// (!\cfg|Auto_Initialize|rom_address_counter [0] $ (!\cfg|Auto_Initialize|rom_address_counter [2]))) # (\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [0] & !\cfg|Auto_Initialize|rom_address_counter [2])))) ) ) ) # 
// ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( \cfg|Auto_Initialize|rom_address_counter [5] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [0] & (!\cfg|Auto_Initialize|rom_address_counter [4] $ 
// (!\cfg|Auto_Initialize|rom_address_counter [2])))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [1] & ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( !\cfg|Auto_Initialize|rom_address_counter [4] $ (((!\cfg|Auto_Initialize|rom_address_counter 
// [3]) # (\cfg|Auto_Initialize|rom_address_counter [2]))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( ((\cfg|Auto_Initialize|rom_address_counter [4] & 
// ((\cfg|Auto_Initialize|rom_address_counter [2]) # (\cfg|Auto_Initialize|rom_address_counter [0])))) # (\cfg|Auto_Initialize|rom_address_counter [3]) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~5 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~5 .lut_mask = 64'h5777663320804880;
defparam \cfg|Auto_Initialize|Ram0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N24
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~4 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~4_combout  = ( \cfg|Auto_Initialize|rom_address_counter [1] & ( \cfg|Auto_Initialize|rom_address_counter [5] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [2] & 
// (!\cfg|Auto_Initialize|rom_address_counter [3] $ (\cfg|Auto_Initialize|rom_address_counter [0])))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( \cfg|Auto_Initialize|rom_address_counter [5] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] 
// & (\cfg|Auto_Initialize|rom_address_counter [0] & ((\cfg|Auto_Initialize|rom_address_counter [2]) # (\cfg|Auto_Initialize|rom_address_counter [3])))) # (\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [3] & 
// (!\cfg|Auto_Initialize|rom_address_counter [0] & !\cfg|Auto_Initialize|rom_address_counter [2]))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [1] & ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & 
// ((!\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [3])) # (\cfg|Auto_Initialize|rom_address_counter [4] & ((!\cfg|Auto_Initialize|rom_address_counter [0]))))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter 
// [1] & ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [4] $ (((\cfg|Auto_Initialize|rom_address_counter [0] & \cfg|Auto_Initialize|rom_address_counter [2]))))) 
// # (\cfg|Auto_Initialize|rom_address_counter [3] & (((!\cfg|Auto_Initialize|rom_address_counter [0] & \cfg|Auto_Initialize|rom_address_counter [2])))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~4 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~4 .lut_mask = 64'h88D2B800240C0084;
defparam \cfg|Auto_Initialize|Ram0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N33
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~5 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~5_combout  = ( \cfg|Auto_Initialize|Ram0~5_combout  & ( \cfg|Auto_Initialize|Ram0~4_combout  & ( (!\cfg|Auto_Initialize|data_out[6]~0_combout  & (((\cfg|Auto_Initialize|data_out[6]~1_combout )))) # 
// (\cfg|Auto_Initialize|data_out[6]~0_combout  & ((!\cfg|Auto_Initialize|data_out[6]~1_combout ) # ((!\cfg|Auto_Initialize|rom_address_counter [5] & \cfg|Auto_Initialize|Ram0~3_combout )))) ) ) ) # ( !\cfg|Auto_Initialize|Ram0~5_combout  & ( 
// \cfg|Auto_Initialize|Ram0~4_combout  & ( (\cfg|Auto_Initialize|data_out[6]~1_combout  & ((!\cfg|Auto_Initialize|data_out[6]~0_combout ) # ((!\cfg|Auto_Initialize|rom_address_counter [5] & \cfg|Auto_Initialize|Ram0~3_combout )))) ) ) ) # ( 
// \cfg|Auto_Initialize|Ram0~5_combout  & ( !\cfg|Auto_Initialize|Ram0~4_combout  & ( (\cfg|Auto_Initialize|data_out[6]~0_combout  & ((!\cfg|Auto_Initialize|data_out[6]~1_combout ) # ((!\cfg|Auto_Initialize|rom_address_counter [5] & 
// \cfg|Auto_Initialize|Ram0~3_combout )))) ) ) ) # ( !\cfg|Auto_Initialize|Ram0~5_combout  & ( !\cfg|Auto_Initialize|Ram0~4_combout  & ( (\cfg|Auto_Initialize|data_out[6]~0_combout  & (!\cfg|Auto_Initialize|rom_address_counter [5] & 
// (\cfg|Auto_Initialize|data_out[6]~1_combout  & \cfg|Auto_Initialize|Ram0~3_combout ))) ) ) )

	.dataa(!\cfg|Auto_Initialize|data_out[6]~0_combout ),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datac(!\cfg|Auto_Initialize|data_out[6]~1_combout ),
	.datad(!\cfg|Auto_Initialize|Ram0~3_combout ),
	.datae(!\cfg|Auto_Initialize|Ram0~5_combout ),
	.dataf(!\cfg|Auto_Initialize|Ram0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~5 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~5 .lut_mask = 64'h000450540A0E5A5E;
defparam \cfg|Auto_Initialize|data_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y21_N34
dffeas \cfg|Auto_Initialize|data_out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[4] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N33
cyclonev_lcell_comb \cfg|data_to_transfer[4]~feeder (
// Equation(s):
// \cfg|data_to_transfer[4]~feeder_combout  = ( \cfg|Auto_Initialize|data_out [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|data_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|data_to_transfer[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|data_to_transfer[4]~feeder .extended_lut = "off";
defparam \cfg|data_to_transfer[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cfg|data_to_transfer[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y21_N35
dffeas \cfg|data_to_transfer[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|data_to_transfer[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|data_to_transfer[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[4] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N45
cyclonev_lcell_comb \cfg|I2C_Controller|current_byte[4]~feeder (
// Equation(s):
// \cfg|I2C_Controller|current_byte[4]~feeder_combout  = \cfg|data_to_transfer [4]

	.dataa(!\cfg|data_to_transfer [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|current_byte[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[4]~feeder .extended_lut = "off";
defparam \cfg|I2C_Controller|current_byte[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \cfg|I2C_Controller|current_byte[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y21_N47
dffeas \cfg|I2C_Controller|current_byte[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|I2C_Controller|current_byte[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|I2C_Controller|current_byte[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[4] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N0
cyclonev_lcell_comb \cfg|I2C_Controller|Mux0~0 (
// Equation(s):
// \cfg|I2C_Controller|Mux0~0_combout  = ( !\cfg|I2C_Controller|current_bit [1] & ( (!\cfg|I2C_Controller|Mux0~5_combout  & (((\cfg|I2C_Controller|current_byte [4] & ((\cfg|I2C_Controller|current_bit [2])))))) # (\cfg|I2C_Controller|Mux0~5_combout  & 
// ((((!\cfg|I2C_Controller|current_bit [2]) # (\cfg|I2C_Controller|current_byte [5]))))) ) ) # ( \cfg|I2C_Controller|current_bit [1] & ( (!\cfg|I2C_Controller|Mux0~5_combout  & (((\cfg|I2C_Controller|current_byte [6] & ((\cfg|I2C_Controller|current_bit 
// [2])))))) # (\cfg|I2C_Controller|Mux0~5_combout  & ((((!\cfg|I2C_Controller|current_bit [2]))) # (\cfg|I2C_Controller|current_byte [7]))) ) )

	.dataa(!\cfg|I2C_Controller|Mux0~5_combout ),
	.datab(!\cfg|I2C_Controller|current_byte [7]),
	.datac(!\cfg|I2C_Controller|current_byte [6]),
	.datad(!\cfg|I2C_Controller|current_byte [5]),
	.datae(!\cfg|I2C_Controller|current_bit [1]),
	.dataf(!\cfg|I2C_Controller|current_bit [2]),
	.datag(!\cfg|I2C_Controller|current_byte [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Mux0~0 .extended_lut = "on";
defparam \cfg|I2C_Controller|Mux0~0 .lut_mask = 64'h555555550A5F1B1B;
defparam \cfg|I2C_Controller|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y21_N24
cyclonev_lcell_comb \cfg|I2C_Controller|Mux0~4 (
// Equation(s):
// \cfg|I2C_Controller|Mux0~4_combout  = ( \cfg|I2C_Controller|s_i2c_transceiver~3_q  & ( (\cfg|I2C_Controller|Mux0~0_combout  & (!\cfg|I2C_Controller|s_i2c_transceiver~4_q  $ (!\cfg|I2C_Controller|s_i2c_transceiver~2_q ))) ) ) # ( 
// !\cfg|I2C_Controller|s_i2c_transceiver~3_q  & ( (\cfg|I2C_Controller|Mux0~0_combout  & ((!\cfg|I2C_Controller|s_i2c_transceiver~4_q ) # (!\cfg|I2C_Controller|s_i2c_transceiver~2_q ))) ) )

	.dataa(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.datab(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datac(!\cfg|I2C_Controller|Mux0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Mux0~4 .extended_lut = "off";
defparam \cfg|I2C_Controller|Mux0~4 .lut_mask = 64'h0E0E0E0E06060606;
defparam \cfg|I2C_Controller|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y21_N27
cyclonev_lcell_comb \cfg|I2C_Controller|i2c_sdata~1 (
// Equation(s):
// \cfg|I2C_Controller|i2c_sdata~1_combout  = ( \cfg|I2C_Controller|s_i2c_transceiver~3_q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver~4_q ) # (\cfg|I2C_Controller|s_i2c_transceiver~2_q ) ) ) # ( !\cfg|I2C_Controller|s_i2c_transceiver~3_q  & ( 
// (\cfg|I2C_Controller|s_i2c_transceiver~4_q  & \cfg|I2C_Controller|s_i2c_transceiver~2_q ) ) )

	.dataa(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.datab(gnd),
	.datac(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|i2c_sdata~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|i2c_sdata~1 .extended_lut = "off";
defparam \cfg|I2C_Controller|i2c_sdata~1 .lut_mask = 64'h05050505AFAFAFAF;
defparam \cfg|I2C_Controller|i2c_sdata~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X89_Y7_N0
cyclonev_pll_refclk_select \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK2_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X89_Y1_N0
cyclonev_fractional_pll \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|fb_clkin ),
	.ecnc1test(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(\SW[0]~input_o ),
	.pfden(gnd),
	.refclkin(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "378.000546 mhz";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 6000;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 14;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 14;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "27.000039 mhz";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X89_Y5_N0
cyclonev_pll_reconfig \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,
\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,
\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X89_Y2_N1
cyclonev_pll_output_counter \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN2 ),
	.tclk0(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,
\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,
\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 16;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 15;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "12.193566 mhz";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 2;
// synopsys translate_on

// Location: CLKCTRL_G11
cyclonev_clkena \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0 (
	.inclk(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk [0]),
	.ena(vcc),
	.outclk(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0 .clock_type = "global clock";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0 .disable_mode = "low";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N1
cyclonev_io_ibuf \AUD_DACLRCK~input (
	.i(AUD_DACLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_DACLRCK~input_o ));
// synopsys translate_off
defparam \AUD_DACLRCK~input .bus_hold = "false";
defparam \AUD_DACLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X9_Y10_N50
dffeas \codec|DAC_Left_Right_Clock_Edges|cur_test_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\AUD_DACLRCK~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|DAC_Left_Right_Clock_Edges|cur_test_clk .is_wysiwyg = "true";
defparam \codec|DAC_Left_Right_Clock_Edges|cur_test_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y11_N15
cyclonev_lcell_comb \codec|DAC_Left_Right_Clock_Edges|last_test_clk~feeder (
// Equation(s):
// \codec|DAC_Left_Right_Clock_Edges|last_test_clk~feeder_combout  = ( \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|DAC_Left_Right_Clock_Edges|last_test_clk~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|DAC_Left_Right_Clock_Edges|last_test_clk~feeder .extended_lut = "off";
defparam \codec|DAC_Left_Right_Clock_Edges|last_test_clk~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \codec|DAC_Left_Right_Clock_Edges|last_test_clk~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y11_N16
dffeas \codec|DAC_Left_Right_Clock_Edges|last_test_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|DAC_Left_Right_Clock_Edges|last_test_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|DAC_Left_Right_Clock_Edges|last_test_clk .is_wysiwyg = "true";
defparam \codec|DAC_Left_Right_Clock_Edges|last_test_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y10_N30
cyclonev_lcell_comb \codec|done_dac_channel_sync~0 (
// Equation(s):
// \codec|done_dac_channel_sync~0_combout  = ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ) # (\codec|done_dac_channel_sync~q ) ) ) # ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( 
// \codec|done_dac_channel_sync~q  ) )

	.dataa(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|done_dac_channel_sync~q ),
	.datae(gnd),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|done_dac_channel_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|done_dac_channel_sync~0 .extended_lut = "off";
defparam \codec|done_dac_channel_sync~0 .lut_mask = 64'h00FF00FFAAFFAAFF;
defparam \codec|done_dac_channel_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y10_N32
dffeas \codec|done_dac_channel_sync (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|done_dac_channel_sync~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|done_dac_channel_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|done_dac_channel_sync .is_wysiwyg = "true";
defparam \codec|done_dac_channel_sync .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y11_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [0] ) + ( VCC ) + ( !VCC ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y11_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout  = (!\codec|Audio_Out_Serializer|comb~0_combout  $ (\codec|Audio_Out_Serializer|read_left_channel~combout )) # (\SW[0]~input_o )

	.dataa(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 64'hBB77BB77BB77BB77;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y11_N2
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y11_N3
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [1] ) + ( \codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [1] ) + ( \codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h0000AAAA000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y11_N5
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y11_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [2] ) + ( \codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [2] ) + ( \codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h0000AAAA000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y11_N8
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y11_N9
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [3] ) + ( \codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [3] ) + ( \codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h0000AAAA000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y11_N11
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y11_N12
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [4] ) + ( \codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [4] ) + ( \codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h0000AAAA000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y11_N14
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y11_N15
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [5] ) + ( \codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [5] ) + ( \codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))

	.dataa(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 64'h0000AAAA000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y11_N17
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y11_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [6] ) + ( \codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 64'h0000F0F0000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y11_N20
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y11_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add0~29 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add0~29_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \codec|Audio_Out_Serializer|Add0~30  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add0~29_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add0~29 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add0~29 .lut_mask = 64'h000000000000F0F0;
defparam \codec|Audio_Out_Serializer|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y11_N33
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add0~25 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add0~25_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~30  ))
// \codec|Audio_Out_Serializer|Add0~26  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~30  ))

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add0~25_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add0~25 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add0~25 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \codec|Audio_Out_Serializer|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y11_N36
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add0~21 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add0~21_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~26  ))
// \codec|Audio_Out_Serializer|Add0~22  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add0~21_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add0~21 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add0~21 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \codec|Audio_Out_Serializer|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y11_N39
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add0~17 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add0~17_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~22  ))
// \codec|Audio_Out_Serializer|Add0~18  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~22  ))

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add0~17_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add0~17 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add0~17 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \codec|Audio_Out_Serializer|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y11_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add0~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add0~1_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~18  ))
// \codec|Audio_Out_Serializer|Add0~2  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~18  ))

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add0~1_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add0~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add0~1 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \codec|Audio_Out_Serializer|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y11_N45
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add0~5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add0~5_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~2  ))
// \codec|Audio_Out_Serializer|Add0~6  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~2  ))

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add0~5_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add0~5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add0~5 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \codec|Audio_Out_Serializer|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y11_N48
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add0~9 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add0~9_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~6  ))
// \codec|Audio_Out_Serializer|Add0~10  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~6  ))

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add0~9_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add0~9 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add0~9 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \codec|Audio_Out_Serializer|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y11_N50
dffeas \codec|Audio_Out_Serializer|left_channel_fifo_write_space[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_fifo_write_space [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y11_N47
dffeas \codec|Audio_Out_Serializer|left_channel_fifo_write_space[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_fifo_write_space [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y11_N54
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4])) ) )

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .lut_mask = 64'h0000000000030003;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y11_N51
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ( (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  & 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .lut_mask = 64'h0000000000000055;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y11_N57
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout  & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & ((!\codec|Audio_Out_Serializer|comb~0_combout ) # (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ))) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout  & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ) ) )

	.dataa(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .lut_mask = 64'h00F000F0A0F0A0F0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y11_N59
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y11_N51
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add0~13 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add0~13_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  ) + ( VCC ) + ( \codec|Audio_Out_Serializer|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add0~13 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add0~13 .lut_mask = 64'h000000000000F0F0;
defparam \codec|Audio_Out_Serializer|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y11_N53
dffeas \codec|Audio_Out_Serializer|left_channel_fifo_write_space[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_fifo_write_space [7]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[7] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y11_N44
dffeas \codec|Audio_Out_Serializer|left_channel_fifo_write_space[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_fifo_write_space [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y11_N38
dffeas \codec|Audio_Out_Serializer|left_channel_fifo_write_space[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_fifo_write_space [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y11_N41
dffeas \codec|Audio_Out_Serializer|left_channel_fifo_write_space[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_fifo_write_space [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y11_N18
cyclonev_lcell_comb \codec|Equal2~0 (
// Equation(s):
// \codec|Equal2~0_combout  = ( !\codec|Audio_Out_Serializer|left_channel_fifo_write_space [2] & ( !\codec|Audio_Out_Serializer|left_channel_fifo_write_space [3] & ( (!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [6] & 
// (!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [5] & (!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [7] & !\codec|Audio_Out_Serializer|left_channel_fifo_write_space [4]))) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [6]),
	.datab(!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [5]),
	.datac(!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [7]),
	.datad(!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [4]),
	.datae(!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [2]),
	.dataf(!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Equal2~0 .extended_lut = "off";
defparam \codec|Equal2~0 .lut_mask = 64'h8000000000000000;
defparam \codec|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y12_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y12_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout  = ( \codec|done_dac_channel_sync~q  & ( \SW[0]~input_o  ) ) # ( !\codec|done_dac_channel_sync~q  & ( \SW[0]~input_o  ) ) # ( 
// \codec|done_dac_channel_sync~q  & ( !\SW[0]~input_o  & ( !\codec|Audio_Out_Serializer|comb~1_combout  $ (((\codec|Audio_Out_Serializer|left_channel_was_read~q  & (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & 
// \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q )))) ) ) ) # ( !\codec|done_dac_channel_sync~q  & ( !\SW[0]~input_o  & ( !\codec|Audio_Out_Serializer|comb~1_combout  ) ) )

	.dataa(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datad(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datae(!\codec|done_dac_channel_sync~q ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 64'hFF00FB04FFFFFFFF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y12_N2
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y12_N3
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( \codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( \codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h0000F0F0000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y12_N5
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y12_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( \codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( \codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h0000CCCC000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y12_N8
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y12_N9
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( \codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( \codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h0000F0F0000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y12_N11
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y12_N12
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( \codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( \codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h0000CCCC000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y12_N14
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y12_N15
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout  = SUM(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( \codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( \codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 64'h0000F0F0000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y12_N17
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y12_N24
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout  = ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ( 
// (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3])) ) )

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .lut_mask = 64'hC000C00000000000;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y12_N27
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout  & 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2])) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .lut_mask = 64'h0000000005000500;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y11_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\codec|Audio_Out_Serializer|comb~1_combout ) # ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout ) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout )) ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\codec|Audio_Out_Serializer|comb~1_combout  & ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # 
// (\codec|Audio_Out_Serializer|comb~1_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout  & \codec|Audio_Out_Serializer|read_right_channel~0_combout )) ) ) ) # ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// (!\codec|Audio_Out_Serializer|comb~1_combout  & ((\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|comb~1_combout  & ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout ) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ))) ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (\codec|Audio_Out_Serializer|comb~1_combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout  & \codec|Audio_Out_Serializer|read_right_channel~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ),
	.datad(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .lut_mask = 64'h000333CFCC03FFCF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y11_N2
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y11_N24
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & ( (!\SW[0]~input_o  & ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|comb~1_combout ))) # 
// (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((!\codec|Audio_Out_Serializer|comb~1_combout ) # (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ))))) ) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (!\SW[0]~input_o  & \codec|Audio_Out_Serializer|comb~1_combout ))) ) ) ) # ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & ( (!\SW[0]~input_o  & 
// (((!\codec|Audio_Out_Serializer|read_right_channel~0_combout ) # (!\codec|Audio_Out_Serializer|comb~1_combout )) # (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ))) ) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & ( (!\SW[0]~input_o  & 
// ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((!\codec|Audio_Out_Serializer|comb~1_combout ))) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & \codec|Audio_Out_Serializer|comb~1_combout )))) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'hC010F0D0001030D0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y11_N26
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y11_N24
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\SW[0]~input_o  & ((!\codec|Audio_Out_Serializer|comb~1_combout ) # (!\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) ) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// (!\codec|Audio_Out_Serializer|comb~1_combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & !\SW[0]~input_o )) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( !\SW[0]~input_o  ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\SW[0]~input_o  & (!\codec|Audio_Out_Serializer|comb~1_combout  $ (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 .lut_mask = 64'h9090F0F08080E0E0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y11_N26
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y11_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout  = ( !\SW[0]~input_o  & ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & !\codec|Audio_Out_Serializer|read_right_channel~0_combout ) ) ) ) # ( !\SW[0]~input_o  & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( ((\codec|Audio_Out_Serializer|comb~1_combout  & \codec|Audio_Out_Serializer|read_right_channel~0_combout )) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ) ) ) )

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .lut_mask = 64'h0F3F00000F000000;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y11_N8
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y10_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|left_channel_was_read~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|left_channel_was_read~0_combout  = ( \codec|Audio_Out_Serializer|left_channel_was_read~q  & ( \codec|done_dac_channel_sync~q  & ( (!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ) # 
// (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ) ) ) ) # ( !\codec|Audio_Out_Serializer|left_channel_was_read~q  & ( \codec|done_dac_channel_sync~q  & ( (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & (!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ))) ) ) ) # ( \codec|Audio_Out_Serializer|left_channel_was_read~q  & ( !\codec|done_dac_channel_sync~q  ) )

	.dataa(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.dataf(!\codec|done_dac_channel_sync~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|left_channel_was_read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_was_read~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|left_channel_was_read~0 .lut_mask = 64'h0000FFFF0010F5F5;
defparam \codec|Audio_Out_Serializer|left_channel_was_read~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y10_N8
dffeas \codec|Audio_Out_Serializer|left_channel_was_read (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|left_channel_was_read~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_was_read .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_was_read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y10_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|read_right_channel~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|read_right_channel~0_combout  = ( \codec|done_dac_channel_sync~q  & ( (\codec|Audio_Out_Serializer|left_channel_was_read~q  & (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & 
// \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q )) ) )

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datae(gnd),
	.dataf(!\codec|done_dac_channel_sync~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|read_right_channel~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|read_right_channel~0 .lut_mask = 64'h0000000000300030;
defparam \codec|Audio_Out_Serializer|read_right_channel~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y12_N54
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5])) ) )

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .lut_mask = 64'h0000000000030003;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y12_N57
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .lut_mask = 64'h0000000000050005;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y12_N3
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( \codec|Audio_Out_Serializer|comb~1_combout  
// & ( !\codec|Audio_Out_Serializer|read_right_channel~0_combout  ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( !\codec|Audio_Out_Serializer|comb~1_combout  & ( 
// !\codec|Audio_Out_Serializer|read_right_channel~0_combout  ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( !\codec|Audio_Out_Serializer|comb~1_combout  & ( 
// (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.datad(gnd),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.dataf(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .lut_mask = 64'h0C0CCCCC0000CCCC;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y12_N5
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y11_N35
dffeas \codec|Audio_Out_Serializer|left_channel_fifo_write_space[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_fifo_write_space [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y11_N32
dffeas \codec|Audio_Out_Serializer|left_channel_fifo_write_space[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_fifo_write_space [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y11_N54
cyclonev_lcell_comb \codec|Equal2~1 (
// Equation(s):
// \codec|Equal2~1_combout  = ( !\codec|Audio_Out_Serializer|left_channel_fifo_write_space [0] & ( !\codec|Audio_Out_Serializer|left_channel_fifo_write_space [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Equal2~1 .extended_lut = "off";
defparam \codec|Equal2~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \codec|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y12_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add1~5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add1~5_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \codec|Audio_Out_Serializer|Add1~6  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add1~5_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add1~5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add1~5 .lut_mask = 64'h000000000000F0F0;
defparam \codec|Audio_Out_Serializer|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y12_N33
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add1~9 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add1~9_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~6  ))
// \codec|Audio_Out_Serializer|Add1~10  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add1~9_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add1~9 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add1~9 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \codec|Audio_Out_Serializer|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y12_N35
dffeas \codec|Audio_Out_Serializer|right_channel_fifo_write_space[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|right_channel_fifo_write_space [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y12_N36
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add1~13 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add1~13_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~10  ))
// \codec|Audio_Out_Serializer|Add1~14  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add1~13_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add1~13 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add1~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \codec|Audio_Out_Serializer|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y12_N39
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add1~17 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add1~17_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~14  ))
// \codec|Audio_Out_Serializer|Add1~18  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~14  ))

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add1~17_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add1~17 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add1~17 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \codec|Audio_Out_Serializer|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y12_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add1~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add1~1_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~18  ))
// \codec|Audio_Out_Serializer|Add1~2  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~18  ))

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add1~1_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add1~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add1~1 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \codec|Audio_Out_Serializer|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y12_N44
dffeas \codec|Audio_Out_Serializer|right_channel_fifo_write_space[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|right_channel_fifo_write_space [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y12_N38
dffeas \codec|Audio_Out_Serializer|right_channel_fifo_write_space[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|right_channel_fifo_write_space [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y12_N41
dffeas \codec|Audio_Out_Serializer|right_channel_fifo_write_space[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|right_channel_fifo_write_space [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y12_N45
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add1~21 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add1~21_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~2  ))
// \codec|Audio_Out_Serializer|Add1~22  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~2  ))

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add1~21_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add1~21 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add1~21 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \codec|Audio_Out_Serializer|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y12_N47
dffeas \codec|Audio_Out_Serializer|right_channel_fifo_write_space[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|right_channel_fifo_write_space [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y12_N31
dffeas \codec|Audio_Out_Serializer|right_channel_fifo_write_space[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|right_channel_fifo_write_space [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y12_N6
cyclonev_lcell_comb \codec|Equal3~0 (
// Equation(s):
// \codec|Equal3~0_combout  = ( !\codec|Audio_Out_Serializer|right_channel_fifo_write_space [5] & ( !\codec|Audio_Out_Serializer|right_channel_fifo_write_space [0] & ( (!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [1] & 
// (!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [4] & (!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [2] & !\codec|Audio_Out_Serializer|right_channel_fifo_write_space [3]))) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [1]),
	.datab(!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [4]),
	.datac(!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [2]),
	.datad(!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [3]),
	.datae(!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [5]),
	.dataf(!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Equal3~0 .extended_lut = "off";
defparam \codec|Equal3~0 .lut_mask = 64'h8000000000000000;
defparam \codec|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y12_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|comb~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|comb~1_combout  = ( \codec|Equal3~0_combout  & ( (((\codec|Equal2~0_combout  & \codec|Equal2~1_combout )) # (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q )) # 
// (\codec|Equal3~1_combout ) ) ) # ( !\codec|Equal3~0_combout  & ( ((\codec|Equal2~0_combout  & \codec|Equal2~1_combout )) # (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ) ) )

	.dataa(!\codec|Equal2~0_combout ),
	.datab(!\codec|Equal3~1_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datad(!\codec|Equal2~1_combout ),
	.datae(gnd),
	.dataf(!\codec|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|comb~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|comb~1 .lut_mask = 64'h0F5F0F5F3F7F3F7F;
defparam \codec|Audio_Out_Serializer|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y12_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout  = SUM(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( \codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 64'h0000CCCC000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y12_N20
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y12_N48
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add1~25 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add1~25_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~22  ))
// \codec|Audio_Out_Serializer|Add1~26  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~22  ))

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add1~25_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add1~25 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add1~25 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \codec|Audio_Out_Serializer|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y12_N50
dffeas \codec|Audio_Out_Serializer|right_channel_fifo_write_space[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|right_channel_fifo_write_space [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y12_N51
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add1~29 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add1~29_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  ) + ( VCC ) + ( \codec|Audio_Out_Serializer|Add1~26  ))

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add1~29 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add1~29 .lut_mask = 64'h000000000000AAAA;
defparam \codec|Audio_Out_Serializer|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y12_N53
dffeas \codec|Audio_Out_Serializer|right_channel_fifo_write_space[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|right_channel_fifo_write_space [7]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[7] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y12_N12
cyclonev_lcell_comb \codec|Equal3~1 (
// Equation(s):
// \codec|Equal3~1_combout  = ( !\codec|Audio_Out_Serializer|right_channel_fifo_write_space [7] & ( !\codec|Audio_Out_Serializer|right_channel_fifo_write_space [6] ) )

	.dataa(!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Equal3~1 .extended_lut = "off";
defparam \codec|Equal3~1 .lut_mask = 64'hAAAAAAAA00000000;
defparam \codec|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y12_N21
cyclonev_lcell_comb \codec|Audio_Out_Serializer|comb~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|comb~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  
// & ( (!\codec|Equal2~0_combout  & (\codec|Equal3~1_combout  & (\codec|Equal3~0_combout ))) # (\codec|Equal2~0_combout  & (((\codec|Equal3~1_combout  & \codec|Equal3~0_combout )) # (\codec|Equal2~1_combout ))) ) )

	.dataa(!\codec|Equal2~0_combout ),
	.datab(!\codec|Equal3~1_combout ),
	.datac(!\codec|Equal3~0_combout ),
	.datad(!\codec|Equal2~1_combout ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|comb~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|comb~0 .lut_mask = 64'h03570357FFFFFFFF;
defparam \codec|Audio_Out_Serializer|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y11_N27
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout  = ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & ( 
// (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])) ) )

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .lut_mask = 64'hC000C00000000000;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y11_N24
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout  = ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .lut_mask = 64'h0005000500000000;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y11_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// (!\codec|Audio_Out_Serializer|comb~0_combout  & ((!\codec|Audio_Out_Serializer|read_left_channel~combout ) # ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q )))) # 
// (\codec|Audio_Out_Serializer|comb~0_combout  & ((!\codec|Audio_Out_Serializer|read_left_channel~combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout  & (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout )))) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\codec|Audio_Out_Serializer|comb~0_combout  & (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q )))) # (\codec|Audio_Out_Serializer|comb~0_combout  & ((!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout )))) ) )

	.dataa(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .lut_mask = 64'h0167016789EF89EF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y11_N31
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y11_N36
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( !\SW[0]~input_o  & ( 
// (!\codec|Audio_Out_Serializer|comb~0_combout  & (((!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ) # (\codec|Audio_Out_Serializer|read_left_channel~combout )))) # 
// (\codec|Audio_Out_Serializer|comb~0_combout  & (((!\codec|Audio_Out_Serializer|read_left_channel~combout )) # (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ))) ) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( !\SW[0]~input_o  & ( (!\codec|Audio_Out_Serializer|comb~0_combout  & 
// (((!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & !\codec|Audio_Out_Serializer|read_left_channel~combout )))) # (\codec|Audio_Out_Serializer|comb~0_combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ((\codec|Audio_Out_Serializer|read_left_channel~combout )))) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datac(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datad(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'hC005CFF500000000;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y11_N38
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y11_N45
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\SW[0]~input_o  & 
// ((!\codec|Audio_Out_Serializer|comb~0_combout  & ((!\codec|Audio_Out_Serializer|read_left_channel~combout ) # (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ))) # 
// (\codec|Audio_Out_Serializer|comb~0_combout  & (!\codec|Audio_Out_Serializer|read_left_channel~combout  & \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q )))) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\SW[0]~input_o  & ((!\codec|Audio_Out_Serializer|comb~0_combout  $ (\codec|Audio_Out_Serializer|read_left_channel~combout )) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ))) ) )

	.dataa(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 .lut_mask = 64'h84CC84CC80C880C8;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y11_N47
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y11_N33
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout  = ( !\SW[0]~input_o  & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q )))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ) # 
// (\codec|Audio_Out_Serializer|comb~0_combout )))) ) )

	.dataa(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .lut_mask = 64'h1F0C1F0C00000000;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y11_N35
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y10_N33
cyclonev_lcell_comb \codec|Audio_Out_Serializer|read_left_channel (
// Equation(s):
// \codec|Audio_Out_Serializer|read_left_channel~combout  = ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & (\codec|done_dac_channel_sync~q  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ))) ) )

	.dataa(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\codec|done_dac_channel_sync~q ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datae(gnd),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|read_left_channel .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|read_left_channel .lut_mask = 64'h0001000100000000;
defparam \codec|Audio_Out_Serializer|read_left_channel .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y10_N30
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y10_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( 
// VCC ) + ( !VCC ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( 
// VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y12_N54
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout  = ( \codec|Equal3~1_combout  & ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( 
// \SW[0]~input_o  ) ) ) # ( !\codec|Equal3~1_combout  & ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( \SW[0]~input_o  ) ) ) # ( \codec|Equal3~1_combout  & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( ((!\codec|Equal3~0_combout  & ((!\codec|Equal2~1_combout ) # (!\codec|Equal2~0_combout )))) # (\SW[0]~input_o ) ) ) ) # ( !\codec|Equal3~1_combout  & 
// ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( ((!\codec|Equal2~1_combout ) # (!\codec|Equal2~0_combout )) # (\SW[0]~input_o ) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\codec|Equal2~1_combout ),
	.datac(!\codec|Equal2~0_combout ),
	.datad(!\codec|Equal3~0_combout ),
	.datae(!\codec|Equal3~1_combout ),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 64'hFDFDFD5555555555;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y10_N1
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y10_N3
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y10_N4
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y10_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y10_N7
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y10_N9
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y10_N10
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y10_N12
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y10_N13
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y10_N15
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y10_N16
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y10_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y10_N19
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y10_N3
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout  & ( 
// !\SW[0]~input_o  ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 64'h0000AAAA0000AAAA;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y10_N5
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N39
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = (!\SW[0]~input_o  & !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N36
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout  = ( \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( \SW[0]~input_o  ) ) # ( !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( 
// ((\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & (\codec|Audio_Out_Serializer|left_channel_was_read~q  & \codec|done_dac_channel_sync~q ))) # (\SW[0]~input_o ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datac(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datad(!\codec|done_dac_channel_sync~q ),
	.datae(gnd),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .lut_mask = 64'h5557555755555555;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N41
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y10_N36
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( \codec|done_dac_channel_sync~q  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] ) ) ) # ( !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( \codec|done_dac_channel_sync~q  & ( 
// (!\codec|Audio_Out_Serializer|left_channel_was_read~q  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0])) # (\codec|Audio_Out_Serializer|left_channel_was_read~q  & 
// ((!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0])) # (\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & 
// ((!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ))))) ) ) ) # ( \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( !\codec|done_dac_channel_sync~q  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] ) ) ) # ( !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( !\codec|done_dac_channel_sync~q  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] ) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.datab(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datae(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.dataf(!\codec|done_dac_channel_sync~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h5555555555745555;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] 
// ) + ( VCC ) + ( !VCC ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] 
// ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N54
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = ( \codec|done_dac_channel_sync~q  & ( \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( \SW[0]~input_o  ) ) ) # ( 
// !\codec|done_dac_channel_sync~q  & ( \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( \SW[0]~input_o  ) ) ) # ( \codec|done_dac_channel_sync~q  & ( !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( 
// ((\codec|Audio_Out_Serializer|left_channel_was_read~q  & (\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ))) # (\SW[0]~input_o ) ) ) ) # ( 
// !\codec|done_dac_channel_sync~q  & ( !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( \SW[0]~input_o  ) ) )

	.dataa(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datac(!\SW[0]~input_o ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datae(!\codec|done_dac_channel_sync~q ),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 64'h0F0F1F0F0F0F0F0F;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N2
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y10_N15
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout  & ( 
// !\SW[0]~input_o  ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 64'h00000000AAAAAAAA;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y10_N17
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y10_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( \codec|Audio_Out_Serializer|left_channel_was_read~q  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] ) ) ) # ( !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( \codec|Audio_Out_Serializer|left_channel_was_read~q  & ( 
// (!\codec|done_dac_channel_sync~q  & (((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1])))) # (\codec|done_dac_channel_sync~q  & ((!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]))) # (\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])))) ) ) ) # ( \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( !\codec|Audio_Out_Serializer|left_channel_was_read~q  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] ) ) ) # ( !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( !\codec|Audio_Out_Serializer|left_channel_was_read~q  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] ) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.datac(!\codec|done_dac_channel_sync~q ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datae(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.dataf(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h3333333333353333;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N3
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N4
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y10_N45
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout  & ( 
// !\SW[0]~input_o  ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 64'h00000000AAAAAAAA;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y10_N46
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y10_N15
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] & ( (!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ) # ((!\codec|Audio_Out_Serializer|left_channel_was_read~q ) # 
// ((!\codec|done_dac_channel_sync~q ) # (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] & ( (\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & (\codec|Audio_Out_Serializer|left_channel_was_read~q  & 
// (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & \codec|done_dac_channel_sync~q ))) ) ) )

	.dataa(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datab(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datad(!\codec|done_dac_channel_sync~q ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h00000010FFEFFFFF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y10_N24
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout  & ( 
// !\SW[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 64'h00000000F0F0F0F0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y10_N26
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N7
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y10_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] ) ) ) # ( !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( 
// (!\codec|Audio_Out_Serializer|left_channel_was_read~q  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3])) # (\codec|Audio_Out_Serializer|left_channel_was_read~q  & 
// ((!\codec|done_dac_channel_sync~q  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3])) # (\codec|done_dac_channel_sync~q  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]))))) ) ) ) # ( \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] ) ) ) # ( !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] ) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.datab(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datac(!\codec|done_dac_channel_sync~q ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h5555555554575555;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N9
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N10
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y10_N9
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout  & ( 
// !\SW[0]~input_o  ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 64'h0000AAAA0000AAAA;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y10_N10
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y10_N12
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] & ( (!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ) # ((!\codec|Audio_Out_Serializer|left_channel_was_read~q ) # 
// ((!\codec|done_dac_channel_sync~q ) # (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] & ( (\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & (\codec|Audio_Out_Serializer|left_channel_was_read~q  & (\codec|done_dac_channel_sync~q  & 
// !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) )

	.dataa(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datab(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datac(!\codec|done_dac_channel_sync~q ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h00000100FEFFFFFF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N12
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N13
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N45
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout  & ( 
// !\SW[0]~input_o  ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 64'h00000000AAAAAAAA;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N46
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] & ( ((!\codec|done_dac_channel_sync~q ) # ((!\codec|Audio_Out_Serializer|left_channel_was_read~q ) # 
// (!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ))) # (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] & ( (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & (\codec|done_dac_channel_sync~q  & (\codec|Audio_Out_Serializer|left_channel_was_read~q  & 
// \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ))) ) ) )

	.dataa(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\codec|done_dac_channel_sync~q ),
	.datac(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 64'h00000002FFFDFFFF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N15
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N16
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout  = (!\SW[0]~input_o  & 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N44
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N21
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] & ( ((!\codec|done_dac_channel_sync~q ) # ((!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ) # 
// (!\codec|Audio_Out_Serializer|left_channel_was_read~q ))) # (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] & ( (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & (\codec|done_dac_channel_sync~q  & (\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & 
// \codec|Audio_Out_Serializer|left_channel_was_read~q ))) ) ) )

	.dataa(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\codec|done_dac_channel_sync~q ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datad(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 64'h00000002FFFDFFFF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N0
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( \play_counters[0][0]~q  ) + ( VCC ) + ( !VCC ))
// \Add3~2  = CARRY(( \play_counters[0][0]~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[0][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(\Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h0000000000000F0F;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N0
cyclonev_lcell_comb \cd|divided_clocks[0]~0 (
// Equation(s):
// \cd|divided_clocks[0]~0_combout  = ( !\cd|divided_clocks [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cd|divided_clocks [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cd|divided_clocks[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cd|divided_clocks[0]~0 .extended_lut = "off";
defparam \cd|divided_clocks[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \cd|divided_clocks[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N2
dffeas \cd|divided_clocks[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cd|divided_clocks[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd|divided_clocks [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cd|divided_clocks[0] .is_wysiwyg = "true";
defparam \cd|divided_clocks[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N30
cyclonev_lcell_comb \cd|Add0~33 (
// Equation(s):
// \cd|Add0~33_sumout  = SUM(( \cd|divided_clocks [1] ) + ( \cd|divided_clocks [0] ) + ( !VCC ))
// \cd|Add0~34  = CARRY(( \cd|divided_clocks [1] ) + ( \cd|divided_clocks [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cd|divided_clocks [0]),
	.datad(!\cd|divided_clocks [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cd|Add0~33_sumout ),
	.cout(\cd|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cd|Add0~33 .extended_lut = "off";
defparam \cd|Add0~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \cd|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N32
dffeas \cd|divided_clocks[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cd|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd|divided_clocks [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cd|divided_clocks[1] .is_wysiwyg = "true";
defparam \cd|divided_clocks[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N33
cyclonev_lcell_comb \cd|Add0~29 (
// Equation(s):
// \cd|Add0~29_sumout  = SUM(( \cd|divided_clocks [2] ) + ( GND ) + ( \cd|Add0~34  ))
// \cd|Add0~30  = CARRY(( \cd|divided_clocks [2] ) + ( GND ) + ( \cd|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cd|divided_clocks [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cd|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cd|Add0~29_sumout ),
	.cout(\cd|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cd|Add0~29 .extended_lut = "off";
defparam \cd|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \cd|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N35
dffeas \cd|divided_clocks[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cd|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd|divided_clocks [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cd|divided_clocks[2] .is_wysiwyg = "true";
defparam \cd|divided_clocks[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N36
cyclonev_lcell_comb \cd|Add0~25 (
// Equation(s):
// \cd|Add0~25_sumout  = SUM(( \cd|divided_clocks [3] ) + ( GND ) + ( \cd|Add0~30  ))
// \cd|Add0~26  = CARRY(( \cd|divided_clocks [3] ) + ( GND ) + ( \cd|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cd|divided_clocks [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cd|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cd|Add0~25_sumout ),
	.cout(\cd|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cd|Add0~25 .extended_lut = "off";
defparam \cd|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \cd|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N38
dffeas \cd|divided_clocks[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cd|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd|divided_clocks [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cd|divided_clocks[3] .is_wysiwyg = "true";
defparam \cd|divided_clocks[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N39
cyclonev_lcell_comb \cd|Add0~21 (
// Equation(s):
// \cd|Add0~21_sumout  = SUM(( \cd|divided_clocks [4] ) + ( GND ) + ( \cd|Add0~26  ))
// \cd|Add0~22  = CARRY(( \cd|divided_clocks [4] ) + ( GND ) + ( \cd|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cd|divided_clocks [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cd|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cd|Add0~21_sumout ),
	.cout(\cd|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cd|Add0~21 .extended_lut = "off";
defparam \cd|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \cd|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N41
dffeas \cd|divided_clocks[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cd|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd|divided_clocks [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cd|divided_clocks[4] .is_wysiwyg = "true";
defparam \cd|divided_clocks[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N42
cyclonev_lcell_comb \cd|Add0~17 (
// Equation(s):
// \cd|Add0~17_sumout  = SUM(( \cd|divided_clocks [5] ) + ( GND ) + ( \cd|Add0~22  ))
// \cd|Add0~18  = CARRY(( \cd|divided_clocks [5] ) + ( GND ) + ( \cd|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cd|divided_clocks [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cd|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cd|Add0~17_sumout ),
	.cout(\cd|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cd|Add0~17 .extended_lut = "off";
defparam \cd|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \cd|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N44
dffeas \cd|divided_clocks[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cd|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd|divided_clocks [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cd|divided_clocks[5] .is_wysiwyg = "true";
defparam \cd|divided_clocks[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N45
cyclonev_lcell_comb \cd|Add0~13 (
// Equation(s):
// \cd|Add0~13_sumout  = SUM(( \cd|divided_clocks [6] ) + ( GND ) + ( \cd|Add0~18  ))
// \cd|Add0~14  = CARRY(( \cd|divided_clocks [6] ) + ( GND ) + ( \cd|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cd|divided_clocks [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cd|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cd|Add0~13_sumout ),
	.cout(\cd|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cd|Add0~13 .extended_lut = "off";
defparam \cd|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \cd|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N47
dffeas \cd|divided_clocks[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cd|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd|divided_clocks [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cd|divided_clocks[6] .is_wysiwyg = "true";
defparam \cd|divided_clocks[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N48
cyclonev_lcell_comb \cd|Add0~9 (
// Equation(s):
// \cd|Add0~9_sumout  = SUM(( \cd|divided_clocks [7] ) + ( GND ) + ( \cd|Add0~14  ))
// \cd|Add0~10  = CARRY(( \cd|divided_clocks [7] ) + ( GND ) + ( \cd|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cd|divided_clocks [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cd|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cd|Add0~9_sumout ),
	.cout(\cd|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cd|Add0~9 .extended_lut = "off";
defparam \cd|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \cd|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N50
dffeas \cd|divided_clocks[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cd|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd|divided_clocks [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cd|divided_clocks[7] .is_wysiwyg = "true";
defparam \cd|divided_clocks[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N51
cyclonev_lcell_comb \cd|Add0~5 (
// Equation(s):
// \cd|Add0~5_sumout  = SUM(( \cd|divided_clocks [8] ) + ( GND ) + ( \cd|Add0~10  ))
// \cd|Add0~6  = CARRY(( \cd|divided_clocks [8] ) + ( GND ) + ( \cd|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cd|divided_clocks [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cd|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cd|Add0~5_sumout ),
	.cout(\cd|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cd|Add0~5 .extended_lut = "off";
defparam \cd|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \cd|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N53
dffeas \cd|divided_clocks[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cd|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd|divided_clocks [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cd|divided_clocks[8] .is_wysiwyg = "true";
defparam \cd|divided_clocks[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N54
cyclonev_lcell_comb \cd|Add0~1 (
// Equation(s):
// \cd|Add0~1_sumout  = SUM(( \cd|divided_clocks [9] ) + ( GND ) + ( \cd|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cd|divided_clocks [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cd|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cd|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cd|Add0~1 .extended_lut = "off";
defparam \cd|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \cd|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N55
dffeas \cd|divided_clocks[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cd|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd|divided_clocks [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cd|divided_clocks[9] .is_wysiwyg = "true";
defparam \cd|divided_clocks[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N3
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( \play_counters[0][1]~q  ) + ( GND ) + ( \Add3~2  ))
// \Add3~6  = CARRY(( \play_counters[0][1]~q  ) + ( GND ) + ( \Add3~2  ))

	.dataa(!\play_counters[0][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N42
cyclonev_lcell_comb \cycled~0 (
// Equation(s):
// \cycled~0_combout  = ( cycled[0] & ( done[0] & ( \cd|divided_clocks [9] ) ) ) # ( cycled[0] & ( !done[0] & ( \cd|divided_clocks [9] ) ) ) # ( !cycled[0] & ( !done[0] & ( (\cd|divided_clocks [9] & !\KEY[0]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\cd|divided_clocks [9]),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(!cycled[0]),
	.dataf(!done[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cycled~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cycled~0 .extended_lut = "off";
defparam \cycled~0 .lut_mask = 64'h3030333300003333;
defparam \cycled~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N44
dffeas \cycled[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cycled~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cycled[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cycled[0] .is_wysiwyg = "true";
defparam \cycled[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N57
cyclonev_lcell_comb \play_counters[0][7]~1 (
// Equation(s):
// \play_counters[0][7]~1_combout  = ( cycled[0] & ( (\SW[0]~input_o ) # (\KEY[0]~input_o ) ) ) # ( !cycled[0] & ( (((\cd|divided_clocks [9] & !done[0])) # (\SW[0]~input_o )) # (\KEY[0]~input_o ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\cd|divided_clocks [9]),
	.datac(!done[0]),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!cycled[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\play_counters[0][7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \play_counters[0][7]~1 .extended_lut = "off";
defparam \play_counters[0][7]~1 .lut_mask = 64'h75FF75FF55FF55FF;
defparam \play_counters[0][7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N5
dffeas \play_counters[0][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add3~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][7]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[0][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][1] .is_wysiwyg = "true";
defparam \play_counters[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N6
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( \play_counters[0][2]~q  ) + ( GND ) + ( \Add3~6  ))
// \Add3~10  = CARRY(( \play_counters[0][2]~q  ) + ( GND ) + ( \Add3~6  ))

	.dataa(gnd),
	.datab(!\play_counters[0][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N8
dffeas \play_counters[0][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add3~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][7]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[0][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][2] .is_wysiwyg = "true";
defparam \play_counters[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N9
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( \play_counters[0][3]~q  ) + ( GND ) + ( \Add3~10  ))
// \Add3~14  = CARRY(( \play_counters[0][3]~q  ) + ( GND ) + ( \Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[0][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N11
dffeas \play_counters[0][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add3~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][7]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[0][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][3] .is_wysiwyg = "true";
defparam \play_counters[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N12
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( \play_counters[0][4]~q  ) + ( GND ) + ( \Add3~14  ))
// \Add3~18  = CARRY(( \play_counters[0][4]~q  ) + ( GND ) + ( \Add3~14  ))

	.dataa(gnd),
	.datab(!\play_counters[0][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N14
dffeas \play_counters[0][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add3~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][7]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[0][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][4] .is_wysiwyg = "true";
defparam \play_counters[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N15
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( \play_counters[0][5]~q  ) + ( GND ) + ( \Add3~18  ))
// \Add3~22  = CARRY(( \play_counters[0][5]~q  ) + ( GND ) + ( \Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[0][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N17
dffeas \play_counters[0][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add3~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][7]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[0][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][5] .is_wysiwyg = "true";
defparam \play_counters[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N18
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( \play_counters[0][6]~q  ) + ( GND ) + ( \Add3~22  ))
// \Add3~26  = CARRY(( \play_counters[0][6]~q  ) + ( GND ) + ( \Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[0][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N20
dffeas \play_counters[0][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add3~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][7]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[0][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][6] .is_wysiwyg = "true";
defparam \play_counters[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N21
cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( \play_counters[0][7]~q  ) + ( GND ) + ( \Add3~26  ))
// \Add3~30  = CARRY(( \play_counters[0][7]~q  ) + ( GND ) + ( \Add3~26  ))

	.dataa(!\play_counters[0][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h0000FFFF00005555;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N23
dffeas \play_counters[0][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add3~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][7]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[0][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][7] .is_wysiwyg = "true";
defparam \play_counters[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N24
cyclonev_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_sumout  = SUM(( \play_counters[0][8]~q  ) + ( GND ) + ( \Add3~30  ))
// \Add3~34  = CARRY(( \play_counters[0][8]~q  ) + ( GND ) + ( \Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[0][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~33_sumout ),
	.cout(\Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \Add3~33 .extended_lut = "off";
defparam \Add3~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N26
dffeas \play_counters[0][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add3~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][7]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[0][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][8] .is_wysiwyg = "true";
defparam \play_counters[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N27
cyclonev_lcell_comb \Add3~37 (
// Equation(s):
// \Add3~37_sumout  = SUM(( \play_counters[0][9]~q  ) + ( GND ) + ( \Add3~34  ))
// \Add3~38  = CARRY(( \play_counters[0][9]~q  ) + ( GND ) + ( \Add3~34  ))

	.dataa(!\play_counters[0][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~37_sumout ),
	.cout(\Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \Add3~37 .extended_lut = "off";
defparam \Add3~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N29
dffeas \play_counters[0][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add3~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][7]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[0][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][9] .is_wysiwyg = "true";
defparam \play_counters[0][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N30
cyclonev_lcell_comb \Add3~41 (
// Equation(s):
// \Add3~41_sumout  = SUM(( \play_counters[0][10]~q  ) + ( GND ) + ( \Add3~38  ))
// \Add3~42  = CARRY(( \play_counters[0][10]~q  ) + ( GND ) + ( \Add3~38  ))

	.dataa(gnd),
	.datab(!\play_counters[0][10]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~41_sumout ),
	.cout(\Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \Add3~41 .extended_lut = "off";
defparam \Add3~41 .lut_mask = 64'h0000FFFF00003333;
defparam \Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N32
dffeas \play_counters[0][10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add3~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][7]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[0][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][10] .is_wysiwyg = "true";
defparam \play_counters[0][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N33
cyclonev_lcell_comb \Add3~45 (
// Equation(s):
// \Add3~45_sumout  = SUM(( \play_counters[0][11]~q  ) + ( GND ) + ( \Add3~42  ))
// \Add3~46  = CARRY(( \play_counters[0][11]~q  ) + ( GND ) + ( \Add3~42  ))

	.dataa(!\play_counters[0][11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~45_sumout ),
	.cout(\Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \Add3~45 .extended_lut = "off";
defparam \Add3~45 .lut_mask = 64'h0000FFFF00005555;
defparam \Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N35
dffeas \play_counters[0][11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add3~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][7]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[0][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][11] .is_wysiwyg = "true";
defparam \play_counters[0][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N0
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( \play_counters[0][9]~q  & ( \play_counters[0][11]~q  & ( (\play_counters[0][0]~q  & (\play_counters[0][1]~q  & \play_counters[0][10]~q )) ) ) )

	.dataa(!\play_counters[0][0]~q ),
	.datab(!\play_counters[0][1]~q ),
	.datac(!\play_counters[0][10]~q ),
	.datad(gnd),
	.datae(!\play_counters[0][9]~q ),
	.dataf(!\play_counters[0][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h0000000000000101;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N36
cyclonev_lcell_comb \Add3~49 (
// Equation(s):
// \Add3~49_sumout  = SUM(( \play_counters[0][12]~q  ) + ( GND ) + ( \Add3~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[0][12]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~49 .extended_lut = "off";
defparam \Add3~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N38
dffeas \play_counters[0][12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add3~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][7]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[0][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][12] .is_wysiwyg = "true";
defparam \play_counters[0][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N30
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( \play_counters[0][2]~q  & ( \play_counters[0][7]~q  & ( (\play_counters[0][6]~q  & (\play_counters[0][3]~q  & (\play_counters[0][5]~q  & \play_counters[0][4]~q ))) ) ) )

	.dataa(!\play_counters[0][6]~q ),
	.datab(!\play_counters[0][3]~q ),
	.datac(!\play_counters[0][5]~q ),
	.datad(!\play_counters[0][4]~q ),
	.datae(!\play_counters[0][2]~q ),
	.dataf(!\play_counters[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h0000000000000001;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N48
cyclonev_lcell_comb \done~0 (
// Equation(s):
// \done~0_combout  = ( done[0] & ( \Equal0~0_combout  & ( (!\KEY[0]~input_o ) # ((\Equal0~1_combout  & (\play_counters[0][8]~q  & \play_counters[0][12]~q ))) ) ) ) # ( !done[0] & ( \Equal0~0_combout  & ( (\Equal0~1_combout  & (\play_counters[0][8]~q  & 
// \play_counters[0][12]~q )) ) ) ) # ( done[0] & ( !\Equal0~0_combout  & ( !\KEY[0]~input_o  ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\Equal0~1_combout ),
	.datac(!\play_counters[0][8]~q ),
	.datad(!\play_counters[0][12]~q ),
	.datae(!done[0]),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \done~0 .extended_lut = "off";
defparam \done~0 .lut_mask = 64'h0000AAAA0003AAAB;
defparam \done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N50
dffeas \done[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(done[0]),
	.prn(vcc));
// synopsys translate_off
defparam \done[0] .is_wysiwyg = "true";
defparam \done[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N54
cyclonev_lcell_comb \play_counters[0][7]~0 (
// Equation(s):
// \play_counters[0][7]~0_combout  = ( cycled[0] ) # ( !cycled[0] & ( ((!\cd|divided_clocks [9]) # ((\SW[0]~input_o ) # (done[0]))) # (\KEY[0]~input_o ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\cd|divided_clocks [9]),
	.datac(!done[0]),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!cycled[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\play_counters[0][7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \play_counters[0][7]~0 .extended_lut = "off";
defparam \play_counters[0][7]~0 .lut_mask = 64'hDFFFDFFFFFFFFFFF;
defparam \play_counters[0][7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N2
dffeas \play_counters[0][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add3~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][7]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[0][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][0] .is_wysiwyg = "true";
defparam \play_counters[0][0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \perc|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\perc|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \perc|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a0 .init_file = "perc.mif";
defparam \perc|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \perc|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "audio_rom:perc|altsyncram:altsyncram_component|altsyncram_ccf1:auto_generated|ALTSYNCRAM";
defparam \perc|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \perc|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \perc|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \perc|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \perc|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \perc|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \perc|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \perc|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \perc|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \perc|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \perc|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \perc|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000032D324277A56305BBCD9095A9797CAC9C083C1EE625F672EA19EF454B6E19891B96BDDF11CBB9B73EDB56A47853EEAC04053E403FC7E2750657B66DE1219B48E0326E5C2905F707A8CB101E4BF44D24AFCD6568BF4DF52D851291E409647C5D99268489DE2E628A0BA12CF64D684C90EFE2E137D2EBD0EE6A09E3E1C3572FBAA9EA2F4B21C6441A7296E4BE984AC0B7A9FB1D1F4C2C17A228EA8C693FF4E98A31BCDEC3C28A45898B05C3";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N0
cyclonev_lcell_comb \Add6~1 (
// Equation(s):
// \Add6~1_sumout  = SUM(( \play_counters[3][0]~q  ) + ( VCC ) + ( !VCC ))
// \Add6~2  = CARRY(( \play_counters[3][0]~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[3][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~1_sumout ),
	.cout(\Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \Add6~1 .extended_lut = "off";
defparam \Add6~1 .lut_mask = 64'h0000000000000F0F;
defparam \Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N3
cyclonev_lcell_comb \Add6~5 (
// Equation(s):
// \Add6~5_sumout  = SUM(( \play_counters[3][1]~q  ) + ( GND ) + ( \Add6~2  ))
// \Add6~6  = CARRY(( \play_counters[3][1]~q  ) + ( GND ) + ( \Add6~2  ))

	.dataa(!\play_counters[3][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~5_sumout ),
	.cout(\Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \Add6~5 .extended_lut = "off";
defparam \Add6~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N18
cyclonev_lcell_comb \cycled~3 (
// Equation(s):
// \cycled~3_combout  = ( \KEY[3]~input_o  & ( (\cd|divided_clocks [9] & cycled[3]) ) ) # ( !\KEY[3]~input_o  & ( (\cd|divided_clocks [9] & ((!done[3]) # (cycled[3]))) ) )

	.dataa(!done[3]),
	.datab(!\cd|divided_clocks [9]),
	.datac(gnd),
	.datad(!cycled[3]),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cycled~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cycled~3 .extended_lut = "off";
defparam \cycled~3 .lut_mask = 64'h2233223300330033;
defparam \cycled~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N20
dffeas \cycled[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cycled~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cycled[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cycled[3] .is_wysiwyg = "true";
defparam \cycled[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N21
cyclonev_lcell_comb \play_counters[3][1]~7 (
// Equation(s):
// \play_counters[3][1]~7_combout  = ( cycled[3] & ( (\KEY[3]~input_o ) # (\SW[0]~input_o ) ) ) # ( !cycled[3] & ( (((!done[3] & \cd|divided_clocks [9])) # (\KEY[3]~input_o )) # (\SW[0]~input_o ) ) )

	.dataa(!done[3]),
	.datab(!\cd|divided_clocks [9]),
	.datac(!\SW[0]~input_o ),
	.datad(!\KEY[3]~input_o ),
	.datae(gnd),
	.dataf(!cycled[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\play_counters[3][1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \play_counters[3][1]~7 .extended_lut = "off";
defparam \play_counters[3][1]~7 .lut_mask = 64'h2FFF2FFF0FFF0FFF;
defparam \play_counters[3][1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N5
dffeas \play_counters[3][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add6~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[3][1]~6_combout ),
	.sload(gnd),
	.ena(\play_counters[3][1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[3][1] .is_wysiwyg = "true";
defparam \play_counters[3][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N6
cyclonev_lcell_comb \Add6~9 (
// Equation(s):
// \Add6~9_sumout  = SUM(( \play_counters[3][2]~q  ) + ( GND ) + ( \Add6~6  ))
// \Add6~10  = CARRY(( \play_counters[3][2]~q  ) + ( GND ) + ( \Add6~6  ))

	.dataa(gnd),
	.datab(!\play_counters[3][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~9_sumout ),
	.cout(\Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \Add6~9 .extended_lut = "off";
defparam \Add6~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N8
dffeas \play_counters[3][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add6~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[3][1]~6_combout ),
	.sload(gnd),
	.ena(\play_counters[3][1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[3][2] .is_wysiwyg = "true";
defparam \play_counters[3][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N9
cyclonev_lcell_comb \Add6~13 (
// Equation(s):
// \Add6~13_sumout  = SUM(( \play_counters[3][3]~q  ) + ( GND ) + ( \Add6~10  ))
// \Add6~14  = CARRY(( \play_counters[3][3]~q  ) + ( GND ) + ( \Add6~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[3][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~13_sumout ),
	.cout(\Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \Add6~13 .extended_lut = "off";
defparam \Add6~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N11
dffeas \play_counters[3][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add6~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[3][1]~6_combout ),
	.sload(gnd),
	.ena(\play_counters[3][1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[3][3] .is_wysiwyg = "true";
defparam \play_counters[3][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N12
cyclonev_lcell_comb \Add6~17 (
// Equation(s):
// \Add6~17_sumout  = SUM(( \play_counters[3][4]~q  ) + ( GND ) + ( \Add6~14  ))
// \Add6~18  = CARRY(( \play_counters[3][4]~q  ) + ( GND ) + ( \Add6~14  ))

	.dataa(gnd),
	.datab(!\play_counters[3][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~17_sumout ),
	.cout(\Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \Add6~17 .extended_lut = "off";
defparam \Add6~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N14
dffeas \play_counters[3][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add6~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[3][1]~6_combout ),
	.sload(gnd),
	.ena(\play_counters[3][1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[3][4] .is_wysiwyg = "true";
defparam \play_counters[3][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N15
cyclonev_lcell_comb \Add6~21 (
// Equation(s):
// \Add6~21_sumout  = SUM(( \play_counters[3][5]~q  ) + ( GND ) + ( \Add6~18  ))
// \Add6~22  = CARRY(( \play_counters[3][5]~q  ) + ( GND ) + ( \Add6~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[3][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~21_sumout ),
	.cout(\Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \Add6~21 .extended_lut = "off";
defparam \Add6~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N17
dffeas \play_counters[3][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add6~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[3][1]~6_combout ),
	.sload(gnd),
	.ena(\play_counters[3][1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[3][5] .is_wysiwyg = "true";
defparam \play_counters[3][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N18
cyclonev_lcell_comb \Add6~25 (
// Equation(s):
// \Add6~25_sumout  = SUM(( \play_counters[3][6]~q  ) + ( GND ) + ( \Add6~22  ))
// \Add6~26  = CARRY(( \play_counters[3][6]~q  ) + ( GND ) + ( \Add6~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[3][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~25_sumout ),
	.cout(\Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \Add6~25 .extended_lut = "off";
defparam \Add6~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N20
dffeas \play_counters[3][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add6~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[3][1]~6_combout ),
	.sload(gnd),
	.ena(\play_counters[3][1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[3][6] .is_wysiwyg = "true";
defparam \play_counters[3][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N21
cyclonev_lcell_comb \Add6~29 (
// Equation(s):
// \Add6~29_sumout  = SUM(( \play_counters[3][7]~q  ) + ( GND ) + ( \Add6~26  ))
// \Add6~30  = CARRY(( \play_counters[3][7]~q  ) + ( GND ) + ( \Add6~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[3][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~29_sumout ),
	.cout(\Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \Add6~29 .extended_lut = "off";
defparam \Add6~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N23
dffeas \play_counters[3][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add6~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[3][1]~6_combout ),
	.sload(gnd),
	.ena(\play_counters[3][1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[3][7] .is_wysiwyg = "true";
defparam \play_counters[3][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N24
cyclonev_lcell_comb \Add6~33 (
// Equation(s):
// \Add6~33_sumout  = SUM(( \play_counters[3][8]~q  ) + ( GND ) + ( \Add6~30  ))
// \Add6~34  = CARRY(( \play_counters[3][8]~q  ) + ( GND ) + ( \Add6~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[3][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~33_sumout ),
	.cout(\Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \Add6~33 .extended_lut = "off";
defparam \Add6~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N26
dffeas \play_counters[3][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add6~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[3][1]~6_combout ),
	.sload(gnd),
	.ena(\play_counters[3][1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[3][8] .is_wysiwyg = "true";
defparam \play_counters[3][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N27
cyclonev_lcell_comb \Add6~37 (
// Equation(s):
// \Add6~37_sumout  = SUM(( \play_counters[3][9]~q  ) + ( GND ) + ( \Add6~34  ))
// \Add6~38  = CARRY(( \play_counters[3][9]~q  ) + ( GND ) + ( \Add6~34  ))

	.dataa(!\play_counters[3][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~37_sumout ),
	.cout(\Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \Add6~37 .extended_lut = "off";
defparam \Add6~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N29
dffeas \play_counters[3][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add6~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[3][1]~6_combout ),
	.sload(gnd),
	.ena(\play_counters[3][1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[3][9] .is_wysiwyg = "true";
defparam \play_counters[3][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N30
cyclonev_lcell_comb \Add6~41 (
// Equation(s):
// \Add6~41_sumout  = SUM(( \play_counters[3][10]~q  ) + ( GND ) + ( \Add6~38  ))
// \Add6~42  = CARRY(( \play_counters[3][10]~q  ) + ( GND ) + ( \Add6~38  ))

	.dataa(gnd),
	.datab(!\play_counters[3][10]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~41_sumout ),
	.cout(\Add6~42 ),
	.shareout());
// synopsys translate_off
defparam \Add6~41 .extended_lut = "off";
defparam \Add6~41 .lut_mask = 64'h0000FFFF00003333;
defparam \Add6~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N32
dffeas \play_counters[3][10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add6~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[3][1]~6_combout ),
	.sload(gnd),
	.ena(\play_counters[3][1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[3][10] .is_wysiwyg = "true";
defparam \play_counters[3][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N33
cyclonev_lcell_comb \Add6~45 (
// Equation(s):
// \Add6~45_sumout  = SUM(( \play_counters[3][11]~q  ) + ( GND ) + ( \Add6~42  ))
// \Add6~46  = CARRY(( \play_counters[3][11]~q  ) + ( GND ) + ( \Add6~42  ))

	.dataa(!\play_counters[3][11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~45_sumout ),
	.cout(\Add6~46 ),
	.shareout());
// synopsys translate_off
defparam \Add6~45 .extended_lut = "off";
defparam \Add6~45 .lut_mask = 64'h0000FFFF00005555;
defparam \Add6~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N35
dffeas \play_counters[3][11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add6~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[3][1]~6_combout ),
	.sload(gnd),
	.ena(\play_counters[3][1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[3][11] .is_wysiwyg = "true";
defparam \play_counters[3][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N36
cyclonev_lcell_comb \Add6~49 (
// Equation(s):
// \Add6~49_sumout  = SUM(( \play_counters[3][12]~q  ) + ( GND ) + ( \Add6~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[3][12]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add6~49 .extended_lut = "off";
defparam \Add6~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N38
dffeas \play_counters[3][12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add6~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[3][1]~6_combout ),
	.sload(gnd),
	.ena(\play_counters[3][1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[3][12] .is_wysiwyg = "true";
defparam \play_counters[3][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N48
cyclonev_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = ( \play_counters[3][0]~q  & ( \play_counters[3][11]~q  & ( (\play_counters[3][9]~q  & (\play_counters[3][10]~q  & (\play_counters[3][1]~q  & \play_counters[3][12]~q ))) ) ) )

	.dataa(!\play_counters[3][9]~q ),
	.datab(!\play_counters[3][10]~q ),
	.datac(!\play_counters[3][1]~q ),
	.datad(!\play_counters[3][12]~q ),
	.datae(!\play_counters[3][0]~q ),
	.dataf(!\play_counters[3][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~0 .extended_lut = "off";
defparam \Equal3~0 .lut_mask = 64'h0000000000000001;
defparam \Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N54
cyclonev_lcell_comb \Equal3~1 (
// Equation(s):
// \Equal3~1_combout  = ( \play_counters[3][5]~q  & ( \play_counters[3][4]~q  & ( (\play_counters[3][2]~q  & (\play_counters[3][6]~q  & \play_counters[3][3]~q )) ) ) )

	.dataa(gnd),
	.datab(!\play_counters[3][2]~q ),
	.datac(!\play_counters[3][6]~q ),
	.datad(!\play_counters[3][3]~q ),
	.datae(!\play_counters[3][5]~q ),
	.dataf(!\play_counters[3][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~1 .extended_lut = "off";
defparam \Equal3~1 .lut_mask = 64'h0000000000000003;
defparam \Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N42
cyclonev_lcell_comb \done~3 (
// Equation(s):
// \done~3_combout  = ( done[3] & ( \play_counters[3][8]~q  & ( (!\KEY[3]~input_o ) # ((\Equal3~0_combout  & (\play_counters[3][7]~q  & \Equal3~1_combout ))) ) ) ) # ( !done[3] & ( \play_counters[3][8]~q  & ( (\Equal3~0_combout  & (\play_counters[3][7]~q  & 
// \Equal3~1_combout )) ) ) ) # ( done[3] & ( !\play_counters[3][8]~q  & ( !\KEY[3]~input_o  ) ) )

	.dataa(!\Equal3~0_combout ),
	.datab(!\play_counters[3][7]~q ),
	.datac(!\KEY[3]~input_o ),
	.datad(!\Equal3~1_combout ),
	.datae(!done[3]),
	.dataf(!\play_counters[3][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\done~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \done~3 .extended_lut = "off";
defparam \done~3 .lut_mask = 64'h0000F0F00011F0F1;
defparam \done~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N44
dffeas \done[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\done~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(done[3]),
	.prn(vcc));
// synopsys translate_off
defparam \done[3] .is_wysiwyg = "true";
defparam \done[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N24
cyclonev_lcell_comb \play_counters[3][1]~6 (
// Equation(s):
// \play_counters[3][1]~6_combout  = ( \KEY[3]~input_o  ) # ( !\KEY[3]~input_o  & ( ((!\cd|divided_clocks [9]) # ((\SW[0]~input_o ) # (cycled[3]))) # (done[3]) ) )

	.dataa(!done[3]),
	.datab(!\cd|divided_clocks [9]),
	.datac(!cycled[3]),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\play_counters[3][1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \play_counters[3][1]~6 .extended_lut = "off";
defparam \play_counters[3][1]~6 .lut_mask = 64'hDFFFDFFFFFFFFFFF;
defparam \play_counters[3][1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N2
dffeas \play_counters[3][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add6~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[3][1]~6_combout ),
	.sload(gnd),
	.ena(\play_counters[3][1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[3][0] .is_wysiwyg = "true";
defparam \play_counters[3][0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \kick|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[3][12]~q ,\play_counters[3][11]~q ,\play_counters[3][10]~q ,\play_counters[3][9]~q ,\play_counters[3][8]~q ,\play_counters[3][7]~q ,\play_counters[3][6]~q ,\play_counters[3][5]~q ,\play_counters[3][4]~q ,\play_counters[3][3]~q ,\play_counters[3][2]~q ,
\play_counters[3][1]~q ,\play_counters[3][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\kick|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \kick|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a0 .init_file = "kick.mif";
defparam \kick|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \kick|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "audio_rom:kick|altsyncram:altsyncram_component|altsyncram_4cf1:auto_generated|ALTSYNCRAM";
defparam \kick|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \kick|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \kick|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \kick|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \kick|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \kick|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \kick|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \kick|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \kick|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \kick|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \kick|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \kick|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "041256604DCB90E5598986677C24E8B61BDCDD28CD956AE9485737ADF5B769345B71C88C9522705ABEC65D46D5C80689FAFD2A918CF0E171785214560BE173FE295088F95C75DB4DF87E42EFA6EB6C1AD06DA457264ADF8779A98DADBA2A33673FDD372D2DEC6EC7A619DBDB161A28ACCEE44D0ED8F6A8132D18C56FFF2CD63A2E331CBFEC18535E261445FDE3300CDE18124C434923B3B906C2F8092BB3C119FF547BD0A6A994FA8BE9BEAE7BD57FFF38ED6773376B3ABA211EE10BC02881EBA5545EF9976EF4D09F0EB0B9B8E185518536358019901AC6478DCA7560AEA147D9C30E05FE6380EF04DB59AC725085202EFDE8FF01883D40E80308C136E6BB13";
defparam \kick|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "111F31E8E2F71716402D7BF10820F5B0DB2CA35E8BFB6A00978BAD007D78B210DCDEFCEC70E62B79F375CD93C150673F2F8CFC9AA934425E45DB6D7182957142D0A5593C6D7C8386A50BB3B42CC02D288480998693A765785668793979665FC35FA3E9B0E9EEB248D40F3828D6C7636F3D8929371E06F758B9A3CAECBC298095F4F71C8549D98A2891E1CBE5A95A32BAE872FDEC3443538A299CDB632CBACFF5CF4DD58832A00257AA4921A2A5FEAA124D1AA93797F7B6035EF8759771B628C6883C8B18EEFBC8AF787C2D6C5511CD8647C4549FE6E38FE5032356255E17D1FFEF2078CC885B027CC4572F03899C32C31810DEC640113BF15A21E2F6A18AD237";
defparam \kick|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "7F454189428CD8A9F9FF2B4CBCDC433374FD03B2ED6C49567E5F34DAD527270C53A0D469783B5EA2CA40D51D0FD57AAE8D9D4DF81A5A07064BE30B48CE8D11C33F24F7618B0EBA129D9C2DC809C15C20C056173CDD02AE13CCAB4A93E3BBA1970626FE70423328A41B200EB1C1870F04B3F4E5FA3C5F71E47D6F1B539CF9FC3E0FC6FADB0682502A3BDD670F34D01AE72681BB9E92A58E011C81A15689A9294BE90305AFAEAF812A6C7E0A8DDA97434E37E37F598AE36F4994DB04A0E8FD5DFC2E1E1F7F8F77D86BA5CD98B17D0EEBFF12EEF2445C4EAD7805189AF8FEC22962BE7B09F666C71F3089F412C0A6BF07A3E2C8C4DD573073193F53A719414A2042";
defparam \kick|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "C863AE6B6A3D81A6119B895F6B93639C4F52D1EC9C317938DC78733E5742E8FBED973D23255B08482ADE00875F46D4895ED5C4F1A6C487F11115D045AFC4828D534806C35918E81C93A86AB1F6AF1A0E43C651728DD2514C3CCF25534A3D0A42640E2BC7826D54530B1D92FA415842C67F1365C501330B883E692046C3F39D994131683ECC5C8C6C37D127CFD2E90BFC64CA24D695FB54835E306B96032F1D90B61B036FC561DB3415E843266089FC20C6EFFA76D097377C4764947D9DAA687D52EDF2DE414686C61C30A0E86E22084BEC4E1853215D65C3B385D0569FCED5DE0C5099E017DED9270F3C5B8E58B4D5D4553A4610000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N0
cyclonev_lcell_comb \Add5~1 (
// Equation(s):
// \Add5~1_sumout  = SUM(( \play_counters[2][0]~q  ) + ( VCC ) + ( !VCC ))
// \Add5~2  = CARRY(( \play_counters[2][0]~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[2][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~1_sumout ),
	.cout(\Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \Add5~1 .extended_lut = "off";
defparam \Add5~1 .lut_mask = 64'h0000000000000F0F;
defparam \Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N3
cyclonev_lcell_comb \Add5~5 (
// Equation(s):
// \Add5~5_sumout  = SUM(( \play_counters[2][1]~q  ) + ( GND ) + ( \Add5~2  ))
// \Add5~6  = CARRY(( \play_counters[2][1]~q  ) + ( GND ) + ( \Add5~2  ))

	.dataa(!\play_counters[2][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~5_sumout ),
	.cout(\Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \Add5~5 .extended_lut = "off";
defparam \Add5~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N15
cyclonev_lcell_comb \cycled~2 (
// Equation(s):
// \cycled~2_combout  = (\cd|divided_clocks [9] & (((!done[2] & !\KEY[2]~input_o )) # (cycled[2])))

	.dataa(!done[2]),
	.datab(!\cd|divided_clocks [9]),
	.datac(!\KEY[2]~input_o ),
	.datad(!cycled[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cycled~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cycled~2 .extended_lut = "off";
defparam \cycled~2 .lut_mask = 64'h2033203320332033;
defparam \cycled~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N17
dffeas \cycled[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cycled~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cycled[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cycled[2] .is_wysiwyg = "true";
defparam \cycled[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N12
cyclonev_lcell_comb \play_counters[2][7]~5 (
// Equation(s):
// \play_counters[2][7]~5_combout  = ( cycled[2] & ( (\KEY[2]~input_o ) # (\SW[0]~input_o ) ) ) # ( !cycled[2] & ( (((!done[2] & \cd|divided_clocks [9])) # (\KEY[2]~input_o )) # (\SW[0]~input_o ) ) )

	.dataa(!done[2]),
	.datab(!\cd|divided_clocks [9]),
	.datac(!\SW[0]~input_o ),
	.datad(!\KEY[2]~input_o ),
	.datae(gnd),
	.dataf(!cycled[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\play_counters[2][7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \play_counters[2][7]~5 .extended_lut = "off";
defparam \play_counters[2][7]~5 .lut_mask = 64'h2FFF2FFF0FFF0FFF;
defparam \play_counters[2][7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N5
dffeas \play_counters[2][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[2][7]~4_combout ),
	.sload(gnd),
	.ena(\play_counters[2][7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[2][1] .is_wysiwyg = "true";
defparam \play_counters[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N6
cyclonev_lcell_comb \Add5~9 (
// Equation(s):
// \Add5~9_sumout  = SUM(( \play_counters[2][2]~q  ) + ( GND ) + ( \Add5~6  ))
// \Add5~10  = CARRY(( \play_counters[2][2]~q  ) + ( GND ) + ( \Add5~6  ))

	.dataa(gnd),
	.datab(!\play_counters[2][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~9_sumout ),
	.cout(\Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \Add5~9 .extended_lut = "off";
defparam \Add5~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N8
dffeas \play_counters[2][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[2][7]~4_combout ),
	.sload(gnd),
	.ena(\play_counters[2][7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[2][2] .is_wysiwyg = "true";
defparam \play_counters[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N9
cyclonev_lcell_comb \Add5~13 (
// Equation(s):
// \Add5~13_sumout  = SUM(( \play_counters[2][3]~q  ) + ( GND ) + ( \Add5~10  ))
// \Add5~14  = CARRY(( \play_counters[2][3]~q  ) + ( GND ) + ( \Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[2][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~13_sumout ),
	.cout(\Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \Add5~13 .extended_lut = "off";
defparam \Add5~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N11
dffeas \play_counters[2][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[2][7]~4_combout ),
	.sload(gnd),
	.ena(\play_counters[2][7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[2][3] .is_wysiwyg = "true";
defparam \play_counters[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N12
cyclonev_lcell_comb \Add5~17 (
// Equation(s):
// \Add5~17_sumout  = SUM(( \play_counters[2][4]~q  ) + ( GND ) + ( \Add5~14  ))
// \Add5~18  = CARRY(( \play_counters[2][4]~q  ) + ( GND ) + ( \Add5~14  ))

	.dataa(gnd),
	.datab(!\play_counters[2][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~17_sumout ),
	.cout(\Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \Add5~17 .extended_lut = "off";
defparam \Add5~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N14
dffeas \play_counters[2][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[2][7]~4_combout ),
	.sload(gnd),
	.ena(\play_counters[2][7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[2][4] .is_wysiwyg = "true";
defparam \play_counters[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N15
cyclonev_lcell_comb \Add5~21 (
// Equation(s):
// \Add5~21_sumout  = SUM(( \play_counters[2][5]~q  ) + ( GND ) + ( \Add5~18  ))
// \Add5~22  = CARRY(( \play_counters[2][5]~q  ) + ( GND ) + ( \Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[2][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~21_sumout ),
	.cout(\Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \Add5~21 .extended_lut = "off";
defparam \Add5~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N17
dffeas \play_counters[2][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[2][7]~4_combout ),
	.sload(gnd),
	.ena(\play_counters[2][7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[2][5] .is_wysiwyg = "true";
defparam \play_counters[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N18
cyclonev_lcell_comb \Add5~25 (
// Equation(s):
// \Add5~25_sumout  = SUM(( \play_counters[2][6]~q  ) + ( GND ) + ( \Add5~22  ))
// \Add5~26  = CARRY(( \play_counters[2][6]~q  ) + ( GND ) + ( \Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[2][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~25_sumout ),
	.cout(\Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \Add5~25 .extended_lut = "off";
defparam \Add5~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N20
dffeas \play_counters[2][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[2][7]~4_combout ),
	.sload(gnd),
	.ena(\play_counters[2][7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[2][6] .is_wysiwyg = "true";
defparam \play_counters[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N21
cyclonev_lcell_comb \Add5~29 (
// Equation(s):
// \Add5~29_sumout  = SUM(( \play_counters[2][7]~q  ) + ( GND ) + ( \Add5~26  ))
// \Add5~30  = CARRY(( \play_counters[2][7]~q  ) + ( GND ) + ( \Add5~26  ))

	.dataa(!\play_counters[2][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~29_sumout ),
	.cout(\Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \Add5~29 .extended_lut = "off";
defparam \Add5~29 .lut_mask = 64'h0000FFFF00005555;
defparam \Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N23
dffeas \play_counters[2][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[2][7]~4_combout ),
	.sload(gnd),
	.ena(\play_counters[2][7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[2][7] .is_wysiwyg = "true";
defparam \play_counters[2][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N24
cyclonev_lcell_comb \Add5~33 (
// Equation(s):
// \Add5~33_sumout  = SUM(( \play_counters[2][8]~q  ) + ( GND ) + ( \Add5~30  ))
// \Add5~34  = CARRY(( \play_counters[2][8]~q  ) + ( GND ) + ( \Add5~30  ))

	.dataa(gnd),
	.datab(!\play_counters[2][8]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~33_sumout ),
	.cout(\Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \Add5~33 .extended_lut = "off";
defparam \Add5~33 .lut_mask = 64'h0000FFFF00003333;
defparam \Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N26
dffeas \play_counters[2][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[2][7]~4_combout ),
	.sload(gnd),
	.ena(\play_counters[2][7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[2][8] .is_wysiwyg = "true";
defparam \play_counters[2][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N27
cyclonev_lcell_comb \Add5~37 (
// Equation(s):
// \Add5~37_sumout  = SUM(( \play_counters[2][9]~q  ) + ( GND ) + ( \Add5~34  ))
// \Add5~38  = CARRY(( \play_counters[2][9]~q  ) + ( GND ) + ( \Add5~34  ))

	.dataa(!\play_counters[2][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~37_sumout ),
	.cout(\Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \Add5~37 .extended_lut = "off";
defparam \Add5~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N29
dffeas \play_counters[2][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[2][7]~4_combout ),
	.sload(gnd),
	.ena(\play_counters[2][7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[2][9] .is_wysiwyg = "true";
defparam \play_counters[2][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N54
cyclonev_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = ( \play_counters[2][9]~q  & ( \play_counters[2][2]~q  & ( (\play_counters[2][4]~q  & (\play_counters[2][1]~q  & \play_counters[2][3]~q )) ) ) )

	.dataa(gnd),
	.datab(!\play_counters[2][4]~q ),
	.datac(!\play_counters[2][1]~q ),
	.datad(!\play_counters[2][3]~q ),
	.datae(!\play_counters[2][9]~q ),
	.dataf(!\play_counters[2][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~1 .extended_lut = "off";
defparam \Equal2~1 .lut_mask = 64'h0000000000000003;
defparam \Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N30
cyclonev_lcell_comb \Add5~41 (
// Equation(s):
// \Add5~41_sumout  = SUM(( \play_counters[2][10]~q  ) + ( GND ) + ( \Add5~38  ))
// \Add5~42  = CARRY(( \play_counters[2][10]~q  ) + ( GND ) + ( \Add5~38  ))

	.dataa(gnd),
	.datab(!\play_counters[2][10]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~41_sumout ),
	.cout(\Add5~42 ),
	.shareout());
// synopsys translate_off
defparam \Add5~41 .extended_lut = "off";
defparam \Add5~41 .lut_mask = 64'h0000FFFF00003333;
defparam \Add5~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N32
dffeas \play_counters[2][10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[2][7]~4_combout ),
	.sload(gnd),
	.ena(\play_counters[2][7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[2][10] .is_wysiwyg = "true";
defparam \play_counters[2][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N33
cyclonev_lcell_comb \Add5~45 (
// Equation(s):
// \Add5~45_sumout  = SUM(( \play_counters[2][11]~q  ) + ( GND ) + ( \Add5~42  ))
// \Add5~46  = CARRY(( \play_counters[2][11]~q  ) + ( GND ) + ( \Add5~42  ))

	.dataa(!\play_counters[2][11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~45_sumout ),
	.cout(\Add5~46 ),
	.shareout());
// synopsys translate_off
defparam \Add5~45 .extended_lut = "off";
defparam \Add5~45 .lut_mask = 64'h0000FFFF00005555;
defparam \Add5~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N35
dffeas \play_counters[2][11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[2][7]~4_combout ),
	.sload(gnd),
	.ena(\play_counters[2][7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[2][11] .is_wysiwyg = "true";
defparam \play_counters[2][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N36
cyclonev_lcell_comb \Add5~49 (
// Equation(s):
// \Add5~49_sumout  = SUM(( \play_counters[2][12]~q  ) + ( GND ) + ( \Add5~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[2][12]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add5~49 .extended_lut = "off";
defparam \Add5~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N38
dffeas \play_counters[2][12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[2][7]~4_combout ),
	.sload(gnd),
	.ena(\play_counters[2][7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[2][12] .is_wysiwyg = "true";
defparam \play_counters[2][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N48
cyclonev_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = ( \play_counters[2][7]~q  & ( \play_counters[2][6]~q  & ( (\play_counters[2][11]~q  & (\play_counters[2][10]~q  & (\play_counters[2][12]~q  & \play_counters[2][5]~q ))) ) ) )

	.dataa(!\play_counters[2][11]~q ),
	.datab(!\play_counters[2][10]~q ),
	.datac(!\play_counters[2][12]~q ),
	.datad(!\play_counters[2][5]~q ),
	.datae(!\play_counters[2][7]~q ),
	.dataf(!\play_counters[2][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~0 .extended_lut = "off";
defparam \Equal2~0 .lut_mask = 64'h0000000000000001;
defparam \Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N42
cyclonev_lcell_comb \done~2 (
// Equation(s):
// \done~2_combout  = ( done[2] & ( \play_counters[2][8]~q  & ( (!\KEY[2]~input_o ) # ((\Equal2~1_combout  & (\play_counters[2][0]~q  & \Equal2~0_combout ))) ) ) ) # ( !done[2] & ( \play_counters[2][8]~q  & ( (\Equal2~1_combout  & (\play_counters[2][0]~q  & 
// \Equal2~0_combout )) ) ) ) # ( done[2] & ( !\play_counters[2][8]~q  & ( !\KEY[2]~input_o  ) ) )

	.dataa(!\Equal2~1_combout ),
	.datab(!\KEY[2]~input_o ),
	.datac(!\play_counters[2][0]~q ),
	.datad(!\Equal2~0_combout ),
	.datae(!done[2]),
	.dataf(!\play_counters[2][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\done~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \done~2 .extended_lut = "off";
defparam \done~2 .lut_mask = 64'h0000CCCC0005CCCD;
defparam \done~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N44
dffeas \done[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\done~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(done[2]),
	.prn(vcc));
// synopsys translate_off
defparam \done[2] .is_wysiwyg = "true";
defparam \done[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N9
cyclonev_lcell_comb \play_counters[2][7]~4 (
// Equation(s):
// \play_counters[2][7]~4_combout  = ( cycled[2] ) # ( !cycled[2] & ( ((!\cd|divided_clocks [9]) # ((\KEY[2]~input_o ) # (done[2]))) # (\SW[0]~input_o ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\cd|divided_clocks [9]),
	.datac(!done[2]),
	.datad(!\KEY[2]~input_o ),
	.datae(gnd),
	.dataf(!cycled[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\play_counters[2][7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \play_counters[2][7]~4 .extended_lut = "off";
defparam \play_counters[2][7]~4 .lut_mask = 64'hDFFFDFFFFFFFFFFF;
defparam \play_counters[2][7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N2
dffeas \play_counters[2][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[2][7]~4_combout ),
	.sload(gnd),
	.ena(\play_counters[2][7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[2][0] .is_wysiwyg = "true";
defparam \play_counters[2][0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \snare|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[2][12]~q ,\play_counters[2][11]~q ,\play_counters[2][10]~q ,\play_counters[2][9]~q ,\play_counters[2][8]~q ,\play_counters[2][7]~q ,\play_counters[2][6]~q ,\play_counters[2][5]~q ,\play_counters[2][4]~q ,\play_counters[2][3]~q ,\play_counters[2][2]~q ,
\play_counters[2][1]~q ,\play_counters[2][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\snare|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \snare|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a0 .init_file = "snare.mif";
defparam \snare|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \snare|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "audio_rom:snare|altsyncram:altsyncram_component|altsyncram_rff1:auto_generated|ALTSYNCRAM";
defparam \snare|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \snare|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \snare|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \snare|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \snare|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \snare|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \snare|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \snare|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \snare|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \snare|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \snare|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \snare|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \snare|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004BC6146C578A5FAB170CFF233471E495562CD17B696FE795B716BF20B7FD89A96B2D47DF7267F7B8AA37F21DE74271450DCDA9FF04800144709723A37FC6810EDC24EBC798F3730DBC874A08AF18AB1653E2AAB990159A44682F0F31EB51DDC34FB5A90214273B431DEC92C868F3DD7E4604D95DCCDBAA7DF56E16BD05AD85D814983BC4F49CA69662CEC1141";
defparam \snare|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "F7DDC730CF4368F9C4BF44218E3F2391E508CAD7EDF78DCC71663FFF407F6618C819F0E968971DB5C490FCB55BE4027A278D1EC95EC46D31F698EC0114E255F81E9D98B6AB182FE92E56D939A6D676D42F8C47CE1943374EB5FA0A883DB18CDA9639F1AFE2E5D49426C0F8963BCBBD31E663555B131E7F07C54CD629148C47FCCE4E29EA7BC3B2CB6CEF7EA9797B19DDB9B044A1DF3DC1633E7E4D2CDE1885EE9BCE1738F31849283AB2CF7289DBC184DB3A17498630894DE6C6C576D298985061F448E93153C3D448681B3E25F5A1FA4432A9E59A66D2409DA593E26EE78B03FE4FA77A3F3D3995308FAD00496618A345131B8E93C151F2D4D86C2AFD35B2E8";
defparam \snare|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "7B34BC7E6C89F578AD61B19F4A97652961AAF5B49E10507BA024CA7C00B88D683E1D265CF0BC9503BA0DAC1F94F5506C89D79406B50A1A970F068274E31D0058186B561F7DE917C7CD72AFCB3CDEC79EB4074F2839C621AE5A1CBF6D370E174CF6007B49748E2AD7BF46E23CEEF86DCCD9C049ECE700C55C70696F7EDA8C67C0979F5F6042F4856DDF80C4618755799839286A01266DBCAB2808361DD4BCFF59881BACBA25455E2DC99CA16D744648C9AD790C78E656EEA30D31ADA5D64A08029FE7C5A6775D59DFB7EB28A050FC71637B3694DF46B067020F80CD2D924BB82A024B8AF3F506304B78E948FD44058143D2E0E6E38972FCF8D084AEDE267EFF3E";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N0
cyclonev_lcell_comb \Add4~1 (
// Equation(s):
// \Add4~1_sumout  = SUM(( \play_counters[1][0]~q  ) + ( VCC ) + ( !VCC ))
// \Add4~2  = CARRY(( \play_counters[1][0]~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[1][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~1_sumout ),
	.cout(\Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \Add4~1 .extended_lut = "off";
defparam \Add4~1 .lut_mask = 64'h0000000000000F0F;
defparam \Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N3
cyclonev_lcell_comb \Add4~5 (
// Equation(s):
// \Add4~5_sumout  = SUM(( \play_counters[1][1]~q  ) + ( GND ) + ( \Add4~2  ))
// \Add4~6  = CARRY(( \play_counters[1][1]~q  ) + ( GND ) + ( \Add4~2  ))

	.dataa(!\play_counters[1][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~5_sumout ),
	.cout(\Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \Add4~5 .extended_lut = "off";
defparam \Add4~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N3
cyclonev_lcell_comb \play_counters[1][6]~3 (
// Equation(s):
// \play_counters[1][6]~3_combout  = ( \SW[0]~input_o  ) # ( !\SW[0]~input_o  & ( ((!done[1] & (\cd|divided_clocks [9] & !cycled[1]))) # (\KEY[1]~input_o ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!done[1]),
	.datac(!\cd|divided_clocks [9]),
	.datad(!cycled[1]),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\play_counters[1][6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \play_counters[1][6]~3 .extended_lut = "off";
defparam \play_counters[1][6]~3 .lut_mask = 64'h5D555D55FFFFFFFF;
defparam \play_counters[1][6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N5
dffeas \play_counters[1][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add4~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][6]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[1][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][1] .is_wysiwyg = "true";
defparam \play_counters[1][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N6
cyclonev_lcell_comb \Add4~9 (
// Equation(s):
// \Add4~9_sumout  = SUM(( \play_counters[1][2]~q  ) + ( GND ) + ( \Add4~6  ))
// \Add4~10  = CARRY(( \play_counters[1][2]~q  ) + ( GND ) + ( \Add4~6  ))

	.dataa(gnd),
	.datab(!\play_counters[1][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~9_sumout ),
	.cout(\Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \Add4~9 .extended_lut = "off";
defparam \Add4~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N8
dffeas \play_counters[1][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][6]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[1][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][2] .is_wysiwyg = "true";
defparam \play_counters[1][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N9
cyclonev_lcell_comb \Add4~13 (
// Equation(s):
// \Add4~13_sumout  = SUM(( \play_counters[1][3]~q  ) + ( GND ) + ( \Add4~10  ))
// \Add4~14  = CARRY(( \play_counters[1][3]~q  ) + ( GND ) + ( \Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[1][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~13_sumout ),
	.cout(\Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \Add4~13 .extended_lut = "off";
defparam \Add4~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N11
dffeas \play_counters[1][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][6]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[1][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][3] .is_wysiwyg = "true";
defparam \play_counters[1][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N12
cyclonev_lcell_comb \Add4~17 (
// Equation(s):
// \Add4~17_sumout  = SUM(( \play_counters[1][4]~q  ) + ( GND ) + ( \Add4~14  ))
// \Add4~18  = CARRY(( \play_counters[1][4]~q  ) + ( GND ) + ( \Add4~14  ))

	.dataa(gnd),
	.datab(!\play_counters[1][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~17_sumout ),
	.cout(\Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \Add4~17 .extended_lut = "off";
defparam \Add4~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N14
dffeas \play_counters[1][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add4~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][6]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[1][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][4] .is_wysiwyg = "true";
defparam \play_counters[1][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N15
cyclonev_lcell_comb \Add4~21 (
// Equation(s):
// \Add4~21_sumout  = SUM(( \play_counters[1][5]~q  ) + ( GND ) + ( \Add4~18  ))
// \Add4~22  = CARRY(( \play_counters[1][5]~q  ) + ( GND ) + ( \Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[1][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~21_sumout ),
	.cout(\Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \Add4~21 .extended_lut = "off";
defparam \Add4~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N17
dffeas \play_counters[1][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add4~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][6]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[1][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][5] .is_wysiwyg = "true";
defparam \play_counters[1][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N18
cyclonev_lcell_comb \Add4~25 (
// Equation(s):
// \Add4~25_sumout  = SUM(( \play_counters[1][6]~q  ) + ( GND ) + ( \Add4~22  ))
// \Add4~26  = CARRY(( \play_counters[1][6]~q  ) + ( GND ) + ( \Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[1][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~25_sumout ),
	.cout(\Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \Add4~25 .extended_lut = "off";
defparam \Add4~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N20
dffeas \play_counters[1][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add4~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][6]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[1][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][6] .is_wysiwyg = "true";
defparam \play_counters[1][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N21
cyclonev_lcell_comb \Add4~29 (
// Equation(s):
// \Add4~29_sumout  = SUM(( \play_counters[1][7]~q  ) + ( GND ) + ( \Add4~26  ))
// \Add4~30  = CARRY(( \play_counters[1][7]~q  ) + ( GND ) + ( \Add4~26  ))

	.dataa(!\play_counters[1][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~29_sumout ),
	.cout(\Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \Add4~29 .extended_lut = "off";
defparam \Add4~29 .lut_mask = 64'h0000FFFF00005555;
defparam \Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N23
dffeas \play_counters[1][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add4~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][6]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[1][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][7] .is_wysiwyg = "true";
defparam \play_counters[1][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N24
cyclonev_lcell_comb \Add4~33 (
// Equation(s):
// \Add4~33_sumout  = SUM(( \play_counters[1][8]~q  ) + ( GND ) + ( \Add4~30  ))
// \Add4~34  = CARRY(( \play_counters[1][8]~q  ) + ( GND ) + ( \Add4~30  ))

	.dataa(gnd),
	.datab(!\play_counters[1][8]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~33_sumout ),
	.cout(\Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \Add4~33 .extended_lut = "off";
defparam \Add4~33 .lut_mask = 64'h0000FFFF00003333;
defparam \Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N26
dffeas \play_counters[1][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add4~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][6]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[1][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][8] .is_wysiwyg = "true";
defparam \play_counters[1][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N27
cyclonev_lcell_comb \Add4~37 (
// Equation(s):
// \Add4~37_sumout  = SUM(( \play_counters[1][9]~q  ) + ( GND ) + ( \Add4~34  ))
// \Add4~38  = CARRY(( \play_counters[1][9]~q  ) + ( GND ) + ( \Add4~34  ))

	.dataa(!\play_counters[1][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~37_sumout ),
	.cout(\Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \Add4~37 .extended_lut = "off";
defparam \Add4~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N29
dffeas \play_counters[1][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add4~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][6]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[1][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][9] .is_wysiwyg = "true";
defparam \play_counters[1][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N30
cyclonev_lcell_comb \Add4~41 (
// Equation(s):
// \Add4~41_sumout  = SUM(( \play_counters[1][10]~q  ) + ( GND ) + ( \Add4~38  ))
// \Add4~42  = CARRY(( \play_counters[1][10]~q  ) + ( GND ) + ( \Add4~38  ))

	.dataa(gnd),
	.datab(!\play_counters[1][10]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~41_sumout ),
	.cout(\Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \Add4~41 .extended_lut = "off";
defparam \Add4~41 .lut_mask = 64'h0000FFFF00003333;
defparam \Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N32
dffeas \play_counters[1][10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add4~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][6]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[1][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][10] .is_wysiwyg = "true";
defparam \play_counters[1][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N33
cyclonev_lcell_comb \Add4~45 (
// Equation(s):
// \Add4~45_sumout  = SUM(( \play_counters[1][11]~q  ) + ( GND ) + ( \Add4~42  ))
// \Add4~46  = CARRY(( \play_counters[1][11]~q  ) + ( GND ) + ( \Add4~42  ))

	.dataa(!\play_counters[1][11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~45_sumout ),
	.cout(\Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \Add4~45 .extended_lut = "off";
defparam \Add4~45 .lut_mask = 64'h0000FFFF00005555;
defparam \Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N35
dffeas \play_counters[1][11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add4~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][6]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[1][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][11] .is_wysiwyg = "true";
defparam \play_counters[1][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N36
cyclonev_lcell_comb \Add4~49 (
// Equation(s):
// \Add4~49_sumout  = SUM(( \play_counters[1][12]~q  ) + ( GND ) + ( \Add4~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[1][12]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add4~49 .extended_lut = "off";
defparam \Add4~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N38
dffeas \play_counters[1][12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add4~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][6]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[1][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][12] .is_wysiwyg = "true";
defparam \play_counters[1][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N54
cyclonev_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = ( \play_counters[1][0]~q  & ( \play_counters[1][11]~q  & ( (\play_counters[1][12]~q  & (\play_counters[1][10]~q  & \play_counters[1][9]~q )) ) ) )

	.dataa(!\play_counters[1][12]~q ),
	.datab(!\play_counters[1][10]~q ),
	.datac(!\play_counters[1][9]~q ),
	.datad(gnd),
	.datae(!\play_counters[1][0]~q ),
	.dataf(!\play_counters[1][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~1 .extended_lut = "off";
defparam \Equal1~1 .lut_mask = 64'h0000000000000101;
defparam \Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N48
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( \play_counters[1][1]~q  & ( \play_counters[1][2]~q  & ( (\play_counters[1][5]~q  & (\play_counters[1][3]~q  & (\play_counters[1][6]~q  & \play_counters[1][4]~q ))) ) ) )

	.dataa(!\play_counters[1][5]~q ),
	.datab(!\play_counters[1][3]~q ),
	.datac(!\play_counters[1][6]~q ),
	.datad(!\play_counters[1][4]~q ),
	.datae(!\play_counters[1][1]~q ),
	.dataf(!\play_counters[1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h0000000000000001;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N42
cyclonev_lcell_comb \done~1 (
// Equation(s):
// \done~1_combout  = ( done[1] & ( \play_counters[1][8]~q  & ( (!\KEY[1]~input_o ) # ((\play_counters[1][7]~q  & (\Equal1~1_combout  & \Equal1~0_combout ))) ) ) ) # ( !done[1] & ( \play_counters[1][8]~q  & ( (\play_counters[1][7]~q  & (\Equal1~1_combout  & 
// \Equal1~0_combout )) ) ) ) # ( done[1] & ( !\play_counters[1][8]~q  & ( !\KEY[1]~input_o  ) ) )

	.dataa(!\play_counters[1][7]~q ),
	.datab(!\Equal1~1_combout ),
	.datac(!\Equal1~0_combout ),
	.datad(!\KEY[1]~input_o ),
	.datae(!done[1]),
	.dataf(!\play_counters[1][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\done~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \done~1 .extended_lut = "off";
defparam \done~1 .lut_mask = 64'h0000FF000101FF01;
defparam \done~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N44
dffeas \done[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\done~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(done[1]),
	.prn(vcc));
// synopsys translate_off
defparam \done[1] .is_wysiwyg = "true";
defparam \done[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N0
cyclonev_lcell_comb \cycled~1 (
// Equation(s):
// \cycled~1_combout  = ( \cd|divided_clocks [9] & ( ((!\KEY[1]~input_o  & !done[1])) # (cycled[1]) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!done[1]),
	.datac(gnd),
	.datad(!cycled[1]),
	.datae(gnd),
	.dataf(!\cd|divided_clocks [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cycled~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cycled~1 .extended_lut = "off";
defparam \cycled~1 .lut_mask = 64'h0000000088FF88FF;
defparam \cycled~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N2
dffeas \cycled[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cycled~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cycled[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cycled[1] .is_wysiwyg = "true";
defparam \cycled[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N6
cyclonev_lcell_comb \play_counters[1][6]~2 (
// Equation(s):
// \play_counters[1][6]~2_combout  = ( \KEY[1]~input_o  ) # ( !\KEY[1]~input_o  & ( ((!\cd|divided_clocks [9]) # ((done[1]) # (cycled[1]))) # (\SW[0]~input_o ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\cd|divided_clocks [9]),
	.datac(!cycled[1]),
	.datad(!done[1]),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\play_counters[1][6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \play_counters[1][6]~2 .extended_lut = "off";
defparam \play_counters[1][6]~2 .lut_mask = 64'hDFFFDFFFFFFFFFFF;
defparam \play_counters[1][6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N2
dffeas \play_counters[1][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][6]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[1][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][0] .is_wysiwyg = "true";
defparam \play_counters[1][0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \hihat|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hihat|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hihat|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a0 .init_file = "hihat.mif";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "audio_rom:hihat|altsyncram:altsyncram_component|altsyncram_gff1:auto_generated|ALTSYNCRAM";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001BE35BFFD4215FD18919C50C8E669C74283194B80070ED0634617FC8664FF62518F2B405618154CF3DFDCD68AC017867F7689C98ADA313B062559A3EF7E3D7E63DB64BACB2EA84324616ED8C03F427510E0534BEB79FDE92EB348BCE0A5020534C480DB496CEE1460B1E57483F4E58C7CB0E8EF00691F9C99F05CEE0F1FEAFFFA672CC91130C15D526D7462592DD8827E552CD2BC7C71A6EE8AC6433C26C205C5E618C796C09D47F579ADBC430BFA6FD402507EE7B4D798B770F9D1F1168CC65ABCCE7C56A2EF58FA2F483ED";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "5F3DB4D06C4650BB7A32C08E503784F4314A4E2D0D03312C68AFE60E240EEE10567AF2025644C3298EA5B38456BF1E7458F3AD966E957D8A017D5F84EB225FD17F0F11C36A5403D31FF18E38ABA99E0B97A4D8FE4CFB9D7908B824296966DC624269321B419DB505186B35FA871889EF667BC57E9C38D10DF39132017B5A5094FC050DDB8D41FDAAF987BE8C57F6A6982A8F94E61336EB86E81160878FE432B08659F660BA89DF6F98422705FB004F751A1F1ED083B931D2A77C5E7C7B12AC8C261A38C47031AC0B65001945DDE6776CA63094511454FDA170B3AEF23059D2BB30B72FBBDD1E98C292010A859DC15D3201C43CA0A7C53AFC603B4113C0A4CA27";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N30
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( !\kick|altsyncram_component|auto_generated|q_a [0] $ (!\snare|altsyncram_component|auto_generated|q_a [0] $ (\hihat|altsyncram_component|auto_generated|q_a [0])) ) + ( !VCC ) + ( !VCC ))
// \Add0~70  = CARRY(( !\kick|altsyncram_component|auto_generated|q_a [0] $ (!\snare|altsyncram_component|auto_generated|q_a [0] $ (\hihat|altsyncram_component|auto_generated|q_a [0])) ) + ( !VCC ) + ( !VCC ))
// \Add0~71  = SHARE((!\kick|altsyncram_component|auto_generated|q_a [0] & (\snare|altsyncram_component|auto_generated|q_a [0] & \hihat|altsyncram_component|auto_generated|q_a [0])) # (\kick|altsyncram_component|auto_generated|q_a [0] & 
// ((\hihat|altsyncram_component|auto_generated|q_a [0]) # (\snare|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(!\kick|altsyncram_component|auto_generated|q_a [0]),
	.datab(gnd),
	.datac(!\snare|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\hihat|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout(\Add0~71 ));
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000055F00005AA5;
defparam \Add0~69 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N0
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( \Add0~69_sumout  ) + ( \perc|altsyncram_component|auto_generated|q_a [0] ) + ( !VCC ))
// \Add1~70  = CARRY(( \Add0~69_sumout  ) + ( \perc|altsyncram_component|auto_generated|q_a [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\perc|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\Add0~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \perc|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\perc|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \perc|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a1 .init_file = "perc.mif";
defparam \perc|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \perc|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "audio_rom:perc|altsyncram:altsyncram_component|altsyncram_ccf1:auto_generated|ALTSYNCRAM";
defparam \perc|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \perc|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \perc|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \perc|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \perc|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \perc|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \perc|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \perc|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \perc|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \perc|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \perc|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F6E1E82742B33559E27C5E820674F4748C3856BAB65E3C80B9E2AE9D56D16E3A14D77E65FDE3F8DC5E4A8057DFAC3B4B2502C32BA676C3E844BF8F0A324C38B85585DE37CDA4D25D7D5E48C13AEEAEE6A633CD2B3C0D923997846B8667D8263ADE337D46111D9661F07FD8DF127680BD1DB29F3DD8766A475B56944082EFCE82F7E9886FF8B4C1164BCCDD83516693AD7DE919CDFBE5EEFA6A2CB0877389A67D84A30F73B862AE5AC081A";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \hihat|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hihat|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hihat|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a1 .init_file = "hihat.mif";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "audio_rom:hihat|altsyncram:altsyncram_component|altsyncram_gff1:auto_generated|ALTSYNCRAM";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000029C9872F2C78C806B1E24CEAEADC5399C525719D77311B275C7C36DA861D528C309F9698EBCFCB6CC1BCAC7D49ACE0A661AC01CDF7A53EA309886AAD0F400F64BE0B8D6CC653172E5917FB6F169403D8A94C3E8CB3AC4A69AFC7EB99CA2D01744DC6714306FCFC01BC809928B8474CAB6AC4028B2B7F49991423331BA4BF569AE4B19806D48B293E02C65DE8B4FC9717140961D79F4110EC94CA514B494703686F639030F7FF3466EE3DA215A2F2395D94320C436FD85CC93404333A8BF5368A5F7F0F9950A5F9D9CF9BC578";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "A254235278FC5C38A1CCF34ACCB228190DD7446BF21CF7DF3E7CDEB4926278060027D2CDC32DE79258F85CF7677DD379FC4F4144EF76089179041CF5EECA4D7158057AAB842BE1CD5874DE99C4D8EEFFB60476C9E1AF16700689DACFEE937C0474694247B1A6E883943AC74621F5E9E30D94F51B0A99D799DC70D208C318940A366642F17C5B09C401590E8A70D6C5FCF45AE27CC13756B483FFA50A89A5876832B35082566F5EBC07D6EAD5181AD5C39608D448CB7E51862203E740BD23ABA9EC7B17CFDB1B27DB490091EC10723F4F7726F8D7F956D02A14C486FCF14A3223188663CE63104830D2000A17BA40D4C19F85A628E00F6E00EA6A6741F425EC29";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \kick|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[3][12]~q ,\play_counters[3][11]~q ,\play_counters[3][10]~q ,\play_counters[3][9]~q ,\play_counters[3][8]~q ,\play_counters[3][7]~q ,\play_counters[3][6]~q ,\play_counters[3][5]~q ,\play_counters[3][4]~q ,\play_counters[3][3]~q ,\play_counters[3][2]~q ,
\play_counters[3][1]~q ,\play_counters[3][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\kick|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \kick|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a1 .init_file = "kick.mif";
defparam \kick|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \kick|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "audio_rom:kick|altsyncram:altsyncram_component|altsyncram_4cf1:auto_generated|ALTSYNCRAM";
defparam \kick|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \kick|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \kick|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \kick|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \kick|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \kick|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \kick|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \kick|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \kick|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \kick|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \kick|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "062CD93035509A3E6E0C28A7161845CB3036A01B617E3246D47D9A389683BD2EBCF12075CC19D12DC12EA0688A8514B62203F57A684D39C9094AD6BED640EB532A2D11243569700FBD83E0231F142DABC8216654BEAC6368A2AED08CB3C31473A1E3EAE32AD254D5CACD13E16176C968AC2A0B2231FFE54BC46C6B63B42B933501512A9533B97EC955AD106BDA5128CBCD45ACF4071E9C7D3231C089545AA2E630ECAFA29E4F418181AC1934582499C35A52FE905F64BB58EE444C9BB4A3B15EB6294AC681723733CCC29180A158CE2A2FCBB21CF20E6B1551270DBCAA80247DE3D5E6E1539AB5C3586B2F8438A0CDA6A9A6BF5F9F1690046D99CE2FC41C0C10";
defparam \kick|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "0DE0F08677781898D1BDE11E4449B63D276230A38C91FA70DA0D559A74AF2320A0EC3A997CDF9EA0C724B6FAEBA97EDCC1DEC593B9F74E6F19273A8AEB04C1D2D90A7ECAAF632B299BF2CCFB25E178FE9497A6C0BA8E15134EDA11F73EA3EF007CEFC20725492A5BDAA218E1FBCE486F80B8BA3974AADDD03EEA6804CE35D9E22AEEBC57D26F66AE92A0160FA913B040A334035733585DE2FBA57AE3561BC48A2092AE2BEC812D29EAE0516F346772AB5F56EF2A56F29C055B7D5A1D680F5D8C0E58B9B1712E1D7081AE8901C80777995577EF5801784DE15FD23F0B7C14AE2B293A3A44A5D279CB6628D9207FAA5533A8A220BBB815887A6937912380601F5D";
defparam \kick|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "166A44CF97558256F12EDC62A21FCE53BF7E741F6FCE73012DC024F086F3955C704296019F8ABC24DE5E1155F471BDFD75123606CFDFB4EF13D795A8EC349AD6A310364BFD7014C8B6D15262BEF3D205121CE4AFFF2D8202679E8A8FB3BD3EDEC3C5245BCD18286DC221A99F5078C3084498C465E493CC41FEA0F81D7DA3645DE96AD3EC1CED3CBCFB34BF8E3F74ED2B8CF2F76822F6D171B2A436542CB2010E39C3E14FFF13B82D7F16C360BE4900D0B52C449CD487421A3997E3004E60C455E71531A19B38037E931D98E216674219B1E28EA0521A8151158CF24CDA57AB76CFD2D83B40D3E11048C44BC20E782F8C33CB30F01E393E921F865987A343DACC";
defparam \kick|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "D64C32ADEA54E3D4DE3692812C2E4D3C3DA4B27E3A312F31898C7D11D189FC38F58BF5C9BDBE0879DC8E77162C0C5F050AD9C25C0F13DD03780F90BA3F45D07DEEFF8F166EEF56F6233F58A536F3A13B64A3D5631D07DB4CF8279637304BB5ED7CD2ED512ABC819DD17DEFD00CBC7378B299E5B59EFB70C49A79C9F2E920BE81468BC95AE30D555085585E01FB3A8CF449118FE164DC4A5C649511F5D6742BC6554D6C9B1E72ED1BCB64B713EA54124D8F7F1D55B1816BA55493947BE957B206AC7FAAD93947458AA77E7B3478B09EB72883850CDAFB6FDC3591018E8239F852F2FC363420F5DE49FBB6B046AC4E0C9AB170ED0C000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \snare|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[2][12]~q ,\play_counters[2][11]~q ,\play_counters[2][10]~q ,\play_counters[2][9]~q ,\play_counters[2][8]~q ,\play_counters[2][7]~q ,\play_counters[2][6]~q ,\play_counters[2][5]~q ,\play_counters[2][4]~q ,\play_counters[2][3]~q ,\play_counters[2][2]~q ,
\play_counters[2][1]~q ,\play_counters[2][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\snare|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \snare|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a1 .init_file = "snare.mif";
defparam \snare|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \snare|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "audio_rom:snare|altsyncram:altsyncram_component|altsyncram_rff1:auto_generated|ALTSYNCRAM";
defparam \snare|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \snare|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \snare|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \snare|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \snare|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \snare|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \snare|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \snare|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \snare|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \snare|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \snare|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \snare|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000662C6AF9CC17163A54BCB9C3938B1C45923643E33C8E5E2A6AC5305437FB8698B835996E16E8EC41485229B84BFFCCBB822A5A7F90FFC67D4F9FD38CE582AF88C1EC72E570482C53C0A5E3BD5B6325F6E3BAC4F616496F65C4D51B5A8EC7C43DF690C13071E0D5013A27E3A418EB36E7C33785AE07A82324CCE641BE9E4166E5DB3DF00A1BA33E05AC3EDAA9A";
defparam \snare|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "3177A4AD9904E5E05EC10E5D805D552E1C1125B8049E95F8C241E3743C88650E02698289ABB2C34961E190F6CAABDA20BDDAF8609B912D6D4EF1831806DDBD1369584CA08ACE7448B6C6725B45E3557D023968C51A0CD6953B833788DA5DF295D208650C0A28399F75FF5D9B2A2873942183A37EEA7418AA5011D5359A26299535AEF44504A95BD2DB497C556B0D31B290C5020BC65C6138CDC6ADAD21864F72F2027BCFB04994EB022D2D2EF7AFED8C24B4B14768F6A2C75AE95B0E81E5A7AF557D0FB6ACDC9FC0B3642447CCA7D03E7A8AEC6B6A0FF84A890F7ECF657BEA4616CF3A4E2DC494DB43435511FEC3FE1F8F83032B6345E9708ABB639774C7B294";
defparam \snare|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "3CF745391EAEE1AA1AE176A49F3EBBB67378527130ACDC91E66662CDAE0E6DB8B75CB173A483006BC531992EC613CD4F9AA1A53E62325F58199D32CBC1F238BE9E9FA934D9860964C8DFEEE7BB4C0CE64249FE1A7819BD32BA73090BF8821CF56B43C5450C8803EA8197DD09DCBEE1B21074BF1904E98BC4CDE4F5F282705E0B6CE1B1D0FE6E71D101265E94B3DF667FEDF22AF567B676ADEF3407D8BA4E859D237820A649BD58FB43DB9062381108FC83AAB2BF33D2C64A7948F0C12ECF9C21855122BA6BD51D9FB4210CB0E8B4DB68D8EE20F5D136A5CD4C843FA8D80A598772F84F371923D847B3AB1855B16D720EA91DDA3A5066851CF7CB978F5C1A506E";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N33
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( !\hihat|altsyncram_component|auto_generated|q_a [1] $ (!\kick|altsyncram_component|auto_generated|q_a [1] $ (\snare|altsyncram_component|auto_generated|q_a [1])) ) + ( \Add0~71  ) + ( \Add0~70  ))
// \Add0~66  = CARRY(( !\hihat|altsyncram_component|auto_generated|q_a [1] $ (!\kick|altsyncram_component|auto_generated|q_a [1] $ (\snare|altsyncram_component|auto_generated|q_a [1])) ) + ( \Add0~71  ) + ( \Add0~70  ))
// \Add0~67  = SHARE((!\hihat|altsyncram_component|auto_generated|q_a [1] & (\kick|altsyncram_component|auto_generated|q_a [1] & \snare|altsyncram_component|auto_generated|q_a [1])) # (\hihat|altsyncram_component|auto_generated|q_a [1] & 
// ((\snare|altsyncram_component|auto_generated|q_a [1]) # (\kick|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(gnd),
	.datab(!\hihat|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\kick|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\snare|altsyncram_component|auto_generated|q_a [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(\Add0~71 ),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout(\Add0~67 ));
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000033F00003CC3;
defparam \Add0~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N3
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( \Add0~65_sumout  ) + ( \perc|altsyncram_component|auto_generated|q_a [1] ) + ( \Add1~70  ))
// \Add1~66  = CARRY(( \Add0~65_sumout  ) + ( \perc|altsyncram_component|auto_generated|q_a [1] ) + ( \Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\perc|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\Add0~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \perc|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\perc|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \perc|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a2 .init_file = "perc.mif";
defparam \perc|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \perc|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "audio_rom:perc|altsyncram:altsyncram_component|altsyncram_ccf1:auto_generated|ALTSYNCRAM";
defparam \perc|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \perc|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \perc|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \perc|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \perc|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \perc|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \perc|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \perc|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \perc|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \perc|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \perc|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \perc|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008B36252ED8FEA38F3F452A5C83BE147263F2C7C580561CE3661DB08356DA481860D2D38D6C4848099DE8F8A7B41C148534C3A0B5C1CBA2DC4B94A77DB3961496CE0F3158AA3EB4038DBFEE204D679B22E07FE3E31F39A377C81FD585431A3DE8C606CCE1B147475F542249C9180949B239EB2E294145D652C9B96C75F78B0975B7129BAD39B04B6DF1C29629B6B7C6055F063999BD15AE31CEB1D9CB7A2FB2A064026722CB26EE7BF710D";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \snare|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[2][12]~q ,\play_counters[2][11]~q ,\play_counters[2][10]~q ,\play_counters[2][9]~q ,\play_counters[2][8]~q ,\play_counters[2][7]~q ,\play_counters[2][6]~q ,\play_counters[2][5]~q ,\play_counters[2][4]~q ,\play_counters[2][3]~q ,\play_counters[2][2]~q ,
\play_counters[2][1]~q ,\play_counters[2][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\snare|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \snare|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a2 .init_file = "snare.mif";
defparam \snare|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \snare|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "audio_rom:snare|altsyncram:altsyncram_component|altsyncram_rff1:auto_generated|ALTSYNCRAM";
defparam \snare|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \snare|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \snare|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \snare|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \snare|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \snare|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \snare|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \snare|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \snare|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \snare|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \snare|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \snare|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \snare|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006196172B17BD89C20184394054ACB593AB3E422B41E41B5931791E01AE4FDAF1414AB1050A41CC1312947B6DEF3E253EF6F5E933229A745DB98DDB3000908A80D53185DF118BAFA40FD2558275CCF67D394AB9F7F084DC363A9FF91F377566D3D344E61E2AE79577D6E0F64E20B5F5267F86E8C0CF47F030946643BBE1F3D7C8DC803986AB2D8E3CE296AFEDE";
defparam \snare|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "97521D64E1980642CAC0EC9A883E980067EC332AF9493022E1D8140EF88AAC443A2B2EDF8620604E222F284F0B32C205902C65F6AE1A7764C13E265945737274F98123ED7F9B5295DC19A8E75A2E23926E38581BC417CCD7CCFF54F0494DA29FA03C31DAADA483190395E03E2BA9E4B09649BE6B7BBBAE5E74084EFC9725560BEF8923FDE4D72937810B39FBA6FAB1224718BFDB85438BC64ACDCD8BCAA01E2BB814A3CCFB9DFEFB4B8E1E61AF4A2CE03B4F3A0B8D9C0DB32F8A4505D4D51CAC18FE6BE71C3E036F9926CE10D3D84CF3A9DA585CABD0B75CAFC50145A5C2E62954CFFA3745130870FC5B44ECE7931A359FE8AF5D59DD72C1FC872B672D471039";
defparam \snare|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "BFB4E183D3376039F5A8632B45D7B2BF1F18879C5A1212CF322E61C66096D0F268AAAC57C6DB104BD8DDD441E9479D36CF3A1AA0D2AA4D9E0BBD354538CB6B39205050F866D9270E7551A8145DBDD6DDDB353B15CCB1B53441A9CA8BA9022302F169D6265539439F6FE8875417986B2B55C87B1C1062A15A74C74A653E2F8BCB08EAC01117CAAC369B3FDFD142AF2B5ED700AC8C212E15D8D683D057BE41FF2DAFBE2912A130B79675FBF8F3908FCC8F4943A3BA6C63847B3E51C9094358961DB2A9FBF737D41B193DA96757D1C8A715D02BCEDA0043CAE80A351EA2060718C8ED34D79987F1853694AD0A20E4B387941E4C015DEE938A8C90E32DE6615D5C2F";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \hihat|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hihat|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hihat|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a2 .init_file = "hihat.mif";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "audio_rom:hihat|altsyncram:altsyncram_component|altsyncram_gff1:auto_generated|ALTSYNCRAM";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000065DCA70C2FBE682CE7C6761B9B55310222728B66026FD161458058458C842A19A9A5CA7FEB20FC3BA0409D3F3DE81DEEB27405D15F214C733855E9EFF230C3FBA375625AE1168A73A24F8E262A31A59A127CBF0975948D7EE1A77E8988CAE888233A9C8B7564A5EBD920A90F0E2C0EAF4B9DEDD38FBD98533DDEC06BED69197063855F5FFDF6848B3C6A8784ABF54DE14F252FFB62084C9276C84A0BB9BB2C9BA6D9DB9207E45601616A30D6A880C42D8DFAC5805749907BD8519542D8E47A7E965140A5630B158C1BA6B399";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "606679280C89ADE85310F72D6E3D62747A1AEF30A184A7824AD7B0422C05E80D2110C859252ED804C99878ABD80140CEEF305C7C3202F633EE6C0281DCCBFF4B9E4140D99B54846FC8704E89669BC2A730829B1383CB0D5FDBA3AB21BB0FF632D5A3A4A43D017F1F6F9E166C4266C0A7BB673CB623FDB88D9317EA4FEB075F00181026A4808773FE1C3B27040D9A15687A2511BDEF7342FD1C3C54DF3430C7CFF7FB5750420703517A62AA238502D9B4BCF6990927E1F714080ED95409497F880E40A2964E5B208E0E413803E8752646749B73E14BDE41B974AF84DD6548C5119DCF6DE5CC244631681005326214A0C9FE098A1E4A3AC5039FC03644364135D8";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \kick|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[3][12]~q ,\play_counters[3][11]~q ,\play_counters[3][10]~q ,\play_counters[3][9]~q ,\play_counters[3][8]~q ,\play_counters[3][7]~q ,\play_counters[3][6]~q ,\play_counters[3][5]~q ,\play_counters[3][4]~q ,\play_counters[3][3]~q ,\play_counters[3][2]~q ,
\play_counters[3][1]~q ,\play_counters[3][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\kick|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \kick|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a2 .init_file = "kick.mif";
defparam \kick|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \kick|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "audio_rom:kick|altsyncram:altsyncram_component|altsyncram_4cf1:auto_generated|ALTSYNCRAM";
defparam \kick|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \kick|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \kick|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \kick|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \kick|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \kick|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \kick|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \kick|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \kick|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \kick|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \kick|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \kick|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "04029361B1FC00030620EAFBFEADB4CC431E0584EEDDCFC5432DC85CBA281A2954CED08C91AAA42AD8A856C49302CA74FA14001BACEEC92BAEF93AEE70B9FC93ADD078A07F38593745826B0E9ACC200FAA34731C038D0A865679A5A05959481181243F467C3038A63856AC291ACDDBFCBB52418C7B544B124CDD2B315CB3B4F53D12AF23170BD2A611545A4A6055CD9B87AEDB67173FEEF4A161429EAA4E31A3112D164CB8CC6948EF1C8CAA53D235E4755A95E90A6F84A4EC7BB02E4B4A1F25EEC9C767BA1B3478B645DA6060E7CF28E8260118F8AA349BC8CEE03059061B0AAE613AC1BFF8686C224036E624E5C551A4785AB6CB298314183EED04E6BCAC1C";
defparam \kick|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "F7F8EA398D8DE092DC04FD264D1173DDB123ADFD754F9BEE885980B284B1CDB44B327C9D721D10F9FA28B5C62187E20371995ABF4E62D2D95FCD4734060A06A8C053F3DDDD042BF8893B05C6E02CEB259BE4FCFE85B94FD6D4EB9F8676130DABCBCD831C2503E3B7B9B2E184F1BE852F8B5EE18E94924C3B01A810AF26DDED6B67D2203511332B5435938BEFDAA586859C66FE7687067B89DAF8A84FEF2A65926C8A226BCC6FAFF897ACCCE9F88567EF6B64C7CFEFEF8B0D556E0D0D07310898C0E34FF706FC927DB86618BF621861ECBB5247F9364E50E7E3FC5082C2358E67331AE7DE87CB7B19F14C9DA979F181B7CB43721C07340351388069CBCD97D7A6";
defparam \kick|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "4329C72DA14500F340B5B210CB64E87C418B8878244E0EE5622C8F8E22BC0C70A1F33B0475E2D3127C9381BE8547D116C0C1795CDCFDDE9E36B8FEA18210EBDAC4C3D7C69A9EABD49387619261E46F0E1C27C1718BE5B40FEDD29E59198B920DBDD8966931D764089F1CDCD5C9835707C4E4EB54C0D11096B6E6FB8A7F36665FC8F64E27A6A1CDE1EE449A6D6DA18358E3DB5C4C0FEB78C84D049A6A8F36DDAA3EAEDA84BF69EC1DDAEC3B244D9A965908C38345D69541F0CCE61D038B727382A789BB58DE5FDF024BDD90394DE27276EC8BBF3A1DBACF8DC5BB7D664BD02A2C4DE1C65652698ACA9B598E559A3384DB258E2E0537CF36823C16F497596C1D7F";
defparam \kick|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "C6C13F40413E2D8731DF25C067078FD55AC54A1057E1B4863A99D2F7B5CB1567684450542DEDE09AFC9952A71CD5440095FB4D1A5DEAFF7DD8A4EE36790E2D6FCE756204A0F847DBFCFE41406FC853F2503AC4D1883C1039B5F17736851EB65CEF4445EA6D1A8AD20151E6C1388EEE7F15EFBA7CCAD24BB18347CC9FCF89B54BD4C13A011BC81048076C9403555F2B36637984A6442706FD46D7C15FEC14D8BAB232C681215667ACABECCFAAAB54255E42E937B7E04F66E41815D0F5EC09861193D12D666ECD6DC494B9B357E5F99C7CAA7910DC3880F8F15B5EC0CD9341E8E107A590AEF646842773405F993B634F9FF50133FC000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N36
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( !\snare|altsyncram_component|auto_generated|q_a [2] $ (!\hihat|altsyncram_component|auto_generated|q_a [2] $ (\kick|altsyncram_component|auto_generated|q_a [2])) ) + ( \Add0~67  ) + ( \Add0~66  ))
// \Add0~62  = CARRY(( !\snare|altsyncram_component|auto_generated|q_a [2] $ (!\hihat|altsyncram_component|auto_generated|q_a [2] $ (\kick|altsyncram_component|auto_generated|q_a [2])) ) + ( \Add0~67  ) + ( \Add0~66  ))
// \Add0~63  = SHARE((!\snare|altsyncram_component|auto_generated|q_a [2] & (\hihat|altsyncram_component|auto_generated|q_a [2] & \kick|altsyncram_component|auto_generated|q_a [2])) # (\snare|altsyncram_component|auto_generated|q_a [2] & 
// ((\kick|altsyncram_component|auto_generated|q_a [2]) # (\hihat|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(gnd),
	.datab(!\snare|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\hihat|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\kick|altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(\Add0~67 ),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout(\Add0~63 ));
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000033F00003CC3;
defparam \Add0~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N6
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( \Add0~61_sumout  ) + ( \perc|altsyncram_component|auto_generated|q_a [2] ) + ( \Add1~66  ))
// \Add1~62  = CARRY(( \Add0~61_sumout  ) + ( \perc|altsyncram_component|auto_generated|q_a [2] ) + ( \Add1~66  ))

	.dataa(gnd),
	.datab(!\perc|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\Add0~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \perc|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\perc|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \perc|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a3 .init_file = "perc.mif";
defparam \perc|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \perc|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "audio_rom:perc|altsyncram:altsyncram_component|altsyncram_ccf1:auto_generated|ALTSYNCRAM";
defparam \perc|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \perc|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \perc|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \perc|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \perc|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \perc|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \perc|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \perc|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \perc|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \perc|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \perc|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \perc|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006AE4AFDB0DE1EFC3D1130903AC06708ED41548AA5111C273A6A43E3883E6FC6C6ED1CC2F50E20028867B435E40545D351B6D62626A48E9845E00EB2207D01134DEA6BE266A938E3BF978DDA1EBF9AF22904C8D3052AE7E16C512E2D72D007ED30663A296406C681071E619EFBD977141D9CF9C4A5CCC127D60D5F2AC58B9E88729B86BCFC0D677ED13F60D3E2F5DFC094AE6FA9F3E569B3A5A209B1003AE0E0BFD854429DD06DF2166A01";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \kick|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[3][12]~q ,\play_counters[3][11]~q ,\play_counters[3][10]~q ,\play_counters[3][9]~q ,\play_counters[3][8]~q ,\play_counters[3][7]~q ,\play_counters[3][6]~q ,\play_counters[3][5]~q ,\play_counters[3][4]~q ,\play_counters[3][3]~q ,\play_counters[3][2]~q ,
\play_counters[3][1]~q ,\play_counters[3][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\kick|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \kick|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a3 .init_file = "kick.mif";
defparam \kick|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \kick|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "audio_rom:kick|altsyncram:altsyncram_component|altsyncram_4cf1:auto_generated|ALTSYNCRAM";
defparam \kick|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \kick|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \kick|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \kick|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \kick|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \kick|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \kick|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \kick|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \kick|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \kick|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \kick|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \kick|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "07CBA7DB7C7590DCBFE72DAA1D80E3A609554748A6CE0B6F2807021DC95521461EB25453DD99281289A0EBE7BE5B65726FA80C96610780F887F71533B3988F8855F9A895FA4272F4880DE90F5463A19016723531EC22FE43901B7760FDAF241622CCD3F46F5FB45A4D1C458618A1580FE9E6662F59096B7899B393749CC768EEFE6CDC457DFCA61C85F1A28D96B74FC434026FD75D3E0F67889901CCCFC245531489C7DBDEA747E4FED7D8B471B226A0B3479D4060608DF8C6606D43FF80889AE1ACD487D02657E9095509CC7BF20C0D41217A46899033E3BF2D8DFD2A30A08250FA32AA938159EDFA73B159D7AC44AEED02B83CA216F85C300AE25AE548F0F2";
defparam \kick|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "31AD719A489FBDFD7B2E6C81FA91E1A27F153B6599F8CA2C65297C2771A56A4E9495AA80E527961B4C2F7C037F939676A511FE3043A5BF8BC96EC470D98883C34BA2539011AD6D53360CC50CE50C91B444C090F823AF399430F6B8EBCA7288BA7D5D66CA77DF16D525F9C474073BBCB485569A270833CC09E0104E8E2E67CFC8A5C33F15E48D0D338568121795A663EA139F463361E81E40CBBC795AD507952BDA22220F3DA5E23889A335EC42255D6EAAC8F21C80515AA61B617B0A3F888DA65FC27AF654A9554894009C271F8FBE2B2744200A62D5A974572C36110E082D7D2E89B52FBA3AD9840306BC182F36037BD535D25EA8E3FBE0C5708BB3B6CBF30F";
defparam \kick|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "34AB222A3FFA4AA6EA088CE035224AE2BB8EC2B2199CD9BAC815E1F8F8A71C1FDCA4429E5F7C9035FEB000501A77F4A870EA783A0AF7C396E3C4CA9E256F1105F07E4286D2B706663ED69D6DCC2858F8F40315F4BBC99FE3961BC56011FA0F3E0ECC77A0632D6B8238408CD9F2BF20E39DAAF0DFB683D645DB3B29D53F22983DEDE1F74941B98E8BF451095BF691C986A46627B879A4815F8BBE7C2FD6CBBF29E65461B2535F1ACB000756734F9EB646E0F39B14F1CC1594CC6B3838A25756EF3DB05198E179FE962F92135EFD511AD2BDF8A8611AF4A212B39725BD479836F3112545112B578CFAF0A478F0293D1CEDC3C510D7101863014C5C36CA5338976A";
defparam \kick|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "075ADA9093317DF170FA9F0BFF3E5B7D2C2F2DFF98F875556A2902AAD8781FE32769803F84A908B79086A40E8FB024548EE9C26FB7A3FBE76510514258BBE66500191D5650FDF8E4AB0014073CA10BA87C49F542C7CAD1A3F9CF9C14E280BEC5B14449BCE53F77E57A75047025B5B740209AF20F80E029B2A0808F1C4E41B438C755A2FF3691EE0938D861BD67B931234D1BCED6C27F4B7271583D245157643E581A9880E34EF9D583431389678F9925EEBA7687E2BC3EC719A931DD4272B71229E751DFABF53A8EA0FAEB7525AF9860CED5CED3A3A1C575F55CBB3B3D217553E00AEDABFE828FD6576CBBD7B0F8F7816A28DEAC000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \hihat|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hihat|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hihat|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a3 .init_file = "hihat.mif";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "audio_rom:hihat|altsyncram:altsyncram_component|altsyncram_gff1:auto_generated|ALTSYNCRAM";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002222BD28B1FCB7166152D0B9AEF4DAE1573F7F7C66C7B26CBD1975DDB6391953020ED75960E36E56ED5BC141D490FA21814F0B3DF48CD47E1A4546A134108193B89BE1B4B291E50A1C34ED60CB2743EF8CA822E3438DD0A6B80FBCBE73D88F463C1BEE694F4B15CEA12F2213DD40601C2BDA87B5E4177D23EEE6816FDD4A4DF746A80C41DFF2CEA7CD472042C6435E669C53B493C0526C1B7BDECAAB095A34BF68979CB2316D0D18AD8F1E4799AD3522A7989261DB1F896803C6FD5D42038508AC84B75DFC6C9B73B2CCAC03";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "DB061D90B456851F6CB3EE7F3877F8295CE91FFFB6F4E31F61854E9B8490334F73451B085B5871E3FD05C2B34CA70CCE9603CCA7F89974F94001F22825795582E0919C34F60C647E9D5375F76DF2387C49739726049E2FE39E3FFB7C77960C7F6349D9E0A2C21B0AAC7810F7D45908038A715602153903DCEA0FFCE93D5982F1763A081C8F37851BBFF602C8B5D4C8BE57B17C8A85625FBF9A9699819CB0169BEE434863EAA04C5D2913E0E6ADA3C5D14C99FF408F5D855E8B7EE7D561814BCEE365BB8CE76B17150B0D9505A5073BAE4C04401FB15EE86D66EE4E880049D58D3C7D2C41ED3A57B8F2900B37FABD7F7B603FF5DCEDFFFDDBDEA209BBDDF6BF80";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \snare|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[2][12]~q ,\play_counters[2][11]~q ,\play_counters[2][10]~q ,\play_counters[2][9]~q ,\play_counters[2][8]~q ,\play_counters[2][7]~q ,\play_counters[2][6]~q ,\play_counters[2][5]~q ,\play_counters[2][4]~q ,\play_counters[2][3]~q ,\play_counters[2][2]~q ,
\play_counters[2][1]~q ,\play_counters[2][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\snare|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \snare|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a3 .init_file = "snare.mif";
defparam \snare|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \snare|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "audio_rom:snare|altsyncram:altsyncram_component|altsyncram_rff1:auto_generated|ALTSYNCRAM";
defparam \snare|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \snare|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \snare|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \snare|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \snare|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \snare|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \snare|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \snare|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \snare|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \snare|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \snare|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \snare|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \snare|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060924E44B8213871828B0DEBDAF768EC3C95561B578CB4B894CE99B43D75E9286CE655C6A528172A10A7674C7120229D1E9EE06E157B6DD2ED34E740D1C0DDD2BDF5E33B9D7D6F9F5154550D0FB906F2EC9A2DDD85210FE04D511BD0EDAA2ECDB9A388CCD65772546281CB6C60729BFA535E83681F221F1DDD211EC70FDC701420A2F3F974FAAD35BF151BF02";
defparam \snare|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "42CF047F90D0DC6486012C7FFCFA483AD5A50441EE0E48144EAA8A68EF939F321100BC1FFF72DA38C99D9B9330FAD25B78B47BC810A4A2623FB23981611B4A195C733F9C1EB9E9F262200FC7EDE3D6F51DF1A082DE46B72456DBE511CCF9FC6F7D5F0D1BBA092C66532638DA352329D97470D1078A3D2083C56E1E8D3CB847056F544A92A37C8FE5CE5680C63B00DAEBA14A94FB5F7A1A8FCB1C6E502B1CF97668456B0F70356649DFD5E8CE00D1C28CAA142D9311BEB38679DFF03C1F2E9EEB925DAF3F5FDDAEB60B3A625162C04B92E5CA3E417C730E0A66CA3273756CDD2B88EC9FC9516E9FEFA3E01DE214E5F4C35B72CC98F87D5132B246374CF785F6C3";
defparam \snare|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "004AE44383A14302EAAB2720FF66F4A39489B6D2151EC07937B0A10726F059EDB5F27F9A092DA903041DBB3ED0F97ECD106655A2CEC056575E92549E3DB306336F3EC9AA5140693E70C15605A665C72C8DC1997E4B90E0EC6827D3413B29B08A91F4AC2A89A4B5B34A1C712B3C6233C4D17DD1FBF946355ED80473DA3E94416E516183E0358370F629009BF57FCD7BC7BA06DF512D1B50987373843503D47CF14182D68D736AFFD3D66802E39B83E8380BC8CB332A4086744DF7CB74072FF5B1B9DF63B3DDF593511EF3C58757A190605F2ABFB8F90CE7A19589BDAFB84BC9864EB9BA4962661AAA03DA96C0306BE2183294AD511D4300EBC9179E4128E7DC2F";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N39
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( !\kick|altsyncram_component|auto_generated|q_a [3] $ (!\hihat|altsyncram_component|auto_generated|q_a [3] $ (\snare|altsyncram_component|auto_generated|q_a [3])) ) + ( \Add0~63  ) + ( \Add0~62  ))
// \Add0~58  = CARRY(( !\kick|altsyncram_component|auto_generated|q_a [3] $ (!\hihat|altsyncram_component|auto_generated|q_a [3] $ (\snare|altsyncram_component|auto_generated|q_a [3])) ) + ( \Add0~63  ) + ( \Add0~62  ))
// \Add0~59  = SHARE((!\kick|altsyncram_component|auto_generated|q_a [3] & (\hihat|altsyncram_component|auto_generated|q_a [3] & \snare|altsyncram_component|auto_generated|q_a [3])) # (\kick|altsyncram_component|auto_generated|q_a [3] & 
// ((\snare|altsyncram_component|auto_generated|q_a [3]) # (\hihat|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(!\kick|altsyncram_component|auto_generated|q_a [3]),
	.datab(gnd),
	.datac(!\hihat|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\snare|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(\Add0~63 ),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout(\Add0~59 ));
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000055F00005AA5;
defparam \Add0~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N9
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( \Add0~57_sumout  ) + ( \perc|altsyncram_component|auto_generated|q_a [3] ) + ( \Add1~62  ))
// \Add1~58  = CARRY(( \Add0~57_sumout  ) + ( \perc|altsyncram_component|auto_generated|q_a [3] ) + ( \Add1~62  ))

	.dataa(!\perc|altsyncram_component|auto_generated|q_a [3]),
	.datab(gnd),
	.datac(!\Add0~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \snare|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[2][12]~q ,\play_counters[2][11]~q ,\play_counters[2][10]~q ,\play_counters[2][9]~q ,\play_counters[2][8]~q ,\play_counters[2][7]~q ,\play_counters[2][6]~q ,\play_counters[2][5]~q ,\play_counters[2][4]~q ,\play_counters[2][3]~q ,\play_counters[2][2]~q ,
\play_counters[2][1]~q ,\play_counters[2][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\snare|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \snare|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a4 .init_file = "snare.mif";
defparam \snare|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \snare|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "audio_rom:snare|altsyncram:altsyncram_component|altsyncram_rff1:auto_generated|ALTSYNCRAM";
defparam \snare|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \snare|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \snare|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \snare|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \snare|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \snare|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \snare|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \snare|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \snare|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \snare|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \snare|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \snare|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \snare|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060F1AA7EA3A092F91023A9698333F5FE375E0684F112D93A9CEBE6AF3B06FC5C9525773C1D19B97BB6CD10AC2311432C7AE22D27D1ADF4AB29E629A6CE84B01EFB0CE98B11DD0B9215207CC6D3E3186FAF180E11FE61522EC51AB117F39BE23A62998B64C83F29F5DD8810CACF913EA8E8D9943ABC2CD5BEB33E1D01CCF6EB58167392CFFF32AC9F4C7A1CEEE";
defparam \snare|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "D59223BF9AEE8A9A047A165CE0564631DED89EBDB3E8A5A7DAE9D84A8D130450BB2410D439C29250EBD5BC318A41C09EFDFAE7123C1D56142E104135844BB6651DA2B75C0F5AF760E4CD4800E53568EF66210ED1DF428937D3BFC9C457A514907A2D359BEE19A3E10795443126FF7325D35F8628C99DB0358E5DA65CBB21BC1507C66E9874D0338F9278396A533DB207A53637EB5FF8E396B55F2B0B70608A71D812466AFCAB139491D1FD9ACD884012DB0002D82D08B9275A15C47400A437BC83EB5F35855A2F51CA9F1F046889D27C7935A6F72C7D6622E0D894DE965C070B776FDE8864194C0E1AE9E5BFD80E6981DDC58571018995D1A7E60807FC2BB5FA";
defparam \snare|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "349DE84A9BE99B46AEA873121ED2959798AEF8533BCC7FAEA74E679A70606A5A27FF80CFEAC73B13CBB8DB944B3AC895B70DC8C7B58F8D51226994C36E2179D7CEE50CB9C9006292F7546BD5C0BBA3DBF58239E82404CB4299782608F6EAA39D7741320A52B603C66C82CCDE3882BB9319344BDB0BA4B5E61C5DF153189E5B6F611334F038423A52222C18EC312631EF14A1EE32F52854B49D5FBB1BD1927DCB02C7E7352743089821AAC6093143B71C75419532B5B4137F6D7041DF4F592748BE28E222BD6649FD378955C38AA727F2FA5EAF066A6044FCECA6ADC0DE06C32147C0E80B2837F5507E5321E55621563B1A86A06868A22EA92AEC27C1044BA3D0";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \hihat|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hihat|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hihat|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a4 .init_file = "hihat.mif";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "audio_rom:hihat|altsyncram:altsyncram_component|altsyncram_gff1:auto_generated|ALTSYNCRAM";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200040D7FFFEFF16E152D4B9AEF5FFF3C0CF2654F1A8D9DAB59D77BF368A6C29C5A5B858F1A4B5EDCB8EC683E4E5ED649561E3881C67E1ECC62BE5420632241710F9ECA0517EDA896E9768347BFFC7A7B5EB53AE0C453D8ADAE1B7FCF8585B493D1BFE10D69360FF36520FDA5345487C4DC041715CEA3D79C11001B334499AD8B50575C3768A06CC6B749C8812A6E4204FF7F475485EFFECE055A4FF17DE63FA5FEDD37A405992BF96579B2ECDE9742094FDF2441BF56CE3228354F408DCD70ACF1D5CA8A979CDD8639B25D0";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "5E63C43180ECC70A4D41BC210AB535239D341D6FB17E133007211AE184C516077B92326E2DEA1E0827AF06D51740A5845CDC8A1D83100042566886BB1E32F1A1F1E62EA41B52E55B566D104F351114BE218E045992BB242D8F4F11B461EABF3916D3AF57AE92F48AB7E477EEA38FDACB4EFE45B8A57C86D9D70B44E44B2AEC5E6F0E257F9E969D569CB97980E5CC12A07F39BEE78B6207A044B6D4486B6E07041E61F9F35BB05CA6DF268FE60D4156A540E9555ECE7D75D68844B6142B63C1AFAF06B3C646C9BBF6072B30334CE637D78429D7CBDB8AF6397616ACCA949941AB337B6E396C06E9470D6FF4C8050200040000000310000024215FFFFFFFF7BF80";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \kick|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[3][12]~q ,\play_counters[3][11]~q ,\play_counters[3][10]~q ,\play_counters[3][9]~q ,\play_counters[3][8]~q ,\play_counters[3][7]~q ,\play_counters[3][6]~q ,\play_counters[3][5]~q ,\play_counters[3][4]~q ,\play_counters[3][3]~q ,\play_counters[3][2]~q ,
\play_counters[3][1]~q ,\play_counters[3][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\kick|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \kick|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a4 .init_file = "kick.mif";
defparam \kick|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \kick|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "audio_rom:kick|altsyncram:altsyncram_component|altsyncram_4cf1:auto_generated|ALTSYNCRAM";
defparam \kick|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \kick|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \kick|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \kick|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \kick|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \kick|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \kick|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \kick|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \kick|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \kick|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \kick|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \kick|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "04CAB992BF3390E6D4534803D92A539E0A99B05A6E3E0B963255A8885B3318E1D170B43F878718E60085AAB12C63800E196AA927801E4B52C8FF0C975B1F7C49569E28732A136C0B9B5AB237EBE1934AAB59B9C5D00005C0F1F8F0E3F87F2417C3089ADEC53673BD8E6954B105066D5A67E78B0537007251447FE25AB060401B55263C06992D57B272F002F1E7266916DE42109E68E737865006CFBA5A949983139B536CE13CD2B48FFC4A09FC0E6D493CBE4FED8F9C64AC77801CD9559330BFE396D252AA235EB2D69ED296CAA2A564D8E08418CD2A97705036C76CE838F559C07DA78593E6AB23FD6514C7F8C91263EDCCAD65B8FF41998D5FAD2E693973F1";
defparam \kick|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "F07C1879D44494AAADB7720039B4A53380F36AB61FD65F49FF1B56C7F2944CFBCDE13083D2A957F8DA8B45FDE74954A4C61E014F45EB8E78C71E3C0FFFF0F2709556CA581E36BBC8FFCC90B3E5C95423A7EA4800CAE4FDE4AA314135590D4ED0DB3D07135D5971D001C319A695AF56ABD5FBD24B98C3B3F86C1514C82E1CE56CD0316A59F464563F8CAD9DF1C5381E5523FCD35420DAAC5F4616B1A03C99505093333ACC30D673B512CA57452994BD6D3242533C86657C641D35370FB51B8DCBB23C6D4300CD4342A6AD87C455470032550CE00BBB6AAB2CCF1C01FFF1E02D7F28787332155095E00F3216DE3F52AA43C36A9C599544052A982E5D3C726B109A";
defparam \kick|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "47E6B429959FC65C8BFC65AAA5B37373223C941AB4BA387FF466CAAA645FE5A9CB9FF32ACC00DA93FF254C132ACFE82A30F22B0512ACC2A4A99DF32A83001D9554CE3FF8E324D4EBEA82AAAAA9496CCF1400CCD5D27194D956E3C32ADDF89A5801A6B81925C0FACFF54F45612AC02B00A9015567F1B684991C3C35E65A77B2020ECA533FF973A5B80067A1380724A787352E072D1806D4C012EDFFB54E032A98076AD848DA2087F392AD31600E1324EAAA56B6B0425ABF3B9573C00799221B0FA36AA218B3D2E07055E076AC7CD59A38C3ACA540CCF233353FB5BFE514E021EECC93230F7C6525C51D52009A98C1D65B1C09AA4F172D2E7C694DF710F700FA26";
defparam \kick|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "386D4980E594E2065A49800DB592C7028F3642AAB594ECCCE66F3199B4DEB54A498E00007C64A224E08192AB100CD1677DADBED3F2C253ED835835812E06B79CAB610332D5A8AA52670066ACFF343BCD338D53431559D1CD544019BD9FE6E82DC7ADC1CC530065530467ADCFC6D76EBFC6D056C380FC4D250AAA254AE554E1529E663D00F1B4AB6E3FC4D5268BD1B8520F310D99E8143A72918069F29F3E7C6B60064A2AB5EBAB4C7C754FB280157E53F4645D8649804BAB1ED48F1819FCDD7032ACFE6A980655BEB9519B79B09860B5A918BF70E253B45DD2E78D17A8633741C3BBBA717E54F0079A23280EAC978E2CD36F55B4000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N42
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( !\snare|altsyncram_component|auto_generated|q_a [4] $ (!\hihat|altsyncram_component|auto_generated|q_a [4] $ (\kick|altsyncram_component|auto_generated|q_a [4])) ) + ( \Add0~59  ) + ( \Add0~58  ))
// \Add0~54  = CARRY(( !\snare|altsyncram_component|auto_generated|q_a [4] $ (!\hihat|altsyncram_component|auto_generated|q_a [4] $ (\kick|altsyncram_component|auto_generated|q_a [4])) ) + ( \Add0~59  ) + ( \Add0~58  ))
// \Add0~55  = SHARE((!\snare|altsyncram_component|auto_generated|q_a [4] & (\hihat|altsyncram_component|auto_generated|q_a [4] & \kick|altsyncram_component|auto_generated|q_a [4])) # (\snare|altsyncram_component|auto_generated|q_a [4] & 
// ((\kick|altsyncram_component|auto_generated|q_a [4]) # (\hihat|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(gnd),
	.datab(!\snare|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\hihat|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\kick|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(\Add0~59 ),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout(\Add0~55 ));
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000033F00003CC3;
defparam \Add0~53 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \perc|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\perc|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \perc|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a4 .init_file = "perc.mif";
defparam \perc|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \perc|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "audio_rom:perc|altsyncram:altsyncram_component|altsyncram_ccf1:auto_generated|ALTSYNCRAM";
defparam \perc|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \perc|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \perc|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \perc|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \perc|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \perc|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \perc|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \perc|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \perc|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \perc|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \perc|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \perc|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D8014A429DC353627CAB35EBFCBBD3C9F3F37944449BD7D5A11A2F87725A9B27B1307B3A4999C7B4AA8F3685B6E9793F0228D1F6685EC6E0912FEFCD8A89B5B17ACFED5A1ED696BDC208D9CEEB469599679D48E24AAFC13D3CB17BCE726330EE3C89BA345459E01169F7CDA8C73981D75E0FC56BA260327242A2CBF39A3E00F826FFBD921D48F504CF924849F59CF4578E9E15E0DCA3BEE491597BB987F4D90775EFD5B971C2A8CBFDEDB";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N12
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( \Add0~53_sumout  ) + ( \perc|altsyncram_component|auto_generated|q_a [4] ) + ( \Add1~58  ))
// \Add1~54  = CARRY(( \Add0~53_sumout  ) + ( \perc|altsyncram_component|auto_generated|q_a [4] ) + ( \Add1~58  ))

	.dataa(gnd),
	.datab(!\Add0~53_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\perc|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000FF0000003333;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \perc|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\perc|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \perc|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a5 .init_file = "perc.mif";
defparam \perc|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \perc|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "audio_rom:perc|altsyncram:altsyncram_component|altsyncram_ccf1:auto_generated|ALTSYNCRAM";
defparam \perc|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \perc|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \perc|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \perc|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \perc|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \perc|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \perc|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \perc|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \perc|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \perc|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \perc|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \perc|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000025A3769FDAE6FF9B1A705405683CC53A79E75DF4DC18E13631D19A0411763504FB692FB66584F5ED038557FA137E16EC8A94A5ECC83A6D841D1F54F84AB4221030D06C4BE4ABAC3BB4C2F04C1F3959533A3DD3BCA7A4574DAFE3AFE79138214D6D4EF4A2A050E6219D097CE17D9F51C7EC6C009A8CAFA1B79F6728711E24AB4541A70DA04DB5316B1F9680754A6131FB48C639F0A478A2D9A580C8115DA82B5AB9A0BC546037C04A9E578";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \snare|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[2][12]~q ,\play_counters[2][11]~q ,\play_counters[2][10]~q ,\play_counters[2][9]~q ,\play_counters[2][8]~q ,\play_counters[2][7]~q ,\play_counters[2][6]~q ,\play_counters[2][5]~q ,\play_counters[2][4]~q ,\play_counters[2][3]~q ,\play_counters[2][2]~q ,
\play_counters[2][1]~q ,\play_counters[2][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\snare|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \snare|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a5 .init_file = "snare.mif";
defparam \snare|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \snare|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "audio_rom:snare|altsyncram:altsyncram_component|altsyncram_rff1:auto_generated|ALTSYNCRAM";
defparam \snare|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \snare|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \snare|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \snare|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \snare|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \snare|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \snare|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \snare|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \snare|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \snare|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \snare|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \snare|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \snare|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060F039810D9B88EE19433D34C97413828F03640FF78501C09F2DEE3F39ADFD41ECB61777BAD9E62BC34BA20ABD0AF2EEE7C1F6843369F8997CA436608B464C4D380C26EFB95340991F802127B542E4A69596E499F78EC3A3E9EBE17F910C67739BFDDB8F604E2AD86DFB9DDFA5E6211997FC0A6904DA823CF1C936907EC016C83096D278003CCD63061AA95CC";
defparam \snare|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "87E25C83C4973A8E718EE88ADE5F5C067D600E6D39449CCE89EA5055C70C5817192F01832E1280B43E98D57B692877216C32142E9832E942DB75E082D81CBB4C371F12DE08FB24B1FCC7240E7220611C839F6DE4076622F40ACE5A7F17BE9801D9B9289BA6753857B7987E5F6107CDB2AE00CE209227A2ACB53D70448B33F68C5A6906E31E6F1388955A2A81F30D5B6D64619393F6ED632C52DC085C5BEAA3F7202F87F16B216FA6E04E46FE21E5E11DC94CC263657499C627208AFBC2888D2515FC813602B9F8A18BBD96B812F50F0E7D80359C576F34FB0EA53F8AFAFF542112AEBB3DBA86B204E6FF3E45B9BA07ACDF9AB56EADBD74DFB9FF149193DAE2C2";
defparam \snare|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "DA4E08FF9FB49F0AD3E3D484EB8A213A9675F691897EAB80FFE804487DE9C4E92AC291BAB883901E29E390233DCB82708868FB6E5D691ADBD9B3702E3F98671E3D87C767BB6FBEB16ED7C7E46F59A1073AAC10F3B576BE998ED30AF66E8AEDED9AF82B777871A43FD16BEF969A4862A263491A67ABACD5A43143A066686A515D28DEEF2A39995F46369EC23B90E1B321FA4C2CEE58A54E89855ABCE37AECA016ABA40F267498DCA697FD31A83867C898113DACD160B7130459A0E2D688844500E639F7F8CE3D2AFB18C064B6784C928C99F891348B1EC2FD0098AC500C62C932E81C9E083391269E8A960F0E0C28DFD2FA1E9DBB973030A4FF682A9092600000";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \kick|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[3][12]~q ,\play_counters[3][11]~q ,\play_counters[3][10]~q ,\play_counters[3][9]~q ,\play_counters[3][8]~q ,\play_counters[3][7]~q ,\play_counters[3][6]~q ,\play_counters[3][5]~q ,\play_counters[3][4]~q ,\play_counters[3][3]~q ,\play_counters[3][2]~q ,
\play_counters[3][1]~q ,\play_counters[3][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\kick|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \kick|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a5 .init_file = "kick.mif";
defparam \kick|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \kick|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "audio_rom:kick|altsyncram:altsyncram_component|altsyncram_4cf1:auto_generated|ALTSYNCRAM";
defparam \kick|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \kick|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \kick|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \kick|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \kick|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \kick|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \kick|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \kick|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \kick|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \kick|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \kick|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \kick|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "069FEB498CF06F07189A42A94B66307E0BE1C66CB4AB5EAD6933667BC70F07E02FF00BFF807F07E1C79C666C9AD6AAAB524CCE380001C7365A55A92463E003C7324A82A5B39C7FFF87399692AAB52593339E3E05FFFFFFC00FF80FE007FF2417FC0F1CE7765B5AAAA524CC70FFF871934AB2A69CF0FF839D96AAA93673E000E399B4A952B49B318E0FF002FE07C78E18E78C631871C7C7F800003F8639B24B56452D9B8F0003CE6DA55693318001E32495549671F003E39A2D555692661C3F401F83CE3199113269B24DB64DD9919CE3C7E0001F0E3325A5556DA31C17C0C66D6AD4919F93F8CDB5552C8C3FFF0E64B5475A64E387FFFE1E319336434852A55A";
defparam \kick|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "A556AD529696D93331C78000078C6C96AAA5B3381FD1C6DA55AD98F80F8CDA556939C080319B42AD6CCC7A001F38CD9252B55555EAB52B5295AB56AAAAAA56D64CCE3A27E038CD92AAA5B38FE5F1990AADA63800F336A8AD99F001C66DAAA5B638FD07E399925A8554A94B6DB366CD99B3364926B5A95552B6D998F02E03DCDA555A4C61F41CCD6AD6CE1FF04C955499C3FC313D756CCFA03E726B5556D266631C3C3D0FC0F87C3E1CF39989B2DEA83A96D9CF037879934EB4130F0FC62D27598E00719A55A4CF40B8C92AAD333F003C66694AA16926671C3F03FFFFFFFFD280D7F80F0E73364B5555A4D8E03F0E66D695B31FA78CD2AA4CE021C4955B73EF86";
defparam \kick|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "D2B4C7D78CB56B670BFC1C666C96D6D6969A4D898C79F8000078F3334955509BB87FFC336955B670003996B9663FFF335A56E7001CC96812678203CCCA554B4CCC3E0000FC38E773331B3333318E70F014003C33B6D4C16D98FC3F19B4AD2C6000626AADB9FFE65AA6703CD44CFF195531FFCCD2A524E71E1FC03E079C44DB555A59CF0001C236D2AAD36707F839352D6CE1F831AD524C3FE336AA933E03CCD2AD263800E3B2D556B6630F600FE3C7733364DB269B6CD9DCE583FFFF871136A50A4CC3E770C9AAA499FFF19AD699E5F65530A32A90F19659C0736AB66700201E3C70E0FF7F8636954B31FF1CD2AB4DC7000E336A429B1E007196A2B630FF1C4B";
defparam \kick|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "5524C780F9D94AAD36387FF1C62495AAA56D2666738C1C3C1E170F878C398CD924A5555556B6CCC7008071994AA96678039B549C0E5763E3559FF355B00192A9338100F1CC646631E0FF8736AA93040E5AA4CF43E66D7B5B33C01E26D5526612063694A5CF00799A552C9C3FF8E64B555249CE3F80FF8E39CCCCC9937666C66318783FFFF07399256A9699C7FF88955B8F08A6E0255806DB104AB1F1B5A783E6D5549333398CCD96AAD33FBCCAB30065521F992D27807335B5B3801E6D55B30FC336AAD987F866D414C87B7E392D559397E12ACF36182E49C42850A13A6AE71F7EC6C6BF21CDAAAD491FCD40E1921F74B8034CA8000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \hihat|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hihat|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hihat|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a5 .init_file = "hihat.mif";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "audio_rom:hihat|altsyncram:altsyncram_component|altsyncram_gff1:auto_generated|ALTSYNCRAM";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000100E91EAD2B46510A000F0FBAA7442B2E07C4F33A245993176DC07CCCDF39538AE0B5B7D29FB7F2E344D2165FCD33F818EC99A41F81CE27C148DBB57CA2E6EDEAA796C36F309068CCD1C840FD23F3D25451A518CD03D1EC2FA6DAA2233A8FB044D5D0CCAE666F401FD00AB95ECE5D5F75587EB849AF08EED31C775E1DB232D579D0894456F17261BA089DFDEA1E60531924EBA5B30A72370D7EE27CAABE57BF5E66A2203E9AF7C228FA0D2B52396C727E08F98A7553AD77A8C611BE5C42FF59F8153D1BAAF0C9";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "B444B01C11D0A42626C7B4B317ED8B11AA1C45EE70CA65FED180E93499602F583ADEB5B50F611CBF3795C4A2AD2F0C24C2C652BA96AEE645D682B5223109E93133D5B8FE8A39B118B89458E03118BAFDEFBD52C3CB9A54A7689874804D9C6B8A3C4128C68CF21D84C44381B69A549E49CEF06FD16006FE19C676E6104587AC1004621F3535A4681C6FE50B129DE8EB48739D09B222372D631D57C591964F32806BD9DED846FA1DABC033BCE40653461C3E74B75D0613C58AE952C5E72D6C2DC91ED8ACC6E37137C75393BD6E36C47B01FF682684C57EF1BE60666EAA9DDFF23D1FC5760F8203BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BF80";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N45
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( !\snare|altsyncram_component|auto_generated|q_a [5] $ (!\kick|altsyncram_component|auto_generated|q_a [5] $ (\hihat|altsyncram_component|auto_generated|q_a [5])) ) + ( \Add0~55  ) + ( \Add0~54  ))
// \Add0~50  = CARRY(( !\snare|altsyncram_component|auto_generated|q_a [5] $ (!\kick|altsyncram_component|auto_generated|q_a [5] $ (\hihat|altsyncram_component|auto_generated|q_a [5])) ) + ( \Add0~55  ) + ( \Add0~54  ))
// \Add0~51  = SHARE((!\snare|altsyncram_component|auto_generated|q_a [5] & (\kick|altsyncram_component|auto_generated|q_a [5] & \hihat|altsyncram_component|auto_generated|q_a [5])) # (\snare|altsyncram_component|auto_generated|q_a [5] & 
// ((\hihat|altsyncram_component|auto_generated|q_a [5]) # (\kick|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(!\snare|altsyncram_component|auto_generated|q_a [5]),
	.datab(gnd),
	.datac(!\kick|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\hihat|altsyncram_component|auto_generated|q_a [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(\Add0~55 ),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout(\Add0~51 ));
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000055F00005AA5;
defparam \Add0~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N15
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( \Add0~49_sumout  ) + ( \perc|altsyncram_component|auto_generated|q_a [5] ) + ( \Add1~54  ))
// \Add1~50  = CARRY(( \Add0~49_sumout  ) + ( \perc|altsyncram_component|auto_generated|q_a [5] ) + ( \Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\perc|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\Add0~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y5_N0
cyclonev_ram_block \perc|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\perc|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \perc|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a6 .init_file = "perc.mif";
defparam \perc|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \perc|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "audio_rom:perc|altsyncram:altsyncram_component|altsyncram_ccf1:auto_generated|ALTSYNCRAM";
defparam \perc|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \perc|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \perc|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \perc|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \perc|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \perc|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \perc|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \perc|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \perc|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \perc|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \perc|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \perc|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ED9957DD3C0CD439488E3E6E021278CC7D74BED5011BDB0C484FBECED7480C0121FCCAAEB60A32AABDDCC6A7A0D75075BCBBD28A538D6023E9724C8CAE5198EDC3541C12611333C7CF04E230130ED8B0E7B2159BD748D7680003B6CDF892C95A9E12E00886E791DEE915CAFFFB18379C1C29373AA009700110B2CD93D74A4CF96872A2CBDBA0BD7E65B60446C5961CF37CFEAA4C119D9A07866E7BFE62E08A9D96F236357CB05D5606FFE";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \snare|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[2][12]~q ,\play_counters[2][11]~q ,\play_counters[2][10]~q ,\play_counters[2][9]~q ,\play_counters[2][8]~q ,\play_counters[2][7]~q ,\play_counters[2][6]~q ,\play_counters[2][5]~q ,\play_counters[2][4]~q ,\play_counters[2][3]~q ,\play_counters[2][2]~q ,
\play_counters[2][1]~q ,\play_counters[2][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\snare|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \snare|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a6 .init_file = "snare.mif";
defparam \snare|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \snare|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "audio_rom:snare|altsyncram:altsyncram_component|altsyncram_rff1:auto_generated|ALTSYNCRAM";
defparam \snare|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \snare|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \snare|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \snare|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \snare|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \snare|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \snare|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \snare|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \snare|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \snare|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \snare|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \snare|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \snare|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060F038001E5878F812E4E08647E260818B2E87E80FFBCB3584137BDF2B6649507C6AEBAA0A92828C55FAD2A10EF9B0CABBA3628970E36AD0C371701E5BC023C5A0CACB0C030BD97E05C846FF80DD0B5E0E82189E0D5646706B2E0AF6C00FF050B5A9B9D299CC8EB58A6A683A4CE49D201A2D83634E5F19C3C0ED2E460C9A97BAF2546E58003F0CAB47130E2D9";
defparam \snare|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "0D807810FC65AA31776991CCF6FD60D827056A4763C798D3958F7784AB335030190CD20E7890489D114DF5B0E8060E952FE9A38839DBEF6B09B654359D18AEB9370E3482142D499A6C794D20F117E0DC01B6DE226C6E7CC7C90F49C1269DE0D294C3556B7BEC7C85401099B8797B42500DF31982DD3ABAC90A7D7E87FCF2C20489AA4F1124290F7D6FFEAE0C6720B41B00E7D13EF9096CE2E511281FE5A534D034F1626E3BC84881564A3912232D5E7F58449ABCBE03B4C5DD5B6E9845CC025659C423533D33AB55D58BB6BEC8BCA6CF7C1BC616358AB66A78CB096236A12965909CD7B3A52A7D34D84EEC39E55DF578194CD13F6DF3540616F18F787E040A18";
defparam \snare|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "CCDCA7FF2A10B88A832D154659AC248705A48A99CC7AA90BBFA81E722BD78206CC379FE17FA68F2FE25E6626EE951A7B9ACF052E42EA0D2ED62E616C732AE6E227BF94CD4103AEFA2869F9098B6ACD6C1F20AD1C18693A59C36D72D478404B9A63505F57521E658387A7F702B796D6BFA45575457EBD2FC45CDCDF78D91BAEFE7173ADB2020B8F5D3AFAE1FE699F35C7FB0BE66ED85ECBB76F87A28A78E14B65C867C092D7263F689A0AEB9A6E86F356AC3EBD530F5E92DE5700652C23C5288FCA439BE055A23825B390CCFA22DD40313418B8E7542E3890A06C069E3210A2E07BFDCA68DB3E767C627BDBD902514F63BE4102E0B877D374DCFBA51DCE1E0000";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \hihat|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hihat|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hihat|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a6 .init_file = "hihat.mif";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "audio_rom:hihat|altsyncram:altsyncram_component|altsyncram_gff1:auto_generated|ALTSYNCRAM";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000FE5A2633E828AAD6DFE2C91859EEE11C763D45B7A5FCD4BC2E3FE6BDE5B113752210EEAC4A3ABBBFDECC14CC7B8F72B40707C5CC72B24917E1F91E2D7AB87CAABE399FB081626C69E9C9F88E4FD4F44B6174E1A1E9A3B2E8E0600EC04091FE1033F777E85522E2D6C5E2C069BFECB4B1385842E39BFCD3E5301F0E282C80043B1331A73DC82173A72D6846495EA702D0CCC7E3706735B56F1A94A7BDA0BC1E52C572D6313454B2C697617CBFC2BF1D42E729EDA20FBBB6ACEB75EBA7";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "04642DD72FF7FB7B0485607E7F40EC8B16FD2BAB680B07780D0E6BC494426DB78BCF0652F0D0FA6982C4CCF4461BC92C35EDF85AB75396C9D7730B47313B469BBFC147FDA69818B0798C6B186361BE035D0FA6E039F890A4705FB053D9A668180DC9C20D0941ECBB823ACCFC3C9AA666C6DACEA6869AFD98DE5DE8ADCDA9D2ECA267606E80D8F91E56CC0E02E2B05464A1BF897B59660729D0D6BCEF008B32E5FE787399696A813D9EB751D2CEC85901441C57DDAB37E27A441A094361376E44CFC50B9F6CB3AB6E1CC3BDEC58536225FC0C9C479BD65EB1264FE675319F7A359E122BBEA8D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BF80";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \kick|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[3][12]~q ,\play_counters[3][11]~q ,\play_counters[3][10]~q ,\play_counters[3][9]~q ,\play_counters[3][8]~q ,\play_counters[3][7]~q ,\play_counters[3][6]~q ,\play_counters[3][5]~q ,\play_counters[3][4]~q ,\play_counters[3][3]~q ,\play_counters[3][2]~q ,
\play_counters[3][1]~q ,\play_counters[3][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\kick|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \kick|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a6 .init_file = "kick.mif";
defparam \kick|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \kick|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "audio_rom:kick|altsyncram:altsyncram_component|altsyncram_4cf1:auto_generated|ALTSYNCRAM";
defparam \kick|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \kick|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \kick|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \kick|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \kick|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \kick|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \kick|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \kick|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \kick|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \kick|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \kick|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \kick|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "05B998C783F00007E0E38CCD924B5AAB5EAB52DA6D99399CE70F1E07C0FF001FFFF000007FFF001FC07C1E1C79CE6666C925A56AAAAA95A4936631C783FFFFC0F1C6666C96B52AAAD5AD24DB3339C61C3C1FC005FFFFFFC00007FFE00000DBE8000FE0F878639CCCC9B696A555552B49266E6183F00003E1E733325B5AB555A94B6D9B318C78F07E000FFD0007F80FE0F80F83E07E07F8000000007E078E38CECC9B495AAAAA94B6C998E3C1FFFFE0E38CCDB2D4AAAAB52CB666671C781FC000007FC1F078F0F1E78E3C71C3C78F83E03FE0001FF03C39C6664935A95555AD24D9CC707F93FF0E3999B6D6AAAAA52D932339E3E07FFFFFE03E1C38738E63399C";
defparam \kick|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "C667319CE718E1C3C1F80000007C1C719993696AB57A94936631E0FFFF83C6332494AA2AA52D9B318F0F800000F83C71CE733333266C99364C993266666631CE3C3E05FFFFC0F1E33336DAD54F54B4999C61F800FC38CEC92D5AAB52DB66638E07FD07FC1E1C631999326DB6DA4B692D25A4924B26CD999CC71E1F002E003C39CCC9252B5EA969B318F01FF03C73324B56A95A59B98F0FFFFE0E18CCCDB6D2D6B56A955AAA552A954A56B4A4964D9B198E383F00007E1C77265A55A5529B63387E007E1C66C96A15EA5B66630F00FFC078718CCDB24B4A56AA555555555555555552AA54A5A492666638E0FFC0FE1E31B3694AAAD69B338F00203C7336D6AAD4";
defparam \kick|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "9B38F8007C7326D2A156A94B49249B64DB2C96D2D6AD52AAAAD5A96924CCCC787800003C719924A5556B4D88E1FFFFC39C9B4A554A5B2671E07FFC0F0C666D9696AB5555AA95AD29694969696B5AD5AABEAAA95ADB66E671E0FFFF078C649AD5554B4CCE3E001E3992D556998F00F8CC94AA969B39C707E01FFFC007E078E399936D6A5554A96DB66630E0FFFFC1C636494AAA949B31C3FFFC38CCDA54A95A499CE1F800FC3CE664DB4A55CAA556AD29692DB6924925B4B5AF56AAAAD5A5A4C9CC70FC000FC799924B555AD3671E000E336A0A4CE0F07134AAA5B33878002001FC0FE0008007C719925AAAB5B6673C3F000FC38C64D254AAD4B26E71F0001F8C";
defparam \kick|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "66496AD5AB4B26630E07FFFE07C719CCC9B64B4B5AD6A956AB55AAD52952D692493666666738F0F800800F87399B2D2AAAD2671FFE31294A661FF0CC955524CE3C01000FC3E3E1F01FFFF838CCDA555AC99C3F43F8719D925A954A924CCE1E0007C7193695AAD4B6CCE383FFFF078C66649294AAD5AAA56B5A5A5B492D2DAD294AD56AAAA55AD249B318E1F800787336A5AD37001CCAAB63EFC66B5AD9C7FFE1CCCDB69694A5A4B26630FFBF0CDA552CCE001E364AD5296C8C707FE0719925AAA96D99C7800078E72692AE2A949B338F8001CC956E1D62EE32B0353F6C66B8CA7E54FE6A403C666338FFF1959ECF4053285D72FC000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N48
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( !\snare|altsyncram_component|auto_generated|q_a [6] $ (!\hihat|altsyncram_component|auto_generated|q_a [6] $ (\kick|altsyncram_component|auto_generated|q_a [6])) ) + ( \Add0~51  ) + ( \Add0~50  ))
// \Add0~46  = CARRY(( !\snare|altsyncram_component|auto_generated|q_a [6] $ (!\hihat|altsyncram_component|auto_generated|q_a [6] $ (\kick|altsyncram_component|auto_generated|q_a [6])) ) + ( \Add0~51  ) + ( \Add0~50  ))
// \Add0~47  = SHARE((!\snare|altsyncram_component|auto_generated|q_a [6] & (\hihat|altsyncram_component|auto_generated|q_a [6] & \kick|altsyncram_component|auto_generated|q_a [6])) # (\snare|altsyncram_component|auto_generated|q_a [6] & 
// ((\kick|altsyncram_component|auto_generated|q_a [6]) # (\hihat|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(!\snare|altsyncram_component|auto_generated|q_a [6]),
	.datab(gnd),
	.datac(!\hihat|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\kick|altsyncram_component|auto_generated|q_a [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(\Add0~51 ),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout(\Add0~47 ));
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000055F00005AA5;
defparam \Add0~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N18
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( \Add0~45_sumout  ) + ( \perc|altsyncram_component|auto_generated|q_a [6] ) + ( \Add1~50  ))
// \Add1~46  = CARRY(( \Add0~45_sumout  ) + ( \perc|altsyncram_component|auto_generated|q_a [6] ) + ( \Add1~50  ))

	.dataa(!\perc|altsyncram_component|auto_generated|q_a [6]),
	.datab(gnd),
	.datac(!\Add0~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \snare|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[2][12]~q ,\play_counters[2][11]~q ,\play_counters[2][10]~q ,\play_counters[2][9]~q ,\play_counters[2][8]~q ,\play_counters[2][7]~q ,\play_counters[2][6]~q ,\play_counters[2][5]~q ,\play_counters[2][4]~q ,\play_counters[2][3]~q ,\play_counters[2][2]~q ,
\play_counters[2][1]~q ,\play_counters[2][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\snare|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \snare|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a7 .init_file = "snare.mif";
defparam \snare|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \snare|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "audio_rom:snare|altsyncram:altsyncram_component|altsyncram_rff1:auto_generated|ALTSYNCRAM";
defparam \snare|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \snare|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \snare|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \snare|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \snare|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \snare|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \snare|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \snare|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \snare|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \snare|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \snare|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \snare|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \snare|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060F0380000180707E1FFC4203FFAFB80735E07C7FE37857833B79D40C8E7F80E5C1C37C28EE183B90A250D9D6007CC993E36E59C7011D113DC511001D7C022C3C6D8F139A883A7F4776CC48AC43D577C8E72299FFCE71AAEFE8725CA02AEFCC86C67BEE7E8B72333E13BF00651CA1BBC0A65394AC522CCD9A74BC54DDB99B5C678716AB7FFC00C665B8659894";
defparam \snare|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "D5B23D371EFC87628A5BE3A8EC73B57A3256158D41113B71C26B57CC995FB4C7B2D8FE66DDBED68508ABC81016B8D4140A0CC7F7F23F3CC60295EF0BA9975AFAEA132596D23961727667FD755F0C8263FF306690817220F83EA131119F6B80E311D887E700C2F12395C33468075328DF0413E3D4D739A211F88ED51C7D8C1BCB9594001431A029BBC566DC0FCC58189DE3D87A044DD197E1C6794AED336CAB599F7CCCB87543BFEDE7674D3F8728006655309FF3733DFE5E3E1F89835A7D1456FB0FDFC432D1BC619EF75E12F3087406605DF666E9F5B04FAD31A5DECF6978F4895D161580F67309098972D9D87476F7EB031B7DF42122A179C98006F54626F1";
defparam \snare|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "F9AD370051BB9F3399B90717FDC8AF4CDA775FAE2E0F6D578EDD89F53A26BBF89A16460A6E7EC25229D050930BCADBE1221A8ACA8254CAFE72BB72F7F24F039089291D747F3B5B2B1EF3D3642DC8A3B74C775DCA37337482B9B015472A4182C414078A7FA8D0A775189289460EADBA728FE6432E8CD6DDE25CEEC87197DB71447DFD942381A9B03FD40CC8985E58B529042EC0AD146B803889FF276E104E0B156BDA07709B4A122E6D978547D95A5C52DDDE343AF287FB3C37457E48E4827C75956FBD00CFDDE343819E2374FDAF2B40ACAECAB648429CB18F205D4FC490CBA8ED33EA43E49DD8AB4304856D6CB88B013826A3D44007B95E6AE08BBC8BD40000";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \kick|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[3][12]~q ,\play_counters[3][11]~q ,\play_counters[3][10]~q ,\play_counters[3][9]~q ,\play_counters[3][8]~q ,\play_counters[3][7]~q ,\play_counters[3][6]~q ,\play_counters[3][5]~q ,\play_counters[3][4]~q ,\play_counters[3][3]~q ,\play_counters[3][2]~q ,
\play_counters[3][1]~q ,\play_counters[3][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\kick|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \kick|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a7 .init_file = "kick.mif";
defparam \kick|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \kick|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "audio_rom:kick|altsyncram:altsyncram_component|altsyncram_4cf1:auto_generated|ALTSYNCRAM";
defparam \kick|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \kick|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \kick|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \kick|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \kick|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \kick|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \kick|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \kick|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \kick|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \kick|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \kick|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \kick|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "038787C07FF00007FF03F0F1E38C633393326493492DAD294A55AB556AAA5555555AAAAAAAAA55556AA954A95294B4B49249364CCCCCE638E387C1F803FFFFC00FC1E1E38E731999B3649249696B52B56AB55550AAAAAA955555554AAAAAAAAAAAA555AAD5294A5A5B6DB26CCCCCE738E1E1E07FF00003FE07C3C39C633999326DB6D25AD6AD5AAB5555555552AAA555AAA556AAD552AAAAAAAAAAAB552B529496D26D93333318C70E1F03FE00001FE07C3C71CC66666C9A6D2D2D4AD54AAAAAAAAA955AAD5AA54AD4A95A956AD52AB5554AAAB5556A94AD2D249364CCCC631C383C0FFF93FFF03E1E38E73333364925B5AD4AB5555555556AB56AD6A5296B4A";
defparam \kick|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "52D294B5AD4A54A954AAAAAAAAA956A52D25B24CD99CE71C783E00FFFF803E0F1C7399999364B694A55AAAAAAAAD56A56B5A5A5A4B492DA496D25B4B4B4B5A94A954AAAAAAAA54A9696DB64CDCCC738783E007FF003F0F0E319CCD9B6DB4B52B5557AD554AB5294B4B6924924926DB64936DB6D96DA4B4B5AD4AB5557B5556AD696DB64D98CE71C3E0FFE00FFC0F0E38CE64C93494A55AAAAB54AD6969249B64D9B3266CCC99B3266C9B26C92496D252D4AD55AAAAD54AD292C9336331871F07FE007FE078F18C66CC924B4A55AAAAAAD52B5A5B6926D93266CCCCCCCCCCCCCCCCC999326C92492D2D6A55AAAAAB54A525B26CCCE71C3C0FFFDFFC0F0E3199B2";
defparam \kick|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "496A555556A5B49B3267318C71C71C78E3CF18E318CE63333366CDB249696952AD55556AD4B4926CCCE73C781FFFFFFC1F1C7399936DB4A54AAAAAA55AD2DB4DB266CCCC66739CE718C718E718C633998D999B36492DAD2B55AAAA5529492C99998C70F03FFFFE078E33324B5AAAAD6926CCE71C3E07F8001FFFFFF8007F03E1E38E739999324924B4A54AAAAAAB5292DB266673870FC000003F0F1C67326C92D6B552AA556A52D24926CCD99CCE6318E71C718E38E38C739CCE66664C936DA4A52A5555556AD2DB6D999CE387E00001F0E666DA55A55A593339C3C07FFFDFFFFC001FFFFFF807E1E39CCCD924B5A955AAA556A52DB6CD99CC71E1F00FFFE00F";
defparam \kick|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "878E7319326DB4B5AB55555552AD4B5A5B6D26D9364D9B3266CC99B364C9B2492492D2D2D295AA5555D5552A52D249B3331C781FFE0F18D92D4AA569266638F03FFEFFFFC01FE00FFFFFFFC0F0E399936D2955E9552B4B49364CC671C3C1FE0007F81E38E63366DB694AD5555552A52D2DB64D99B3999CE739C638C71CE39CE739CCE6666CC9B6DB694A54AAAAAD5A5B3631C7FFFC399929556B4D9CE1F8001FC3C38E718C639C71E1F000400F1C66496B554A92D9B318E383F000007E1E39CCCDB6D2952AAAD5AD6DB666E673870F807FFE0F19B4B4E1DAA4C00C95B061956C7E3254B38003E1E0F80001E6D5BEC0656794927C000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \hihat|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hihat|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hihat|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a7 .init_file = "hihat.mif";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "audio_rom:hihat|altsyncram:altsyncram_component|altsyncram_gff1:auto_generated|ALTSYNCRAM";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000AAC5281766F5760648764579BE934B3BE9CC9250E8C43A501F8AA2BF695E057EC76C89227EE346B1681AAB241D67A3706BC168F9C52E6CAA0E6662F32660F2F06EDC804E6E8803C4D77AEEDC7B3BD4C01459B83B178D4712591CF35543907CE0C4D2BC0CFBB6E198414C0FA347D8EB0544532F805CF5216FC0AF685AE730D480FFE87626991562DB5236B516DCDD27FF18F8EC173627D97792D7B6BC4C601834DFF3CB2DE953DEED13BB729B5B866BE4E461D6F2525843D8C9CE101";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "51591F68DA7E10AFF2CFA261B3C509FA357104EBB02CFC8C9A92A4C665A820B1C60B756B9C2356A9E7F56415386FDC7DBC68979FE808712E041B3D2ABB05B1B0C609E754126C0A719E98297191CB44836D3022132DB9E8DFBA92150CC14AA5D82CC365CF31E7972F44E51573B4D03B58FE79C440A150848D8BD24814D02530C3065AD9C96ED2D7B1B775A7CA2B4E4F3CA963C711AC33889CB6B2D1A245E243BDDA5AD8B3B22E106F2446403C891397FA78A41F8D6116A778A91BDA8AD94C04AE98A1B0976B619270072530227D66778AF7EF4109AE4243BF06458C6C68CA930BBFCD2E967B57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BF80";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N51
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( !\snare|altsyncram_component|auto_generated|q_a [7] $ (!\kick|altsyncram_component|auto_generated|q_a [7] $ (\hihat|altsyncram_component|auto_generated|q_a [7])) ) + ( \Add0~47  ) + ( \Add0~46  ))
// \Add0~42  = CARRY(( !\snare|altsyncram_component|auto_generated|q_a [7] $ (!\kick|altsyncram_component|auto_generated|q_a [7] $ (\hihat|altsyncram_component|auto_generated|q_a [7])) ) + ( \Add0~47  ) + ( \Add0~46  ))
// \Add0~43  = SHARE((!\snare|altsyncram_component|auto_generated|q_a [7] & (\kick|altsyncram_component|auto_generated|q_a [7] & \hihat|altsyncram_component|auto_generated|q_a [7])) # (\snare|altsyncram_component|auto_generated|q_a [7] & 
// ((\hihat|altsyncram_component|auto_generated|q_a [7]) # (\kick|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(gnd),
	.datab(!\snare|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\kick|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\hihat|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(\Add0~47 ),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000033F00003CC3;
defparam \Add0~41 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X14_Y1_N0
cyclonev_ram_block \perc|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\perc|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \perc|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a7 .init_file = "perc.mif";
defparam \perc|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \perc|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "audio_rom:perc|altsyncram:altsyncram_component|altsyncram_ccf1:auto_generated|ALTSYNCRAM";
defparam \perc|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \perc|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \perc|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \perc|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \perc|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \perc|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \perc|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \perc|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \perc|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \perc|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \perc|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \perc|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B329CC613F92014B9E87316B0B0A14EFF1B55E343DCDA227EACB9449B87D88B93E3CB8AC6B251FE556278149BD8B070F6E7CC4630412C39E8599284C8D8D16CD7AD1C8A3A205875EB030C1FD1A875D71289C6C45FF963BE591C89D9C5E1363364BE1C276FB5C8CC231BEFF91DDB853102B116D569BBA73B57C61B933657A7D57056F22928AB2F8D945BB64CC8722EE00D1EDCE06E4D11417D9A32822AF688B707675AEA3049D3DE877134";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N21
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( \perc|altsyncram_component|auto_generated|q_a [7] ) + ( \Add0~41_sumout  ) + ( \Add1~46  ))
// \Add1~42  = CARRY(( \perc|altsyncram_component|auto_generated|q_a [7] ) + ( \Add0~41_sumout  ) + ( \Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~41_sumout ),
	.datad(!\perc|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y3_N0
cyclonev_ram_block \perc|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\perc|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \perc|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a8 .init_file = "perc.mif";
defparam \perc|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \perc|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "audio_rom:perc|altsyncram:altsyncram_component|altsyncram_ccf1:auto_generated|ALTSYNCRAM";
defparam \perc|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \perc|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \perc|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \perc|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \perc|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \perc|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \perc|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \perc|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \perc|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \perc|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \perc|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \perc|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C09997D4D50B44D617834EAC96CB7FA9A2E2AB913088DA6B3059E8FC46677CBD5E73409404C473A842413B45E42B2C594D810D16F8008F288288BAA33907CDF854CDF49EF039C8EDC36BF738D6B2521C2C00ED2638B64D41AABC8CC18B13EA7F69FA56EEA1665933D19FA2024FD5E8DD0226301D81EA94039CD08E273552933FF0F9B06CF24614DAD2D9C8569D7DD5A07C4C8B6C080D36BC3FD0E34B1BDB75D3CA57F6B3477C20873DAD0";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \hihat|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hihat|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hihat|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a8 .init_file = "hihat.mif";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "audio_rom:hihat|altsyncram:altsyncram_component|altsyncram_gff1:auto_generated|ALTSYNCRAM";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000E7EF0754CE004A4166D4ACB33E8D6D1BB98E1CA90085FF69F88C7CE73A0C10CAC0AA4B570C09D75FEBBFD4A77DBD001ABB0A64C6F2E05DBC46AA2BACB79DD6FA0545EA141A02782EF1A39373C400D57CCBEEF1F75A8C9A2AB303A30A4C74EAAE27A536034B7B710567E42A9E2C320F2F49435DE20BB8553AD3AB237303CC0E9A8610EDD8D2A6BF2B4E58228EB8D1EE922B33955CEE9D001E5879762A5A3055C2608BD96BE5057FEA35F32869CFA190AA196C0B6BCC8444E99234AE";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "AE1F5E708E15E605B386393BEB6F641A90FFD55069B8C63C1FFB5103C99EC8A20E1922DF223C4AB6AF287C03E17EFD9AEFF88FD56DDF25108576E029D49A4642C2CDB8098DEF46E96C3E499DE91F08FE74868FC01AEA6F57223077D0E2B70641DCAB49C59FC4A406E62F004BD8C3F0EC35A1E2D06391D28DA9CDBCC451CC76849D20441B974D8F0B098EB84E838AF9D8F1A56A60F132BFC731F6BE2BB705361E278A990B557B13687FC2735ABED3C5B54EF56C07698A9622AE69431A61EFB99FF840BD9478B1992E1DEEB435E2D27EF37EF0921DCB525DB0046A4C28815EAC1596B569C08657FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BF80";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \snare|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[2][12]~q ,\play_counters[2][11]~q ,\play_counters[2][10]~q ,\play_counters[2][9]~q ,\play_counters[2][8]~q ,\play_counters[2][7]~q ,\play_counters[2][6]~q ,\play_counters[2][5]~q ,\play_counters[2][4]~q ,\play_counters[2][3]~q ,\play_counters[2][2]~q ,
\play_counters[2][1]~q ,\play_counters[2][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\snare|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \snare|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a8 .init_file = "snare.mif";
defparam \snare|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \snare|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "audio_rom:snare|altsyncram:altsyncram_component|altsyncram_rff1:auto_generated|ALTSYNCRAM";
defparam \snare|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \snare|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \snare|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \snare|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \snare|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \snare|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \snare|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \snare|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \snare|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \snare|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \snare|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \snare|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \snare|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060F0380000180000000003C000020380037E07FFFFCFFEFFCFCFFE3FF7E7F9C0BC00300271007C463C1E007E600000F83E39E7938FFE3FEC3E318FFFDFC025C000C700C647FC1E0F88F038711C01707989F2306003F83C9F071FF3E603820A3C0C1E41F9C7CF2D8FF96400019C0E481BFBF3876638D9EBF467E7FDF547487441FE7525EFFFFFF3E427E14378C";
defparam \snare|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "1116FC8FE12C70373FC7E86EAAAAD381EEC791C2DD0496CAFDE8E03C64BA422958AC5AEE2A2E8F53A3914D4FFE7B4CEDA6CAAA6FF6193BE5F9D1F1A799B8067DD69E1BACB738EB00D378DCD369558047FF73DA38551020FFFDF528CA26F880FC135977E6582D9B5B736B7BE33F231F1AAFCC00AD7B618E7E06E22683A580369671E3EFE3D4FEC443E85595F0293ABD0F4EC9EE68B3C60FCCC79EC4F91E8C69162B86941975D34BB0D3C76E6FD24EBF87B06C0793E7242E87EE768E33651208223D045EF2E2BFB6E1FEE048F2B301B03FFE77C0BEAEB1314F7E59DAC88D2B1ADA6498208AA099BF10F401F26714EF023006381DB0B28B6822037220A3D73B61FD";
defparam \snare|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "95A7C77EC15C29C0D89798DB2B9B51F76DD55F593963E4B6EC689CB7D67CD84F4F97F83AE5CAB9ACFEEC5EE82A8911E6894D7D501D3FEE757893D165DE2161552C631BF0A0C5EB8B1F84E6941BFBC7DD8374C9EA599072A6F37EDDA5CF330929059085D765F57750F367B99E5F87E63FB74691F77F18D1771BADE124A4793136C76EB99748A93263D53BA13A76977A6057EB284AD4D500EB78FAF3E4DDD24301F49EAD1C1778F57D6E80F1256D5AA4678CC08FE065CC5651E6A024BB52C5D3F2495C11C382F53BDE02E662A149E2642A51D85F59C6410CD31B98C6DF06DD7357681156C40E6C196A2F43EA2731B8AF820982AFE9E64290B31724CD1422590000";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \kick|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[3][12]~q ,\play_counters[3][11]~q ,\play_counters[3][10]~q ,\play_counters[3][9]~q ,\play_counters[3][8]~q ,\play_counters[3][7]~q ,\play_counters[3][6]~q ,\play_counters[3][5]~q ,\play_counters[3][4]~q ,\play_counters[3][3]~q ,\play_counters[3][2]~q ,
\play_counters[3][1]~q ,\play_counters[3][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\kick|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \kick|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a8 .init_file = "kick.mif";
defparam \kick|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \kick|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "audio_rom:kick|altsyncram:altsyncram_component|altsyncram_4cf1:auto_generated|ALTSYNCRAM";
defparam \kick|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \kick|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \kick|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \kick|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \kick|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \kick|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \kick|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \kick|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \kick|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \kick|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \kick|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \kick|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "07807FC0000FFFF80003FF01FC0F83C3E3C3871C71CE31CE7399CC6673339999999CCCCCCCCC6666733198CE6318C738E38E3870F0F0F83F03F801FFFC00003FFFC01FE07E0F07878F1C71C718E7318CE6733333999999B3333333266666666666633399CCE739C638E38E1C3C3C1F07E01FE0000FFFFC0007FC03E07C3E1E3C71C71C6318CE6333999999999B333666CCC99B336664CCCCCCCCCCCC66339CE718E38E1C3C3C1F07F01FFC000000001FFC03F03C1E1E1C79E31CE339CCC6666666664CC99B366CD9B264C9B3264C99933326667333198C631CE38F1C3C3C1F03F803FFFF93FFFFC01FC0F83C3C3871C639CE733999999999B3264C9B364DB26C";
defparam \kick|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "9B64D926C99366CD99333333333198C631C63C70E1E0F81F803FFF00007FFE00FC0F87878F1C718C63399999999B326CD936C936D9249B6DB24936D926D9364D9B32666666663398E71C71C3C3C3F07F801FFFFFFFC00FF03E1F0E1C71C739CC666636666CD9B26D924DB6DB6DB4924925B6DB6DB6C926D9366CD999B39998CE718E3871E0F07E03FF00000003FF01F83E1C38F38C633999993264DB2492492DB49692DA5A4B696D25B6925B6DB249364D9B3366663339CE71C70F1F0F80FF0001FF80007F01F078F0E38C7399CCCCCC99B26C924DB4925B4B69696969696969696D2DA4B6DB6DB649B366CCCCCC6739C63C70F0F81FC00FFFFFFC00FE0F878E";
defparam \kick|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "38E63333326C9249692D6B5AD4AD4AD5A95AB5A94A5AD69696D25B6924DB24C99B333319CC738E1C3C1F03F8000000001FE07C1E1C71C7398CCCCCC99364926924B49696B4A5294A5295AD4A5294A52D292D2DA49249364D99333399CE71CF1E1E0F80FFC00001FF81F0F1C739999B24925A52B56AAD55554AAAAAAAAAD556AB56A5294B4B6924926D9326666667318E38E1E1F07F003FFFFFC00FE0783C70E318C66333664C9B64924B696D296B4A52B5A95AD4AD4AD6A5296B4B4B6925B6C9364C9999998CE31C71E1E0FC07FFFFFFF01E1E39CC6CC9349694A9552AAAAAAAA9555555555552AB56B5A5B4926C9B336663319CE38E3C783C0FE00FFFFFFFF0";
defparam \kick|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "07F07C1E3C71C739CC66666664C9926C9249B4925B692DA4B496D2DA496D249249249B649B26CC99991999CC631C71C3C3E07FE001FF07C71CC66CDB6D2D6A556AAAAAAA95554AAAAAAAAAAA55A94B49249B33273318C738F1C3C1F03FC001FFF8001FC0F83C78E38E731999999B3649B6DB692D252D294A5294AD6A56B5294A5296B4B4B692DB6DB26C993333319C63C7C1F80003F878E73326DB4A54AAAAAA956AD4A5294AD6A54AA555555AB52D24D933398E3870F81F800FFFFF801FC1F0F1C71CE6333366C9B6DB4B4B5AD5AAD555555AB49273E039925556D9C06073252B5B673C00001FE007FFFE071928952CE0194C7C000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N54
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( !\hihat|altsyncram_component|auto_generated|q_a [8] $ (!\snare|altsyncram_component|auto_generated|q_a [8] $ (\kick|altsyncram_component|auto_generated|q_a [8])) ) + ( \Add0~43  ) + ( \Add0~42  ))
// \Add0~38  = CARRY(( !\hihat|altsyncram_component|auto_generated|q_a [8] $ (!\snare|altsyncram_component|auto_generated|q_a [8] $ (\kick|altsyncram_component|auto_generated|q_a [8])) ) + ( \Add0~43  ) + ( \Add0~42  ))
// \Add0~39  = SHARE((!\hihat|altsyncram_component|auto_generated|q_a [8] & (\snare|altsyncram_component|auto_generated|q_a [8] & \kick|altsyncram_component|auto_generated|q_a [8])) # (\hihat|altsyncram_component|auto_generated|q_a [8] & 
// ((\kick|altsyncram_component|auto_generated|q_a [8]) # (\snare|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(!\hihat|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(!\snare|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\kick|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(\Add0~43 ),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout(\Add0~39 ));
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000055F00005AA5;
defparam \Add0~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N24
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( \Add0~37_sumout  ) + ( \perc|altsyncram_component|auto_generated|q_a [8] ) + ( \Add1~42  ))
// \Add1~38  = CARRY(( \Add0~37_sumout  ) + ( \perc|altsyncram_component|auto_generated|q_a [8] ) + ( \Add1~42  ))

	.dataa(gnd),
	.datab(!\perc|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\Add0~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \snare|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[2][12]~q ,\play_counters[2][11]~q ,\play_counters[2][10]~q ,\play_counters[2][9]~q ,\play_counters[2][8]~q ,\play_counters[2][7]~q ,\play_counters[2][6]~q ,\play_counters[2][5]~q ,\play_counters[2][4]~q ,\play_counters[2][3]~q ,\play_counters[2][2]~q ,
\play_counters[2][1]~q ,\play_counters[2][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\snare|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \snare|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a9 .init_file = "snare.mif";
defparam \snare|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \snare|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "audio_rom:snare|altsyncram:altsyncram_component|altsyncram_rff1:auto_generated|ALTSYNCRAM";
defparam \snare|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \snare|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \snare|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \snare|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \snare|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \snare|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \snare|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \snare|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \snare|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \snare|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \snare|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \snare|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \snare|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060F03800001800000000000000020380037E07FFFFFFFFFFFFFFFFFFFFE7F9C0FC0030020000000000000000600000F83E3FE79FFFFFFFFFFFF1FFFFDFC027C000C0000000000000000000001C01707F8FF23FFFFFFFFF7FFFFFFFFE038E0E000C0000000000D180066000001C0E7827FBFE7F71FFE7F7E3E79FFDC6C07809C001891F60000000180000430FC";
defparam \snare|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "11F5FE7FFFA3FFCFF03FC7EF6EE330003E380E003EE30F31EC17B0036183C63988C4BDA1F71CBF4FC7C9A03FFE00C30221F263600E20F7EC07E86F603617FE49719FE87B8FC31AF633733D304FE479B000F2579DC82C9F0003EB5BC4065C7F0010D6C3E16BE47AB2BEF897E7A2FF8534E33FFF94AAB2BF400125373FD3200C303FD0B5781799E8FEAA3248001B826AA68A9D7FA483E002AF47E026CAB743E16E70BA6687251725C01AC2BACF82260007F551CD2C139160381AA18FF51908057935228B20E5F37146862D2BDEBD4692B03647FE49E41D084A35C606376FC66EA80E63F1D6D1DD0690AD77636B60EA6B5FFFD81E3FABDD4460B47B799FE6854CD7";
defparam \snare|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "83DFF8DD320FB8D8598BE7EC112BD145F05D61A40C810878DEB6B5C94F754BF0EF469CE17DE00FEFE1AD3687E0DEF0C1BF6C6945F417AA6CD70FEEF897388AE2D11D28686C64270BF21A4F7B1C3C87AC1F7FDF03C629CF3392201688144A71F71CCF89A5E40C85D5C1FD6F745D418E7CDEF7A4637321A96FEE01B85CEB5C30DD228E0BC3866284B8B60AD467EBF0EA4961A4A8C5F2B5B3409BEF3F57C73988FF86A1E35C486397A3BECCBA6B8E6FA6BAEFF322FE452744C8FD82A8CE1C2457F49BD5C88808C369B9B66B40BE489ACBDF8086DDCC07E57935C0DB265AAAF94835BA338A4CE01CC7E8CC45F9EDD0E9B884A73B23BEB22871E58F78F10771640000";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \hihat|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hihat|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hihat|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a9 .init_file = "hihat.mif";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "audio_rom:hihat|altsyncram:altsyncram_component|altsyncram_gff1:auto_generated|ALTSYNCRAM";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000002902A23A5CBDF23DDE9668E097F566980F284C32CBD14E0D690D0DF2C460FE96AC6F2084835E705719B09DA22CBEC45D41DA99FBD5272A9359132A5813DEFA3862EEF87A174CE05DAE7CE95580B172CE2BA129FBDF34B283393C1423EF1EC06F728FA7EDA3E67179A2E0F00F4AB4C34B3D23FDEC2C31E5466C6A48FE82427C57AA1AC76A95764033AD9966173EAF88A427B3B2EF09D8A14F65ECFE66E05934E809A10BDF07CE1FBBD1371752126CF238CD7CE3D9F87E048C8C354AB";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "A054232EF52FC8146A78135B843B55F34C6E09D98F0295B35C17789FAFA3DF0DC2AFFEAFF220F9820A0CF29231D548CD6B86944D9D5F857ACD0D5A23F5EF82CCEE5B8A59A185296A571018BE2C2CA4E457A405DA459A087C80E23A88A17E2DFDE9CB4BF4A1376A224833710FC3500C884E3021D6E335D50D9D0FC18A54D2F7F6F711C5D9BFAC7FD9A8CCD1C6A0C45E940B4F7FACEB76702C503166AE9FDB53BD63FA89B752294C347E73D25B97C958FCD8D7348DCE06F6664B6842A77C3C9963804030CE4861A30C096695FBAC362F689CD6ACE8930CD87D324E84B9391F271F1C9768869A57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BF80";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \kick|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[3][12]~q ,\play_counters[3][11]~q ,\play_counters[3][10]~q ,\play_counters[3][9]~q ,\play_counters[3][8]~q ,\play_counters[3][7]~q ,\play_counters[3][6]~q ,\play_counters[3][5]~q ,\play_counters[3][4]~q ,\play_counters[3][3]~q ,\play_counters[3][2]~q ,
\play_counters[3][1]~q ,\play_counters[3][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\kick|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \kick|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a9 .init_file = "kick.mif";
defparam \kick|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \kick|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "audio_rom:kick|altsyncram:altsyncram_component|altsyncram_4cf1:auto_generated|ALTSYNCRAM";
defparam \kick|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \kick|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \kick|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \kick|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \kick|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \kick|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \kick|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \kick|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \kick|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \kick|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \kick|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \kick|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "0780003FFFFFFFFFFFFC0001FFF003FC03FC07E07E0FC1F07C1E0F8783C3E1E1E1E0F0F0F0F078787C3E1F0F83E0F83F03F03F80FF00FFC003FFFE0000000000003FFFE001FF007F80FC0FC0F81F0F83E1F0F0F078787870F0F0F0E1E1E1E1E1E1E0F0783C1F07C1F81F81FC03FC00FFE0001FFFFFFFFFFFF80003FF803FE03F81F81F83E0F07C3C1E1E1E1E1C3C3878F0F1E3C387870F0F0F0F0F0F87C3E0F81F03F01FC03FE007FFE000000000000003FFF003FE01FC07E0FC1F07C3C1E1E1E1E1C3C7870E1C3871E3C78F1E3C7870F0E1E1F0F0F87C1F03E07F03FC03FF0007FFFFFF93FFFFFFE000FFC03FC07E07C1F07C3E1E1E1E1E3C3870E3C78E3C70";
defparam \kick|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "E3871E38F1E3870E1E3C3C3C3C3E1F07C1F83F80FE00FFE0003FFFFFFFFFFE0003FF807F80FC0F83E0F878787878F1E3C70E38F1C71C78E38E38F1C71E38F1C3870E1E1E1E1E0F87E0FC0FC03FC00FFF8000000000000FFFC01FF01F81F83E0F8787C7878F1E3C71E38E38E38E38E38E39C71C71C70E38E1C78F1E1E3C1E1F0F81F03F81FF007FFC000000000000FFF801FC07F07C1F0787870E1C38E38E38E38C718E39C638E71CE38E71C71C71C70E3C78F0E1E1F0F83E0FC0FF00FF8000FFFFFFFFFF8001FF80FF03F07C1E0F0F0F1E3C70E38E38E39C738E718E718E718E718E31C738E38E3871C3870F0F0F87C1F83F80FF001FFFF0000003FFFE007F81";
defparam \kick|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "F81E0F0F0E1C71C718E318C6339CC63398C67398C639CE718E31C718E3C71C3878F0F0F83C0F81FC03FF0007FFFFFFFFE0007FE01F81F83E0F0F0F0E1C78E38E38C718E738C6318C6319CE739CE739CE31CE31C71C71C78E1E3C3C1E0F81F01FE00FFF00000000007FF00FC0F87878E38E39CE73199CCCCCC666666666333198CE6318C738E71C71E38F1E1E1E1F0F81F81FE00FFF00000000000FFF803F80FC1F0783C3878F1C78E38C718E318C739CC6319CE7318CE739CE738C738E39C70E3870E1E1E1F0FC1F81FE00FFF80000000FFE01F83C1C38F38E7398CCE666666664CCCCCCCCCCCE67318C638C71E3870F1E1F0F83E07E03F803FFE00000000000";
defparam \kick|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "07FF801FC07E07C1F078787878F1E38F1C71C71C638E31C738E71CE38E71C71C71C71C78E3C70F1E1E1E1E0F83E07E03FC007FFFFFFF003F03C1E3C71CE319CCE66666664CCCD99999999999CC6738C71C78F0E0F0F83F07F03FC00FFFC0000000001FFF003F80FC0F83E1E1E1E3C78E38E38E31C631CE739CE7318C6739CE739CE738C738E31C71C38F1E3C3C3E1F83F801FFFFFFF807E0F0E1C739CC6666664CD9B26C9B264D93266CCCCCC6731CE3C70F0781F80FF8007FFFFFFFFFE001FF01F81F07C3C3870E38E38C739CE6331999999326DB5AB552DB66671E00600F1CE6C92D6AAAAAAAB555555552B498E6494AB4C0FC000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N57
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( !\snare|altsyncram_component|auto_generated|q_a [9] $ (!\hihat|altsyncram_component|auto_generated|q_a [9] $ (\kick|altsyncram_component|auto_generated|q_a [9])) ) + ( \Add0~39  ) + ( \Add0~38  ))
// \Add0~34  = CARRY(( !\snare|altsyncram_component|auto_generated|q_a [9] $ (!\hihat|altsyncram_component|auto_generated|q_a [9] $ (\kick|altsyncram_component|auto_generated|q_a [9])) ) + ( \Add0~39  ) + ( \Add0~38  ))
// \Add0~35  = SHARE((!\snare|altsyncram_component|auto_generated|q_a [9] & (\hihat|altsyncram_component|auto_generated|q_a [9] & \kick|altsyncram_component|auto_generated|q_a [9])) # (\snare|altsyncram_component|auto_generated|q_a [9] & 
// ((\kick|altsyncram_component|auto_generated|q_a [9]) # (\hihat|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(gnd),
	.datab(!\snare|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\hihat|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\kick|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(\Add0~39 ),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000033F00003CC3;
defparam \Add0~33 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X5_Y6_N0
cyclonev_ram_block \perc|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\perc|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \perc|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a9 .init_file = "perc.mif";
defparam \perc|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \perc|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "audio_rom:perc|altsyncram:altsyncram_component|altsyncram_ccf1:auto_generated|ALTSYNCRAM";
defparam \perc|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \perc|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \perc|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \perc|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \perc|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \perc|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \perc|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \perc|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \perc|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \perc|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \perc|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \perc|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF861833E606C69EB0D4D5C50B4EDD396BBA26F9845514E4BD8710B4238EF83F4160489FF1FF7210A1B1E4CFC0E5775B4118B05D29943AFDE6CB6AB65AC924627C307ABFDF199C120D613924C352C1AEFD1607EAD6E6DE0CDA717BEA2CF396C2D60465CB20A22CA81C2149411BF48C0BB84F026B38EA30B4EE9C532BC6553B498E2A50B2F5AD8D460A75CC71A0DAA05CF5B21A51ED4ABCB680ADB559537FCDCD1CFE5DF5C2076FA3133BC";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N27
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( \Add0~33_sumout  ) + ( \perc|altsyncram_component|auto_generated|q_a [9] ) + ( \Add1~38  ))
// \Add1~34  = CARRY(( \Add0~33_sumout  ) + ( \perc|altsyncram_component|auto_generated|q_a [9] ) + ( \Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\perc|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \hihat|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hihat|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hihat|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a10 .init_file = "hihat.mif";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "audio_rom:hihat|altsyncram:altsyncram_component|altsyncram_gff1:auto_generated|ALTSYNCRAM";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000004C58566CD0E730EFE8F5E017E2912508695AED1B70AEFE21EF32074E41D6A4A4B71BA80FC2B981F31294EC42EF7DC6644A14A2159D00840A5856FD7AAB83E2457DB264783990ABA2CAE3D687E7513D7E91067FBA7FABC39E204BAAE26B199346AE96557E0755E5B79611B3C8FE3B1BD55CA1090E2EF90EDA0815DE555C0DCE90E07726B8F112C13C6ED07E6B0D633EC0E6BB13E1479FC290688343EF2857F78DDE63D5DAB9C7E24A7861BA8BA78937A89C9B51326B7B3FBE2A81001";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "529A5E66FA2CBB580B1AC4B9BB776C424DE6CB48429BAC2D07174B13E50CC08329E9B4A2C6C0E1AAEF46A0754E91004BC7C72B62CF3DB26668262DF236564EFDDF2CAB4E656EB60BD84763F8C07F7BCF23CD61854AD9E8BC70FB3D2BC04439CA795B289801975B3AD20975B26A9254EC12C4D62708BD5958DDDD6A0B9B6B5F1EC54CBC086F557CAD0C8A090C9C52467E66A339747E361F548AF658A107F5A35292C13E8BFE5A04D102F3FFF8905B4FF8387DAE03644E730E6E5424DA70A54D7FDE919BD77F198F456907180BE2436B737496047DD1E0E8FB66EF2CB23009BA9310CF29722E57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BF80";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \snare|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[2][12]~q ,\play_counters[2][11]~q ,\play_counters[2][10]~q ,\play_counters[2][9]~q ,\play_counters[2][8]~q ,\play_counters[2][7]~q ,\play_counters[2][6]~q ,\play_counters[2][5]~q ,\play_counters[2][4]~q ,\play_counters[2][3]~q ,\play_counters[2][2]~q ,
\play_counters[2][1]~q ,\play_counters[2][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\snare|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \snare|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a10 .init_file = "snare.mif";
defparam \snare|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \snare|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "audio_rom:snare|altsyncram:altsyncram_component|altsyncram_rff1:auto_generated|ALTSYNCRAM";
defparam \snare|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \snare|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \snare|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \snare|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \snare|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \snare|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \snare|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \snare|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \snare|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \snare|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \snare|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \snare|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \snare|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060F03800001800000000000000020380037E07FFFFFFFFFFFFFFFFFFFFE7F9C0FC0030020000000000000000600000F83E3FE79FFFFFFFFFFFF1FFFFDFC027C000C0000000000000000000001C01707F8FF23FFFFFFFFFFFFFFFFFFE038E0E000C00000000000180006000001C0E783FFBFFFF7FFFFFFFFFE7FFFDC7C07801C000010060000000000000430FC";
defparam \snare|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "11F7FFFFFFDFFFFFFFFFFFEFEEE3F0003E000000000000000C0030006183C639F8FCFFDFFFFF7FBFFFF9E1FFFE03C00020021C6001C0000C000061E0302FFE798F9FC7FC7FFCFBF9F37FFDF04F040630000C206C3E1E8000003897C006BFFFFFEFDFE01F77C3FDFE39F82FE020036CE06800007B09CC9DC0003CC67FF11FFFCFCE0C7DB7E87FF49E20F1F40007CD67B5C6D55D9CB80001B4C7FFE0FF73E0199A7681FE80E990E186C63639EB30DF7FF80C9B47600F8454FFF9E0700FEA080355266E7B50B367EC2F34033FB156CF4E736FF801C56220E438569001E52C6AFBBFDE9A504B88848C8BD0FFEEE48F1AD62FFFE7E03F92846D2985B65375D292636B";
defparam \snare|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "48AC00352A65613827EE26FFF456E34600319DE4900090243793FEA9C0A24EFFDBD4DED91CF452AB917BB65F76A3CCCC6E13C702CB45227E93639EE94ABD34EA0FCDDAE9A5218C66F90ADC06625E9A0DEB3E7E51268B1FC21CD9B75943A1061158FF8E0FB264E1FDAB3D7D24A3F4DA9F183E3B087C3C32A029793AFC2B9833A1BDD2EAF2A170717F25E579C52749F0715EBD613942F847A364E72D905FC24FFF85D6268274D6ADBD91309D2C0F8CC5E917FC1A17FE865B2D6278C526C25E7CF3D4253C6F48C5A8B2A3B684071A7E086F076D6547930BF597A72DA352A3F00A654EA99094B196AF79F0B64D086AB28CA2378348E708E60008AADD8B8070300000";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \kick|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[3][12]~q ,\play_counters[3][11]~q ,\play_counters[3][10]~q ,\play_counters[3][9]~q ,\play_counters[3][8]~q ,\play_counters[3][7]~q ,\play_counters[3][6]~q ,\play_counters[3][5]~q ,\play_counters[3][4]~q ,\play_counters[3][3]~q ,\play_counters[3][2]~q ,
\play_counters[3][1]~q ,\play_counters[3][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\kick|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \kick|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a10 .init_file = "kick.mif";
defparam \kick|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \kick|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "audio_rom:kick|altsyncram:altsyncram_component|altsyncram_4cf1:auto_generated|ALTSYNCRAM";
defparam \kick|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \kick|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \kick|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \kick|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \kick|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \kick|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \kick|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \kick|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \kick|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \kick|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \kick|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \kick|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "078000000000000000000001FFFFFC0003FFF8007FF001FF801FF007FC03FE01FE00FF00FF007F807FC01FF003FF003FFC003FFF0000FFFFFC000000000000000000001FFFFF00007FFC003FF800FF801FF00FF007F807F00FF00FE01FE01FE01FE00FF803FF003FF8007FFC0003FFFFE000000000000000000003FFFFC0003FFE001FFC00FF803FE01FE01FE03FC07F00FE03FC07F80FF00FF00FF007FC00FFE003FFE0003FFFF8000000000000000000000FFFFE0003FFE003FF003FC01FE01FE03FC07F01FC07F01FC07F01FC07F00FE01FF00FF803FF001FFF0003FFFF00000000006C0000000000FFFFC0007FF801FF803FE01FE01FC03F80FC07F03F80";
defparam \kick|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "FC07E03F01FC07F01FC03FC03FC01FF801FFC000FFFF0000003FFFFFFFFFFE0000007FFF8003FF801FF807F807F80FE03F01F80FC0FC07E07E07F03F01F80FC07F01FE01FE01FF801FFC003FFFC000007FFFFFFFFFFFF000001FFFE001FFC00FF807F807F01FC07E03F03F03F03F03F03E07E07E07F03F01F80FE01FC01FE00FFE003FFE00007FFFFFFFFFFFFFFFFFF80003FFF003FF007F80FE03F81F81F81F83F07E07C1F81F03E07E0FC0FC0FC0FE03F80FE01FF007FE003FFF00007FFFFFFFFFFFFFFFFE0000FFFC007FE00FF00FE03F80FC0FC0FC1F83F07E0F81F07E0F81F03E07C0FC0FC07E03F80FF00FF801FFC000FFFFE000000000000001FFFF80";
defparam \kick|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "07FE00FF01FC0FC0F81F07C1F07C3E0F87C1F0783E07C1F07E0FC0F81FC0FC07F80FF007FC007FFC0000FFFFFFFFFFFFFFFF80001FFE003FF00FF00FE07F03F03F07E0F83F07C1F07C1E0F83E0F83E0FC1F03E07E07E07F01FC03FE00FFE001FFFF0000000000000000FFFC007F807E07E07C1F0F87C3C3C3E1E1E1E1E0F0F87C1E0F83F07E0FC0FE07F01FE01FF007FF8001FFFFF00000000000FFFFFC000FFE007FC03F80FE07F03F07E0FC1F07C1F07C1E0F83E0F07C1F07C0F83F03E07F03F80FE01FE00FFE001FFFF00000000000001FFF803FC07F07E0F87C3E1E1E1E1E3C3C3C3C3C3C1E0F07C1F83F01F80FF01FF007FE001FFF800001FFFFFFFFFFF";
defparam \kick|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "F800001FFF8007FE007F807F80FE03F01F81F81F83F03E07C0F81F03F07E07E07E07E07F03F80FE01FE01FF003FF8003FFFF80000000FFFF003FE03F03E0F83C1E1E1E1E3C3C3878787878783C1F07C0FC07F01FF007FF000FFFC000003FFFFFFFFFE000003FFF000FFC01FE01FC07F03F03F03E07C1F07C1F07C1F0783E0F83E0F83F07C0FC1F81FC0FE03FC03FE003FFFE00000007FFE00FE03F07C3E1E1E1C3C78E1C78E1C38F1E1C3C3C3E0F03E03F00FF8007FFF80000000000000001FFFE001FF803FC07F03F03F07C1F07C3E1E1E1E3C71C63399CE38787E0006000FC1E38E31999999993333333318C78F8718CD96A7C000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N0
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( !\hihat|altsyncram_component|auto_generated|q_a [10] $ (!\snare|altsyncram_component|auto_generated|q_a [10] $ (\kick|altsyncram_component|auto_generated|q_a [10])) ) + ( \Add0~35  ) + ( \Add0~34  ))
// \Add0~30  = CARRY(( !\hihat|altsyncram_component|auto_generated|q_a [10] $ (!\snare|altsyncram_component|auto_generated|q_a [10] $ (\kick|altsyncram_component|auto_generated|q_a [10])) ) + ( \Add0~35  ) + ( \Add0~34  ))
// \Add0~31  = SHARE((!\hihat|altsyncram_component|auto_generated|q_a [10] & (\snare|altsyncram_component|auto_generated|q_a [10] & \kick|altsyncram_component|auto_generated|q_a [10])) # (\hihat|altsyncram_component|auto_generated|q_a [10] & 
// ((\kick|altsyncram_component|auto_generated|q_a [10]) # (\snare|altsyncram_component|auto_generated|q_a [10]))))

	.dataa(gnd),
	.datab(!\hihat|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\snare|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\kick|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(\Add0~35 ),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000033F00003CC3;
defparam \Add0~29 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \perc|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\perc|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \perc|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a10 .init_file = "perc.mif";
defparam \perc|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \perc|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "audio_rom:perc|altsyncram:altsyncram_component|altsyncram_ccf1:auto_generated|ALTSYNCRAM";
defparam \perc|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \perc|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \perc|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \perc|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \perc|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \perc|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \perc|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \perc|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \perc|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \perc|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \perc|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \perc|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF801FF007FE38E18F1833F606CC9C99B39634F4869CB0B79415F586BEA0AF9495953222AEA8D9D5157B429EA84B524DCB5AD1374C32EC8BBCE51DC5B92E73C46E0882FEDF965812079C7FFCAC2A2C391F993C7CD675662092CB9D3E8355AD150A654ABF79B2D8AD84F2412694CF6E770BB9188B048BBFFFC6FB3B4FB31581FAB5BC37225F6003AB3361C535953C579E365C95A054417123F75AF58AEF6B3D1C2E41F4C087725D2B95088";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N30
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( \Add0~29_sumout  ) + ( \perc|altsyncram_component|auto_generated|q_a [10] ) + ( \Add1~34  ))
// \Add1~30  = CARRY(( \Add0~29_sumout  ) + ( \perc|altsyncram_component|auto_generated|q_a [10] ) + ( \Add1~34  ))

	.dataa(gnd),
	.datab(!\Add0~29_sumout ),
	.datac(!\perc|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \hihat|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hihat|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hihat|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a11 .init_file = "hihat.mif";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "audio_rom:hihat|altsyncram:altsyncram_component|altsyncram_gff1:auto_generated|ALTSYNCRAM";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000006318C66670E730ECA3973BBD33920016B28DB718163D04BA1A85AD785C713C890ABA7F0098E7BA5CCDAE4404F9A896FD0E1C8E1D9DB8883C02D673124DAF59FE6B885212C94846E0CE7ACB608AD47B7E933F82CBCB93AE4586A461048EBEC9D4CF55168942B4BCF8D8F158552C8368A196DA30AF7703931B32570958FDD2BE809E7EE3242DC149E6A2595542FA796087CE7F31FCDB3CF60F6A98AC9D142D37AADB8FC39BF1FFB7C519349E0B56DB20096832A3AE81597CFDDB3F71B";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "529E301DFBDE95287329546B6A6DD7005BB97499A11826BB150240FEDF0F262017B89BEEE5C1254F1CAAEFD1008829FF42654AACCC4A54D96DD90920FD9C8D3E751C674F65826DEFAF7520977BBC121D419428C2DBCD0D1257324151DD656809AF63AACC7A2B0C20EDD900F2526F0B0192C9FAD205F17C8CFFD2E56006B393982619F41388534F1155E0248A509294E09F6BF73E18727DD22E1B7CC3B04BA7AA826AEF35D038C327B9339CEB914353E782A5DECAC881600E0A034182270C43FAB7463BD4E28B13CF3744B90C76E727BA3C449FB9F3BEC2FB266A2493005F2F293DCC7E296E57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BF80";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \kick|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[3][12]~q ,\play_counters[3][11]~q ,\play_counters[3][10]~q ,\play_counters[3][9]~q ,\play_counters[3][8]~q ,\play_counters[3][7]~q ,\play_counters[3][6]~q ,\play_counters[3][5]~q ,\play_counters[3][4]~q ,\play_counters[3][3]~q ,\play_counters[3][2]~q ,
\play_counters[3][1]~q ,\play_counters[3][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\kick|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \kick|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a11 .init_file = "kick.mif";
defparam \kick|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \kick|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "audio_rom:kick|altsyncram:altsyncram_component|altsyncram_4cf1:auto_generated|ALTSYNCRAM";
defparam \kick|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \kick|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \kick|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \kick|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \kick|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \kick|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \kick|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \kick|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \kick|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \kick|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \kick|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \kick|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "078000000000000000000001FFFFFFFFFC0000007FFFFE00001FFFF80003FFFE0000FFFF00007FFF80001FFFFC00003FFFFFC0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000003FFFFF800007FFFF0000FFFF8000FFFF0001FFFE0001FFFE00007FFFF000007FFFFFC000000001FFFFFFFFFFFFFFFFFFFFC000000003FFFFFE00000FFFFC0001FFFE0003FFF8000FFFC0007FFF0000FFFF00007FFFF000003FFFFFFC0000000000000000000000000000001FFFFFFE00000FFFFC0001FFFE0003FFF0003FFF0003FFF0003FFF0001FFFF00007FFFF000000FFFFFFFF0000000000000000000000FFFFFFFF800001FFFFC0001FFFE0003FFF0007FFC000";
defparam \kick|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "FFF8003FFE0007FFE0003FFFC0001FFFFE000000FFFFFFFFFFC00000000001FFFFFFFFFF8000007FFFF80007FFF8001FFF0007FFC003FFE001FFF000FFF8003FFF0001FFFE00007FFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFE0000001FFFFF00007FFF8001FFF8003FFC003FFC003FFC007FF8007FFC001FFF0001FFFE0000FFFFFC00000007FFFFFFFFFFFFFFFFFF80000000FFFFF00007FFE0007FF8007FF800FFE003FF800FFE001FFC003FFC001FFF8001FFFF00001FFFFFF00000000000000000000000000FFFFFF80000FFFF0003FFF000FFF001FFC007FF001FF800FFE003FF800FFF0007FFC000FFFF00001FFFFFF0000000000000000000000007F";
defparam \kick|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "FFFE0000FFFC003FF800FFC00FFC01FF803FF007FE003FF001FFC007FFC003FFF8000FFFFC000003FFFFFFFFFFFFFFFFFFFFFFFFE000003FFFF0000FFF8003FFC007FF003FF801FF801FF003FF003FF001FFC007FF8007FFE0003FFFF000001FFFFFFFFFFFFFFFFFFFFFFFC00007FFE001FFC00FF803FC03FE01FE01FE00FF803FE007FF001FFC001FFF0001FFFF000007FFFFFFFF00000000000FFFFFFFFF000007FFFC000FFF8003FF800FFE007FE007FE00FFC00FF801FF800FFC003FF8003FFF0001FFFF000001FFFFFFFFFFFFFFFFFFFFF80003FFF001FF803FE01FE01FE03FC03FC03FC01FF003FF800FFF8000FFFF00001FFFFFF80000000000000000";
defparam \kick|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "0000001FFFFFF800007FFF8000FFFC001FFE001FFC003FF800FFE003FF8007FF8007FF8003FFF0001FFFE00003FFFFFC0000000000000000FFFFE000FFE007FC01FE01FE03FC07F807F807F803FF003FFC000FFFF00000FFFFFFC0000000000000000000003FFFFFF00001FFFE0007FFC003FFC007FE007FE007FE007FC00FFC00FFC007FF001FFE000FFFC0003FFFFC000000000000001FFFE000FFC01FE01FC03F81FC07E03F80FE03FC03FE00FFE000FFFF80000007FFFFFFFFFFFFFFFE0000001FFFFC0007FFC003FF801FF803FE01FE03F81F83C1E0FC07F80000600003FE07E0F878787870F0F0F0F07C07007E0F1E737C000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \snare|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[2][12]~q ,\play_counters[2][11]~q ,\play_counters[2][10]~q ,\play_counters[2][9]~q ,\play_counters[2][8]~q ,\play_counters[2][7]~q ,\play_counters[2][6]~q ,\play_counters[2][5]~q ,\play_counters[2][4]~q ,\play_counters[2][3]~q ,\play_counters[2][2]~q ,
\play_counters[2][1]~q ,\play_counters[2][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\snare|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \snare|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a11 .init_file = "snare.mif";
defparam \snare|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \snare|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "audio_rom:snare|altsyncram:altsyncram_component|altsyncram_rff1:auto_generated|ALTSYNCRAM";
defparam \snare|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \snare|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \snare|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \snare|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \snare|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \snare|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \snare|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \snare|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \snare|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \snare|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \snare|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \snare|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \snare|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060F03800001800000000000000020380037E07FFFFFFFFFFFFFFFFFFFFE7F9C0FC0030020000000000000000600000F83E3FE79FFFFFFFFFFFF1FFFFDFC027C000C0000000000000000000001C01707F8FF23FFFFFFFFFFFFFFFFFFE038E0E000C00000000000180006000001C0E783FFBFFFF7FFFFFFFFFE7FFFDC7C07801C000010060000000000000430FC";
defparam \snare|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "11F7FFFFFFFFFFFFFFFFFFEFEEE3F0003E000000000000000C0030006183C639F8FCFFFFFFFFFFFFFFF9E1FFFE03C000200200600000000C000061E0303FFE79FF9FFFFFFFFFFBFFF37FFDF04F0400300000000C0000800000381FC006FFFFFFFFDFFFFF7FFFFFFE3FF83FE020030C0010000000080081C0003C07FFF1FFFFFFFFFFFDCFFFFFFCFE23F01C00000060440112418358000047C7FFE0FCF39FF9E64F7FFF7FE1EFE1861E06380801E3000003E3386000339CFFF83FFFFF9847FF6338E9FA30104FE1E00560C38ECF5EC1FB1EC0003AE1C7E1F8B08FFFF4EF89F1DDBF434FC34B4C7187EC0061F960067F600000003F8C2022A79D6E37441185DFD8";
defparam \snare|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "CD1BFFF209DCFCF00069EBA00C7FEA38000BE5638FFF8EE7D2887198A8BD30003945BAB8CAB5F985CF92C9C0ACA9BD1C9652352D1969127D8127259CC519829E72C627E40D9C63FD1CD19B2D74924BFAF90A29D2F6731FFDBC048CCBB098F00A7CC07002DE91493BA69B1ACBF668A13FE014E12BFFC35C0B7DB67AFC11B7CF517AA49A8BDF293CC9FE21E6EB88B8ED8149F66457D46D5D772E40EB7B2EC4A800762782E19284748E107F77A00FF0FB1CF8004BE8FAEA493B616E55535C36F99B9FFD0366DFE74CF70F97F73CD6E001980EF69B3469998A17EA35750519880CEBD1A3E13842D9BBB2276A47A39A52042EA9E8EA6DE2E1FFFCD06AE7078FCE0000";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N3
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( !\hihat|altsyncram_component|auto_generated|q_a [11] $ (!\kick|altsyncram_component|auto_generated|q_a [11] $ (\snare|altsyncram_component|auto_generated|q_a [11])) ) + ( \Add0~31  ) + ( \Add0~30  ))
// \Add0~26  = CARRY(( !\hihat|altsyncram_component|auto_generated|q_a [11] $ (!\kick|altsyncram_component|auto_generated|q_a [11] $ (\snare|altsyncram_component|auto_generated|q_a [11])) ) + ( \Add0~31  ) + ( \Add0~30  ))
// \Add0~27  = SHARE((!\hihat|altsyncram_component|auto_generated|q_a [11] & (\kick|altsyncram_component|auto_generated|q_a [11] & \snare|altsyncram_component|auto_generated|q_a [11])) # (\hihat|altsyncram_component|auto_generated|q_a [11] & 
// ((\snare|altsyncram_component|auto_generated|q_a [11]) # (\kick|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(!\hihat|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(!\kick|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\snare|altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(\Add0~31 ),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000055F00005AA5;
defparam \Add0~25 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \perc|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\perc|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \perc|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a11 .init_file = "perc.mif";
defparam \perc|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \perc|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "audio_rom:perc|altsyncram:altsyncram_component|altsyncram_ccf1:auto_generated|ALTSYNCRAM";
defparam \perc|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \perc|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \perc|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \perc|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \perc|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \perc|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \perc|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \perc|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \perc|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \perc|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \perc|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \perc|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF801FF007FE00FF801FF007FE30E3863C71C70C78E38F3873E60C78C19F3073E60CFCC19F3037E60CFD81BF30276444CD99B1A72424E58D3DA1AFAC2DE5057D20AFA92B3565654CA8ABAA1675475E90ABCA16F59356D6B4C8D294BB22C7344DD30CFB22EF3945716C4B9CE91B4230EF43DCF10F82B4AFB7E50E000E4FF64F1F359CD9A905D29940AF57A83CBE662B138E5EAF27A05C024231DC2B289D29D0F5EB92DA6E49F755130672F";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N33
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( \perc|altsyncram_component|auto_generated|q_a [11] ) + ( \Add0~25_sumout  ) + ( \Add1~30  ))
// \Add1~26  = CARRY(( \perc|altsyncram_component|auto_generated|q_a [11] ) + ( \Add0~25_sumout  ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~25_sumout ),
	.datad(!\perc|altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y1_N0
cyclonev_ram_block \perc|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\perc|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \perc|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a12 .init_file = "perc.mif";
defparam \perc|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \perc|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "audio_rom:perc|altsyncram:altsyncram_component|altsyncram_ccf1:auto_generated|ALTSYNCRAM";
defparam \perc|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \perc|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \perc|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \perc|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \perc|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \perc|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \perc|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \perc|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \perc|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \perc|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \perc|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \perc|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF801FF007FE00FF801FF007FE00FF803FF007FC00FF803FF007FC00FF803FF007FC00FF803FF007FC01FF803FE087BC31E78E38E3C71C71C39E3063CE1CF9831F3067CC0CF9833F3067CC0DF9813F2067EC0DF91137666CECC9993963676C69C90979634F6869EB0979414F486BEA0A79415F582B6A4ACD595157A42AE285BD64D4B58D1374C32EC8324ED3C85A11E77C1FA0A8244DF8FFB10050D0F2EEE272D381F893C90CE729F2FCF";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \hihat|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hihat|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hihat|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a12 .init_file = "hihat.mif";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "audio_rom:hihat|altsyncram:altsyncram_component|altsyncram_gff1:auto_generated|ALTSYNCRAM";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000006318C66670E730ECE39738E733935AC638CCE718C63C6638CE318DCE471C3C8C38E139AC98E78E5CCCE666B0F9B9939D0E1C8E1D9D8C894018FE287262D1D9946E631F1FA1CACD8D481B23D2058184D69B9198FD15338E2753C7FD9845539F049F82A192CD4771900B9AA740463495DA33E9CBCDED26EBCC7E5CCB15680F8BBA128E78D07FB3245CC5052CA8DF9176FA7CDC945676C82BF2358F0F25B137CEDCCA26E90B53CD9CF0BF3ADDBAA66E9B24287B990790CF18F9563C490";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "5AC568F74D4EDF6B227CF8927420FA2D7932881597534D7D24509372B9EFF064FAAB9B8E3A88F1DB5A53C3CCD13B8C8410438957A66969BA5D97570973CC7E342AA237BCA8C00BDC7971923DC2D184756A11DBBA33BB5F1D7A36C49F0C929ABDC4419FCCF5690A89B2853BBA9DAC003CC7CC994001E725189C7D801DF8DF7EF20911A77D7BEA1558D6D2525C210E2C16E0831A01C332835EE33990DBF6C932823739D0A6CAFA143B5A62BAB8231ACF132A9311DFEC7435384641E942B43C3F5557BDB2DFDFB302E00CDE9598994272FA4412A7E1C3B66FE00606AE567D5867A9BAB966DF3657FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BF80";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \snare|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[2][12]~q ,\play_counters[2][11]~q ,\play_counters[2][10]~q ,\play_counters[2][9]~q ,\play_counters[2][8]~q ,\play_counters[2][7]~q ,\play_counters[2][6]~q ,\play_counters[2][5]~q ,\play_counters[2][4]~q ,\play_counters[2][3]~q ,\play_counters[2][2]~q ,
\play_counters[2][1]~q ,\play_counters[2][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\snare|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \snare|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a12 .init_file = "snare.mif";
defparam \snare|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \snare|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "audio_rom:snare|altsyncram:altsyncram_component|altsyncram_rff1:auto_generated|ALTSYNCRAM";
defparam \snare|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \snare|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \snare|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \snare|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \snare|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \snare|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \snare|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \snare|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \snare|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \snare|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \snare|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \snare|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \snare|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060F03800001800000000000000020380037E07FFFFFFFFFFFFFFFFFFFFE7F9C0FC0030020000000000000000600000F83E3FE79FFFFFFFFFFFF1FFFFDFC027C000C0000000000000000000001C01707F8FF23FFFFFFFFFFFFFFFFFFE038E0E000C00000000000180006000001C0E783FFBFFFF7FFFFFFFFFE7FFFDC7C07801C000010060000000000000430FC";
defparam \snare|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "11F7FFFFFFFFFFFFFFFFFFEFEEE3F0003E000000000000000C0030006183C639F8FCFFFFFFFFFFFFFFF9E1FFFE03C000200200600000000C000061E0303FFE79FF9FFFFFFFFFFBFFF37FFDF04F0400300000000C0000800000381FC006FFFFFFFFDFFFFF7FFFFFFE3FF83FE020030C0000000000080081C0003C07FFF1FFFFFFFFFFFDFFFFFFFCFE23F01C00000060040010418018000007C7FFE0FFF3FFF9FE7FFFFFFFE1FFE1861E063808000300000003006000301CFFF83FFFFFF87FFF7F3FEFFBF0F07FE1E004600380C040C00300C00003E007E1F8F0FFFFFBEFF7FFFE7FC3BFC3C87C07800C006006600180600000003F80E1E0DF9D9E4F7BEF863FE7";
defparam \snare|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "CC27FFF0087C0C0000101CE00380DF00000006E03FFF89E735A7F87918C309FFF85B837833841871BB7A003D9F2582C286250B0D39637D839E1FACDBC5787E9D09C0C9E3F16C1EDE7BD7D763577231C9F8C9E661F9FCE00071C3823894784FF9624000019D4C5CB45EBA55A00618487FFFF3170F0000C68912895403F7EFFF31799A79DC3E1869B3F766ABBD5CBF43FEBE14C3A732A45C517B001896C75BF8000B4021A9CC8DD5C532000A9C0FFF00A5C0007963FE66E457A0D94F59D6F3F8B5AA5E3F3CFAFEEBF5380A07C28AA657DFFDD0498780C37817863D0EDC6C47F030C2147F59A76D0DE03AD8D1BBB92A69ADA6D614E045E00003A25FDD7800040000";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \kick|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[3][12]~q ,\play_counters[3][11]~q ,\play_counters[3][10]~q ,\play_counters[3][9]~q ,\play_counters[3][8]~q ,\play_counters[3][7]~q ,\play_counters[3][6]~q ,\play_counters[3][5]~q ,\play_counters[3][4]~q ,\play_counters[3][3]~q ,\play_counters[3][2]~q ,
\play_counters[3][1]~q ,\play_counters[3][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\kick|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \kick|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a12 .init_file = "kick.mif";
defparam \kick|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \kick|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "audio_rom:kick|altsyncram:altsyncram_component|altsyncram_4cf1:auto_generated|ALTSYNCRAM";
defparam \kick|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \kick|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \kick|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \kick|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \kick|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \kick|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \kick|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \kick|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \kick|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \kick|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \kick|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \kick|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "078000000000000000000001FFFFFFFFFFFFFFFF80000000001FFFFFFFFC00000000FFFFFFFF800000001FFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFF000000007FFFFFFF00000001FFFFFFFE000000000FFFFFFFFFFFC000000000000000000000000000000000000003FFFFFFFFFFF000000001FFFFFFFC0000000FFFFFFF80000000FFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000003FFFFFFFE0000000FFFFFFF0000000FFFFFFF00000000FFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFE00000003FFFFFF8000000";
defparam \kick|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFC0000007FFFFFFC00000001FFFFFFFFFFF000000000000000000000000000000007FFFFFFFFFF800000007FFFFFF0000003FFFFFE000000FFFFFF8000000FFFFFFFE0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000007FFFFFFE0000003FFFFFC000003FFFFF8000007FFFFFE0000001FFFFFFFF00000000000007FFFFFFFFFFFFFFFFFF8000000000000FFFFFFFE0000007FFFFF800001FFFFF800001FFFFFC000003FFFFFF80000000FFFFFFFFFFF00000000000000000000000000FFFFFFFFFFF00000003FFFFFF000001FFFFF800001FFFFF000003FFFFF0000007FFFFFF000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \kick|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "FFFE00000003FFFFF800003FFFFC00007FFFF00001FFFFF000003FFFFFC0000007FFFFFFFC0000000000000000000000000000000000003FFFFFFFF0000003FFFFF800003FFFFE00001FFFFC00003FFFFE000007FFFFF80000003FFFFFFFFFE000000000000000000000003FFFFFFFE000003FFFF80003FFFE0001FFFE00007FFFE00000FFFFFC000000FFFFFFFF00000000000000FFFFFFFFFFF000000000000007FFFFFFF0000003FFFFF000007FFFF80000FFFFF00001FFFFF000003FFFFFC0000001FFFFFFFFFE0000000000000000000007FFFFFFF000007FFFE0001FFFE0003FFFC0003FFFF000007FFFFF80000000FFFFFFFFFFF80000000000000000";
defparam \kick|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "0000001FFFFFFFFFFF80000000FFFFFFE000001FFFFFC00000FFFFFC000007FFFFF8000003FFFFFFE000000003FFFFFFFFFFFFFFFFFFFFFFFFFFE000001FFFFC0001FFFE0003FFF80007FFF80000FFFFFC0000000FFFFFFFFFFFC0000000000000000000003FFFFFFFFFFE00000007FFFFFC000007FFFF800007FFFF80000FFFFF000007FFFFE000000FFFFFFFC000000000000000000000001FFFFFC0001FFFC0007FFC001FFF8001FFFC0001FFFFE00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFFFC00001FFFFC0001FFFC001FFC01FF0007FFFFFF9FFFFFFE001FF807F807F00FF00FF003FFFF800FE07C7C000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N6
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( !\hihat|altsyncram_component|auto_generated|q_a [12] $ (!\snare|altsyncram_component|auto_generated|q_a [12] $ (\kick|altsyncram_component|auto_generated|q_a [12])) ) + ( \Add0~27  ) + ( \Add0~26  ))
// \Add0~22  = CARRY(( !\hihat|altsyncram_component|auto_generated|q_a [12] $ (!\snare|altsyncram_component|auto_generated|q_a [12] $ (\kick|altsyncram_component|auto_generated|q_a [12])) ) + ( \Add0~27  ) + ( \Add0~26  ))
// \Add0~23  = SHARE((!\hihat|altsyncram_component|auto_generated|q_a [12] & (\snare|altsyncram_component|auto_generated|q_a [12] & \kick|altsyncram_component|auto_generated|q_a [12])) # (\hihat|altsyncram_component|auto_generated|q_a [12] & 
// ((\kick|altsyncram_component|auto_generated|q_a [12]) # (\snare|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(gnd),
	.datab(!\hihat|altsyncram_component|auto_generated|q_a [12]),
	.datac(!\snare|altsyncram_component|auto_generated|q_a [12]),
	.datad(!\kick|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(\Add0~27 ),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000033F00003CC3;
defparam \Add0~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N36
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( \Add0~21_sumout  ) + ( \perc|altsyncram_component|auto_generated|q_a [12] ) + ( \Add1~26  ))
// \Add1~22  = CARRY(( \Add0~21_sumout  ) + ( \perc|altsyncram_component|auto_generated|q_a [12] ) + ( \Add1~26  ))

	.dataa(!\perc|altsyncram_component|auto_generated|q_a [12]),
	.datab(gnd),
	.datac(!\Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \hihat|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hihat|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hihat|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a13 .init_file = "hihat.mif";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "audio_rom:hihat|altsyncram:altsyncram_component|altsyncram_gff1:auto_generated|ALTSYNCRAM";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 8192;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000006318C66670E730ECE39738E7339318C638CCE718C63C6638CE318DCE471C3C8C38E3398C98E78E5CCCE66630F9B9939D0E1C8E1D9D8C891818DE38726399D99C6E631EA8E1C8CCE1C8CE63C60CC46676999998F9C7338E31C666519ACC7399C494C63198CC71F19D6398E6F06631998F46573339E7266F26D25CC9E901A4E13232646667D7330C738707BC3D359966CE654436F673998E64BC998F273132C8C58DA6185B66279CF0E7339CE1766E332182DBC57F608CCCF97263346";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "F01C6D238D99476849BFED999276484C226D27AEF858CF77DAFA5758E77486DC86BE9CE13386CAA63D1043C70428E86C451B8A6A39A678BB96CF15E50278155E8E150EF4D1B44CC1046645EC7ED59B0A2E871380D1984EDC2C1587049F1D846D9301DE64F1F4200B24DA3DD4D4EDCF463979E3B33725428D8E6459CD38F544D228316C84BDA2E46B2F34B6047354376ECCEC8AD337365C33101CBEE1E91F76CFC7584D63B38B0C0A42C29033DA91883D4A5AC786C95F205647679EB3720467119D1A888CF8F9168C43FE998BD3377E82C6F947C0472CC57F70E9E413C88BED9310923B7FA657FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BF80";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \snare|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[2][12]~q ,\play_counters[2][11]~q ,\play_counters[2][10]~q ,\play_counters[2][9]~q ,\play_counters[2][8]~q ,\play_counters[2][7]~q ,\play_counters[2][6]~q ,\play_counters[2][5]~q ,\play_counters[2][4]~q ,\play_counters[2][3]~q ,\play_counters[2][2]~q ,
\play_counters[2][1]~q ,\play_counters[2][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\snare|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \snare|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a13 .init_file = "snare.mif";
defparam \snare|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \snare|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "audio_rom:snare|altsyncram:altsyncram_component|altsyncram_rff1:auto_generated|ALTSYNCRAM";
defparam \snare|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \snare|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \snare|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \snare|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \snare|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \snare|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \snare|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 8192;
defparam \snare|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \snare|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \snare|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \snare|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \snare|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \snare|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060F03800001800000000000000020380037E07FFFFFFFFFFFFFFFFFFFFE7F9C0FC0030020000000000000000600000F83E3FE79FFFFFFFFFFFF1FFFFDFC027C000C0000000000000000000001C01707F8FF23FFFFFFFFFFFFFFFFFFE038E0E000C00000000000180006000001C0E783FFBFFFF7FFFFFFFFFE7FFFDC7C07801C000010060000000000000430FC";
defparam \snare|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "11F7FFFFFFFFFFFFFFFFFFEFEEE3F0003E000000000000000C0030006183C639F8FCFFFFFFFFFFFFFFF9E1FFFE03C000200200600000000C000061E0303FFE79FF9FFFFFFFFFFBFFF37FFDF04F0400300000000C0000800000381FC006FFFFFFFFDFFFFF7FFFFFFE3FF83FE020030C0000000000080081C0003C07FFF1FFFFFFFFFFFDFFFFFFFCFE23F01C00000060040010418018000007C7FFE0FFF3FFF9FE7FFFFFFFE1FFE1861E063808000300000003006000301CFFF83FFFFFF87FFF7F3FEFFBF0F07FE1E004600380C040C00300C00003E007E1F8F0FFFFFFEFFFFFFFFFC3FFC3C87C07800C006000600000600000003F80E1E0FF9DFE7F7FFF87FFFF";
defparam \snare|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "CC3FFFF0087C0C00000000E00000C300000007E03FFF8FE7F7BFFFF9F8FF0FFFF85F83F80384180183020001802180C086070F0DF962FFFF9FFFDCE7C6F9FE9F0FC00FE0010C00C0181010609072000FF817E07FFFFFFFFFF13F89F8F7F87FF883C0000061C39BDC00844EE0060005FFFFF04F0CFFFFC4771C7F19FFF09FFF0CF86E05BD80078BD80B1B9CE71B39CFFFFE2D2278F29C0D4F0AFFF88E13FC980000259D995E83FF940C0001840FFFFF9BBFFF870601EFE4139FC13C92F9F1C331866780E3461A17830D8E07FE5041CB6803CA6168005DD7E8615BBFDC8C400016998F00C1B6CFAFD39E39C49A07081B23A1C200E3021FFFFF9C3F3EFFFFF80000";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \kick|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[3][12]~q ,\play_counters[3][11]~q ,\play_counters[3][10]~q ,\play_counters[3][9]~q ,\play_counters[3][8]~q ,\play_counters[3][7]~q ,\play_counters[3][6]~q ,\play_counters[3][5]~q ,\play_counters[3][4]~q ,\play_counters[3][3]~q ,\play_counters[3][2]~q ,
\play_counters[3][1]~q ,\play_counters[3][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\kick|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \kick|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a13 .init_file = "kick.mif";
defparam \kick|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \kick|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "audio_rom:kick|altsyncram:altsyncram_component|altsyncram_4cf1:auto_generated|ALTSYNCRAM";
defparam \kick|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \kick|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \kick|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \kick|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \kick|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \kick|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \kick|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 8192;
defparam \kick|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \kick|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \kick|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \kick|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \kick|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "078000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFE00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000FFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFE000000000000000FFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000001FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFC0000000000000";
defparam \kick|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FFFFFFFFFFFFF8000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000FFFFFFFFFFFFE0000000000007FFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFC000000000003FFFFFFFFFFF80000000000001FFFFFFFFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFFFFFFFFFFE0000000000007FFFFFFFFFF800000000003FFFFFFFFFFFF8000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFE00000000001FFFFFFFFFFC000000000007FFFFFFFFFFFFFFE00000000000000000000000000000000";
defparam \kick|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "0001FFFFFFFFFFFFF80000000003FFFFFFFFF0000000000FFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFC0000000001FFFFFFFFFC00000000007FFFFFFFFFFFFC000000000000000000000000000000000000000001FFFFFFFFFF800000001FFFFFFFE000000001FFFFFFFFFFC00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003FFFFFFFFFF8000000000FFFFFFFFFE00000000003FFFFFFFFFFFFE000000000000000000000000000000000000000FFFFFFFFFE00000001FFFFFFFC00000000FFFFFFFFFFF80000000000000000007FFFFFFFFFFFFFFFF";
defparam \kick|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFFFE0000000000000000000FFFFFFFFFFFFE00000000000FFFFFFFFFFF8000000000003FFFFFFFFFFFFFFFC000000000000000000000000001FFFFFFFFFFC00000001FFFFFFF800000007FFFFFFFFFC0000000000000000003FFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFF80000000007FFFFFFFFF00000000007FFFFFFFFFFF00000000000000000000000000000000000003FFFFFFFC0000003FFFFFF80000003FFFFFFFFE00000000000000000000000000000000000000000000007FFFFFFFFFFE000000001FFFFFFE00001FFFFF800000000000001FFFFF80007FFF0000FFFF0000000000FFF807C000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N9
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( !\hihat|altsyncram_component|auto_generated|q_a [13] $ (!\snare|altsyncram_component|auto_generated|q_a [13] $ (\kick|altsyncram_component|auto_generated|q_a [13])) ) + ( \Add0~23  ) + ( \Add0~22  ))
// \Add0~18  = CARRY(( !\hihat|altsyncram_component|auto_generated|q_a [13] $ (!\snare|altsyncram_component|auto_generated|q_a [13] $ (\kick|altsyncram_component|auto_generated|q_a [13])) ) + ( \Add0~23  ) + ( \Add0~22  ))
// \Add0~19  = SHARE((!\hihat|altsyncram_component|auto_generated|q_a [13] & (\snare|altsyncram_component|auto_generated|q_a [13] & \kick|altsyncram_component|auto_generated|q_a [13])) # (\hihat|altsyncram_component|auto_generated|q_a [13] & 
// ((\kick|altsyncram_component|auto_generated|q_a [13]) # (\snare|altsyncram_component|auto_generated|q_a [13]))))

	.dataa(!\hihat|altsyncram_component|auto_generated|q_a [13]),
	.datab(gnd),
	.datac(!\snare|altsyncram_component|auto_generated|q_a [13]),
	.datad(!\kick|altsyncram_component|auto_generated|q_a [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(\Add0~23 ),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000055F00005AA5;
defparam \Add0~17 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X5_Y2_N0
cyclonev_ram_block \perc|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\perc|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \perc|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a13 .init_file = "perc.mif";
defparam \perc|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \perc|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "audio_rom:perc|altsyncram:altsyncram_component|altsyncram_ccf1:auto_generated|ALTSYNCRAM";
defparam \perc|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \perc|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \perc|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \perc|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \perc|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \perc|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \perc|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 8192;
defparam \perc|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \perc|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \perc|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \perc|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \perc|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF801FF007FE00FF801FF007FE00FF803FF007FC00FF803FF007FC00FF803FF007FC00FF803FF007FC01FF803FE007FC01FF803FE007FC01FF803FE00FFC01FF003FE00FFC01FF003FE00FFC01FF003FE00FFC01EF0879E30F3861C71C78E38E38F1871C70E78E18F1873E70C78C19F3873E60C7CC19F3033E60CFC819FB037E444CD99B1A72424E585BDA1AFAC35F5057CA4ADA9913575464EA8ABDA1475425E90ABDA16657D3320E00F";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N39
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( \perc|altsyncram_component|auto_generated|q_a [13] ) + ( \Add0~17_sumout  ) + ( \Add1~22  ))
// \Add1~18  = CARRY(( \perc|altsyncram_component|auto_generated|q_a [13] ) + ( \Add0~17_sumout  ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~17_sumout ),
	.datad(!\perc|altsyncram_component|auto_generated|q_a [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \perc|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\perc|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \perc|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a14 .init_file = "perc.mif";
defparam \perc|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \perc|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "audio_rom:perc|altsyncram:altsyncram_component|altsyncram_ccf1:auto_generated|ALTSYNCRAM";
defparam \perc|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \perc|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \perc|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \perc|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \perc|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \perc|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \perc|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \perc|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \perc|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \perc|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \perc|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \perc|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF801FF007FE00FF801FF007FE00FF803FF007FC00FF803FF007FC00FF803FF007FC00FF803FF007FC01FF803FE007FC01FF803FE007FC01FF803FE00FFC01FF003FE00FFC01FF003FE00FFC01FF003FE00FFC01FF007FE00FF801FF007FE00FF801FF007FE00FF801FF007FC00FF803FF007FC00FF803FF007FC00FF803FF007BC31E78E38E3C71C79C39E3063C60CF9839F3067E60CF9813F3067EC0DF9813F2067EC0DF9830C3FE00F";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \snare|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[2][12]~q ,\play_counters[2][11]~q ,\play_counters[2][10]~q ,\play_counters[2][9]~q ,\play_counters[2][8]~q ,\play_counters[2][7]~q ,\play_counters[2][6]~q ,\play_counters[2][5]~q ,\play_counters[2][4]~q ,\play_counters[2][3]~q ,\play_counters[2][2]~q ,
\play_counters[2][1]~q ,\play_counters[2][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\snare|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \snare|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a14 .init_file = "snare.mif";
defparam \snare|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \snare|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "audio_rom:snare|altsyncram:altsyncram_component|altsyncram_rff1:auto_generated|ALTSYNCRAM";
defparam \snare|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \snare|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \snare|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \snare|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \snare|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \snare|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \snare|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \snare|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \snare|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \snare|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \snare|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \snare|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \snare|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060F03800001800000000000000020380037E07FFFFFFFFFFFFFFFFFFFFE7F9C0FC0030020000000000000000600000F83E3FE79FFFFFFFFFFFF1FFFFDFC027C000C0000000000000000000001C01707F8FF23FFFFFFFFFFFFFFFFFFE038E0E000C00000000000180006000001C0E783FFBFFFF7FFFFFFFFFE7FFFDC7C07801C000010060000000000000430FC";
defparam \snare|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "11F7FFFFFFFFFFFFFFFFFFEFEEE3F0003E000000000000000C0030006183C639F8FCFFFFFFFFFFFFFFF9E1FFFE03C000200200600000000C000061E0303FFE79FF9FFFFFFFFFFBFFF37FFDF04F0400300000000C0000800000381FC006FFFFFFFFDFFFFF7FFFFFFE3FF83FE020030C0000000000080081C0003C07FFF1FFFFFFFFFFFDFFFFFFFCFE23F01C00000060040010418018000007C7FFE0FFF3FFF9FE7FFFFFFFE1FFE1861E063808000300000003006000301CFFF83FFFFFF87FFF7F3FEFFBF0F07FE1E004600380C040C00300C00003E007E1F8F0FFFFFFEFFFFFFFFFC3FFC3C87C07800C006000600000600000003F80E1E0FF9DFE7F7FFF87FFFF";
defparam \snare|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "CC3FFFF0087C0C00000000E00000C300000007E03FFF8FE7F7BFFFF9F8FF0FFFF85F83F80384180183020001802180C086070F0DF963FFFF9FFFFCFFC7F9FE9F0FC00FE0010C00C0181010601072000FF81FE07FFFFFFFFFF1FF8FF8F7F87FF803C0000001C0181C008040E0060001FFFFF07F0FFFFFC7FF1FFF1FFFF0FFFF01F80E018180000818030380E71839CFFFFE3DE3FFF37C7DBF0DFFF8FE1FC0F8000019818640801C640000005C0FFFFF827FFFFF09FFE9FC727FC2FC1E1FF018318181801DC1EE0030C00E07FE23FFC347FFE6799FFFC18FFFE1C2BFDC71C0000F187B003E463191BB80F82B867F01F9B05FD1FF1F09FFFFFF8000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \hihat|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hihat|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hihat|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a14 .init_file = "hihat.mif";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "audio_rom:hihat|altsyncram:altsyncram_component|altsyncram_gff1:auto_generated|ALTSYNCRAM";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000006318C66670E730ECE39738E7339318C638CCE718C63C6638CE318DCE471C3C8C38E3398C98E78E5CCCE66630F9B9939D0E1C8E1D9D8C891818DE38726399D99C6E631E38E1C8CCE1C8CE63C60CC46676999998F9C7338E31C6667198CC7399C49CC63198CC71F19C6398E67066319999C6733339E7266E66725CC9CC618CE3323266666677330C7387073C399D9966CE671C367673998E663C998F273133999999A6631B66679CF0E7339CE3366E332188DB9BCA60CCCCF97266646";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "721C6C66CD99C768633E519998C9230C63398CCC4C58CDCA66726DF2E767866633C174E3338398E665E5C3C70699D866447420CE3999924E716F1727B27DD98B8E3A5BA199CBA4CC4C719E347819B266C2C4CCC8C4D9AB9B3821870E3A1DD939CDBBA464F1C97F98E61E937774EC4E94E4D9B3335CCACD48E88C7C5898F7AA583F2D3991BCE382C3364E6C9EFFE655C6E3563F924C76D9E430D8CBD8BD18773A9B3BE5D8858DCB0F2CF24639987BDE518C4D4DC44272E3AECF370E48446508A8846DBC84454B27577CA31CBDA877237D27232860A912C62276E746FE3DCE1E39B2477914E657FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BF80";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \kick|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[3][12]~q ,\play_counters[3][11]~q ,\play_counters[3][10]~q ,\play_counters[3][9]~q ,\play_counters[3][8]~q ,\play_counters[3][7]~q ,\play_counters[3][6]~q ,\play_counters[3][5]~q ,\play_counters[3][4]~q ,\play_counters[3][3]~q ,\play_counters[3][2]~q ,
\play_counters[3][1]~q ,\play_counters[3][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\kick|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \kick|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a14 .init_file = "kick.mif";
defparam \kick|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \kick|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "audio_rom:kick|altsyncram:altsyncram_component|altsyncram_4cf1:auto_generated|ALTSYNCRAM";
defparam \kick|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \kick|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \kick|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \kick|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \kick|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \kick|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \kick|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \kick|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \kick|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \kick|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \kick|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \kick|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "007FFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000";
defparam \kick|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000001FFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000";
defparam \kick|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "000000000000000007FFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFE00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFC00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \kick|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFE00000000000000000000000007FFFFFFF00000000FFFFFFFFFF000007C000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N12
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( !\snare|altsyncram_component|auto_generated|q_a [14] $ (!\hihat|altsyncram_component|auto_generated|q_a [14] $ (\kick|altsyncram_component|auto_generated|q_a [14])) ) + ( \Add0~19  ) + ( \Add0~18  ))
// \Add0~14  = CARRY(( !\snare|altsyncram_component|auto_generated|q_a [14] $ (!\hihat|altsyncram_component|auto_generated|q_a [14] $ (\kick|altsyncram_component|auto_generated|q_a [14])) ) + ( \Add0~19  ) + ( \Add0~18  ))
// \Add0~15  = SHARE((!\snare|altsyncram_component|auto_generated|q_a [14] & (\hihat|altsyncram_component|auto_generated|q_a [14] & \kick|altsyncram_component|auto_generated|q_a [14])) # (\snare|altsyncram_component|auto_generated|q_a [14] & 
// ((\kick|altsyncram_component|auto_generated|q_a [14]) # (\hihat|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(gnd),
	.datab(!\snare|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\hihat|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\kick|altsyncram_component|auto_generated|q_a [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(\Add0~19 ),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000033F00003CC3;
defparam \Add0~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N42
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( \Add0~13_sumout  ) + ( \perc|altsyncram_component|auto_generated|q_a [14] ) + ( \Add1~18  ))
// \Add1~14  = CARRY(( \Add0~13_sumout  ) + ( \perc|altsyncram_component|auto_generated|q_a [14] ) + ( \Add1~18  ))

	.dataa(!\perc|altsyncram_component|auto_generated|q_a [14]),
	.datab(gnd),
	.datac(!\Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \snare|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[2][12]~q ,\play_counters[2][11]~q ,\play_counters[2][10]~q ,\play_counters[2][9]~q ,\play_counters[2][8]~q ,\play_counters[2][7]~q ,\play_counters[2][6]~q ,\play_counters[2][5]~q ,\play_counters[2][4]~q ,\play_counters[2][3]~q ,\play_counters[2][2]~q ,
\play_counters[2][1]~q ,\play_counters[2][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\snare|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \snare|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a15 .init_file = "snare.mif";
defparam \snare|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \snare|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "audio_rom:snare|altsyncram:altsyncram_component|altsyncram_rff1:auto_generated|ALTSYNCRAM";
defparam \snare|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \snare|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \snare|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \snare|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \snare|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \snare|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \snare|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 8192;
defparam \snare|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \snare|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \snare|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \snare|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \snare|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \snare|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \snare|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \snare|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060F03800001800000000000000020380037E07FFFFFFFFFFFFFFFFFFFFE7F9C0FC0030020000000000000000600000F83E3FE79FFFFFFFFFFFF1FFFFDFC027C000C0000000000000000000001C01707F8FF23FFFFFFFFFFFFFFFFFFE038E0E000C00000000000180006000001C0E783FFBFFFF7FFFFFFFFFE7FFFDC7C07801C000010060000000000000430FC";
defparam \snare|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "11F7FFFFFFFFFFFFFFFFFFEFEEE3F0003E000000000000000C0030006183C639F8FCFFFFFFFFFFFFFFF9E1FFFE03C000200200600000000C000061E0303FFE79FF9FFFFFFFFFFBFFF37FFDF04F0400300000000C0000800000381FC006FFFFFFFFDFFFFF7FFFFFFE3FF83FE020030C0000000000080081C0003C07FFF1FFFFFFFFFFFDFFFFFFFCFE23F01C00000060040010418018000007C7FFE0FFF3FFF9FE7FFFFFFFE1FFE1861E063808000300000003006000301CFFF83FFFFFF87FFF7F3FEFFBF0F07FE1E004600380C040C00300C00003E007E1F8F0FFFFFFEFFFFFFFFFC3FFC3C87C07800C006000600000600000003F80E1E0FF9DFE7F7FFF87FFFF";
defparam \snare|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "CC3FFFF0087C0C00000000E00000C300000007E03FFF8FE7F7BFFFF9F8FF0FFFF85F83F80384180183020001802180C086070F0DF963FFFF9FFFFCFFC7F9FE9F0FC00FE0010C00C0181010601072000FF81FE07FFFFFFFFFF1FF8FF8F7F87FF803C0000001C0181C008040E0060001FFFFF07F0FFFFFC7FF1FFF1FFFF0FFFF01F80E018180000818030380E71839CFFFFE3DE3FFF3FC7DFF0FFFF8FE1FC0F8000001818040801C040000001C0FFFFF83FFFFFF0FFFEFFC73FFC3FC1E1FF0183180018001C00E0030000E07FE03FFC37FFFFE79FFFFC1FFFFE1C3BFDC01C00000180300000601818380F80F83FF0FF9BFFFDFFFFF0FFFFFFF8000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \kick|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[3][12]~q ,\play_counters[3][11]~q ,\play_counters[3][10]~q ,\play_counters[3][9]~q ,\play_counters[3][8]~q ,\play_counters[3][7]~q ,\play_counters[3][6]~q ,\play_counters[3][5]~q ,\play_counters[3][4]~q ,\play_counters[3][3]~q ,\play_counters[3][2]~q ,
\play_counters[3][1]~q ,\play_counters[3][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\kick|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \kick|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a15 .init_file = "kick.mif";
defparam \kick|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \kick|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "audio_rom:kick|altsyncram:altsyncram_component|altsyncram_4cf1:auto_generated|ALTSYNCRAM";
defparam \kick|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \kick|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \kick|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \kick|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \kick|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \kick|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \kick|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 8192;
defparam \kick|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \kick|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \kick|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \kick|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \kick|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \kick|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \kick|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \kick|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \kick|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000";
defparam \kick|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000007C000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \hihat|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\hihat|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \hihat|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a15 .init_file = "hihat.mif";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "audio_rom:hihat|altsyncram:altsyncram_component|altsyncram_gff1:auto_generated|ALTSYNCRAM";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 8192;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \hihat|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000006318C66670E730ECE39738E7339318C638CCE718C63C6638CE318DCE471C3C8C38E3398C98E78E5CCCE66630F9B9939D0E1C8E1D9D8C891818DE38726399D99C6E631E38E1C8CCE1C8CE63C60CC46676999998F9C7338E31C6667198CC7399C49CC63198CC71F19C6398E67066319999C6733339E7266E66725CC9CC618CE3323266666677330C7387073C399D9966CE671C367673998E663C998F273133999999A6631B66679CF0E7339CE3366E332188DB99CE60CCCCF97266646";
defparam \hihat|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "721C6C66CD99C768633E719998CC630C63398CCCCC58CDCE66726772E767866633999CE3338398E66731C3C706333866447188CE399998CE71CF1727327C73338E331BB199998CCC4C71999C78C7326662C4CCC8C6732E733831870CCE1D9939CCCCE664F1CC6CC8E61E337674EC6664CCD9B3331CCCCC6338CC731998F738D8398D3991BCE38663366666339F33173399999B93199CD99C30CCCECCE7199CCE99CE67332666630E6398C63998CE731C6319C73318738C3B19CCCCC870646332346CE6319C6C6671CCE6663CE31CCCF933332360C9939999999B319E66666CCCE619CF1CE657FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BF80";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N15
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( !\snare|altsyncram_component|auto_generated|q_a [15] $ (!\kick|altsyncram_component|auto_generated|q_a [15] $ (\hihat|altsyncram_component|auto_generated|q_a [15])) ) + ( \Add0~15  ) + ( \Add0~14  ))
// \Add0~10  = CARRY(( !\snare|altsyncram_component|auto_generated|q_a [15] $ (!\kick|altsyncram_component|auto_generated|q_a [15] $ (\hihat|altsyncram_component|auto_generated|q_a [15])) ) + ( \Add0~15  ) + ( \Add0~14  ))
// \Add0~11  = SHARE((!\snare|altsyncram_component|auto_generated|q_a [15] & (\kick|altsyncram_component|auto_generated|q_a [15] & \hihat|altsyncram_component|auto_generated|q_a [15])) # (\snare|altsyncram_component|auto_generated|q_a [15] & 
// ((\hihat|altsyncram_component|auto_generated|q_a [15]) # (\kick|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(!\snare|altsyncram_component|auto_generated|q_a [15]),
	.datab(gnd),
	.datac(!\kick|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\hihat|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(\Add0~15 ),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000055F00005AA5;
defparam \Add0~9 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \perc|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\perc|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \perc|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a15 .init_file = "perc.mif";
defparam \perc|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \perc|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "audio_rom:perc|altsyncram:altsyncram_component|altsyncram_ccf1:auto_generated|ALTSYNCRAM";
defparam \perc|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \perc|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \perc|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \perc|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \perc|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \perc|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \perc|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 8192;
defparam \perc|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \perc|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \perc|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \perc|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \perc|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \perc|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \perc|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \perc|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF801FF007FE00FF801FF007FE00FF803FF007FC00FF803FF007FC00FF803FF007FC00FF803FF007FC01FF803FE007FC01FF803FE007FC01FF803FE00FFC01FF003FE00FFC01FF003FE00FFC01FF003FE00FFC01FF007FE00FF801FF007FE00FF801FF007FE00FF801FF007FC00FF803FF007FC00FF803FF007FC00FF803FF007FC01FF803FE007FC01FF803FE007FC01FF803FE007FC01FF003FE00FFC01FF003FE00FFC01FF003FE00F";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N45
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( \Add0~9_sumout  ) + ( \perc|altsyncram_component|auto_generated|q_a [15] ) + ( \Add1~14  ))
// \Add1~10  = CARRY(( \Add0~9_sumout  ) + ( \perc|altsyncram_component|auto_generated|q_a [15] ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\perc|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FF00000000FF;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N18
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( GND ) + ( \Add0~11  ) + ( \Add0~10  ))
// \Add0~6  = CARRY(( GND ) + ( \Add0~11  ) + ( \Add0~10  ))
// \Add0~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(\Add0~11 ),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000000000000000;
defparam \Add0~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N48
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( \Add0~5_sumout  ) + ( GND ) + ( \Add1~10  ))
// \Add1~6  = CARRY(( \Add0~5_sumout  ) + ( GND ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N21
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( GND ) + ( \Add0~7  ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(\Add0~7 ),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000000000000000;
defparam \Add0~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N51
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( \Add0~1_sumout  ) + ( GND ) + ( \Add1~6  ))

	.dataa(!\Add0~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\Add1~1_sumout ,\Add1~5_sumout ,\Add1~9_sumout ,\Add1~13_sumout ,\Add1~17_sumout ,\Add1~21_sumout ,\Add1~25_sumout ,\Add1~29_sumout ,
\Add1~33_sumout ,\Add1~37_sumout ,\Add1~41_sumout ,\Add1~45_sumout ,\Add1~49_sumout ,\Add1~53_sumout ,\Add1~57_sumout ,\Add1~61_sumout ,\Add1~65_sumout ,\Add1~69_sumout ,\~GND~combout }),
	.portaaddr({\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 7;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 40;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 127;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 7;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 40;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 127;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 24;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X4_Y11_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC 
// ) + ( !VCC ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC 
// ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y12_N57
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout  = ( \codec|Equal3~1_combout  & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( 
// \SW[0]~input_o  ) ) ) # ( !\codec|Equal3~1_combout  & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( \SW[0]~input_o  ) ) ) # ( \codec|Equal3~1_combout  & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( ((!\codec|Equal3~0_combout  & ((!\codec|Equal2~1_combout ) # (!\codec|Equal2~0_combout )))) # (\SW[0]~input_o ) ) ) ) # ( !\codec|Equal3~1_combout  & 
// ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( ((!\codec|Equal2~1_combout ) # (!\codec|Equal2~0_combout )) # (\SW[0]~input_o ) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\codec|Equal2~1_combout ),
	.datac(!\codec|Equal3~0_combout ),
	.datad(!\codec|Equal2~0_combout ),
	.datae(!\codec|Equal3~1_combout ),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 64'hFFDDF5D555555555;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y11_N31
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y11_N33
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y11_N35
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y11_N36
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y11_N37
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y11_N39
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y11_N41
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y11_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y11_N43
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y11_N45
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y11_N47
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y11_N48
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y11_N49
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N24
cyclonev_lcell_comb \codec|DAC_Left_Right_Clock_Edges|found_edge~0 (
// Equation(s):
// \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  = ( \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  ) ) # ( !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( 
// \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|DAC_Left_Right_Clock_Edges|found_edge~0 .extended_lut = "off";
defparam \codec|DAC_Left_Right_Clock_Edges|found_edge~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \codec|DAC_Left_Right_Clock_Edges|found_edge~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y10_N51
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = ( !\SW[0]~input_o  & ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'hFF00FF0000000000;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y10_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( 
// \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( ((!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & (\codec|done_dac_channel_sync~q  & \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ))) # 
// (\SW[0]~input_o ) ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( \SW[0]~input_o  ) ) ) # ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( \SW[0]~input_o  ) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( \SW[0]~input_o  ) ) )

	.dataa(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datab(!\codec|done_dac_channel_sync~q ),
	.datac(!\SW[0]~input_o ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .lut_mask = 64'h0F0F0F0F0F0F0F2F;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y10_N53
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y10_N48
cyclonev_lcell_comb \codec|Audio_Out_Serializer|read_left_channel~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|read_left_channel~0_combout  = ( \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ) ) )

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datae(gnd),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|read_left_channel~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|read_left_channel~0 .lut_mask = 64'h0000000000330033;
defparam \codec|Audio_Out_Serializer|read_left_channel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] & ( 
// \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & ( (!\SW[0]~input_o  & ((!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ) # ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout ) # 
// (!\codec|done_dac_channel_sync~q )))) ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] & ( \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & ( 
// (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & (!\SW[0]~input_o  & \codec|done_dac_channel_sync~q ))) ) ) ) # ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] & ( !\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & ( !\SW[0]~input_o  ) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\codec|done_dac_channel_sync~q ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 64'h0000F0F00020F0E0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N31
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y11_N21
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \codec|Audio_Out_Serializer|read_left_channel~0_combout  & ( (!\codec|done_dac_channel_sync~q  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0])))) # (\codec|done_dac_channel_sync~q  & ((!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]))) # (\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & 
// (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q )))) ) ) # ( !\codec|Audio_Out_Serializer|read_left_channel~0_combout  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h00FF00FF10FE10FE;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y11_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) 
// + ( VCC ) + ( !VCC ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) 
// + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y11_N48
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & ( \SW[0]~input_o  ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & ( ((\codec|done_dac_channel_sync~q  & (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & 
// \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ))) # (\SW[0]~input_o ) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 64'h0F1F0F1F0F0F0F0F;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y11_N2
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y11_N57
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( !\SW[0]~input_o  ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] 
// & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( (!\SW[0]~input_o  & (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & 
// (\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & \codec|done_dac_channel_sync~q ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( (!\SW[0]~input_o  & ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout ) # 
// ((!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # (!\codec|done_dac_channel_sync~q )))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datad(!\codec|done_dac_channel_sync~q ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 64'h0000AAA80002AAAA;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y11_N58
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y11_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( 
// ((\codec|done_dac_channel_sync~q  & (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ))) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] & ((!\codec|done_dac_channel_sync~q ) # ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout ) # 
// (!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout )))) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y11_N3
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y11_N5
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y11_N36
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( !\SW[0]~input_o  ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] 
// & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( (!\SW[0]~input_o  & (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & (\codec|done_dac_channel_sync~q  & 
// \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( (!\SW[0]~input_o  & ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout ) # ((!\codec|done_dac_channel_sync~q ) # 
// (!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout )))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\codec|done_dac_channel_sync~q ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 64'h0000AAA80002AAAA;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y11_N38
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y11_N33
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( 
// ((\codec|done_dac_channel_sync~q  & (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ))) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] & ((!\codec|done_dac_channel_sync~q ) # ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout ) # 
// (!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout )))) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y11_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y11_N8
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y11_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( !\SW[0]~input_o  ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] 
// & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( (!\SW[0]~input_o  & (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & (\codec|done_dac_channel_sync~q  & 
// \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( (!\SW[0]~input_o  & ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout ) # ((!\codec|done_dac_channel_sync~q ) # 
// (!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout )))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\codec|done_dac_channel_sync~q ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 64'h0000AAA80002AAAA;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y11_N43
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y11_N51
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( 
// ((\codec|done_dac_channel_sync~q  & (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ))) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] & ((!\codec|done_dac_channel_sync~q ) # ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout ) # 
// (!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout )))) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y11_N9
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y11_N11
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y11_N45
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( !\SW[0]~input_o  ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] 
// & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( (!\SW[0]~input_o  & (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & 
// (\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & \codec|done_dac_channel_sync~q ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( (!\SW[0]~input_o  & ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout ) # 
// ((!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # (!\codec|done_dac_channel_sync~q )))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datad(!\codec|done_dac_channel_sync~q ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 64'h0000AAA80002AAAA;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y11_N47
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y11_N24
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( 
// ((\codec|done_dac_channel_sync~q  & (\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & \codec|Audio_Out_Serializer|read_left_channel~0_combout ))) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] & ((!\codec|done_dac_channel_sync~q ) # ((!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # 
// (!\codec|Audio_Out_Serializer|read_left_channel~0_combout )))) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y11_N12
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y11_N14
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y11_N39
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( !\SW[0]~input_o  ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] 
// & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( (!\SW[0]~input_o  & (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & 
// (\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & \codec|done_dac_channel_sync~q ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( (!\SW[0]~input_o  & ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout ) # 
// ((!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # (!\codec|done_dac_channel_sync~q )))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datad(!\codec|done_dac_channel_sync~q ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 64'h0000AAA80002AAAA;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y11_N40
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y11_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( 
// ((\codec|done_dac_channel_sync~q  & (\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & \codec|Audio_Out_Serializer|read_left_channel~0_combout ))) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] & ((!\codec|done_dac_channel_sync~q ) # ((!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # 
// (!\codec|Audio_Out_Serializer|read_left_channel~0_combout )))) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y11_N15
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y11_N17
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y11_N54
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( !\SW[0]~input_o  ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] 
// & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( (!\SW[0]~input_o  & (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & (\codec|done_dac_channel_sync~q  & 
// \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( (!\SW[0]~input_o  & ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout ) # ((!\codec|done_dac_channel_sync~q ) # 
// (!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout )))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\codec|done_dac_channel_sync~q ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 64'h0000AAA80002AAAA;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y11_N56
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y11_N27
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( 
// ((\codec|done_dac_channel_sync~q  & (\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & \codec|Audio_Out_Serializer|read_left_channel~0_combout ))) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] & ((!\codec|done_dac_channel_sync~q ) # ((!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # 
// (!\codec|Audio_Out_Serializer|read_left_channel~0_combout )))) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\Add1~1_sumout ,\Add1~5_sumout ,\Add1~9_sumout ,\Add1~13_sumout ,\Add1~17_sumout ,\Add1~21_sumout ,\Add1~25_sumout ,\Add1~29_sumout ,
\Add1~33_sumout ,\Add1~37_sumout ,\Add1~41_sumout ,\Add1~45_sumout ,\Add1~49_sumout ,\Add1~53_sumout ,\Add1~57_sumout ,\Add1~61_sumout ,\Add1~65_sumout ,\Add1~69_sumout ,\~GND~combout }),
	.portaaddr({\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 7;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 40;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 127;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 7;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 40;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 127;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 24;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N18
cyclonev_io_ibuf \AUD_BCLK~input (
	.i(AUD_BCLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_BCLK~input_o ));
// synopsys translate_off
defparam \AUD_BCLK~input .bus_hold = "false";
defparam \AUD_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X7_Y10_N38
dffeas \codec|Bit_Clock_Edges|cur_test_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\AUD_BCLK~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Bit_Clock_Edges|cur_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Bit_Clock_Edges|cur_test_clk .is_wysiwyg = "true";
defparam \codec|Bit_Clock_Edges|cur_test_clk .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y10_N2
dffeas \codec|Bit_Clock_Edges|last_test_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\codec|Bit_Clock_Edges|cur_test_clk~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Bit_Clock_Edges|last_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Bit_Clock_Edges|last_test_clk .is_wysiwyg = "true";
defparam \codec|Bit_Clock_Edges|last_test_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y10_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~26 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~26_combout  = ( \codec|Bit_Clock_Edges|cur_test_clk~q  & ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( (\codec|Audio_Out_Serializer|data_out_shift_reg [1] & ((!\codec|done_dac_channel_sync~q ) # 
// (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) ) # ( !\codec|Bit_Clock_Edges|cur_test_clk~q  & ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( (\codec|Audio_Out_Serializer|data_out_shift_reg [1] & 
// (!\codec|Bit_Clock_Edges|last_test_clk~q  & ((!\codec|done_dac_channel_sync~q ) # (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q )))) ) ) ) # ( \codec|Bit_Clock_Edges|cur_test_clk~q  & ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( 
// (\codec|Audio_Out_Serializer|data_out_shift_reg [1] & ((!\codec|done_dac_channel_sync~q ) # (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) ) # ( !\codec|Bit_Clock_Edges|cur_test_clk~q  & ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & 
// ( (\codec|Audio_Out_Serializer|data_out_shift_reg [1] & (!\codec|Bit_Clock_Edges|last_test_clk~q  & ((!\codec|done_dac_channel_sync~q ) # (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q )))) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|data_out_shift_reg [1]),
	.datab(!\codec|done_dac_channel_sync~q ),
	.datac(!\codec|Bit_Clock_Edges|last_test_clk~q ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datae(!\codec|Bit_Clock_Edges|cur_test_clk~q ),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~26 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~26 .lut_mask = 64'h5040554440504455;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y10_N54
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~25 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~25_combout  = ( \codec|Audio_Out_Serializer|read_left_channel~combout  & ( \codec|Audio_Out_Serializer|read_right_channel~0_combout  & ( (!\SW[0]~input_o  & 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0]) ) ) ) # ( !\codec|Audio_Out_Serializer|read_left_channel~combout  & ( \codec|Audio_Out_Serializer|read_right_channel~0_combout  & ( (!\SW[0]~input_o  
// & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0]) # (\codec|Audio_Out_Serializer|data_out_shift_reg~26_combout ))) ) ) ) # ( \codec|Audio_Out_Serializer|read_left_channel~combout  & ( 
// !\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ( (!\SW[0]~input_o  & \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0]) ) ) ) # ( !\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ( !\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ( (\codec|Audio_Out_Serializer|data_out_shift_reg~26_combout  & !\SW[0]~input_o ) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|data_out_shift_reg~26_combout ),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datac(!\SW[0]~input_o ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datae(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.dataf(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~25 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~25 .lut_mask = 64'h505000F0707000F0;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y10_N56
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y11_N51
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~24 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~24_combout  = ( \codec|Audio_Out_Serializer|data_out_shift_reg [1] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout ) # 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1])))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1])))) ) ) # ( !\codec|Audio_Out_Serializer|data_out_shift_reg [1] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1]))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|data_out_shift_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~24 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~24 .lut_mask = 64'h025702578ADF8ADF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y10_N24
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg[2]~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg[2]~1_combout  = ( \codec|done_dac_channel_sync~q  & ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout  & 
// (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & !\codec|Audio_Out_Serializer|left_channel_was_read~q ))) # (\SW[0]~input_o ) ) ) ) # ( !\codec|done_dac_channel_sync~q  & ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( \SW[0]~input_o  ) ) ) 
// # ( \codec|done_dac_channel_sync~q  & ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout  & \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q )) # (\SW[0]~input_o ) ) ) ) # ( 
// !\codec|done_dac_channel_sync~q  & ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( \SW[0]~input_o  ) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datac(!\SW[0]~input_o ),
	.datad(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datae(!\codec|done_dac_channel_sync~q ),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[2]~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[2]~1 .lut_mask = 64'h0F0F2F2F0F0F8F0F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y10_N39
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg[2]~2 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg[2]~2_combout  = ( \codec|Bit_Clock_Edges|last_test_clk~q  & ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( ((!\codec|Bit_Clock_Edges|cur_test_clk~q ) # 
// ((!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & \codec|done_dac_channel_sync~q ))) # (\SW[0]~input_o ) ) ) ) # ( !\codec|Bit_Clock_Edges|last_test_clk~q  & ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( 
// ((!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & \codec|done_dac_channel_sync~q )) # (\SW[0]~input_o ) ) ) ) # ( \codec|Bit_Clock_Edges|last_test_clk~q  & ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( 
// ((!\codec|Bit_Clock_Edges|cur_test_clk~q ) # ((\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & \codec|done_dac_channel_sync~q ))) # (\SW[0]~input_o ) ) ) ) # ( !\codec|Bit_Clock_Edges|last_test_clk~q  & ( 
// !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( ((\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & \codec|done_dac_channel_sync~q )) # (\SW[0]~input_o ) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datac(!\codec|done_dac_channel_sync~q ),
	.datad(!\codec|Bit_Clock_Edges|cur_test_clk~q ),
	.datae(!\codec|Bit_Clock_Edges|last_test_clk~q ),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[2]~2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[2]~2 .lut_mask = 64'h5757FF575D5DFF5D;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y11_N52
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y11_N48
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~23 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~23_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2] & ( ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|data_out_shift_reg [2]))) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2]))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [2]))) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datad(!\codec|Audio_Out_Serializer|data_out_shift_reg [2]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~23 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~23 .lut_mask = 64'h028A028A57DF57DF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y11_N50
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y11_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~22 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~22_combout  = ( \codec|Audio_Out_Serializer|read_left_channel~combout  & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3] ) ) # ( 
// !\codec|Audio_Out_Serializer|read_left_channel~combout  & ( (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [3])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3]))) ) )

	.dataa(!\codec|Audio_Out_Serializer|data_out_shift_reg [3]),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datad(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~22 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~22 .lut_mask = 64'h553355330F0F0F0F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y11_N44
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y11_N9
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~21 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~21_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4] & ( ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|data_out_shift_reg [4])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4])))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [4])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4]))))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [4]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~21 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~21 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y11_N10
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y11_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~20 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~20_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [5])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [5]))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [5]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~20 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~20 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y11_N8
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y11_N33
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~19 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~19_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [6])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [6]))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [6]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~19 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~19 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y11_N35
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[7] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y11_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~18 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~18_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [7])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [7]))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [7]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~18 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~18 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y11_N31
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[8] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y10_N15
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~17 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~17_combout  = ( \codec|Audio_Out_Serializer|data_out_shift_reg [8] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout ) # 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8])))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8])))) ) ) # ( !\codec|Audio_Out_Serializer|data_out_shift_reg [8] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8])))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|data_out_shift_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~17 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~17 .lut_mask = 64'h052705278DAF8DAF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y10_N16
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[9] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y10_N12
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~16 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~16_combout  = ( \codec|Audio_Out_Serializer|data_out_shift_reg [9] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout ) # 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9])))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9])))) ) ) # ( !\codec|Audio_Out_Serializer|data_out_shift_reg [9] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9]))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|data_out_shift_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~16 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~16 .lut_mask = 64'h025702578ADF8ADF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y10_N14
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[10] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y10_N9
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~15 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~15_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10] & ( ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|data_out_shift_reg [10])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10])))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [10])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10]))))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [10]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~15 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~15 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y10_N11
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[11] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y10_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~14 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~14_combout  = ( \codec|Audio_Out_Serializer|data_out_shift_reg [11] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout ) # 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11])))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11])))) ) ) # ( !\codec|Audio_Out_Serializer|data_out_shift_reg [11] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11]))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|data_out_shift_reg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~14 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~14 .lut_mask = 64'h025702578ADF8ADF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y10_N8
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[12] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y10_N3
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~13 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~13_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12] & ( ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|data_out_shift_reg [12])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12])))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [12])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12]))))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [12]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~13 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~13 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y10_N5
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[13] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y10_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~12 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~12_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13] & ( ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|data_out_shift_reg [13]))) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13]))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [13]))) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13]),
	.datad(!\codec|Audio_Out_Serializer|data_out_shift_reg [13]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~12 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~12 .lut_mask = 64'h028A028A57DF57DF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y10_N2
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[14] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y10_N27
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~11 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~11_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [14])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [14])))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14]),
	.datad(!\codec|Audio_Out_Serializer|data_out_shift_reg [14]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~11 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~11 .lut_mask = 64'h058D058D27AF27AF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y10_N29
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[15] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y10_N24
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~10 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~10_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [15])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [15])))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15]),
	.datad(!\codec|Audio_Out_Serializer|data_out_shift_reg [15]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~10 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~10 .lut_mask = 64'h058D058D27AF27AF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y10_N25
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[16] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y10_N21
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~9 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~9_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [16])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [16]))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [16]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~9 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~9 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y10_N23
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[17] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y10_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~8 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~8_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [17])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [17]))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [17]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~8 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~8 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y10_N19
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[18] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y10_N45
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~7 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~7_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18] & ( ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|data_out_shift_reg [18])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18])))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [18])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18]))))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [18]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~7 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~7 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y10_N47
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[19] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y10_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~6 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~6_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19] & ( ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|data_out_shift_reg [19]))) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19]))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [19]))) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19]),
	.datad(!\codec|Audio_Out_Serializer|data_out_shift_reg [19]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~6 .lut_mask = 64'h028A028A57DF57DF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y10_N44
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[20] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y10_N36
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~5 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~5_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [20])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [20])))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20]),
	.datad(!\codec|Audio_Out_Serializer|data_out_shift_reg [20]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~5 .lut_mask = 64'h058D058D27AF27AF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y10_N38
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[21] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y10_N39
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~4 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~4_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21] & ( ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|data_out_shift_reg [21]))) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21]))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [21]))) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21]),
	.datad(!\codec|Audio_Out_Serializer|data_out_shift_reg [21]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~4 .lut_mask = 64'h028A028A57DF57DF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y10_N40
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[22] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y10_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~3 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~3_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22] & ( ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|data_out_shift_reg [22])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22])))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [22])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22]))))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [22]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~3 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y10_N32
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[23] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y10_N33
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [23])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [23]))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [23]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~0 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y10_N34
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[24] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|serial_audio_out_data~feeder (
// Equation(s):
// \codec|Audio_Out_Serializer|serial_audio_out_data~feeder_combout  = ( \codec|Audio_Out_Serializer|data_out_shift_reg [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|data_out_shift_reg [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|serial_audio_out_data~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|serial_audio_out_data~feeder .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|serial_audio_out_data~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \codec|Audio_Out_Serializer|serial_audio_out_data~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y10_N1
dffeas \codec|Audio_Out_Serializer|serial_audio_out_data (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|serial_audio_out_data~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|serial_audio_out_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|serial_audio_out_data .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|serial_audio_out_data .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N18
cyclonev_io_ibuf \AUD_ADCLRCK~input (
	.i(AUD_ADCLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCLRCK~input_o ));
// synopsys translate_off
defparam \AUD_ADCLRCK~input .bus_hold = "false";
defparam \AUD_ADCLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N1
cyclonev_io_ibuf \AUD_ADCDAT~input (
	.i(AUD_ADCDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCDAT~input_o ));
// synopsys translate_off
defparam \AUD_ADCDAT~input .bus_hold = "false";
defparam \AUD_ADCDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N1
cyclonev_io_ibuf \FPGA_I2C_SDAT~input (
	.i(FPGA_I2C_SDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_I2C_SDAT~input_o ));
// synopsys translate_off
defparam \FPGA_I2C_SDAT~input .bus_hold = "false";
defparam \FPGA_I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
