Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr 15 20:40:28 2022
| Host         : LAPTOP-8BRI5POG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.014        0.000                      0                  209        0.191        0.000                      0                  209        4.500        0.000                       0                    93  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.014        0.000                      0                  209        0.191        0.000                      0                  209        4.500        0.000                       0                    93  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_controlunit/FSM_onehot_M_states_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 0.937ns (19.743%)  route 3.809ns (80.257%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.635     5.219    game_beta/game_controlunit/CLK
    SLICE_X4Y5           FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.456     5.675 r  game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/Q
                         net (fo=14, routed)          1.600     7.275    game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[0]_0[0]
    SLICE_X4Y10          LUT5 (Prop_lut5_I0_O)        0.149     7.424 r  game_beta/game_controlunit/main_dctr/dctr1/FSM_onehot_M_states_q[3]_i_3/O
                         net (fo=7, routed)           1.596     9.020    game_beta/game_controlunit/main_dctr_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I0_O)        0.332     9.352 r  game_beta/game_controlunit/FSM_onehot_M_states_q[3]_i_1/O
                         net (fo=4, routed)           0.613     9.965    game_beta/game_controlunit/FSM_onehot_M_states_q[3]_i_1_n_0
    SLICE_X4Y5           FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_states_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.517    14.922    game_beta/game_controlunit/CLK
    SLICE_X4Y5           FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_states_q_reg[0]/C
                         clock pessimism              0.297    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X4Y5           FDRE (Setup_fdre_C_CE)      -0.205    14.979    game_beta/game_controlunit/FSM_onehot_M_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                          -9.965    
  -------------------------------------------------------------------
                         slack                                  5.014    

Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 0.937ns (19.743%)  route 3.809ns (80.257%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.635     5.219    game_beta/game_controlunit/CLK
    SLICE_X4Y5           FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.456     5.675 r  game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/Q
                         net (fo=14, routed)          1.600     7.275    game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[0]_0[0]
    SLICE_X4Y10          LUT5 (Prop_lut5_I0_O)        0.149     7.424 r  game_beta/game_controlunit/main_dctr/dctr1/FSM_onehot_M_states_q[3]_i_3/O
                         net (fo=7, routed)           1.596     9.020    game_beta/game_controlunit/main_dctr_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I0_O)        0.332     9.352 r  game_beta/game_controlunit/FSM_onehot_M_states_q[3]_i_1/O
                         net (fo=4, routed)           0.613     9.965    game_beta/game_controlunit/FSM_onehot_M_states_q[3]_i_1_n_0
    SLICE_X4Y5           FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.517    14.922    game_beta/game_controlunit/CLK
    SLICE_X4Y5           FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/C
                         clock pessimism              0.297    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X4Y5           FDRE (Setup_fdre_C_CE)      -0.205    14.979    game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                          -9.965    
  -------------------------------------------------------------------
                         slack                                  5.014    

Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_controlunit/FSM_onehot_M_states_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 0.937ns (19.743%)  route 3.809ns (80.257%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.635     5.219    game_beta/game_controlunit/CLK
    SLICE_X4Y5           FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.456     5.675 r  game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/Q
                         net (fo=14, routed)          1.600     7.275    game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[0]_0[0]
    SLICE_X4Y10          LUT5 (Prop_lut5_I0_O)        0.149     7.424 r  game_beta/game_controlunit/main_dctr/dctr1/FSM_onehot_M_states_q[3]_i_3/O
                         net (fo=7, routed)           1.596     9.020    game_beta/game_controlunit/main_dctr_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I0_O)        0.332     9.352 r  game_beta/game_controlunit/FSM_onehot_M_states_q[3]_i_1/O
                         net (fo=4, routed)           0.613     9.965    game_beta/game_controlunit/FSM_onehot_M_states_q[3]_i_1_n_0
    SLICE_X4Y5           FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_states_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.517    14.922    game_beta/game_controlunit/CLK
    SLICE_X4Y5           FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_states_q_reg[2]/C
                         clock pessimism              0.297    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X4Y5           FDRE (Setup_fdre_C_CE)      -0.205    14.979    game_beta/game_controlunit/FSM_onehot_M_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                          -9.965    
  -------------------------------------------------------------------
                         slack                                  5.014    

Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_controlunit/FSM_onehot_M_states_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 0.937ns (19.743%)  route 3.809ns (80.257%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.635     5.219    game_beta/game_controlunit/CLK
    SLICE_X4Y5           FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.456     5.675 r  game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/Q
                         net (fo=14, routed)          1.600     7.275    game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[0]_0[0]
    SLICE_X4Y10          LUT5 (Prop_lut5_I0_O)        0.149     7.424 r  game_beta/game_controlunit/main_dctr/dctr1/FSM_onehot_M_states_q[3]_i_3/O
                         net (fo=7, routed)           1.596     9.020    game_beta/game_controlunit/main_dctr_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I0_O)        0.332     9.352 r  game_beta/game_controlunit/FSM_onehot_M_states_q[3]_i_1/O
                         net (fo=4, routed)           0.613     9.965    game_beta/game_controlunit/FSM_onehot_M_states_q[3]_i_1_n_0
    SLICE_X4Y5           FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_states_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.517    14.922    game_beta/game_controlunit/CLK
    SLICE_X4Y5           FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_states_q_reg[3]/C
                         clock pessimism              0.297    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X4Y5           FDRE (Setup_fdre_C_CE)      -0.205    14.979    game_beta/game_controlunit/FSM_onehot_M_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                          -9.965    
  -------------------------------------------------------------------
                         slack                                  5.014    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.962ns (24.483%)  route 2.967ns (75.517%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.635     5.219    game_beta/game_controlunit/CLK
    SLICE_X4Y5           FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.456     5.675 r  game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/Q
                         net (fo=14, routed)          1.600     7.275    game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[0]_0[0]
    SLICE_X4Y10          LUT5 (Prop_lut5_I0_O)        0.149     7.424 r  game_beta/game_controlunit/main_dctr/dctr1/FSM_onehot_M_states_q[3]_i_3/O
                         net (fo=7, routed)           0.985     8.409    game_beta/game_controlunit/main_dctr/dctr1/FSM_onehot_M_states_q_reg[1]
    SLICE_X3Y8           LUT5 (Prop_lut5_I0_O)        0.357     8.766 r  game_beta/game_controlunit/main_dctr/dctr1/M_val_q[3]_i_1__0/O
                         net (fo=4, routed)           0.382     9.149    game_beta/game_controlunit/main_dctr/dctr1/M_dctr1_dec
    SLICE_X2Y8           FDRE                                         r  game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.518    14.923    game_beta/game_controlunit/main_dctr/dctr1/CLK
    SLICE_X2Y8           FDRE                                         r  game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[0]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X2Y8           FDRE (Setup_fdre_C_CE)      -0.377    14.770    game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.962ns (24.483%)  route 2.967ns (75.517%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.635     5.219    game_beta/game_controlunit/CLK
    SLICE_X4Y5           FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.456     5.675 r  game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/Q
                         net (fo=14, routed)          1.600     7.275    game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[0]_0[0]
    SLICE_X4Y10          LUT5 (Prop_lut5_I0_O)        0.149     7.424 r  game_beta/game_controlunit/main_dctr/dctr1/FSM_onehot_M_states_q[3]_i_3/O
                         net (fo=7, routed)           0.985     8.409    game_beta/game_controlunit/main_dctr/dctr1/FSM_onehot_M_states_q_reg[1]
    SLICE_X3Y8           LUT5 (Prop_lut5_I0_O)        0.357     8.766 r  game_beta/game_controlunit/main_dctr/dctr1/M_val_q[3]_i_1__0/O
                         net (fo=4, routed)           0.382     9.149    game_beta/game_controlunit/main_dctr/dctr1/M_dctr1_dec
    SLICE_X2Y8           FDRE                                         r  game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.518    14.923    game_beta/game_controlunit/main_dctr/dctr1/CLK
    SLICE_X2Y8           FDRE                                         r  game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[1]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X2Y8           FDRE (Setup_fdre_C_CE)      -0.377    14.770    game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.962ns (24.483%)  route 2.967ns (75.517%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.635     5.219    game_beta/game_controlunit/CLK
    SLICE_X4Y5           FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.456     5.675 r  game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/Q
                         net (fo=14, routed)          1.600     7.275    game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[0]_0[0]
    SLICE_X4Y10          LUT5 (Prop_lut5_I0_O)        0.149     7.424 r  game_beta/game_controlunit/main_dctr/dctr1/FSM_onehot_M_states_q[3]_i_3/O
                         net (fo=7, routed)           0.985     8.409    game_beta/game_controlunit/main_dctr/dctr1/FSM_onehot_M_states_q_reg[1]
    SLICE_X3Y8           LUT5 (Prop_lut5_I0_O)        0.357     8.766 r  game_beta/game_controlunit/main_dctr/dctr1/M_val_q[3]_i_1__0/O
                         net (fo=4, routed)           0.382     9.149    game_beta/game_controlunit/main_dctr/dctr1/M_dctr1_dec
    SLICE_X2Y8           FDRE                                         r  game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.518    14.923    game_beta/game_controlunit/main_dctr/dctr1/CLK
    SLICE_X2Y8           FDRE                                         r  game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[2]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X2Y8           FDRE (Setup_fdre_C_CE)      -0.377    14.770    game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.962ns (24.483%)  route 2.967ns (75.517%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.635     5.219    game_beta/game_controlunit/CLK
    SLICE_X4Y5           FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.456     5.675 r  game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/Q
                         net (fo=14, routed)          1.600     7.275    game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[0]_0[0]
    SLICE_X4Y10          LUT5 (Prop_lut5_I0_O)        0.149     7.424 r  game_beta/game_controlunit/main_dctr/dctr1/FSM_onehot_M_states_q[3]_i_3/O
                         net (fo=7, routed)           0.985     8.409    game_beta/game_controlunit/main_dctr/dctr1/FSM_onehot_M_states_q_reg[1]
    SLICE_X3Y8           LUT5 (Prop_lut5_I0_O)        0.357     8.766 r  game_beta/game_controlunit/main_dctr/dctr1/M_val_q[3]_i_1__0/O
                         net (fo=4, routed)           0.382     9.149    game_beta/game_controlunit/main_dctr/dctr1/M_dctr1_dec
    SLICE_X2Y8           FDRE                                         r  game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.518    14.923    game_beta/game_controlunit/main_dctr/dctr1/CLK
    SLICE_X2Y8           FDRE                                         r  game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[3]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X2Y8           FDRE (Setup_fdre_C_CE)      -0.377    14.770    game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.822ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_controlunit/main_dctr/dctr2/M_val_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.937ns (24.019%)  route 2.964ns (75.981%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.635     5.219    game_beta/game_controlunit/CLK
    SLICE_X4Y5           FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.456     5.675 r  game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/Q
                         net (fo=14, routed)          1.600     7.275    game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[0]_0[0]
    SLICE_X4Y10          LUT5 (Prop_lut5_I0_O)        0.149     7.424 r  game_beta/game_controlunit/main_dctr/dctr1/FSM_onehot_M_states_q[3]_i_3/O
                         net (fo=7, routed)           0.985     8.409    game_beta/game_controlunit/main_dctr/dctr1/FSM_onehot_M_states_q_reg[1]
    SLICE_X3Y8           LUT5 (Prop_lut5_I0_O)        0.332     8.741 r  game_beta/game_controlunit/main_dctr/dctr1/M_val_q[3]_i_1/O
                         net (fo=4, routed)           0.379     9.120    game_beta/game_controlunit/main_dctr/dctr2/E[0]
    SLICE_X3Y8           FDRE                                         r  game_beta/game_controlunit/main_dctr/dctr2/M_val_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.518    14.923    game_beta/game_controlunit/main_dctr/dctr2/CLK
    SLICE_X3Y8           FDRE                                         r  game_beta/game_controlunit/main_dctr/dctr2/M_val_q_reg[0]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X3Y8           FDRE (Setup_fdre_C_CE)      -0.205    14.942    game_beta/game_controlunit/main_dctr/dctr2/M_val_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  5.822    

Slack (MET) :             5.822ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_controlunit/main_dctr/dctr2/M_val_q_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.937ns (24.019%)  route 2.964ns (75.981%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.635     5.219    game_beta/game_controlunit/CLK
    SLICE_X4Y5           FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.456     5.675 r  game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/Q
                         net (fo=14, routed)          1.600     7.275    game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[0]_0[0]
    SLICE_X4Y10          LUT5 (Prop_lut5_I0_O)        0.149     7.424 r  game_beta/game_controlunit/main_dctr/dctr1/FSM_onehot_M_states_q[3]_i_3/O
                         net (fo=7, routed)           0.985     8.409    game_beta/game_controlunit/main_dctr/dctr1/FSM_onehot_M_states_q_reg[1]
    SLICE_X3Y8           LUT5 (Prop_lut5_I0_O)        0.332     8.741 r  game_beta/game_controlunit/main_dctr/dctr1/M_val_q[3]_i_1/O
                         net (fo=4, routed)           0.379     9.120    game_beta/game_controlunit/main_dctr/dctr2/E[0]
    SLICE_X3Y8           FDSE                                         r  game_beta/game_controlunit/main_dctr/dctr2/M_val_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.518    14.923    game_beta/game_controlunit/main_dctr/dctr2/CLK
    SLICE_X3Y8           FDSE                                         r  game_beta/game_controlunit/main_dctr/dctr2/M_val_q_reg[1]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X3Y8           FDSE (Setup_fdse_C_CE)      -0.205    14.942    game_beta/game_controlunit/main_dctr/dctr2/M_val_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  5.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 game_beta/game_controlunit/mini_dctr_5/M_val_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_controlunit/M_mini_timer_5_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.148ns (66.589%)  route 0.074ns (33.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.594     1.538    game_beta/game_controlunit/mini_dctr_5/CLK
    SLICE_X2Y7           FDRE                                         r  game_beta/game_controlunit/mini_dctr_5/M_val_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.148     1.686 r  game_beta/game_controlunit/mini_dctr_5/M_val_q_reg[3]/Q
                         net (fo=3, routed)           0.074     1.760    game_beta/game_controlunit/M_mini_dctr_5_value[3]
    SLICE_X3Y7           FDRE                                         r  game_beta/game_controlunit/M_mini_timer_5_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.865     2.055    game_beta/game_controlunit/CLK
    SLICE_X3Y7           FDRE                                         r  game_beta/game_controlunit/M_mini_timer_5_q_reg[3]/C
                         clock pessimism             -0.504     1.551    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.018     1.569    game_beta/game_controlunit/M_mini_timer_5_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 game_beta/game_controlunit/mini_dctr_5/M_val_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_controlunit/M_mini_timer_5_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.148ns (66.495%)  route 0.075ns (33.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.594     1.538    game_beta/game_controlunit/mini_dctr_5/CLK
    SLICE_X2Y7           FDSE                                         r  game_beta/game_controlunit/mini_dctr_5/M_val_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDSE (Prop_fdse_C_Q)         0.148     1.686 r  game_beta/game_controlunit/mini_dctr_5/M_val_q_reg[2]/Q
                         net (fo=4, routed)           0.075     1.760    game_beta/game_controlunit/M_mini_dctr_5_value[2]
    SLICE_X3Y7           FDSE                                         r  game_beta/game_controlunit/M_mini_timer_5_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.865     2.055    game_beta/game_controlunit/CLK
    SLICE_X3Y7           FDSE                                         r  game_beta/game_controlunit/M_mini_timer_5_q_reg[2]/C
                         clock pessimism             -0.504     1.551    
    SLICE_X3Y7           FDSE (Hold_fdse_C_D)         0.017     1.568    game_beta/game_controlunit/M_mini_timer_5_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 game_beta/game_controlunit/mini_dctr_5/M_val_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_controlunit/M_mini_timer_5_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.594     1.538    game_beta/game_controlunit/mini_dctr_5/CLK
    SLICE_X2Y7           FDRE                                         r  game_beta/game_controlunit/mini_dctr_5/M_val_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164     1.702 r  game_beta/game_controlunit/mini_dctr_5/M_val_q_reg[1]/Q
                         net (fo=4, routed)           0.127     1.829    game_beta/game_controlunit/M_mini_dctr_5_value[1]
    SLICE_X3Y7           FDRE                                         r  game_beta/game_controlunit/M_mini_timer_5_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.865     2.055    game_beta/game_controlunit/CLK
    SLICE_X3Y7           FDRE                                         r  game_beta/game_controlunit/M_mini_timer_5_q_reg[1]/C
                         clock pessimism             -0.504     1.551    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.066     1.617    game_beta/game_controlunit/M_mini_timer_5_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 game_beta/game_controlunit/mini_dctr_5/M_val_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_controlunit/mini_dctr_5/M_val_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.594     1.538    game_beta/game_controlunit/mini_dctr_5/CLK
    SLICE_X2Y7           FDSE                                         r  game_beta/game_controlunit/mini_dctr_5/M_val_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDSE (Prop_fdse_C_Q)         0.164     1.702 r  game_beta/game_controlunit/mini_dctr_5/M_val_q_reg[0]/Q
                         net (fo=5, routed)           0.174     1.876    game_beta/game_controlunit/mini_dctr_5/Q[0]
    SLICE_X2Y7           LUT4 (Prop_lut4_I1_O)        0.043     1.919 r  game_beta/game_controlunit/mini_dctr_5/M_val_q[3]_i_2__1/O
                         net (fo=1, routed)           0.000     1.919    game_beta/game_controlunit/mini_dctr_5/M_val_q[3]_i_2__1_n_0
    SLICE_X2Y7           FDRE                                         r  game_beta/game_controlunit/mini_dctr_5/M_val_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.865     2.055    game_beta/game_controlunit/mini_dctr_5/CLK
    SLICE_X2Y7           FDRE                                         r  game_beta/game_controlunit/mini_dctr_5/M_val_q_reg[3]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.131     1.669    game_beta/game_controlunit/mini_dctr_5/M_val_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slow_timer/M_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_timer/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.592     1.536    slow_timer/CLK
    SLICE_X5Y7           FDRE                                         r  slow_timer/M_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141     1.677 r  slow_timer/M_ctr_q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.785    slow_timer/M_ctr_q_reg_n_0_[23]
    SLICE_X5Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  slow_timer/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    slow_timer/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X5Y7           FDRE                                         r  slow_timer/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.863     2.053    slow_timer/CLK
    SLICE_X5Y7           FDRE                                         r  slow_timer/M_ctr_q_reg[23]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X5Y7           FDRE (Hold_fdre_C_D)         0.105     1.641    slow_timer/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slow_timer/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_timer/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.594     1.538    slow_timer/CLK
    SLICE_X5Y2           FDRE                                         r  slow_timer/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  slow_timer/M_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.787    slow_timer/M_ctr_q_reg_n_0_[3]
    SLICE_X5Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.895 r  slow_timer/M_ctr_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    slow_timer/M_ctr_q_reg[0]_i_1_n_4
    SLICE_X5Y2           FDRE                                         r  slow_timer/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.865     2.055    slow_timer/CLK
    SLICE_X5Y2           FDRE                                         r  slow_timer/M_ctr_q_reg[3]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X5Y2           FDRE (Hold_fdre_C_D)         0.105     1.643    slow_timer/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slow_timer/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_timer/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.593     1.537    slow_timer/CLK
    SLICE_X5Y4           FDRE                                         r  slow_timer/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141     1.678 r  slow_timer/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.786    slow_timer/M_ctr_q_reg_n_0_[11]
    SLICE_X5Y4           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  slow_timer/M_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.894    slow_timer/M_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X5Y4           FDRE                                         r  slow_timer/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     2.054    slow_timer/CLK
    SLICE_X5Y4           FDRE                                         r  slow_timer/M_ctr_q_reg[11]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X5Y4           FDRE (Hold_fdre_C_D)         0.105     1.642    slow_timer/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slow_timer/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_timer/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.593     1.537    slow_timer/CLK
    SLICE_X5Y5           FDRE                                         r  slow_timer/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141     1.678 r  slow_timer/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.786    slow_timer/M_ctr_q_reg_n_0_[15]
    SLICE_X5Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  slow_timer/M_ctr_q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.894    slow_timer/M_ctr_q_reg[12]_i_1__0_n_4
    SLICE_X5Y5           FDRE                                         r  slow_timer/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     2.054    slow_timer/CLK
    SLICE_X5Y5           FDRE                                         r  slow_timer/M_ctr_q_reg[15]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.105     1.642    slow_timer/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slow_timer/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_timer/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.593     1.537    slow_timer/CLK
    SLICE_X5Y6           FDRE                                         r  slow_timer/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     1.678 r  slow_timer/M_ctr_q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.786    slow_timer/M_ctr_q_reg_n_0_[19]
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  slow_timer/M_ctr_q_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.894    slow_timer/M_ctr_q_reg[16]_i_1__0_n_4
    SLICE_X5Y6           FDRE                                         r  slow_timer/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     2.054    slow_timer/CLK
    SLICE_X5Y6           FDRE                                         r  slow_timer/M_ctr_q_reg[19]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X5Y6           FDRE (Hold_fdre_C_D)         0.105     1.642    slow_timer/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slow_timer/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_timer/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.593     1.537    slow_timer/CLK
    SLICE_X5Y3           FDRE                                         r  slow_timer/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141     1.678 r  slow_timer/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.786    slow_timer/M_ctr_q_reg_n_0_[7]
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  slow_timer/M_ctr_q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.894    slow_timer/M_ctr_q_reg[4]_i_1__0_n_4
    SLICE_X5Y3           FDRE                                         r  slow_timer/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     2.054    slow_timer/CLK
    SLICE_X5Y3           FDRE                                         r  slow_timer/M_ctr_q_reg[7]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X5Y3           FDRE (Hold_fdre_C_D)         0.105     1.642    slow_timer/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y9     edge_detector_slow_timer/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y5     edge_start_button/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y5     game_beta/game_controlunit/FSM_onehot_M_states_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y5     game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y5     game_beta/game_controlunit/FSM_onehot_M_states_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y5     game_beta/game_controlunit/FSM_onehot_M_states_q_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y7     game_beta/game_controlunit/M_mini_timer_5_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y7     game_beta/game_controlunit/M_mini_timer_5_q_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y7     game_beta/game_controlunit/M_mini_timer_5_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     edge_start_button/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y6     game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y6     game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y6     start_button/sync/M_pipe_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y10    game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y9     edge_detector_slow_timer/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y5     game_beta/game_controlunit/FSM_onehot_M_states_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y5     game_beta/game_controlunit/FSM_onehot_M_states_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y5     game_beta/game_controlunit/FSM_onehot_M_states_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y5     game_beta/game_controlunit/FSM_onehot_M_states_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     edge_start_button/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y6     game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y6     game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y7     game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y6     start_button/sync/M_pipe_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y9     game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y9     game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y10    game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y9     game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y7     game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[7]/C



