#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: ndn5_10.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4114.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_10.clk[0] (.latch)                                          0.042     0.042
ndn5_10.Q[0] (.latch) [clock-to-output]                          0.124     0.166
new_new_[2236]__.in[1] (.names)                                  0.500     0.667
new_new_[2236]__.out[0] (.names)                                 0.235     0.902
new_new_n_n3976__.in[3] (.names)                                 0.100     1.002
new_new_n_n3976__.out[0] (.names)                                0.235     1.237
new_new_n_n3434__.in[0] (.names)                                 0.336     1.572
new_new_n_n3434__.out[0] (.names)                                0.235     1.807
new_new_n_n3359__.in[1] (.names)                                 0.447     2.255
new_new_n_n3359__.out[0] (.names)                                0.235     2.490
new_new_n_n4123__.in[0] (.names)                                 0.470     2.960
new_new_n_n4123__.out[0] (.names)                                0.235     3.195
new_new_[7223]__.in[0] (.names)                                  0.330     3.525
new_new_[7223]__.out[0] (.names)                                 0.235     3.760
new_new_[1723]__.in[1] (.names)                                  0.337     4.097
new_new_[1723]__.out[0] (.names)                                 0.235     4.332
new_new_n_n4160__.in[2] (.names)                                 0.456     4.788
new_new_n_n4160__.out[0] (.names)                                0.235     5.023
new_new_[7244]__.in[1] (.names)                                  0.100     5.123
new_new_[7244]__.out[0] (.names)                                 0.235     5.358
new_new_n_n3135__.in[3] (.names)                                 0.100     5.458
new_new_n_n3135__.out[0] (.names)                                0.235     5.693
new_new_n_n4168__.in[2] (.names)                                 0.100     5.793
new_new_n_n4168__.out[0] (.names)                                0.235     6.028
n683_1.in[1] (.names)                                            0.307     6.335
n683_1.out[0] (.names)                                           0.235     6.570
n_n4114.D[0] (.latch)                                            0.000     6.570
data arrival time                                                          6.570

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4114.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.570
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.594


#Path 2
Startpoint: ndn5_10.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4167.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_10.clk[0] (.latch)                                          0.042     0.042
ndn5_10.Q[0] (.latch) [clock-to-output]                          0.124     0.166
new_new_[2236]__.in[1] (.names)                                  0.500     0.667
new_new_[2236]__.out[0] (.names)                                 0.235     0.902
new_new_n_n3976__.in[3] (.names)                                 0.100     1.002
new_new_n_n3976__.out[0] (.names)                                0.235     1.237
new_new_n_n3434__.in[0] (.names)                                 0.336     1.572
new_new_n_n3434__.out[0] (.names)                                0.235     1.807
new_new_n_n3359__.in[1] (.names)                                 0.447     2.255
new_new_n_n3359__.out[0] (.names)                                0.235     2.490
new_new_n_n4123__.in[0] (.names)                                 0.470     2.960
new_new_n_n4123__.out[0] (.names)                                0.235     3.195
new_new_[7223]__.in[0] (.names)                                  0.330     3.525
new_new_[7223]__.out[0] (.names)                                 0.235     3.760
new_new_[1723]__.in[1] (.names)                                  0.337     4.097
new_new_[1723]__.out[0] (.names)                                 0.235     4.332
new_new_n_n4160__.in[2] (.names)                                 0.456     4.788
new_new_n_n4160__.out[0] (.names)                                0.235     5.023
new_new_[7244]__.in[1] (.names)                                  0.100     5.123
new_new_[7244]__.out[0] (.names)                                 0.235     5.358
new_new_n_n3135__.in[3] (.names)                                 0.100     5.458
new_new_n_n3135__.out[0] (.names)                                0.235     5.693
new_new_n_n4168__.in[2] (.names)                                 0.100     5.793
new_new_n_n4168__.out[0] (.names)                                0.235     6.028
n1600_1.in[1] (.names)                                           0.307     6.335
n1600_1.out[0] (.names)                                          0.235     6.570
n_n4167.D[0] (.latch)                                            0.000     6.570
data arrival time                                                          6.570

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4167.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.570
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.594


#Path 3
Startpoint: nsr5_2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4145.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_2.clk[0] (.latch)                                           0.042     0.042
nsr5_2.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_2__.in[3] (.names)                                  0.503     0.670
new_new_nrq5_2__.out[0] (.names)                                 0.235     0.905
new_new_n_n3837__.in[2] (.names)                                 0.772     1.677
new_new_n_n3837__.out[0] (.names)                                0.235     1.912
new_new_n_n3991__.in[3] (.names)                                 0.485     2.397
new_new_n_n3991__.out[0] (.names)                                0.235     2.632
new_new_n_n3888__.in[1] (.names)                                 0.335     2.966
new_new_n_n3888__.out[0] (.names)                                0.235     3.201
new_new_n_n4017__.in[1] (.names)                                 0.100     3.301
new_new_n_n4017__.out[0] (.names)                                0.235     3.536
new_new_n_n3925__.in[1] (.names)                                 0.100     3.636
new_new_n_n3925__.out[0] (.names)                                0.235     3.871
new_new_n_n4082__.in[1] (.names)                                 0.577     4.448
new_new_n_n4082__.out[0] (.names)                                0.235     4.683
new_new_n_n3948__.in[1] (.names)                                 0.100     4.783
new_new_n_n3948__.out[0] (.names)                                0.235     5.018
new_new_n_n4144__.in[1] (.names)                                 0.100     5.118
new_new_n_n4144__.out[0] (.names)                                0.235     5.353
new_new_[1249]__.in[1] (.names)                                  0.480     5.834
new_new_[1249]__.out[0] (.names)                                 0.235     6.069
n1395_1.in[1] (.names)                                           0.100     6.169
n1395_1.out[0] (.names)                                          0.235     6.404
n_n4145.D[0] (.latch)                                            0.000     6.404
data arrival time                                                          6.404

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4145.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.404
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.427


#Path 4
Startpoint: nsr5_2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3912.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_2.clk[0] (.latch)                                           0.042     0.042
nsr5_2.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_2__.in[3] (.names)                                  0.503     0.670
new_new_nrq5_2__.out[0] (.names)                                 0.235     0.905
new_new_n_n3837__.in[2] (.names)                                 0.772     1.677
new_new_n_n3837__.out[0] (.names)                                0.235     1.912
new_new_n_n3991__.in[3] (.names)                                 0.485     2.397
new_new_n_n3991__.out[0] (.names)                                0.235     2.632
new_new_n_n3888__.in[1] (.names)                                 0.335     2.966
new_new_n_n3888__.out[0] (.names)                                0.235     3.201
new_new_n_n4017__.in[1] (.names)                                 0.100     3.301
new_new_n_n4017__.out[0] (.names)                                0.235     3.536
new_new_n_n3925__.in[1] (.names)                                 0.100     3.636
new_new_n_n3925__.out[0] (.names)                                0.235     3.871
new_new_n_n4082__.in[1] (.names)                                 0.577     4.448
new_new_n_n4082__.out[0] (.names)                                0.235     4.683
new_new_n_n3948__.in[1] (.names)                                 0.100     4.783
new_new_n_n3948__.out[0] (.names)                                0.235     5.018
new_new_n_n4144__.in[1] (.names)                                 0.100     5.118
new_new_n_n4144__.out[0] (.names)                                0.235     5.353
new_new_n_n3403__.in[1] (.names)                                 0.100     5.453
new_new_n_n3403__.out[0] (.names)                                0.235     5.688
new_new_[1216]__.in[2] (.names)                                  0.100     5.788
new_new_[1216]__.out[0] (.names)                                 0.235     6.023
n1470_1.in[1] (.names)                                           0.100     6.123
n1470_1.out[0] (.names)                                          0.235     6.358
n_n3912.D[0] (.latch)                                            0.000     6.358
data arrival time                                                          6.358

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3912.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.358
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.382


#Path 5
Startpoint: nsr5_2.Q[0] (.latch clocked by pclk)
Endpoint  : [841]_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_2.clk[0] (.latch)                                           0.042     0.042
nsr5_2.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_2__.in[3] (.names)                                  0.503     0.670
new_new_nrq5_2__.out[0] (.names)                                 0.235     0.905
new_new_n_n3837__.in[2] (.names)                                 0.772     1.677
new_new_n_n3837__.out[0] (.names)                                0.235     1.912
new_new_n_n3991__.in[3] (.names)                                 0.485     2.397
new_new_n_n3991__.out[0] (.names)                                0.235     2.632
new_new_n_n3888__.in[1] (.names)                                 0.335     2.966
new_new_n_n3888__.out[0] (.names)                                0.235     3.201
new_new_n_n4017__.in[1] (.names)                                 0.100     3.301
new_new_n_n4017__.out[0] (.names)                                0.235     3.536
new_new_n_n3925__.in[1] (.names)                                 0.100     3.636
new_new_n_n3925__.out[0] (.names)                                0.235     3.871
new_new_n_n4082__.in[1] (.names)                                 0.577     4.448
new_new_n_n4082__.out[0] (.names)                                0.235     4.683
new_new_n_n3948__.in[1] (.names)                                 0.100     4.783
new_new_n_n3948__.out[0] (.names)                                0.235     5.018
new_new_n_n4144__.in[1] (.names)                                 0.100     5.118
new_new_n_n4144__.out[0] (.names)                                0.235     5.353
new_new_n_n3403__.in[1] (.names)                                 0.100     5.453
new_new_n_n3403__.out[0] (.names)                                0.235     5.688
new_new_n_n4196__.in[1] (.names)                                 0.100     5.788
new_new_n_n4196__.out[0] (.names)                                0.235     6.023
n2170.in[1] (.names)                                             0.100     6.123
n2170.out[0] (.names)                                            0.235     6.358
[841]_o2.D[0] (.latch)                                           0.000     6.358
data arrival time                                                          6.358

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
[841]_o2.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.358
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.382


#Path 6
Startpoint: nsr5_2.Q[0] (.latch clocked by pclk)
Endpoint  : [1347]_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_2.clk[0] (.latch)                                           0.042     0.042
nsr5_2.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_2__.in[3] (.names)                                  0.503     0.670
new_new_nrq5_2__.out[0] (.names)                                 0.235     0.905
new_new_n_n3837__.in[2] (.names)                                 0.772     1.677
new_new_n_n3837__.out[0] (.names)                                0.235     1.912
new_new_n_n3991__.in[3] (.names)                                 0.485     2.397
new_new_n_n3991__.out[0] (.names)                                0.235     2.632
new_new_n_n3888__.in[1] (.names)                                 0.335     2.966
new_new_n_n3888__.out[0] (.names)                                0.235     3.201
new_new_n_n4017__.in[1] (.names)                                 0.100     3.301
new_new_n_n4017__.out[0] (.names)                                0.235     3.536
new_new_n_n3925__.in[1] (.names)                                 0.100     3.636
new_new_n_n3925__.out[0] (.names)                                0.235     3.871
new_new_n_n4082__.in[1] (.names)                                 0.577     4.448
new_new_n_n4082__.out[0] (.names)                                0.235     4.683
new_new_n_n3948__.in[1] (.names)                                 0.100     4.783
new_new_n_n3948__.out[0] (.names)                                0.235     5.018
new_new_n_n4144__.in[1] (.names)                                 0.100     5.118
new_new_n_n4144__.out[0] (.names)                                0.235     5.353
new_new_n_n3403__.in[1] (.names)                                 0.100     5.453
new_new_n_n3403__.out[0] (.names)                                0.235     5.688
new_new_n_n4196__.in[1] (.names)                                 0.100     5.788
new_new_n_n4196__.out[0] (.names)                                0.235     6.023
n2145.in[2] (.names)                                             0.100     6.123
n2145.out[0] (.names)                                            0.235     6.358
[1347]_o2.D[0] (.latch)                                          0.000     6.358
data arrival time                                                          6.358

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
[1347]_o2.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.358
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.382


#Path 7
Startpoint: nsr5_2.Q[0] (.latch clocked by pclk)
Endpoint  : [1348]_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_2.clk[0] (.latch)                                           0.042     0.042
nsr5_2.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_2__.in[3] (.names)                                  0.503     0.670
new_new_nrq5_2__.out[0] (.names)                                 0.235     0.905
new_new_n_n3837__.in[2] (.names)                                 0.772     1.677
new_new_n_n3837__.out[0] (.names)                                0.235     1.912
new_new_n_n3991__.in[3] (.names)                                 0.485     2.397
new_new_n_n3991__.out[0] (.names)                                0.235     2.632
new_new_n_n3888__.in[1] (.names)                                 0.335     2.966
new_new_n_n3888__.out[0] (.names)                                0.235     3.201
new_new_n_n4017__.in[1] (.names)                                 0.100     3.301
new_new_n_n4017__.out[0] (.names)                                0.235     3.536
new_new_n_n3925__.in[1] (.names)                                 0.100     3.636
new_new_n_n3925__.out[0] (.names)                                0.235     3.871
new_new_n_n4082__.in[1] (.names)                                 0.577     4.448
new_new_n_n4082__.out[0] (.names)                                0.235     4.683
new_new_n_n3948__.in[1] (.names)                                 0.100     4.783
new_new_n_n3948__.out[0] (.names)                                0.235     5.018
new_new_n_n4144__.in[1] (.names)                                 0.100     5.118
new_new_n_n4144__.out[0] (.names)                                0.235     5.353
new_new_n_n3403__.in[1] (.names)                                 0.100     5.453
new_new_n_n3403__.out[0] (.names)                                0.235     5.688
new_new_n_n4196__.in[1] (.names)                                 0.100     5.788
new_new_n_n4196__.out[0] (.names)                                0.235     6.023
n2150.in[2] (.names)                                             0.100     6.123
n2150.out[0] (.names)                                            0.235     6.358
[1348]_o2.D[0] (.latch)                                          0.000     6.358
data arrival time                                                          6.358

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
[1348]_o2.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.358
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.382


#Path 8
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3788.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_9__.in[1] (.names)                                  0.503     0.670
new_new_nrq5_9__.out[0] (.names)                                 0.235     0.905
new_new_[949]__.in[2] (.names)                                   0.100     1.005
new_new_[949]__.out[0] (.names)                                  0.235     1.240
new_new_[2202]__.in[1] (.names)                                  0.449     1.689
new_new_[2202]__.out[0] (.names)                                 0.235     1.924
new_new_[7007]__.in[1] (.names)                                  0.473     2.398
new_new_[7007]__.out[0] (.names)                                 0.235     2.633
new_new_[2186]__.in[2] (.names)                                  0.100     2.733
new_new_[2186]__.out[0] (.names)                                 0.235     2.968
new_new_n_n4202__.in[3] (.names)                                 0.471     3.439
new_new_n_n4202__.out[0] (.names)                                0.235     3.674
new_new_[1938]__.in[1] (.names)                                  0.100     3.774
new_new_[1938]__.out[0] (.names)                                 0.235     4.009
new_new_n_n4189__.in[3] (.names)                                 0.100     4.109
new_new_n_n4189__.out[0] (.names)                                0.235     4.344
new_new_[1730]__.in[0] (.names)                                  0.100     4.444
new_new_[1730]__.out[0] (.names)                                 0.235     4.679
new_new_[1133]__.in[3] (.names)                                  0.647     5.326
new_new_[1133]__.out[0] (.names)                                 0.235     5.561
n1675_1.in[0] (.names)                                           0.478     6.039
n1675_1.out[0] (.names)                                          0.235     6.274
n_n3788.D[0] (.latch)                                            0.000     6.274
data arrival time                                                          6.274

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3788.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.274
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.298


#Path 9
Startpoint: nsr5_2.Q[0] (.latch clocked by pclk)
Endpoint  : [1346]_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_2.clk[0] (.latch)                                           0.042     0.042
nsr5_2.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_2__.in[3] (.names)                                  0.503     0.670
new_new_nrq5_2__.out[0] (.names)                                 0.235     0.905
new_new_n_n3837__.in[2] (.names)                                 0.772     1.677
new_new_n_n3837__.out[0] (.names)                                0.235     1.912
new_new_n_n3991__.in[3] (.names)                                 0.485     2.397
new_new_n_n3991__.out[0] (.names)                                0.235     2.632
new_new_n_n3888__.in[1] (.names)                                 0.335     2.966
new_new_n_n3888__.out[0] (.names)                                0.235     3.201
new_new_n_n4017__.in[1] (.names)                                 0.100     3.301
new_new_n_n4017__.out[0] (.names)                                0.235     3.536
new_new_n_n3925__.in[1] (.names)                                 0.100     3.636
new_new_n_n3925__.out[0] (.names)                                0.235     3.871
new_new_n_n4082__.in[1] (.names)                                 0.577     4.448
new_new_n_n4082__.out[0] (.names)                                0.235     4.683
new_new_n_n3948__.in[1] (.names)                                 0.100     4.783
new_new_n_n3948__.out[0] (.names)                                0.235     5.018
new_new_n_n4144__.in[1] (.names)                                 0.100     5.118
new_new_n_n4144__.out[0] (.names)                                0.235     5.353
new_new_n_n3403__.in[1] (.names)                                 0.100     5.453
new_new_n_n3403__.out[0] (.names)                                0.235     5.688
n2140.in[1] (.names)                                             0.332     6.021
n2140.out[0] (.names)                                            0.235     6.256
[1346]_o2.D[0] (.latch)                                          0.000     6.256
data arrival time                                                          6.256

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
[1346]_o2.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.256
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.279


#Path 10
Startpoint: n_n3535.Q[0] (.latch clocked by pclk)
Endpoint  : nak3_9_i2_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3535.clk[0] (.latch)                                          0.042     0.042
n_n3535.Q[0] (.latch) [clock-to-output]                          0.124     0.166
new_new_[7410]__.in[0] (.names)                                  0.496     0.662
new_new_[7410]__.out[0] (.names)                                 0.235     0.897
new_new_[1320]__.in[0] (.names)                                  0.455     1.352
new_new_[1320]__.out[0] (.names)                                 0.235     1.587
new_new_[7424]__.in[0] (.names)                                  0.100     1.687
new_new_[7424]__.out[0] (.names)                                 0.235     1.922
new_new_[7433]__.in[1] (.names)                                  0.449     2.371
new_new_[7433]__.out[0] (.names)                                 0.235     2.606
new_new_[7436]__.in[1] (.names)                                  0.449     3.054
new_new_[7436]__.out[0] (.names)                                 0.235     3.289
new_new_n_n3396__.in[2] (.names)                                 0.100     3.389
new_new_n_n3396__.out[0] (.names)                                0.235     3.624
new_new_[1302]__.in[0] (.names)                                  0.332     3.957
new_new_[1302]__.out[0] (.names)                                 0.235     4.192
new_new_n_n3581__.in[0] (.names)                                 0.100     4.292
new_new_n_n3581__.out[0] (.names)                                0.235     4.527
new_new_n_n3512__.in[2] (.names)                                 0.480     5.007
new_new_n_n3512__.out[0] (.names)                                0.235     5.242
new_new_n_n3883__.in[3] (.names)                                 0.100     5.342
new_new_n_n3883__.out[0] (.names)                                0.235     5.577
new_new_[989]__.in[2] (.names)                                   0.100     5.677
new_new_[989]__.out[0] (.names)                                  0.235     5.912
nak3_9_i2_i2.in[0] (.names)                                      0.100     6.012
nak3_9_i2_i2.out[0] (.names)                                     0.235     6.247
nak3_9_i2_o2.D[0] (.latch)                                       0.000     6.247
data arrival time                                                          6.247

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nak3_9_i2_o2.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.247
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.270


#Path 11
Startpoint: nsr5_2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4083.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_2.clk[0] (.latch)                                           0.042     0.042
nsr5_2.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_2__.in[3] (.names)                                  0.503     0.670
new_new_nrq5_2__.out[0] (.names)                                 0.235     0.905
new_new_n_n3837__.in[2] (.names)                                 0.772     1.677
new_new_n_n3837__.out[0] (.names)                                0.235     1.912
new_new_n_n3991__.in[3] (.names)                                 0.485     2.397
new_new_n_n3991__.out[0] (.names)                                0.235     2.632
new_new_n_n3888__.in[1] (.names)                                 0.335     2.966
new_new_n_n3888__.out[0] (.names)                                0.235     3.201
new_new_n_n4017__.in[1] (.names)                                 0.100     3.301
new_new_n_n4017__.out[0] (.names)                                0.235     3.536
new_new_n_n3925__.in[1] (.names)                                 0.100     3.636
new_new_n_n3925__.out[0] (.names)                                0.235     3.871
new_new_n_n4082__.in[1] (.names)                                 0.577     4.448
new_new_n_n4082__.out[0] (.names)                                0.235     4.683
new_new_[1671]__.in[3] (.names)                                  0.479     5.162
new_new_[1671]__.out[0] (.names)                                 0.235     5.397
n758_1.in[2] (.names)                                            0.483     5.881
n758_1.out[0] (.names)                                           0.235     6.116
n_n4083.D[0] (.latch)                                            0.000     6.116
data arrival time                                                          6.116

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4083.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.116
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.139


#Path 12
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3540.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_9__.in[1] (.names)                                  0.503     0.670
new_new_nrq5_9__.out[0] (.names)                                 0.235     0.905
new_new_[949]__.in[2] (.names)                                   0.100     1.005
new_new_[949]__.out[0] (.names)                                  0.235     1.240
new_new_[2202]__.in[1] (.names)                                  0.449     1.689
new_new_[2202]__.out[0] (.names)                                 0.235     1.924
new_new_[7007]__.in[1] (.names)                                  0.473     2.398
new_new_[7007]__.out[0] (.names)                                 0.235     2.633
new_new_[2186]__.in[2] (.names)                                  0.100     2.733
new_new_[2186]__.out[0] (.names)                                 0.235     2.968
new_new_n_n4202__.in[3] (.names)                                 0.471     3.439
new_new_n_n4202__.out[0] (.names)                                0.235     3.674
new_new_[1938]__.in[1] (.names)                                  0.100     3.774
new_new_[1938]__.out[0] (.names)                                 0.235     4.009
new_new_n_n4189__.in[3] (.names)                                 0.100     4.109
new_new_n_n4189__.out[0] (.names)                                0.235     4.344
new_new_[1730]__.in[0] (.names)                                  0.100     4.444
new_new_[1730]__.out[0] (.names)                                 0.235     4.679
new_new_[1577]__.in[3] (.names)                                  0.550     5.229
new_new_[1577]__.out[0] (.names)                                 0.235     5.464
n921_1.in[0] (.names)                                            0.386     5.850
n921_1.out[0] (.names)                                           0.235     6.085
n_n3540.D[0] (.latch)                                            0.000     6.085
data arrival time                                                          6.085

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3540.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.085
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.108


#Path 13
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3274.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_9__.in[1] (.names)                                  0.503     0.670
new_new_nrq5_9__.out[0] (.names)                                 0.235     0.905
new_new_[949]__.in[2] (.names)                                   0.100     1.005
new_new_[949]__.out[0] (.names)                                  0.235     1.240
new_new_[2202]__.in[1] (.names)                                  0.449     1.689
new_new_[2202]__.out[0] (.names)                                 0.235     1.924
new_new_[7007]__.in[1] (.names)                                  0.473     2.398
new_new_[7007]__.out[0] (.names)                                 0.235     2.633
new_new_[2186]__.in[2] (.names)                                  0.100     2.733
new_new_[2186]__.out[0] (.names)                                 0.235     2.968
new_new_n_n4202__.in[3] (.names)                                 0.471     3.439
new_new_n_n4202__.out[0] (.names)                                0.235     3.674
new_new_[1938]__.in[1] (.names)                                  0.100     3.774
new_new_[1938]__.out[0] (.names)                                 0.235     4.009
new_new_n_n4189__.in[3] (.names)                                 0.100     4.109
new_new_n_n4189__.out[0] (.names)                                0.235     4.344
new_new_[1730]__.in[0] (.names)                                  0.100     4.444
new_new_[1730]__.out[0] (.names)                                 0.235     4.679
new_new_n_n3857__.in[3] (.names)                                 0.550     5.229
new_new_n_n3857__.out[0] (.names)                                0.235     5.464
n1930_1.in[2] (.names)                                           0.335     5.798
n1930_1.out[0] (.names)                                          0.235     6.033
n_n3274.D[0] (.latch)                                            0.000     6.033
data arrival time                                                          6.033

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3274.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.033
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.057


#Path 14
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4171.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_n_n3549__.in[3] (.names)                                 0.486     3.307
new_new_n_n3549__.out[0] (.names)                                0.235     3.542
new_new_n_n3833__.in[2] (.names)                                 0.100     3.642
new_new_n_n3833__.out[0] (.names)                                0.235     3.877
new_new_[2074]__.in[1] (.names)                                  0.602     4.479
new_new_[2074]__.out[0] (.names)                                 0.235     4.714
new_new_[2069]__.in[2] (.names)                                  0.407     5.122
new_new_[2069]__.out[0] (.names)                                 0.235     5.357
n238_1.in[1] (.names)                                            0.432     5.789
n238_1.out[0] (.names)                                           0.235     6.024
n_n4171.D[0] (.latch)                                            0.000     6.024
data arrival time                                                          6.024

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4171.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.024
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.047


#Path 15
Startpoint: nsr5_2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3949.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_2.clk[0] (.latch)                                           0.042     0.042
nsr5_2.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_2__.in[3] (.names)                                  0.503     0.670
new_new_nrq5_2__.out[0] (.names)                                 0.235     0.905
new_new_n_n3837__.in[2] (.names)                                 0.772     1.677
new_new_n_n3837__.out[0] (.names)                                0.235     1.912
new_new_n_n3991__.in[3] (.names)                                 0.485     2.397
new_new_n_n3991__.out[0] (.names)                                0.235     2.632
new_new_n_n3888__.in[1] (.names)                                 0.335     2.966
new_new_n_n3888__.out[0] (.names)                                0.235     3.201
new_new_n_n4017__.in[1] (.names)                                 0.100     3.301
new_new_n_n4017__.out[0] (.names)                                0.235     3.536
new_new_n_n3925__.in[1] (.names)                                 0.100     3.636
new_new_n_n3925__.out[0] (.names)                                0.235     3.871
new_new_n_n4082__.in[1] (.names)                                 0.577     4.448
new_new_n_n4082__.out[0] (.names)                                0.235     4.683
new_new_n_n3948__.in[1] (.names)                                 0.100     4.783
new_new_n_n3948__.out[0] (.names)                                0.235     5.018
new_new_[1969]__.in[1] (.names)                                  0.332     5.351
new_new_[1969]__.out[0] (.names)                                 0.235     5.586
n303_1.in[1] (.names)                                            0.100     5.686
n303_1.out[0] (.names)                                           0.235     5.921
n_n3949.D[0] (.latch)                                            0.000     5.921
data arrival time                                                          5.921

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3949.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.921
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.944


#Path 16
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3884.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_9__.in[1] (.names)                                  0.503     0.670
new_new_nrq5_9__.out[0] (.names)                                 0.235     0.905
new_new_[7098]__.in[2] (.names)                                  1.107     2.012
new_new_[7098]__.out[0] (.names)                                 0.235     2.247
new_new_n_n3035__.in[3] (.names)                                 0.100     2.347
new_new_n_n3035__.out[0] (.names)                                0.235     2.582
new_new_[2137]__.in[3] (.names)                                  0.331     2.913
new_new_[2137]__.out[0] (.names)                                 0.235     3.148
new_new_n_n3955__.in[3] (.names)                                 0.332     3.481
new_new_n_n3955__.out[0] (.names)                                0.235     3.716
new_new_[2104]__.in[0] (.names)                                  0.100     3.816
new_new_[2104]__.out[0] (.names)                                 0.235     4.051
new_new_n_n3236__.in[3] (.names)                                 0.100     4.151
new_new_n_n3236__.out[0] (.names)                                0.235     4.386
new_new_[1639]__.in[0] (.names)                                  0.100     4.486
new_new_[1639]__.out[0] (.names)                                 0.235     4.721
new_new_n_n3729__.in[3] (.names)                                 0.100     4.821
new_new_n_n3729__.out[0] (.names)                                0.235     5.056
n1805_1.in[2] (.names)                                           0.590     5.645
n1805_1.out[0] (.names)                                          0.235     5.880
n_n3884.D[0] (.latch)                                            0.000     5.880
data arrival time                                                          5.880

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3884.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.880
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.904


#Path 17
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3821.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_9__.in[1] (.names)                                  0.503     0.670
new_new_nrq5_9__.out[0] (.names)                                 0.235     0.905
new_new_[949]__.in[2] (.names)                                   0.100     1.005
new_new_[949]__.out[0] (.names)                                  0.235     1.240
new_new_[2202]__.in[1] (.names)                                  0.449     1.689
new_new_[2202]__.out[0] (.names)                                 0.235     1.924
new_new_[7007]__.in[1] (.names)                                  0.473     2.398
new_new_[7007]__.out[0] (.names)                                 0.235     2.633
new_new_[2186]__.in[2] (.names)                                  0.100     2.733
new_new_[2186]__.out[0] (.names)                                 0.235     2.968
new_new_n_n4202__.in[3] (.names)                                 0.471     3.439
new_new_n_n4202__.out[0] (.names)                                0.235     3.674
new_new_[1938]__.in[1] (.names)                                  0.100     3.774
new_new_[1938]__.out[0] (.names)                                 0.235     4.009
new_new_n_n4189__.in[3] (.names)                                 0.100     4.109
new_new_n_n4189__.out[0] (.names)                                0.235     4.344
new_new_[1730]__.in[0] (.names)                                  0.100     4.444
new_new_[1730]__.out[0] (.names)                                 0.235     4.679
new_new_n_n3857__.in[3] (.names)                                 0.550     5.229
new_new_n_n3857__.out[0] (.names)                                0.235     5.464
n688_1.in[2] (.names)                                            0.100     5.564
n688_1.out[0] (.names)                                           0.235     5.799
n_n3821.D[0] (.latch)                                            0.000     5.799
data arrival time                                                          5.799

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3821.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.799
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.822


#Path 18
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4158.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_9__.in[1] (.names)                                  0.503     0.670
new_new_nrq5_9__.out[0] (.names)                                 0.235     0.905
new_new_[7098]__.in[2] (.names)                                  1.107     2.012
new_new_[7098]__.out[0] (.names)                                 0.235     2.247
new_new_n_n3035__.in[3] (.names)                                 0.100     2.347
new_new_n_n3035__.out[0] (.names)                                0.235     2.582
new_new_[2137]__.in[3] (.names)                                  0.331     2.913
new_new_[2137]__.out[0] (.names)                                 0.235     3.148
new_new_n_n3955__.in[3] (.names)                                 0.332     3.481
new_new_n_n3955__.out[0] (.names)                                0.235     3.716
new_new_[2104]__.in[0] (.names)                                  0.100     3.816
new_new_[2104]__.out[0] (.names)                                 0.235     4.051
new_new_n_n3236__.in[3] (.names)                                 0.100     4.151
new_new_n_n3236__.out[0] (.names)                                0.235     4.386
new_new_[1639]__.in[0] (.names)                                  0.100     4.486
new_new_[1639]__.out[0] (.names)                                 0.235     4.721
new_new_n_n3729__.in[3] (.names)                                 0.100     4.821
new_new_n_n3729__.out[0] (.names)                                0.235     5.056
new_new_n_n3746__.in[2] (.names)                                 0.100     5.156
new_new_n_n3746__.out[0] (.names)                                0.235     5.391
n1086_1.in[1] (.names)                                           0.100     5.491
n1086_1.out[0] (.names)                                          0.235     5.726
n_n4158.D[0] (.latch)                                            0.000     5.726
data arrival time                                                          5.726

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4158.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.726
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.749


#Path 19
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3336.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_9__.in[1] (.names)                                  0.503     0.670
new_new_nrq5_9__.out[0] (.names)                                 0.235     0.905
new_new_[7098]__.in[2] (.names)                                  1.107     2.012
new_new_[7098]__.out[0] (.names)                                 0.235     2.247
new_new_n_n3035__.in[3] (.names)                                 0.100     2.347
new_new_n_n3035__.out[0] (.names)                                0.235     2.582
new_new_[2137]__.in[3] (.names)                                  0.331     2.913
new_new_[2137]__.out[0] (.names)                                 0.235     3.148
new_new_n_n3955__.in[3] (.names)                                 0.332     3.481
new_new_n_n3955__.out[0] (.names)                                0.235     3.716
new_new_[2104]__.in[0] (.names)                                  0.100     3.816
new_new_[2104]__.out[0] (.names)                                 0.235     4.051
new_new_n_n3236__.in[3] (.names)                                 0.100     4.151
new_new_n_n3236__.out[0] (.names)                                0.235     4.386
new_new_[1639]__.in[0] (.names)                                  0.100     4.486
new_new_[1639]__.out[0] (.names)                                 0.235     4.721
new_new_n_n3729__.in[3] (.names)                                 0.100     4.821
new_new_n_n3729__.out[0] (.names)                                0.235     5.056
new_new_n_n3746__.in[2] (.names)                                 0.100     5.156
new_new_n_n3746__.out[0] (.names)                                0.235     5.391
n1635_1.in[2] (.names)                                           0.100     5.491
n1635_1.out[0] (.names)                                          0.235     5.726
n_n3336.D[0] (.latch)                                            0.000     5.726
data arrival time                                                          5.726

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3336.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.726
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.749


#Path 20
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4093.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_n_n3549__.in[3] (.names)                                 0.486     3.307
new_new_n_n3549__.out[0] (.names)                                0.235     3.542
new_new_n_n3833__.in[2] (.names)                                 0.100     3.642
new_new_n_n3833__.out[0] (.names)                                0.235     3.877
new_new_[2074]__.in[1] (.names)                                  0.602     4.479
new_new_[2074]__.out[0] (.names)                                 0.235     4.714
new_new_[1599]__.in[2] (.names)                                  0.409     5.123
new_new_[1599]__.out[0] (.names)                                 0.235     5.358
n881_1.in[1] (.names)                                            0.100     5.458
n881_1.out[0] (.names)                                           0.235     5.693
n_n4093.D[0] (.latch)                                            0.000     5.693
data arrival time                                                          5.693

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4093.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.693
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.717


#Path 21
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3369.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_n_n3549__.in[3] (.names)                                 0.486     3.307
new_new_n_n3549__.out[0] (.names)                                0.235     3.542
new_new_n_n3833__.in[2] (.names)                                 0.100     3.642
new_new_n_n3833__.out[0] (.names)                                0.235     3.877
new_new_[2074]__.in[1] (.names)                                  0.602     4.479
new_new_[2074]__.out[0] (.names)                                 0.235     4.714
new_new_[1815]__.in[2] (.names)                                  0.409     5.123
new_new_[1815]__.out[0] (.names)                                 0.235     5.358
n578_1.in[1] (.names)                                            0.100     5.458
n578_1.out[0] (.names)                                           0.235     5.693
n_n3369.D[0] (.latch)                                            0.000     5.693
data arrival time                                                          5.693

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3369.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.693
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.717


#Path 22
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4246.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_n_n3549__.in[3] (.names)                                 0.486     3.307
new_new_n_n3549__.out[0] (.names)                                0.235     3.542
new_new_n_n3833__.in[2] (.names)                                 0.100     3.642
new_new_n_n3833__.out[0] (.names)                                0.235     3.877
new_new_[2074]__.in[1] (.names)                                  0.602     4.479
new_new_[2074]__.out[0] (.names)                                 0.235     4.714
new_new_[1454]__.in[2] (.names)                                  0.409     5.123
new_new_[1454]__.out[0] (.names)                                 0.235     5.358
n1136_1.in[1] (.names)                                           0.100     5.458
n1136_1.out[0] (.names)                                          0.235     5.693
n_n4246.D[0] (.latch)                                            0.000     5.693
data arrival time                                                          5.693

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4246.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.693
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.717


#Path 23
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3947.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_9__.in[1] (.names)                                  0.503     0.670
new_new_nrq5_9__.out[0] (.names)                                 0.235     0.905
new_new_[949]__.in[2] (.names)                                   0.100     1.005
new_new_[949]__.out[0] (.names)                                  0.235     1.240
new_new_[2202]__.in[1] (.names)                                  0.449     1.689
new_new_[2202]__.out[0] (.names)                                 0.235     1.924
new_new_[7007]__.in[1] (.names)                                  0.473     2.398
new_new_[7007]__.out[0] (.names)                                 0.235     2.633
new_new_[2186]__.in[2] (.names)                                  0.100     2.733
new_new_[2186]__.out[0] (.names)                                 0.235     2.968
new_new_n_n4202__.in[3] (.names)                                 0.471     3.439
new_new_n_n4202__.out[0] (.names)                                0.235     3.674
new_new_[1938]__.in[1] (.names)                                  0.100     3.774
new_new_[1938]__.out[0] (.names)                                 0.235     4.009
new_new_n_n4189__.in[3] (.names)                                 0.100     4.109
new_new_n_n4189__.out[0] (.names)                                0.235     4.344
new_new_[869]__.in[0] (.names)                                   0.100     4.444
new_new_[869]__.out[0] (.names)                                  0.235     4.679
n1076_1.in[1] (.names)                                           0.744     5.423
n1076_1.out[0] (.names)                                          0.235     5.658
n_n3947.D[0] (.latch)                                            0.000     5.658
data arrival time                                                          5.658

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3947.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.658
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.681


#Path 24
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3931.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_9__.in[1] (.names)                                  0.503     0.670
new_new_nrq5_9__.out[0] (.names)                                 0.235     0.905
new_new_[949]__.in[2] (.names)                                   0.100     1.005
new_new_[949]__.out[0] (.names)                                  0.235     1.240
new_new_[2202]__.in[1] (.names)                                  0.449     1.689
new_new_[2202]__.out[0] (.names)                                 0.235     1.924
new_new_[7007]__.in[1] (.names)                                  0.473     2.398
new_new_[7007]__.out[0] (.names)                                 0.235     2.633
new_new_[2186]__.in[2] (.names)                                  0.100     2.733
new_new_[2186]__.out[0] (.names)                                 0.235     2.968
new_new_n_n4202__.in[3] (.names)                                 0.471     3.439
new_new_n_n4202__.out[0] (.names)                                0.235     3.674
new_new_[1938]__.in[1] (.names)                                  0.100     3.774
new_new_[1938]__.out[0] (.names)                                 0.235     4.009
new_new_n_n4189__.in[3] (.names)                                 0.100     4.109
new_new_n_n4189__.out[0] (.names)                                0.235     4.344
new_new_[869]__.in[0] (.names)                                   0.100     4.444
new_new_[869]__.out[0] (.names)                                  0.235     4.679
n1016_1.in[1] (.names)                                           0.744     5.423
n1016_1.out[0] (.names)                                          0.235     5.658
n_n3931.D[0] (.latch)                                            0.000     5.658
data arrival time                                                          5.658

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3931.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.658
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.681


#Path 25
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3340.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_n_n3549__.in[3] (.names)                                 0.486     3.307
new_new_n_n3549__.out[0] (.names)                                0.235     3.542
new_new_n_n3833__.in[2] (.names)                                 0.100     3.642
new_new_n_n3833__.out[0] (.names)                                0.235     3.877
new_new_[2074]__.in[1] (.names)                                  0.602     4.479
new_new_[2074]__.out[0] (.names)                                 0.235     4.714
new_new_[1447]__.in[2] (.names)                                  0.100     4.814
new_new_[1447]__.out[0] (.names)                                 0.235     5.049
n1146_1.in[1] (.names)                                           0.338     5.387
n1146_1.out[0] (.names)                                          0.235     5.622
n_n3340.D[0] (.latch)                                            0.000     5.622
data arrival time                                                          5.622

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3340.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.622
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.646


#Path 26
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3513.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_9__.in[1] (.names)                                  0.503     0.670
new_new_nrq5_9__.out[0] (.names)                                 0.235     0.905
new_new_[7098]__.in[2] (.names)                                  1.107     2.012
new_new_[7098]__.out[0] (.names)                                 0.235     2.247
new_new_n_n3035__.in[3] (.names)                                 0.100     2.347
new_new_n_n3035__.out[0] (.names)                                0.235     2.582
new_new_[2137]__.in[3] (.names)                                  0.331     2.913
new_new_[2137]__.out[0] (.names)                                 0.235     3.148
new_new_n_n3955__.in[3] (.names)                                 0.332     3.481
new_new_n_n3955__.out[0] (.names)                                0.235     3.716
new_new_[2104]__.in[0] (.names)                                  0.100     3.816
new_new_[2104]__.out[0] (.names)                                 0.235     4.051
new_new_n_n3236__.in[3] (.names)                                 0.100     4.151
new_new_n_n3236__.out[0] (.names)                                0.235     4.386
new_new_[1639]__.in[0] (.names)                                  0.100     4.486
new_new_[1639]__.out[0] (.names)                                 0.235     4.721
new_new_[1546]__.in[3] (.names)                                  0.330     5.051
new_new_[1546]__.out[0] (.names)                                 0.235     5.286
n986_1.in[3] (.names)                                            0.100     5.386
n986_1.out[0] (.names)                                           0.235     5.621
n_n3513.D[0] (.latch)                                            0.000     5.621
data arrival time                                                          5.621

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3513.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.621
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.644


#Path 27
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4212.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_n_n3549__.in[3] (.names)                                 0.486     3.307
new_new_n_n3549__.out[0] (.names)                                0.235     3.542
new_new_n_n3833__.in[2] (.names)                                 0.100     3.642
new_new_n_n3833__.out[0] (.names)                                0.235     3.877
new_new_[2074]__.in[1] (.names)                                  0.602     4.479
new_new_[2074]__.out[0] (.names)                                 0.235     4.714
new_new_[1618]__.in[2] (.names)                                  0.335     5.049
new_new_[1618]__.out[0] (.names)                                 0.235     5.284
n846_1.in[1] (.names)                                            0.100     5.384
n846_1.out[0] (.names)                                           0.235     5.619
n_n4212.D[0] (.latch)                                            0.000     5.619
data arrival time                                                          5.619

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4212.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.619
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.642


#Path 28
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3908.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_9__.in[1] (.names)                                  0.503     0.670
new_new_nrq5_9__.out[0] (.names)                                 0.235     0.905
new_new_[7098]__.in[2] (.names)                                  1.107     2.012
new_new_[7098]__.out[0] (.names)                                 0.235     2.247
new_new_n_n3035__.in[3] (.names)                                 0.100     2.347
new_new_n_n3035__.out[0] (.names)                                0.235     2.582
new_new_[2137]__.in[3] (.names)                                  0.331     2.913
new_new_[2137]__.out[0] (.names)                                 0.235     3.148
new_new_n_n3955__.in[3] (.names)                                 0.332     3.481
new_new_n_n3955__.out[0] (.names)                                0.235     3.716
new_new_[2104]__.in[0] (.names)                                  0.100     3.816
new_new_[2104]__.out[0] (.names)                                 0.235     4.051
new_new_n_n3236__.in[3] (.names)                                 0.100     4.151
new_new_n_n3236__.out[0] (.names)                                0.235     4.386
new_new_[857]__.in[0] (.names)                                   0.100     4.486
new_new_[857]__.out[0] (.names)                                  0.235     4.721
n438_1.in[2] (.names)                                            0.482     5.203
n438_1.out[0] (.names)                                           0.235     5.438
n_n3908.D[0] (.latch)                                            0.000     5.438
data arrival time                                                          5.438

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3908.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.438
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.462


#Path 29
Startpoint: nsr5_2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4018.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_2.clk[0] (.latch)                                           0.042     0.042
nsr5_2.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_2__.in[3] (.names)                                  0.503     0.670
new_new_nrq5_2__.out[0] (.names)                                 0.235     0.905
new_new_n_n3837__.in[2] (.names)                                 0.772     1.677
new_new_n_n3837__.out[0] (.names)                                0.235     1.912
new_new_n_n3991__.in[3] (.names)                                 0.485     2.397
new_new_n_n3991__.out[0] (.names)                                0.235     2.632
new_new_n_n3888__.in[1] (.names)                                 0.335     2.966
new_new_n_n3888__.out[0] (.names)                                0.235     3.201
new_new_[907]__.in[2] (.names)                                   0.336     3.537
new_new_[907]__.out[0] (.names)                                  0.235     3.772
new_new_[7361]__.in[1] (.names)                                  0.430     4.202
new_new_[7361]__.out[0] (.names)                                 0.235     4.437
new_new_[7364]__.in[3] (.names)                                  0.427     4.864
new_new_[7364]__.out[0] (.names)                                 0.235     5.099
n1221_1.in[2] (.names)                                           0.100     5.199
n1221_1.out[0] (.names)                                          0.235     5.434
n_n4018.D[0] (.latch)                                            0.000     5.434
data arrival time                                                          5.434

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4018.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.434
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.458


#Path 30
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4060.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_n_n3549__.in[3] (.names)                                 0.486     3.307
new_new_n_n3549__.out[0] (.names)                                0.235     3.542
new_new_n_n3833__.in[2] (.names)                                 0.100     3.642
new_new_n_n3833__.out[0] (.names)                                0.235     3.877
new_new_[963]__.in[0] (.names)                                   0.602     4.479
new_new_[963]__.out[0] (.names)                                  0.235     4.714
n1995_1.in[0] (.names)                                           0.472     5.187
n1995_1.out[0] (.names)                                          0.235     5.422
n_n4060.D[0] (.latch)                                            0.000     5.422
data arrival time                                                          5.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4060.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.422
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.445


#Path 31
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3791.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_9__.in[1] (.names)                                  0.503     0.670
new_new_nrq5_9__.out[0] (.names)                                 0.235     0.905
new_new_[7098]__.in[2] (.names)                                  1.107     2.012
new_new_[7098]__.out[0] (.names)                                 0.235     2.247
new_new_n_n3035__.in[3] (.names)                                 0.100     2.347
new_new_n_n3035__.out[0] (.names)                                0.235     2.582
new_new_[2137]__.in[3] (.names)                                  0.331     2.913
new_new_[2137]__.out[0] (.names)                                 0.235     3.148
new_new_n_n3955__.in[3] (.names)                                 0.332     3.481
new_new_n_n3955__.out[0] (.names)                                0.235     3.716
new_new_[2104]__.in[0] (.names)                                  0.100     3.816
new_new_[2104]__.out[0] (.names)                                 0.235     4.051
new_new_n_n3236__.in[3] (.names)                                 0.100     4.151
new_new_n_n3236__.out[0] (.names)                                0.235     4.386
new_new_[857]__.in[0] (.names)                                   0.100     4.486
new_new_[857]__.out[0] (.names)                                  0.235     4.721
n273_1.in[1] (.names)                                            0.461     5.182
n273_1.out[0] (.names)                                           0.235     5.417
n_n3791.D[0] (.latch)                                            0.000     5.417
data arrival time                                                          5.417

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3791.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.417
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.441


#Path 32
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3996.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_n_n3549__.in[3] (.names)                                 0.486     3.307
new_new_n_n3549__.out[0] (.names)                                0.235     3.542
new_new_n_n3833__.in[2] (.names)                                 0.100     3.642
new_new_n_n3833__.out[0] (.names)                                0.235     3.877
new_new_[1528]__.in[2] (.names)                                  0.612     4.489
new_new_[1528]__.out[0] (.names)                                 0.235     4.724
n1021_1.in[1] (.names)                                           0.451     5.175
n1021_1.out[0] (.names)                                          0.235     5.410
n_n3996.D[0] (.latch)                                            0.000     5.410
data arrival time                                                          5.410

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3996.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.433


#Path 33
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3713.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_9__.in[1] (.names)                                  0.503     0.670
new_new_nrq5_9__.out[0] (.names)                                 0.235     0.905
new_new_[7098]__.in[2] (.names)                                  1.107     2.012
new_new_[7098]__.out[0] (.names)                                 0.235     2.247
new_new_n_n3035__.in[3] (.names)                                 0.100     2.347
new_new_n_n3035__.out[0] (.names)                                0.235     2.582
new_new_[2137]__.in[3] (.names)                                  0.331     2.913
new_new_[2137]__.out[0] (.names)                                 0.235     3.148
new_new_n_n3955__.in[3] (.names)                                 0.332     3.481
new_new_n_n3955__.out[0] (.names)                                0.235     3.716
new_new_[2104]__.in[0] (.names)                                  0.100     3.816
new_new_[2104]__.out[0] (.names)                                 0.235     4.051
new_new_n_n3236__.in[3] (.names)                                 0.100     4.151
new_new_n_n3236__.out[0] (.names)                                0.235     4.386
new_new_[1639]__.in[0] (.names)                                  0.100     4.486
new_new_[1639]__.out[0] (.names)                                 0.235     4.721
new_new_[1625]__.in[3] (.names)                                  0.100     4.821
new_new_[1625]__.out[0] (.names)                                 0.235     5.056
n826_1.in[0] (.names)                                            0.100     5.156
n826_1.out[0] (.names)                                           0.235     5.391
n_n3713.D[0] (.latch)                                            0.000     5.391
data arrival time                                                          5.391

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3713.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.391
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.414


#Path 34
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4079.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_9__.in[1] (.names)                                  0.503     0.670
new_new_nrq5_9__.out[0] (.names)                                 0.235     0.905
new_new_[7098]__.in[2] (.names)                                  1.107     2.012
new_new_[7098]__.out[0] (.names)                                 0.235     2.247
new_new_n_n3035__.in[3] (.names)                                 0.100     2.347
new_new_n_n3035__.out[0] (.names)                                0.235     2.582
new_new_[2137]__.in[3] (.names)                                  0.331     2.913
new_new_[2137]__.out[0] (.names)                                 0.235     3.148
new_new_n_n3955__.in[3] (.names)                                 0.332     3.481
new_new_n_n3955__.out[0] (.names)                                0.235     3.716
new_new_[2104]__.in[0] (.names)                                  0.100     3.816
new_new_[2104]__.out[0] (.names)                                 0.235     4.051
new_new_n_n3236__.in[3] (.names)                                 0.100     4.151
new_new_n_n3236__.out[0] (.names)                                0.235     4.386
new_new_[1639]__.in[0] (.names)                                  0.100     4.486
new_new_[1639]__.out[0] (.names)                                 0.235     4.721
new_new_n_n3729__.in[3] (.names)                                 0.100     4.821
new_new_n_n3729__.out[0] (.names)                                0.235     5.056
n1335_1.in[2] (.names)                                           0.100     5.156
n1335_1.out[0] (.names)                                          0.235     5.391
n_n4079.D[0] (.latch)                                            0.000     5.391
data arrival time                                                          5.391

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4079.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.391
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.414


#Path 35
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4126.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_n_n3549__.in[3] (.names)                                 0.486     3.307
new_new_n_n3549__.out[0] (.names)                                0.235     3.542
new_new_n_n3833__.in[2] (.names)                                 0.100     3.642
new_new_n_n3833__.out[0] (.names)                                0.235     3.877
new_new_[2074]__.in[1] (.names)                                  0.602     4.479
new_new_[2074]__.out[0] (.names)                                 0.235     4.714
new_new_[1115]__.in[2] (.names)                                  0.100     4.814
new_new_[1115]__.out[0] (.names)                                 0.235     5.049
n1710_1.in[1] (.names)                                           0.100     5.149
n1710_1.out[0] (.names)                                          0.235     5.384
n_n4126.D[0] (.latch)                                            0.000     5.384
data arrival time                                                          5.384

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4126.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.384
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.408


#Path 36
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3283.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_n_n3549__.in[3] (.names)                                 0.486     3.307
new_new_n_n3549__.out[0] (.names)                                0.235     3.542
new_new_n_n3833__.in[2] (.names)                                 0.100     3.642
new_new_n_n3833__.out[0] (.names)                                0.235     3.877
new_new_[2074]__.in[1] (.names)                                  0.602     4.479
new_new_[2074]__.out[0] (.names)                                 0.235     4.714
new_new_[1188]__.in[2] (.names)                                  0.100     4.814
new_new_[1188]__.out[0] (.names)                                 0.235     5.049
n1555_1.in[1] (.names)                                           0.100     5.149
n1555_1.out[0] (.names)                                          0.235     5.384
n_n3283.D[0] (.latch)                                            0.000     5.384
data arrival time                                                          5.384

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3283.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.384
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.408


#Path 37
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4004.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_n_n3549__.in[3] (.names)                                 0.486     3.307
new_new_n_n3549__.out[0] (.names)                                0.235     3.542
new_new_n_n3833__.in[2] (.names)                                 0.100     3.642
new_new_n_n3833__.out[0] (.names)                                0.235     3.877
new_new_[2074]__.in[1] (.names)                                  0.602     4.479
new_new_[2074]__.out[0] (.names)                                 0.235     4.714
new_new_[1647]__.in[2] (.names)                                  0.100     4.814
new_new_[1647]__.out[0] (.names)                                 0.235     5.049
n806_1.in[3] (.names)                                            0.100     5.149
n806_1.out[0] (.names)                                           0.235     5.384
n_n4004.D[0] (.latch)                                            0.000     5.384
data arrival time                                                          5.384

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4004.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.384
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.408


#Path 38
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3961.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_n_n3549__.in[3] (.names)                                 0.486     3.307
new_new_n_n3549__.out[0] (.names)                                0.235     3.542
new_new_n_n3833__.in[2] (.names)                                 0.100     3.642
new_new_n_n3833__.out[0] (.names)                                0.235     3.877
new_new_[2074]__.in[1] (.names)                                  0.602     4.479
new_new_[2074]__.out[0] (.names)                                 0.235     4.714
new_new_[1214]__.in[2] (.names)                                  0.100     4.814
new_new_[1214]__.out[0] (.names)                                 0.235     5.049
n1485_1.in[1] (.names)                                           0.100     5.149
n1485_1.out[0] (.names)                                          0.235     5.384
n_n3961.D[0] (.latch)                                            0.000     5.384
data arrival time                                                          5.384

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3961.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.384
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.408


#Path 39
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4036.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_n_n3549__.in[3] (.names)                                 0.486     3.307
new_new_n_n3549__.out[0] (.names)                                0.235     3.542
new_new_n_n3833__.in[2] (.names)                                 0.100     3.642
new_new_n_n3833__.out[0] (.names)                                0.235     3.877
new_new_[2074]__.in[1] (.names)                                  0.602     4.479
new_new_[2074]__.out[0] (.names)                                 0.235     4.714
new_new_[1431]__.in[2] (.names)                                  0.100     4.814
new_new_[1431]__.out[0] (.names)                                 0.235     5.049
n1181_1.in[1] (.names)                                           0.100     5.149
n1181_1.out[0] (.names)                                          0.235     5.384
n_n4036.D[0] (.latch)                                            0.000     5.384
data arrival time                                                          5.384

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4036.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.384
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.408


#Path 40
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : [2016]_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n218_1.in[1] (.names)                                            0.626     4.312
n218_1.out[0] (.names)                                           0.235     4.547
n2070_1.in[0] (.names)                                           0.554     5.100
n2070_1.out[0] (.names)                                          0.235     5.335
[2016]_o2.D[0] (.latch)                                          0.000     5.335
data arrival time                                                          5.335

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
[2016]_o2.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.335
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.359


#Path 41
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3175.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n218_1.in[1] (.names)                                            0.626     4.312
n218_1.out[0] (.names)                                           0.235     4.547
n_n3175.D[0] (.latch)                                            0.715     5.262
data arrival time                                                          5.262

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3175.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.262
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.286


#Path 42
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : [2011]_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n1166_1.in[1] (.names)                                           0.626     4.312
n1166_1.out[0] (.names)                                          0.235     4.547
n2110.in[0] (.names)                                             0.340     4.887
n2110.out[0] (.names)                                            0.235     5.122
[2011]_o2.D[0] (.latch)                                          0.000     5.122
data arrival time                                                          5.122

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
[2011]_o2.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.122
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.146


#Path 43
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3212.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_9__.in[1] (.names)                                  0.503     0.670
new_new_nrq5_9__.out[0] (.names)                                 0.235     0.905
new_new_[7098]__.in[2] (.names)                                  1.107     2.012
new_new_[7098]__.out[0] (.names)                                 0.235     2.247
new_new_n_n3035__.in[3] (.names)                                 0.100     2.347
new_new_n_n3035__.out[0] (.names)                                0.235     2.582
new_new_[2137]__.in[3] (.names)                                  0.331     2.913
new_new_[2137]__.out[0] (.names)                                 0.235     3.148
new_new_n_n3955__.in[3] (.names)                                 0.332     3.481
new_new_n_n3955__.out[0] (.names)                                0.235     3.716
new_new_[2104]__.in[0] (.names)                                  0.100     3.816
new_new_[2104]__.out[0] (.names)                                 0.235     4.051
new_new_n_n3236__.in[3] (.names)                                 0.100     4.151
new_new_n_n3236__.out[0] (.names)                                0.235     4.386
n971_1.in[1] (.names)                                            0.486     4.871
n971_1.out[0] (.names)                                           0.235     5.106
n_n3212.D[0] (.latch)                                            0.000     5.106
data arrival time                                                          5.106

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3212.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.106
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.130


#Path 44
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3774.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_9__.in[1] (.names)                                  0.503     0.670
new_new_nrq5_9__.out[0] (.names)                                 0.235     0.905
new_new_[7098]__.in[2] (.names)                                  1.107     2.012
new_new_[7098]__.out[0] (.names)                                 0.235     2.247
new_new_n_n3035__.in[3] (.names)                                 0.100     2.347
new_new_n_n3035__.out[0] (.names)                                0.235     2.582
new_new_[2137]__.in[3] (.names)                                  0.331     2.913
new_new_[2137]__.out[0] (.names)                                 0.235     3.148
new_new_n_n3955__.in[3] (.names)                                 0.332     3.481
new_new_n_n3955__.out[0] (.names)                                0.235     3.716
new_new_[2104]__.in[0] (.names)                                  0.100     3.816
new_new_[2104]__.out[0] (.names)                                 0.235     4.051
new_new_[1539]__.in[3] (.names)                                  0.100     4.151
new_new_[1539]__.out[0] (.names)                                 0.235     4.386
n996_1.in[0] (.names)                                            0.478     4.864
n996_1.out[0] (.names)                                           0.235     5.099
n_n3774.D[0] (.latch)                                            0.000     5.099
data arrival time                                                          5.099

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3774.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.099
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.122


#Path 45
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4027.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_n_n3549__.in[3] (.names)                                 0.486     3.307
new_new_n_n3549__.out[0] (.names)                                0.235     3.542
new_new_n_n3833__.in[2] (.names)                                 0.100     3.642
new_new_n_n3833__.out[0] (.names)                                0.235     3.877
new_new_[1390]__.in[2] (.names)                                  0.332     4.209
new_new_[1390]__.out[0] (.names)                                 0.235     4.444
n1265_1.in[2] (.names)                                           0.336     4.780
n1265_1.out[0] (.names)                                          0.235     5.015
n_n4027.D[0] (.latch)                                            0.000     5.015
data arrival time                                                          5.015

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4027.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.015
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.039


#Path 46
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3875.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_9__.in[1] (.names)                                  0.503     0.670
new_new_nrq5_9__.out[0] (.names)                                 0.235     0.905
new_new_[949]__.in[2] (.names)                                   0.100     1.005
new_new_[949]__.out[0] (.names)                                  0.235     1.240
new_new_[2202]__.in[1] (.names)                                  0.449     1.689
new_new_[2202]__.out[0] (.names)                                 0.235     1.924
new_new_[7007]__.in[1] (.names)                                  0.473     2.398
new_new_[7007]__.out[0] (.names)                                 0.235     2.633
new_new_[2186]__.in[2] (.names)                                  0.100     2.733
new_new_[2186]__.out[0] (.names)                                 0.235     2.968
new_new_n_n4202__.in[3] (.names)                                 0.471     3.439
new_new_n_n4202__.out[0] (.names)                                0.235     3.674
new_new_[1938]__.in[1] (.names)                                  0.100     3.774
new_new_[1938]__.out[0] (.names)                                 0.235     4.009
new_new_[1693]__.in[3] (.names)                                  0.100     4.109
new_new_[1693]__.out[0] (.names)                                 0.235     4.344
n708_1.in[0] (.names)                                            0.433     4.777
n708_1.out[0] (.names)                                           0.235     5.012
n_n3875.D[0] (.latch)                                            0.000     5.012
data arrival time                                                          5.012

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3875.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.012
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.036


#Path 47
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3529.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_9__.in[1] (.names)                                  0.503     0.670
new_new_nrq5_9__.out[0] (.names)                                 0.235     0.905
new_new_[949]__.in[2] (.names)                                   0.100     1.005
new_new_[949]__.out[0] (.names)                                  0.235     1.240
new_new_[2202]__.in[1] (.names)                                  0.449     1.689
new_new_[2202]__.out[0] (.names)                                 0.235     1.924
new_new_[7007]__.in[1] (.names)                                  0.473     2.398
new_new_[7007]__.out[0] (.names)                                 0.235     2.633
new_new_[2186]__.in[2] (.names)                                  0.100     2.733
new_new_[2186]__.out[0] (.names)                                 0.235     2.968
new_new_n_n4202__.in[3] (.names)                                 0.471     3.439
new_new_n_n4202__.out[0] (.names)                                0.235     3.674
new_new_[1938]__.in[1] (.names)                                  0.100     3.774
new_new_[1938]__.out[0] (.names)                                 0.235     4.009
new_new_[1656]__.in[3] (.names)                                  0.412     4.421
new_new_[1656]__.out[0] (.names)                                 0.235     4.656
n782_1.in[0] (.names)                                            0.100     4.756
n782_1.out[0] (.names)                                           0.235     4.991
n_n3529.D[0] (.latch)                                            0.000     4.991
data arrival time                                                          4.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3529.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.015


#Path 48
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3489.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_9__.in[1] (.names)                                  0.503     0.670
new_new_nrq5_9__.out[0] (.names)                                 0.235     0.905
new_new_[7098]__.in[2] (.names)                                  1.107     2.012
new_new_[7098]__.out[0] (.names)                                 0.235     2.247
new_new_n_n3035__.in[3] (.names)                                 0.100     2.347
new_new_n_n3035__.out[0] (.names)                                0.235     2.582
new_new_[2137]__.in[3] (.names)                                  0.331     2.913
new_new_[2137]__.out[0] (.names)                                 0.235     3.148
new_new_n_n3955__.in[3] (.names)                                 0.332     3.481
new_new_n_n3955__.out[0] (.names)                                0.235     3.716
new_new_[2104]__.in[0] (.names)                                  0.100     3.816
new_new_[2104]__.out[0] (.names)                                 0.235     4.051
new_new_n_n3236__.in[3] (.names)                                 0.100     4.151
new_new_n_n3236__.out[0] (.names)                                0.235     4.386
n233_1.in[1] (.names)                                            0.340     4.726
n233_1.out[0] (.names)                                           0.235     4.961
n_n3489.D[0] (.latch)                                            0.000     4.961
data arrival time                                                          4.961

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3489.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.961
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.984


#Path 49
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3862.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_9__.in[1] (.names)                                  0.503     0.670
new_new_nrq5_9__.out[0] (.names)                                 0.235     0.905
new_new_[7098]__.in[2] (.names)                                  1.107     2.012
new_new_[7098]__.out[0] (.names)                                 0.235     2.247
new_new_n_n3035__.in[3] (.names)                                 0.100     2.347
new_new_n_n3035__.out[0] (.names)                                0.235     2.582
new_new_[2137]__.in[3] (.names)                                  0.331     2.913
new_new_[2137]__.out[0] (.names)                                 0.235     3.148
new_new_n_n3955__.in[3] (.names)                                 0.332     3.481
new_new_n_n3955__.out[0] (.names)                                0.235     3.716
new_new_[2104]__.in[0] (.names)                                  0.100     3.816
new_new_[2104]__.out[0] (.names)                                 0.235     4.051
new_new_[1157]__.in[3] (.names)                                  0.332     4.383
new_new_[1157]__.out[0] (.names)                                 0.235     4.618
n1620_1.in[3] (.names)                                           0.100     4.718
n1620_1.out[0] (.names)                                          0.235     4.953
n_n3862.D[0] (.latch)                                            0.000     4.953
data arrival time                                                          4.953

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3862.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.953
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.977


#Path 50
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3838.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_n_n3549__.in[3] (.names)                                 0.486     3.307
new_new_n_n3549__.out[0] (.names)                                0.235     3.542
new_new_[1826]__.in[1] (.names)                                  0.335     3.876
new_new_[1826]__.out[0] (.names)                                 0.235     4.111
n558_1.in[0] (.names)                                            0.593     4.704
n558_1.out[0] (.names)                                           0.235     4.939
n_n3838.D[0] (.latch)                                            0.000     4.939
data arrival time                                                          4.939

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3838.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.939
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.963


#Path 51
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3460.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_n_n3549__.in[3] (.names)                                 0.486     3.307
new_new_n_n3549__.out[0] (.names)                                0.235     3.542
new_new_[7512]__.in[2] (.names)                                  0.447     3.989
new_new_[7512]__.out[0] (.names)                                 0.235     4.224
n2065_1.in[1] (.names)                                           0.475     4.699
n2065_1.out[0] (.names)                                          0.235     4.934
n_n3460.D[0] (.latch)                                            0.000     4.934
data arrival time                                                          4.934

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3460.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.934
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.957


#Path 52
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4214.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_n_n3549__.in[3] (.names)                                 0.486     3.307
new_new_n_n3549__.out[0] (.names)                                0.235     3.542
new_new_n_n4000__.in[1] (.names)                                 0.100     3.642
new_new_n_n4000__.out[0] (.names)                                0.235     3.877
new_new_[1007]__.in[1] (.names)                                  0.478     4.355
new_new_[1007]__.out[0] (.names)                                 0.235     4.590
n1905_1.in[1] (.names)                                           0.100     4.690
n1905_1.out[0] (.names)                                          0.235     4.925
n_n4214.D[0] (.latch)                                            0.000     4.925
data arrival time                                                          4.925

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4214.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.925
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.948


#Path 53
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3815.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_9__.in[1] (.names)                                  0.503     0.670
new_new_nrq5_9__.out[0] (.names)                                 0.235     0.905
new_new_[949]__.in[2] (.names)                                   0.100     1.005
new_new_[949]__.out[0] (.names)                                  0.235     1.240
new_new_[2202]__.in[1] (.names)                                  0.449     1.689
new_new_[2202]__.out[0] (.names)                                 0.235     1.924
new_new_[7007]__.in[1] (.names)                                  0.473     2.398
new_new_[7007]__.out[0] (.names)                                 0.235     2.633
new_new_[2186]__.in[2] (.names)                                  0.100     2.733
new_new_[2186]__.out[0] (.names)                                 0.235     2.968
new_new_n_n4202__.in[3] (.names)                                 0.471     3.439
new_new_n_n4202__.out[0] (.names)                                0.235     3.674
new_new_[1938]__.in[1] (.names)                                  0.100     3.774
new_new_[1938]__.out[0] (.names)                                 0.235     4.009
new_new_n_n4189__.in[3] (.names)                                 0.100     4.109
new_new_n_n4189__.out[0] (.names)                                0.235     4.344
n618_1.in[1] (.names)                                            0.337     4.681
n618_1.out[0] (.names)                                           0.235     4.916
n_n3815.D[0] (.latch)                                            0.000     4.916
data arrival time                                                          4.916

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3815.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.916
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.940


#Path 54
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3761.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_9__.in[1] (.names)                                  0.503     0.670
new_new_nrq5_9__.out[0] (.names)                                 0.235     0.905
new_new_[7098]__.in[2] (.names)                                  1.107     2.012
new_new_[7098]__.out[0] (.names)                                 0.235     2.247
new_new_n_n3035__.in[3] (.names)                                 0.100     2.347
new_new_n_n3035__.out[0] (.names)                                0.235     2.582
new_new_[2137]__.in[3] (.names)                                  0.331     2.913
new_new_[2137]__.out[0] (.names)                                 0.235     3.148
new_new_n_n3955__.in[3] (.names)                                 0.332     3.481
new_new_n_n3955__.out[0] (.names)                                0.235     3.716
new_new_[860]__.in[0] (.names)                                   0.100     3.816
new_new_[860]__.out[0] (.names)                                  0.235     4.051
n363_1.in[2] (.names)                                            0.627     4.677
n363_1.out[0] (.names)                                           0.235     4.912
n_n3761.D[0] (.latch)                                            0.000     4.912
data arrival time                                                          4.912

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3761.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.912
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.936


#Path 55
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3214.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_9__.in[1] (.names)                                  0.503     0.670
new_new_nrq5_9__.out[0] (.names)                                 0.235     0.905
new_new_[7098]__.in[2] (.names)                                  1.107     2.012
new_new_[7098]__.out[0] (.names)                                 0.235     2.247
new_new_n_n3035__.in[3] (.names)                                 0.100     2.347
new_new_n_n3035__.out[0] (.names)                                0.235     2.582
new_new_[2137]__.in[3] (.names)                                  0.331     2.913
new_new_[2137]__.out[0] (.names)                                 0.235     3.148
new_new_n_n3955__.in[3] (.names)                                 0.332     3.481
new_new_n_n3955__.out[0] (.names)                                0.235     3.716
new_new_[860]__.in[0] (.names)                                   0.100     3.816
new_new_[860]__.out[0] (.names)                                  0.235     4.051
n901_1.in[1] (.names)                                            0.615     4.665
n901_1.out[0] (.names)                                           0.235     4.900
n_n3214.D[0] (.latch)                                            0.000     4.900
data arrival time                                                          4.900

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3214.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.924


#Path 56
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3387.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n1166_1.in[1] (.names)                                           0.626     4.312
n1166_1.out[0] (.names)                                          0.235     4.547
n_n3387.D[0] (.latch)                                            0.335     4.882
data arrival time                                                          4.882

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3387.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.882
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.905


#Path 57
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4042.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n1196_1.in[1] (.names)                                           0.911     4.597
n1196_1.out[0] (.names)                                          0.235     4.832
n_n4042.D[0] (.latch)                                            0.000     4.832
data arrival time                                                          4.832

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4042.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.832
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.856


#Path 58
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3992.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_n_n3549__.in[3] (.names)                                 0.486     3.307
new_new_n_n3549__.out[0] (.names)                                0.235     3.542
new_new_n_n3833__.in[2] (.names)                                 0.100     3.642
new_new_n_n3833__.out[0] (.names)                                0.235     3.877
new_new_[1034]__.in[2] (.names)                                  0.332     4.209
new_new_[1034]__.out[0] (.names)                                 0.235     4.444
n1860_1.in[1] (.names)                                           0.100     4.544
n1860_1.out[0] (.names)                                          0.235     4.779
n_n3992.D[0] (.latch)                                            0.000     4.779
data arrival time                                                          4.779

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3992.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.779
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.803


#Path 59
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3974.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_n_n3549__.in[3] (.names)                                 0.486     3.307
new_new_n_n3549__.out[0] (.names)                                0.235     3.542
new_new_n_n3833__.in[2] (.names)                                 0.100     3.642
new_new_n_n3833__.out[0] (.names)                                0.235     3.877
new_new_[1156]__.in[2] (.names)                                  0.332     4.209
new_new_[1156]__.out[0] (.names)                                 0.235     4.444
n1625_1.in[3] (.names)                                           0.100     4.544
n1625_1.out[0] (.names)                                          0.235     4.779
n_n3974.D[0] (.latch)                                            0.000     4.779
data arrival time                                                          4.779

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3974.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.779
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.803


#Path 60
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : [1349]_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_n_n3549__.in[3] (.names)                                 0.486     3.307
new_new_n_n3549__.out[0] (.names)                                0.235     3.542
new_new_n_n3833__.in[2] (.names)                                 0.100     3.642
new_new_n_n3833__.out[0] (.names)                                0.235     3.877
n2155.in[2] (.names)                                             0.612     4.489
n2155.out[0] (.names)                                            0.235     4.724
[1349]_o2.D[0] (.latch)                                          0.000     4.724
data arrival time                                                          4.724

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
[1349]_o2.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.724
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.748


#Path 61
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3516.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_9__.in[1] (.names)                                  0.503     0.670
new_new_nrq5_9__.out[0] (.names)                                 0.235     0.905
new_new_[949]__.in[2] (.names)                                   0.100     1.005
new_new_[949]__.out[0] (.names)                                  0.235     1.240
new_new_[2202]__.in[1] (.names)                                  0.449     1.689
new_new_[2202]__.out[0] (.names)                                 0.235     1.924
new_new_[7007]__.in[1] (.names)                                  0.473     2.398
new_new_[7007]__.out[0] (.names)                                 0.235     2.633
new_new_[2186]__.in[2] (.names)                                  0.100     2.733
new_new_[2186]__.out[0] (.names)                                 0.235     2.968
new_new_n_n4202__.in[3] (.names)                                 0.471     3.439
new_new_n_n4202__.out[0] (.names)                                0.235     3.674
new_new_[1938]__.in[1] (.names)                                  0.100     3.774
new_new_[1938]__.out[0] (.names)                                 0.235     4.009
new_new_n_n4189__.in[3] (.names)                                 0.100     4.109
new_new_n_n4189__.out[0] (.names)                                0.235     4.344
n368_1.in[1] (.names)                                            0.100     4.444
n368_1.out[0] (.names)                                           0.235     4.679
n_n3516.D[0] (.latch)                                            0.000     4.679
data arrival time                                                          4.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3516.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.679
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.703


#Path 62
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3840.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n1560_1.in[1] (.names)                                           0.752     4.439
n1560_1.out[0] (.names)                                          0.235     4.674
n_n3840.D[0] (.latch)                                            0.000     4.674
data arrival time                                                          4.674

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3840.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.674
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.697


#Path 63
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3841.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n841_1.in[1] (.names)                                            0.752     4.439
n841_1.out[0] (.names)                                           0.235     4.674
n_n3841.D[0] (.latch)                                            0.000     4.674
data arrival time                                                          4.674

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3841.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.674
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.697


#Path 64
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3442.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_9__.in[1] (.names)                                  0.503     0.670
new_new_nrq5_9__.out[0] (.names)                                 0.235     0.905
new_new_[949]__.in[2] (.names)                                   0.100     1.005
new_new_[949]__.out[0] (.names)                                  0.235     1.240
new_new_[2202]__.in[1] (.names)                                  0.449     1.689
new_new_[2202]__.out[0] (.names)                                 0.235     1.924
new_new_[7007]__.in[1] (.names)                                  0.473     2.398
new_new_[7007]__.out[0] (.names)                                 0.235     2.633
new_new_[2186]__.in[2] (.names)                                  0.100     2.733
new_new_[2186]__.out[0] (.names)                                 0.235     2.968
new_new_[1124]__.in[3] (.names)                                  0.471     3.439
new_new_[1124]__.out[0] (.names)                                 0.235     3.674
n1690_1.in[0] (.names)                                           0.759     4.433
n1690_1.out[0] (.names)                                          0.235     4.668
n_n3442.D[0] (.latch)                                            0.000     4.668
data arrival time                                                          4.668

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3442.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.668
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.692


#Path 65
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3826.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_9__.in[1] (.names)                                  0.503     0.670
new_new_nrq5_9__.out[0] (.names)                                 0.235     0.905
new_new_[949]__.in[2] (.names)                                   0.100     1.005
new_new_[949]__.out[0] (.names)                                  0.235     1.240
new_new_[2202]__.in[1] (.names)                                  0.449     1.689
new_new_[2202]__.out[0] (.names)                                 0.235     1.924
new_new_[7007]__.in[1] (.names)                                  0.473     2.398
new_new_[7007]__.out[0] (.names)                                 0.235     2.633
new_new_[2186]__.in[2] (.names)                                  0.100     2.733
new_new_[2186]__.out[0] (.names)                                 0.235     2.968
new_new_n_n4202__.in[3] (.names)                                 0.471     3.439
new_new_n_n4202__.out[0] (.names)                                0.235     3.674
new_new_n_n3827__.in[1] (.names)                                 0.100     3.774
new_new_n_n3827__.out[0] (.names)                                0.235     4.009
n1835_1.in[0] (.names)                                           0.412     4.421
n1835_1.out[0] (.names)                                          0.235     4.656
n_n3826.D[0] (.latch)                                            0.000     4.656
data arrival time                                                          4.656

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3826.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.656
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.679


#Path 66
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3420.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_9__.in[1] (.names)                                  0.503     0.670
new_new_nrq5_9__.out[0] (.names)                                 0.235     0.905
new_new_[949]__.in[2] (.names)                                   0.100     1.005
new_new_[949]__.out[0] (.names)                                  0.235     1.240
new_new_[2202]__.in[1] (.names)                                  0.449     1.689
new_new_[2202]__.out[0] (.names)                                 0.235     1.924
new_new_[7007]__.in[1] (.names)                                  0.473     2.398
new_new_[7007]__.out[0] (.names)                                 0.235     2.633
new_new_[2186]__.in[2] (.names)                                  0.100     2.733
new_new_[2186]__.out[0] (.names)                                 0.235     2.968
new_new_n_n4202__.in[3] (.names)                                 0.471     3.439
new_new_n_n4202__.out[0] (.names)                                0.235     3.674
new_new_n_n3827__.in[1] (.names)                                 0.100     3.774
new_new_n_n3827__.out[0] (.names)                                0.235     4.009
n228_1.in[0] (.names)                                            0.412     4.421
n228_1.out[0] (.names)                                           0.235     4.656
n_n3420.D[0] (.latch)                                            0.000     4.656
data arrival time                                                          4.656

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3420.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.656
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.679


#Path 67
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : [1037]_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_n_n3549__.in[3] (.names)                                 0.486     3.307
new_new_n_n3549__.out[0] (.names)                                0.235     3.542
new_new_n_n3833__.in[2] (.names)                                 0.100     3.642
new_new_n_n3833__.out[0] (.names)                                0.235     3.877
n2175.in[2] (.names)                                             0.480     4.357
n2175.out[0] (.names)                                            0.235     4.592
[1037]_o2.D[0] (.latch)                                          0.000     4.592
data arrival time                                                          4.592

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
[1037]_o2.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.592
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.616


#Path 68
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3832.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_9__.in[1] (.names)                                  0.503     0.670
new_new_nrq5_9__.out[0] (.names)                                 0.235     0.905
new_new_[7098]__.in[2] (.names)                                  1.107     2.012
new_new_[7098]__.out[0] (.names)                                 0.235     2.247
new_new_n_n3035__.in[3] (.names)                                 0.100     2.347
new_new_n_n3035__.out[0] (.names)                                0.235     2.582
new_new_[2137]__.in[3] (.names)                                  0.331     2.913
new_new_[2137]__.out[0] (.names)                                 0.235     3.148
new_new_n_n3955__.in[3] (.names)                                 0.332     3.481
new_new_n_n3955__.out[0] (.names)                                0.235     3.716
n298_1.in[1] (.names)                                            0.621     4.337
n298_1.out[0] (.names)                                           0.235     4.572
n_n3832.D[0] (.latch)                                            0.000     4.572
data arrival time                                                          4.572

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3832.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.595


#Path 69
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3743.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_9__.in[1] (.names)                                  0.503     0.670
new_new_nrq5_9__.out[0] (.names)                                 0.235     0.905
new_new_[7098]__.in[2] (.names)                                  1.107     2.012
new_new_[7098]__.out[0] (.names)                                 0.235     2.247
new_new_n_n3035__.in[3] (.names)                                 0.100     2.347
new_new_n_n3035__.out[0] (.names)                                0.235     2.582
new_new_[2137]__.in[3] (.names)                                  0.331     2.913
new_new_[2137]__.out[0] (.names)                                 0.235     3.148
new_new_n_n3955__.in[3] (.names)                                 0.332     3.481
new_new_n_n3955__.out[0] (.names)                                0.235     3.716
n1580_1.in[1] (.names)                                           0.618     4.333
n1580_1.out[0] (.names)                                          0.235     4.568
n_n3743.D[0] (.latch)                                            0.000     4.568
data arrival time                                                          4.568

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3743.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.568
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.592


#Path 70
Startpoint: nsr5_2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3462.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_2.clk[0] (.latch)                                           0.042     0.042
nsr5_2.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_nrq5_2__.in[3] (.names)                                  0.503     0.670
new_new_nrq5_2__.out[0] (.names)                                 0.235     0.905
new_new_[2283]__.in[3] (.names)                                  0.617     1.522
new_new_[2283]__.out[0] (.names)                                 0.235     1.757
new_new_[6969]__.in[1] (.names)                                  0.476     2.232
new_new_[6969]__.out[0] (.names)                                 0.235     2.467
new_new_[6973]__.in[3] (.names)                                  0.100     2.567
new_new_[6973]__.out[0] (.names)                                 0.235     2.802
new_new_[2075]__.in[2] (.names)                                  0.475     3.277
new_new_[2075]__.out[0] (.names)                                 0.235     3.512
n2050_1.in[3] (.names)                                           0.813     4.325
n2050_1.out[0] (.names)                                          0.235     4.560
n_n3462.D[0] (.latch)                                            0.000     4.560
data arrival time                                                          4.560

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3462.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.560
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.584


#Path 71
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3188.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n1355_1.in[1] (.names)                                           0.631     4.317
n1355_1.out[0] (.names)                                          0.235     4.552
n_n3188.D[0] (.latch)                                            0.000     4.552
data arrival time                                                          4.552

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3188.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.552
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.576


#Path 72
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3205.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n1345_1.in[1] (.names)                                           0.631     4.317
n1345_1.out[0] (.names)                                          0.235     4.552
n_n3205.D[0] (.latch)                                            0.000     4.552
data arrival time                                                          4.552

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3205.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.552
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.576


#Path 73
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3910.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n1246_1.in[1] (.names)                                           0.631     4.317
n1246_1.out[0] (.names)                                          0.235     4.552
n_n3910.D[0] (.latch)                                            0.000     4.552
data arrival time                                                          4.552

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3910.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.552
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.576


#Path 74
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3143.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n1375_1.in[1] (.names)                                           0.631     4.317
n1375_1.out[0] (.names)                                          0.235     4.552
n_n3143.D[0] (.latch)                                            0.000     4.552
data arrival time                                                          4.552

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3143.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.552
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.576


#Path 75
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4117.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n633_1.in[1] (.names)                                            0.631     4.317
n633_1.out[0] (.names)                                           0.235     4.552
n_n4117.D[0] (.latch)                                            0.000     4.552
data arrival time                                                          4.552

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4117.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.552
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.576


#Path 76
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3221.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n573_1.in[1] (.names)                                            0.631     4.317
n573_1.out[0] (.names)                                           0.235     4.552
n_n3221.D[0] (.latch)                                            0.000     4.552
data arrival time                                                          4.552

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3221.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.552
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.576


#Path 77
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4116.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n243_1.in[1] (.names)                                            0.631     4.317
n243_1.out[0] (.names)                                           0.235     4.552
n_n4116.D[0] (.latch)                                            0.000     4.552
data arrival time                                                          4.552

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4116.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.552
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.576


#Path 78
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4133.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n498_1.in[1] (.names)                                            0.631     4.317
n498_1.out[0] (.names)                                           0.235     4.552
n_n4133.D[0] (.latch)                                            0.000     4.552
data arrival time                                                          4.552

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4133.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.552
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.576


#Path 79
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3157.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n348_1.in[1] (.names)                                            0.631     4.317
n348_1.out[0] (.names)                                           0.235     4.552
n_n3157.D[0] (.latch)                                            0.000     4.552
data arrival time                                                          4.552

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3157.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.552
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.576


#Path 80
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3799.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n508_1.in[1] (.names)                                            0.628     4.314
n508_1.out[0] (.names)                                           0.235     4.549
n_n3799.D[0] (.latch)                                            0.000     4.549
data arrival time                                                          4.549

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3799.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.549
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.573


#Path 81
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3473.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n1455_1.in[1] (.names)                                           0.628     4.314
n1455_1.out[0] (.names)                                          0.235     4.549
n_n3473.D[0] (.latch)                                            0.000     4.549
data arrival time                                                          4.549

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3473.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.549
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.573


#Path 82
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4221.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n1535_1.in[1] (.names)                                           0.628     4.314
n1535_1.out[0] (.names)                                          0.235     4.549
n_n4221.D[0] (.latch)                                            0.000     4.549
data arrival time                                                          4.549

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4221.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.549
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.573


#Path 83
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3957.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n313_1.in[1] (.names)                                            0.628     4.314
n313_1.out[0] (.names)                                           0.235     4.549
n_n3957.D[0] (.latch)                                            0.000     4.549
data arrival time                                                          4.549

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3957.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.549
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.573


#Path 84
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3663.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n1940_1.in[1] (.names)                                           0.626     4.312
n1940_1.out[0] (.names)                                          0.235     4.547
n_n3663.D[0] (.latch)                                            0.000     4.547
data arrival time                                                          4.547

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3663.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.547
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.570


#Path 85
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3344.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n693_1.in[1] (.names)                                            0.626     4.312
n693_1.out[0] (.names)                                           0.235     4.547
n_n3344.D[0] (.latch)                                            0.000     4.547
data arrival time                                                          4.547

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3344.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.547
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.570


#Path 86
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3965.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_n_n3549__.in[3] (.names)                                 0.486     3.307
new_new_n_n3549__.out[0] (.names)                                0.235     3.542
new_new_n_n3833__.in[2] (.names)                                 0.100     3.642
new_new_n_n3833__.out[0] (.names)                                0.235     3.877
new_new_[1407]__.in[2] (.names)                                  0.100     3.977
new_new_[1407]__.out[0] (.names)                                 0.235     4.212
n1226_1.in[2] (.names)                                           0.100     4.312
n1226_1.out[0] (.names)                                          0.235     4.547
n_n3965.D[0] (.latch)                                            0.000     4.547
data arrival time                                                          4.547

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3965.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.547
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.570


#Path 87
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4021.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n1231_1.in[1] (.names)                                           0.625     4.311
n1231_1.out[0] (.names)                                          0.235     4.546
n_n4021.D[0] (.latch)                                            0.000     4.546
data arrival time                                                          4.546

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4021.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.569


#Path 88
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3626.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n1305_1.in[1] (.names)                                           0.625     4.311
n1305_1.out[0] (.names)                                          0.235     4.546
n_n3626.D[0] (.latch)                                            0.000     4.546
data arrival time                                                          4.546

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.569


#Path 89
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3630.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n1325_1.in[1] (.names)                                           0.625     4.311
n1325_1.out[0] (.names)                                          0.235     4.546
n_n3630.D[0] (.latch)                                            0.000     4.546
data arrival time                                                          4.546

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3630.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.569


#Path 90
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3585.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n453_1.in[1] (.names)                                            0.625     4.311
n453_1.out[0] (.names)                                           0.235     4.546
n_n3585.D[0] (.latch)                                            0.000     4.546
data arrival time                                                          4.546

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3585.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.569


#Path 91
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3100.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n1350_1.in[1] (.names)                                           0.625     4.311
n1350_1.out[0] (.names)                                          0.235     4.546
n_n3100.D[0] (.latch)                                            0.000     4.546
data arrival time                                                          4.546

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3100.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.569


#Path 92
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3700.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n253_1.in[1] (.names)                                            0.625     4.311
n253_1.out[0] (.names)                                           0.235     4.546
n_n3700.D[0] (.latch)                                            0.000     4.546
data arrival time                                                          4.546

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3700.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.569


#Path 93
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3625.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n1066_1.in[1] (.names)                                           0.625     4.311
n1066_1.out[0] (.names)                                          0.235     4.546
n_n3625.D[0] (.latch)                                            0.000     4.546
data arrival time                                                          4.546

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3625.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.569


#Path 94
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3203.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n718_1.in[1] (.names)                                            0.625     4.311
n718_1.out[0] (.names)                                           0.235     4.546
n_n3203.D[0] (.latch)                                            0.000     4.546
data arrival time                                                          4.546

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3203.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.569


#Path 95
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3069.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n1385_1.in[1] (.names)                                           0.625     4.311
n1385_1.out[0] (.names)                                          0.235     4.546
n_n3069.D[0] (.latch)                                            0.000     4.546
data arrival time                                                          4.546

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3069.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.569


#Path 96
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3701.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n1875_1.in[1] (.names)                                           0.625     4.311
n1875_1.out[0] (.names)                                          0.235     4.546
n_n3701.D[0] (.latch)                                            0.000     4.546
data arrival time                                                          4.546

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3701.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.569


#Path 97
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3607.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n1935_1.in[1] (.names)                                           0.625     4.311
n1935_1.out[0] (.names)                                          0.235     4.546
n_n3607.D[0] (.latch)                                            0.000     4.546
data arrival time                                                          4.546

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3607.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.569


#Path 98
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3081.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n1500_1.in[1] (.names)                                           0.625     4.311
n1500_1.out[0] (.names)                                          0.235     4.546
n_n3081.D[0] (.latch)                                            0.000     4.546
data arrival time                                                          4.546

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3081.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.569


#Path 99
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3824.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n1655_1.in[1] (.names)                                           0.625     4.311
n1655_1.out[0] (.names)                                          0.235     4.546
n_n3824.D[0] (.latch)                                            0.000     4.546
data arrival time                                                          4.546

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3824.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.569


#Path 100
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3968.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_new_[2290]__.in[2] (.names)                                  0.649     0.815
new_new_[2290]__.out[0] (.names)                                 0.235     1.050
new_new_[6948]__.in[1] (.names)                                  0.486     1.536
new_new_[6948]__.out[0] (.names)                                 0.235     1.771
new_new_[6967]__.in[3] (.names)                                  0.100     1.871
new_new_[6967]__.out[0] (.names)                                 0.235     2.106
new_new_[6974]__.in[2] (.names)                                  0.480     2.586
new_new_[6974]__.out[0] (.names)                                 0.235     2.821
new_new_[796]__.in[3] (.names)                                   0.630     3.451
new_new_[796]__.out[0] (.names)                                  0.235     3.686
n1795_1.in[1] (.names)                                           0.625     4.311
n1795_1.out[0] (.names)                                          0.235     4.546
n_n3968.D[0] (.latch)                                            0.000     4.546
data arrival time                                                          4.546

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.569


#End of timing report
