{% set name = "verible" %}
{% set version = "0.0-4005-gfb69b42d" %}

package:
  name: {{ name|lower }}
  version: {{ version|replace("-", "_") }}

source:
  url: https://github.com/chipsalliance/verible/archive/refs/tags/v{{ version }}.tar.gz
  sha256: cdc3ddcc134ae39165d2ba3023297b4c4160fcc6efff73cb40abc48a66b4bf8d
  patches:
    - build_opts_patch.patch

build:
  number: 0
  skip: true  # [win]

requirements:
  build:
    - {{ stdlib("c") }}
    - {{ compiler('cxx') }}
    - bazel >7,<=8
    - bazel-toolchain
    - flex
    - bison
    - patchelf  # [linux]
    - git  # [not win]
  host:
  run:

test:
  commands:
    - verible-verilog-lint --version
    - verible-verilog-diff --version
    - verible-verilog-format --version
    - verible-verilog-syntax --version

about:
  home: https://github.com/chipsalliance/verible
  summary: |
      The Verible project's main mission is to parse SystemVerilog (IEEE 1800-2017)
      (as standardized in the SV-LRM) for a wide variety of applications, including
      developer tools.
  license: Apache-2.0
  license_family: Apache
  license_file: LICENSE

extra:
  recipe-maintainers:
    - dillonroach
