#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x167b6f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1643320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x164a6b0 .functor NOT 1, L_0x16aae70, C4<0>, C4<0>, C4<0>;
L_0x16aac50 .functor XOR 2, L_0x16aab10, L_0x16aabb0, C4<00>, C4<00>;
L_0x16aad60 .functor XOR 2, L_0x16aac50, L_0x16aacc0, C4<00>, C4<00>;
v0x16a5870_0 .net *"_ivl_10", 1 0, L_0x16aacc0;  1 drivers
v0x16a5970_0 .net *"_ivl_12", 1 0, L_0x16aad60;  1 drivers
v0x16a5a50_0 .net *"_ivl_2", 1 0, L_0x16aaa70;  1 drivers
v0x16a5b10_0 .net *"_ivl_4", 1 0, L_0x16aab10;  1 drivers
v0x16a5bf0_0 .net *"_ivl_6", 1 0, L_0x16aabb0;  1 drivers
v0x16a5d20_0 .net *"_ivl_8", 1 0, L_0x16aac50;  1 drivers
v0x16a5e00_0 .net "a", 0 0, v0x16a1f40_0;  1 drivers
v0x16a5ea0_0 .net "b", 0 0, v0x16a1fe0_0;  1 drivers
v0x16a5f40_0 .net "c", 0 0, v0x16a2080_0;  1 drivers
v0x16a5fe0_0 .var "clk", 0 0;
v0x16a6080_0 .net "d", 0 0, v0x16a21c0_0;  1 drivers
v0x16a6120_0 .net "out_pos_dut", 0 0, L_0x16aa850;  1 drivers
v0x16a61c0_0 .net "out_pos_ref", 0 0, L_0x16a76f0;  1 drivers
v0x16a6260_0 .net "out_sop_dut", 0 0, L_0x16aa740;  1 drivers
v0x16a6300_0 .net "out_sop_ref", 0 0, L_0x167cc00;  1 drivers
v0x16a63a0_0 .var/2u "stats1", 223 0;
v0x16a6440_0 .var/2u "strobe", 0 0;
v0x16a64e0_0 .net "tb_match", 0 0, L_0x16aae70;  1 drivers
v0x16a65b0_0 .net "tb_mismatch", 0 0, L_0x164a6b0;  1 drivers
v0x16a6650_0 .net "wavedrom_enable", 0 0, v0x16a2490_0;  1 drivers
v0x16a6720_0 .net "wavedrom_title", 511 0, v0x16a2530_0;  1 drivers
L_0x16aaa70 .concat [ 1 1 0 0], L_0x16a76f0, L_0x167cc00;
L_0x16aab10 .concat [ 1 1 0 0], L_0x16a76f0, L_0x167cc00;
L_0x16aabb0 .concat [ 1 1 0 0], L_0x16aa850, L_0x16aa740;
L_0x16aacc0 .concat [ 1 1 0 0], L_0x16a76f0, L_0x167cc00;
L_0x16aae70 .cmp/eeq 2, L_0x16aaa70, L_0x16aad60;
S_0x16473e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1643320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x164aa90 .functor AND 1, v0x16a2080_0, v0x16a21c0_0, C4<1>, C4<1>;
L_0x164ae70 .functor NOT 1, v0x16a1f40_0, C4<0>, C4<0>, C4<0>;
L_0x164b250 .functor NOT 1, v0x16a1fe0_0, C4<0>, C4<0>, C4<0>;
L_0x164b4d0 .functor AND 1, L_0x164ae70, L_0x164b250, C4<1>, C4<1>;
L_0x16633e0 .functor AND 1, L_0x164b4d0, v0x16a2080_0, C4<1>, C4<1>;
L_0x167cc00 .functor OR 1, L_0x164aa90, L_0x16633e0, C4<0>, C4<0>;
L_0x16a6b70 .functor NOT 1, v0x16a1fe0_0, C4<0>, C4<0>, C4<0>;
L_0x16a6be0 .functor OR 1, L_0x16a6b70, v0x16a21c0_0, C4<0>, C4<0>;
L_0x16a6cf0 .functor AND 1, v0x16a2080_0, L_0x16a6be0, C4<1>, C4<1>;
L_0x16a6db0 .functor NOT 1, v0x16a1f40_0, C4<0>, C4<0>, C4<0>;
L_0x16a6e80 .functor OR 1, L_0x16a6db0, v0x16a1fe0_0, C4<0>, C4<0>;
L_0x16a6ef0 .functor AND 1, L_0x16a6cf0, L_0x16a6e80, C4<1>, C4<1>;
L_0x16a7070 .functor NOT 1, v0x16a1fe0_0, C4<0>, C4<0>, C4<0>;
L_0x16a70e0 .functor OR 1, L_0x16a7070, v0x16a21c0_0, C4<0>, C4<0>;
L_0x16a7000 .functor AND 1, v0x16a2080_0, L_0x16a70e0, C4<1>, C4<1>;
L_0x16a7270 .functor NOT 1, v0x16a1f40_0, C4<0>, C4<0>, C4<0>;
L_0x16a7370 .functor OR 1, L_0x16a7270, v0x16a21c0_0, C4<0>, C4<0>;
L_0x16a7430 .functor AND 1, L_0x16a7000, L_0x16a7370, C4<1>, C4<1>;
L_0x16a75e0 .functor XNOR 1, L_0x16a6ef0, L_0x16a7430, C4<0>, C4<0>;
v0x1649fe0_0 .net *"_ivl_0", 0 0, L_0x164aa90;  1 drivers
v0x164a3e0_0 .net *"_ivl_12", 0 0, L_0x16a6b70;  1 drivers
v0x164a7c0_0 .net *"_ivl_14", 0 0, L_0x16a6be0;  1 drivers
v0x164aba0_0 .net *"_ivl_16", 0 0, L_0x16a6cf0;  1 drivers
v0x164af80_0 .net *"_ivl_18", 0 0, L_0x16a6db0;  1 drivers
v0x164b360_0 .net *"_ivl_2", 0 0, L_0x164ae70;  1 drivers
v0x164b5e0_0 .net *"_ivl_20", 0 0, L_0x16a6e80;  1 drivers
v0x16a04b0_0 .net *"_ivl_24", 0 0, L_0x16a7070;  1 drivers
v0x16a0590_0 .net *"_ivl_26", 0 0, L_0x16a70e0;  1 drivers
v0x16a0670_0 .net *"_ivl_28", 0 0, L_0x16a7000;  1 drivers
v0x16a0750_0 .net *"_ivl_30", 0 0, L_0x16a7270;  1 drivers
v0x16a0830_0 .net *"_ivl_32", 0 0, L_0x16a7370;  1 drivers
v0x16a0910_0 .net *"_ivl_36", 0 0, L_0x16a75e0;  1 drivers
L_0x7f5f22ef5018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x16a09d0_0 .net *"_ivl_38", 0 0, L_0x7f5f22ef5018;  1 drivers
v0x16a0ab0_0 .net *"_ivl_4", 0 0, L_0x164b250;  1 drivers
v0x16a0b90_0 .net *"_ivl_6", 0 0, L_0x164b4d0;  1 drivers
v0x16a0c70_0 .net *"_ivl_8", 0 0, L_0x16633e0;  1 drivers
v0x16a0d50_0 .net "a", 0 0, v0x16a1f40_0;  alias, 1 drivers
v0x16a0e10_0 .net "b", 0 0, v0x16a1fe0_0;  alias, 1 drivers
v0x16a0ed0_0 .net "c", 0 0, v0x16a2080_0;  alias, 1 drivers
v0x16a0f90_0 .net "d", 0 0, v0x16a21c0_0;  alias, 1 drivers
v0x16a1050_0 .net "out_pos", 0 0, L_0x16a76f0;  alias, 1 drivers
v0x16a1110_0 .net "out_sop", 0 0, L_0x167cc00;  alias, 1 drivers
v0x16a11d0_0 .net "pos0", 0 0, L_0x16a6ef0;  1 drivers
v0x16a1290_0 .net "pos1", 0 0, L_0x16a7430;  1 drivers
L_0x16a76f0 .functor MUXZ 1, L_0x7f5f22ef5018, L_0x16a6ef0, L_0x16a75e0, C4<>;
S_0x16a1410 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1643320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x16a1f40_0 .var "a", 0 0;
v0x16a1fe0_0 .var "b", 0 0;
v0x16a2080_0 .var "c", 0 0;
v0x16a2120_0 .net "clk", 0 0, v0x16a5fe0_0;  1 drivers
v0x16a21c0_0 .var "d", 0 0;
v0x16a22b0_0 .var/2u "fail", 0 0;
v0x16a2350_0 .var/2u "fail1", 0 0;
v0x16a23f0_0 .net "tb_match", 0 0, L_0x16aae70;  alias, 1 drivers
v0x16a2490_0 .var "wavedrom_enable", 0 0;
v0x16a2530_0 .var "wavedrom_title", 511 0;
E_0x1656ef0/0 .event negedge, v0x16a2120_0;
E_0x1656ef0/1 .event posedge, v0x16a2120_0;
E_0x1656ef0 .event/or E_0x1656ef0/0, E_0x1656ef0/1;
S_0x16a1740 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x16a1410;
 .timescale -12 -12;
v0x16a1980_0 .var/2s "i", 31 0;
E_0x1656d90 .event posedge, v0x16a2120_0;
S_0x16a1a80 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x16a1410;
 .timescale -12 -12;
v0x16a1c80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x16a1d60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x16a1410;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x16a2710 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1643320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x16a7a50 .functor AND 1, v0x16a1f40_0, L_0x16a78a0, C4<1>, C4<1>;
L_0x16a7ce0 .functor AND 1, L_0x16a7a50, L_0x16a7b30, C4<1>, C4<1>;
L_0x16a7fa0 .functor AND 1, L_0x16a7ce0, L_0x16a7df0, C4<1>, C4<1>;
L_0x16a8330 .functor AND 1, L_0x16a80b0, L_0x16a8290, C4<1>, C4<1>;
L_0x16a8470 .functor AND 1, L_0x16a8330, v0x16a2080_0, C4<1>, C4<1>;
L_0x16a8610 .functor AND 1, L_0x16a8470, L_0x16a8530, C4<1>, C4<1>;
L_0x16a8760 .functor OR 1, L_0x16a7fa0, L_0x16a8610, C4<0>, C4<0>;
L_0x16a8a00 .functor AND 1, L_0x16a8870, L_0x16a8910, C4<1>, C4<1>;
L_0x16a8c00 .functor AND 1, L_0x16a8a00, L_0x16a8b60, C4<1>, C4<1>;
L_0x16a8d10 .functor AND 1, L_0x16a8c00, v0x16a21c0_0, C4<1>, C4<1>;
L_0x16a8e30 .functor OR 1, L_0x16a8760, L_0x16a8d10, C4<0>, C4<0>;
L_0x16a8ef0 .functor OR 1, v0x16a1f40_0, v0x16a1fe0_0, C4<0>, C4<0>;
L_0x16a8fd0 .functor OR 1, L_0x16a8ef0, v0x16a2080_0, C4<0>, C4<0>;
L_0x16a9090 .functor OR 1, L_0x16a8fd0, v0x16a21c0_0, C4<0>, C4<0>;
L_0x16a8f60 .functor OR 1, L_0x16a91d0, v0x16a1fe0_0, C4<0>, C4<0>;
L_0x16a92d0 .functor OR 1, L_0x16a8f60, v0x16a2080_0, C4<0>, C4<0>;
L_0x16a9420 .functor OR 1, L_0x16a92d0, v0x16a21c0_0, C4<0>, C4<0>;
L_0x16a94e0 .functor AND 1, L_0x16a9090, L_0x16a9420, C4<1>, C4<1>;
L_0x16a9730 .functor OR 1, v0x16a1f40_0, L_0x16a9690, C4<0>, C4<0>;
L_0x16a97f0 .functor OR 1, L_0x16a9730, v0x16a2080_0, C4<0>, C4<0>;
L_0x16a9960 .functor OR 1, L_0x16a97f0, v0x16a21c0_0, C4<0>, C4<0>;
L_0x16a9a20 .functor AND 1, L_0x16a94e0, L_0x16a9960, C4<1>, C4<1>;
L_0x16a9bf0 .functor OR 1, v0x16a1f40_0, v0x16a1fe0_0, C4<0>, C4<0>;
L_0x16a9cd0 .functor OR 1, L_0x16a9bf0, L_0x16a95f0, C4<0>, C4<0>;
L_0x16a9eb0 .functor OR 1, L_0x16a9cd0, v0x16a21c0_0, C4<0>, C4<0>;
L_0x16a9f70 .functor AND 1, L_0x16a9a20, L_0x16a9eb0, C4<1>, C4<1>;
L_0x16aa160 .functor OR 1, v0x16a1f40_0, v0x16a1fe0_0, C4<0>, C4<0>;
L_0x16aa1d0 .functor OR 1, L_0x16aa160, v0x16a2080_0, C4<0>, C4<0>;
L_0x16aa420 .functor OR 1, L_0x16aa1d0, L_0x16aa380, C4<0>, C4<0>;
L_0x16aa530 .functor AND 1, L_0x16a9f70, L_0x16aa420, C4<1>, C4<1>;
L_0x16aa740 .functor BUFZ 1, L_0x16a8e30, C4<0>, C4<0>, C4<0>;
L_0x16aa850 .functor BUFZ 1, L_0x16aa530, C4<0>, C4<0>, C4<0>;
v0x16a28d0_0 .net *"_ivl_1", 0 0, L_0x16a78a0;  1 drivers
v0x16a2990_0 .net *"_ivl_10", 0 0, L_0x16a7fa0;  1 drivers
v0x16a2a70_0 .net *"_ivl_13", 0 0, L_0x16a80b0;  1 drivers
v0x16a2b40_0 .net *"_ivl_15", 0 0, L_0x16a8290;  1 drivers
v0x16a2c00_0 .net *"_ivl_16", 0 0, L_0x16a8330;  1 drivers
v0x16a2d30_0 .net *"_ivl_18", 0 0, L_0x16a8470;  1 drivers
v0x16a2e10_0 .net *"_ivl_2", 0 0, L_0x16a7a50;  1 drivers
v0x16a2ef0_0 .net *"_ivl_21", 0 0, L_0x16a8530;  1 drivers
v0x16a2fb0_0 .net *"_ivl_22", 0 0, L_0x16a8610;  1 drivers
v0x16a3120_0 .net *"_ivl_24", 0 0, L_0x16a8760;  1 drivers
v0x16a3200_0 .net *"_ivl_27", 0 0, L_0x16a8870;  1 drivers
v0x16a32c0_0 .net *"_ivl_29", 0 0, L_0x16a8910;  1 drivers
v0x16a3380_0 .net *"_ivl_30", 0 0, L_0x16a8a00;  1 drivers
v0x16a3460_0 .net *"_ivl_33", 0 0, L_0x16a8b60;  1 drivers
v0x16a3520_0 .net *"_ivl_34", 0 0, L_0x16a8c00;  1 drivers
v0x16a3600_0 .net *"_ivl_36", 0 0, L_0x16a8d10;  1 drivers
v0x16a36e0_0 .net *"_ivl_40", 0 0, L_0x16a8ef0;  1 drivers
v0x16a38d0_0 .net *"_ivl_42", 0 0, L_0x16a8fd0;  1 drivers
v0x16a39b0_0 .net *"_ivl_44", 0 0, L_0x16a9090;  1 drivers
v0x16a3a90_0 .net *"_ivl_47", 0 0, L_0x16a91d0;  1 drivers
v0x16a3b50_0 .net *"_ivl_48", 0 0, L_0x16a8f60;  1 drivers
v0x16a3c30_0 .net *"_ivl_5", 0 0, L_0x16a7b30;  1 drivers
v0x16a3cf0_0 .net *"_ivl_50", 0 0, L_0x16a92d0;  1 drivers
v0x16a3dd0_0 .net *"_ivl_52", 0 0, L_0x16a9420;  1 drivers
v0x16a3eb0_0 .net *"_ivl_54", 0 0, L_0x16a94e0;  1 drivers
v0x16a3f90_0 .net *"_ivl_57", 0 0, L_0x16a9690;  1 drivers
v0x16a4050_0 .net *"_ivl_58", 0 0, L_0x16a9730;  1 drivers
v0x16a4130_0 .net *"_ivl_6", 0 0, L_0x16a7ce0;  1 drivers
v0x16a4210_0 .net *"_ivl_60", 0 0, L_0x16a97f0;  1 drivers
v0x16a42f0_0 .net *"_ivl_62", 0 0, L_0x16a9960;  1 drivers
v0x16a43d0_0 .net *"_ivl_64", 0 0, L_0x16a9a20;  1 drivers
v0x16a44b0_0 .net *"_ivl_66", 0 0, L_0x16a9bf0;  1 drivers
v0x16a4590_0 .net *"_ivl_69", 0 0, L_0x16a95f0;  1 drivers
v0x16a4860_0 .net *"_ivl_70", 0 0, L_0x16a9cd0;  1 drivers
v0x16a4940_0 .net *"_ivl_72", 0 0, L_0x16a9eb0;  1 drivers
v0x16a4a20_0 .net *"_ivl_74", 0 0, L_0x16a9f70;  1 drivers
v0x16a4b00_0 .net *"_ivl_76", 0 0, L_0x16aa160;  1 drivers
v0x16a4be0_0 .net *"_ivl_78", 0 0, L_0x16aa1d0;  1 drivers
v0x16a4cc0_0 .net *"_ivl_81", 0 0, L_0x16aa380;  1 drivers
v0x16a4d80_0 .net *"_ivl_82", 0 0, L_0x16aa420;  1 drivers
v0x16a4e60_0 .net *"_ivl_9", 0 0, L_0x16a7df0;  1 drivers
v0x16a4f20_0 .net "a", 0 0, v0x16a1f40_0;  alias, 1 drivers
v0x16a4fc0_0 .net "b", 0 0, v0x16a1fe0_0;  alias, 1 drivers
v0x16a50b0_0 .net "c", 0 0, v0x16a2080_0;  alias, 1 drivers
v0x16a51a0_0 .net "d", 0 0, v0x16a21c0_0;  alias, 1 drivers
v0x16a5290_0 .net "out_pos", 0 0, L_0x16aa850;  alias, 1 drivers
v0x16a5350_0 .net "out_pos_wire", 0 0, L_0x16aa530;  1 drivers
v0x16a5410_0 .net "out_sop", 0 0, L_0x16aa740;  alias, 1 drivers
v0x16a54d0_0 .net "out_sop_wire", 0 0, L_0x16a8e30;  1 drivers
L_0x16a78a0 .reduce/nor v0x16a1fe0_0;
L_0x16a7b30 .reduce/nor v0x16a2080_0;
L_0x16a7df0 .reduce/nor v0x16a21c0_0;
L_0x16a80b0 .reduce/nor v0x16a1f40_0;
L_0x16a8290 .reduce/nor v0x16a1fe0_0;
L_0x16a8530 .reduce/nor v0x16a21c0_0;
L_0x16a8870 .reduce/nor v0x16a1f40_0;
L_0x16a8910 .reduce/nor v0x16a1fe0_0;
L_0x16a8b60 .reduce/nor v0x16a2080_0;
L_0x16a91d0 .reduce/nor v0x16a1f40_0;
L_0x16a9690 .reduce/nor v0x16a1fe0_0;
L_0x16a95f0 .reduce/nor v0x16a2080_0;
L_0x16aa380 .reduce/nor v0x16a21c0_0;
S_0x16a5650 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1643320;
 .timescale -12 -12;
E_0x163f9f0 .event anyedge, v0x16a6440_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x16a6440_0;
    %nor/r;
    %assign/vec4 v0x16a6440_0, 0;
    %wait E_0x163f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x16a1410;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16a22b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16a2350_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x16a1410;
T_4 ;
    %wait E_0x1656ef0;
    %load/vec4 v0x16a23f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16a22b0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x16a1410;
T_5 ;
    %wait E_0x1656d90;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a21c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a2080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a1fe0_0, 0;
    %assign/vec4 v0x16a1f40_0, 0;
    %wait E_0x1656d90;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a21c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a2080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a1fe0_0, 0;
    %assign/vec4 v0x16a1f40_0, 0;
    %wait E_0x1656d90;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a21c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a2080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a1fe0_0, 0;
    %assign/vec4 v0x16a1f40_0, 0;
    %wait E_0x1656d90;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a21c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a2080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a1fe0_0, 0;
    %assign/vec4 v0x16a1f40_0, 0;
    %wait E_0x1656d90;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a21c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a2080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a1fe0_0, 0;
    %assign/vec4 v0x16a1f40_0, 0;
    %wait E_0x1656d90;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a21c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a2080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a1fe0_0, 0;
    %assign/vec4 v0x16a1f40_0, 0;
    %wait E_0x1656d90;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a21c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a2080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a1fe0_0, 0;
    %assign/vec4 v0x16a1f40_0, 0;
    %wait E_0x1656d90;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a21c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a2080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a1fe0_0, 0;
    %assign/vec4 v0x16a1f40_0, 0;
    %wait E_0x1656d90;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a21c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a2080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a1fe0_0, 0;
    %assign/vec4 v0x16a1f40_0, 0;
    %wait E_0x1656d90;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a21c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a2080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a1fe0_0, 0;
    %assign/vec4 v0x16a1f40_0, 0;
    %wait E_0x1656d90;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a21c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a2080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a1fe0_0, 0;
    %assign/vec4 v0x16a1f40_0, 0;
    %wait E_0x1656d90;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a21c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a2080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a1fe0_0, 0;
    %assign/vec4 v0x16a1f40_0, 0;
    %wait E_0x1656d90;
    %load/vec4 v0x16a22b0_0;
    %store/vec4 v0x16a2350_0, 0, 1;
    %fork t_1, S_0x16a1740;
    %jmp t_0;
    .scope S_0x16a1740;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16a1980_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x16a1980_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1656d90;
    %load/vec4 v0x16a1980_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x16a21c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a2080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a1fe0_0, 0;
    %assign/vec4 v0x16a1f40_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16a1980_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x16a1980_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x16a1410;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1656ef0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x16a21c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a2080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a1fe0_0, 0;
    %assign/vec4 v0x16a1f40_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x16a22b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x16a2350_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1643320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16a5fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16a6440_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1643320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x16a5fe0_0;
    %inv;
    %store/vec4 v0x16a5fe0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1643320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x16a2120_0, v0x16a65b0_0, v0x16a5e00_0, v0x16a5ea0_0, v0x16a5f40_0, v0x16a6080_0, v0x16a6300_0, v0x16a6260_0, v0x16a61c0_0, v0x16a6120_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1643320;
T_9 ;
    %load/vec4 v0x16a63a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x16a63a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16a63a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x16a63a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x16a63a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x16a63a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x16a63a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x16a63a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x16a63a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x16a63a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1643320;
T_10 ;
    %wait E_0x1656ef0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16a63a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16a63a0_0, 4, 32;
    %load/vec4 v0x16a64e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x16a63a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16a63a0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16a63a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16a63a0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x16a6300_0;
    %load/vec4 v0x16a6300_0;
    %load/vec4 v0x16a6260_0;
    %xor;
    %load/vec4 v0x16a6300_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x16a63a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16a63a0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x16a63a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16a63a0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x16a61c0_0;
    %load/vec4 v0x16a61c0_0;
    %load/vec4 v0x16a6120_0;
    %xor;
    %load/vec4 v0x16a61c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x16a63a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16a63a0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x16a63a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16a63a0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/ece241_2013_q2/iter0/response40/top_module.sv";
