{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 09:02:27 2023 " "Info: Processing started: Tue Nov 28 09:02:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RegisterSerialkekiri -c RegisterSerialkekiri --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RegisterSerialkekiri -c RegisterSerialkekiri --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "rst_c " "Warning: Node \"rst_c\" is a latch" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nState.s5_458 " "Warning: Node \"nState.s5_458\" is a latch" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nState.s4_473 " "Warning: Node \"nState.s4_473\" is a latch" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nState.s2_503 " "Warning: Node \"nState.s2_503\" is a latch" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nState.s3_488 " "Warning: Node \"nState.s3_488\" is a latch" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nState.s7_428 " "Warning: Node \"nState.s7_428\" is a latch" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nState.s1_518 " "Warning: Node \"nState.s1_518\" is a latch" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nState.s8_413 " "Warning: Node \"nState.s8_413\" is a latch" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adding_scount " "Warning: Node \"adding_scount\" is a latch" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nState.sEND_398 " "Warning: Node \"nState.sEND_398\" is a latch" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nState.s6_443 " "Warning: Node \"nState.s6_443\" is a latch" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "M\[0\] " "Info: Assuming node \"M\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "M\[2\] " "Info: Assuming node \"M\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "M\[1\] " "Info: Assuming node \"M\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Comp\[0\] " "Info: Assuming node \"Comp\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Comp\[1\] " "Info: Assuming node \"Comp\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "32 " "Warning: Found 32 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "scount\[0\] " "Info: Detected ripple clock \"scount\[0\]\" as buffer" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 45 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "scount\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "scount\[1\] " "Info: Detected ripple clock \"scount\[1\]\" as buffer" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 45 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "scount\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "scount\[2\] " "Info: Detected ripple clock \"scount\[2\]\" as buffer" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 45 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "scount\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "adding_scount~0 " "Info: Detected gated clock \"adding_scount~0\" as buffer" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "adding_scount~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cState.s6 " "Info: Detected ripple clock \"cState.s6\" as buffer" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cState.s6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector18~4 " "Info: Detected gated clock \"Selector18~4\" as buffer" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector18~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector18~3 " "Info: Detected gated clock \"Selector18~3\" as buffer" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector18~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector18~0 " "Info: Detected gated clock \"Selector18~0\" as buffer" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector18~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector18~1 " "Info: Detected gated clock \"Selector18~1\" as buffer" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector18~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "scount\[6\] " "Info: Detected ripple clock \"scount\[6\]\" as buffer" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 45 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "scount\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "scount\[3\] " "Info: Detected ripple clock \"scount\[3\]\" as buffer" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 45 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "scount\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "scount\[4\] " "Info: Detected ripple clock \"scount\[4\]\" as buffer" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 45 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "scount\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "scount\[5\] " "Info: Detected ripple clock \"scount\[5\]\" as buffer" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 45 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "scount\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cState.s8 " "Info: Detected ripple clock \"cState.s8\" as buffer" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cState.s8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector18~2 " "Info: Detected gated clock \"Selector18~2\" as buffer" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector18~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cState.s7 " "Info: Detected ripple clock \"cState.s7\" as buffer" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cState.s7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "count\[0\] " "Info: Detected ripple clock \"count\[0\]\" as buffer" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 45 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "count\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "count\[3\] " "Info: Detected ripple clock \"count\[3\]\" as buffer" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 45 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "count\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "count\[1\] " "Info: Detected ripple clock \"count\[1\]\" as buffer" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 45 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "count\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "count\[2\] " "Info: Detected ripple clock \"count\[2\]\" as buffer" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 45 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "count\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "count\[4\] " "Info: Detected ripple clock \"count\[4\]\" as buffer" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 45 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "count\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~0 " "Info: Detected gated clock \"Equal0~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cState.s2 " "Info: Detected ripple clock \"cState.s2\" as buffer" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cState.s2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cState.s4 " "Info: Detected ripple clock \"cState.s4\" as buffer" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cState.s4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_1~1 " "Info: Detected gated clock \"process_1~1\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_1~0 " "Info: Detected gated clock \"process_1~0\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cState.s3 " "Info: Detected ripple clock \"cState.s3\" as buffer" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cState.s3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cState.s5 " "Info: Detected ripple clock \"cState.s5\" as buffer" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cState.s5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "count\[5\] " "Info: Detected ripple clock \"count\[5\]\" as buffer" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 45 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "count\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rst_c~2 " "Info: Detected gated clock \"rst_c~2\" as buffer" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rst_c~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rst_c~1 " "Info: Detected gated clock \"rst_c~1\" as buffer" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rst_c~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "count\[6\] " "Info: Detected ripple clock \"count\[6\]\" as buffer" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 45 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "count\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register nState.s4_473 register cState.s4 83.61 MHz 11.96 ns Internal " "Info: Clock \"clk\" has Internal fmax of 83.61 MHz between source register \"nState.s4_473\" and destination register \"cState.s4\" (period= 11.96 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.508 ns + Longest register register " "Info: + Longest register to register delay is 0.508 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nState.s4_473 1 REG LCCOMB_X21_Y7_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 1; REG Node = 'nState.s4_473'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nState.s4_473 } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.309 ns) 0.508 ns cState.s4 2 REG LCFF_X21_Y7_N23 6 " "Info: 2: + IC(0.199 ns) + CELL(0.309 ns) = 0.508 ns; Loc. = LCFF_X21_Y7_N23; Fanout = 6; REG Node = 'cState.s4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { nState.s4_473 cState.s4 } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 60.83 % ) " "Info: Total cell delay = 0.309 ns ( 60.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.199 ns ( 39.17 % ) " "Info: Total interconnect delay = 0.199 ns ( 39.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { nState.s4_473 cState.s4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.508 ns" { nState.s4_473 {} cState.s4 {} } { 0.000ns 0.199ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.382 ns - Smallest " "Info: - Smallest clock skew is -5.382 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.755 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 22 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.283 ns) + CELL(0.618 ns) 2.755 ns cState.s4 2 REG LCFF_X21_Y7_N23 6 " "Info: 2: + IC(1.283 ns) + CELL(0.618 ns) = 2.755 ns; Loc. = LCFF_X21_Y7_N23; Fanout = 6; REG Node = 'cState.s4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.901 ns" { clk cState.s4 } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 53.43 % ) " "Info: Total cell delay = 1.472 ns ( 53.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.283 ns ( 46.57 % ) " "Info: Total interconnect delay = 1.283 ns ( 46.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { clk cState.s4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { clk {} clk~combout {} cState.s4 {} } { 0.000ns 0.000ns 1.283ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.137 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 22 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.712 ns) 2.789 ns scount\[2\] 2 REG LCFF_X17_Y7_N5 3 " "Info: 2: + IC(1.223 ns) + CELL(0.712 ns) = 2.789 ns; Loc. = LCFF_X17_Y7_N5; Fanout = 3; REG Node = 'scount\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { clk scount[2] } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.228 ns) 3.260 ns Selector18~3 3 COMB LCCOMB_X17_Y7_N18 1 " "Info: 3: + IC(0.243 ns) + CELL(0.228 ns) = 3.260 ns; Loc. = LCCOMB_X17_Y7_N18; Fanout = 1; COMB Node = 'Selector18~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { scount[2] Selector18~3 } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.357 ns) 4.471 ns Selector18~1 4 COMB LCCOMB_X21_Y10_N0 1 " "Info: 4: + IC(0.854 ns) + CELL(0.357 ns) = 4.471 ns; Loc. = LCCOMB_X21_Y10_N0; Fanout = 1; COMB Node = 'Selector18~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.211 ns" { Selector18~3 Selector18~1 } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.228 ns) 4.933 ns Selector18~2 5 COMB LCCOMB_X21_Y10_N10 1 " "Info: 5: + IC(0.234 ns) + CELL(0.228 ns) = 4.933 ns; Loc. = LCCOMB_X21_Y10_N10; Fanout = 1; COMB Node = 'Selector18~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { Selector18~1 Selector18~2 } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.901 ns) + CELL(0.000 ns) 6.834 ns Selector18~2clkctrl 6 COMB CLKCTRL_G0 9 " "Info: 6: + IC(1.901 ns) + CELL(0.000 ns) = 6.834 ns; Loc. = CLKCTRL_G0; Fanout = 9; COMB Node = 'Selector18~2clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.901 ns" { Selector18~2 Selector18~2clkctrl } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.346 ns) 8.137 ns nState.s4_473 7 REG LCCOMB_X21_Y7_N20 1 " "Info: 7: + IC(0.957 ns) + CELL(0.346 ns) = 8.137 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 1; REG Node = 'nState.s4_473'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { Selector18~2clkctrl nState.s4_473 } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.725 ns ( 33.49 % ) " "Info: Total cell delay = 2.725 ns ( 33.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.412 ns ( 66.51 % ) " "Info: Total interconnect delay = 5.412 ns ( 66.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.137 ns" { clk scount[2] Selector18~3 Selector18~1 Selector18~2 Selector18~2clkctrl nState.s4_473 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.137 ns" { clk {} clk~combout {} scount[2] {} Selector18~3 {} Selector18~1 {} Selector18~2 {} Selector18~2clkctrl {} nState.s4_473 {} } { 0.000ns 0.000ns 1.223ns 0.243ns 0.854ns 0.234ns 1.901ns 0.957ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.357ns 0.228ns 0.000ns 0.346ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { clk cState.s4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { clk {} clk~combout {} cState.s4 {} } { 0.000ns 0.000ns 1.283ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.137 ns" { clk scount[2] Selector18~3 Selector18~1 Selector18~2 Selector18~2clkctrl nState.s4_473 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.137 ns" { clk {} clk~combout {} scount[2] {} Selector18~3 {} Selector18~1 {} Selector18~2 {} Selector18~2clkctrl {} nState.s4_473 {} } { 0.000ns 0.000ns 1.223ns 0.243ns 0.854ns 0.234ns 1.901ns 0.957ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.357ns 0.228ns 0.000ns 0.346ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 22 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { nState.s4_473 cState.s4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.508 ns" { nState.s4_473 {} cState.s4 {} } { 0.000ns 0.199ns } { 0.000ns 0.309ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { clk cState.s4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { clk {} clk~combout {} cState.s4 {} } { 0.000ns 0.000ns 1.283ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.137 ns" { clk scount[2] Selector18~3 Selector18~1 Selector18~2 Selector18~2clkctrl nState.s4_473 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.137 ns" { clk {} clk~combout {} scount[2] {} Selector18~3 {} Selector18~1 {} Selector18~2 {} Selector18~2clkctrl {} nState.s4_473 {} } { 0.000ns 0.000ns 1.223ns 0.243ns 0.854ns 0.234ns 1.901ns 0.957ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.357ns 0.228ns 0.000ns 0.346ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 48 " "Warning: Circuit may not operate. Detected 48 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "cState.s1 nState.s2_503 clk 4.614 ns " "Info: Found hold time violation between source  pin or register \"cState.s1\" and destination pin or register \"nState.s2_503\" for clock \"clk\" (Hold time is 4.614 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.306 ns + Largest " "Info: + Largest clock skew is 5.306 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.758 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 22 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.712 ns) 2.789 ns scount\[2\] 2 REG LCFF_X17_Y7_N5 3 " "Info: 2: + IC(1.223 ns) + CELL(0.712 ns) = 2.789 ns; Loc. = LCFF_X17_Y7_N5; Fanout = 3; REG Node = 'scount\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { clk scount[2] } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.228 ns) 3.260 ns Selector18~3 3 COMB LCCOMB_X17_Y7_N18 1 " "Info: 3: + IC(0.243 ns) + CELL(0.228 ns) = 3.260 ns; Loc. = LCCOMB_X17_Y7_N18; Fanout = 1; COMB Node = 'Selector18~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { scount[2] Selector18~3 } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.357 ns) 4.471 ns Selector18~1 4 COMB LCCOMB_X21_Y10_N0 1 " "Info: 4: + IC(0.854 ns) + CELL(0.357 ns) = 4.471 ns; Loc. = LCCOMB_X21_Y10_N0; Fanout = 1; COMB Node = 'Selector18~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.211 ns" { Selector18~3 Selector18~1 } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.228 ns) 4.933 ns Selector18~2 5 COMB LCCOMB_X21_Y10_N10 1 " "Info: 5: + IC(0.234 ns) + CELL(0.228 ns) = 4.933 ns; Loc. = LCCOMB_X21_Y10_N10; Fanout = 1; COMB Node = 'Selector18~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { Selector18~1 Selector18~2 } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.901 ns) + CELL(0.000 ns) 6.834 ns Selector18~2clkctrl 6 COMB CLKCTRL_G0 9 " "Info: 6: + IC(1.901 ns) + CELL(0.000 ns) = 6.834 ns; Loc. = CLKCTRL_G0; Fanout = 9; COMB Node = 'Selector18~2clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.901 ns" { Selector18~2 Selector18~2clkctrl } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.053 ns) 7.758 ns nState.s2_503 7 REG LCCOMB_X17_Y7_N28 1 " "Info: 7: + IC(0.871 ns) + CELL(0.053 ns) = 7.758 ns; Loc. = LCCOMB_X17_Y7_N28; Fanout = 1; REG Node = 'nState.s2_503'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { Selector18~2clkctrl nState.s2_503 } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.432 ns ( 31.35 % ) " "Info: Total cell delay = 2.432 ns ( 31.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.326 ns ( 68.65 % ) " "Info: Total interconnect delay = 5.326 ns ( 68.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.758 ns" { clk scount[2] Selector18~3 Selector18~1 Selector18~2 Selector18~2clkctrl nState.s2_503 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.758 ns" { clk {} clk~combout {} scount[2] {} Selector18~3 {} Selector18~1 {} Selector18~2 {} Selector18~2clkctrl {} nState.s2_503 {} } { 0.000ns 0.000ns 1.223ns 0.243ns 0.854ns 0.234ns 1.901ns 0.871ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.357ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.452 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 22 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 14 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.618 ns) 2.452 ns cState.s1 3 REG LCFF_X17_Y7_N15 1 " "Info: 3: + IC(0.637 ns) + CELL(0.618 ns) = 2.452 ns; Loc. = LCFF_X17_Y7_N15; Fanout = 1; REG Node = 'cState.s1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { clk~clkctrl cState.s1 } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.03 % ) " "Info: Total cell delay = 1.472 ns ( 60.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.980 ns ( 39.97 % ) " "Info: Total interconnect delay = 0.980 ns ( 39.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { clk clk~clkctrl cState.s1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.452 ns" { clk {} clk~combout {} clk~clkctrl {} cState.s1 {} } { 0.000ns 0.000ns 0.343ns 0.637ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.758 ns" { clk scount[2] Selector18~3 Selector18~1 Selector18~2 Selector18~2clkctrl nState.s2_503 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.758 ns" { clk {} clk~combout {} scount[2] {} Selector18~3 {} Selector18~1 {} Selector18~2 {} Selector18~2clkctrl {} nState.s2_503 {} } { 0.000ns 0.000ns 1.223ns 0.243ns 0.854ns 0.234ns 1.901ns 0.871ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.357ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { clk clk~clkctrl cState.s1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.452 ns" { clk {} clk~combout {} clk~clkctrl {} cState.s1 {} } { 0.000ns 0.000ns 0.343ns 0.637ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.598 ns - Shortest register register " "Info: - Shortest register to register delay is 0.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cState.s1 1 REG LCFF_X17_Y7_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y7_N15; Fanout = 1; REG Node = 'cState.s1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cState.s1 } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.346 ns) 0.598 ns nState.s2_503 2 REG LCCOMB_X17_Y7_N28 1 " "Info: 2: + IC(0.252 ns) + CELL(0.346 ns) = 0.598 ns; Loc. = LCCOMB_X17_Y7_N28; Fanout = 1; REG Node = 'nState.s2_503'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { cState.s1 nState.s2_503 } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.346 ns ( 57.86 % ) " "Info: Total cell delay = 0.346 ns ( 57.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.252 ns ( 42.14 % ) " "Info: Total interconnect delay = 0.252 ns ( 42.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { cState.s1 nState.s2_503 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.598 ns" { cState.s1 {} nState.s2_503 {} } { 0.000ns 0.252ns } { 0.000ns 0.346ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 22 -1 0 } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.758 ns" { clk scount[2] Selector18~3 Selector18~1 Selector18~2 Selector18~2clkctrl nState.s2_503 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.758 ns" { clk {} clk~combout {} scount[2] {} Selector18~3 {} Selector18~1 {} Selector18~2 {} Selector18~2clkctrl {} nState.s2_503 {} } { 0.000ns 0.000ns 1.223ns 0.243ns 0.854ns 0.234ns 1.901ns 0.871ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.357ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { clk clk~clkctrl cState.s1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.452 ns" { clk {} clk~combout {} clk~clkctrl {} cState.s1 {} } { 0.000ns 0.000ns 0.343ns 0.637ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { cState.s1 nState.s2_503 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.598 ns" { cState.s1 {} nState.s2_503 {} } { 0.000ns 0.252ns } { 0.000ns 0.346ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "nState.s6_443 Comp\[0\] Comp\[1\] 2.235 ns register " "Info: tsu for register \"nState.s6_443\" (data pin = \"Comp\[0\]\", clock pin = \"Comp\[1\]\") is 2.235 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.944 ns + Longest pin register " "Info: + Longest pin to register delay is 6.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns Comp\[0\] 1 CLK PIN_Y17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y17; Fanout = 3; CLK Node = 'Comp\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Comp[0] } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.740 ns) + CELL(0.272 ns) 5.869 ns Selector8~0 2 COMB LCCOMB_X21_Y10_N12 1 " "Info: 2: + IC(4.740 ns) + CELL(0.272 ns) = 5.869 ns; Loc. = LCCOMB_X21_Y10_N12; Fanout = 1; COMB Node = 'Selector8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.012 ns" { Comp[0] Selector8~0 } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.228 ns) 6.944 ns nState.s6_443 3 REG LCCOMB_X18_Y7_N14 1 " "Info: 3: + IC(0.847 ns) + CELL(0.228 ns) = 6.944 ns; Loc. = LCCOMB_X18_Y7_N14; Fanout = 1; REG Node = 'nState.s6_443'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { Selector8~0 nState.s6_443 } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.357 ns ( 19.54 % ) " "Info: Total cell delay = 1.357 ns ( 19.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.587 ns ( 80.46 % ) " "Info: Total interconnect delay = 5.587 ns ( 80.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.944 ns" { Comp[0] Selector8~0 nState.s6_443 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.944 ns" { Comp[0] {} Comp[0]~combout {} Selector8~0 {} nState.s6_443 {} } { 0.000ns 0.000ns 4.740ns 0.847ns } { 0.000ns 0.857ns 0.272ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.596 ns + " "Info: + Micro setup delay of destination is 0.596 ns" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Comp\[1\] destination 5.305 ns - Shortest register " "Info: - Shortest clock path from clock \"Comp\[1\]\" to destination register is 5.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns Comp\[1\] 1 CLK PIN_AA13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA13; Fanout = 3; CLK Node = 'Comp\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Comp[1] } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.366 ns) 2.476 ns Selector18~2 2 COMB LCCOMB_X21_Y10_N10 1 " "Info: 2: + IC(1.301 ns) + CELL(0.366 ns) = 2.476 ns; Loc. = LCCOMB_X21_Y10_N10; Fanout = 1; COMB Node = 'Selector18~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { Comp[1] Selector18~2 } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.901 ns) + CELL(0.000 ns) 4.377 ns Selector18~2clkctrl 3 COMB CLKCTRL_G0 9 " "Info: 3: + IC(1.901 ns) + CELL(0.000 ns) = 4.377 ns; Loc. = CLKCTRL_G0; Fanout = 9; COMB Node = 'Selector18~2clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.901 ns" { Selector18~2 Selector18~2clkctrl } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.053 ns) 5.305 ns nState.s6_443 4 REG LCCOMB_X18_Y7_N14 1 " "Info: 4: + IC(0.875 ns) + CELL(0.053 ns) = 5.305 ns; Loc. = LCCOMB_X18_Y7_N14; Fanout = 1; REG Node = 'nState.s6_443'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { Selector18~2clkctrl nState.s6_443 } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.228 ns ( 23.15 % ) " "Info: Total cell delay = 1.228 ns ( 23.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.077 ns ( 76.85 % ) " "Info: Total interconnect delay = 4.077 ns ( 76.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.305 ns" { Comp[1] Selector18~2 Selector18~2clkctrl nState.s6_443 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.305 ns" { Comp[1] {} Comp[1]~combout {} Selector18~2 {} Selector18~2clkctrl {} nState.s6_443 {} } { 0.000ns 0.000ns 1.301ns 1.901ns 0.875ns } { 0.000ns 0.809ns 0.366ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.944 ns" { Comp[0] Selector8~0 nState.s6_443 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.944 ns" { Comp[0] {} Comp[0]~combout {} Selector8~0 {} nState.s6_443 {} } { 0.000ns 0.000ns 4.740ns 0.847ns } { 0.000ns 0.857ns 0.272ns 0.228ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.305 ns" { Comp[1] Selector18~2 Selector18~2clkctrl nState.s6_443 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.305 ns" { Comp[1] {} Comp[1]~combout {} Selector18~2 {} Selector18~2clkctrl {} nState.s6_443 {} } { 0.000ns 0.000ns 1.301ns 1.901ns 0.875ns } { 0.000ns 0.809ns 0.366ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk LP LP~reg0 6.386 ns register " "Info: tco from clock \"clk\" to destination pin \"LP\" through register \"LP~reg0\" is 6.386 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.453 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 22 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 14 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.618 ns) 2.453 ns LP~reg0 3 REG LCFF_X18_Y7_N15 1 " "Info: 3: + IC(0.638 ns) + CELL(0.618 ns) = 2.453 ns; Loc. = LCFF_X18_Y7_N15; Fanout = 1; REG Node = 'LP~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { clk~clkctrl LP~reg0 } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 112 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.01 % ) " "Info: Total cell delay = 1.472 ns ( 60.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.981 ns ( 39.99 % ) " "Info: Total interconnect delay = 0.981 ns ( 39.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { clk clk~clkctrl LP~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.453 ns" { clk {} clk~combout {} clk~clkctrl {} LP~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.638ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 112 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.839 ns + Longest register pin " "Info: + Longest register to pin delay is 3.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LP~reg0 1 REG LCFF_X18_Y7_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y7_N15; Fanout = 1; REG Node = 'LP~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LP~reg0 } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 112 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.851 ns) + CELL(1.988 ns) 3.839 ns LP 2 PIN PIN_D13 0 " "Info: 2: + IC(1.851 ns) + CELL(1.988 ns) = 3.839 ns; Loc. = PIN_D13; Fanout = 0; PIN Node = 'LP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.839 ns" { LP~reg0 LP } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.988 ns ( 51.78 % ) " "Info: Total cell delay = 1.988 ns ( 51.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.851 ns ( 48.22 % ) " "Info: Total interconnect delay = 1.851 ns ( 48.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.839 ns" { LP~reg0 LP } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.839 ns" { LP~reg0 {} LP {} } { 0.000ns 1.851ns } { 0.000ns 1.988ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { clk clk~clkctrl LP~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.453 ns" { clk {} clk~combout {} clk~clkctrl {} LP~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.638ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.839 ns" { LP~reg0 LP } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.839 ns" { LP~reg0 {} LP {} } { 0.000ns 1.851ns } { 0.000ns 1.988ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "nState.s8_413 Comp\[1\] clk 2.199 ns register " "Info: th for register \"nState.s8_413\" (data pin = \"Comp\[1\]\", clock pin = \"clk\") is 2.199 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.796 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 22 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.712 ns) 2.789 ns scount\[2\] 2 REG LCFF_X17_Y7_N5 3 " "Info: 2: + IC(1.223 ns) + CELL(0.712 ns) = 2.789 ns; Loc. = LCFF_X17_Y7_N5; Fanout = 3; REG Node = 'scount\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { clk scount[2] } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.228 ns) 3.260 ns Selector18~3 3 COMB LCCOMB_X17_Y7_N18 1 " "Info: 3: + IC(0.243 ns) + CELL(0.228 ns) = 3.260 ns; Loc. = LCCOMB_X17_Y7_N18; Fanout = 1; COMB Node = 'Selector18~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { scount[2] Selector18~3 } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.357 ns) 4.471 ns Selector18~1 4 COMB LCCOMB_X21_Y10_N0 1 " "Info: 4: + IC(0.854 ns) + CELL(0.357 ns) = 4.471 ns; Loc. = LCCOMB_X21_Y10_N0; Fanout = 1; COMB Node = 'Selector18~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.211 ns" { Selector18~3 Selector18~1 } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.228 ns) 4.933 ns Selector18~2 5 COMB LCCOMB_X21_Y10_N10 1 " "Info: 5: + IC(0.234 ns) + CELL(0.228 ns) = 4.933 ns; Loc. = LCCOMB_X21_Y10_N10; Fanout = 1; COMB Node = 'Selector18~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { Selector18~1 Selector18~2 } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.901 ns) + CELL(0.000 ns) 6.834 ns Selector18~2clkctrl 6 COMB CLKCTRL_G0 9 " "Info: 6: + IC(1.901 ns) + CELL(0.000 ns) = 6.834 ns; Loc. = CLKCTRL_G0; Fanout = 9; COMB Node = 'Selector18~2clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.901 ns" { Selector18~2 Selector18~2clkctrl } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.053 ns) 7.796 ns nState.s8_413 7 REG LCCOMB_X21_Y10_N4 1 " "Info: 7: + IC(0.909 ns) + CELL(0.053 ns) = 7.796 ns; Loc. = LCCOMB_X21_Y10_N4; Fanout = 1; REG Node = 'nState.s8_413'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { Selector18~2clkctrl nState.s8_413 } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.432 ns ( 31.20 % ) " "Info: Total cell delay = 2.432 ns ( 31.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.364 ns ( 68.80 % ) " "Info: Total interconnect delay = 5.364 ns ( 68.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.796 ns" { clk scount[2] Selector18~3 Selector18~1 Selector18~2 Selector18~2clkctrl nState.s8_413 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.796 ns" { clk {} clk~combout {} scount[2] {} Selector18~3 {} Selector18~1 {} Selector18~2 {} Selector18~2clkctrl {} nState.s8_413 {} } { 0.000ns 0.000ns 1.223ns 0.243ns 0.854ns 0.234ns 1.901ns 0.909ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.357ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.597 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns Comp\[1\] 1 CLK PIN_AA13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA13; Fanout = 3; CLK Node = 'Comp\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Comp[1] } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.268 ns) + CELL(0.053 ns) 5.130 ns Selector10~0 2 COMB LCCOMB_X21_Y10_N8 1 " "Info: 2: + IC(4.268 ns) + CELL(0.053 ns) = 5.130 ns; Loc. = LCCOMB_X21_Y10_N8; Fanout = 1; COMB Node = 'Selector10~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.321 ns" { Comp[1] Selector10~0 } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.228 ns) 5.597 ns nState.s8_413 3 REG LCCOMB_X21_Y10_N4 1 " "Info: 3: + IC(0.239 ns) + CELL(0.228 ns) = 5.597 ns; Loc. = LCCOMB_X21_Y10_N4; Fanout = 1; REG Node = 'nState.s8_413'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector10~0 nState.s8_413 } "NODE_NAME" } } { "../../Division/DIVIDER VHDL/FSM_divider.vhd" "" { Text "C:/Users/Marvin/Kuliah/TAHUN KEDUA/Semester 1/Sistem Digital/TUGAS BESAR/Division/DIVIDER VHDL/FSM_divider.vhd" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.090 ns ( 19.47 % ) " "Info: Total cell delay = 1.090 ns ( 19.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.507 ns ( 80.53 % ) " "Info: Total interconnect delay = 4.507 ns ( 80.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.597 ns" { Comp[1] Selector10~0 nState.s8_413 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.597 ns" { Comp[1] {} Comp[1]~combout {} Selector10~0 {} nState.s8_413 {} } { 0.000ns 0.000ns 4.268ns 0.239ns } { 0.000ns 0.809ns 0.053ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.796 ns" { clk scount[2] Selector18~3 Selector18~1 Selector18~2 Selector18~2clkctrl nState.s8_413 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.796 ns" { clk {} clk~combout {} scount[2] {} Selector18~3 {} Selector18~1 {} Selector18~2 {} Selector18~2clkctrl {} nState.s8_413 {} } { 0.000ns 0.000ns 1.223ns 0.243ns 0.854ns 0.234ns 1.901ns 0.909ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.357ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.597 ns" { Comp[1] Selector10~0 nState.s8_413 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.597 ns" { Comp[1] {} Comp[1]~combout {} Selector10~0 {} nState.s8_413 {} } { 0.000ns 0.000ns 4.268ns 0.239ns } { 0.000ns 0.809ns 0.053ns 0.228ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 15 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 09:02:28 2023 " "Info: Processing ended: Tue Nov 28 09:02:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
