
electroclave.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002010  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002010  80002010  00002410  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         0000f70c  80002010  80002010  00002410  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80011800  80011800  00011c00  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       000008dc  80011a00  80011a00  00011e00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .lalign       00000004  800122dc  800122dc  000126dc  2**0
                  ALLOC
  6 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  7 .data         000005b8  00000008  800122e0  00012808  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00000700  000005c0  000005c0  00000000  2**2
                  ALLOC
  9 .heap         0000e340  00000cc0  00000cc0  00000000  2**0
                  ALLOC
 10 .comment      00000030  00000000  00000000  00012dc0  2**0
                  CONTENTS, READONLY
 11 .debug_aranges 00001180  00000000  00000000  00012df0  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_pubnames 000027e6  00000000  00000000  00013f70  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   0002dff6  00000000  00000000  00016756  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 00005686  00000000  00000000  0004474c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   000111be  00000000  00000000  00049dd2  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000031d0  00000000  00000000  0005af90  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00006ce3  00000000  00000000  0005e160  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_loc    0000acb7  00000000  00000000  00064e43  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_macinfo 01032c9c  00000000  00000000  0006fafa  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .stack        00001000  0000f000  0000f000  00000000  2**0
                  ALLOC
 21 .flash_nvram0 00000100  8007ff00  80012898  00012f00  2**2
                  ALLOC
 22 .flash_nvram1 00000100  8007fe00  80080000  00012e00  2**2
                  ALLOC
 23 .flash_nvram2 00000600  8007f800  8007ff00  00013000  2**2
                  ALLOC
 24 .flash_nvram3 00003a00  8007be00  8007fe00  00012e00  2**2
                  ALLOC
 25 .debug_ranges 00001200  00000000  00000000  010a2798  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_start>:

  .global _start
  .type _start, @function
_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80000000:	48 1f       	lddpc	pc,80000004 <_start+0x4>
80000002:	00 00       	add	r0,r0
80000004:	80 00       	ld.sh	r0,r0[0x0]
80000006:	59 7c       	cp.w	r12,23

80000008 <_trampoline>:

  .global _trampoline
  .type _trampoline, @function
_trampoline:
  // Jump to program start.
  rjmp    program_start
80000008:	e0 8f 10 00 	bral	80002008 <program_start>
	...

80002008 <program_start>:

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002008:	48 1f       	lddpc	pc,8000200c <program_start+0x4>
8000200a:	00 00       	add	r0,r0
8000200c:	80 00       	ld.sh	r0,r0[0x0]
8000200e:	59 7c       	cp.w	r12,23

Disassembly of section .text:

80002010 <io_pin>:

#define EC_ONE_MICROSECOND 8

unsigned char io_pin(unsigned char idx);
unsigned char io_pin(unsigned char idx)
{
80002010:	eb cd 40 80 	pushm	r7,lr
80002014:	1a 97       	mov	r7,sp
80002016:	20 1d       	sub	sp,4
80002018:	18 98       	mov	r8,r12
8000201a:	ef 68 ff fc 	st.b	r7[-4],r8
	switch (idx)
8000201e:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80002022:	58 28       	cp.w	r8,2
80002024:	c1 10       	breq	80002046 <io_pin+0x36>
80002026:	e0 89 00 07 	brgt	80002034 <io_pin+0x24>
8000202a:	58 08       	cp.w	r8,0
8000202c:	c0 90       	breq	8000203e <io_pin+0x2e>
8000202e:	58 18       	cp.w	r8,1
80002030:	c0 90       	breq	80002042 <io_pin+0x32>
80002032:	c1 08       	rjmp	80002052 <io_pin+0x42>
80002034:	58 38       	cp.w	r8,3
80002036:	c0 a0       	breq	8000204a <io_pin+0x3a>
80002038:	58 48       	cp.w	r8,4
8000203a:	c0 a0       	breq	8000204e <io_pin+0x3e>
8000203c:	c0 b8       	rjmp	80002052 <io_pin+0x42>
	{
		case 0:
			return ECLAVE_SERIAL_ID0;
8000203e:	33 38       	mov	r8,51
80002040:	c0 a8       	rjmp	80002054 <io_pin+0x44>
			break;
		case 1:
			return ECLAVE_SERIAL_ID1;
80002042:	33 48       	mov	r8,52
80002044:	c0 88       	rjmp	80002054 <io_pin+0x44>
			break;
		case 2:
			return ECLAVE_SERIAL_ID2;
80002046:	33 58       	mov	r8,53
80002048:	c0 68       	rjmp	80002054 <io_pin+0x44>
			break;
		case 3:
			return ECLAVE_SERIAL_ID3;
8000204a:	33 68       	mov	r8,54
8000204c:	c0 48       	rjmp	80002054 <io_pin+0x44>
			break;
		case 4:
			return ECLAVE_SERIAL_ID4;
8000204e:	33 78       	mov	r8,55
80002050:	c0 28       	rjmp	80002054 <io_pin+0x44>
			break;
		default: 
			return 0; //TODO: return a better error code here
80002052:	30 08       	mov	r8,0
			break;
	}
}
80002054:	10 9c       	mov	r12,r8
80002056:	2f fd       	sub	sp,-4
80002058:	e3 cd 80 80 	ldm	sp++,r7,pc

8000205c <drive_DQ_low>:

void drive_DQ_low(unsigned char idx);
void drive_DQ_low(unsigned char idx)
{
8000205c:	eb cd 40 80 	pushm	r7,lr
80002060:	1a 97       	mov	r7,sp
80002062:	20 3d       	sub	sp,12
80002064:	18 98       	mov	r8,r12
80002066:	ef 68 ff f4 	st.b	r7[-12],r8
	unsigned char ioPin;
	int32_t ioFlags;
	
	ioPin = io_pin(idx);
8000206a:	ef 38 ff f4 	ld.ub	r8,r7[-12]
8000206e:	10 9c       	mov	r12,r8
80002070:	f0 1f 00 0c 	mcall	800020a0 <drive_DQ_low+0x44>
80002074:	18 98       	mov	r8,r12
80002076:	ef 68 ff fb 	st.b	r7[-5],r8
	
	ioFlags = (GPIO_DIR_OUTPUT); //14may15 experiment
8000207a:	30 18       	mov	r8,1
8000207c:	ef 48 ff fc 	st.w	r7[-4],r8
	gpio_configure_pin(ioPin, ioFlags); //14may15 experiment
80002080:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002084:	ef 38 ff fb 	ld.ub	r8,r7[-5]
80002088:	12 9b       	mov	r11,r9
8000208a:	10 9c       	mov	r12,r8
8000208c:	f0 1f 00 06 	mcall	800020a4 <drive_DQ_low+0x48>

	gpio_set_pin_low(ioPin);
80002090:	ef 38 ff fb 	ld.ub	r8,r7[-5]
80002094:	10 9c       	mov	r12,r8
80002096:	f0 1f 00 05 	mcall	800020a8 <drive_DQ_low+0x4c>

}
8000209a:	2f dd       	sub	sp,-12
8000209c:	e3 cd 80 80 	ldm	sp++,r7,pc
800020a0:	80 00       	ld.sh	r0,r0[0x0]
800020a2:	20 10       	sub	r0,1
800020a4:	80 00       	ld.sh	r0,r0[0x0]
800020a6:	48 28       	lddpc	r8,800020ac <release_the_bus>
800020a8:	80 00       	ld.sh	r0,r0[0x0]
800020aa:	4b 3c       	lddpc	r12,80002174 <SetSpeed>

800020ac <release_the_bus>:

void release_the_bus(unsigned char idx);
void release_the_bus(unsigned char idx)
{
800020ac:	eb cd 40 80 	pushm	r7,lr
800020b0:	1a 97       	mov	r7,sp
800020b2:	20 3d       	sub	sp,12
800020b4:	18 98       	mov	r8,r12
800020b6:	ef 68 ff f4 	st.b	r7[-12],r8
	unsigned char ioPin;
	int32_t ioFlags;
	
	ioPin = io_pin(idx);
800020ba:	ef 38 ff f4 	ld.ub	r8,r7[-12]
800020be:	10 9c       	mov	r12,r8
800020c0:	f0 1f 00 0a 	mcall	800020e8 <release_the_bus+0x3c>
800020c4:	18 98       	mov	r8,r12
800020c6:	ef 68 ff fb 	st.b	r7[-5],r8
	
//14may15 experiment	gpio_set_pin_high(ioPin);
	
	ioFlags = (GPIO_DIR_INPUT); //14may15 experiment
800020ca:	30 08       	mov	r8,0
800020cc:	ef 48 ff fc 	st.w	r7[-4],r8
	gpio_configure_pin(ioPin, ioFlags); //14may15 experiment
800020d0:	ee f9 ff fc 	ld.w	r9,r7[-4]
800020d4:	ef 38 ff fb 	ld.ub	r8,r7[-5]
800020d8:	12 9b       	mov	r11,r9
800020da:	10 9c       	mov	r12,r8
800020dc:	f0 1f 00 04 	mcall	800020ec <release_the_bus+0x40>

}
800020e0:	2f dd       	sub	sp,-12
800020e2:	e3 cd 80 80 	ldm	sp++,r7,pc
800020e6:	00 00       	add	r0,r0
800020e8:	80 00       	ld.sh	r0,r0[0x0]
800020ea:	20 10       	sub	r0,1
800020ec:	80 00       	ld.sh	r0,r0[0x0]
800020ee:	48 28       	lddpc	r8,800020f4 <gpio_input+0x4>

800020f0 <gpio_input>:

void gpio_input(unsigned char idx) //14may15 experiment
{
800020f0:	eb cd 40 80 	pushm	r7,lr
800020f4:	1a 97       	mov	r7,sp
800020f6:	20 3d       	sub	sp,12
800020f8:	18 98       	mov	r8,r12
800020fa:	ef 68 ff f4 	st.b	r7[-12],r8
	uint32_t ioFlags;
	unsigned char ioPin;
		
	ioPin = io_pin(idx);
800020fe:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80002102:	10 9c       	mov	r12,r8
80002104:	f0 1f 00 09 	mcall	80002128 <gpio_input+0x38>
80002108:	18 98       	mov	r8,r12
8000210a:	ef 68 ff ff 	st.b	r7[-1],r8
		
	ioFlags = (GPIO_DIR_INPUT);
8000210e:	30 08       	mov	r8,0
80002110:	ef 48 ff f8 	st.w	r7[-8],r8
	gpio_configure_pin(ioPin, ioFlags);
80002114:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80002118:	ee fb ff f8 	ld.w	r11,r7[-8]
8000211c:	10 9c       	mov	r12,r8
8000211e:	f0 1f 00 04 	mcall	8000212c <gpio_input+0x3c>

}
80002122:	2f dd       	sub	sp,-12
80002124:	e3 cd 80 80 	ldm	sp++,r7,pc
80002128:	80 00       	ld.sh	r0,r0[0x0]
8000212a:	20 10       	sub	r0,1
8000212c:	80 00       	ld.sh	r0,r0[0x0]
8000212e:	48 28       	lddpc	r8,80002134 <sample_line+0x4>

80002130 <sample_line>:

unsigned char sample_line(unsigned char idx);
unsigned char sample_line(unsigned char idx)
{
80002130:	eb cd 40 80 	pushm	r7,lr
80002134:	1a 97       	mov	r7,sp
80002136:	20 2d       	sub	sp,8
80002138:	18 98       	mov	r8,r12
8000213a:	ef 68 ff f8 	st.b	r7[-8],r8
//14may15 experiment		uint32_t ioFlags;
		unsigned char retVal, ioPin;
		
		ioPin = io_pin(idx);
8000213e:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80002142:	10 9c       	mov	r12,r8
80002144:	f0 1f 00 0a 	mcall	8000216c <sample_line+0x3c>
80002148:	18 98       	mov	r8,r12
8000214a:	ef 68 ff ff 	st.b	r7[-1],r8
		
//14may15 experiment		ioFlags = (GPIO_DIR_INPUT);
//14may15 experiment		gpio_configure_pin(ioPin, ioFlags);

		retVal = gpio_get_pin_value(ioPin);
8000214e:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80002152:	10 9c       	mov	r12,r8
80002154:	f0 1f 00 07 	mcall	80002170 <sample_line+0x40>
80002158:	18 98       	mov	r8,r12
8000215a:	ef 68 ff fe 	st.b	r7[-2],r8

//14may15 experiment		ioFlags = (GPIO_DIR_OUTPUT);
//14may15 experiment		gpio_configure_pin(ioPin, ioFlags);

		return retVal;
8000215e:	ef 38 ff fe 	ld.ub	r8,r7[-2]
}
80002162:	10 9c       	mov	r12,r8
80002164:	2f ed       	sub	sp,-8
80002166:	e3 cd 80 80 	ldm	sp++,r7,pc
8000216a:	00 00       	add	r0,r0
8000216c:	80 00       	ld.sh	r0,r0[0x0]
8000216e:	20 10       	sub	r0,1
80002170:	80 00       	ld.sh	r0,r0[0x0]
80002172:	4a c6       	lddpc	r6,80002220 <SetSpeed+0xac>

80002174 <SetSpeed>:

//-----------------------------------------------------------------------------
// Set the 1-Wire timing to 'standard' (standard=1) or 'overdrive' (standard=0).
//
void SetSpeed(int standard)
{
80002174:	eb cd 40 80 	pushm	r7,lr
80002178:	1a 97       	mov	r7,sp
8000217a:	20 1d       	sub	sp,4
8000217c:	ef 4c ff fc 	st.w	r7[-4],r12
		J = 410;
	}
	
#endif

	if (standard) //experiment 16may15 cut everything in half, some issue with using the PLL? and fudge the tight numbers at the low end
80002180:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002184:	58 08       	cp.w	r8,0
80002186:	c2 20       	breq	800021ca <SetSpeed+0x56>
	{
		// Standard Speed
		A = 0; //6;
80002188:	4a 18       	lddpc	r8,8000220c <SetSpeed+0x98>
8000218a:	30 09       	mov	r9,0
8000218c:	91 09       	st.w	r8[0x0],r9
		B = 32; //64;
8000218e:	4a 18       	lddpc	r8,80002210 <SetSpeed+0x9c>
80002190:	32 09       	mov	r9,32
80002192:	91 09       	st.w	r8[0x0],r9
		C = 30; //60;
80002194:	4a 08       	lddpc	r8,80002214 <SetSpeed+0xa0>
80002196:	31 e9       	mov	r9,30
80002198:	91 09       	st.w	r8[0x0],r9
		D = 2; //10;
8000219a:	4a 08       	lddpc	r8,80002218 <SetSpeed+0xa4>
8000219c:	30 29       	mov	r9,2
8000219e:	91 09       	st.w	r8[0x0],r9
		E = 2; //9;
800021a0:	49 f8       	lddpc	r8,8000221c <SetSpeed+0xa8>
800021a2:	30 29       	mov	r9,2
800021a4:	91 09       	st.w	r8[0x0],r9
		F = 27; //55;
800021a6:	49 f8       	lddpc	r8,80002220 <SetSpeed+0xac>
800021a8:	31 b9       	mov	r9,27
800021aa:	91 09       	st.w	r8[0x0],r9
		G = 0; //0;
800021ac:	49 e8       	lddpc	r8,80002224 <SetSpeed+0xb0>
800021ae:	30 09       	mov	r9,0
800021b0:	91 09       	st.w	r8[0x0],r9
		H = 240; //480;
800021b2:	49 e8       	lddpc	r8,80002228 <SetSpeed+0xb4>
800021b4:	e0 69 00 f0 	mov	r9,240
800021b8:	91 09       	st.w	r8[0x0],r9
		I = 35; //70;
800021ba:	49 d8       	lddpc	r8,8000222c <SetSpeed+0xb8>
800021bc:	32 39       	mov	r9,35
800021be:	91 09       	st.w	r8[0x0],r9
		J = 205; //410;
800021c0:	49 c8       	lddpc	r8,80002230 <SetSpeed+0xbc>
800021c2:	e0 69 00 cd 	mov	r9,205
800021c6:	91 09       	st.w	r8[0x0],r9
800021c8:	c1 f8       	rjmp	80002206 <SetSpeed+0x92>


	else
	{
		// Overdrive Speed
		A = 1.5;
800021ca:	49 18       	lddpc	r8,8000220c <SetSpeed+0x98>
800021cc:	30 19       	mov	r9,1
800021ce:	91 09       	st.w	r8[0x0],r9
		B = 7.5;
800021d0:	49 08       	lddpc	r8,80002210 <SetSpeed+0x9c>
800021d2:	30 79       	mov	r9,7
800021d4:	91 09       	st.w	r8[0x0],r9
		C = 7.5;
800021d6:	49 08       	lddpc	r8,80002214 <SetSpeed+0xa0>
800021d8:	30 79       	mov	r9,7
800021da:	91 09       	st.w	r8[0x0],r9
		D = 2.5;
800021dc:	48 f8       	lddpc	r8,80002218 <SetSpeed+0xa4>
800021de:	30 29       	mov	r9,2
800021e0:	91 09       	st.w	r8[0x0],r9
		E = 0.75;
800021e2:	48 f8       	lddpc	r8,8000221c <SetSpeed+0xa8>
800021e4:	30 09       	mov	r9,0
800021e6:	91 09       	st.w	r8[0x0],r9
		F = 7;
800021e8:	48 e8       	lddpc	r8,80002220 <SetSpeed+0xac>
800021ea:	30 79       	mov	r9,7
800021ec:	91 09       	st.w	r8[0x0],r9
		G = 2.5;
800021ee:	48 e8       	lddpc	r8,80002224 <SetSpeed+0xb0>
800021f0:	30 29       	mov	r9,2
800021f2:	91 09       	st.w	r8[0x0],r9
		H = 70;
800021f4:	48 d8       	lddpc	r8,80002228 <SetSpeed+0xb4>
800021f6:	34 69       	mov	r9,70
800021f8:	91 09       	st.w	r8[0x0],r9
		I = 8.5;
800021fa:	48 d8       	lddpc	r8,8000222c <SetSpeed+0xb8>
800021fc:	30 89       	mov	r9,8
800021fe:	91 09       	st.w	r8[0x0],r9
		J = 40;
80002200:	48 c8       	lddpc	r8,80002230 <SetSpeed+0xbc>
80002202:	32 89       	mov	r9,40
80002204:	91 09       	st.w	r8[0x0],r9
	}
}
80002206:	2f fd       	sub	sp,-4
80002208:	e3 cd 80 80 	ldm	sp++,r7,pc
8000220c:	00 00       	add	r0,r0
8000220e:	08 0c       	add	r12,r4
80002210:	00 00       	add	r0,r0
80002212:	08 10       	sub	r0,r4
80002214:	00 00       	add	r0,r0
80002216:	08 18       	sub	r8,r4
80002218:	00 00       	add	r0,r0
8000221a:	08 08       	add	r8,r4
8000221c:	00 00       	add	r0,r0
8000221e:	08 24       	rsub	r4,r4
80002220:	00 00       	add	r0,r0
80002222:	08 2c       	rsub	r12,r4
80002224:	00 00       	add	r0,r0
80002226:	08 1c       	sub	r12,r4
80002228:	00 00       	add	r0,r0
8000222a:	08 20       	rsub	r0,r4
8000222c:	00 00       	add	r0,r0
8000222e:	08 28       	rsub	r8,r4
80002230:	00 00       	add	r0,r0
80002232:	08 14       	sub	r4,r4

80002234 <OWTouchReset>:
// Generate a 1-Wire reset, return 1 if no presence detect was found,
// return 0 otherwise.
// (NOTE: Does not handle alarm presence from DS2404/DS1994)
//
int OWTouchReset(unsigned char idx)
{
80002234:	eb cd 40 8f 	pushm	r0-r3,r7,lr
80002238:	1a 97       	mov	r7,sp
8000223a:	fa cd 00 e0 	sub	sp,sp,224
8000223e:	18 98       	mov	r8,r12
80002240:	ef 68 ff 48 	st.b	r7[-184],r8
	int result;

	cpu_delay_us(A, EC_CPU_CLOCK_100MHZ);
80002244:	fe f8 05 9c 	ld.w	r8,pc[1436]
80002248:	70 08       	ld.w	r8,r8[0x0]
8000224a:	ef 48 ff 84 	st.w	r7[-124],r8
8000224e:	e0 68 e1 00 	mov	r8,57600
80002252:	ea 18 05 f5 	orh	r8,0x5f5
80002256:	ef 48 ff 80 	st.w	r7[-128],r8
8000225a:	ee f8 ff 84 	ld.w	r8,r7[-124]
8000225e:	ef 48 ff 8c 	st.w	r7[-116],r8
80002262:	ee f8 ff 80 	ld.w	r8,r7[-128]
80002266:	ef 48 ff 88 	st.w	r7[-120],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
8000226a:	ee f2 ff 8c 	ld.w	r2,r7[-116]
8000226e:	30 03       	mov	r3,0
80002270:	ee fa ff 88 	ld.w	r10,r7[-120]
80002274:	30 0b       	mov	r11,0
80002276:	e6 0a 02 49 	mul	r9,r3,r10
8000227a:	f6 02 02 48 	mul	r8,r11,r2
8000227e:	10 09       	add	r9,r8
80002280:	e4 0a 06 4a 	mulu.d	r10,r2,r10
80002284:	16 09       	add	r9,r11
80002286:	12 9b       	mov	r11,r9
80002288:	ee 78 42 3f 	mov	r8,999999
8000228c:	30 09       	mov	r9,0
8000228e:	10 0a       	add	r10,r8
80002290:	f6 09 00 4b 	adc	r11,r11,r9
80002294:	ee 78 42 40 	mov	r8,1000000
80002298:	30 09       	mov	r9,0
8000229a:	f0 1f 01 53 	mcall	800027e4 <OWTouchReset+0x5b0>
8000229e:	14 98       	mov	r8,r10
800022a0:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
800022a2:	ef 48 ff 94 	st.w	r7[-108],r8
800022a6:	ee c8 00 b4 	sub	r8,r7,180
800022aa:	ef 48 ff 90 	st.w	r7[-112],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800022ae:	e1 b8 00 42 	mfsr	r8,0x108
800022b2:	10 99       	mov	r9,r8
800022b4:	ee f8 ff 90 	ld.w	r8,r7[-112]
800022b8:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800022ba:	ee f8 ff 90 	ld.w	r8,r7[-112]
800022be:	70 09       	ld.w	r9,r8[0x0]
800022c0:	ee f8 ff 94 	ld.w	r8,r7[-108]
800022c4:	10 09       	add	r9,r8
800022c6:	ee f8 ff 90 	ld.w	r8,r7[-112]
800022ca:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
800022cc:	ee f9 ff 90 	ld.w	r9,r7[-112]
800022d0:	30 08       	mov	r8,0
800022d2:	f3 68 00 08 	st.b	r9[8],r8
800022d6:	ee c8 00 b4 	sub	r8,r7,180
800022da:	ef 48 ff 98 	st.w	r7[-104],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800022de:	e1 b8 00 42 	mfsr	r8,0x108
800022e2:	ef 48 ff 9c 	st.w	r7[-100],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
800022e6:	ee f8 ff 98 	ld.w	r8,r7[-104]
800022ea:	f1 39 00 08 	ld.ub	r9,r8[8]
800022ee:	30 28       	mov	r8,2
800022f0:	f0 09 18 00 	cp.b	r9,r8
800022f4:	c0 31       	brne	800022fa <OWTouchReset+0xc6>
    return false;
800022f6:	30 08       	mov	r8,0
800022f8:	c4 38       	rjmp	8000237e <OWTouchReset+0x14a>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
800022fa:	ee f8 ff 98 	ld.w	r8,r7[-104]
800022fe:	f1 39 00 08 	ld.ub	r9,r8[8]
80002302:	30 18       	mov	r8,1
80002304:	f0 09 18 00 	cp.b	r9,r8
80002308:	c0 31       	brne	8000230e <OWTouchReset+0xda>
    return true;
8000230a:	30 18       	mov	r8,1
8000230c:	c3 98       	rjmp	8000237e <OWTouchReset+0x14a>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000230e:	ee f8 ff 98 	ld.w	r8,r7[-104]
80002312:	70 09       	ld.w	r9,r8[0x0]
80002314:	ee f8 ff 98 	ld.w	r8,r7[-104]
80002318:	70 18       	ld.w	r8,r8[0x4]
8000231a:	10 39       	cp.w	r9,r8
8000231c:	e0 88 00 1a 	brls	80002350 <OWTouchReset+0x11c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002320:	ee f8 ff 98 	ld.w	r8,r7[-104]
80002324:	70 08       	ld.w	r8,r8[0x0]
80002326:	ee f9 ff 9c 	ld.w	r9,r7[-100]
8000232a:	10 39       	cp.w	r9,r8
8000232c:	c1 02       	brcc	8000234c <OWTouchReset+0x118>
8000232e:	ee f8 ff 98 	ld.w	r8,r7[-104]
80002332:	70 18       	ld.w	r8,r8[0x4]
80002334:	ee f9 ff 9c 	ld.w	r9,r7[-100]
80002338:	10 39       	cp.w	r9,r8
8000233a:	e0 88 00 09 	brls	8000234c <OWTouchReset+0x118>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000233e:	ee f9 ff 98 	ld.w	r9,r7[-104]
80002342:	30 18       	mov	r8,1
80002344:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80002348:	30 18       	mov	r8,1
8000234a:	c1 a8       	rjmp	8000237e <OWTouchReset+0x14a>
    }
    return false;
8000234c:	30 08       	mov	r8,0
8000234e:	c1 88       	rjmp	8000237e <OWTouchReset+0x14a>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002350:	ee f8 ff 98 	ld.w	r8,r7[-104]
80002354:	70 08       	ld.w	r8,r8[0x0]
80002356:	ee f9 ff 9c 	ld.w	r9,r7[-100]
8000235a:	10 39       	cp.w	r9,r8
8000235c:	c0 93       	brcs	8000236e <OWTouchReset+0x13a>
8000235e:	ee f8 ff 98 	ld.w	r8,r7[-104]
80002362:	70 18       	ld.w	r8,r8[0x4]
80002364:	ee f9 ff 9c 	ld.w	r9,r7[-100]
80002368:	10 39       	cp.w	r9,r8
8000236a:	e0 88 00 09 	brls	8000237c <OWTouchReset+0x148>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000236e:	ee f9 ff 98 	ld.w	r9,r7[-104]
80002372:	30 18       	mov	r8,1
80002374:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80002378:	30 18       	mov	r8,1
8000237a:	c0 28       	rjmp	8000237e <OWTouchReset+0x14a>
    }
    return false;
8000237c:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
8000237e:	58 08       	cp.w	r8,0
80002380:	ca b0       	breq	800022d6 <OWTouchReset+0xa2>
	drive_DQ_low(idx);
80002382:	ef 38 ff 48 	ld.ub	r8,r7[-184]
80002386:	10 9c       	mov	r12,r8
80002388:	f0 1f 01 18 	mcall	800027e8 <OWTouchReset+0x5b4>
	cpu_delay_us(H, EC_CPU_CLOCK_100MHZ);	//tRSTL (reset low) 480-640us
8000238c:	fe f8 04 60 	ld.w	r8,pc[1120]
80002390:	70 08       	ld.w	r8,r8[0x0]
80002392:	ef 48 ff a4 	st.w	r7[-92],r8
80002396:	e0 68 e1 00 	mov	r8,57600
8000239a:	ea 18 05 f5 	orh	r8,0x5f5
8000239e:	ef 48 ff a0 	st.w	r7[-96],r8
800023a2:	ee f8 ff a4 	ld.w	r8,r7[-92]
800023a6:	ef 48 ff ac 	st.w	r7[-84],r8
800023aa:	ee f8 ff a0 	ld.w	r8,r7[-96]
800023ae:	ef 48 ff a8 	st.w	r7[-88],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
800023b2:	ee fc ff ac 	ld.w	r12,r7[-84]
800023b6:	ef 4c ff 2c 	st.w	r7[-212],r12
800023ba:	30 0b       	mov	r11,0
800023bc:	ef 4b ff 28 	st.w	r7[-216],r11
800023c0:	ee f9 ff a8 	ld.w	r9,r7[-88]
800023c4:	ef 49 ff 24 	st.w	r7[-220],r9
800023c8:	30 08       	mov	r8,0
800023ca:	ef 48 ff 20 	st.w	r7[-224],r8
800023ce:	ee fa ff 28 	ld.w	r10,r7[-216]
800023d2:	ee fc ff 24 	ld.w	r12,r7[-220]
800023d6:	b9 3a       	mul	r10,r12
800023d8:	ee f8 ff 20 	ld.w	r8,r7[-224]
800023dc:	ee fb ff 2c 	ld.w	r11,r7[-212]
800023e0:	b7 38       	mul	r8,r11
800023e2:	10 0a       	add	r10,r8
800023e4:	ee fc ff 2c 	ld.w	r12,r7[-212]
800023e8:	ee fb ff 24 	ld.w	r11,r7[-220]
800023ec:	f8 0b 06 48 	mulu.d	r8,r12,r11
800023f0:	12 0a       	add	r10,r9
800023f2:	14 99       	mov	r9,r10
800023f4:	ee 7a 42 3f 	mov	r10,999999
800023f8:	30 0b       	mov	r11,0
800023fa:	f0 0a 00 0a 	add	r10,r8,r10
800023fe:	f2 0b 00 4b 	adc	r11,r9,r11
80002402:	ee 78 42 40 	mov	r8,1000000
80002406:	30 09       	mov	r9,0
80002408:	f0 1f 00 f7 	mcall	800027e4 <OWTouchReset+0x5b0>
8000240c:	14 98       	mov	r8,r10
8000240e:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
80002410:	ef 48 ff b4 	st.w	r7[-76],r8
80002414:	ee c8 00 a8 	sub	r8,r7,168
80002418:	ef 48 ff b0 	st.w	r7[-80],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000241c:	e1 b8 00 42 	mfsr	r8,0x108
80002420:	10 99       	mov	r9,r8
80002422:	ee f8 ff b0 	ld.w	r8,r7[-80]
80002426:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002428:	ee f8 ff b0 	ld.w	r8,r7[-80]
8000242c:	70 09       	ld.w	r9,r8[0x0]
8000242e:	ee f8 ff b4 	ld.w	r8,r7[-76]
80002432:	10 09       	add	r9,r8
80002434:	ee f8 ff b0 	ld.w	r8,r7[-80]
80002438:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000243a:	ee f9 ff b0 	ld.w	r9,r7[-80]
8000243e:	30 08       	mov	r8,0
80002440:	f3 68 00 08 	st.b	r9[8],r8
80002444:	ee c8 00 a8 	sub	r8,r7,168
80002448:	ef 48 ff b8 	st.w	r7[-72],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000244c:	e1 b8 00 42 	mfsr	r8,0x108
80002450:	ef 48 ff bc 	st.w	r7[-68],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80002454:	ee f8 ff b8 	ld.w	r8,r7[-72]
80002458:	f1 39 00 08 	ld.ub	r9,r8[8]
8000245c:	30 28       	mov	r8,2
8000245e:	f0 09 18 00 	cp.b	r9,r8
80002462:	c0 31       	brne	80002468 <OWTouchReset+0x234>
    return false;
80002464:	30 08       	mov	r8,0
80002466:	c4 38       	rjmp	800024ec <OWTouchReset+0x2b8>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
80002468:	ee f8 ff b8 	ld.w	r8,r7[-72]
8000246c:	f1 39 00 08 	ld.ub	r9,r8[8]
80002470:	30 18       	mov	r8,1
80002472:	f0 09 18 00 	cp.b	r9,r8
80002476:	c0 31       	brne	8000247c <OWTouchReset+0x248>
    return true;
80002478:	30 18       	mov	r8,1
8000247a:	c3 98       	rjmp	800024ec <OWTouchReset+0x2b8>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000247c:	ee f8 ff b8 	ld.w	r8,r7[-72]
80002480:	70 09       	ld.w	r9,r8[0x0]
80002482:	ee f8 ff b8 	ld.w	r8,r7[-72]
80002486:	70 18       	ld.w	r8,r8[0x4]
80002488:	10 39       	cp.w	r9,r8
8000248a:	e0 88 00 1a 	brls	800024be <OWTouchReset+0x28a>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000248e:	ee f8 ff b8 	ld.w	r8,r7[-72]
80002492:	70 08       	ld.w	r8,r8[0x0]
80002494:	ee f9 ff bc 	ld.w	r9,r7[-68]
80002498:	10 39       	cp.w	r9,r8
8000249a:	c1 02       	brcc	800024ba <OWTouchReset+0x286>
8000249c:	ee f8 ff b8 	ld.w	r8,r7[-72]
800024a0:	70 18       	ld.w	r8,r8[0x4]
800024a2:	ee f9 ff bc 	ld.w	r9,r7[-68]
800024a6:	10 39       	cp.w	r9,r8
800024a8:	e0 88 00 09 	brls	800024ba <OWTouchReset+0x286>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
800024ac:	ee f9 ff b8 	ld.w	r9,r7[-72]
800024b0:	30 18       	mov	r8,1
800024b2:	f3 68 00 08 	st.b	r9[8],r8
      return true;
800024b6:	30 18       	mov	r8,1
800024b8:	c1 a8       	rjmp	800024ec <OWTouchReset+0x2b8>
    }
    return false;
800024ba:	30 08       	mov	r8,0
800024bc:	c1 88       	rjmp	800024ec <OWTouchReset+0x2b8>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800024be:	ee f8 ff b8 	ld.w	r8,r7[-72]
800024c2:	70 08       	ld.w	r8,r8[0x0]
800024c4:	ee f9 ff bc 	ld.w	r9,r7[-68]
800024c8:	10 39       	cp.w	r9,r8
800024ca:	c0 93       	brcs	800024dc <OWTouchReset+0x2a8>
800024cc:	ee f8 ff b8 	ld.w	r8,r7[-72]
800024d0:	70 18       	ld.w	r8,r8[0x4]
800024d2:	ee f9 ff bc 	ld.w	r9,r7[-68]
800024d6:	10 39       	cp.w	r9,r8
800024d8:	e0 88 00 09 	brls	800024ea <OWTouchReset+0x2b6>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
800024dc:	ee f9 ff b8 	ld.w	r9,r7[-72]
800024e0:	30 18       	mov	r8,1
800024e2:	f3 68 00 08 	st.b	r9[8],r8
      return true;
800024e6:	30 18       	mov	r8,1
800024e8:	c0 28       	rjmp	800024ec <OWTouchReset+0x2b8>
    }
    return false;
800024ea:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
800024ec:	58 08       	cp.w	r8,0
800024ee:	ca b0       	breq	80002444 <OWTouchReset+0x210>
	release_the_bus(idx);
800024f0:	ef 38 ff 48 	ld.ub	r8,r7[-184]
800024f4:	10 9c       	mov	r12,r8
800024f6:	f0 1f 00 bf 	mcall	800027f0 <OWTouchReset+0x5bc>
	
	gpio_input(idx); //14may15 experiment
800024fa:	ef 38 ff 48 	ld.ub	r8,r7[-184]
800024fe:	10 9c       	mov	r12,r8
80002500:	f0 1f 00 bd 	mcall	800027f4 <OWTouchReset+0x5c0>

	
	cpu_delay_us(I, EC_CPU_CLOCK_100MHZ);	//tMSP (presence detect sample) 60-75us
80002504:	fe f8 02 f4 	ld.w	r8,pc[756]
80002508:	70 08       	ld.w	r8,r8[0x0]
8000250a:	ef 48 ff c4 	st.w	r7[-60],r8
8000250e:	e0 68 e1 00 	mov	r8,57600
80002512:	ea 18 05 f5 	orh	r8,0x5f5
80002516:	ef 48 ff c0 	st.w	r7[-64],r8
8000251a:	ee f8 ff c4 	ld.w	r8,r7[-60]
8000251e:	ef 48 ff cc 	st.w	r7[-52],r8
80002522:	ee f8 ff c0 	ld.w	r8,r7[-64]
80002526:	ef 48 ff c8 	st.w	r7[-56],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
8000252a:	ee f9 ff cc 	ld.w	r9,r7[-52]
8000252e:	ef 49 ff 3c 	st.w	r7[-196],r9
80002532:	30 08       	mov	r8,0
80002534:	ef 48 ff 38 	st.w	r7[-200],r8
80002538:	ee fc ff c8 	ld.w	r12,r7[-56]
8000253c:	ef 4c ff 34 	st.w	r7[-204],r12
80002540:	30 0b       	mov	r11,0
80002542:	ef 4b ff 30 	st.w	r7[-208],r11
80002546:	ee fa ff 38 	ld.w	r10,r7[-200]
8000254a:	ee f9 ff 34 	ld.w	r9,r7[-204]
8000254e:	b3 3a       	mul	r10,r9
80002550:	ee f8 ff 30 	ld.w	r8,r7[-208]
80002554:	ee fc ff 3c 	ld.w	r12,r7[-196]
80002558:	b9 38       	mul	r8,r12
8000255a:	10 0a       	add	r10,r8
8000255c:	ee fb ff 3c 	ld.w	r11,r7[-196]
80002560:	ee fc ff 34 	ld.w	r12,r7[-204]
80002564:	f6 0c 06 48 	mulu.d	r8,r11,r12
80002568:	12 0a       	add	r10,r9
8000256a:	14 99       	mov	r9,r10
8000256c:	ee 7a 42 3f 	mov	r10,999999
80002570:	30 0b       	mov	r11,0
80002572:	f0 0a 00 0a 	add	r10,r8,r10
80002576:	f2 0b 00 4b 	adc	r11,r9,r11
8000257a:	ee 78 42 40 	mov	r8,1000000
8000257e:	30 09       	mov	r9,0
80002580:	f0 1f 00 99 	mcall	800027e4 <OWTouchReset+0x5b0>
80002584:	14 98       	mov	r8,r10
80002586:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
80002588:	ef 48 ff d4 	st.w	r7[-44],r8
8000258c:	ee c8 00 9c 	sub	r8,r7,156
80002590:	ef 48 ff d0 	st.w	r7[-48],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002594:	e1 b8 00 42 	mfsr	r8,0x108
80002598:	10 99       	mov	r9,r8
8000259a:	ee f8 ff d0 	ld.w	r8,r7[-48]
8000259e:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800025a0:	ee f8 ff d0 	ld.w	r8,r7[-48]
800025a4:	70 09       	ld.w	r9,r8[0x0]
800025a6:	ee f8 ff d4 	ld.w	r8,r7[-44]
800025aa:	10 09       	add	r9,r8
800025ac:	ee f8 ff d0 	ld.w	r8,r7[-48]
800025b0:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
800025b2:	ee f9 ff d0 	ld.w	r9,r7[-48]
800025b6:	30 08       	mov	r8,0
800025b8:	f3 68 00 08 	st.b	r9[8],r8
800025bc:	ee c8 00 9c 	sub	r8,r7,156
800025c0:	ef 48 ff d8 	st.w	r7[-40],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800025c4:	e1 b8 00 42 	mfsr	r8,0x108
800025c8:	ef 48 ff dc 	st.w	r7[-36],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
800025cc:	ee f8 ff d8 	ld.w	r8,r7[-40]
800025d0:	f1 39 00 08 	ld.ub	r9,r8[8]
800025d4:	30 28       	mov	r8,2
800025d6:	f0 09 18 00 	cp.b	r9,r8
800025da:	c0 31       	brne	800025e0 <OWTouchReset+0x3ac>
    return false;
800025dc:	30 08       	mov	r8,0
800025de:	c4 38       	rjmp	80002664 <OWTouchReset+0x430>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
800025e0:	ee f8 ff d8 	ld.w	r8,r7[-40]
800025e4:	f1 39 00 08 	ld.ub	r9,r8[8]
800025e8:	30 18       	mov	r8,1
800025ea:	f0 09 18 00 	cp.b	r9,r8
800025ee:	c0 31       	brne	800025f4 <OWTouchReset+0x3c0>
    return true;
800025f0:	30 18       	mov	r8,1
800025f2:	c3 98       	rjmp	80002664 <OWTouchReset+0x430>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800025f4:	ee f8 ff d8 	ld.w	r8,r7[-40]
800025f8:	70 09       	ld.w	r9,r8[0x0]
800025fa:	ee f8 ff d8 	ld.w	r8,r7[-40]
800025fe:	70 18       	ld.w	r8,r8[0x4]
80002600:	10 39       	cp.w	r9,r8
80002602:	e0 88 00 1a 	brls	80002636 <OWTouchReset+0x402>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002606:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000260a:	70 08       	ld.w	r8,r8[0x0]
8000260c:	ee f9 ff dc 	ld.w	r9,r7[-36]
80002610:	10 39       	cp.w	r9,r8
80002612:	c1 02       	brcc	80002632 <OWTouchReset+0x3fe>
80002614:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002618:	70 18       	ld.w	r8,r8[0x4]
8000261a:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000261e:	10 39       	cp.w	r9,r8
80002620:	e0 88 00 09 	brls	80002632 <OWTouchReset+0x3fe>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80002624:	ee f9 ff d8 	ld.w	r9,r7[-40]
80002628:	30 18       	mov	r8,1
8000262a:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000262e:	30 18       	mov	r8,1
80002630:	c1 a8       	rjmp	80002664 <OWTouchReset+0x430>
    }
    return false;
80002632:	30 08       	mov	r8,0
80002634:	c1 88       	rjmp	80002664 <OWTouchReset+0x430>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002636:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000263a:	70 08       	ld.w	r8,r8[0x0]
8000263c:	ee f9 ff dc 	ld.w	r9,r7[-36]
80002640:	10 39       	cp.w	r9,r8
80002642:	c0 93       	brcs	80002654 <OWTouchReset+0x420>
80002644:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002648:	70 18       	ld.w	r8,r8[0x4]
8000264a:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000264e:	10 39       	cp.w	r9,r8
80002650:	e0 88 00 09 	brls	80002662 <OWTouchReset+0x42e>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80002654:	ee f9 ff d8 	ld.w	r9,r7[-40]
80002658:	30 18       	mov	r8,1
8000265a:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000265e:	30 18       	mov	r8,1
80002660:	c0 28       	rjmp	80002664 <OWTouchReset+0x430>
    }
    return false;
80002662:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80002664:	58 08       	cp.w	r8,0
80002666:	ca b0       	breq	800025bc <OWTouchReset+0x388>
	result = sample_line(idx);
80002668:	ef 38 ff 48 	ld.ub	r8,r7[-184]
8000266c:	10 9c       	mov	r12,r8
8000266e:	f0 1f 00 64 	mcall	800027fc <OWTouchReset+0x5c8>
80002672:	18 98       	mov	r8,r12
80002674:	ef 48 ff 7c 	st.w	r7[-132],r8
	
	gpio_input(idx); //14may15 experiement
80002678:	ef 38 ff 48 	ld.ub	r8,r7[-184]
8000267c:	10 9c       	mov	r12,r8
8000267e:	f0 1f 00 5e 	mcall	800027f4 <OWTouchReset+0x5c0>

	cpu_delay_us(J, EC_CPU_CLOCK_100MHZ); // Complete the reset sequence recovery 5-??us (no max?)
80002682:	4e 08       	lddpc	r8,80002800 <OWTouchReset+0x5cc>
80002684:	70 08       	ld.w	r8,r8[0x0]
80002686:	ef 48 ff e4 	st.w	r7[-28],r8
8000268a:	e0 68 e1 00 	mov	r8,57600
8000268e:	ea 18 05 f5 	orh	r8,0x5f5
80002692:	ef 48 ff e0 	st.w	r7[-32],r8
80002696:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000269a:	ef 48 ff ec 	st.w	r7[-20],r8
8000269e:	ee f8 ff e0 	ld.w	r8,r7[-32]
800026a2:	ef 48 ff e8 	st.w	r7[-24],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
800026a6:	ee fb ff ec 	ld.w	r11,r7[-20]
800026aa:	ef 4b ff 44 	st.w	r7[-188],r11
800026ae:	30 09       	mov	r9,0
800026b0:	ef 49 ff 40 	st.w	r7[-192],r9
800026b4:	ee f0 ff e8 	ld.w	r0,r7[-24]
800026b8:	30 01       	mov	r1,0
800026ba:	ee fa ff 40 	ld.w	r10,r7[-192]
800026be:	a1 3a       	mul	r10,r0
800026c0:	ee fc ff 44 	ld.w	r12,r7[-188]
800026c4:	e2 0c 02 48 	mul	r8,r1,r12
800026c8:	10 0a       	add	r10,r8
800026ca:	ee fb ff 44 	ld.w	r11,r7[-188]
800026ce:	f6 00 06 48 	mulu.d	r8,r11,r0
800026d2:	12 0a       	add	r10,r9
800026d4:	14 99       	mov	r9,r10
800026d6:	ee 7a 42 3f 	mov	r10,999999
800026da:	30 0b       	mov	r11,0
800026dc:	f0 0a 00 0a 	add	r10,r8,r10
800026e0:	f2 0b 00 4b 	adc	r11,r9,r11
800026e4:	ee 78 42 40 	mov	r8,1000000
800026e8:	30 09       	mov	r9,0
800026ea:	f0 1f 00 3f 	mcall	800027e4 <OWTouchReset+0x5b0>
800026ee:	14 98       	mov	r8,r10
800026f0:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
800026f2:	ef 48 ff f4 	st.w	r7[-12],r8
800026f6:	ee c8 00 90 	sub	r8,r7,144
800026fa:	ef 48 ff f0 	st.w	r7[-16],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800026fe:	e1 b8 00 42 	mfsr	r8,0x108
80002702:	10 99       	mov	r9,r8
80002704:	ee f8 ff f0 	ld.w	r8,r7[-16]
80002708:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000270a:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000270e:	70 09       	ld.w	r9,r8[0x0]
80002710:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002714:	10 09       	add	r9,r8
80002716:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000271a:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000271c:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002720:	30 08       	mov	r8,0
80002722:	f3 68 00 08 	st.b	r9[8],r8
80002726:	ee c8 00 90 	sub	r8,r7,144
8000272a:	ef 48 ff f8 	st.w	r7[-8],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000272e:	e1 b8 00 42 	mfsr	r8,0x108
80002732:	ef 48 ff fc 	st.w	r7[-4],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80002736:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000273a:	f1 39 00 08 	ld.ub	r9,r8[8]
8000273e:	30 28       	mov	r8,2
80002740:	f0 09 18 00 	cp.b	r9,r8
80002744:	c0 31       	brne	8000274a <OWTouchReset+0x516>
    return false;
80002746:	30 08       	mov	r8,0
80002748:	c4 38       	rjmp	800027ce <OWTouchReset+0x59a>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
8000274a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000274e:	f1 39 00 08 	ld.ub	r9,r8[8]
80002752:	30 18       	mov	r8,1
80002754:	f0 09 18 00 	cp.b	r9,r8
80002758:	c0 31       	brne	8000275e <OWTouchReset+0x52a>
    return true;
8000275a:	30 18       	mov	r8,1
8000275c:	c3 98       	rjmp	800027ce <OWTouchReset+0x59a>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000275e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002762:	70 09       	ld.w	r9,r8[0x0]
80002764:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002768:	70 18       	ld.w	r8,r8[0x4]
8000276a:	10 39       	cp.w	r9,r8
8000276c:	e0 88 00 1a 	brls	800027a0 <OWTouchReset+0x56c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002770:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002774:	70 08       	ld.w	r8,r8[0x0]
80002776:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000277a:	10 39       	cp.w	r9,r8
8000277c:	c1 02       	brcc	8000279c <OWTouchReset+0x568>
8000277e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002782:	70 18       	ld.w	r8,r8[0x4]
80002784:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002788:	10 39       	cp.w	r9,r8
8000278a:	e0 88 00 09 	brls	8000279c <OWTouchReset+0x568>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000278e:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002792:	30 18       	mov	r8,1
80002794:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80002798:	30 18       	mov	r8,1
8000279a:	c1 a8       	rjmp	800027ce <OWTouchReset+0x59a>
    }
    return false;
8000279c:	30 08       	mov	r8,0
8000279e:	c1 88       	rjmp	800027ce <OWTouchReset+0x59a>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800027a0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800027a4:	70 08       	ld.w	r8,r8[0x0]
800027a6:	ee f9 ff fc 	ld.w	r9,r7[-4]
800027aa:	10 39       	cp.w	r9,r8
800027ac:	c0 93       	brcs	800027be <OWTouchReset+0x58a>
800027ae:	ee f8 ff f8 	ld.w	r8,r7[-8]
800027b2:	70 18       	ld.w	r8,r8[0x4]
800027b4:	ee f9 ff fc 	ld.w	r9,r7[-4]
800027b8:	10 39       	cp.w	r9,r8
800027ba:	e0 88 00 09 	brls	800027cc <OWTouchReset+0x598>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
800027be:	ee f9 ff f8 	ld.w	r9,r7[-8]
800027c2:	30 18       	mov	r8,1
800027c4:	f3 68 00 08 	st.b	r9[8],r8
      return true;
800027c8:	30 18       	mov	r8,1
800027ca:	c0 28       	rjmp	800027ce <OWTouchReset+0x59a>
    }
    return false;
800027cc:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
800027ce:	58 08       	cp.w	r8,0
800027d0:	ca b0       	breq	80002726 <OWTouchReset+0x4f2>
	return result; // Return sample presence pulse result
800027d2:	ee f8 ff 7c 	ld.w	r8,r7[-132]
}
800027d6:	10 9c       	mov	r12,r8
800027d8:	2c 8d       	sub	sp,-224
800027da:	e3 cd 80 8f 	ldm	sp++,r0-r3,r7,pc
800027de:	00 00       	add	r0,r0
800027e0:	00 00       	add	r0,r0
800027e2:	08 0c       	add	r12,r4
800027e4:	80 00       	ld.sh	r0,r0[0x0]
800027e6:	c0 36       	brmi	800027ec <OWTouchReset+0x5b8>
800027e8:	80 00       	ld.sh	r0,r0[0x0]
800027ea:	20 5c       	sub	r12,5
800027ec:	00 00       	add	r0,r0
800027ee:	08 20       	rsub	r0,r4
800027f0:	80 00       	ld.sh	r0,r0[0x0]
800027f2:	20 ac       	sub	r12,10
800027f4:	80 00       	ld.sh	r0,r0[0x0]
800027f6:	20 f0       	sub	r0,15
800027f8:	00 00       	add	r0,r0
800027fa:	08 28       	rsub	r8,r4
800027fc:	80 00       	ld.sh	r0,r0[0x0]
800027fe:	21 30       	sub	r0,19
80002800:	00 00       	add	r0,r0
80002802:	08 14       	sub	r4,r4

80002804 <drive_DQ_low_and_release_the_bus>:

void drive_DQ_low_and_release_the_bus(unsigned char idx);
void drive_DQ_low_and_release_the_bus(unsigned char idx)
{
80002804:	eb cd 40 8f 	pushm	r0-r3,r7,lr
80002808:	1a 97       	mov	r7,sp
8000280a:	20 fd       	sub	sp,60
8000280c:	18 98       	mov	r8,r12
8000280e:	ef 68 ff c4 	st.b	r7[-60],r8
	unsigned char ioPin;
	int32_t ioFlagsOutput, ioFlagsInput;
	
	ioPin = io_pin(idx);
80002812:	ef 38 ff c4 	ld.ub	r8,r7[-60]
80002816:	10 9c       	mov	r12,r8
80002818:	f0 1f 00 61 	mcall	8000299c <drive_DQ_low_and_release_the_bus+0x198>
8000281c:	18 98       	mov	r8,r12
8000281e:	ef 68 ff d7 	st.b	r7[-41],r8
	
	ioFlagsInput = (GPIO_DIR_INPUT);
80002822:	30 08       	mov	r8,0
80002824:	ef 48 ff dc 	st.w	r7[-36],r8
	ioFlagsOutput = (GPIO_DIR_OUTPUT); //14may15 experiment
80002828:	30 18       	mov	r8,1
8000282a:	ef 48 ff d8 	st.w	r7[-40],r8

	gpio_configure_pin(ioPin, ioFlagsOutput); //14may15 experiment
8000282e:	ee f9 ff d8 	ld.w	r9,r7[-40]
80002832:	ef 38 ff d7 	ld.ub	r8,r7[-41]
80002836:	12 9b       	mov	r11,r9
80002838:	10 9c       	mov	r12,r8
8000283a:	f0 1f 00 5a 	mcall	800029a0 <drive_DQ_low_and_release_the_bus+0x19c>

	gpio_set_pin_low(ioPin);
8000283e:	ef 38 ff d7 	ld.ub	r8,r7[-41]
80002842:	10 9c       	mov	r12,r8
80002844:	f0 1f 00 58 	mcall	800029a4 <drive_DQ_low_and_release_the_bus+0x1a0>
	
	cpu_delay_us(A, EC_CPU_CLOCK_100MHZ);	//tW1L 5-15us
80002848:	4d 88       	lddpc	r8,800029a8 <drive_DQ_low_and_release_the_bus+0x1a4>
8000284a:	70 08       	ld.w	r8,r8[0x0]
8000284c:	ef 48 ff e4 	st.w	r7[-28],r8
80002850:	e0 68 e1 00 	mov	r8,57600
80002854:	ea 18 05 f5 	orh	r8,0x5f5
80002858:	ef 48 ff e0 	st.w	r7[-32],r8
8000285c:	ee f8 ff e4 	ld.w	r8,r7[-28]
80002860:	ef 48 ff ec 	st.w	r7[-20],r8
80002864:	ee f8 ff e0 	ld.w	r8,r7[-32]
80002868:	ef 48 ff e8 	st.w	r7[-24],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
8000286c:	ee f0 ff ec 	ld.w	r0,r7[-20]
80002870:	30 01       	mov	r1,0
80002872:	ee f2 ff e8 	ld.w	r2,r7[-24]
80002876:	30 03       	mov	r3,0
80002878:	e2 02 02 4a 	mul	r10,r1,r2
8000287c:	e6 00 02 48 	mul	r8,r3,r0
80002880:	10 0a       	add	r10,r8
80002882:	e0 02 06 48 	mulu.d	r8,r0,r2
80002886:	12 0a       	add	r10,r9
80002888:	14 99       	mov	r9,r10
8000288a:	ee 7a 42 3f 	mov	r10,999999
8000288e:	30 0b       	mov	r11,0
80002890:	f0 0a 00 0a 	add	r10,r8,r10
80002894:	f2 0b 00 4b 	adc	r11,r9,r11
80002898:	ee 78 42 40 	mov	r8,1000000
8000289c:	30 09       	mov	r9,0
8000289e:	f0 1f 00 44 	mcall	800029ac <drive_DQ_low_and_release_the_bus+0x1a8>
800028a2:	14 98       	mov	r8,r10
800028a4:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
800028a6:	ef 48 ff f4 	st.w	r7[-12],r8
800028aa:	ee c8 00 38 	sub	r8,r7,56
800028ae:	ef 48 ff f0 	st.w	r7[-16],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800028b2:	e1 b8 00 42 	mfsr	r8,0x108
800028b6:	10 99       	mov	r9,r8
800028b8:	ee f8 ff f0 	ld.w	r8,r7[-16]
800028bc:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800028be:	ee f8 ff f0 	ld.w	r8,r7[-16]
800028c2:	70 09       	ld.w	r9,r8[0x0]
800028c4:	ee f8 ff f4 	ld.w	r8,r7[-12]
800028c8:	10 09       	add	r9,r8
800028ca:	ee f8 ff f0 	ld.w	r8,r7[-16]
800028ce:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
800028d0:	ee f9 ff f0 	ld.w	r9,r7[-16]
800028d4:	30 08       	mov	r8,0
800028d6:	f3 68 00 08 	st.b	r9[8],r8
800028da:	ee c8 00 38 	sub	r8,r7,56
800028de:	ef 48 ff f8 	st.w	r7[-8],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800028e2:	e1 b8 00 42 	mfsr	r8,0x108
800028e6:	ef 48 ff fc 	st.w	r7[-4],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
800028ea:	ee f8 ff f8 	ld.w	r8,r7[-8]
800028ee:	f1 39 00 08 	ld.ub	r9,r8[8]
800028f2:	30 28       	mov	r8,2
800028f4:	f0 09 18 00 	cp.b	r9,r8
800028f8:	c0 31       	brne	800028fe <drive_DQ_low_and_release_the_bus+0xfa>
    return false;
800028fa:	30 08       	mov	r8,0
800028fc:	c4 38       	rjmp	80002982 <drive_DQ_low_and_release_the_bus+0x17e>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
800028fe:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002902:	f1 39 00 08 	ld.ub	r9,r8[8]
80002906:	30 18       	mov	r8,1
80002908:	f0 09 18 00 	cp.b	r9,r8
8000290c:	c0 31       	brne	80002912 <drive_DQ_low_and_release_the_bus+0x10e>
    return true;
8000290e:	30 18       	mov	r8,1
80002910:	c3 98       	rjmp	80002982 <drive_DQ_low_and_release_the_bus+0x17e>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002912:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002916:	70 09       	ld.w	r9,r8[0x0]
80002918:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000291c:	70 18       	ld.w	r8,r8[0x4]
8000291e:	10 39       	cp.w	r9,r8
80002920:	e0 88 00 1a 	brls	80002954 <drive_DQ_low_and_release_the_bus+0x150>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002924:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002928:	70 08       	ld.w	r8,r8[0x0]
8000292a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000292e:	10 39       	cp.w	r9,r8
80002930:	c1 02       	brcc	80002950 <drive_DQ_low_and_release_the_bus+0x14c>
80002932:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002936:	70 18       	ld.w	r8,r8[0x4]
80002938:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000293c:	10 39       	cp.w	r9,r8
8000293e:	e0 88 00 09 	brls	80002950 <drive_DQ_low_and_release_the_bus+0x14c>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80002942:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002946:	30 18       	mov	r8,1
80002948:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000294c:	30 18       	mov	r8,1
8000294e:	c1 a8       	rjmp	80002982 <drive_DQ_low_and_release_the_bus+0x17e>
    }
    return false;
80002950:	30 08       	mov	r8,0
80002952:	c1 88       	rjmp	80002982 <drive_DQ_low_and_release_the_bus+0x17e>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002954:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002958:	70 08       	ld.w	r8,r8[0x0]
8000295a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000295e:	10 39       	cp.w	r9,r8
80002960:	c0 93       	brcs	80002972 <drive_DQ_low_and_release_the_bus+0x16e>
80002962:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002966:	70 18       	ld.w	r8,r8[0x4]
80002968:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000296c:	10 39       	cp.w	r9,r8
8000296e:	e0 88 00 09 	brls	80002980 <drive_DQ_low_and_release_the_bus+0x17c>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80002972:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002976:	30 18       	mov	r8,1
80002978:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000297c:	30 18       	mov	r8,1
8000297e:	c0 28       	rjmp	80002982 <drive_DQ_low_and_release_the_bus+0x17e>
    }
    return false;
80002980:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80002982:	58 08       	cp.w	r8,0
80002984:	ca b0       	breq	800028da <drive_DQ_low_and_release_the_bus+0xd6>

	gpio_configure_pin(ioPin, ioFlagsInput); //14may15 experiment
80002986:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000298a:	ef 38 ff d7 	ld.ub	r8,r7[-41]
8000298e:	12 9b       	mov	r11,r9
80002990:	10 9c       	mov	r12,r8
80002992:	f0 1f 00 04 	mcall	800029a0 <drive_DQ_low_and_release_the_bus+0x19c>
	
}
80002996:	2f 1d       	sub	sp,-60
80002998:	e3 cd 80 8f 	ldm	sp++,r0-r3,r7,pc
8000299c:	80 00       	ld.sh	r0,r0[0x0]
8000299e:	20 10       	sub	r0,1
800029a0:	80 00       	ld.sh	r0,r0[0x0]
800029a2:	48 28       	lddpc	r8,800029a8 <drive_DQ_low_and_release_the_bus+0x1a4>
800029a4:	80 00       	ld.sh	r0,r0[0x0]
800029a6:	4b 3c       	lddpc	r12,80002a70 <OWWriteBit+0xc0>
800029a8:	00 00       	add	r0,r0
800029aa:	08 0c       	add	r12,r4
800029ac:	80 00       	ld.sh	r0,r0[0x0]
800029ae:	c0 36       	brmi	800029b4 <OWWriteBit+0x4>

800029b0 <OWWriteBit>:
//-----------------------------------------------------------------------------
// Send a 1-Wire write bit. Provide 10us recovery time.
//
void OWWriteBit(unsigned char idx, int bit);
void OWWriteBit(unsigned char idx, int bit)
{
800029b0:	eb cd 40 8f 	pushm	r0-r3,r7,lr
800029b4:	1a 97       	mov	r7,sp
800029b6:	fa cd 00 ac 	sub	sp,sp,172
800029ba:	18 98       	mov	r8,r12
800029bc:	ef 4b ff 74 	st.w	r7[-140],r11
800029c0:	ef 68 ff 78 	st.b	r7[-136],r8
	if (bit)
800029c4:	ee f8 ff 74 	ld.w	r8,r7[-140]
800029c8:	58 08       	cp.w	r8,0
800029ca:	e0 80 00 ba 	breq	80002b3e <OWWriteBit+0x18e>
	{
		// Write '1' bit
		drive_DQ_low_and_release_the_bus(idx);
800029ce:	ef 38 ff 78 	ld.ub	r8,r7[-136]
800029d2:	10 9c       	mov	r12,r8
800029d4:	f0 1f 01 0a 	mcall	80002dfc <OWWriteBit+0x44c>
#if 0
		drive_DQ_low(idx);
//14may15 take this out entirely, we can't seem to control this precisely enough		cpu_delay_us(A, EC_CPU_CLOCK_100MHZ	//tW1L 5-15us
		release_the_bus(idx);
#endif
		cpu_delay_us(B, EC_CPU_CLOCK_100MHZ);	// Complete the time slot and 10us recovery tSLOT 65-??us (no max)
800029d8:	fe f8 04 28 	ld.w	r8,pc[1064]
800029dc:	70 08       	ld.w	r8,r8[0x0]
800029de:	ef 48 ff a4 	st.w	r7[-92],r8
800029e2:	e0 68 e1 00 	mov	r8,57600
800029e6:	ea 18 05 f5 	orh	r8,0x5f5
800029ea:	ef 48 ff a0 	st.w	r7[-96],r8
800029ee:	ee f8 ff a4 	ld.w	r8,r7[-92]
800029f2:	ef 48 ff ac 	st.w	r7[-84],r8
800029f6:	ee f8 ff a0 	ld.w	r8,r7[-96]
800029fa:	ef 48 ff a8 	st.w	r7[-88],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
800029fe:	ee fc ff ac 	ld.w	r12,r7[-84]
80002a02:	ef 4c ff 60 	st.w	r7[-160],r12
80002a06:	30 0b       	mov	r11,0
80002a08:	ef 4b ff 5c 	st.w	r7[-164],r11
80002a0c:	ee f9 ff a8 	ld.w	r9,r7[-88]
80002a10:	ef 49 ff 58 	st.w	r7[-168],r9
80002a14:	30 08       	mov	r8,0
80002a16:	ef 48 ff 54 	st.w	r7[-172],r8
80002a1a:	ee fa ff 5c 	ld.w	r10,r7[-164]
80002a1e:	ee fc ff 58 	ld.w	r12,r7[-168]
80002a22:	b9 3a       	mul	r10,r12
80002a24:	ee f8 ff 54 	ld.w	r8,r7[-172]
80002a28:	ee fb ff 60 	ld.w	r11,r7[-160]
80002a2c:	b7 38       	mul	r8,r11
80002a2e:	10 0a       	add	r10,r8
80002a30:	ee fc ff 60 	ld.w	r12,r7[-160]
80002a34:	ee fb ff 58 	ld.w	r11,r7[-168]
80002a38:	f8 0b 06 48 	mulu.d	r8,r12,r11
80002a3c:	12 0a       	add	r10,r9
80002a3e:	14 99       	mov	r9,r10
80002a40:	ee 7a 42 3f 	mov	r10,999999
80002a44:	30 0b       	mov	r11,0
80002a46:	f0 0a 00 0a 	add	r10,r8,r10
80002a4a:	f2 0b 00 4b 	adc	r11,r9,r11
80002a4e:	ee 78 42 40 	mov	r8,1000000
80002a52:	30 09       	mov	r9,0
80002a54:	f0 1f 00 ec 	mcall	80002e04 <OWWriteBit+0x454>
80002a58:	14 98       	mov	r8,r10
80002a5a:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
80002a5c:	ef 48 ff b4 	st.w	r7[-76],r8
80002a60:	ee c8 00 84 	sub	r8,r7,132
80002a64:	ef 48 ff b0 	st.w	r7[-80],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002a68:	e1 b8 00 42 	mfsr	r8,0x108
80002a6c:	10 99       	mov	r9,r8
80002a6e:	ee f8 ff b0 	ld.w	r8,r7[-80]
80002a72:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002a74:	ee f8 ff b0 	ld.w	r8,r7[-80]
80002a78:	70 09       	ld.w	r9,r8[0x0]
80002a7a:	ee f8 ff b4 	ld.w	r8,r7[-76]
80002a7e:	10 09       	add	r9,r8
80002a80:	ee f8 ff b0 	ld.w	r8,r7[-80]
80002a84:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
80002a86:	ee f9 ff b0 	ld.w	r9,r7[-80]
80002a8a:	30 08       	mov	r8,0
80002a8c:	f3 68 00 08 	st.b	r9[8],r8
80002a90:	ee c8 00 84 	sub	r8,r7,132
80002a94:	ef 48 ff b8 	st.w	r7[-72],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002a98:	e1 b8 00 42 	mfsr	r8,0x108
80002a9c:	ef 48 ff bc 	st.w	r7[-68],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80002aa0:	ee f8 ff b8 	ld.w	r8,r7[-72]
80002aa4:	f1 39 00 08 	ld.ub	r9,r8[8]
80002aa8:	30 28       	mov	r8,2
80002aaa:	f0 09 18 00 	cp.b	r9,r8
80002aae:	c0 31       	brne	80002ab4 <OWWriteBit+0x104>
    return false;
80002ab0:	30 08       	mov	r8,0
80002ab2:	c4 38       	rjmp	80002b38 <OWWriteBit+0x188>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
80002ab4:	ee f8 ff b8 	ld.w	r8,r7[-72]
80002ab8:	f1 39 00 08 	ld.ub	r9,r8[8]
80002abc:	30 18       	mov	r8,1
80002abe:	f0 09 18 00 	cp.b	r9,r8
80002ac2:	c0 31       	brne	80002ac8 <OWWriteBit+0x118>
    return true;
80002ac4:	30 18       	mov	r8,1
80002ac6:	c3 98       	rjmp	80002b38 <OWWriteBit+0x188>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002ac8:	ee f8 ff b8 	ld.w	r8,r7[-72]
80002acc:	70 09       	ld.w	r9,r8[0x0]
80002ace:	ee f8 ff b8 	ld.w	r8,r7[-72]
80002ad2:	70 18       	ld.w	r8,r8[0x4]
80002ad4:	10 39       	cp.w	r9,r8
80002ad6:	e0 88 00 1a 	brls	80002b0a <OWWriteBit+0x15a>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002ada:	ee f8 ff b8 	ld.w	r8,r7[-72]
80002ade:	70 08       	ld.w	r8,r8[0x0]
80002ae0:	ee f9 ff bc 	ld.w	r9,r7[-68]
80002ae4:	10 39       	cp.w	r9,r8
80002ae6:	c1 02       	brcc	80002b06 <OWWriteBit+0x156>
80002ae8:	ee f8 ff b8 	ld.w	r8,r7[-72]
80002aec:	70 18       	ld.w	r8,r8[0x4]
80002aee:	ee f9 ff bc 	ld.w	r9,r7[-68]
80002af2:	10 39       	cp.w	r9,r8
80002af4:	e0 88 00 09 	brls	80002b06 <OWWriteBit+0x156>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80002af8:	ee f9 ff b8 	ld.w	r9,r7[-72]
80002afc:	30 18       	mov	r8,1
80002afe:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80002b02:	30 18       	mov	r8,1
80002b04:	c1 a8       	rjmp	80002b38 <OWWriteBit+0x188>
    }
    return false;
80002b06:	30 08       	mov	r8,0
80002b08:	c1 88       	rjmp	80002b38 <OWWriteBit+0x188>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002b0a:	ee f8 ff b8 	ld.w	r8,r7[-72]
80002b0e:	70 08       	ld.w	r8,r8[0x0]
80002b10:	ee f9 ff bc 	ld.w	r9,r7[-68]
80002b14:	10 39       	cp.w	r9,r8
80002b16:	c0 93       	brcs	80002b28 <OWWriteBit+0x178>
80002b18:	ee f8 ff b8 	ld.w	r8,r7[-72]
80002b1c:	70 18       	ld.w	r8,r8[0x4]
80002b1e:	ee f9 ff bc 	ld.w	r9,r7[-68]
80002b22:	10 39       	cp.w	r9,r8
80002b24:	e0 88 00 09 	brls	80002b36 <OWWriteBit+0x186>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80002b28:	ee f9 ff b8 	ld.w	r9,r7[-72]
80002b2c:	30 18       	mov	r8,1
80002b2e:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80002b32:	30 18       	mov	r8,1
80002b34:	c0 28       	rjmp	80002b38 <OWWriteBit+0x188>
    }
    return false;
80002b36:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80002b38:	58 08       	cp.w	r8,0
80002b3a:	ca b0       	breq	80002a90 <OWWriteBit+0xe0>
80002b3c:	c5 c9       	rjmp	80002df4 <OWWriteBit+0x444>
	}
	else
	{
		// Write '0' bit
		drive_DQ_low(idx);
80002b3e:	ef 38 ff 78 	ld.ub	r8,r7[-136]
80002b42:	10 9c       	mov	r12,r8
80002b44:	f0 1f 00 b1 	mcall	80002e08 <OWWriteBit+0x458>
		cpu_delay_us(C, EC_CPU_CLOCK_100MHZ);	//tW0L 60-120us
80002b48:	fe f8 02 c4 	ld.w	r8,pc[708]
80002b4c:	70 08       	ld.w	r8,r8[0x0]
80002b4e:	ef 48 ff c4 	st.w	r7[-60],r8
80002b52:	e0 68 e1 00 	mov	r8,57600
80002b56:	ea 18 05 f5 	orh	r8,0x5f5
80002b5a:	ef 48 ff c0 	st.w	r7[-64],r8
80002b5e:	ee f8 ff c4 	ld.w	r8,r7[-60]
80002b62:	ef 48 ff cc 	st.w	r7[-52],r8
80002b66:	ee f8 ff c0 	ld.w	r8,r7[-64]
80002b6a:	ef 48 ff c8 	st.w	r7[-56],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
80002b6e:	ee f9 ff cc 	ld.w	r9,r7[-52]
80002b72:	ef 49 ff 70 	st.w	r7[-144],r9
80002b76:	30 08       	mov	r8,0
80002b78:	ef 48 ff 6c 	st.w	r7[-148],r8
80002b7c:	ee fc ff c8 	ld.w	r12,r7[-56]
80002b80:	ef 4c ff 68 	st.w	r7[-152],r12
80002b84:	30 0b       	mov	r11,0
80002b86:	ef 4b ff 64 	st.w	r7[-156],r11
80002b8a:	ee fa ff 6c 	ld.w	r10,r7[-148]
80002b8e:	ee f9 ff 68 	ld.w	r9,r7[-152]
80002b92:	b3 3a       	mul	r10,r9
80002b94:	ee f8 ff 64 	ld.w	r8,r7[-156]
80002b98:	ee fc ff 70 	ld.w	r12,r7[-144]
80002b9c:	b9 38       	mul	r8,r12
80002b9e:	10 0a       	add	r10,r8
80002ba0:	ee fb ff 70 	ld.w	r11,r7[-144]
80002ba4:	ee fc ff 68 	ld.w	r12,r7[-152]
80002ba8:	f6 0c 06 48 	mulu.d	r8,r11,r12
80002bac:	12 0a       	add	r10,r9
80002bae:	14 99       	mov	r9,r10
80002bb0:	ee 7a 42 3f 	mov	r10,999999
80002bb4:	30 0b       	mov	r11,0
80002bb6:	f0 0a 00 0a 	add	r10,r8,r10
80002bba:	f2 0b 00 4b 	adc	r11,r9,r11
80002bbe:	ee 78 42 40 	mov	r8,1000000
80002bc2:	30 09       	mov	r9,0
80002bc4:	f0 1f 00 90 	mcall	80002e04 <OWWriteBit+0x454>
80002bc8:	14 98       	mov	r8,r10
80002bca:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
80002bcc:	ef 48 ff d4 	st.w	r7[-44],r8
80002bd0:	ee c8 00 78 	sub	r8,r7,120
80002bd4:	ef 48 ff d0 	st.w	r7[-48],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002bd8:	e1 b8 00 42 	mfsr	r8,0x108
80002bdc:	10 99       	mov	r9,r8
80002bde:	ee f8 ff d0 	ld.w	r8,r7[-48]
80002be2:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002be4:	ee f8 ff d0 	ld.w	r8,r7[-48]
80002be8:	70 09       	ld.w	r9,r8[0x0]
80002bea:	ee f8 ff d4 	ld.w	r8,r7[-44]
80002bee:	10 09       	add	r9,r8
80002bf0:	ee f8 ff d0 	ld.w	r8,r7[-48]
80002bf4:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
80002bf6:	ee f9 ff d0 	ld.w	r9,r7[-48]
80002bfa:	30 08       	mov	r8,0
80002bfc:	f3 68 00 08 	st.b	r9[8],r8
80002c00:	ee c8 00 78 	sub	r8,r7,120
80002c04:	ef 48 ff d8 	st.w	r7[-40],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002c08:	e1 b8 00 42 	mfsr	r8,0x108
80002c0c:	ef 48 ff dc 	st.w	r7[-36],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80002c10:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002c14:	f1 39 00 08 	ld.ub	r9,r8[8]
80002c18:	30 28       	mov	r8,2
80002c1a:	f0 09 18 00 	cp.b	r9,r8
80002c1e:	c0 31       	brne	80002c24 <OWWriteBit+0x274>
    return false;
80002c20:	30 08       	mov	r8,0
80002c22:	c4 38       	rjmp	80002ca8 <OWWriteBit+0x2f8>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
80002c24:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002c28:	f1 39 00 08 	ld.ub	r9,r8[8]
80002c2c:	30 18       	mov	r8,1
80002c2e:	f0 09 18 00 	cp.b	r9,r8
80002c32:	c0 31       	brne	80002c38 <OWWriteBit+0x288>
    return true;
80002c34:	30 18       	mov	r8,1
80002c36:	c3 98       	rjmp	80002ca8 <OWWriteBit+0x2f8>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002c38:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002c3c:	70 09       	ld.w	r9,r8[0x0]
80002c3e:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002c42:	70 18       	ld.w	r8,r8[0x4]
80002c44:	10 39       	cp.w	r9,r8
80002c46:	e0 88 00 1a 	brls	80002c7a <OWWriteBit+0x2ca>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002c4a:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002c4e:	70 08       	ld.w	r8,r8[0x0]
80002c50:	ee f9 ff dc 	ld.w	r9,r7[-36]
80002c54:	10 39       	cp.w	r9,r8
80002c56:	c1 02       	brcc	80002c76 <OWWriteBit+0x2c6>
80002c58:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002c5c:	70 18       	ld.w	r8,r8[0x4]
80002c5e:	ee f9 ff dc 	ld.w	r9,r7[-36]
80002c62:	10 39       	cp.w	r9,r8
80002c64:	e0 88 00 09 	brls	80002c76 <OWWriteBit+0x2c6>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80002c68:	ee f9 ff d8 	ld.w	r9,r7[-40]
80002c6c:	30 18       	mov	r8,1
80002c6e:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80002c72:	30 18       	mov	r8,1
80002c74:	c1 a8       	rjmp	80002ca8 <OWWriteBit+0x2f8>
    }
    return false;
80002c76:	30 08       	mov	r8,0
80002c78:	c1 88       	rjmp	80002ca8 <OWWriteBit+0x2f8>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002c7a:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002c7e:	70 08       	ld.w	r8,r8[0x0]
80002c80:	ee f9 ff dc 	ld.w	r9,r7[-36]
80002c84:	10 39       	cp.w	r9,r8
80002c86:	c0 93       	brcs	80002c98 <OWWriteBit+0x2e8>
80002c88:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002c8c:	70 18       	ld.w	r8,r8[0x4]
80002c8e:	ee f9 ff dc 	ld.w	r9,r7[-36]
80002c92:	10 39       	cp.w	r9,r8
80002c94:	e0 88 00 09 	brls	80002ca6 <OWWriteBit+0x2f6>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80002c98:	ee f9 ff d8 	ld.w	r9,r7[-40]
80002c9c:	30 18       	mov	r8,1
80002c9e:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80002ca2:	30 18       	mov	r8,1
80002ca4:	c0 28       	rjmp	80002ca8 <OWWriteBit+0x2f8>
    }
    return false;
80002ca6:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80002ca8:	58 08       	cp.w	r8,0
80002caa:	ca b0       	breq	80002c00 <OWWriteBit+0x250>
		release_the_bus(idx);
80002cac:	ef 38 ff 78 	ld.ub	r8,r7[-136]
80002cb0:	10 9c       	mov	r12,r8
80002cb2:	f0 1f 00 58 	mcall	80002e10 <OWWriteBit+0x460>
		cpu_delay_us(D, EC_CPU_CLOCK_100MHZ);	//tREC 5-??us
80002cb6:	4d 88       	lddpc	r8,80002e14 <OWWriteBit+0x464>
80002cb8:	70 08       	ld.w	r8,r8[0x0]
80002cba:	ef 48 ff e4 	st.w	r7[-28],r8
80002cbe:	e0 68 e1 00 	mov	r8,57600
80002cc2:	ea 18 05 f5 	orh	r8,0x5f5
80002cc6:	ef 48 ff e0 	st.w	r7[-32],r8
80002cca:	ee f8 ff e4 	ld.w	r8,r7[-28]
80002cce:	ef 48 ff ec 	st.w	r7[-20],r8
80002cd2:	ee f8 ff e0 	ld.w	r8,r7[-32]
80002cd6:	ef 48 ff e8 	st.w	r7[-24],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
80002cda:	ee f0 ff ec 	ld.w	r0,r7[-20]
80002cde:	30 01       	mov	r1,0
80002ce0:	ee f2 ff e8 	ld.w	r2,r7[-24]
80002ce4:	30 03       	mov	r3,0
80002ce6:	e2 02 02 4a 	mul	r10,r1,r2
80002cea:	e6 00 02 48 	mul	r8,r3,r0
80002cee:	10 0a       	add	r10,r8
80002cf0:	e0 02 06 48 	mulu.d	r8,r0,r2
80002cf4:	12 0a       	add	r10,r9
80002cf6:	14 99       	mov	r9,r10
80002cf8:	ee 7a 42 3f 	mov	r10,999999
80002cfc:	30 0b       	mov	r11,0
80002cfe:	f0 0a 00 0a 	add	r10,r8,r10
80002d02:	f2 0b 00 4b 	adc	r11,r9,r11
80002d06:	ee 78 42 40 	mov	r8,1000000
80002d0a:	30 09       	mov	r9,0
80002d0c:	f0 1f 00 3e 	mcall	80002e04 <OWWriteBit+0x454>
80002d10:	14 98       	mov	r8,r10
80002d12:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
80002d14:	ef 48 ff f4 	st.w	r7[-12],r8
80002d18:	ee c8 00 6c 	sub	r8,r7,108
80002d1c:	ef 48 ff f0 	st.w	r7[-16],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002d20:	e1 b8 00 42 	mfsr	r8,0x108
80002d24:	10 99       	mov	r9,r8
80002d26:	ee f8 ff f0 	ld.w	r8,r7[-16]
80002d2a:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002d2c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80002d30:	70 09       	ld.w	r9,r8[0x0]
80002d32:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002d36:	10 09       	add	r9,r8
80002d38:	ee f8 ff f0 	ld.w	r8,r7[-16]
80002d3c:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
80002d3e:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002d42:	30 08       	mov	r8,0
80002d44:	f3 68 00 08 	st.b	r9[8],r8
80002d48:	ee c8 00 6c 	sub	r8,r7,108
80002d4c:	ef 48 ff f8 	st.w	r7[-8],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002d50:	e1 b8 00 42 	mfsr	r8,0x108
80002d54:	ef 48 ff fc 	st.w	r7[-4],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80002d58:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d5c:	f1 39 00 08 	ld.ub	r9,r8[8]
80002d60:	30 28       	mov	r8,2
80002d62:	f0 09 18 00 	cp.b	r9,r8
80002d66:	c0 31       	brne	80002d6c <OWWriteBit+0x3bc>
    return false;
80002d68:	30 08       	mov	r8,0
80002d6a:	c4 38       	rjmp	80002df0 <OWWriteBit+0x440>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
80002d6c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d70:	f1 39 00 08 	ld.ub	r9,r8[8]
80002d74:	30 18       	mov	r8,1
80002d76:	f0 09 18 00 	cp.b	r9,r8
80002d7a:	c0 31       	brne	80002d80 <OWWriteBit+0x3d0>
    return true;
80002d7c:	30 18       	mov	r8,1
80002d7e:	c3 98       	rjmp	80002df0 <OWWriteBit+0x440>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002d80:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d84:	70 09       	ld.w	r9,r8[0x0]
80002d86:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d8a:	70 18       	ld.w	r8,r8[0x4]
80002d8c:	10 39       	cp.w	r9,r8
80002d8e:	e0 88 00 1a 	brls	80002dc2 <OWWriteBit+0x412>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002d92:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d96:	70 08       	ld.w	r8,r8[0x0]
80002d98:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002d9c:	10 39       	cp.w	r9,r8
80002d9e:	c1 02       	brcc	80002dbe <OWWriteBit+0x40e>
80002da0:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002da4:	70 18       	ld.w	r8,r8[0x4]
80002da6:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002daa:	10 39       	cp.w	r9,r8
80002dac:	e0 88 00 09 	brls	80002dbe <OWWriteBit+0x40e>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80002db0:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002db4:	30 18       	mov	r8,1
80002db6:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80002dba:	30 18       	mov	r8,1
80002dbc:	c1 a8       	rjmp	80002df0 <OWWriteBit+0x440>
    }
    return false;
80002dbe:	30 08       	mov	r8,0
80002dc0:	c1 88       	rjmp	80002df0 <OWWriteBit+0x440>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002dc2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002dc6:	70 08       	ld.w	r8,r8[0x0]
80002dc8:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002dcc:	10 39       	cp.w	r9,r8
80002dce:	c0 93       	brcs	80002de0 <OWWriteBit+0x430>
80002dd0:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002dd4:	70 18       	ld.w	r8,r8[0x4]
80002dd6:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002dda:	10 39       	cp.w	r9,r8
80002ddc:	e0 88 00 09 	brls	80002dee <OWWriteBit+0x43e>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80002de0:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002de4:	30 18       	mov	r8,1
80002de6:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80002dea:	30 18       	mov	r8,1
80002dec:	c0 28       	rjmp	80002df0 <OWWriteBit+0x440>
    }
    return false;
80002dee:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80002df0:	58 08       	cp.w	r8,0
80002df2:	ca b0       	breq	80002d48 <OWWriteBit+0x398>
	}
}
80002df4:	2d 5d       	sub	sp,-172
80002df6:	e3 cd 80 8f 	ldm	sp++,r0-r3,r7,pc
80002dfa:	00 00       	add	r0,r0
80002dfc:	80 00       	ld.sh	r0,r0[0x0]
80002dfe:	28 04       	sub	r4,-128
80002e00:	00 00       	add	r0,r0
80002e02:	08 10       	sub	r0,r4
80002e04:	80 00       	ld.sh	r0,r0[0x0]
80002e06:	c0 36       	brmi	80002e0c <OWWriteBit+0x45c>
80002e08:	80 00       	ld.sh	r0,r0[0x0]
80002e0a:	20 5c       	sub	r12,5
80002e0c:	00 00       	add	r0,r0
80002e0e:	08 18       	sub	r8,r4
80002e10:	80 00       	ld.sh	r0,r0[0x0]
80002e12:	20 ac       	sub	r12,10
80002e14:	00 00       	add	r0,r0
80002e16:	08 08       	add	r8,r4

80002e18 <OWReadBit>:
//-----------------------------------------------------------------------------
// Read a bit from the 1-Wire bus and return it. Provide 10us recovery time.
//
int OWReadBit(unsigned char idx);
int OWReadBit(unsigned char idx)
{
80002e18:	eb cd 40 8f 	pushm	r0-r3,r7,lr
80002e1c:	1a 97       	mov	r7,sp
80002e1e:	21 cd       	sub	sp,112
80002e20:	18 98       	mov	r8,r12
80002e22:	ef 68 ff a0 	st.b	r7[-96],r8
#if 0
	drive_DQ_low(idx);
//14may15 take this out entirely, we can't seem to control this precisely enough	cpu_delay_us(A, EC_CPU_CLOCK_100MHZ	//tRL 5-15us
	release_the_bus(idx);
#endif
	drive_DQ_low_and_release_the_bus(idx);
80002e26:	ef 38 ff a0 	ld.ub	r8,r7[-96]
80002e2a:	10 9c       	mov	r12,r8
80002e2c:	f0 1f 00 b1 	mcall	800030f0 <OWReadBit+0x2d8>
	
	cpu_delay_us(E, EC_CPU_CLOCK_100MHZ);	//tMSR 5-15us
80002e30:	fe f8 02 c4 	ld.w	r8,pc[708]
80002e34:	70 08       	ld.w	r8,r8[0x0]
80002e36:	ef 48 ff c4 	st.w	r7[-60],r8
80002e3a:	e0 68 e1 00 	mov	r8,57600
80002e3e:	ea 18 05 f5 	orh	r8,0x5f5
80002e42:	ef 48 ff c0 	st.w	r7[-64],r8
80002e46:	ee f8 ff c4 	ld.w	r8,r7[-60]
80002e4a:	ef 48 ff cc 	st.w	r7[-52],r8
80002e4e:	ee f8 ff c0 	ld.w	r8,r7[-64]
80002e52:	ef 48 ff c8 	st.w	r7[-56],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
80002e56:	ee fc ff cc 	ld.w	r12,r7[-52]
80002e5a:	ef 4c ff 9c 	st.w	r7[-100],r12
80002e5e:	30 0b       	mov	r11,0
80002e60:	ef 4b ff 98 	st.w	r7[-104],r11
80002e64:	ee f9 ff c8 	ld.w	r9,r7[-56]
80002e68:	ef 49 ff 94 	st.w	r7[-108],r9
80002e6c:	30 08       	mov	r8,0
80002e6e:	ef 48 ff 90 	st.w	r7[-112],r8
80002e72:	ee fa ff 98 	ld.w	r10,r7[-104]
80002e76:	ee fc ff 94 	ld.w	r12,r7[-108]
80002e7a:	b9 3a       	mul	r10,r12
80002e7c:	ee f8 ff 90 	ld.w	r8,r7[-112]
80002e80:	ee fb ff 9c 	ld.w	r11,r7[-100]
80002e84:	b7 38       	mul	r8,r11
80002e86:	10 0a       	add	r10,r8
80002e88:	ee fc ff 9c 	ld.w	r12,r7[-100]
80002e8c:	ee fb ff 94 	ld.w	r11,r7[-108]
80002e90:	f8 0b 06 48 	mulu.d	r8,r12,r11
80002e94:	12 0a       	add	r10,r9
80002e96:	14 99       	mov	r9,r10
80002e98:	ee 7a 42 3f 	mov	r10,999999
80002e9c:	30 0b       	mov	r11,0
80002e9e:	f0 0a 00 0a 	add	r10,r8,r10
80002ea2:	f2 0b 00 4b 	adc	r11,r9,r11
80002ea6:	ee 78 42 40 	mov	r8,1000000
80002eaa:	30 09       	mov	r9,0
80002eac:	f0 1f 00 93 	mcall	800030f8 <OWReadBit+0x2e0>
80002eb0:	14 98       	mov	r8,r10
80002eb2:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
80002eb4:	ef 48 ff d4 	st.w	r7[-44],r8
80002eb8:	ee c8 00 5c 	sub	r8,r7,92
80002ebc:	ef 48 ff d0 	st.w	r7[-48],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002ec0:	e1 b8 00 42 	mfsr	r8,0x108
80002ec4:	10 99       	mov	r9,r8
80002ec6:	ee f8 ff d0 	ld.w	r8,r7[-48]
80002eca:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002ecc:	ee f8 ff d0 	ld.w	r8,r7[-48]
80002ed0:	70 09       	ld.w	r9,r8[0x0]
80002ed2:	ee f8 ff d4 	ld.w	r8,r7[-44]
80002ed6:	10 09       	add	r9,r8
80002ed8:	ee f8 ff d0 	ld.w	r8,r7[-48]
80002edc:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
80002ede:	ee f9 ff d0 	ld.w	r9,r7[-48]
80002ee2:	30 08       	mov	r8,0
80002ee4:	f3 68 00 08 	st.b	r9[8],r8
80002ee8:	ee c8 00 5c 	sub	r8,r7,92
80002eec:	ef 48 ff d8 	st.w	r7[-40],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002ef0:	e1 b8 00 42 	mfsr	r8,0x108
80002ef4:	ef 48 ff dc 	st.w	r7[-36],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80002ef8:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002efc:	f1 39 00 08 	ld.ub	r9,r8[8]
80002f00:	30 28       	mov	r8,2
80002f02:	f0 09 18 00 	cp.b	r9,r8
80002f06:	c0 31       	brne	80002f0c <OWReadBit+0xf4>
    return false;
80002f08:	30 08       	mov	r8,0
80002f0a:	c4 38       	rjmp	80002f90 <OWReadBit+0x178>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
80002f0c:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002f10:	f1 39 00 08 	ld.ub	r9,r8[8]
80002f14:	30 18       	mov	r8,1
80002f16:	f0 09 18 00 	cp.b	r9,r8
80002f1a:	c0 31       	brne	80002f20 <OWReadBit+0x108>
    return true;
80002f1c:	30 18       	mov	r8,1
80002f1e:	c3 98       	rjmp	80002f90 <OWReadBit+0x178>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002f20:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002f24:	70 09       	ld.w	r9,r8[0x0]
80002f26:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002f2a:	70 18       	ld.w	r8,r8[0x4]
80002f2c:	10 39       	cp.w	r9,r8
80002f2e:	e0 88 00 1a 	brls	80002f62 <OWReadBit+0x14a>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002f32:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002f36:	70 08       	ld.w	r8,r8[0x0]
80002f38:	ee f9 ff dc 	ld.w	r9,r7[-36]
80002f3c:	10 39       	cp.w	r9,r8
80002f3e:	c1 02       	brcc	80002f5e <OWReadBit+0x146>
80002f40:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002f44:	70 18       	ld.w	r8,r8[0x4]
80002f46:	ee f9 ff dc 	ld.w	r9,r7[-36]
80002f4a:	10 39       	cp.w	r9,r8
80002f4c:	e0 88 00 09 	brls	80002f5e <OWReadBit+0x146>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80002f50:	ee f9 ff d8 	ld.w	r9,r7[-40]
80002f54:	30 18       	mov	r8,1
80002f56:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80002f5a:	30 18       	mov	r8,1
80002f5c:	c1 a8       	rjmp	80002f90 <OWReadBit+0x178>
    }
    return false;
80002f5e:	30 08       	mov	r8,0
80002f60:	c1 88       	rjmp	80002f90 <OWReadBit+0x178>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002f62:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002f66:	70 08       	ld.w	r8,r8[0x0]
80002f68:	ee f9 ff dc 	ld.w	r9,r7[-36]
80002f6c:	10 39       	cp.w	r9,r8
80002f6e:	c0 93       	brcs	80002f80 <OWReadBit+0x168>
80002f70:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002f74:	70 18       	ld.w	r8,r8[0x4]
80002f76:	ee f9 ff dc 	ld.w	r9,r7[-36]
80002f7a:	10 39       	cp.w	r9,r8
80002f7c:	e0 88 00 09 	brls	80002f8e <OWReadBit+0x176>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80002f80:	ee f9 ff d8 	ld.w	r9,r7[-40]
80002f84:	30 18       	mov	r8,1
80002f86:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80002f8a:	30 18       	mov	r8,1
80002f8c:	c0 28       	rjmp	80002f90 <OWReadBit+0x178>
    }
    return false;
80002f8e:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80002f90:	58 08       	cp.w	r8,0
80002f92:	ca b0       	breq	80002ee8 <OWReadBit+0xd0>
	result = sample_line(idx);
80002f94:	ef 38 ff a0 	ld.ub	r8,r7[-96]
80002f98:	10 9c       	mov	r12,r8
80002f9a:	f0 1f 00 59 	mcall	800030fc <OWReadBit+0x2e4>
80002f9e:	18 98       	mov	r8,r12
80002fa0:	ef 48 ff bc 	st.w	r7[-68],r8
	cpu_delay_us(F, EC_CPU_CLOCK_100MHZ); // Complete the time slot and 10us recovery tREC 5+us
80002fa4:	4d 78       	lddpc	r8,80003100 <OWReadBit+0x2e8>
80002fa6:	70 08       	ld.w	r8,r8[0x0]
80002fa8:	ef 48 ff e4 	st.w	r7[-28],r8
80002fac:	e0 68 e1 00 	mov	r8,57600
80002fb0:	ea 18 05 f5 	orh	r8,0x5f5
80002fb4:	ef 48 ff e0 	st.w	r7[-32],r8
80002fb8:	ee f8 ff e4 	ld.w	r8,r7[-28]
80002fbc:	ef 48 ff ec 	st.w	r7[-20],r8
80002fc0:	ee f8 ff e0 	ld.w	r8,r7[-32]
80002fc4:	ef 48 ff e8 	st.w	r7[-24],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
80002fc8:	ee f0 ff ec 	ld.w	r0,r7[-20]
80002fcc:	30 01       	mov	r1,0
80002fce:	ee f2 ff e8 	ld.w	r2,r7[-24]
80002fd2:	30 03       	mov	r3,0
80002fd4:	e2 02 02 4a 	mul	r10,r1,r2
80002fd8:	e6 00 02 48 	mul	r8,r3,r0
80002fdc:	10 0a       	add	r10,r8
80002fde:	e0 02 06 48 	mulu.d	r8,r0,r2
80002fe2:	12 0a       	add	r10,r9
80002fe4:	14 99       	mov	r9,r10
80002fe6:	ee 7a 42 3f 	mov	r10,999999
80002fea:	30 0b       	mov	r11,0
80002fec:	f0 0a 00 0a 	add	r10,r8,r10
80002ff0:	f2 0b 00 4b 	adc	r11,r9,r11
80002ff4:	ee 78 42 40 	mov	r8,1000000
80002ff8:	30 09       	mov	r9,0
80002ffa:	f0 1f 00 40 	mcall	800030f8 <OWReadBit+0x2e0>
80002ffe:	14 98       	mov	r8,r10
80003000:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
80003002:	ef 48 ff f4 	st.w	r7[-12],r8
80003006:	ee c8 00 50 	sub	r8,r7,80
8000300a:	ef 48 ff f0 	st.w	r7[-16],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000300e:	e1 b8 00 42 	mfsr	r8,0x108
80003012:	10 99       	mov	r9,r8
80003014:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003018:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000301a:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000301e:	70 09       	ld.w	r9,r8[0x0]
80003020:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003024:	10 09       	add	r9,r8
80003026:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000302a:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000302c:	ee f9 ff f0 	ld.w	r9,r7[-16]
80003030:	30 08       	mov	r8,0
80003032:	f3 68 00 08 	st.b	r9[8],r8
80003036:	ee c8 00 50 	sub	r8,r7,80
8000303a:	ef 48 ff f8 	st.w	r7[-8],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000303e:	e1 b8 00 42 	mfsr	r8,0x108
80003042:	ef 48 ff fc 	st.w	r7[-4],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80003046:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000304a:	f1 39 00 08 	ld.ub	r9,r8[8]
8000304e:	30 28       	mov	r8,2
80003050:	f0 09 18 00 	cp.b	r9,r8
80003054:	c0 31       	brne	8000305a <OWReadBit+0x242>
    return false;
80003056:	30 08       	mov	r8,0
80003058:	c4 38       	rjmp	800030de <OWReadBit+0x2c6>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
8000305a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000305e:	f1 39 00 08 	ld.ub	r9,r8[8]
80003062:	30 18       	mov	r8,1
80003064:	f0 09 18 00 	cp.b	r9,r8
80003068:	c0 31       	brne	8000306e <OWReadBit+0x256>
    return true;
8000306a:	30 18       	mov	r8,1
8000306c:	c3 98       	rjmp	800030de <OWReadBit+0x2c6>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000306e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003072:	70 09       	ld.w	r9,r8[0x0]
80003074:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003078:	70 18       	ld.w	r8,r8[0x4]
8000307a:	10 39       	cp.w	r9,r8
8000307c:	e0 88 00 1a 	brls	800030b0 <OWReadBit+0x298>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003080:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003084:	70 08       	ld.w	r8,r8[0x0]
80003086:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000308a:	10 39       	cp.w	r9,r8
8000308c:	c1 02       	brcc	800030ac <OWReadBit+0x294>
8000308e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003092:	70 18       	ld.w	r8,r8[0x4]
80003094:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003098:	10 39       	cp.w	r9,r8
8000309a:	e0 88 00 09 	brls	800030ac <OWReadBit+0x294>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000309e:	ee f9 ff f8 	ld.w	r9,r7[-8]
800030a2:	30 18       	mov	r8,1
800030a4:	f3 68 00 08 	st.b	r9[8],r8
      return true;
800030a8:	30 18       	mov	r8,1
800030aa:	c1 a8       	rjmp	800030de <OWReadBit+0x2c6>
    }
    return false;
800030ac:	30 08       	mov	r8,0
800030ae:	c1 88       	rjmp	800030de <OWReadBit+0x2c6>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800030b0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800030b4:	70 08       	ld.w	r8,r8[0x0]
800030b6:	ee f9 ff fc 	ld.w	r9,r7[-4]
800030ba:	10 39       	cp.w	r9,r8
800030bc:	c0 93       	brcs	800030ce <OWReadBit+0x2b6>
800030be:	ee f8 ff f8 	ld.w	r8,r7[-8]
800030c2:	70 18       	ld.w	r8,r8[0x4]
800030c4:	ee f9 ff fc 	ld.w	r9,r7[-4]
800030c8:	10 39       	cp.w	r9,r8
800030ca:	e0 88 00 09 	brls	800030dc <OWReadBit+0x2c4>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
800030ce:	ee f9 ff f8 	ld.w	r9,r7[-8]
800030d2:	30 18       	mov	r8,1
800030d4:	f3 68 00 08 	st.b	r9[8],r8
      return true;
800030d8:	30 18       	mov	r8,1
800030da:	c0 28       	rjmp	800030de <OWReadBit+0x2c6>
    }
    return false;
800030dc:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
800030de:	58 08       	cp.w	r8,0
800030e0:	ca b0       	breq	80003036 <OWReadBit+0x21e>

	return result;
800030e2:	ee f8 ff bc 	ld.w	r8,r7[-68]
}
800030e6:	10 9c       	mov	r12,r8
800030e8:	2e 4d       	sub	sp,-112
800030ea:	e3 cd 80 8f 	ldm	sp++,r0-r3,r7,pc
800030ee:	00 00       	add	r0,r0
800030f0:	80 00       	ld.sh	r0,r0[0x0]
800030f2:	28 04       	sub	r4,-128
800030f4:	00 00       	add	r0,r0
800030f6:	08 24       	rsub	r4,r4
800030f8:	80 00       	ld.sh	r0,r0[0x0]
800030fa:	c0 36       	brmi	80003100 <OWReadBit+0x2e8>
800030fc:	80 00       	ld.sh	r0,r0[0x0]
800030fe:	21 30       	sub	r0,19
80003100:	00 00       	add	r0,r0
80003102:	08 2c       	rsub	r12,r4

80003104 <OWWriteByte>:

//-----------------------------------------------------------------------------
// Write 1-Wire data byte
//
void OWWriteByte(unsigned char idx, int data)
{
80003104:	eb cd 40 80 	pushm	r7,lr
80003108:	1a 97       	mov	r7,sp
8000310a:	20 3d       	sub	sp,12
8000310c:	18 98       	mov	r8,r12
8000310e:	ef 4b ff f4 	st.w	r7[-12],r11
80003112:	ef 68 ff f8 	st.b	r7[-8],r8
	int loop;

	// Loop to write each bit in the byte, LS-bit first
	for (loop = 0; loop < 8; loop++)
80003116:	30 08       	mov	r8,0
80003118:	ef 48 ff fc 	st.w	r7[-4],r8
8000311c:	c1 58       	rjmp	80003146 <OWWriteByte+0x42>
	{
		OWWriteBit(idx, data & 0x01);
8000311e:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003122:	f3 d8 c0 01 	bfextu	r9,r8,0x0,0x1
80003126:	ef 38 ff f8 	ld.ub	r8,r7[-8]
8000312a:	12 9b       	mov	r11,r9
8000312c:	10 9c       	mov	r12,r8
8000312e:	f0 1f 00 0b 	mcall	80003158 <OWWriteByte+0x54>

		// shift the data byte for the next bit
		data >>= 1;
80003132:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003136:	a1 58       	asr	r8,0x1
80003138:	ef 48 ff f4 	st.w	r7[-12],r8
void OWWriteByte(unsigned char idx, int data)
{
	int loop;

	// Loop to write each bit in the byte, LS-bit first
	for (loop = 0; loop < 8; loop++)
8000313c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003140:	2f f8       	sub	r8,-1
80003142:	ef 48 ff fc 	st.w	r7[-4],r8
80003146:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000314a:	58 78       	cp.w	r8,7
8000314c:	fe 9a ff e9 	brle	8000311e <OWWriteByte+0x1a>
		OWWriteBit(idx, data & 0x01);

		// shift the data byte for the next bit
		data >>= 1;
	}
}
80003150:	2f dd       	sub	sp,-12
80003152:	e3 cd 80 80 	ldm	sp++,r7,pc
80003156:	00 00       	add	r0,r0
80003158:	80 00       	ld.sh	r0,r0[0x0]
8000315a:	29 b0       	sub	r0,-101

8000315c <OWReadByte>:

//-----------------------------------------------------------------------------
// Read 1-Wire data byte and return it
//
int OWReadByte(unsigned char idx)
{
8000315c:	eb cd 40 80 	pushm	r7,lr
80003160:	1a 97       	mov	r7,sp
80003162:	20 3d       	sub	sp,12
80003164:	18 98       	mov	r8,r12
80003166:	ef 68 ff f4 	st.b	r7[-12],r8
	int loop, result=0;
8000316a:	30 08       	mov	r8,0
8000316c:	ef 48 ff fc 	st.w	r7[-4],r8

	for (loop = 0; loop < 8; loop++)
80003170:	30 08       	mov	r8,0
80003172:	ef 48 ff f8 	st.w	r7[-8],r8
80003176:	c1 88       	rjmp	800031a6 <OWReadByte+0x4a>
	{
		// shift the result to get it ready for the next bit
		result >>= 1;
80003178:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000317c:	a1 58       	asr	r8,0x1
8000317e:	ef 48 ff fc 	st.w	r7[-4],r8

		// if result is one, then set MS bit
		if (OWReadBit(idx))
80003182:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80003186:	10 9c       	mov	r12,r8
80003188:	f0 1f 00 0d 	mcall	800031bc <OWReadByte+0x60>
8000318c:	18 98       	mov	r8,r12
8000318e:	58 08       	cp.w	r8,0
80003190:	c0 60       	breq	8000319c <OWReadByte+0x40>
		result |= 0x80;
80003192:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003196:	a7 b8       	sbr	r8,0x7
80003198:	ef 48 ff fc 	st.w	r7[-4],r8
//
int OWReadByte(unsigned char idx)
{
	int loop, result=0;

	for (loop = 0; loop < 8; loop++)
8000319c:	ee f8 ff f8 	ld.w	r8,r7[-8]
800031a0:	2f f8       	sub	r8,-1
800031a2:	ef 48 ff f8 	st.w	r7[-8],r8
800031a6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800031aa:	58 78       	cp.w	r8,7
800031ac:	fe 9a ff e6 	brle	80003178 <OWReadByte+0x1c>

		// if result is one, then set MS bit
		if (OWReadBit(idx))
		result |= 0x80;
	}
	return result;
800031b0:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
800031b4:	10 9c       	mov	r12,r8
800031b6:	2f dd       	sub	sp,-12
800031b8:	e3 cd 80 80 	ldm	sp++,r7,pc
800031bc:	80 00       	ld.sh	r0,r0[0x0]
800031be:	2e 18       	sub	r8,-31

800031c0 <crc8_add>:
	return OWTouchReset(idx);
}

/* Polynomial ^8 + ^5 + ^4 + 1 */
unsigned char crc8_add(unsigned char acc, unsigned char byte)
{
800031c0:	eb cd 40 80 	pushm	r7,lr
800031c4:	1a 97       	mov	r7,sp
800031c6:	20 3d       	sub	sp,12
800031c8:	18 99       	mov	r9,r12
800031ca:	16 98       	mov	r8,r11
800031cc:	ef 69 ff f8 	st.b	r7[-8],r9
800031d0:	ef 68 ff f4 	st.b	r7[-12],r8
   int i;
   acc ^= byte;
800031d4:	ef 39 ff f8 	ld.ub	r9,r7[-8]
800031d8:	ef 38 ff f4 	ld.ub	r8,r7[-12]
800031dc:	f3 e8 20 08 	eor	r8,r9,r8
800031e0:	ef 68 ff f8 	st.b	r7[-8],r8
   for(i = 0; i < 8; i++) 
800031e4:	30 08       	mov	r8,0
800031e6:	ef 48 ff fc 	st.w	r7[-4],r8
800031ea:	c1 c8       	rjmp	80003222 <crc8_add+0x62>
   {
		if(acc & 1) 
800031ec:	ef 38 ff f8 	ld.ub	r8,r7[-8]
800031f0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800031f4:	5c 58       	castu.b	r8
800031f6:	c0 c0       	breq	8000320e <crc8_add+0x4e>
		{
			acc = (acc >> 1) ^ 0x8c;
800031f8:	ef 38 ff f8 	ld.ub	r8,r7[-8]
800031fc:	a1 98       	lsr	r8,0x1
800031fe:	5c 58       	castu.b	r8
80003200:	ee 18 ff ff 	eorh	r8,0xffff
80003204:	ec 18 ff 8c 	eorl	r8,0xff8c
80003208:	ef 68 ff f8 	st.b	r7[-8],r8
8000320c:	c0 68       	rjmp	80003218 <crc8_add+0x58>
		} 
		else 
		{
			acc >>= 1;
8000320e:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80003212:	a1 98       	lsr	r8,0x1
80003214:	ef 68 ff f8 	st.b	r7[-8],r8
/* Polynomial ^8 + ^5 + ^4 + 1 */
unsigned char crc8_add(unsigned char acc, unsigned char byte)
{
   int i;
   acc ^= byte;
   for(i = 0; i < 8; i++) 
80003218:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000321c:	2f f8       	sub	r8,-1
8000321e:	ef 48 ff fc 	st.w	r7[-4],r8
80003222:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003226:	58 78       	cp.w	r8,7
80003228:	fe 9a ff e2 	brle	800031ec <crc8_add+0x2c>
		else 
		{
			acc >>= 1;
	    }
   }
   return acc;
8000322c:	ef 38 ff f8 	ld.ub	r8,r7[-8]
}
80003230:	10 9c       	mov	r12,r8
80003232:	2f dd       	sub	sp,-12
80003234:	e3 cd 80 80 	ldm	sp++,r7,pc

80003238 <init_ecdbg_rs232>:
//! ASCII representation of hexadecimal digits.
static const char HEX_DIGITS[16] = "0123456789ABCDEF";


void init_ecdbg_rs232(long pba_hz)
{
80003238:	eb cd 40 80 	pushm	r7,lr
8000323c:	1a 97       	mov	r7,sp
8000323e:	20 1d       	sub	sp,4
80003240:	ef 4c ff fc 	st.w	r7[-4],r12
  init_ecdbg_rs232_ex(ECDBG_USART_BAUDRATE, pba_hz);
80003244:	ee fb ff fc 	ld.w	r11,r7[-4]
80003248:	e0 7c c2 00 	mov	r12,115200
8000324c:	f0 1f 00 03 	mcall	80003258 <init_ecdbg_rs232+0x20>
}
80003250:	2f fd       	sub	sp,-4
80003252:	e3 cd 80 80 	ldm	sp++,r7,pc
80003256:	00 00       	add	r0,r0
80003258:	80 00       	ld.sh	r0,r0[0x0]
8000325a:	32 80       	mov	r0,40

8000325c <init_display_rs232>:

void init_display_rs232(long pba_hz)
{
8000325c:	eb cd 40 80 	pushm	r7,lr
80003260:	1a 97       	mov	r7,sp
80003262:	20 1d       	sub	sp,4
80003264:	ef 4c ff fc 	st.w	r7[-4],r12
	init_display_rs232_ex(DISPLAY_USART_BAUDRATE, pba_hz);
80003268:	ee fb ff fc 	ld.w	r11,r7[-4]
8000326c:	e0 6c 12 c0 	mov	r12,4800
80003270:	f0 1f 00 03 	mcall	8000327c <init_display_rs232+0x20>
}
80003274:	2f fd       	sub	sp,-4
80003276:	e3 cd 80 80 	ldm	sp++,r7,pc
8000327a:	00 00       	add	r0,r0
8000327c:	80 00       	ld.sh	r0,r0[0x0]
8000327e:	32 dc       	mov	r12,45

80003280 <init_ecdbg_rs232_ex>:


void init_ecdbg_rs232_ex(unsigned long baudrate, long pba_hz)
{
80003280:	eb cd 40 80 	pushm	r7,lr
80003284:	1a 97       	mov	r7,sp
80003286:	20 5d       	sub	sp,20
80003288:	ef 4c ff f0 	st.w	r7[-16],r12
8000328c:	ef 4b ff ec 	st.w	r7[-20],r11
    .baudrate = baudrate,
    .charlength = 8,
    .paritytype = USART_NO_PARITY,
    .stopbits = USART_1_STOPBIT,
    .channelmode = USART_NORMAL_CHMODE
  };
80003290:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003294:	ef 48 ff f4 	st.w	r7[-12],r8
80003298:	30 88       	mov	r8,8
8000329a:	ef 68 ff f8 	st.b	r7[-8],r8
8000329e:	30 48       	mov	r8,4
800032a0:	ef 68 ff f9 	st.b	r7[-7],r8
800032a4:	30 08       	mov	r8,0
800032a6:	ef 58 ff fa 	st.h	r7[-6],r8
800032aa:	30 08       	mov	r8,0
800032ac:	ef 68 ff fc 	st.b	r7[-4],r8

  // Setup GPIO for debug USART.
  gpio_enable_module(ECDBG_USART_GPIO_MAP,
800032b0:	30 2b       	mov	r11,2
800032b2:	48 8c       	lddpc	r12,800032d0 <init_ecdbg_rs232_ex+0x50>
800032b4:	f0 1f 00 08 	mcall	800032d4 <init_ecdbg_rs232_ex+0x54>
                     sizeof(ECDBG_USART_GPIO_MAP) / sizeof(ECDBG_USART_GPIO_MAP[0]));

  // Initialize it in RS232 mode.
  usart_init_rs232(ECDBG_USART, &ecdbg_usart_options, pba_hz);
800032b8:	ee c8 00 0c 	sub	r8,r7,12
800032bc:	ee fa ff ec 	ld.w	r10,r7[-20]
800032c0:	10 9b       	mov	r11,r8
800032c2:	fe 7c 28 00 	mov	r12,-55296
800032c6:	f0 1f 00 05 	mcall	800032d8 <init_ecdbg_rs232_ex+0x58>
}
800032ca:	2f bd       	sub	sp,-20
800032cc:	e3 cd 80 80 	ldm	sp++,r7,pc
800032d0:	80 01       	ld.sh	r1,r0[0x0]
800032d2:	1a 10       	sub	r0,sp
800032d4:	80 00       	ld.sh	r0,r0[0x0]
800032d6:	45 3c       	lddsp	r12,sp[0x14c]
800032d8:	80 00       	ld.sh	r0,r0[0x0]
800032da:	56 e0       	stdsp	sp[0x1b8],r0

800032dc <init_display_rs232_ex>:

void init_display_rs232_ex(unsigned long baudrate, long pba_hz)
{
800032dc:	eb cd 40 80 	pushm	r7,lr
800032e0:	1a 97       	mov	r7,sp
800032e2:	20 5d       	sub	sp,20
800032e4:	ef 4c ff f0 	st.w	r7[-16],r12
800032e8:	ef 4b ff ec 	st.w	r7[-20],r11
		.baudrate = baudrate,
		.charlength = 8,
		.paritytype = USART_NO_PARITY,
		.stopbits = USART_1_STOPBIT,
		.channelmode = USART_NORMAL_CHMODE
	};
800032ec:	ee f8 ff f0 	ld.w	r8,r7[-16]
800032f0:	ef 48 ff f4 	st.w	r7[-12],r8
800032f4:	30 88       	mov	r8,8
800032f6:	ef 68 ff f8 	st.b	r7[-8],r8
800032fa:	30 48       	mov	r8,4
800032fc:	ef 68 ff f9 	st.b	r7[-7],r8
80003300:	30 08       	mov	r8,0
80003302:	ef 58 ff fa 	st.h	r7[-6],r8
80003306:	30 08       	mov	r8,0
80003308:	ef 68 ff fc 	st.b	r7[-4],r8

	// Setup GPIO for debug USART.
	gpio_enable_module(DISPLAY_USART_GPIO_MAP,
8000330c:	30 2b       	mov	r11,2
8000330e:	48 8c       	lddpc	r12,8000332c <init_display_rs232_ex+0x50>
80003310:	f0 1f 00 08 	mcall	80003330 <init_display_rs232_ex+0x54>
	sizeof(DISPLAY_USART_GPIO_MAP) / sizeof(DISPLAY_USART_GPIO_MAP[0]));

	// Initialize it in RS232 mode.
	usart_init_rs232(DISPLAY_USART, &display_usart_options, pba_hz);
80003314:	ee c8 00 0c 	sub	r8,r7,12
80003318:	ee fa ff ec 	ld.w	r10,r7[-20]
8000331c:	10 9b       	mov	r11,r8
8000331e:	fc 7c 14 00 	mov	r12,-191488
80003322:	f0 1f 00 05 	mcall	80003334 <init_display_rs232_ex+0x58>
}
80003326:	2f bd       	sub	sp,-20
80003328:	e3 cd 80 80 	ldm	sp++,r7,pc
8000332c:	80 01       	ld.sh	r1,r0[0x0]
8000332e:	1a 00       	add	r0,sp
80003330:	80 00       	ld.sh	r0,r0[0x0]
80003332:	45 3c       	lddsp	r12,sp[0x14c]
80003334:	80 00       	ld.sh	r0,r0[0x0]
80003336:	56 e0       	stdsp	sp[0x1b8],r0

80003338 <print_ecdbg>:


void print_ecdbg(const char *str)
{
80003338:	eb cd 40 80 	pushm	r7,lr
8000333c:	1a 97       	mov	r7,sp
8000333e:	20 1d       	sub	sp,4
80003340:	ef 4c ff fc 	st.w	r7[-4],r12
  // Redirection to the debug USART.
  print(ECDBG_USART, str);
80003344:	ee fb ff fc 	ld.w	r11,r7[-4]
80003348:	fe 7c 28 00 	mov	r12,-55296
8000334c:	f0 1f 00 03 	mcall	80003358 <print_ecdbg+0x20>
}
80003350:	2f fd       	sub	sp,-4
80003352:	e3 cd 80 80 	ldm	sp++,r7,pc
80003356:	00 00       	add	r0,r0
80003358:	80 00       	ld.sh	r0,r0[0x0]
8000335a:	33 5c       	mov	r12,53

8000335c <print>:
	print_hex(DISPLAY_USART, n);
}


void print(volatile avr32_usart_t *usart, const char *str)
{
8000335c:	eb cd 40 80 	pushm	r7,lr
80003360:	1a 97       	mov	r7,sp
80003362:	20 2d       	sub	sp,8
80003364:	ef 4c ff fc 	st.w	r7[-4],r12
80003368:	ef 4b ff f8 	st.w	r7[-8],r11
  // Invoke the USART driver to transmit the input string with the given USART.
  usart_write_line(usart, str);
8000336c:	ee fb ff f8 	ld.w	r11,r7[-8]
80003370:	ee fc ff fc 	ld.w	r12,r7[-4]
80003374:	f0 1f 00 03 	mcall	80003380 <print+0x24>
}
80003378:	2f ed       	sub	sp,-8
8000337a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000337e:	00 00       	add	r0,r0
80003380:	80 00       	ld.sh	r0,r0[0x0]
80003382:	59 3c       	cp.w	r12,19

80003384 <adcifa_get_calibration_data>:
 * \param adcifa       Base address of the ADCIFA
 * \param p_adcifa_opt Structure for the ADCIFA core configuration
 */
void adcifa_get_calibration_data(volatile avr32_adcifa_t *adcifa,
		adcifa_opt_t *p_adcifa_opt)
{
80003384:	eb cd 40 80 	pushm	r7,lr
80003388:	1a 97       	mov	r7,sp
8000338a:	20 6d       	sub	sp,24
8000338c:	ef 4c ff ec 	st.w	r7[-20],r12
80003390:	ef 4b ff e8 	st.w	r7[-24],r11
	/* Get Offset Calibration */
	int32_t adc_ocal
		= ((*(volatile signed int *)(AVR32_FLASHC_FACTORY_PAGE_ADDRESS
80003394:	e0 68 02 04 	mov	r8,516
80003398:	ea 18 80 80 	orh	r8,0x8080
8000339c:	70 08       	ld.w	r8,r8[0x0]
8000339e:	e6 18 3f 00 	andh	r8,0x3f00,COH
			+ AVR32_FLASHC_FROW_OCAL_WORD)) &
			AVR32_FLASHC_FROW_OCAL_MASK) >>
			AVR32_FLASHC_FROW_OCAL_OFFSET;
800033a2:	b9 48       	asr	r8,0x18
800033a4:	ef 48 ff f0 	st.w	r7[-16],r8
	/* Get Gain Calibration */
	int32_t adc_gcal
		= ((*(volatile signed int *)(AVR32_FLASHC_FACTORY_PAGE_ADDRESS
			+ AVR32_FLASHC_FROW_GCAL_WORD)) &
			AVR32_FLASHC_FROW_GCAL_MASK) >>
			AVR32_FLASHC_FROW_GCAL_OFFSET;
800033a8:	e0 68 02 04 	mov	r8,516
800033ac:	ea 18 80 80 	orh	r8,0x8080
			AVR32_FLASHC_FROW_OCAL_MASK) >>
			AVR32_FLASHC_FROW_OCAL_OFFSET;

	/* Get Gain Calibration */
	int32_t adc_gcal
		= ((*(volatile signed int *)(AVR32_FLASHC_FACTORY_PAGE_ADDRESS
800033b0:	70 08       	ld.w	r8,r8[0x0]
			+ AVR32_FLASHC_FROW_GCAL_WORD)) &
			AVR32_FLASHC_FROW_GCAL_MASK) >>
			AVR32_FLASHC_FROW_GCAL_OFFSET;
800033b2:	f1 d8 c0 0f 	bfextu	r8,r8,0x0,0xf
800033b6:	ef 48 ff f4 	st.w	r7[-12],r8
	/*  Get S/H Calibration */
	int32_t adc_gain0
		= ((*(volatile signed int *)(AVR32_FLASHC_FACTORY_PAGE_ADDRESS
			+ AVR32_FLASHC_FROW_GAIN0_WORD)) &
			AVR32_FLASHC_FROW_GAIN0_MASK) >>
			AVR32_FLASHC_FROW_GAIN0_OFFSET;
800033ba:	e0 68 02 08 	mov	r8,520
800033be:	ea 18 80 80 	orh	r8,0x8080
			AVR32_FLASHC_FROW_GCAL_MASK) >>
			AVR32_FLASHC_FROW_GCAL_OFFSET;

	/*  Get S/H Calibration */
	int32_t adc_gain0
		= ((*(volatile signed int *)(AVR32_FLASHC_FACTORY_PAGE_ADDRESS
800033c2:	70 08       	ld.w	r8,r8[0x0]
			+ AVR32_FLASHC_FROW_GAIN0_WORD)) &
			AVR32_FLASHC_FROW_GAIN0_MASK) >>
			AVR32_FLASHC_FROW_GAIN0_OFFSET;
800033c4:	f1 d8 c0 0a 	bfextu	r8,r8,0x0,0xa
800033c8:	ef 48 ff f8 	st.w	r7[-8],r8

	int32_t adc_gain1
		= ((*(volatile signed int *)(AVR32_FLASHC_FACTORY_PAGE_ADDRESS
800033cc:	e0 68 02 08 	mov	r8,520
800033d0:	ea 18 80 80 	orh	r8,0x8080
800033d4:	70 08       	ld.w	r8,r8[0x0]
800033d6:	e6 18 03 ff 	andh	r8,0x3ff,COH
			+ AVR32_FLASHC_FROW_GAIN1_WORD)) &
			AVR32_FLASHC_FROW_GAIN1_MASK) >>
			AVR32_FLASHC_FROW_GAIN1_OFFSET;
800033da:	b1 48       	asr	r8,0x10
800033dc:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Get ADC Offset Calibration */
	p_adcifa_opt->offset_calibration_value = adc_ocal;
800033e0:	ee f8 ff f0 	ld.w	r8,r7[-16]
800033e4:	5c 88       	casts.h	r8
800033e6:	ee f9 ff e8 	ld.w	r9,r7[-24]
800033ea:	b2 68       	st.h	r9[0xc],r8

	/* Get ADC Gain Calibration */
	p_adcifa_opt->gain_calibration_value = adc_gcal;
800033ec:	ee f8 ff f4 	ld.w	r8,r7[-12]
800033f0:	5c 88       	casts.h	r8
800033f2:	ee f9 ff e8 	ld.w	r9,r7[-24]
800033f6:	b2 58       	st.h	r9[0xa],r8

	/* Get Sample & Hold Gain Calibration for Seq 0 */
	p_adcifa_opt->sh0_calibration_value = adc_gain0;
800033f8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800033fc:	5c 88       	casts.h	r8
800033fe:	ee f9 ff e8 	ld.w	r9,r7[-24]
80003402:	b2 78       	st.h	r9[0xe],r8

	/* Get Sample & Hold Gain Calibration for Seq 1 */
	p_adcifa_opt->sh1_calibration_value = adc_gain1;
80003404:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003408:	5c 88       	casts.h	r8
8000340a:	ee f9 ff e8 	ld.w	r9,r7[-24]
8000340e:	f3 58 00 10 	st.h	r9[16],r8
}
80003412:	2f ad       	sub	sp,-24
80003414:	e3 cd 80 80 	ldm	sp++,r7,pc

80003418 <adcifa_configure>:
 * \return ADCIFA_CONFIGURATION_REFUSED or ADCIFA_CONFIGURATION_ACCEPTED
 */
uint8_t adcifa_configure(volatile avr32_adcifa_t *adcifa,
		adcifa_opt_t *p_adcifa_opt,
		uint32_t pb_hz)
{
80003418:	eb cd 40 80 	pushm	r7,lr
8000341c:	1a 97       	mov	r7,sp
8000341e:	20 3d       	sub	sp,12
80003420:	ef 4c ff fc 	st.w	r7[-4],r12
80003424:	ef 4b ff f8 	st.w	r7[-8],r11
80003428:	ef 4a ff f4 	st.w	r7[-12],r10
	/* Sanity Check */
	Assert(adcifa != NULL);

	/* Set the ADC configuration */
	AVR32_ADCIFA.cfg
8000342c:	fc 7a 24 00 	mov	r10,-187392
		= (p_adcifa_opt->sleep_mode_enable <<
80003430:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003434:	f1 38 00 08 	ld.ub	r8,r8[8]
80003438:	f0 09 15 02 	lsl	r9,r8,0x2
			AVR32_ADCIFA_CFG_SLEEP)
			| (p_adcifa_opt->single_sequencer_mode <<
8000343c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003440:	11 e8       	ld.ub	r8,r8[0x6]
80003442:	a3 78       	lsl	r8,0x3
			AVR32_ADCIFA_CFG_SSMQ)
			| (p_adcifa_opt->free_running_mode_enable <<
80003444:	10 49       	or	r9,r8
80003446:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000344a:	11 f8       	ld.ub	r8,r8[0x7]
8000344c:	a5 68       	lsl	r8,0x4
			AVR32_ADCIFA_CFG_FRM)
			| (p_adcifa_opt->reference_source <<
8000344e:	10 49       	or	r9,r8
80003450:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003454:	11 c8       	ld.ub	r8,r8[0x4]
80003456:	a5 78       	lsl	r8,0x5
			AVR32_ADCIFA_CFG_RS)
			| (p_adcifa_opt->sample_and_hold_disable <<
80003458:	10 49       	or	r9,r8
8000345a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000345e:	11 d8       	ld.ub	r8,r8[0x5]
80003460:	a7 78       	lsl	r8,0x7
			AVR32_ADCIFA_CFG_SHD)
			| (p_adcifa_opt->mux_settle_more_time <<
80003462:	10 49       	or	r9,r8
80003464:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003468:	f1 38 00 09 	ld.ub	r8,r8[9]
8000346c:	ab 68       	lsl	r8,0xa
			AVR32_ADCIFA_CFG_MUXSET)
			| (((ADCIFA_START_UP_TIME *
8000346e:	f3 e8 10 08 	or	r8,r9,r8
	/* Sanity Check */
	Assert(adcifa != NULL);

	/* Set the ADC configuration */
	AVR32_ADCIFA.cfg
		= (p_adcifa_opt->sleep_mode_enable <<
80003472:	10 9b       	mov	r11,r8
			| (p_adcifa_opt->sample_and_hold_disable <<
			AVR32_ADCIFA_CFG_SHD)
			| (p_adcifa_opt->mux_settle_more_time <<
			AVR32_ADCIFA_CFG_MUXSET)
			| (((ADCIFA_START_UP_TIME *
			(p_adcifa_opt->frequency /
80003474:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003478:	70 09       	ld.w	r9,r8[0x0]
8000347a:	e0 68 4d d3 	mov	r8,19923
8000347e:	ea 18 10 62 	orh	r8,0x1062
80003482:	f2 08 06 48 	mulu.d	r8,r9,r8
80003486:	a7 89       	lsr	r9,0x6
			AVR32_ADCIFA_CFG_RS)
			| (p_adcifa_opt->sample_and_hold_disable <<
			AVR32_ADCIFA_CFG_SHD)
			| (p_adcifa_opt->mux_settle_more_time <<
			AVR32_ADCIFA_CFG_MUXSET)
			| (((ADCIFA_START_UP_TIME *
80003488:	e0 68 03 e8 	mov	r8,1000
8000348c:	b1 39       	mul	r9,r8
8000348e:	e0 68 4d d3 	mov	r8,19923
80003492:	ea 18 10 62 	orh	r8,0x1062
80003496:	f2 08 06 48 	mulu.d	r8,r9,r8
8000349a:	f2 08 16 0b 	lsr	r8,r9,0xb
8000349e:	b1 68       	lsl	r8,0x10
	/* Sanity Check */
	Assert(adcifa != NULL);

	/* Set the ADC configuration */
	AVR32_ADCIFA.cfg
		= (p_adcifa_opt->sleep_mode_enable <<
800034a0:	f7 e8 10 08 	or	r8,r11,r8
{
	/* Sanity Check */
	Assert(adcifa != NULL);

	/* Set the ADC configuration */
	AVR32_ADCIFA.cfg
800034a4:	95 18       	st.w	r10[0x4],r8
			1000)) / 32000) << AVR32_ADCIFA_CFG_SUT);

	/* Configure Clock  (rounded up) */
	adcifa->ckdiv
		= (((pb_hz /
			(2 * p_adcifa_opt->frequency)) - 1) <<
800034a6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800034aa:	70 08       	ld.w	r8,r8[0x0]
800034ac:	f0 09 15 01 	lsl	r9,r8,0x1
			(p_adcifa_opt->frequency /
			1000)) / 32000) << AVR32_ADCIFA_CFG_SUT);

	/* Configure Clock  (rounded up) */
	adcifa->ckdiv
		= (((pb_hz /
800034b0:	ee f8 ff f4 	ld.w	r8,r7[-12]
800034b4:	f0 09 0d 08 	divu	r8,r8,r9
800034b8:	20 18       	sub	r8,1
800034ba:	f3 d8 c0 09 	bfextu	r9,r8,0x0,0x9
			| (((ADCIFA_START_UP_TIME *
			(p_adcifa_opt->frequency /
			1000)) / 32000) << AVR32_ADCIFA_CFG_SUT);

	/* Configure Clock  (rounded up) */
	adcifa->ckdiv
800034be:	ee f8 ff fc 	ld.w	r8,r7[-4]
800034c2:	f1 49 00 44 	st.w	r8[68],r9
			(2 * p_adcifa_opt->frequency)) - 1) <<
			AVR32_ADCIFA_CKDIV_CNT_OFFSET) &
			AVR32_ADCIFA_CKDIV_CNT_MASK;

	/* Set ADC Offset Calibration */
	ADCIFA_set_offset_calibration(p_adcifa_opt->offset_calibration_value);
800034c6:	fc 78 24 00 	mov	r8,-187392
800034ca:	fc 79 24 00 	mov	r9,-187392
800034ce:	73 a9       	ld.w	r9,r9[0x68]
800034d0:	12 9a       	mov	r10,r9
800034d2:	e4 1a c0 ff 	andh	r10,0xc0ff
800034d6:	ee f9 ff f8 	ld.w	r9,r7[-8]
800034da:	92 69       	ld.sh	r9,r9[0xc]
800034dc:	b9 69       	lsl	r9,0x18
800034de:	e6 19 3f 00 	andh	r9,0x3f00,COH
800034e2:	f5 e9 10 09 	or	r9,r10,r9
800034e6:	f1 49 00 68 	st.w	r8[104],r9

	/* Set ADC Gain Calibration */
	ADCIFA_set_gain_calibration(p_adcifa_opt->gain_calibration_value);
800034ea:	fc 78 24 00 	mov	r8,-187392
800034ee:	fc 79 24 00 	mov	r9,-187392
800034f2:	73 a9       	ld.w	r9,r9[0x68]
800034f4:	12 9a       	mov	r10,r9
800034f6:	e0 1a 80 00 	andl	r10,0x8000
800034fa:	ee f9 ff f8 	ld.w	r9,r7[-8]
800034fe:	92 59       	ld.sh	r9,r9[0xa]
80003500:	f3 d9 c0 0f 	bfextu	r9,r9,0x0,0xf
80003504:	f5 e9 10 09 	or	r9,r10,r9
80003508:	f1 49 00 68 	st.w	r8[104],r9

	/* Set Sample & Hold Gain Calibration for seq 0 */
	ADCIFA_set_sh0_gain_calibration(p_adcifa_opt->sh0_calibration_value);
8000350c:	fc 78 24 00 	mov	r8,-187392
80003510:	fc 79 24 00 	mov	r9,-187392
80003514:	73 b9       	ld.w	r9,r9[0x6c]
80003516:	12 9a       	mov	r10,r9
80003518:	e0 1a fc 00 	andl	r10,0xfc00
8000351c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80003520:	92 79       	ld.sh	r9,r9[0xe]
80003522:	f3 d9 c0 0a 	bfextu	r9,r9,0x0,0xa
80003526:	f5 e9 10 09 	or	r9,r10,r9
8000352a:	f1 49 00 6c 	st.w	r8[108],r9

	/* Set Sample & Hold Gain Calibration for seq 1 */
	ADCIFA_set_sh1_gain_calibration(p_adcifa_opt->sh1_calibration_value);
8000352e:	fc 78 24 00 	mov	r8,-187392
80003532:	fc 79 24 00 	mov	r9,-187392
80003536:	73 b9       	ld.w	r9,r9[0x6c]
80003538:	12 9a       	mov	r10,r9
8000353a:	e4 1a fc 00 	andh	r10,0xfc00
8000353e:	ee f9 ff f8 	ld.w	r9,r7[-8]
80003542:	f3 09 00 10 	ld.sh	r9,r9[16]
80003546:	b1 69       	lsl	r9,0x10
80003548:	e6 19 03 ff 	andh	r9,0x3ff,COH
8000354c:	f5 e9 10 09 	or	r9,r10,r9
80003550:	f1 49 00 6c 	st.w	r8[108],r9

	/* Enable ADCIFA */
	ADCIFA_enable();
80003554:	fc 78 24 00 	mov	r8,-187392
80003558:	fc 79 24 00 	mov	r9,-187392
8000355c:	72 19       	ld.w	r9,r9[0x4]
8000355e:	a1 a9       	sbr	r9,0x0
80003560:	91 19       	st.w	r8[0x4],r9
80003562:	c0 28       	rjmp	80003566 <adcifa_configure+0x14e>
	/* Wait Startup Time */
	while (1) {
		if (ADCIFA_is_startup_time()) {
			break;
		}
	}
80003564:	d7 03       	nop
	/* Enable ADCIFA */
	ADCIFA_enable();

	/* Wait Startup Time */
	while (1) {
		if (ADCIFA_is_startup_time()) {
80003566:	fc 78 24 00 	mov	r8,-187392
8000356a:	70 28       	ld.w	r8,r8[0x8]
8000356c:	e2 18 40 00 	andl	r8,0x4000,COH
80003570:	cf a0       	breq	80003564 <adcifa_configure+0x14c>
			break;
		}
	}

	return ADCIFA_CONFIGURATION_ACCEPTED;
80003572:	30 18       	mov	r8,1
}
80003574:	10 9c       	mov	r12,r8
80003576:	2f dd       	sub	sp,-12
80003578:	e3 cd 80 80 	ldm	sp++,r7,pc

8000357c <adcifa_configure_sequencer>:
 */
uint8_t adcifa_configure_sequencer(volatile avr32_adcifa_t *adcifa,
		uint8_t sequencer,
		adcifa_sequencer_opt_t *p_adcifa_sequencer_opt,
		adcifa_sequencer_conversion_opt_t *p_adcifa_sequencer_conversion_opt)
{
8000357c:	eb cd 40 80 	pushm	r7,lr
80003580:	1a 97       	mov	r7,sp
80003582:	21 1d       	sub	sp,68
80003584:	ef 4c ff c8 	st.w	r7[-56],r12
80003588:	16 98       	mov	r8,r11
8000358a:	ef 4a ff c0 	st.w	r7[-64],r10
8000358e:	ef 49 ff bc 	st.w	r7[-68],r9
80003592:	ef 68 ff c4 	st.b	r7[-60],r8
	uint8_t g[16] = {0};
80003596:	30 08       	mov	r8,0
80003598:	30 09       	mov	r9,0
8000359a:	ee e9 ff ec 	st.d	r7[-20],r8
8000359e:	30 08       	mov	r8,0
800035a0:	30 09       	mov	r9,0
800035a2:	ee e9 ff f4 	st.d	r7[-12],r8
	uint8_t mp[16] = {0};
800035a6:	30 08       	mov	r8,0
800035a8:	30 09       	mov	r9,0
800035aa:	ee e9 ff dc 	st.d	r7[-36],r8
800035ae:	30 08       	mov	r8,0
800035b0:	30 09       	mov	r9,0
800035b2:	ee e9 ff e4 	st.d	r7[-28],r8
	uint8_t mn[16] = {0};
800035b6:	30 08       	mov	r8,0
800035b8:	30 09       	mov	r9,0
800035ba:	ee e9 ff cc 	st.d	r7[-52],r8
800035be:	30 08       	mov	r8,0
800035c0:	30 09       	mov	r9,0
800035c2:	ee e9 ff d4 	st.d	r7[-44],r8

	/* Sanity Check */
	Assert( adcifa != NULL );

	/* Switch case with sequencer */
	switch (sequencer) {
800035c6:	ef 38 ff c4 	ld.ub	r8,r7[-60]
800035ca:	58 08       	cp.w	r8,0
800035cc:	c0 60       	breq	800035d8 <adcifa_configure_sequencer+0x5c>
800035ce:	58 18       	cp.w	r8,1
800035d0:	e0 80 01 65 	breq	8000389a <adcifa_configure_sequencer+0x31e>
800035d4:	e0 8f 02 54 	bral	80003a7c <adcifa_configure_sequencer+0x500>
	/* Sequencer 0 */
	case 0:
		/* Configure Sequencer 0 */
		ADCIFA_configure_sequencer_0(
800035d8:	fc 78 24 00 	mov	r8,-187392
800035dc:	ee f9 ff c0 	ld.w	r9,r7[-64]
800035e0:	13 89       	ld.ub	r9,r9[0x0]
800035e2:	20 19       	sub	r9,1
800035e4:	f2 0a 15 10 	lsl	r10,r9,0x10
800035e8:	ee f9 ff c0 	ld.w	r9,r7[-64]
800035ec:	13 99       	ld.ub	r9,r9[0x1]
800035ee:	ad 69       	lsl	r9,0xc
800035f0:	12 4a       	or	r10,r9
800035f2:	ee f9 ff c0 	ld.w	r9,r7[-64]
800035f6:	13 a9       	ld.ub	r9,r9[0x2]
800035f8:	a9 69       	lsl	r9,0x8
800035fa:	12 4a       	or	r10,r9
800035fc:	ee f9 ff c0 	ld.w	r9,r7[-64]
80003600:	13 b9       	ld.ub	r9,r9[0x3]
80003602:	a3 69       	lsl	r9,0x2
80003604:	12 4a       	or	r10,r9
80003606:	ee f9 ff c0 	ld.w	r9,r7[-64]
8000360a:	13 c9       	ld.ub	r9,r9[0x4]
8000360c:	a3 79       	lsl	r9,0x3
8000360e:	12 4a       	or	r10,r9
80003610:	ee f9 ff c0 	ld.w	r9,r7[-64]
80003614:	13 d9       	ld.ub	r9,r9[0x5]
80003616:	a1 79       	lsl	r9,0x1
80003618:	12 4a       	or	r10,r9
8000361a:	ee f9 ff c0 	ld.w	r9,r7[-64]
8000361e:	13 e9       	ld.ub	r9,r9[0x6]
80003620:	f5 e9 10 09 	or	r9,r10,r9
80003624:	91 59       	st.w	r8[0x14],r9
				(p_adcifa_sequencer_opt->sh_mode),
#endif
				(p_adcifa_sequencer_opt->half_word_adjustment),
				(p_adcifa_sequencer_opt->software_acknowledge));
		/* Configure Gain for Sequencer 0 */
		for (i = 0; i < p_adcifa_sequencer_opt->convnb; i++) {
80003626:	30 08       	mov	r8,0
80003628:	ef 68 ff ff 	st.b	r7[-1],r8
8000362c:	c1 68       	rjmp	80003658 <adcifa_configure_sequencer+0xdc>
			g[i] = p_adcifa_sequencer_conversion_opt[i].gain;
8000362e:	ef 3a ff ff 	ld.ub	r10,r7[-1]
80003632:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80003636:	12 98       	mov	r8,r9
80003638:	a1 78       	lsl	r8,0x1
8000363a:	12 08       	add	r8,r9
8000363c:	ee f9 ff bc 	ld.w	r9,r7[-68]
80003640:	f2 08 00 08 	add	r8,r9,r8
80003644:	11 a8       	ld.ub	r8,r8[0x2]
80003646:	ee 0a 00 09 	add	r9,r7,r10
8000364a:	f3 68 ff ec 	st.b	r9[-20],r8
				(p_adcifa_sequencer_opt->sh_mode),
#endif
				(p_adcifa_sequencer_opt->half_word_adjustment),
				(p_adcifa_sequencer_opt->software_acknowledge));
		/* Configure Gain for Sequencer 0 */
		for (i = 0; i < p_adcifa_sequencer_opt->convnb; i++) {
8000364e:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80003652:	2f f8       	sub	r8,-1
80003654:	ef 68 ff ff 	st.b	r7[-1],r8
80003658:	ee f8 ff c0 	ld.w	r8,r7[-64]
8000365c:	11 88       	ld.ub	r8,r8[0x0]
8000365e:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80003662:	f0 09 18 00 	cp.b	r9,r8
80003666:	ce 43       	brcs	8000362e <adcifa_configure_sequencer+0xb2>
			g[i] = p_adcifa_sequencer_conversion_opt[i].gain;
		}
		ADCIFA_configure_sh0gain(g[7], g[6], g[5], g[4], g[3], g[2],
80003668:	fc 78 24 00 	mov	r8,-187392
8000366c:	ef 39 ff f3 	ld.ub	r9,r7[-13]
80003670:	f2 0a 15 1c 	lsl	r10,r9,0x1c
80003674:	ef 39 ff f2 	ld.ub	r9,r7[-14]
80003678:	b9 69       	lsl	r9,0x18
8000367a:	12 4a       	or	r10,r9
8000367c:	ef 39 ff f1 	ld.ub	r9,r7[-15]
80003680:	b5 69       	lsl	r9,0x14
80003682:	12 4a       	or	r10,r9
80003684:	ef 39 ff f0 	ld.ub	r9,r7[-16]
80003688:	b1 69       	lsl	r9,0x10
8000368a:	12 4a       	or	r10,r9
8000368c:	ef 39 ff ef 	ld.ub	r9,r7[-17]
80003690:	ad 69       	lsl	r9,0xc
80003692:	12 4a       	or	r10,r9
80003694:	ef 39 ff ee 	ld.ub	r9,r7[-18]
80003698:	a9 69       	lsl	r9,0x8
8000369a:	12 4a       	or	r10,r9
8000369c:	ef 39 ff ed 	ld.ub	r9,r7[-19]
800036a0:	a5 69       	lsl	r9,0x4
800036a2:	12 4a       	or	r10,r9
800036a4:	ef 39 ff ec 	ld.ub	r9,r7[-20]
800036a8:	f5 e9 10 09 	or	r9,r10,r9
800036ac:	91 79       	st.w	r8[0x1c],r9
				g[1], g[0]);

		/* Configure Mux for Sequencer 0 */
		for (i = 0; i < p_adcifa_sequencer_opt->convnb; i++) {
800036ae:	30 08       	mov	r8,0
800036b0:	ef 68 ff ff 	st.b	r7[-1],r8
800036b4:	c2 68       	rjmp	80003700 <adcifa_configure_sequencer+0x184>
			mp[i] = p_adcifa_sequencer_conversion_opt[i].channel_p;
800036b6:	ef 3a ff ff 	ld.ub	r10,r7[-1]
800036ba:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800036be:	12 98       	mov	r8,r9
800036c0:	a1 78       	lsl	r8,0x1
800036c2:	12 08       	add	r8,r9
800036c4:	ee f9 ff bc 	ld.w	r9,r7[-68]
800036c8:	f2 08 00 08 	add	r8,r9,r8
800036cc:	11 88       	ld.ub	r8,r8[0x0]
800036ce:	ee 0a 00 09 	add	r9,r7,r10
800036d2:	f3 68 ff dc 	st.b	r9[-36],r8
			mn[i] = p_adcifa_sequencer_conversion_opt[i].channel_n;
800036d6:	ef 3a ff ff 	ld.ub	r10,r7[-1]
800036da:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800036de:	12 98       	mov	r8,r9
800036e0:	a1 78       	lsl	r8,0x1
800036e2:	12 08       	add	r8,r9
800036e4:	ee f9 ff bc 	ld.w	r9,r7[-68]
800036e8:	f2 08 00 08 	add	r8,r9,r8
800036ec:	11 98       	ld.ub	r8,r8[0x1]
800036ee:	ee 0a 00 09 	add	r9,r7,r10
800036f2:	f3 68 ff cc 	st.b	r9[-52],r8
		}
		ADCIFA_configure_sh0gain(g[7], g[6], g[5], g[4], g[3], g[2],
				g[1], g[0]);

		/* Configure Mux for Sequencer 0 */
		for (i = 0; i < p_adcifa_sequencer_opt->convnb; i++) {
800036f6:	ef 38 ff ff 	ld.ub	r8,r7[-1]
800036fa:	2f f8       	sub	r8,-1
800036fc:	ef 68 ff ff 	st.b	r7[-1],r8
80003700:	ee f8 ff c0 	ld.w	r8,r7[-64]
80003704:	11 88       	ld.ub	r8,r8[0x0]
80003706:	ef 39 ff ff 	ld.ub	r9,r7[-1]
8000370a:	f0 09 18 00 	cp.b	r9,r8
8000370e:	cd 43       	brcs	800036b6 <adcifa_configure_sequencer+0x13a>
			mp[i] = p_adcifa_sequencer_conversion_opt[i].channel_p;
			mn[i] = p_adcifa_sequencer_conversion_opt[i].channel_n;
		}
		ADCIFA_configure_muxsel0p(mp[7], mp[6], mp[5], mp[4], mp[3],
80003710:	fc 78 24 00 	mov	r8,-187392
80003714:	ef 39 ff e3 	ld.ub	r9,r7[-29]
80003718:	f2 0a 15 18 	lsl	r10,r9,0x18
8000371c:	ef 39 ff e2 	ld.ub	r9,r7[-30]
80003720:	b1 69       	lsl	r9,0x10
80003722:	12 4a       	or	r10,r9
80003724:	ef 39 ff e1 	ld.ub	r9,r7[-31]
80003728:	a9 69       	lsl	r9,0x8
8000372a:	12 4a       	or	r10,r9
8000372c:	ef 39 ff e0 	ld.ub	r9,r7[-32]
80003730:	f5 e9 10 09 	or	r9,r10,r9
80003734:	91 b9       	st.w	r8[0x2c],r9
80003736:	fc 78 24 00 	mov	r8,-187392
8000373a:	ef 39 ff df 	ld.ub	r9,r7[-33]
8000373e:	f2 0a 15 18 	lsl	r10,r9,0x18
80003742:	ef 39 ff de 	ld.ub	r9,r7[-34]
80003746:	b1 69       	lsl	r9,0x10
80003748:	12 4a       	or	r10,r9
8000374a:	ef 39 ff dd 	ld.ub	r9,r7[-35]
8000374e:	a9 69       	lsl	r9,0x8
80003750:	12 4a       	or	r10,r9
80003752:	ef 39 ff dc 	ld.ub	r9,r7[-36]
80003756:	f5 e9 10 09 	or	r9,r10,r9
8000375a:	91 99       	st.w	r8[0x24],r9
				mp[2], mp[1], mp[0]);
		ADCIFA_configure_muxsel0n(mn[7], mn[6], mn[5], mn[4], mn[3],
8000375c:	fc 78 24 00 	mov	r8,-187392
80003760:	ef 39 ff d3 	ld.ub	r9,r7[-45]
80003764:	f2 0a 15 18 	lsl	r10,r9,0x18
80003768:	ef 39 ff d2 	ld.ub	r9,r7[-46]
8000376c:	b1 69       	lsl	r9,0x10
8000376e:	12 4a       	or	r10,r9
80003770:	ef 39 ff d1 	ld.ub	r9,r7[-47]
80003774:	a9 69       	lsl	r9,0x8
80003776:	12 4a       	or	r10,r9
80003778:	ef 39 ff d0 	ld.ub	r9,r7[-48]
8000377c:	f5 e9 10 09 	or	r9,r10,r9
80003780:	91 f9       	st.w	r8[0x3c],r9
80003782:	fc 78 24 00 	mov	r8,-187392
80003786:	ef 39 ff cf 	ld.ub	r9,r7[-49]
8000378a:	f2 0a 15 18 	lsl	r10,r9,0x18
8000378e:	ef 39 ff ce 	ld.ub	r9,r7[-50]
80003792:	b1 69       	lsl	r9,0x10
80003794:	12 4a       	or	r10,r9
80003796:	ef 39 ff cd 	ld.ub	r9,r7[-51]
8000379a:	a9 69       	lsl	r9,0x8
8000379c:	12 4a       	or	r10,r9
8000379e:	ef 39 ff cc 	ld.ub	r9,r7[-52]
800037a2:	f5 e9 10 09 	or	r9,r10,r9
800037a6:	91 d9       	st.w	r8[0x34],r9
		 * This adcifa_seq1_configured variable check if muxsel1p,muxsel1n 
		 * registers are already configured. This may happen if this function is
		 * called first with sequencer 1 as argument and then called with 
		 * sequencer 0 as argument in case dual mode is used.
		 */
		if(!adcifa_seq1_configured)
800037a8:	fe f8 02 e0 	ld.w	r8,pc[736]
800037ac:	11 88       	ld.ub	r8,r8[0x0]
800037ae:	ec 18 00 01 	eorl	r8,0x1
800037b2:	5c 58       	castu.b	r8
800037b4:	e0 80 01 63 	breq	80003a7a <adcifa_configure_sequencer+0x4fe>
		{
			/*
			 * Configure gain for sequencer 0 (in single sequencer mode for 
			 * conversions 9 to 16)
			 */ 
			ADCIFA_configure_sh1gain(g[15], g[14], g[13], g[12], g[11], g[10], 
800037b8:	fc 78 24 00 	mov	r8,-187392
800037bc:	ef 39 ff fb 	ld.ub	r9,r7[-5]
800037c0:	f2 0a 15 1c 	lsl	r10,r9,0x1c
800037c4:	ef 39 ff fa 	ld.ub	r9,r7[-6]
800037c8:	b9 69       	lsl	r9,0x18
800037ca:	12 4a       	or	r10,r9
800037cc:	ef 39 ff f9 	ld.ub	r9,r7[-7]
800037d0:	b5 69       	lsl	r9,0x14
800037d2:	12 4a       	or	r10,r9
800037d4:	ef 39 ff f8 	ld.ub	r9,r7[-8]
800037d8:	b1 69       	lsl	r9,0x10
800037da:	12 4a       	or	r10,r9
800037dc:	ef 39 ff f7 	ld.ub	r9,r7[-9]
800037e0:	ad 69       	lsl	r9,0xc
800037e2:	12 4a       	or	r10,r9
800037e4:	ef 39 ff f6 	ld.ub	r9,r7[-10]
800037e8:	a9 69       	lsl	r9,0x8
800037ea:	12 4a       	or	r10,r9
800037ec:	ef 39 ff f5 	ld.ub	r9,r7[-11]
800037f0:	a5 69       	lsl	r9,0x4
800037f2:	12 4a       	or	r10,r9
800037f4:	ef 39 ff f4 	ld.ub	r9,r7[-12]
800037f8:	f5 e9 10 09 	or	r9,r10,r9
800037fc:	91 89       	st.w	r8[0x20],r9

			/*
			 * Configure Mux for sequencer 0 (in single sequencer mode for 
			 * conversions 9 to 16)
			 */
			ADCIFA_configure_muxsel1p(mp[15], mp[14], mp[13], mp[12], mp[11], 
800037fe:	fc 78 24 00 	mov	r8,-187392
80003802:	ef 39 ff eb 	ld.ub	r9,r7[-21]
80003806:	f2 0a 15 18 	lsl	r10,r9,0x18
8000380a:	ef 39 ff ea 	ld.ub	r9,r7[-22]
8000380e:	b1 69       	lsl	r9,0x10
80003810:	12 4a       	or	r10,r9
80003812:	ef 39 ff e9 	ld.ub	r9,r7[-23]
80003816:	a9 69       	lsl	r9,0x8
80003818:	12 4a       	or	r10,r9
8000381a:	ef 39 ff e8 	ld.ub	r9,r7[-24]
8000381e:	f5 e9 10 09 	or	r9,r10,r9
80003822:	91 c9       	st.w	r8[0x30],r9
80003824:	fc 78 24 00 	mov	r8,-187392
80003828:	ef 39 ff e7 	ld.ub	r9,r7[-25]
8000382c:	f2 0a 15 18 	lsl	r10,r9,0x18
80003830:	ef 39 ff e6 	ld.ub	r9,r7[-26]
80003834:	b1 69       	lsl	r9,0x10
80003836:	12 4a       	or	r10,r9
80003838:	ef 39 ff e5 	ld.ub	r9,r7[-27]
8000383c:	a9 69       	lsl	r9,0x8
8000383e:	12 4a       	or	r10,r9
80003840:	ef 39 ff e4 	ld.ub	r9,r7[-28]
80003844:	f5 e9 10 09 	or	r9,r10,r9
80003848:	91 a9       	st.w	r8[0x28],r9
				mp[10], mp[9], mp[8]);
			ADCIFA_configure_muxsel1n(mn[15], mn[14], mn[13], mn[12], mn[11], 
8000384a:	fc 78 24 00 	mov	r8,-187392
8000384e:	ef 39 ff db 	ld.ub	r9,r7[-37]
80003852:	f2 0a 15 18 	lsl	r10,r9,0x18
80003856:	ef 39 ff da 	ld.ub	r9,r7[-38]
8000385a:	b1 69       	lsl	r9,0x10
8000385c:	12 4a       	or	r10,r9
8000385e:	ef 39 ff d9 	ld.ub	r9,r7[-39]
80003862:	a9 69       	lsl	r9,0x8
80003864:	12 4a       	or	r10,r9
80003866:	ef 39 ff d8 	ld.ub	r9,r7[-40]
8000386a:	f5 e9 10 09 	or	r9,r10,r9
8000386e:	f1 49 00 40 	st.w	r8[64],r9
80003872:	fc 78 24 00 	mov	r8,-187392
80003876:	ef 39 ff d7 	ld.ub	r9,r7[-41]
8000387a:	f2 0a 15 18 	lsl	r10,r9,0x18
8000387e:	ef 39 ff d6 	ld.ub	r9,r7[-42]
80003882:	b1 69       	lsl	r9,0x10
80003884:	12 4a       	or	r10,r9
80003886:	ef 39 ff d5 	ld.ub	r9,r7[-43]
8000388a:	a9 69       	lsl	r9,0x8
8000388c:	12 4a       	or	r10,r9
8000388e:	ef 39 ff d4 	ld.ub	r9,r7[-44]
80003892:	f5 e9 10 09 	or	r9,r10,r9
80003896:	91 e9       	st.w	r8[0x38],r9
				mn[10], mn[9], mn[8]);

		}

		break;
80003898:	cf 28       	rjmp	80003a7c <adcifa_configure_sequencer+0x500>

	/* Sequencer 1 */
	case 1:
		/* Configure Sequencer 1 */
		ADCIFA_configure_sequencer_1(
8000389a:	fc 78 24 00 	mov	r8,-187392
8000389e:	ee f9 ff c0 	ld.w	r9,r7[-64]
800038a2:	13 89       	ld.ub	r9,r9[0x0]
800038a4:	20 19       	sub	r9,1
800038a6:	f2 0a 15 10 	lsl	r10,r9,0x10
800038aa:	ee f9 ff c0 	ld.w	r9,r7[-64]
800038ae:	13 99       	ld.ub	r9,r9[0x1]
800038b0:	ad 69       	lsl	r9,0xc
800038b2:	12 4a       	or	r10,r9
800038b4:	ee f9 ff c0 	ld.w	r9,r7[-64]
800038b8:	13 a9       	ld.ub	r9,r9[0x2]
800038ba:	a9 69       	lsl	r9,0x8
800038bc:	12 4a       	or	r10,r9
800038be:	ee f9 ff c0 	ld.w	r9,r7[-64]
800038c2:	13 b9       	ld.ub	r9,r9[0x3]
800038c4:	a3 69       	lsl	r9,0x2
800038c6:	12 4a       	or	r10,r9
800038c8:	ee f9 ff c0 	ld.w	r9,r7[-64]
800038cc:	13 c9       	ld.ub	r9,r9[0x4]
800038ce:	a3 79       	lsl	r9,0x3
800038d0:	12 4a       	or	r10,r9
800038d2:	ee f9 ff c0 	ld.w	r9,r7[-64]
800038d6:	13 d9       	ld.ub	r9,r9[0x5]
800038d8:	a1 79       	lsl	r9,0x1
800038da:	f5 e9 10 09 	or	r9,r10,r9
800038de:	12 9a       	mov	r10,r9
800038e0:	a5 aa       	sbr	r10,0x4
800038e2:	ee f9 ff c0 	ld.w	r9,r7[-64]
800038e6:	13 e9       	ld.ub	r9,r9[0x6]
800038e8:	f5 e9 10 09 	or	r9,r10,r9
800038ec:	91 69       	st.w	r8[0x18],r9
#endif
				(p_adcifa_sequencer_opt->half_word_adjustment),
				(p_adcifa_sequencer_opt->software_acknowledge));

		/* Configure Gain for Sequencer 1 */
		for (i = 0; i < p_adcifa_sequencer_opt->convnb; i++) {
800038ee:	30 08       	mov	r8,0
800038f0:	ef 68 ff ff 	st.b	r7[-1],r8
800038f4:	c1 68       	rjmp	80003920 <adcifa_configure_sequencer+0x3a4>
			g[i] = p_adcifa_sequencer_conversion_opt[i].gain;
800038f6:	ef 3a ff ff 	ld.ub	r10,r7[-1]
800038fa:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800038fe:	12 98       	mov	r8,r9
80003900:	a1 78       	lsl	r8,0x1
80003902:	12 08       	add	r8,r9
80003904:	ee f9 ff bc 	ld.w	r9,r7[-68]
80003908:	f2 08 00 08 	add	r8,r9,r8
8000390c:	11 a8       	ld.ub	r8,r8[0x2]
8000390e:	ee 0a 00 09 	add	r9,r7,r10
80003912:	f3 68 ff ec 	st.b	r9[-20],r8
#endif
				(p_adcifa_sequencer_opt->half_word_adjustment),
				(p_adcifa_sequencer_opt->software_acknowledge));

		/* Configure Gain for Sequencer 1 */
		for (i = 0; i < p_adcifa_sequencer_opt->convnb; i++) {
80003916:	ef 38 ff ff 	ld.ub	r8,r7[-1]
8000391a:	2f f8       	sub	r8,-1
8000391c:	ef 68 ff ff 	st.b	r7[-1],r8
80003920:	ee f8 ff c0 	ld.w	r8,r7[-64]
80003924:	11 88       	ld.ub	r8,r8[0x0]
80003926:	ef 39 ff ff 	ld.ub	r9,r7[-1]
8000392a:	f0 09 18 00 	cp.b	r9,r8
8000392e:	ce 43       	brcs	800038f6 <adcifa_configure_sequencer+0x37a>
			g[i] = p_adcifa_sequencer_conversion_opt[i].gain;
		}
		ADCIFA_configure_sh1gain(g[7], g[6], g[5], g[4], g[3], g[2],
80003930:	fc 78 24 00 	mov	r8,-187392
80003934:	ef 39 ff f3 	ld.ub	r9,r7[-13]
80003938:	f2 0a 15 1c 	lsl	r10,r9,0x1c
8000393c:	ef 39 ff f2 	ld.ub	r9,r7[-14]
80003940:	b9 69       	lsl	r9,0x18
80003942:	12 4a       	or	r10,r9
80003944:	ef 39 ff f1 	ld.ub	r9,r7[-15]
80003948:	b5 69       	lsl	r9,0x14
8000394a:	12 4a       	or	r10,r9
8000394c:	ef 39 ff f0 	ld.ub	r9,r7[-16]
80003950:	b1 69       	lsl	r9,0x10
80003952:	12 4a       	or	r10,r9
80003954:	ef 39 ff ef 	ld.ub	r9,r7[-17]
80003958:	ad 69       	lsl	r9,0xc
8000395a:	12 4a       	or	r10,r9
8000395c:	ef 39 ff ee 	ld.ub	r9,r7[-18]
80003960:	a9 69       	lsl	r9,0x8
80003962:	12 4a       	or	r10,r9
80003964:	ef 39 ff ed 	ld.ub	r9,r7[-19]
80003968:	a5 69       	lsl	r9,0x4
8000396a:	12 4a       	or	r10,r9
8000396c:	ef 39 ff ec 	ld.ub	r9,r7[-20]
80003970:	f5 e9 10 09 	or	r9,r10,r9
80003974:	91 89       	st.w	r8[0x20],r9
				g[1], g[0]);

		/* Configure Mux for Sequencer 1 */
		for (i = 0; i < p_adcifa_sequencer_opt->convnb; i++) {
80003976:	30 08       	mov	r8,0
80003978:	ef 68 ff ff 	st.b	r7[-1],r8
8000397c:	c2 68       	rjmp	800039c8 <adcifa_configure_sequencer+0x44c>
			mp[i] = p_adcifa_sequencer_conversion_opt[i].channel_p;
8000397e:	ef 3a ff ff 	ld.ub	r10,r7[-1]
80003982:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80003986:	12 98       	mov	r8,r9
80003988:	a1 78       	lsl	r8,0x1
8000398a:	12 08       	add	r8,r9
8000398c:	ee f9 ff bc 	ld.w	r9,r7[-68]
80003990:	f2 08 00 08 	add	r8,r9,r8
80003994:	11 88       	ld.ub	r8,r8[0x0]
80003996:	ee 0a 00 09 	add	r9,r7,r10
8000399a:	f3 68 ff dc 	st.b	r9[-36],r8
			mn[i] = p_adcifa_sequencer_conversion_opt[i].channel_n;
8000399e:	ef 3a ff ff 	ld.ub	r10,r7[-1]
800039a2:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800039a6:	12 98       	mov	r8,r9
800039a8:	a1 78       	lsl	r8,0x1
800039aa:	12 08       	add	r8,r9
800039ac:	ee f9 ff bc 	ld.w	r9,r7[-68]
800039b0:	f2 08 00 08 	add	r8,r9,r8
800039b4:	11 98       	ld.ub	r8,r8[0x1]
800039b6:	ee 0a 00 09 	add	r9,r7,r10
800039ba:	f3 68 ff cc 	st.b	r9[-52],r8
		}
		ADCIFA_configure_sh1gain(g[7], g[6], g[5], g[4], g[3], g[2],
				g[1], g[0]);

		/* Configure Mux for Sequencer 1 */
		for (i = 0; i < p_adcifa_sequencer_opt->convnb; i++) {
800039be:	ef 38 ff ff 	ld.ub	r8,r7[-1]
800039c2:	2f f8       	sub	r8,-1
800039c4:	ef 68 ff ff 	st.b	r7[-1],r8
800039c8:	ee f8 ff c0 	ld.w	r8,r7[-64]
800039cc:	11 88       	ld.ub	r8,r8[0x0]
800039ce:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800039d2:	f0 09 18 00 	cp.b	r9,r8
800039d6:	cd 43       	brcs	8000397e <adcifa_configure_sequencer+0x402>
			mp[i] = p_adcifa_sequencer_conversion_opt[i].channel_p;
			mn[i] = p_adcifa_sequencer_conversion_opt[i].channel_n;
		}
		ADCIFA_configure_muxsel1p(mp[7], mp[6], mp[5], mp[4], mp[3],
800039d8:	fc 78 24 00 	mov	r8,-187392
800039dc:	ef 39 ff e3 	ld.ub	r9,r7[-29]
800039e0:	f2 0a 15 18 	lsl	r10,r9,0x18
800039e4:	ef 39 ff e2 	ld.ub	r9,r7[-30]
800039e8:	b1 69       	lsl	r9,0x10
800039ea:	12 4a       	or	r10,r9
800039ec:	ef 39 ff e1 	ld.ub	r9,r7[-31]
800039f0:	a9 69       	lsl	r9,0x8
800039f2:	12 4a       	or	r10,r9
800039f4:	ef 39 ff e0 	ld.ub	r9,r7[-32]
800039f8:	f5 e9 10 09 	or	r9,r10,r9
800039fc:	91 c9       	st.w	r8[0x30],r9
800039fe:	fc 78 24 00 	mov	r8,-187392
80003a02:	ef 39 ff df 	ld.ub	r9,r7[-33]
80003a06:	f2 0a 15 18 	lsl	r10,r9,0x18
80003a0a:	ef 39 ff de 	ld.ub	r9,r7[-34]
80003a0e:	b1 69       	lsl	r9,0x10
80003a10:	12 4a       	or	r10,r9
80003a12:	ef 39 ff dd 	ld.ub	r9,r7[-35]
80003a16:	a9 69       	lsl	r9,0x8
80003a18:	12 4a       	or	r10,r9
80003a1a:	ef 39 ff dc 	ld.ub	r9,r7[-36]
80003a1e:	f5 e9 10 09 	or	r9,r10,r9
80003a22:	91 a9       	st.w	r8[0x28],r9
				mp[2], mp[1], mp[0]);
		ADCIFA_configure_muxsel1n(mn[7], mn[6], mn[5], mn[4], mn[3],
80003a24:	fc 78 24 00 	mov	r8,-187392
80003a28:	ef 39 ff d3 	ld.ub	r9,r7[-45]
80003a2c:	f2 0a 15 18 	lsl	r10,r9,0x18
80003a30:	ef 39 ff d2 	ld.ub	r9,r7[-46]
80003a34:	b1 69       	lsl	r9,0x10
80003a36:	12 4a       	or	r10,r9
80003a38:	ef 39 ff d1 	ld.ub	r9,r7[-47]
80003a3c:	a9 69       	lsl	r9,0x8
80003a3e:	12 4a       	or	r10,r9
80003a40:	ef 39 ff d0 	ld.ub	r9,r7[-48]
80003a44:	f5 e9 10 09 	or	r9,r10,r9
80003a48:	f1 49 00 40 	st.w	r8[64],r9
80003a4c:	fc 78 24 00 	mov	r8,-187392
80003a50:	ef 39 ff cf 	ld.ub	r9,r7[-49]
80003a54:	f2 0a 15 18 	lsl	r10,r9,0x18
80003a58:	ef 39 ff ce 	ld.ub	r9,r7[-50]
80003a5c:	b1 69       	lsl	r9,0x10
80003a5e:	12 4a       	or	r10,r9
80003a60:	ef 39 ff cd 	ld.ub	r9,r7[-51]
80003a64:	a9 69       	lsl	r9,0x8
80003a66:	12 4a       	or	r10,r9
80003a68:	ef 39 ff cc 	ld.ub	r9,r7[-52]
80003a6c:	f5 e9 10 09 	or	r9,r10,r9
80003a70:	91 e9       	st.w	r8[0x38],r9
				mn[2], mn[1], mn[0]);

		adcifa_seq1_configured = true;
80003a72:	48 69       	lddpc	r9,80003a88 <adcifa_configure_sequencer+0x50c>
80003a74:	30 18       	mov	r8,1
80003a76:	b2 88       	st.b	r9[0x0],r8
80003a78:	c0 28       	rjmp	80003a7c <adcifa_configure_sequencer+0x500>
			ADCIFA_configure_muxsel1n(mn[15], mn[14], mn[13], mn[12], mn[11], 
				mn[10], mn[9], mn[8]);

		}

		break;
80003a7a:	d7 03       	nop
		break;

	default:
		break;
	}
	return ADCIFA_CONFIGURATION_ACCEPTED;
80003a7c:	30 18       	mov	r8,1
}
80003a7e:	10 9c       	mov	r12,r8
80003a80:	2e fd       	sub	sp,-68
80003a82:	e3 cd 80 80 	ldm	sp++,r7,pc
80003a86:	00 00       	add	r0,r0
80003a88:	00 00       	add	r0,r0
80003a8a:	05 c0       	ld.ub	r0,r2[0x4]

80003a8c <adcifa_start_sequencer>:
/** \brief Start analog to digital conversion for a specific sequencer
 *  \param adcifa     Base address of the ADCIFA
 *  \param sequencer  Sequencer index
 */
void adcifa_start_sequencer(volatile avr32_adcifa_t *adcifa, uint8_t sequencer)
{
80003a8c:	eb cd 40 80 	pushm	r7,lr
80003a90:	1a 97       	mov	r7,sp
80003a92:	20 2d       	sub	sp,8
80003a94:	ef 4c ff fc 	st.w	r7[-4],r12
80003a98:	16 98       	mov	r8,r11
80003a9a:	ef 68 ff f8 	st.b	r7[-8],r8
	/* Sanity Check */
	Assert( adcifa != NULL );

	/* Switch Sequencer */
	switch (sequencer) {
80003a9e:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80003aa2:	58 18       	cp.w	r8,1
80003aa4:	c0 a0       	breq	80003ab8 <adcifa_start_sequencer+0x2c>
80003aa6:	58 38       	cp.w	r8,3
80003aa8:	c0 d0       	breq	80003ac2 <adcifa_start_sequencer+0x36>
80003aaa:	58 08       	cp.w	r8,0
80003aac:	c0 f1       	brne	80003aca <adcifa_start_sequencer+0x3e>
	case ADCIFA_SEQ0:
		ADCIFA_softsoc_sequencer(AVR32_ADCIFA_CR_SOC0_MASK);
80003aae:	fc 78 24 00 	mov	r8,-187392
80003ab2:	30 19       	mov	r9,1
80003ab4:	91 09       	st.w	r8[0x0],r9
		break;
80003ab6:	c0 a8       	rjmp	80003aca <adcifa_start_sequencer+0x3e>

	case ADCIFA_SEQ1:
		ADCIFA_softsoc_sequencer(AVR32_ADCIFA_CR_SOC1_MASK);
80003ab8:	fc 78 24 00 	mov	r8,-187392
80003abc:	30 29       	mov	r9,2
80003abe:	91 09       	st.w	r8[0x0],r9
		break;
80003ac0:	c0 58       	rjmp	80003aca <adcifa_start_sequencer+0x3e>

	case ADCIFA_SEQ0_SEQ1:
		ADCIFA_softsoc_sequencer(
80003ac2:	fc 78 24 00 	mov	r8,-187392
80003ac6:	30 39       	mov	r9,3
80003ac8:	91 09       	st.w	r8[0x0],r9
		break;

	default:
		break;
	}
}
80003aca:	2f ed       	sub	sp,-8
80003acc:	e3 cd 80 80 	ldm	sp++,r7,pc

80003ad0 <adcifa_check_eos>:
/** \brief Get End of Conversion status bit
 *  \param adcifa     Base address of the ADCIFA
 *  \param sequencer  Sequencer index
 */
bool adcifa_check_eos(volatile avr32_adcifa_t *adcifa, uint8_t sequencer)
{
80003ad0:	eb cd 40 80 	pushm	r7,lr
80003ad4:	1a 97       	mov	r7,sp
80003ad6:	20 2d       	sub	sp,8
80003ad8:	ef 4c ff fc 	st.w	r7[-4],r12
80003adc:	16 98       	mov	r8,r11
80003ade:	ef 68 ff f8 	st.b	r7[-8],r8
	/* Sanity Check */
	Assert( adcifa != NULL );

	/* get SR register : EOS bit for channel */
	switch (sequencer) {
80003ae2:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80003ae6:	58 08       	cp.w	r8,0
80003ae8:	c0 40       	breq	80003af0 <adcifa_check_eos+0x20>
80003aea:	58 18       	cp.w	r8,1
80003aec:	c0 90       	breq	80003afe <adcifa_check_eos+0x2e>
80003aee:	c1 08       	rjmp	80003b0e <adcifa_check_eos+0x3e>
	case 0:
		return ((ADCIFA_is_eos_sequencer_0()) ? true : false);
80003af0:	fc 78 24 00 	mov	r8,-187392
80003af4:	70 28       	ld.w	r8,r8[0x8]
80003af6:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003afa:	5c 58       	castu.b	r8
80003afc:	c0 a8       	rjmp	80003b10 <adcifa_check_eos+0x40>

	case 1:
		return ((ADCIFA_is_eos_sequencer_1()) ? true : false);
80003afe:	fc 78 24 00 	mov	r8,-187392
80003b02:	70 28       	ld.w	r8,r8[0x8]
80003b04:	e2 18 00 10 	andl	r8,0x10,COH
80003b08:	5f 18       	srne	r8
80003b0a:	5c 58       	castu.b	r8
80003b0c:	c0 28       	rjmp	80003b10 <adcifa_check_eos+0x40>

	default:
		break;
	}
	return false;
80003b0e:	30 08       	mov	r8,0
}
80003b10:	10 9c       	mov	r12,r8
80003b12:	2f ed       	sub	sp,-8
80003b14:	e3 cd 80 80 	ldm	sp++,r7,pc

80003b18 <adcifa_get_values_from_sequencer>:
 */
uint8_t adcifa_get_values_from_sequencer(volatile avr32_adcifa_t *adcifa,
		uint8_t sequencer,
		adcifa_sequencer_opt_t *p_adcifa_sequencer_opt,
		int16_t *adcifa_values)
{
80003b18:	eb cd 40 80 	pushm	r7,lr
80003b1c:	1a 97       	mov	r7,sp
80003b1e:	20 5d       	sub	sp,20
80003b20:	ef 4c ff f8 	st.w	r7[-8],r12
80003b24:	16 98       	mov	r8,r11
80003b26:	ef 4a ff f0 	st.w	r7[-16],r10
80003b2a:	ef 49 ff ec 	st.w	r7[-20],r9
80003b2e:	ef 68 ff f4 	st.b	r7[-12],r8

	/* Sanity Check */
	Assert( adcifa != NULL );

	/* wait for end of sequence */
	if (adcifa_check_eos(adcifa, sequencer) != true) {
80003b32:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80003b36:	10 9b       	mov	r11,r8
80003b38:	ee fc ff f8 	ld.w	r12,r7[-8]
80003b3c:	f0 1f 00 2c 	mcall	80003bec <adcifa_get_values_from_sequencer+0xd4>
80003b40:	18 98       	mov	r8,r12
80003b42:	ec 18 00 01 	eorl	r8,0x1
80003b46:	5c 58       	castu.b	r8
80003b48:	c0 30       	breq	80003b4e <adcifa_get_values_from_sequencer+0x36>
		return ADCIFA_STATUS_NOT_COMPLETED;
80003b4a:	30 38       	mov	r8,3
80003b4c:	c4 b8       	rjmp	80003be2 <adcifa_get_values_from_sequencer+0xca>
	}

	switch (sequencer) {
80003b4e:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80003b52:	58 08       	cp.w	r8,0
80003b54:	c0 40       	breq	80003b5c <adcifa_get_values_from_sequencer+0x44>
80003b56:	58 18       	cp.w	r8,1
80003b58:	c2 30       	breq	80003b9e <adcifa_get_values_from_sequencer+0x86>
80003b5a:	c4 38       	rjmp	80003be0 <adcifa_get_values_from_sequencer+0xc8>
	case 0:
		/* Read values from Sequencer 0 */
		for (i = 0; i < p_adcifa_sequencer_opt->convnb; i++) {
80003b5c:	30 08       	mov	r8,0
80003b5e:	ef 68 ff ff 	st.b	r7[-1],r8
80003b62:	c1 58       	rjmp	80003b8c <adcifa_get_values_from_sequencer+0x74>
			adcifa_values[i] = ADCIFA_read_resx_sequencer_0(i);
80003b64:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80003b68:	a1 78       	lsl	r8,0x1
80003b6a:	ee f9 ff ec 	ld.w	r9,r7[-20]
80003b6e:	10 09       	add	r9,r8
80003b70:	fc 78 24 00 	mov	r8,-187392
80003b74:	ef 3a ff ff 	ld.ub	r10,r7[-1]
80003b78:	2d fa       	sub	r10,-33
80003b7a:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
80003b7e:	5c 88       	casts.h	r8
80003b80:	b2 08       	st.h	r9[0x0],r8
	}

	switch (sequencer) {
	case 0:
		/* Read values from Sequencer 0 */
		for (i = 0; i < p_adcifa_sequencer_opt->convnb; i++) {
80003b82:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80003b86:	2f f8       	sub	r8,-1
80003b88:	ef 68 ff ff 	st.b	r7[-1],r8
80003b8c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003b90:	11 88       	ld.ub	r8,r8[0x0]
80003b92:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80003b96:	f0 09 18 00 	cp.b	r9,r8
80003b9a:	ce 53       	brcs	80003b64 <adcifa_get_values_from_sequencer+0x4c>
			adcifa_values[i] = ADCIFA_read_resx_sequencer_0(i);
		}
		break;
80003b9c:	c2 28       	rjmp	80003be0 <adcifa_get_values_from_sequencer+0xc8>

	case 1:
		/* Read values from Sequencer 1 */
		for (i = 0; i < p_adcifa_sequencer_opt->convnb; i++) {
80003b9e:	30 08       	mov	r8,0
80003ba0:	ef 68 ff ff 	st.b	r7[-1],r8
80003ba4:	c1 68       	rjmp	80003bd0 <adcifa_get_values_from_sequencer+0xb8>
			adcifa_values[i] = ADCIFA_read_resx_sequencer_1(i);
80003ba6:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80003baa:	a1 78       	lsl	r8,0x1
80003bac:	ee f9 ff ec 	ld.w	r9,r7[-20]
80003bb0:	10 09       	add	r9,r8
80003bb2:	fc 78 24 00 	mov	r8,-187392
80003bb6:	ef 3a ff ff 	ld.ub	r10,r7[-1]
80003bba:	2f 8a       	sub	r10,-8
80003bbc:	2d fa       	sub	r10,-33
80003bbe:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
80003bc2:	5c 88       	casts.h	r8
80003bc4:	b2 08       	st.h	r9[0x0],r8
		}
		break;

	case 1:
		/* Read values from Sequencer 1 */
		for (i = 0; i < p_adcifa_sequencer_opt->convnb; i++) {
80003bc6:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80003bca:	2f f8       	sub	r8,-1
80003bcc:	ef 68 ff ff 	st.b	r7[-1],r8
80003bd0:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003bd4:	11 88       	ld.ub	r8,r8[0x0]
80003bd6:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80003bda:	f0 09 18 00 	cp.b	r9,r8
80003bde:	ce 43       	brcs	80003ba6 <adcifa_get_values_from_sequencer+0x8e>

	default:
		break;
	}

	return ADCIFA_STATUS_COMPLETED;
80003be0:	30 28       	mov	r8,2
}
80003be2:	10 9c       	mov	r12,r8
80003be4:	2f bd       	sub	sp,-20
80003be6:	e3 cd 80 80 	ldm	sp++,r7,pc
80003bea:	00 00       	add	r0,r0
80003bec:	80 00       	ld.sh	r0,r0[0x0]
80003bee:	3a d0       	mov	r0,-83

80003bf0 <flashc_get_flash_size>:
 */
//! @{


unsigned int flashc_get_flash_size(void)
{
80003bf0:	eb cd 40 80 	pushm	r7,lr
80003bf4:	1a 97       	mov	r7,sp
80003bf6:	20 8d       	sub	sp,32
		384,
		512,
		768,
		1024,
		2048,
	};
80003bf8:	48 c9       	lddpc	r9,80003c28 <flashc_get_flash_size+0x38>
80003bfa:	ee c8 00 1e 	sub	r8,r7,30
80003bfe:	31 ea       	mov	r10,30
80003c00:	12 9b       	mov	r11,r9
80003c02:	10 9c       	mov	r12,r8
80003c04:	f0 1f 00 0a 	mcall	80003c2c <flashc_get_flash_size+0x3c>
	return ((unsigned int)FLASH_SIZE[(AVR32_FLASHC.pr & AVR32_FLASHC_PR_FSZ_MASK)
80003c08:	fe 68 00 00 	mov	r8,-131072
80003c0c:	70 38       	ld.w	r8,r8[0xc]
80003c0e:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
80003c12:	a1 78       	lsl	r8,0x1
80003c14:	ee 08 00 08 	add	r8,r7,r8
80003c18:	f1 08 ff e2 	ld.sh	r8,r8[-30]
80003c1c:	5c 78       	castu.h	r8
80003c1e:	ab 68       	lsl	r8,0xa
		1024,
	};
	return ((unsigned int)FLASH_SIZE[(AVR32_FLASHC.fsr & AVR32_FLASHC_FSR_FSZ_MASK)
			>> AVR32_FLASHC_FSR_FSZ_OFFSET]) << 10;
#endif
}
80003c20:	10 9c       	mov	r12,r8
80003c22:	2f 8d       	sub	sp,-32
80003c24:	e3 cd 80 80 	ldm	sp++,r7,pc
80003c28:	80 01       	ld.sh	r1,r0[0x0]
80003c2a:	1a 20       	rsub	r0,sp
80003c2c:	80 00       	ld.sh	r0,r0[0x0]
80003c2e:	c2 9a       	rjmp	80003880 <adcifa_configure_sequencer+0x304>

80003c30 <flashc_is_ready>:
 */
//! @{


bool flashc_is_ready(void)
{
80003c30:	eb cd 40 80 	pushm	r7,lr
80003c34:	1a 97       	mov	r7,sp
	return ((AVR32_FLASHC.fsr & AVR32_FLASHC_FSR_FRDY_MASK) != 0);
80003c36:	fe 68 00 00 	mov	r8,-131072
80003c3a:	70 28       	ld.w	r8,r8[0x8]
80003c3c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003c40:	5c 58       	castu.b	r8
}
80003c42:	10 9c       	mov	r12,r8
80003c44:	e3 cd 80 80 	ldm	sp++,r7,pc

80003c48 <flashc_default_wait_until_ready>:


void flashc_default_wait_until_ready(void)
{
80003c48:	eb cd 40 80 	pushm	r7,lr
80003c4c:	1a 97       	mov	r7,sp
	while (!flashc_is_ready());
80003c4e:	f0 1f 00 05 	mcall	80003c60 <flashc_default_wait_until_ready+0x18>
80003c52:	18 98       	mov	r8,r12
80003c54:	ec 18 00 01 	eorl	r8,0x1
80003c58:	5c 58       	castu.b	r8
80003c5a:	cf a1       	brne	80003c4e <flashc_default_wait_until_ready+0x6>
}
80003c5c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003c60:	80 00       	ld.sh	r0,r0[0x0]
80003c62:	3c 30       	mov	r0,-61

80003c64 <flashc_get_error_status>:
 *          Flash Status Register (FSR). This function is therefore not part of
 *          the driver's API which instead presents \ref flashc_is_lock_error
 *          and \ref flashc_is_programming_error.
 */
static unsigned int flashc_get_error_status(void)
{
80003c64:	eb cd 40 80 	pushm	r7,lr
80003c68:	1a 97       	mov	r7,sp
	return AVR32_FLASHC.fsr & (AVR32_FLASHC_FSR_LOCKE_MASK |
80003c6a:	fe 68 00 00 	mov	r8,-131072
80003c6e:	70 28       	ld.w	r8,r8[0x8]
80003c70:	e2 18 00 0c 	andl	r8,0xc,COH
			AVR32_FLASHC_FSR_PROGE_MASK);
}
80003c74:	10 9c       	mov	r12,r8
80003c76:	e3 cd 80 80 	ldm	sp++,r7,pc
80003c7a:	d7 03       	nop

80003c7c <flashc_issue_command>:
	return (AVR32_FLASHC.fcmd & AVR32_FLASHC_FCMD_PAGEN_MASK) >> AVR32_FLASHC_FCMD_PAGEN_OFFSET;
}


void flashc_issue_command(unsigned int command, int page_number)
{
80003c7c:	eb cd 40 80 	pushm	r7,lr
80003c80:	1a 97       	mov	r7,sp
80003c82:	20 3d       	sub	sp,12
80003c84:	ef 4c ff f8 	st.w	r7[-8],r12
80003c88:	ef 4b ff f4 	st.w	r7[-12],r11
	u_avr32_flashc_fcmd_t u_avr32_flashc_fcmd;

	flashc_wait_until_ready();
80003c8c:	49 b8       	lddpc	r8,80003cf8 <flashc_issue_command+0x7c>
80003c8e:	70 08       	ld.w	r8,r8[0x0]
80003c90:	5d 18       	icall	r8
	u_avr32_flashc_fcmd.fcmd = AVR32_FLASHC.fcmd;
80003c92:	fe 68 00 00 	mov	r8,-131072
80003c96:	70 18       	ld.w	r8,r8[0x4]
80003c98:	ef 48 ff fc 	st.w	r7[-4],r8
	u_avr32_flashc_fcmd.FCMD.cmd = command;
80003c9c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003ca0:	5c 58       	castu.b	r8
80003ca2:	f1 d8 c0 06 	bfextu	r8,r8,0x0,0x6
80003ca6:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
80003caa:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003cae:	f1 d9 d0 06 	bfins	r8,r9,0x0,0x6
80003cb2:	ef 48 ff fc 	st.w	r7[-4],r8
	if (page_number >= 0) {
80003cb6:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003cba:	58 08       	cp.w	r8,0
80003cbc:	c0 b5       	brlt	80003cd2 <flashc_issue_command+0x56>
		u_avr32_flashc_fcmd.FCMD.pagen = page_number;
80003cbe:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003cc2:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
80003cc6:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003cca:	f1 d9 d1 10 	bfins	r8,r9,0x8,0x10
80003cce:	ef 48 ff fc 	st.w	r7[-4],r8
	}
	u_avr32_flashc_fcmd.FCMD.key = AVR32_FLASHC_FCMD_KEY_KEY;
80003cd2:	3a 58       	mov	r8,-91
80003cd4:	ef 68 ff fc 	st.b	r7[-4],r8
	AVR32_FLASHC.fcmd = u_avr32_flashc_fcmd.fcmd;
80003cd8:	fe 68 00 00 	mov	r8,-131072
80003cdc:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003ce0:	91 19       	st.w	r8[0x4],r9
	flashc_error_status = flashc_get_error_status();
80003ce2:	f0 1f 00 07 	mcall	80003cfc <flashc_issue_command+0x80>
80003ce6:	18 99       	mov	r9,r12
80003ce8:	48 68       	lddpc	r8,80003d00 <flashc_issue_command+0x84>
80003cea:	91 09       	st.w	r8[0x0],r9
	flashc_wait_until_ready();
80003cec:	48 38       	lddpc	r8,80003cf8 <flashc_issue_command+0x7c>
80003cee:	70 08       	ld.w	r8,r8[0x0]
80003cf0:	5d 18       	icall	r8
}
80003cf2:	2f dd       	sub	sp,-12
80003cf4:	e3 cd 80 80 	ldm	sp++,r7,pc
80003cf8:	00 00       	add	r0,r0
80003cfa:	00 08       	add	r8,r0
80003cfc:	80 00       	ld.sh	r0,r0[0x0]
80003cfe:	3c 64       	mov	r4,-58
80003d00:	00 00       	add	r0,r0
80003d02:	05 c4       	ld.ub	r4,r2[0x4]

80003d04 <flashc_clear_page_buffer>:
 */
//! @{


void flashc_clear_page_buffer(void)
{
80003d04:	eb cd 40 80 	pushm	r7,lr
80003d08:	1a 97       	mov	r7,sp
	flashc_issue_command(AVR32_FLASHC_FCMD_CMD_CPB, -1);
80003d0a:	3f fb       	mov	r11,-1
80003d0c:	30 3c       	mov	r12,3
80003d0e:	f0 1f 00 03 	mcall	80003d18 <flashc_clear_page_buffer+0x14>
}
80003d12:	e3 cd 80 80 	ldm	sp++,r7,pc
80003d16:	00 00       	add	r0,r0
80003d18:	80 00       	ld.sh	r0,r0[0x0]
80003d1a:	3c 7c       	mov	r12,-57

80003d1c <flashc_is_page_erased>:


bool flashc_is_page_erased(void)
{
80003d1c:	eb cd 40 80 	pushm	r7,lr
80003d20:	1a 97       	mov	r7,sp
	return ((AVR32_FLASHC.fsr & AVR32_FLASHC_FSR_QPRR_MASK) != 0);
80003d22:	fe 68 00 00 	mov	r8,-131072
80003d26:	70 28       	ld.w	r8,r8[0x8]
80003d28:	e2 18 00 20 	andl	r8,0x20,COH
80003d2c:	5f 18       	srne	r8
80003d2e:	5c 58       	castu.b	r8
}
80003d30:	10 9c       	mov	r12,r8
80003d32:	e3 cd 80 80 	ldm	sp++,r7,pc
80003d36:	d7 03       	nop

80003d38 <flashc_quick_page_read>:


bool flashc_quick_page_read(int page_number)
{
80003d38:	eb cd 40 80 	pushm	r7,lr
80003d3c:	1a 97       	mov	r7,sp
80003d3e:	20 1d       	sub	sp,4
80003d40:	ef 4c ff fc 	st.w	r7[-4],r12
	flashc_issue_command(AVR32_FLASHC_FCMD_CMD_QPR, page_number);
80003d44:	ee fb ff fc 	ld.w	r11,r7[-4]
80003d48:	30 cc       	mov	r12,12
80003d4a:	f0 1f 00 05 	mcall	80003d5c <flashc_quick_page_read+0x24>
	return flashc_is_page_erased();
80003d4e:	f0 1f 00 05 	mcall	80003d60 <flashc_quick_page_read+0x28>
80003d52:	18 98       	mov	r8,r12
}
80003d54:	10 9c       	mov	r12,r8
80003d56:	2f fd       	sub	sp,-4
80003d58:	e3 cd 80 80 	ldm	sp++,r7,pc
80003d5c:	80 00       	ld.sh	r0,r0[0x0]
80003d5e:	3c 7c       	mov	r12,-57
80003d60:	80 00       	ld.sh	r0,r0[0x0]
80003d62:	3d 1c       	mov	r12,-47

80003d64 <flashc_erase_page>:


bool flashc_erase_page(int page_number, bool check)
{
80003d64:	eb cd 40 80 	pushm	r7,lr
80003d68:	1a 97       	mov	r7,sp
80003d6a:	20 4d       	sub	sp,16
80003d6c:	ef 4c ff f4 	st.w	r7[-12],r12
80003d70:	16 98       	mov	r8,r11
80003d72:	ef 68 ff f0 	st.b	r7[-16],r8
	bool page_erased = true;
80003d76:	30 18       	mov	r8,1
80003d78:	ef 68 ff fb 	st.b	r7[-5],r8

	flashc_issue_command(AVR32_FLASHC_FCMD_CMD_EP, page_number);
80003d7c:	ee fb ff f4 	ld.w	r11,r7[-12]
80003d80:	30 2c       	mov	r12,2
80003d82:	f0 1f 00 10 	mcall	80003dc0 <flashc_erase_page+0x5c>
	if (check) {
80003d86:	ef 39 ff f0 	ld.ub	r9,r7[-16]
80003d8a:	30 08       	mov	r8,0
80003d8c:	f0 09 18 00 	cp.b	r9,r8
80003d90:	c1 20       	breq	80003db4 <flashc_erase_page+0x50>
		unsigned int error_status = flashc_error_status;
80003d92:	48 d8       	lddpc	r8,80003dc4 <flashc_erase_page+0x60>
80003d94:	70 08       	ld.w	r8,r8[0x0]
80003d96:	ef 48 ff fc 	st.w	r7[-4],r8
		page_erased = flashc_quick_page_read(-1);
80003d9a:	3f fc       	mov	r12,-1
80003d9c:	f0 1f 00 0b 	mcall	80003dc8 <flashc_erase_page+0x64>
80003da0:	18 98       	mov	r8,r12
80003da2:	ef 68 ff fb 	st.b	r7[-5],r8
		flashc_error_status |= error_status;
80003da6:	48 88       	lddpc	r8,80003dc4 <flashc_erase_page+0x60>
80003da8:	70 09       	ld.w	r9,r8[0x0]
80003daa:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003dae:	10 49       	or	r9,r8
80003db0:	48 58       	lddpc	r8,80003dc4 <flashc_erase_page+0x60>
80003db2:	91 09       	st.w	r8[0x0],r9
	}
	return page_erased;
80003db4:	ef 38 ff fb 	ld.ub	r8,r7[-5]
}
80003db8:	10 9c       	mov	r12,r8
80003dba:	2f cd       	sub	sp,-16
80003dbc:	e3 cd 80 80 	ldm	sp++,r7,pc
80003dc0:	80 00       	ld.sh	r0,r0[0x0]
80003dc2:	3c 7c       	mov	r12,-57
80003dc4:	00 00       	add	r0,r0
80003dc6:	05 c4       	ld.ub	r4,r2[0x4]
80003dc8:	80 00       	ld.sh	r0,r0[0x0]
80003dca:	3d 38       	mov	r8,-45

80003dcc <flashc_write_page>:
	return all_pages_erased;
}


void flashc_write_page(int page_number)
{
80003dcc:	eb cd 40 80 	pushm	r7,lr
80003dd0:	1a 97       	mov	r7,sp
80003dd2:	20 1d       	sub	sp,4
80003dd4:	ef 4c ff fc 	st.w	r7[-4],r12
	flashc_issue_command(AVR32_FLASHC_FCMD_CMD_WP, page_number);
80003dd8:	ee fb ff fc 	ld.w	r11,r7[-4]
80003ddc:	30 1c       	mov	r12,1
80003dde:	f0 1f 00 03 	mcall	80003de8 <flashc_write_page+0x1c>
}
80003de2:	2f fd       	sub	sp,-4
80003de4:	e3 cd 80 80 	ldm	sp++,r7,pc
80003de8:	80 00       	ld.sh	r0,r0[0x0]
80003dea:	3c 7c       	mov	r12,-57

80003dec <flashc_quick_user_page_read>:


bool flashc_quick_user_page_read(void)
{
80003dec:	eb cd 40 80 	pushm	r7,lr
80003df0:	1a 97       	mov	r7,sp
	flashc_issue_command(AVR32_FLASHC_FCMD_CMD_QPRUP, -1);
80003df2:	3f fb       	mov	r11,-1
80003df4:	30 fc       	mov	r12,15
80003df6:	f0 1f 00 05 	mcall	80003e08 <flashc_quick_user_page_read+0x1c>
	return flashc_is_page_erased();
80003dfa:	f0 1f 00 05 	mcall	80003e0c <flashc_quick_user_page_read+0x20>
80003dfe:	18 98       	mov	r8,r12
}
80003e00:	10 9c       	mov	r12,r8
80003e02:	e3 cd 80 80 	ldm	sp++,r7,pc
80003e06:	00 00       	add	r0,r0
80003e08:	80 00       	ld.sh	r0,r0[0x0]
80003e0a:	3c 7c       	mov	r12,-57
80003e0c:	80 00       	ld.sh	r0,r0[0x0]
80003e0e:	3d 1c       	mov	r12,-47

80003e10 <flashc_erase_user_page>:


bool flashc_erase_user_page(bool check)
{
80003e10:	eb cd 40 80 	pushm	r7,lr
80003e14:	1a 97       	mov	r7,sp
80003e16:	20 1d       	sub	sp,4
80003e18:	18 98       	mov	r8,r12
80003e1a:	ef 68 ff fc 	st.b	r7[-4],r8
	flashc_issue_command(AVR32_FLASHC_FCMD_CMD_EUP, -1);
80003e1e:	3f fb       	mov	r11,-1
80003e20:	30 ec       	mov	r12,14
80003e22:	f0 1f 00 09 	mcall	80003e44 <flashc_erase_user_page+0x34>
	return (check) ? flashc_quick_user_page_read() : true;
80003e26:	ef 39 ff fc 	ld.ub	r9,r7[-4]
80003e2a:	30 08       	mov	r8,0
80003e2c:	f0 09 18 00 	cp.b	r9,r8
80003e30:	c0 50       	breq	80003e3a <flashc_erase_user_page+0x2a>
80003e32:	f0 1f 00 06 	mcall	80003e48 <flashc_erase_user_page+0x38>
80003e36:	18 98       	mov	r8,r12
80003e38:	c0 28       	rjmp	80003e3c <flashc_erase_user_page+0x2c>
80003e3a:	30 18       	mov	r8,1
}
80003e3c:	10 9c       	mov	r12,r8
80003e3e:	2f fd       	sub	sp,-4
80003e40:	e3 cd 80 80 	ldm	sp++,r7,pc
80003e44:	80 00       	ld.sh	r0,r0[0x0]
80003e46:	3c 7c       	mov	r12,-57
80003e48:	80 00       	ld.sh	r0,r0[0x0]
80003e4a:	3d ec       	mov	r12,-34

80003e4c <flashc_write_user_page>:


void flashc_write_user_page(void)
{
80003e4c:	eb cd 40 80 	pushm	r7,lr
80003e50:	1a 97       	mov	r7,sp
	flashc_issue_command(AVR32_FLASHC_FCMD_CMD_WUP, -1);
80003e52:	3f fb       	mov	r11,-1
80003e54:	30 dc       	mov	r12,13
80003e56:	f0 1f 00 03 	mcall	80003e60 <flashc_write_user_page+0x14>
}
80003e5a:	e3 cd 80 80 	ldm	sp++,r7,pc
80003e5e:	00 00       	add	r0,r0
80003e60:	80 00       	ld.sh	r0,r0[0x0]
80003e62:	3c 7c       	mov	r12,-57

80003e64 <flashc_memset8>:


volatile void *flashc_memset8(volatile void *dst, uint8_t src, size_t nbytes, bool erase)
{
80003e64:	eb cd 40 80 	pushm	r7,lr
80003e68:	1a 97       	mov	r7,sp
80003e6a:	20 4d       	sub	sp,16
80003e6c:	ef 4c ff fc 	st.w	r7[-4],r12
80003e70:	ef 4a ff f4 	st.w	r7[-12],r10
80003e74:	12 98       	mov	r8,r9
80003e76:	16 99       	mov	r9,r11
80003e78:	ef 69 ff f8 	st.b	r7[-8],r9
80003e7c:	ef 68 ff f0 	st.b	r7[-16],r8
	return flashc_memset16(dst, src | (uint16_t)src << 8, nbytes, erase);
80003e80:	ef 39 ff f0 	ld.ub	r9,r7[-16]
80003e84:	ef 3a ff f8 	ld.ub	r10,r7[-8]
80003e88:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80003e8c:	a9 68       	lsl	r8,0x8
80003e8e:	5c 88       	casts.h	r8
80003e90:	f5 e8 10 08 	or	r8,r10,r8
80003e94:	5c 88       	casts.h	r8
80003e96:	5c 78       	castu.h	r8
80003e98:	ee fa ff f4 	ld.w	r10,r7[-12]
80003e9c:	10 9b       	mov	r11,r8
80003e9e:	ee fc ff fc 	ld.w	r12,r7[-4]
80003ea2:	f0 1f 00 04 	mcall	80003eb0 <flashc_memset8+0x4c>
80003ea6:	18 98       	mov	r8,r12
}
80003ea8:	10 9c       	mov	r12,r8
80003eaa:	2f cd       	sub	sp,-16
80003eac:	e3 cd 80 80 	ldm	sp++,r7,pc
80003eb0:	80 00       	ld.sh	r0,r0[0x0]
80003eb2:	3e b4       	mov	r4,-21

80003eb4 <flashc_memset16>:


volatile void *flashc_memset16(volatile void *dst, uint16_t src, size_t nbytes, bool erase)
{
80003eb4:	eb cd 40 80 	pushm	r7,lr
80003eb8:	1a 97       	mov	r7,sp
80003eba:	20 4d       	sub	sp,16
80003ebc:	ef 4c ff fc 	st.w	r7[-4],r12
80003ec0:	ef 4a ff f4 	st.w	r7[-12],r10
80003ec4:	12 98       	mov	r8,r9
80003ec6:	16 99       	mov	r9,r11
80003ec8:	ef 59 ff f8 	st.h	r7[-8],r9
80003ecc:	ef 68 ff f0 	st.b	r7[-16],r8
	return flashc_memset32(dst, src | (uint32_t)src << 16, nbytes, erase);
80003ed0:	ef 39 ff f0 	ld.ub	r9,r7[-16]
80003ed4:	ef 1a ff f8 	ld.uh	r10,r7[-8]
80003ed8:	ef 18 ff f8 	ld.uh	r8,r7[-8]
80003edc:	b1 68       	lsl	r8,0x10
80003ede:	f5 e8 10 08 	or	r8,r10,r8
80003ee2:	ee fa ff f4 	ld.w	r10,r7[-12]
80003ee6:	10 9b       	mov	r11,r8
80003ee8:	ee fc ff fc 	ld.w	r12,r7[-4]
80003eec:	f0 1f 00 04 	mcall	80003efc <flashc_memset16+0x48>
80003ef0:	18 98       	mov	r8,r12
}
80003ef2:	10 9c       	mov	r12,r8
80003ef4:	2f cd       	sub	sp,-16
80003ef6:	e3 cd 80 80 	ldm	sp++,r7,pc
80003efa:	00 00       	add	r0,r0
80003efc:	80 00       	ld.sh	r0,r0[0x0]
80003efe:	3f 00       	mov	r0,-16

80003f00 <flashc_memset32>:


volatile void *flashc_memset32(volatile void *dst, uint32_t src, size_t nbytes, bool erase)
{
80003f00:	eb cd 40 8f 	pushm	r0-r3,r7,lr
80003f04:	1a 97       	mov	r7,sp
80003f06:	20 6d       	sub	sp,24
80003f08:	ef 4c ff fc 	st.w	r7[-4],r12
80003f0c:	ef 4b ff f8 	st.w	r7[-8],r11
80003f10:	ef 4a ff f4 	st.w	r7[-12],r10
80003f14:	12 98       	mov	r8,r9
80003f16:	ef 68 ff f0 	st.b	r7[-16],r8
	return flashc_memset64(dst, src | (uint64_t)src << 32, nbytes, erase);
80003f1a:	ef 38 ff f0 	ld.ub	r8,r7[-16]
80003f1e:	ee f0 ff f8 	ld.w	r0,r7[-8]
80003f22:	30 01       	mov	r1,0
80003f24:	ee f9 ff f8 	ld.w	r9,r7[-8]
80003f28:	ef 49 ff ec 	st.w	r7[-20],r9
80003f2c:	30 09       	mov	r9,0
80003f2e:	ef 49 ff e8 	st.w	r7[-24],r9
80003f32:	ee f3 ff ec 	ld.w	r3,r7[-20]
80003f36:	a1 63       	lsl	r3,0x0
80003f38:	30 02       	mov	r2,0
80003f3a:	e1 e2 10 0a 	or	r10,r0,r2
80003f3e:	e3 e3 10 0b 	or	r11,r1,r3
80003f42:	ee f9 ff f4 	ld.w	r9,r7[-12]
80003f46:	ee fc ff fc 	ld.w	r12,r7[-4]
80003f4a:	f0 1f 00 04 	mcall	80003f58 <flashc_memset32+0x58>
80003f4e:	18 98       	mov	r8,r12
}
80003f50:	10 9c       	mov	r12,r8
80003f52:	2f ad       	sub	sp,-24
80003f54:	e3 cd 80 8f 	ldm	sp++,r0-r3,r7,pc
80003f58:	80 00       	ld.sh	r0,r0[0x0]
80003f5a:	3f 5c       	mov	r12,-11

80003f5c <flashc_memset64>:


volatile void *flashc_memset64(volatile void *dst, uint64_t src, size_t nbytes, bool erase)
{
80003f5c:	eb cd 40 80 	pushm	r7,lr
80003f60:	1a 97       	mov	r7,sp
80003f62:	21 bd       	sub	sp,108
80003f64:	ef 4c ff a4 	st.w	r7[-92],r12
80003f68:	ee eb ff 9c 	st.d	r7[-100],r10
80003f6c:	ef 49 ff 98 	st.w	r7[-104],r9
80003f70:	ef 68 ff 94 	st.b	r7[-108],r8
	// Use aggregated pointers to have several alignments available for a same address.
	UnionCVPtr flash_array_end;
	UnionVPtr dest;
	Union64 source = {0};
80003f74:	30 08       	mov	r8,0
80003f76:	30 09       	mov	r9,0
80003f78:	ee e9 ff d8 	st.d	r7[-40],r8
	StructCVPtr dest_end;
	UnionCVPtr flash_page_source_end;
	bool incomplete_flash_page_end;
	Union64 flash_dword;
	UnionVPtr tmp;
	unsigned int error_status = 0;
80003f7c:	30 08       	mov	r8,0
80003f7e:	ef 48 ff ec 	st.w	r7[-20],r8
	unsigned int i;

	// Reformat arguments.
	flash_array_end.u8ptr = AVR32_FLASH + flashc_get_flash_size();
80003f82:	f0 1f 00 fa 	mcall	80004368 <flashc_memset64+0x40c>
80003f86:	18 99       	mov	r9,r12
80003f88:	fc 18 80 00 	movh	r8,0x8000
80003f8c:	f2 08 00 08 	add	r8,r9,r8
80003f90:	ef 48 ff e4 	st.w	r7[-28],r8
	dest.u8ptr = dst;
80003f94:	ee f8 ff a4 	ld.w	r8,r7[-92]
80003f98:	ef 48 ff e0 	st.w	r7[-32],r8
	for (i = (Get_align((uint32_t)dest.u8ptr, sizeof(uint64_t)) - 1) & (sizeof(uint64_t) - 1);
80003f9c:	ee f8 ff e0 	ld.w	r8,r7[-32]
80003fa0:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
80003fa4:	20 18       	sub	r8,1
80003fa6:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
80003faa:	ef 48 ff f0 	st.w	r7[-16],r8
80003fae:	c1 f8       	rjmp	80003fec <flashc_memset64+0x90>
			src; i = (i - 1) & (sizeof(uint64_t) - 1)) {
		source.u8[i] = src;
80003fb0:	ee f9 ff f0 	ld.w	r9,r7[-16]
80003fb4:	ef 38 ff a3 	ld.ub	r8,r7[-93]
80003fb8:	ee 09 00 09 	add	r9,r7,r9
80003fbc:	f3 68 ff d8 	st.b	r9[-40],r8
		src >>= 8;
80003fc0:	ee f8 ff 9c 	ld.w	r8,r7[-100]
80003fc4:	b9 68       	lsl	r8,0x18
80003fc6:	ee f9 ff a0 	ld.w	r9,r7[-96]
80003fca:	a9 89       	lsr	r9,0x8
80003fcc:	f3 e8 10 08 	or	r8,r9,r8
80003fd0:	ef 48 ff a0 	st.w	r7[-96],r8
80003fd4:	ee f8 ff 9c 	ld.w	r8,r7[-100]
80003fd8:	a9 88       	lsr	r8,0x8
80003fda:	ef 48 ff 9c 	st.w	r7[-100],r8

	// Reformat arguments.
	flash_array_end.u8ptr = AVR32_FLASH + flashc_get_flash_size();
	dest.u8ptr = dst;
	for (i = (Get_align((uint32_t)dest.u8ptr, sizeof(uint64_t)) - 1) & (sizeof(uint64_t) - 1);
			src; i = (i - 1) & (sizeof(uint64_t) - 1)) {
80003fde:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003fe2:	20 18       	sub	r8,1
80003fe4:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
80003fe8:	ef 48 ff f0 	st.w	r7[-16],r8
	unsigned int i;

	// Reformat arguments.
	flash_array_end.u8ptr = AVR32_FLASH + flashc_get_flash_size();
	dest.u8ptr = dst;
	for (i = (Get_align((uint32_t)dest.u8ptr, sizeof(uint64_t)) - 1) & (sizeof(uint64_t) - 1);
80003fec:	ee e8 ff 9c 	ld.d	r8,r7[-100]
80003ff0:	58 08       	cp.w	r8,0
80003ff2:	5c 29       	cpc	r9
80003ff4:	cd e1       	brne	80003fb0 <flashc_memset64+0x54>
			src; i = (i - 1) & (sizeof(uint64_t) - 1)) {
		source.u8[i] = src;
		src >>= 8;
	}
	dest_end.u8ptr = dest.u8ptr + nbytes;
80003ff6:	ee f9 ff e0 	ld.w	r9,r7[-32]
80003ffa:	ee f8 ff 98 	ld.w	r8,r7[-104]
80003ffe:	f2 08 00 08 	add	r8,r9,r8
80004002:	ef 48 ff d4 	st.w	r7[-44],r8

	// If destination is outside flash, go to next flash page if any.
	if (dest.u8ptr < AVR32_FLASH) {
80004006:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000400a:	e0 69 ff ff 	mov	r9,65535
8000400e:	ea 19 7f ff 	orh	r9,0x7fff
80004012:	12 38       	cp.w	r8,r9
80004014:	e0 8b 00 07 	brhi	80004022 <flashc_memset64+0xc6>
		dest.u8ptr = AVR32_FLASH;
80004018:	fc 18 80 00 	movh	r8,0x8000
8000401c:	ef 48 ff e0 	st.w	r7[-32],r8
80004020:	c1 58       	rjmp	8000404a <flashc_memset64+0xee>
	} else if (flash_array_end.u8ptr <= dest.u8ptr && dest.u8ptr < AVR32_FLASHC_USER_PAGE) {
80004022:	ee f9 ff e4 	ld.w	r9,r7[-28]
80004026:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000402a:	10 39       	cp.w	r9,r8
8000402c:	e0 8b 00 0f 	brhi	8000404a <flashc_memset64+0xee>
80004030:	ee f8 ff e0 	ld.w	r8,r7[-32]
80004034:	e0 69 ff ff 	mov	r9,65535
80004038:	ea 19 80 7f 	orh	r9,0x807f
8000403c:	12 38       	cp.w	r8,r9
8000403e:	e0 8b 00 06 	brhi	8000404a <flashc_memset64+0xee>
		dest.u8ptr = AVR32_FLASHC_USER_PAGE;
80004042:	fc 18 80 80 	movh	r8,0x8080
80004046:	ef 48 ff e0 	st.w	r7[-32],r8
	}

	// If end of destination is outside flash, move it to the end of the previous flash page if any.
	if (dest_end.u8ptr > AVR32_FLASHC_USER_PAGE + AVR32_FLASHC_USER_PAGE_SIZE) {
8000404a:	ee f8 ff d4 	ld.w	r8,r7[-44]
8000404e:	e0 69 02 00 	mov	r9,512
80004052:	ea 19 80 80 	orh	r9,0x8080
80004056:	12 38       	cp.w	r8,r9
80004058:	e0 88 00 09 	brls	8000406a <flashc_memset64+0x10e>
		dest_end.u8ptr = AVR32_FLASHC_USER_PAGE + AVR32_FLASHC_USER_PAGE_SIZE;
8000405c:	e0 68 02 00 	mov	r8,512
80004060:	ea 18 80 80 	orh	r8,0x8080
80004064:	ef 48 ff d4 	st.w	r7[-44],r8
80004068:	c1 38       	rjmp	8000408e <flashc_memset64+0x132>
	} else if (AVR32_FLASHC_USER_PAGE >= dest_end.u8ptr && dest_end.u8ptr > flash_array_end.u8ptr) {
8000406a:	ee f8 ff d4 	ld.w	r8,r7[-44]
8000406e:	fc 19 80 80 	movh	r9,0x8080
80004072:	12 38       	cp.w	r8,r9
80004074:	e0 8b 00 0d 	brhi	8000408e <flashc_memset64+0x132>
80004078:	ee f9 ff d4 	ld.w	r9,r7[-44]
8000407c:	ee f8 ff e4 	ld.w	r8,r7[-28]
80004080:	10 39       	cp.w	r9,r8
80004082:	e0 88 00 06 	brls	8000408e <flashc_memset64+0x132>
		dest_end.u8ptr = flash_array_end.u8ptr;
80004086:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000408a:	ef 48 ff d4 	st.w	r7[-44],r8
	}

	// Align each end of destination pointer with its natural boundary.
	dest_end.u16ptr = (uint16_t *)Align_down((uint32_t)dest_end.u8ptr, sizeof(uint16_t));
8000408e:	ee f8 ff d4 	ld.w	r8,r7[-44]
80004092:	a1 c8       	cbr	r8,0x0
80004094:	ef 48 ff cc 	st.w	r7[-52],r8
	dest_end.u32ptr = (uint32_t *)Align_down((uint32_t)dest_end.u16ptr, sizeof(uint32_t));
80004098:	ee f8 ff cc 	ld.w	r8,r7[-52]
8000409c:	e0 18 ff fc 	andl	r8,0xfffc
800040a0:	ef 48 ff c4 	st.w	r7[-60],r8
	dest_end.u64ptr = (uint64_t *)Align_down((uint32_t)dest_end.u32ptr, sizeof(uint64_t));
800040a4:	ee f8 ff c4 	ld.w	r8,r7[-60]
800040a8:	e0 18 ff f8 	andl	r8,0xfff8
800040ac:	ef 48 ff bc 	st.w	r7[-68],r8

	// While end of destination is not reached...
	while (dest.u8ptr < dest_end.u8ptr) {
800040b0:	c4 b9       	rjmp	80004346 <flashc_memset64+0x3ea>
		// Clear the page buffer in order to prepare data for a flash page write.
		flashc_clear_page_buffer();
800040b2:	f0 1f 00 af 	mcall	8000436c <flashc_memset64+0x410>
		error_status |= flashc_error_status;
800040b6:	fe f8 02 ba 	ld.w	r8,pc[698]
800040ba:	70 08       	ld.w	r8,r8[0x0]
800040bc:	ee f9 ff ec 	ld.w	r9,r7[-20]
800040c0:	f3 e8 10 08 	or	r8,r9,r8
800040c4:	ef 48 ff ec 	st.w	r7[-20],r8

		// Determine where the source data will end in the current flash page.
		flash_page_source_end.u64ptr =
				(uint64_t *)min((uint32_t)dest_end.u64ptr,
800040c8:	ee f8 ff bc 	ld.w	r8,r7[-68]
800040cc:	ef 48 ff f8 	st.w	r7[-8],r8
800040d0:	ee f8 ff e0 	ld.w	r8,r7[-32]
800040d4:	e0 18 fe 00 	andl	r8,0xfe00
800040d8:	f0 c8 fe 00 	sub	r8,r8,-512
800040dc:	ef 48 ff fc 	st.w	r7[-4],r8
800040e0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800040e4:	ee f9 ff fc 	ld.w	r9,r7[-4]
800040e8:	f0 09 0d 48 	min	r8,r8,r9
800040ec:	ef 48 ff f4 	st.w	r7[-12],r8
800040f0:	ee f8 ff f4 	ld.w	r8,r7[-12]
		// Clear the page buffer in order to prepare data for a flash page write.
		flashc_clear_page_buffer();
		error_status |= flashc_error_status;

		// Determine where the source data will end in the current flash page.
		flash_page_source_end.u64ptr =
800040f4:	ef 48 ff b4 	st.w	r7[-76],r8
				(uint64_t *)min((uint32_t)dest_end.u64ptr,
				Align_down((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE) + AVR32_FLASHC_PAGE_SIZE);

		// Determine if the current destination page has an incomplete end.
		incomplete_flash_page_end = (Align_down((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE) >=
800040f8:	ee f8 ff e0 	ld.w	r8,r7[-32]
800040fc:	10 9a       	mov	r10,r8
800040fe:	e0 1a fe 00 	andl	r10,0xfe00
				Align_down((uint32_t)dest_end.u8ptr, AVR32_FLASHC_PAGE_SIZE));
80004102:	ee f8 ff d4 	ld.w	r8,r7[-44]
80004106:	10 99       	mov	r9,r8
80004108:	e0 19 fe 00 	andl	r9,0xfe00
		flash_page_source_end.u64ptr =
				(uint64_t *)min((uint32_t)dest_end.u64ptr,
				Align_down((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE) + AVR32_FLASHC_PAGE_SIZE);

		// Determine if the current destination page has an incomplete end.
		incomplete_flash_page_end = (Align_down((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE) >=
8000410c:	30 18       	mov	r8,1
8000410e:	12 3a       	cp.w	r10,r9
80004110:	c0 22       	brcc	80004114 <flashc_memset64+0x1b8>
80004112:	30 08       	mov	r8,0
80004114:	ef 68 ff eb 	st.b	r7[-21],r8
				Align_down((uint32_t)dest_end.u8ptr, AVR32_FLASHC_PAGE_SIZE));

		// Use a flash double-word buffer to manage unaligned accesses.
		flash_dword.u64 = source.u64;
80004118:	ee e8 ff d8 	ld.d	r8,r7[-40]
8000411c:	ee e9 ff ac 	st.d	r7[-84],r8

		// If destination does not point to the beginning of the current flash page...
		if (!Test_align((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE)) {
80004120:	ee f8 ff e0 	ld.w	r8,r7[-32]
80004124:	f1 d8 c0 09 	bfextu	r8,r8,0x0,0x9
80004128:	c5 b0       	breq	800041de <flashc_memset64+0x282>
			// Fill the beginning of the page buffer with the current flash page data.
			// This is required by the hardware, even if page erase is not requested,
			// in order to be able to write successfully to erased parts of flash
			// pages that have already been written to.
			for (tmp.u8ptr = (uint8_t *)Align_down((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE);
8000412a:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000412e:	e0 18 fe 00 	andl	r8,0xfe00
80004132:	ef 48 ff a8 	st.w	r7[-88],r8
80004136:	c0 e8       	rjmp	80004152 <flashc_memset64+0x1f6>
					tmp.u64ptr < (uint64_t *)Align_down((uint32_t)dest.u8ptr, sizeof(uint64_t));
					tmp.u64ptr++) {
				*tmp.u64ptr = *tmp.u64ptr;
80004138:	ee fa ff a8 	ld.w	r10,r7[-88]
8000413c:	ee f8 ff a8 	ld.w	r8,r7[-88]
80004140:	f0 e8 00 00 	ld.d	r8,r8[0]
80004144:	f4 e9 00 00 	st.d	r10[0],r8
			// This is required by the hardware, even if page erase is not requested,
			// in order to be able to write successfully to erased parts of flash
			// pages that have already been written to.
			for (tmp.u8ptr = (uint8_t *)Align_down((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE);
					tmp.u64ptr < (uint64_t *)Align_down((uint32_t)dest.u8ptr, sizeof(uint64_t));
					tmp.u64ptr++) {
80004148:	ee f8 ff a8 	ld.w	r8,r7[-88]
8000414c:	2f 88       	sub	r8,-8
8000414e:	ef 48 ff a8 	st.w	r7[-88],r8
			// Fill the beginning of the page buffer with the current flash page data.
			// This is required by the hardware, even if page erase is not requested,
			// in order to be able to write successfully to erased parts of flash
			// pages that have already been written to.
			for (tmp.u8ptr = (uint8_t *)Align_down((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE);
					tmp.u64ptr < (uint64_t *)Align_down((uint32_t)dest.u8ptr, sizeof(uint64_t));
80004152:	ee f9 ff a8 	ld.w	r9,r7[-88]
80004156:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000415a:	e0 18 ff f8 	andl	r8,0xfff8
		if (!Test_align((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE)) {
			// Fill the beginning of the page buffer with the current flash page data.
			// This is required by the hardware, even if page erase is not requested,
			// in order to be able to write successfully to erased parts of flash
			// pages that have already been written to.
			for (tmp.u8ptr = (uint8_t *)Align_down((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE);
8000415e:	10 39       	cp.w	r9,r8
80004160:	ce c3       	brcs	80004138 <flashc_memset64+0x1dc>
					tmp.u64ptr++) {
				*tmp.u64ptr = *tmp.u64ptr;
			}

			// If destination is not 64-bit aligned...
			if (!Test_align((uint32_t)dest.u8ptr, sizeof(uint64_t))) {
80004162:	ee f8 ff e0 	ld.w	r8,r7[-32]
80004166:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
8000416a:	c3 a0       	breq	800041de <flashc_memset64+0x282>
				// Fill the beginning of the flash double-word buffer with the current
				// flash page data.
				// This is required by the hardware, even if page erase is not
				// requested, in order to be able to write successfully to erased parts
				// of flash pages that have already been written to.
				for (i = 0; i < Get_align((uint32_t)dest.u8ptr, sizeof(uint64_t)); i++) {
8000416c:	30 08       	mov	r8,0
8000416e:	ef 48 ff f0 	st.w	r7[-16],r8
80004172:	c1 38       	rjmp	80004198 <flashc_memset64+0x23c>
					flash_dword.u8[i] = *tmp.u8ptr++;
80004174:	ee fa ff f0 	ld.w	r10,r7[-16]
80004178:	ee f8 ff a8 	ld.w	r8,r7[-88]
8000417c:	11 89       	ld.ub	r9,r8[0x0]
8000417e:	5c 59       	castu.b	r9
80004180:	ee 0a 00 0a 	add	r10,r7,r10
80004184:	f5 69 ff ac 	st.b	r10[-84],r9
80004188:	2f f8       	sub	r8,-1
8000418a:	ef 48 ff a8 	st.w	r7[-88],r8
				// Fill the beginning of the flash double-word buffer with the current
				// flash page data.
				// This is required by the hardware, even if page erase is not
				// requested, in order to be able to write successfully to erased parts
				// of flash pages that have already been written to.
				for (i = 0; i < Get_align((uint32_t)dest.u8ptr, sizeof(uint64_t)); i++) {
8000418e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004192:	2f f8       	sub	r8,-1
80004194:	ef 48 ff f0 	st.w	r7[-16],r8
80004198:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000419c:	f3 d8 c0 03 	bfextu	r9,r8,0x0,0x3
800041a0:	ee f8 ff f0 	ld.w	r8,r7[-16]
800041a4:	10 39       	cp.w	r9,r8
800041a6:	fe 9b ff e7 	brhi	80004174 <flashc_memset64+0x218>
					flash_dword.u8[i] = *tmp.u8ptr++;
				}

				// Align the destination pointer with its 64-bit boundary.
				dest.u64ptr = (uint64_t *)Align_down((uint32_t)dest.u8ptr, sizeof(uint64_t));
800041aa:	ee f8 ff e0 	ld.w	r8,r7[-32]
800041ae:	e0 18 ff f8 	andl	r8,0xfff8
800041b2:	ef 48 ff e0 	st.w	r7[-32],r8

				// If the current destination double-word is not the last one...
				if (dest.u64ptr < dest_end.u64ptr) {
800041b6:	ee f9 ff e0 	ld.w	r9,r7[-32]
800041ba:	ee f8 ff bc 	ld.w	r8,r7[-68]
800041be:	10 39       	cp.w	r9,r8
800041c0:	c0 f2       	brcc	800041de <flashc_memset64+0x282>
					// Write the flash double-word buffer to the page buffer and reinitialize it.
					*dest.u64ptr++ = flash_dword.u64;
800041c2:	ee fa ff e0 	ld.w	r10,r7[-32]
800041c6:	ee e8 ff ac 	ld.d	r8,r7[-84]
800041ca:	f4 e9 00 00 	st.d	r10[0],r8
800041ce:	f4 c8 ff f8 	sub	r8,r10,-8
800041d2:	ef 48 ff e0 	st.w	r7[-32],r8
					flash_dword.u64 = source.u64;
800041d6:	ee e8 ff d8 	ld.d	r8,r7[-40]
800041da:	ee e9 ff ac 	st.d	r7[-84],r8
				}
			}
		}

		// Write the source data to the page buffer with 64-bit alignment.
		for (i = flash_page_source_end.u64ptr - dest.u64ptr; i; i--) {
800041de:	ee f8 ff b4 	ld.w	r8,r7[-76]
800041e2:	10 99       	mov	r9,r8
800041e4:	ee f8 ff e0 	ld.w	r8,r7[-32]
800041e8:	f2 08 01 08 	sub	r8,r9,r8
800041ec:	a3 58       	asr	r8,0x3
800041ee:	ef 48 ff f0 	st.w	r7[-16],r8
800041f2:	c1 08       	rjmp	80004212 <flashc_memset64+0x2b6>
			*dest.u64ptr++ = source.u64;
800041f4:	ee fa ff e0 	ld.w	r10,r7[-32]
800041f8:	ee e8 ff d8 	ld.d	r8,r7[-40]
800041fc:	f4 e9 00 00 	st.d	r10[0],r8
80004200:	f4 c8 ff f8 	sub	r8,r10,-8
80004204:	ef 48 ff e0 	st.w	r7[-32],r8
				}
			}
		}

		// Write the source data to the page buffer with 64-bit alignment.
		for (i = flash_page_source_end.u64ptr - dest.u64ptr; i; i--) {
80004208:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000420c:	20 18       	sub	r8,1
8000420e:	ef 48 ff f0 	st.w	r7[-16],r8
80004212:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004216:	58 08       	cp.w	r8,0
80004218:	ce e1       	brne	800041f4 <flashc_memset64+0x298>
			*dest.u64ptr++ = source.u64;
		}

		// If the current destination page has an incomplete end...
		if (incomplete_flash_page_end) {
8000421a:	ef 39 ff eb 	ld.ub	r9,r7[-21]
8000421e:	30 08       	mov	r8,0
80004220:	f0 09 18 00 	cp.b	r9,r8
80004224:	c4 70       	breq	800042b2 <flashc_memset64+0x356>
			// This is required by the hardware, even if page erase is not requested,
			// in order to be able to write successfully to erased parts of flash
			// pages that have already been written to.
			{
				tmp.u8ptr = (volatile uint8_t *)dest_end.u8ptr;
80004226:	ee f8 ff d4 	ld.w	r8,r7[-44]
8000422a:	ef 48 ff a8 	st.w	r7[-88],r8

				// If end of destination is not 64-bit aligned...
				if (!Test_align((uint32_t)dest_end.u8ptr, sizeof(uint64_t))) {
8000422e:	ee f8 ff d4 	ld.w	r8,r7[-44]
80004232:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
80004236:	c3 80       	breq	800042a6 <flashc_memset64+0x34a>
					// Fill the end of the flash double-word buffer with the current flash page data.
					for (i = Get_align((uint32_t)dest_end.u8ptr, sizeof(uint64_t)); i < sizeof(uint64_t); i++)
80004238:	ee f8 ff d4 	ld.w	r8,r7[-44]
8000423c:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
80004240:	ef 48 ff f0 	st.w	r7[-16],r8
80004244:	c1 38       	rjmp	8000426a <flashc_memset64+0x30e>
						flash_dword.u8[i] = *tmp.u8ptr++;
80004246:	ee fa ff f0 	ld.w	r10,r7[-16]
8000424a:	ee f8 ff a8 	ld.w	r8,r7[-88]
8000424e:	11 89       	ld.ub	r9,r8[0x0]
80004250:	5c 59       	castu.b	r9
80004252:	ee 0a 00 0a 	add	r10,r7,r10
80004256:	f5 69 ff ac 	st.b	r10[-84],r9
8000425a:	2f f8       	sub	r8,-1
8000425c:	ef 48 ff a8 	st.w	r7[-88],r8
				tmp.u8ptr = (volatile uint8_t *)dest_end.u8ptr;

				// If end of destination is not 64-bit aligned...
				if (!Test_align((uint32_t)dest_end.u8ptr, sizeof(uint64_t))) {
					// Fill the end of the flash double-word buffer with the current flash page data.
					for (i = Get_align((uint32_t)dest_end.u8ptr, sizeof(uint64_t)); i < sizeof(uint64_t); i++)
80004260:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004264:	2f f8       	sub	r8,-1
80004266:	ef 48 ff f0 	st.w	r7[-16],r8
8000426a:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000426e:	58 78       	cp.w	r8,7
80004270:	fe 98 ff eb 	brls	80004246 <flashc_memset64+0x2ea>
						flash_dword.u8[i] = *tmp.u8ptr++;

					// Write the flash double-word buffer to the page buffer.
					*dest.u64ptr++ = flash_dword.u64;
80004274:	ee fa ff e0 	ld.w	r10,r7[-32]
80004278:	ee e8 ff ac 	ld.d	r8,r7[-84]
8000427c:	f4 e9 00 00 	st.d	r10[0],r8
80004280:	f4 c8 ff f8 	sub	r8,r10,-8
80004284:	ef 48 ff e0 	st.w	r7[-32],r8
				}

				// Fill the end of the page buffer with the current flash page data.
				for (; !Test_align((uint32_t)tmp.u64ptr, AVR32_FLASHC_PAGE_SIZE); tmp.u64ptr++) {
80004288:	c1 08       	rjmp	800042a8 <flashc_memset64+0x34c>
					*tmp.u64ptr = *tmp.u64ptr;
8000428a:	ee fa ff a8 	ld.w	r10,r7[-88]
8000428e:	ee f8 ff a8 	ld.w	r8,r7[-88]
80004292:	f0 e8 00 00 	ld.d	r8,r8[0]
80004296:	f4 e9 00 00 	st.d	r10[0],r8
					// Write the flash double-word buffer to the page buffer.
					*dest.u64ptr++ = flash_dword.u64;
				}

				// Fill the end of the page buffer with the current flash page data.
				for (; !Test_align((uint32_t)tmp.u64ptr, AVR32_FLASHC_PAGE_SIZE); tmp.u64ptr++) {
8000429a:	ee f8 ff a8 	ld.w	r8,r7[-88]
8000429e:	2f 88       	sub	r8,-8
800042a0:	ef 48 ff a8 	st.w	r7[-88],r8
800042a4:	c0 28       	rjmp	800042a8 <flashc_memset64+0x34c>
800042a6:	d7 03       	nop
800042a8:	ee f8 ff a8 	ld.w	r8,r7[-88]
800042ac:	f1 d8 c0 09 	bfextu	r8,r8,0x0,0x9
800042b0:	ce d1       	brne	8000428a <flashc_memset64+0x32e>
				}
			}
		}

		// If the current flash page is in the flash array...
		if (dest.u8ptr <= AVR32_FLASHC_USER_PAGE) {
800042b2:	ee f8 ff e0 	ld.w	r8,r7[-32]
800042b6:	fc 19 80 80 	movh	r9,0x8080
800042ba:	12 38       	cp.w	r8,r9
800042bc:	e0 8b 00 2a 	brhi	80004310 <flashc_memset64+0x3b4>
			// Erase the current page if requested and write it from the page buffer.
			if (erase) {
800042c0:	ef 39 ff 94 	ld.ub	r9,r7[-108]
800042c4:	30 08       	mov	r8,0
800042c6:	f0 09 18 00 	cp.b	r9,r8
800042ca:	c0 d0       	breq	800042e4 <flashc_memset64+0x388>
				flashc_erase_page(-1, false);
800042cc:	30 0b       	mov	r11,0
800042ce:	3f fc       	mov	r12,-1
800042d0:	f0 1f 00 29 	mcall	80004374 <flashc_memset64+0x418>
				error_status |= flashc_error_status;
800042d4:	4a 78       	lddpc	r8,80004370 <flashc_memset64+0x414>
800042d6:	70 08       	ld.w	r8,r8[0x0]
800042d8:	ee f9 ff ec 	ld.w	r9,r7[-20]
800042dc:	f3 e8 10 08 	or	r8,r9,r8
800042e0:	ef 48 ff ec 	st.w	r7[-20],r8
			}
			flashc_write_page(-1);
800042e4:	3f fc       	mov	r12,-1
800042e6:	f0 1f 00 25 	mcall	80004378 <flashc_memset64+0x41c>
			error_status |= flashc_error_status;
800042ea:	4a 28       	lddpc	r8,80004370 <flashc_memset64+0x414>
800042ec:	70 08       	ld.w	r8,r8[0x0]
800042ee:	ee f9 ff ec 	ld.w	r9,r7[-20]
800042f2:	f3 e8 10 08 	or	r8,r9,r8
800042f6:	ef 48 ff ec 	st.w	r7[-20],r8

			// If the end of the flash array is reached, go to the User page.
			if (dest.u8ptr >= flash_array_end.u8ptr) {
800042fa:	ee f9 ff e0 	ld.w	r9,r7[-32]
800042fe:	ee f8 ff e4 	ld.w	r8,r7[-28]
80004302:	10 39       	cp.w	r9,r8
80004304:	c2 13       	brcs	80004346 <flashc_memset64+0x3ea>
				dest.u8ptr = AVR32_FLASHC_USER_PAGE;
80004306:	fc 18 80 80 	movh	r8,0x8080
8000430a:	ef 48 ff e0 	st.w	r7[-32],r8
8000430e:	c1 c8       	rjmp	80004346 <flashc_memset64+0x3ea>
			}
		} else {
			// Erase the User page if requested and write it from the page buffer.
			if (erase) {
80004310:	ef 39 ff 94 	ld.ub	r9,r7[-108]
80004314:	30 08       	mov	r8,0
80004316:	f0 09 18 00 	cp.b	r9,r8
8000431a:	c0 c0       	breq	80004332 <flashc_memset64+0x3d6>
				flashc_erase_user_page(false);
8000431c:	30 0c       	mov	r12,0
8000431e:	f0 1f 00 18 	mcall	8000437c <flashc_memset64+0x420>
				error_status |= flashc_error_status;
80004322:	49 48       	lddpc	r8,80004370 <flashc_memset64+0x414>
80004324:	70 08       	ld.w	r8,r8[0x0]
80004326:	ee f9 ff ec 	ld.w	r9,r7[-20]
8000432a:	f3 e8 10 08 	or	r8,r9,r8
8000432e:	ef 48 ff ec 	st.w	r7[-20],r8
			}
			flashc_write_user_page();
80004332:	f0 1f 00 14 	mcall	80004380 <flashc_memset64+0x424>
			error_status |= flashc_error_status;
80004336:	48 f8       	lddpc	r8,80004370 <flashc_memset64+0x414>
80004338:	70 08       	ld.w	r8,r8[0x0]
8000433a:	ee f9 ff ec 	ld.w	r9,r7[-20]
8000433e:	f3 e8 10 08 	or	r8,r9,r8
80004342:	ef 48 ff ec 	st.w	r7[-20],r8
	dest_end.u16ptr = (uint16_t *)Align_down((uint32_t)dest_end.u8ptr, sizeof(uint16_t));
	dest_end.u32ptr = (uint32_t *)Align_down((uint32_t)dest_end.u16ptr, sizeof(uint32_t));
	dest_end.u64ptr = (uint64_t *)Align_down((uint32_t)dest_end.u32ptr, sizeof(uint64_t));

	// While end of destination is not reached...
	while (dest.u8ptr < dest_end.u8ptr) {
80004346:	ee f9 ff e0 	ld.w	r9,r7[-32]
8000434a:	ee f8 ff d4 	ld.w	r8,r7[-44]
8000434e:	10 39       	cp.w	r9,r8
80004350:	fe 93 fe b1 	brlo	800040b2 <flashc_memset64+0x156>
			error_status |= flashc_error_status;
		}
	}

	// Update the FLASHC error status.
	flashc_error_status = error_status;
80004354:	48 78       	lddpc	r8,80004370 <flashc_memset64+0x414>
80004356:	ee f9 ff ec 	ld.w	r9,r7[-20]
8000435a:	91 09       	st.w	r8[0x0],r9

	// Return the initial destination pointer as the standard memset function does.
	return dst;
8000435c:	ee f8 ff a4 	ld.w	r8,r7[-92]
}
80004360:	10 9c       	mov	r12,r8
80004362:	2e 5d       	sub	sp,-108
80004364:	e3 cd 80 80 	ldm	sp++,r7,pc
80004368:	80 00       	ld.sh	r0,r0[0x0]
8000436a:	3b f0       	mov	r0,-65
8000436c:	80 00       	ld.sh	r0,r0[0x0]
8000436e:	3d 04       	mov	r4,-48
80004370:	00 00       	add	r0,r0
80004372:	05 c4       	ld.ub	r4,r2[0x4]
80004374:	80 00       	ld.sh	r0,r0[0x0]
80004376:	3d 64       	mov	r4,-42
80004378:	80 00       	ld.sh	r0,r0[0x0]
8000437a:	3d cc       	mov	r12,-36
8000437c:	80 00       	ld.sh	r0,r0[0x0]
8000437e:	3e 10       	mov	r0,-31
80004380:	80 00       	ld.sh	r0,r0[0x0]
80004382:	3e 4c       	mov	r12,-28

80004384 <flashc_memcpy>:


volatile void *flashc_memcpy(volatile void *dst, const void *src, size_t nbytes, bool erase)
{
80004384:	eb cd 40 80 	pushm	r7,lr
80004388:	1a 97       	mov	r7,sp
8000438a:	20 bd       	sub	sp,44
8000438c:	ef 4c ff e0 	st.w	r7[-32],r12
80004390:	ef 4b ff dc 	st.w	r7[-36],r11
80004394:	ef 4a ff d8 	st.w	r7[-40],r10
80004398:	12 98       	mov	r8,r9
8000439a:	ef 68 ff d4 	st.b	r7[-44],r8
	uint16_t page_pos;
	Union64 flash_dword;
	uint8_t i;
	bool b_user_page;
	unsigned int error_status = 0;
8000439e:	30 08       	mov	r8,0
800043a0:	ef 48 ff f0 	st.w	r7[-16],r8
	uint8_t* flash_add;
	uint8_t* dest_add=(uint8_t*)dst;
800043a4:	ee f8 ff e0 	ld.w	r8,r7[-32]
800043a8:	ef 48 ff f8 	st.w	r7[-8],r8
	const uint8_t* src_buf=(const uint8_t*)src;
800043ac:	ee f8 ff dc 	ld.w	r8,r7[-36]
800043b0:	ef 48 ff fc 	st.w	r7[-4],r8
	Assert( (((uint8_t *)dst >= AVR32_FLASH)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASH + flashc_get_flash_size())))
			|| (((uint8_t *)dst >= AVR32_FLASHC_USER_PAGE)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASHC_USER_PAGE + AVR32_FLASHC_USER_PAGE_SIZE))) );

	b_user_page = (volatile uint8_t *)dst >= AVR32_FLASHC_USER_PAGE;
800043b4:	ee f9 ff e0 	ld.w	r9,r7[-32]
800043b8:	30 18       	mov	r8,1
800043ba:	e0 6a ff ff 	mov	r10,65535
800043be:	ea 1a 80 7f 	orh	r10,0x807f
800043c2:	14 39       	cp.w	r9,r10
800043c4:	e0 8b 00 03 	brhi	800043ca <flashc_memcpy+0x46>
800043c8:	30 08       	mov	r8,0
800043ca:	ef 68 ff ef 	st.b	r7[-17],r8

	flash_add = (uint8_t*)((uint32_t)dest_add - ((uint32_t)dest_add % AVR32_FLASHC_PAGE_SIZE));
800043ce:	ee f9 ff f8 	ld.w	r9,r7[-8]
800043d2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800043d6:	f1 d8 c0 09 	bfextu	r8,r8,0x0,0x9
800043da:	f2 08 01 08 	sub	r8,r9,r8
800043de:	ef 48 ff f4 	st.w	r7[-12],r8

	while (nbytes) {
800043e2:	c9 18       	rjmp	80004504 <flashc_memcpy+0x180>
		// Clear the page buffer in order to prepare data for a flash page write.
		flashc_clear_page_buffer();
800043e4:	f0 1f 00 50 	mcall	80004524 <flashc_memcpy+0x1a0>
		error_status |= flashc_error_status;
800043e8:	4d 08       	lddpc	r8,80004528 <flashc_memcpy+0x1a4>
800043ea:	70 08       	ld.w	r8,r8[0x0]
800043ec:	ee f9 ff f0 	ld.w	r9,r7[-16]
800043f0:	f3 e8 10 08 	or	r8,r9,r8
800043f4:	ef 48 ff f0 	st.w	r7[-16],r8

		// Loop in the page
		for (page_pos=0; page_pos<AVR32_FLASHC_PAGE_SIZE; page_pos+=sizeof(uint64_t) ) {
800043f8:	30 08       	mov	r8,0
800043fa:	ef 58 ff ec 	st.h	r7[-20],r8
800043fe:	c4 b8       	rjmp	80004494 <flashc_memcpy+0x110>
			// Read the flash double-word buffer
			flash_dword.u64 = *(volatile uint64_t*)flash_add;
80004400:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004404:	f0 e8 00 00 	ld.d	r8,r8[0]
80004408:	ee e9 ff e4 	st.d	r7[-28],r8

			// Update double-word if necessary
			for (i = 0; i < sizeof(uint64_t); i++) {
8000440c:	30 08       	mov	r8,0
8000440e:	ef 68 ff ee 	st.b	r7[-18],r8
80004412:	c2 d8       	rjmp	8000446c <flashc_memcpy+0xe8>
				if (nbytes && (flash_add == dest_add)) {
80004414:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004418:	58 08       	cp.w	r8,0
8000441a:	c1 f0       	breq	80004458 <flashc_memcpy+0xd4>
8000441c:	ee f9 ff f4 	ld.w	r9,r7[-12]
80004420:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004424:	10 39       	cp.w	r9,r8
80004426:	c1 91       	brne	80004458 <flashc_memcpy+0xd4>
					// Update page with data source
					flash_dword.u8[i] = *src_buf++;
80004428:	ef 39 ff ee 	ld.ub	r9,r7[-18]
8000442c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004430:	11 88       	ld.ub	r8,r8[0x0]
80004432:	ee 09 00 09 	add	r9,r7,r9
80004436:	f3 68 ff e4 	st.b	r9[-28],r8
8000443a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000443e:	2f f8       	sub	r8,-1
80004440:	ef 48 ff fc 	st.w	r7[-4],r8
					dest_add++;
80004444:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004448:	2f f8       	sub	r8,-1
8000444a:	ef 48 ff f8 	st.w	r7[-8],r8
					nbytes--;
8000444e:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004452:	20 18       	sub	r8,1
80004454:	ef 48 ff d8 	st.w	r7[-40],r8
				}
				flash_add++;
80004458:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000445c:	2f f8       	sub	r8,-1
8000445e:	ef 48 ff f4 	st.w	r7[-12],r8
		for (page_pos=0; page_pos<AVR32_FLASHC_PAGE_SIZE; page_pos+=sizeof(uint64_t) ) {
			// Read the flash double-word buffer
			flash_dword.u64 = *(volatile uint64_t*)flash_add;

			// Update double-word if necessary
			for (i = 0; i < sizeof(uint64_t); i++) {
80004462:	ef 38 ff ee 	ld.ub	r8,r7[-18]
80004466:	2f f8       	sub	r8,-1
80004468:	ef 68 ff ee 	st.b	r7[-18],r8
8000446c:	ef 39 ff ee 	ld.ub	r9,r7[-18]
80004470:	30 78       	mov	r8,7
80004472:	f0 09 18 00 	cp.b	r9,r8
80004476:	fe 98 ff cf 	brls	80004414 <flashc_memcpy+0x90>
				}
				flash_add++;
			}

			// Write the flash double-word buffer to the page buffer.
			*(volatile uint64_t*)((uint32_t)flash_add - sizeof(uint64_t))= flash_dword.u64;
8000447a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000447e:	20 88       	sub	r8,8
80004480:	10 9a       	mov	r10,r8
80004482:	ee e8 ff e4 	ld.d	r8,r7[-28]
80004486:	f4 e9 00 00 	st.d	r10[0],r8
		// Clear the page buffer in order to prepare data for a flash page write.
		flashc_clear_page_buffer();
		error_status |= flashc_error_status;

		// Loop in the page
		for (page_pos=0; page_pos<AVR32_FLASHC_PAGE_SIZE; page_pos+=sizeof(uint64_t) ) {
8000448a:	ef 08 ff ec 	ld.sh	r8,r7[-20]
8000448e:	2f 88       	sub	r8,-8
80004490:	ef 58 ff ec 	st.h	r7[-20],r8
80004494:	ef 09 ff ec 	ld.sh	r9,r7[-20]
80004498:	e0 68 01 ff 	mov	r8,511
8000449c:	f0 09 19 00 	cp.h	r9,r8
800044a0:	fe 98 ff b0 	brls	80004400 <flashc_memcpy+0x7c>
			// Write the flash double-word buffer to the page buffer.
			*(volatile uint64_t*)((uint32_t)flash_add - sizeof(uint64_t))= flash_dword.u64;
		}

		// Erase the current page if requested and write it from the page buffer.
		if (erase) {
800044a4:	ef 39 ff d4 	ld.ub	r9,r7[-44]
800044a8:	30 08       	mov	r8,0
800044aa:	f0 09 18 00 	cp.b	r9,r8
800044ae:	c1 70       	breq	800044dc <flashc_memcpy+0x158>
			(b_user_page)? flashc_erase_user_page(false) : flashc_erase_page(-1, false);
800044b0:	ef 39 ff ef 	ld.ub	r9,r7[-17]
800044b4:	30 08       	mov	r8,0
800044b6:	f0 09 18 00 	cp.b	r9,r8
800044ba:	c0 50       	breq	800044c4 <flashc_memcpy+0x140>
800044bc:	30 0c       	mov	r12,0
800044be:	f0 1f 00 1c 	mcall	8000452c <flashc_memcpy+0x1a8>
800044c2:	c0 58       	rjmp	800044cc <flashc_memcpy+0x148>
800044c4:	30 0b       	mov	r11,0
800044c6:	3f fc       	mov	r12,-1
800044c8:	f0 1f 00 1a 	mcall	80004530 <flashc_memcpy+0x1ac>
			error_status |= flashc_error_status;
800044cc:	49 78       	lddpc	r8,80004528 <flashc_memcpy+0x1a4>
800044ce:	70 08       	ld.w	r8,r8[0x0]
800044d0:	ee f9 ff f0 	ld.w	r9,r7[-16]
800044d4:	f3 e8 10 08 	or	r8,r9,r8
800044d8:	ef 48 ff f0 	st.w	r7[-16],r8
		}

		// Write the page
		(b_user_page)? flashc_write_user_page() : flashc_write_page(-1);
800044dc:	ef 39 ff ef 	ld.ub	r9,r7[-17]
800044e0:	30 08       	mov	r8,0
800044e2:	f0 09 18 00 	cp.b	r9,r8
800044e6:	c0 40       	breq	800044ee <flashc_memcpy+0x16a>
800044e8:	f0 1f 00 13 	mcall	80004534 <flashc_memcpy+0x1b0>
800044ec:	c0 48       	rjmp	800044f4 <flashc_memcpy+0x170>
800044ee:	3f fc       	mov	r12,-1
800044f0:	f0 1f 00 12 	mcall	80004538 <flashc_memcpy+0x1b4>
		error_status |= flashc_error_status;
800044f4:	48 d8       	lddpc	r8,80004528 <flashc_memcpy+0x1a4>
800044f6:	70 08       	ld.w	r8,r8[0x0]
800044f8:	ee f9 ff f0 	ld.w	r9,r7[-16]
800044fc:	f3 e8 10 08 	or	r8,r9,r8
80004500:	ef 48 ff f0 	st.w	r7[-16],r8

	b_user_page = (volatile uint8_t *)dst >= AVR32_FLASHC_USER_PAGE;

	flash_add = (uint8_t*)((uint32_t)dest_add - ((uint32_t)dest_add % AVR32_FLASHC_PAGE_SIZE));

	while (nbytes) {
80004504:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004508:	58 08       	cp.w	r8,0
8000450a:	fe 91 ff 6d 	brne	800043e4 <flashc_memcpy+0x60>
		// Write the page
		(b_user_page)? flashc_write_user_page() : flashc_write_page(-1);
		error_status |= flashc_error_status;
	}
	// Update the FLASHC error status.
	flashc_error_status = error_status;
8000450e:	48 78       	lddpc	r8,80004528 <flashc_memcpy+0x1a4>
80004510:	ee f9 ff f0 	ld.w	r9,r7[-16]
80004514:	91 09       	st.w	r8[0x0],r9

	// Return the initial destination pointer as the standard memcpy function does.
	return dst;
80004516:	ee f8 ff e0 	ld.w	r8,r7[-32]
}
8000451a:	10 9c       	mov	r12,r8
8000451c:	2f 5d       	sub	sp,-44
8000451e:	e3 cd 80 80 	ldm	sp++,r7,pc
80004522:	00 00       	add	r0,r0
80004524:	80 00       	ld.sh	r0,r0[0x0]
80004526:	3d 04       	mov	r4,-48
80004528:	00 00       	add	r0,r0
8000452a:	05 c4       	ld.ub	r4,r2[0x4]
8000452c:	80 00       	ld.sh	r0,r0[0x0]
8000452e:	3e 10       	mov	r0,-31
80004530:	80 00       	ld.sh	r0,r0[0x0]
80004532:	3d 64       	mov	r4,-42
80004534:	80 00       	ld.sh	r0,r0[0x0]
80004536:	3e 4c       	mov	r12,-28
80004538:	80 00       	ld.sh	r0,r0[0x0]
8000453a:	3d cc       	mov	r12,-36

8000453c <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
8000453c:	eb cd 40 80 	pushm	r7,lr
80004540:	1a 97       	mov	r7,sp
80004542:	20 4d       	sub	sp,16
80004544:	ef 4c ff f4 	st.w	r7[-12],r12
80004548:	ef 4b ff f0 	st.w	r7[-16],r11
	uint32_t status = GPIO_SUCCESS;
8000454c:	30 08       	mov	r8,0
8000454e:	ef 48 ff f8 	st.w	r7[-8],r8
	uint32_t i;

	for (i = 0; i < size; i++) {
80004552:	30 08       	mov	r8,0
80004554:	ef 48 ff fc 	st.w	r7[-4],r8
80004558:	c1 c8       	rjmp	80004590 <gpio_enable_module+0x54>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
8000455a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000455e:	70 19       	ld.w	r9,r8[0x4]
80004560:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004564:	70 08       	ld.w	r8,r8[0x0]
80004566:	12 9b       	mov	r11,r9
80004568:	10 9c       	mov	r12,r8
8000456a:	f0 1f 00 10 	mcall	800045a8 <gpio_enable_module+0x6c>
8000456e:	18 98       	mov	r8,r12
80004570:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004574:	f3 e8 10 08 	or	r8,r9,r8
80004578:	ef 48 ff f8 	st.w	r7[-8],r8
		gpiomap++;
8000457c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004580:	2f 88       	sub	r8,-8
80004582:	ef 48 ff f4 	st.w	r7[-12],r8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80004586:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000458a:	2f f8       	sub	r8,-1
8000458c:	ef 48 ff fc 	st.w	r7[-4],r8
80004590:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004594:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004598:	10 39       	cp.w	r9,r8
8000459a:	ce 03       	brcs	8000455a <gpio_enable_module+0x1e>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
8000459c:	ee f8 ff f8 	ld.w	r8,r7[-8]
}
800045a0:	10 9c       	mov	r12,r8
800045a2:	2f cd       	sub	sp,-16
800045a4:	e3 cd 80 80 	ldm	sp++,r7,pc
800045a8:	80 00       	ld.sh	r0,r0[0x0]
800045aa:	45 ac       	lddsp	r12,sp[0x168]

800045ac <gpio_enable_module_pin>:
 * \param function The pin function.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
800045ac:	eb cd 40 80 	pushm	r7,lr
800045b0:	1a 97       	mov	r7,sp
800045b2:	20 3d       	sub	sp,12
800045b4:	ef 4c ff f8 	st.w	r7[-8],r12
800045b8:	ef 4b ff f4 	st.w	r7[-12],r11
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800045bc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800045c0:	a5 98       	lsr	r8,0x5
800045c2:	a9 78       	lsl	r8,0x9
800045c4:	e0 28 e0 00 	sub	r8,57344
800045c8:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Enable the correct function. */
	switch (function) {
800045cc:	ee f8 ff f4 	ld.w	r8,r7[-12]
800045d0:	58 78       	cp.w	r8,7
800045d2:	e0 8b 01 16 	brhi	800047fe <gpio_enable_module_pin+0x252>
800045d6:	fe f9 02 4e 	ld.w	r9,pc[590]
800045da:	f2 08 03 2f 	ld.w	pc,r9[r8<<0x2]
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800045de:	ee f8 ff f8 	ld.w	r8,r7[-8]
800045e2:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800045e6:	30 19       	mov	r9,1
800045e8:	f2 08 09 48 	lsl	r8,r9,r8
800045ec:	10 99       	mov	r9,r8
800045ee:	ee f8 ff fc 	ld.w	r8,r7[-4]
800045f2:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800045f4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800045f8:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800045fc:	30 19       	mov	r9,1
800045fe:	f2 08 09 48 	lsl	r8,r9,r8
80004602:	10 99       	mov	r9,r8
80004604:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004608:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
8000460a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000460e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004612:	30 19       	mov	r9,1
80004614:	f2 08 09 48 	lsl	r8,r9,r8
80004618:	10 99       	mov	r9,r8
8000461a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000461e:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80004620:	cf 18       	rjmp	80004802 <gpio_enable_module_pin+0x256>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80004622:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004626:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000462a:	30 19       	mov	r9,1
8000462c:	f2 08 09 48 	lsl	r8,r9,r8
80004630:	10 99       	mov	r9,r8
80004632:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004636:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80004638:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000463c:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004640:	30 19       	mov	r9,1
80004642:	f2 08 09 48 	lsl	r8,r9,r8
80004646:	10 99       	mov	r9,r8
80004648:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000464c:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
8000464e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004652:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004656:	30 19       	mov	r9,1
80004658:	f2 08 09 48 	lsl	r8,r9,r8
8000465c:	10 99       	mov	r9,r8
8000465e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004662:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80004664:	cc f8       	rjmp	80004802 <gpio_enable_module_pin+0x256>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80004666:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000466a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000466e:	30 19       	mov	r9,1
80004670:	f2 08 09 48 	lsl	r8,r9,r8
80004674:	10 99       	mov	r9,r8
80004676:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000467a:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000467c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004680:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004684:	30 19       	mov	r9,1
80004686:	f2 08 09 48 	lsl	r8,r9,r8
8000468a:	10 99       	mov	r9,r8
8000468c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004690:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80004692:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004696:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000469a:	30 19       	mov	r9,1
8000469c:	f2 08 09 48 	lsl	r8,r9,r8
800046a0:	10 99       	mov	r9,r8
800046a2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800046a6:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
800046a8:	ca d8       	rjmp	80004802 <gpio_enable_module_pin+0x256>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800046aa:	ee f8 ff f8 	ld.w	r8,r7[-8]
800046ae:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800046b2:	30 19       	mov	r9,1
800046b4:	f2 08 09 48 	lsl	r8,r9,r8
800046b8:	10 99       	mov	r9,r8
800046ba:	ee f8 ff fc 	ld.w	r8,r7[-4]
800046be:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800046c0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800046c4:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800046c8:	30 19       	mov	r9,1
800046ca:	f2 08 09 48 	lsl	r8,r9,r8
800046ce:	10 99       	mov	r9,r8
800046d0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800046d4:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
800046d6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800046da:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800046de:	30 19       	mov	r9,1
800046e0:	f2 08 09 48 	lsl	r8,r9,r8
800046e4:	10 99       	mov	r9,r8
800046e6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800046ea:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
800046ec:	c8 b8       	rjmp	80004802 <gpio_enable_module_pin+0x256>

#if (AVR32_GPIO_H_VERSION >= 210)
	case 4: /* E function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800046ee:	ee f8 ff f8 	ld.w	r8,r7[-8]
800046f2:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800046f6:	30 19       	mov	r9,1
800046f8:	f2 08 09 48 	lsl	r8,r9,r8
800046fc:	10 99       	mov	r9,r8
800046fe:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004702:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80004704:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004708:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000470c:	30 19       	mov	r9,1
8000470e:	f2 08 09 48 	lsl	r8,r9,r8
80004712:	10 99       	mov	r9,r8
80004714:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004718:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
8000471a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000471e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004722:	30 19       	mov	r9,1
80004724:	f2 08 09 48 	lsl	r8,r9,r8
80004728:	10 99       	mov	r9,r8
8000472a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000472e:	91 d9       	st.w	r8[0x34],r9
		break;
80004730:	c6 98       	rjmp	80004802 <gpio_enable_module_pin+0x256>

	case 5: /* F function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80004732:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004736:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000473a:	30 19       	mov	r9,1
8000473c:	f2 08 09 48 	lsl	r8,r9,r8
80004740:	10 99       	mov	r9,r8
80004742:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004746:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80004748:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000474c:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004750:	30 19       	mov	r9,1
80004752:	f2 08 09 48 	lsl	r8,r9,r8
80004756:	10 99       	mov	r9,r8
80004758:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000475c:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
8000475e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004762:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004766:	30 19       	mov	r9,1
80004768:	f2 08 09 48 	lsl	r8,r9,r8
8000476c:	10 99       	mov	r9,r8
8000476e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004772:	91 d9       	st.w	r8[0x34],r9
		break;
80004774:	c4 78       	rjmp	80004802 <gpio_enable_module_pin+0x256>

	case 6: /* G function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80004776:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000477a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000477e:	30 19       	mov	r9,1
80004780:	f2 08 09 48 	lsl	r8,r9,r8
80004784:	10 99       	mov	r9,r8
80004786:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000478a:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000478c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004790:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004794:	30 19       	mov	r9,1
80004796:	f2 08 09 48 	lsl	r8,r9,r8
8000479a:	10 99       	mov	r9,r8
8000479c:	ee f8 ff fc 	ld.w	r8,r7[-4]
800047a0:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
800047a2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800047a6:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800047aa:	30 19       	mov	r9,1
800047ac:	f2 08 09 48 	lsl	r8,r9,r8
800047b0:	10 99       	mov	r9,r8
800047b2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800047b6:	91 d9       	st.w	r8[0x34],r9
		break;
800047b8:	c2 58       	rjmp	80004802 <gpio_enable_module_pin+0x256>

	case 7: /* H function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800047ba:	ee f8 ff f8 	ld.w	r8,r7[-8]
800047be:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800047c2:	30 19       	mov	r9,1
800047c4:	f2 08 09 48 	lsl	r8,r9,r8
800047c8:	10 99       	mov	r9,r8
800047ca:	ee f8 ff fc 	ld.w	r8,r7[-4]
800047ce:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800047d0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800047d4:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800047d8:	30 19       	mov	r9,1
800047da:	f2 08 09 48 	lsl	r8,r9,r8
800047de:	10 99       	mov	r9,r8
800047e0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800047e4:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
800047e6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800047ea:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800047ee:	30 19       	mov	r9,1
800047f0:	f2 08 09 48 	lsl	r8,r9,r8
800047f4:	10 99       	mov	r9,r8
800047f6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800047fa:	91 d9       	st.w	r8[0x34],r9
		break;
800047fc:	c0 38       	rjmp	80004802 <gpio_enable_module_pin+0x256>
#endif

	default:
		return GPIO_INVALID_ARGUMENT;
800047fe:	30 18       	mov	r8,1
80004800:	c0 d8       	rjmp	8000481a <gpio_enable_module_pin+0x26e>
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
80004802:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004806:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000480a:	30 19       	mov	r9,1
8000480c:	f2 08 09 48 	lsl	r8,r9,r8
80004810:	10 99       	mov	r9,r8
80004812:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004816:	91 29       	st.w	r8[0x8],r9

	return GPIO_SUCCESS;
80004818:	30 08       	mov	r8,0
}
8000481a:	10 9c       	mov	r12,r8
8000481c:	2f dd       	sub	sp,-12
8000481e:	e3 cd 80 80 	ldm	sp++,r7,pc
80004822:	00 00       	add	r0,r0
80004824:	80 01       	ld.sh	r1,r0[0x0]
80004826:	1a 40       	or	r0,sp

80004828 <gpio_configure_pin>:
 *
 * \param pin The pin number.
 * \param flags The configuration.
 */
void gpio_configure_pin(uint32_t pin, uint32_t flags)
{
80004828:	eb cd 40 80 	pushm	r7,lr
8000482c:	1a 97       	mov	r7,sp
8000482e:	20 3d       	sub	sp,12
80004830:	ef 4c ff f8 	st.w	r7[-8],r12
80004834:	ef 4b ff f4 	st.w	r7[-12],r11
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80004838:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000483c:	a5 98       	lsr	r8,0x5
8000483e:	a9 78       	lsl	r8,0x9
80004840:	e0 28 e0 00 	sub	r8,57344
80004844:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Both pull-up and pull-down set means buskeeper */
#if defined(AVR32_GPIO_200_H_INCLUDED) || defined(AVR32_GPIO_210_H_INCLUDED) ||	\
	defined(AVR32_GPIO_212_H_INCLUDED)
	if (flags & GPIO_PULL_DOWN) {
80004848:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000484c:	e2 18 00 08 	andl	r8,0x8,COH
80004850:	c0 e0       	breq	8000486c <gpio_configure_pin+0x44>
		gpio_port->pders = 1 << (pin & 0x1F);
80004852:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004856:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000485a:	30 19       	mov	r9,1
8000485c:	f2 08 09 48 	lsl	r8,r9,r8
80004860:	10 99       	mov	r9,r8
80004862:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004866:	f1 49 00 84 	st.w	r8[132],r9
8000486a:	c0 d8       	rjmp	80004884 <gpio_configure_pin+0x5c>
	} else {
		gpio_port->pderc = 1 << (pin & 0x1F);
8000486c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004870:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004874:	30 19       	mov	r9,1
80004876:	f2 08 09 48 	lsl	r8,r9,r8
8000487a:	10 99       	mov	r9,r8
8000487c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004880:	f1 49 00 88 	st.w	r8[136],r9
	}

#endif
	if (flags & GPIO_PULL_UP) {
80004884:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004888:	e2 18 00 04 	andl	r8,0x4,COH
8000488c:	c0 e0       	breq	800048a8 <gpio_configure_pin+0x80>
		gpio_port->puers = 1 << (pin & 0x1F);
8000488e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004892:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004896:	30 19       	mov	r9,1
80004898:	f2 08 09 48 	lsl	r8,r9,r8
8000489c:	10 99       	mov	r9,r8
8000489e:	ee f8 ff fc 	ld.w	r8,r7[-4]
800048a2:	f1 49 00 74 	st.w	r8[116],r9
800048a6:	c0 d8       	rjmp	800048c0 <gpio_configure_pin+0x98>
	} else {
		gpio_port->puerc = 1 << (pin & 0x1F);
800048a8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800048ac:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800048b0:	30 19       	mov	r9,1
800048b2:	f2 08 09 48 	lsl	r8,r9,r8
800048b6:	10 99       	mov	r9,r8
800048b8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800048bc:	f1 49 00 78 	st.w	r8[120],r9
	}

	/* Enable open-drain mode if requested */
#if defined(AVR32_GPIO_200_H_INCLUDED) || defined(AVR32_GPIO_210_H_INCLUDED) ||	\
	defined(AVR32_GPIO_212_H_INCLUDED)
	if (flags & GPIO_OPEN_DRAIN) {
800048c0:	ee f8 ff f4 	ld.w	r8,r7[-12]
800048c4:	e2 18 00 40 	andl	r8,0x40,COH
800048c8:	c0 e0       	breq	800048e4 <gpio_configure_pin+0xbc>
		gpio_port->odmers = 1 << (pin & 0x1F);
800048ca:	ee f8 ff f8 	ld.w	r8,r7[-8]
800048ce:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800048d2:	30 19       	mov	r9,1
800048d4:	f2 08 09 48 	lsl	r8,r9,r8
800048d8:	10 99       	mov	r9,r8
800048da:	ee f8 ff fc 	ld.w	r8,r7[-4]
800048de:	f1 49 00 e4 	st.w	r8[228],r9
800048e2:	c0 d8       	rjmp	800048fc <gpio_configure_pin+0xd4>
	} else {
		gpio_port->odmerc = 1 << (pin & 0x1F);
800048e4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800048e8:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800048ec:	30 19       	mov	r9,1
800048ee:	f2 08 09 48 	lsl	r8,r9,r8
800048f2:	10 99       	mov	r9,r8
800048f4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800048f8:	f1 49 00 e8 	st.w	r8[232],r9
#endif

#if defined(AVR32_GPIO_200_H_INCLUDED) || defined(AVR32_GPIO_210_H_INCLUDED) ||	\
	defined(AVR32_GPIO_212_H_INCLUDED)
	/* Select drive strength */
	if (flags & GPIO_DRIVE_LOW) {
800048fc:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004900:	e2 18 00 10 	andl	r8,0x10,COH
80004904:	c0 e0       	breq	80004920 <gpio_configure_pin+0xf8>
		gpio_port->odcr0s = 1 << (pin & 0x1F);
80004906:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000490a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000490e:	30 19       	mov	r9,1
80004910:	f2 08 09 48 	lsl	r8,r9,r8
80004914:	10 99       	mov	r9,r8
80004916:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000491a:	f1 49 01 04 	st.w	r8[260],r9
8000491e:	c0 d8       	rjmp	80004938 <gpio_configure_pin+0x110>
	} else {
		gpio_port->odcr0c = 1 << (pin & 0x1F);
80004920:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004924:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004928:	30 19       	mov	r9,1
8000492a:	f2 08 09 48 	lsl	r8,r9,r8
8000492e:	10 99       	mov	r9,r8
80004930:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004934:	f1 49 01 08 	st.w	r8[264],r9
	}

	if (flags & GPIO_DRIVE_HIGH) {
80004938:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000493c:	e2 18 00 20 	andl	r8,0x20,COH
80004940:	c0 e0       	breq	8000495c <gpio_configure_pin+0x134>
		gpio_port->odcr1s = 1 << (pin & 0x1F);
80004942:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004946:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000494a:	30 19       	mov	r9,1
8000494c:	f2 08 09 48 	lsl	r8,r9,r8
80004950:	10 99       	mov	r9,r8
80004952:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004956:	f1 49 01 14 	st.w	r8[276],r9
8000495a:	c0 d8       	rjmp	80004974 <gpio_configure_pin+0x14c>
	} else {
		gpio_port->odcr1c = 1 << (pin & 0x1F);
8000495c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004960:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004964:	30 19       	mov	r9,1
80004966:	f2 08 09 48 	lsl	r8,r9,r8
8000496a:	10 99       	mov	r9,r8
8000496c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004970:	f1 49 01 18 	st.w	r8[280],r9
	}

#endif

	/* Select interrupt level for group */
	if (flags & GPIO_INTERRUPT) {
80004974:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004978:	e2 18 00 80 	andl	r8,0x80,COH
8000497c:	c5 a0       	breq	80004a30 <gpio_configure_pin+0x208>
		if (flags & GPIO_BOTHEDGES) {
8000497e:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004982:	e2 18 01 80 	andl	r8,0x180,COH
80004986:	c1 a0       	breq	800049ba <gpio_configure_pin+0x192>
			gpio_port->imr0c = 1 << (pin & 0x1F);
80004988:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000498c:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004990:	30 19       	mov	r9,1
80004992:	f2 08 09 48 	lsl	r8,r9,r8
80004996:	10 99       	mov	r9,r8
80004998:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000499c:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
800049a0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800049a4:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800049a8:	30 19       	mov	r9,1
800049aa:	f2 08 09 48 	lsl	r8,r9,r8
800049ae:	10 99       	mov	r9,r8
800049b0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800049b4:	f1 49 00 b8 	st.w	r8[184],r9
800049b8:	c3 c8       	rjmp	80004a30 <gpio_configure_pin+0x208>
		} else if (flags & GPIO_RISING) {
800049ba:	ee f8 ff f4 	ld.w	r8,r7[-12]
800049be:	e2 18 02 80 	andl	r8,0x280,COH
800049c2:	c1 a0       	breq	800049f6 <gpio_configure_pin+0x1ce>
			gpio_port->imr0s = 1 << (pin & 0x1F);
800049c4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800049c8:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800049cc:	30 19       	mov	r9,1
800049ce:	f2 08 09 48 	lsl	r8,r9,r8
800049d2:	10 99       	mov	r9,r8
800049d4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800049d8:	f1 49 00 a4 	st.w	r8[164],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
800049dc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800049e0:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800049e4:	30 19       	mov	r9,1
800049e6:	f2 08 09 48 	lsl	r8,r9,r8
800049ea:	10 99       	mov	r9,r8
800049ec:	ee f8 ff fc 	ld.w	r8,r7[-4]
800049f0:	f1 49 00 b8 	st.w	r8[184],r9
800049f4:	c1 e8       	rjmp	80004a30 <gpio_configure_pin+0x208>
		} else if (flags & GPIO_FALLING) {
800049f6:	ee f8 ff f4 	ld.w	r8,r7[-12]
800049fa:	e2 18 03 80 	andl	r8,0x380,COH
800049fe:	c1 90       	breq	80004a30 <gpio_configure_pin+0x208>
			gpio_port->imr0c = 1 << (pin & 0x1F);
80004a00:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004a04:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004a08:	30 19       	mov	r9,1
80004a0a:	f2 08 09 48 	lsl	r8,r9,r8
80004a0e:	10 99       	mov	r9,r8
80004a10:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004a14:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1s = 1 << (pin & 0x1F);
80004a18:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004a1c:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004a20:	30 19       	mov	r9,1
80004a22:	f2 08 09 48 	lsl	r8,r9,r8
80004a26:	10 99       	mov	r9,r8
80004a28:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004a2c:	f1 49 00 b4 	st.w	r8[180],r9
		}
	}

	/* Select direction and initial pin state */
	if (flags & GPIO_DIR_OUTPUT) {
80004a30:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004a34:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004a38:	5c 58       	castu.b	r8
80004a3a:	c2 c0       	breq	80004a92 <gpio_configure_pin+0x26a>
		if (flags & GPIO_INIT_HIGH) {
80004a3c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004a40:	e2 18 00 02 	andl	r8,0x2,COH
80004a44:	c0 e0       	breq	80004a60 <gpio_configure_pin+0x238>
			gpio_port->ovrs = 1 << (pin & 0x1F);
80004a46:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004a4a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004a4e:	30 19       	mov	r9,1
80004a50:	f2 08 09 48 	lsl	r8,r9,r8
80004a54:	10 99       	mov	r9,r8
80004a56:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004a5a:	f1 49 00 54 	st.w	r8[84],r9
80004a5e:	c0 d8       	rjmp	80004a78 <gpio_configure_pin+0x250>
		} else {
			gpio_port->ovrc = 1 << (pin & 0x1F);
80004a60:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004a64:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004a68:	30 19       	mov	r9,1
80004a6a:	f2 08 09 48 	lsl	r8,r9,r8
80004a6e:	10 99       	mov	r9,r8
80004a70:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004a74:	f1 49 00 58 	st.w	r8[88],r9
		}

		gpio_port->oders = 1 << (pin & 0x1F);
80004a78:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004a7c:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004a80:	30 19       	mov	r9,1
80004a82:	f2 08 09 48 	lsl	r8,r9,r8
80004a86:	10 99       	mov	r9,r8
80004a88:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004a8c:	f1 49 00 44 	st.w	r8[68],r9
80004a90:	c0 d8       	rjmp	80004aaa <gpio_configure_pin+0x282>
	} else {
		gpio_port->oderc = 1 << (pin & 0x1F);
80004a92:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004a96:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004a9a:	30 19       	mov	r9,1
80004a9c:	f2 08 09 48 	lsl	r8,r9,r8
80004aa0:	10 99       	mov	r9,r8
80004aa2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004aa6:	f1 49 00 48 	st.w	r8[72],r9
	}

	/* Enable GPIO */
	gpio_port->gpers = 1 << (pin & 0x1F);
80004aaa:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004aae:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004ab2:	30 19       	mov	r9,1
80004ab4:	f2 08 09 48 	lsl	r8,r9,r8
80004ab8:	10 99       	mov	r9,r8
80004aba:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004abe:	91 19       	st.w	r8[0x4],r9
}
80004ac0:	2f dd       	sub	sp,-12
80004ac2:	e3 cd 80 80 	ldm	sp++,r7,pc

80004ac6 <gpio_get_pin_value>:
 * \param pin The pin number.
 *
 * \return The pin value.
 */
bool gpio_get_pin_value(uint32_t pin)
{
80004ac6:	eb cd 40 80 	pushm	r7,lr
80004aca:	1a 97       	mov	r7,sp
80004acc:	20 2d       	sub	sp,8
80004ace:	ef 4c ff f8 	st.w	r7[-8],r12
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80004ad2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004ad6:	a5 98       	lsr	r8,0x5
80004ad8:	a9 78       	lsl	r8,0x9
80004ada:	e0 28 e0 00 	sub	r8,57344
80004ade:	ef 48 ff fc 	st.w	r7[-4],r8
	
	return (gpio_port->pvr >> (pin & 0x1F)) & 1;
80004ae2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004ae6:	71 89       	ld.w	r9,r8[0x60]
80004ae8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004aec:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004af0:	f2 08 0a 48 	lsr	r8,r9,r8
80004af4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004af8:	5c 58       	castu.b	r8
}
80004afa:	10 9c       	mov	r12,r8
80004afc:	2f ed       	sub	sp,-8
80004afe:	e3 cd 80 80 	ldm	sp++,r7,pc

80004b02 <gpio_set_pin_high>:
 * \param pin The pin number.
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_set_pin_high(uint32_t pin)
{
80004b02:	eb cd 40 80 	pushm	r7,lr
80004b06:	1a 97       	mov	r7,sp
80004b08:	20 2d       	sub	sp,8
80004b0a:	ef 4c ff f8 	st.w	r7[-8],r12
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80004b0e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004b12:	a5 98       	lsr	r8,0x5
80004b14:	a9 78       	lsl	r8,0x9
80004b16:	e0 28 e0 00 	sub	r8,57344
80004b1a:	ef 48 ff fc 	st.w	r7[-4],r8
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
80004b1e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004b22:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004b26:	30 19       	mov	r9,1
80004b28:	f2 08 09 48 	lsl	r8,r9,r8
80004b2c:	10 99       	mov	r9,r8
80004b2e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004b32:	f1 49 00 54 	st.w	r8[84],r9
}
80004b36:	2f ed       	sub	sp,-8
80004b38:	e3 cd 80 80 	ldm	sp++,r7,pc

80004b3c <gpio_set_pin_low>:
 * \param pin The pin number.
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_set_pin_low(uint32_t pin)
{
80004b3c:	eb cd 40 80 	pushm	r7,lr
80004b40:	1a 97       	mov	r7,sp
80004b42:	20 2d       	sub	sp,8
80004b44:	ef 4c ff f8 	st.w	r7[-8],r12
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80004b48:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004b4c:	a5 98       	lsr	r8,0x5
80004b4e:	a9 78       	lsl	r8,0x9
80004b50:	e0 28 e0 00 	sub	r8,57344
80004b54:	ef 48 ff fc 	st.w	r7[-4],r8
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
80004b58:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004b5c:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004b60:	30 19       	mov	r9,1
80004b62:	f2 08 09 48 	lsl	r8,r9,r8
80004b66:	10 99       	mov	r9,r8
80004b68:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004b6c:	f1 49 00 58 	st.w	r8[88],r9
}
80004b70:	2f ed       	sub	sp,-8
80004b72:	e3 cd 80 80 	ldm	sp++,r7,pc

80004b76 <gpio_toggle_pin>:
 * \param pin The pin number.
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_toggle_pin(uint32_t pin)
{
80004b76:	eb cd 40 80 	pushm	r7,lr
80004b7a:	1a 97       	mov	r7,sp
80004b7c:	20 2d       	sub	sp,8
80004b7e:	ef 4c ff f8 	st.w	r7[-8],r12
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80004b82:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004b86:	a5 98       	lsr	r8,0x5
80004b88:	a9 78       	lsl	r8,0x9
80004b8a:	e0 28 e0 00 	sub	r8,57344
80004b8e:	ef 48 ff fc 	st.w	r7[-4],r8
	
	/* Toggle the I/O line. */
	gpio_port->ovrt  = 1 << (pin & 0x1F);
80004b92:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004b96:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004b9a:	30 19       	mov	r9,1
80004b9c:	f2 08 09 48 	lsl	r8,r9,r8
80004ba0:	10 99       	mov	r9,r8
80004ba2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004ba6:	f1 49 00 5c 	st.w	r8[92],r9
}
80004baa:	2f ed       	sub	sp,-8
80004bac:	e3 cd 80 80 	ldm	sp++,r7,pc

80004bb0 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80004bb0:	eb cd 40 80 	pushm	r7,lr
80004bb4:	1a 97       	mov	r7,sp
	// Catch unregistered interrupts.
	while (true);
80004bb6:	c0 08       	rjmp	80004bb6 <_unhandled_interrupt+0x6>

80004bb8 <_get_interrupt_handler>:
 *
 * \return Interrupt handler to execute.
 */
__int_handler _get_interrupt_handler(uint32_t int_level);
__int_handler _get_interrupt_handler(uint32_t int_level)
{
80004bb8:	eb cd 40 80 	pushm	r7,lr
80004bbc:	1a 97       	mov	r7,sp
80004bbe:	20 3d       	sub	sp,12
80004bc0:	ef 4c ff f4 	st.w	r7[-12],r12
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80004bc4:	fe 78 00 00 	mov	r8,-65536
80004bc8:	ee f9 ff f4 	ld.w	r9,r7[-12]
80004bcc:	f2 09 11 03 	rsub	r9,r9,3
80004bd0:	28 09       	sub	r9,-128
80004bd2:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80004bd6:	ef 48 ff f8 	st.w	r7[-8],r8
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80004bda:	fe 78 00 00 	mov	r8,-65536
80004bde:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004be2:	2c 09       	sub	r9,-64
80004be4:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80004be8:	ef 48 ff fc 	st.w	r7[-4],r8
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80004bec:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004bf0:	58 08       	cp.w	r8,0
80004bf2:	c1 30       	breq	80004c18 <_get_interrupt_handler+0x60>
		? _int_handler_table[int_grp]._int_line_handler_table[32
80004bf4:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004bf8:	48 b8       	lddpc	r8,80004c24 <_get_interrupt_handler+0x6c>
80004bfa:	a1 79       	lsl	r9,0x1
80004bfc:	2f f9       	sub	r9,-1
80004bfe:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80004c02:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004c06:	f0 08 12 00 	clz	r8,r8
80004c0a:	f0 08 11 1f 	rsub	r8,r8,31
			- clz(int_req) - 1]
80004c0e:	a3 68       	lsl	r8,0x2
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
		? _int_handler_table[int_grp]._int_line_handler_table[32
80004c10:	f2 08 00 08 	add	r8,r9,r8
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80004c14:	70 08       	ld.w	r8,r8[0x0]
80004c16:	c0 28       	rjmp	80004c1a <_get_interrupt_handler+0x62>
80004c18:	30 08       	mov	r8,0
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
80004c1a:	10 9c       	mov	r12,r8
80004c1c:	2f dd       	sub	sp,-12
80004c1e:	e3 cd 80 80 	ldm	sp++,r7,pc
80004c22:	00 00       	add	r0,r0
80004c24:	80 01       	ld.sh	r1,r0[0x0]
80004c26:	1a 60       	and	r0,sp

80004c28 <INTC_init_evba>:
 * \internal
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
80004c28:	eb cd 40 80 	pushm	r7,lr
80004c2c:	1a 97       	mov	r7,sp
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80004c2e:	48 38       	lddpc	r8,80004c38 <INTC_init_evba+0x10>
80004c30:	e3 b8 00 01 	mtsr	0x4,r8
}
80004c34:	e3 cd 80 80 	ldm	sp++,r7,pc
80004c38:	80 01       	ld.sh	r1,r0[0x0]
80004c3a:	18 00       	add	r0,r12

80004c3c <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
80004c3c:	eb cd 40 80 	pushm	r7,lr
80004c40:	1a 97       	mov	r7,sp
80004c42:	20 2d       	sub	sp,8
	uint32_t int_grp, int_req;

	INTC_init_evba();
80004c44:	f0 1f 00 20 	mcall	80004cc4 <INTC_init_interrupts+0x88>

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80004c48:	30 08       	mov	r8,0
80004c4a:	ef 48 ff f8 	st.w	r7[-8],r8
80004c4e:	c3 18       	rjmp	80004cb0 <INTC_init_interrupts+0x74>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80004c50:	30 08       	mov	r8,0
80004c52:	ef 48 ff fc 	st.w	r7[-4],r8
80004c56:	c1 48       	rjmp	80004c7e <INTC_init_interrupts+0x42>
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80004c58:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004c5c:	49 b8       	lddpc	r8,80004cc8 <INTC_init_interrupts+0x8c>
80004c5e:	a1 79       	lsl	r9,0x1
80004c60:	2f f9       	sub	r9,-1
80004c62:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80004c66:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004c6a:	a3 68       	lsl	r8,0x2
80004c6c:	f2 08 00 08 	add	r8,r9,r8
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80004c70:	49 79       	lddpc	r9,80004ccc <INTC_init_interrupts+0x90>
80004c72:	91 09       	st.w	r8[0x0],r9
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80004c74:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004c78:	2f f8       	sub	r8,-1
80004c7a:	ef 48 ff fc 	st.w	r7[-4],r8
	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
80004c7e:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004c82:	49 28       	lddpc	r8,80004cc8 <INTC_init_interrupts+0x8c>
80004c84:	f0 09 03 39 	ld.w	r9,r8[r9<<0x3]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80004c88:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004c8c:	10 39       	cp.w	r9,r8
80004c8e:	fe 9b ff e5 	brhi	80004c58 <INTC_init_interrupts+0x1c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80004c92:	fe 78 00 00 	mov	r8,-65536
80004c96:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004c9a:	48 eb       	lddpc	r11,80004cd0 <INTC_init_interrupts+0x94>
80004c9c:	48 ea       	lddpc	r10,80004cd4 <INTC_init_interrupts+0x98>
80004c9e:	f6 0a 01 0a 	sub	r10,r11,r10
80004ca2:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80004ca6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004caa:	2f f8       	sub	r8,-1
80004cac:	ef 48 ff f8 	st.w	r7[-8],r8
80004cb0:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004cb4:	e0 48 00 2e 	cp.w	r8,46
80004cb8:	fe 98 ff cc 	brls	80004c50 <INTC_init_interrupts+0x14>
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
	}
}
80004cbc:	2f ed       	sub	sp,-8
80004cbe:	e3 cd 80 80 	ldm	sp++,r7,pc
80004cc2:	00 00       	add	r0,r0
80004cc4:	80 00       	ld.sh	r0,r0[0x0]
80004cc6:	4c 28       	lddpc	r8,80004dcc <cpu_irq_is_enabled_flags+0x2>
80004cc8:	80 01       	ld.sh	r1,r0[0x0]
80004cca:	1a 60       	and	r0,sp
80004ccc:	80 00       	ld.sh	r0,r0[0x0]
80004cce:	4b b0       	lddpc	r0,80004db8 <cpu_irq_save+0xc>
80004cd0:	80 01       	ld.sh	r1,r0[0x0]
80004cd2:	19 04       	ld.w	r4,r12++
80004cd4:	80 01       	ld.sh	r1,r0[0x0]
80004cd6:	18 00       	add	r0,r12

80004cd8 <INTC_register_interrupt>:
 *          be effective.
 *
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
80004cd8:	eb cd 40 80 	pushm	r7,lr
80004cdc:	1a 97       	mov	r7,sp
80004cde:	20 4d       	sub	sp,16
80004ce0:	ef 4c ff f8 	st.w	r7[-8],r12
80004ce4:	ef 4b ff f4 	st.w	r7[-12],r11
80004ce8:	ef 4a ff f0 	st.w	r7[-16],r10
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80004cec:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004cf0:	a5 98       	lsr	r8,0x5
80004cf2:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
80004cf6:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004cfa:	4a 78       	lddpc	r8,80004d94 <INTC_register_interrupt+0xbc>
80004cfc:	a1 79       	lsl	r9,0x1
80004cfe:	2f f9       	sub	r9,-1
80004d00:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80004d04:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004d08:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004d0c:	a3 68       	lsl	r8,0x2
80004d0e:	f2 08 00 08 	add	r8,r9,r8
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80004d12:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004d16:	91 09       	st.w	r8[0x0],r9
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
80004d18:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004d1c:	58 08       	cp.w	r8,0
80004d1e:	c0 c1       	brne	80004d36 <INTC_register_interrupt+0x5e>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80004d20:	fe 78 00 00 	mov	r8,-65536
80004d24:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004d28:	49 cb       	lddpc	r11,80004d98 <INTC_register_interrupt+0xc0>
80004d2a:	49 da       	lddpc	r10,80004d9c <INTC_register_interrupt+0xc4>
80004d2c:	f6 0a 01 0a 	sub	r10,r11,r10
80004d30:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80004d34:	c2 d8       	rjmp	80004d8e <INTC_register_interrupt+0xb6>
	} else if (int_level == AVR32_INTC_INT1) {
80004d36:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004d3a:	58 18       	cp.w	r8,1
80004d3c:	c0 d1       	brne	80004d56 <INTC_register_interrupt+0x7e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80004d3e:	fe 78 00 00 	mov	r8,-65536
80004d42:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004d46:	49 7b       	lddpc	r11,80004da0 <INTC_register_interrupt+0xc8>
80004d48:	49 5a       	lddpc	r10,80004d9c <INTC_register_interrupt+0xc4>
80004d4a:	f6 0a 01 0a 	sub	r10,r11,r10
80004d4e:	bf aa       	sbr	r10,0x1e
80004d50:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80004d54:	c1 d8       	rjmp	80004d8e <INTC_register_interrupt+0xb6>
	} else if (int_level == AVR32_INTC_INT2) {
80004d56:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004d5a:	58 28       	cp.w	r8,2
80004d5c:	c0 d1       	brne	80004d76 <INTC_register_interrupt+0x9e>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
80004d5e:	fe 78 00 00 	mov	r8,-65536
80004d62:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004d66:	49 0b       	lddpc	r11,80004da4 <INTC_register_interrupt+0xcc>
80004d68:	48 da       	lddpc	r10,80004d9c <INTC_register_interrupt+0xc4>
80004d6a:	f6 0a 01 0a 	sub	r10,r11,r10
80004d6e:	bf ba       	sbr	r10,0x1f
80004d70:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80004d74:	c0 d8       	rjmp	80004d8e <INTC_register_interrupt+0xb6>
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80004d76:	fe 78 00 00 	mov	r8,-65536
80004d7a:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004d7e:	48 bb       	lddpc	r11,80004da8 <INTC_register_interrupt+0xd0>
80004d80:	48 7a       	lddpc	r10,80004d9c <INTC_register_interrupt+0xc4>
80004d82:	f6 0a 01 0a 	sub	r10,r11,r10
80004d86:	ea 1a c0 00 	orh	r10,0xc000
80004d8a:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
	}
}
80004d8e:	2f cd       	sub	sp,-16
80004d90:	e3 cd 80 80 	ldm	sp++,r7,pc
80004d94:	80 01       	ld.sh	r1,r0[0x0]
80004d96:	1a 60       	and	r0,sp
80004d98:	80 01       	ld.sh	r1,r0[0x0]
80004d9a:	19 04       	ld.w	r4,r12++
80004d9c:	80 01       	ld.sh	r1,r0[0x0]
80004d9e:	18 00       	add	r0,r12
80004da0:	80 01       	ld.sh	r1,r0[0x0]
80004da2:	19 12       	ld.sh	r2,r12++
80004da4:	80 01       	ld.sh	r1,r0[0x0]
80004da6:	19 20       	ld.uh	r0,r12++
80004da8:	80 01       	ld.sh	r1,r0[0x0]
80004daa:	19 2e       	ld.uh	lr,r12++

80004dac <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80004dac:	eb cd 40 80 	pushm	r7,lr
80004db0:	1a 97       	mov	r7,sp
80004db2:	20 1d       	sub	sp,4
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80004db4:	e1 b8 00 00 	mfsr	r8,0x0
80004db8:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80004dbc:	d3 03       	ssrf	0x10

	return flags;
80004dbe:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80004dc2:	10 9c       	mov	r12,r8
80004dc4:	2f fd       	sub	sp,-4
80004dc6:	e3 cd 80 80 	ldm	sp++,r7,pc

80004dca <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80004dca:	eb cd 40 80 	pushm	r7,lr
80004dce:	1a 97       	mov	r7,sp
80004dd0:	20 1d       	sub	sp,4
80004dd2:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80004dd6:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004dda:	e6 18 00 01 	andh	r8,0x1,COH
80004dde:	5f 08       	sreq	r8
80004de0:	5c 58       	castu.b	r8
}
80004de2:	10 9c       	mov	r12,r8
80004de4:	2f fd       	sub	sp,-4
80004de6:	e3 cd 80 80 	ldm	sp++,r7,pc
80004dea:	d7 03       	nop

80004dec <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80004dec:	eb cd 40 80 	pushm	r7,lr
80004df0:	1a 97       	mov	r7,sp
80004df2:	20 1d       	sub	sp,4
80004df4:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80004df8:	ee fc ff fc 	ld.w	r12,r7[-4]
80004dfc:	f0 1f 00 05 	mcall	80004e10 <cpu_irq_restore+0x24>
80004e00:	18 98       	mov	r8,r12
80004e02:	58 08       	cp.w	r8,0
80004e04:	c0 20       	breq	80004e08 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80004e06:	d5 03       	csrf	0x10
   }

	barrier();
}
80004e08:	2f fd       	sub	sp,-4
80004e0a:	e3 cd 80 80 	ldm	sp++,r7,pc
80004e0e:	00 00       	add	r0,r0
80004e10:	80 00       	ld.sh	r0,r0[0x0]
80004e12:	4d ca       	lddpc	r10,80004f80 <twim_set_speed+0x28>

80004e14 <twim_master_interrupt_handler>:
/**
 * \internal
 * \brief TWI interrupt handler.
 */
ISR(twim_master_interrupt_handler,CONF_TWIM_IRQ_GROUP,CONF_TWIM_IRQ_LEVEL)
{
80004e14:	eb cd 40 80 	pushm	r7,lr
80004e18:	1a 97       	mov	r7,sp
80004e1a:	20 1d       	sub	sp,4
	// get masked status register value
	uint32_t status = twim_inst->sr & twim_it_mask;
80004e1c:	4c 68       	lddpc	r8,80004f34 <twim_master_interrupt_handler+0x120>
80004e1e:	70 08       	ld.w	r8,r8[0x0]
80004e20:	70 79       	ld.w	r9,r8[0x1c]
80004e22:	4c 68       	lddpc	r8,80004f38 <twim_master_interrupt_handler+0x124>
80004e24:	70 08       	ld.w	r8,r8[0x0]
80004e26:	f3 e8 00 08 	and	r8,r9,r8
80004e2a:	ef 48 ff fc 	st.w	r7[-4],r8
	// this is a NACK
	if (status & AVR32_TWIM_SR_STD_MASK) {
80004e2e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004e32:	e2 18 07 00 	andl	r8,0x700,COH
80004e36:	c1 e0       	breq	80004e72 <twim_master_interrupt_handler+0x5e>
		//if we get a nak, clear the valid bit in cmdr,
		//otherwise the command will be resent.
		transfer_status =(status & AVR32_TWIM_IER_NAK_MASK) ?
80004e38:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004e3c:	e2 18 03 00 	andl	r8,0x300,COH
80004e40:	c0 30       	breq	80004e46 <twim_master_interrupt_handler+0x32>
80004e42:	3f c8       	mov	r8,-4
80004e44:	c0 28       	rjmp	80004e48 <twim_master_interrupt_handler+0x34>
80004e46:	3f e8       	mov	r8,-2
80004e48:	4b d9       	lddpc	r9,80004f3c <twim_master_interrupt_handler+0x128>
80004e4a:	93 08       	st.w	r9[0x0],r8
							TWI_RECEIVE_NACK : TWI_ARBITRATION_LOST;
		twim_inst->CMDR.valid = 0;
80004e4c:	4b a8       	lddpc	r8,80004f34 <twim_master_interrupt_handler+0x120>
80004e4e:	70 09       	ld.w	r9,r8[0x0]
80004e50:	72 38       	ld.w	r8,r9[0xc]
80004e52:	30 0a       	mov	r10,0
80004e54:	f1 da d1 e1 	bfins	r8,r10,0xf,0x1
80004e58:	93 38       	st.w	r9[0xc],r8
		twim_inst->scr = ~0UL;
80004e5a:	4b 78       	lddpc	r8,80004f34 <twim_master_interrupt_handler+0x120>
80004e5c:	70 08       	ld.w	r8,r8[0x0]
80004e5e:	3f f9       	mov	r9,-1
80004e60:	91 b9       	st.w	r8[0x2c],r9
		twim_inst->idr = ~0UL;
80004e62:	4b 58       	lddpc	r8,80004f34 <twim_master_interrupt_handler+0x120>
80004e64:	70 08       	ld.w	r8,r8[0x0]
80004e66:	3f f9       	mov	r9,-1
80004e68:	91 99       	st.w	r8[0x24],r9
		twim_next = false;
80004e6a:	4b 69       	lddpc	r9,80004f40 <twim_master_interrupt_handler+0x12c>
80004e6c:	30 08       	mov	r8,0
80004e6e:	b2 88       	st.b	r9[0x0],r8
80004e70:	c5 e8       	rjmp	80004f2c <twim_master_interrupt_handler+0x118>
	}
	// this is a RXRDY
	else if (status & AVR32_TWIM_SR_RXRDY_MASK) {
80004e72:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004e76:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004e7a:	5c 58       	castu.b	r8
80004e7c:	c2 00       	breq	80004ebc <twim_master_interrupt_handler+0xa8>
		// get data from Receive Holding Register
		*twim_rx_data = twim_inst->rhr;
80004e7e:	4b 28       	lddpc	r8,80004f44 <twim_master_interrupt_handler+0x130>
80004e80:	70 09       	ld.w	r9,r8[0x0]
80004e82:	4a d8       	lddpc	r8,80004f34 <twim_master_interrupt_handler+0x120>
80004e84:	70 08       	ld.w	r8,r8[0x0]
80004e86:	70 58       	ld.w	r8,r8[0x14]
80004e88:	5c 58       	castu.b	r8
80004e8a:	b2 88       	st.b	r9[0x0],r8
		twim_rx_data++;
80004e8c:	4a e8       	lddpc	r8,80004f44 <twim_master_interrupt_handler+0x130>
80004e8e:	70 08       	ld.w	r8,r8[0x0]
80004e90:	f0 c9 ff ff 	sub	r9,r8,-1
80004e94:	4a c8       	lddpc	r8,80004f44 <twim_master_interrupt_handler+0x130>
80004e96:	91 09       	st.w	r8[0x0],r9
		// decrease received bytes number
		twim_rx_nb_bytes--;
80004e98:	4a c8       	lddpc	r8,80004f48 <twim_master_interrupt_handler+0x134>
80004e9a:	70 08       	ld.w	r8,r8[0x0]
80004e9c:	f0 c9 00 01 	sub	r9,r8,1
80004ea0:	4a a8       	lddpc	r8,80004f48 <twim_master_interrupt_handler+0x134>
80004ea2:	91 09       	st.w	r8[0x0],r9
		// receive complete
		if (twim_rx_nb_bytes == 0) {
80004ea4:	4a 98       	lddpc	r8,80004f48 <twim_master_interrupt_handler+0x134>
80004ea6:	70 08       	ld.w	r8,r8[0x0]
80004ea8:	58 08       	cp.w	r8,0
80004eaa:	c4 11       	brne	80004f2c <twim_master_interrupt_handler+0x118>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_RXRDY_MASK;
80004eac:	4a 28       	lddpc	r8,80004f34 <twim_master_interrupt_handler+0x120>
80004eae:	70 08       	ld.w	r8,r8[0x0]
80004eb0:	30 19       	mov	r9,1
80004eb2:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
80004eb4:	4a 39       	lddpc	r9,80004f40 <twim_master_interrupt_handler+0x12c>
80004eb6:	30 08       	mov	r8,0
80004eb8:	b2 88       	st.b	r9[0x0],r8
80004eba:	c3 98       	rjmp	80004f2c <twim_master_interrupt_handler+0x118>
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWIM_SR_TXRDY_MASK) {
80004ebc:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004ec0:	e2 18 00 02 	andl	r8,0x2,COH
80004ec4:	c3 40       	breq	80004f2c <twim_master_interrupt_handler+0x118>
		// no more bytes to transmit
		if (twim_tx_nb_bytes == 0) {
80004ec6:	4a 28       	lddpc	r8,80004f4c <twim_master_interrupt_handler+0x138>
80004ec8:	70 08       	ld.w	r8,r8[0x0]
80004eca:	58 08       	cp.w	r8,0
80004ecc:	c0 91       	brne	80004ede <twim_master_interrupt_handler+0xca>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_TXRDY_MASK;
80004ece:	49 a8       	lddpc	r8,80004f34 <twim_master_interrupt_handler+0x120>
80004ed0:	70 08       	ld.w	r8,r8[0x0]
80004ed2:	30 29       	mov	r9,2
80004ed4:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
80004ed6:	49 b9       	lddpc	r9,80004f40 <twim_master_interrupt_handler+0x12c>
80004ed8:	30 08       	mov	r8,0
80004eda:	b2 88       	st.b	r9[0x0],r8
80004edc:	c2 88       	rjmp	80004f2c <twim_master_interrupt_handler+0x118>
		} else {
			// put the byte in the Transmit Holding Register
			twim_inst->thr = *twim_tx_data++;
80004ede:	49 68       	lddpc	r8,80004f34 <twim_master_interrupt_handler+0x120>
80004ee0:	70 0a       	ld.w	r10,r8[0x0]
80004ee2:	49 c8       	lddpc	r8,80004f50 <twim_master_interrupt_handler+0x13c>
80004ee4:	70 08       	ld.w	r8,r8[0x0]
80004ee6:	11 89       	ld.ub	r9,r8[0x0]
80004ee8:	5c 59       	castu.b	r9
80004eea:	95 69       	st.w	r10[0x18],r9
80004eec:	f0 c9 ff ff 	sub	r9,r8,-1
80004ef0:	49 88       	lddpc	r8,80004f50 <twim_master_interrupt_handler+0x13c>
80004ef2:	91 09       	st.w	r8[0x0],r9
			// decrease transmitted bytes number
			twim_tx_nb_bytes--;
80004ef4:	49 68       	lddpc	r8,80004f4c <twim_master_interrupt_handler+0x138>
80004ef6:	70 08       	ld.w	r8,r8[0x0]
80004ef8:	f0 c9 00 01 	sub	r9,r8,1
80004efc:	49 48       	lddpc	r8,80004f4c <twim_master_interrupt_handler+0x138>
80004efe:	91 09       	st.w	r8[0x0],r9
			if (twim_tx_nb_bytes == 0) {
80004f00:	49 38       	lddpc	r8,80004f4c <twim_master_interrupt_handler+0x138>
80004f02:	70 08       	ld.w	r8,r8[0x0]
80004f04:	58 08       	cp.w	r8,0
80004f06:	c1 31       	brne	80004f2c <twim_master_interrupt_handler+0x118>
				// Check for next transfer
				if(twim_next) {
80004f08:	48 e8       	lddpc	r8,80004f40 <twim_master_interrupt_handler+0x12c>
80004f0a:	11 88       	ld.ub	r8,r8[0x0]
80004f0c:	5c 58       	castu.b	r8
80004f0e:	c0 f0       	breq	80004f2c <twim_master_interrupt_handler+0x118>
					twim_next = false;
80004f10:	48 c9       	lddpc	r9,80004f40 <twim_master_interrupt_handler+0x12c>
80004f12:	30 08       	mov	r8,0
80004f14:	b2 88       	st.b	r9[0x0],r8
					twim_tx_nb_bytes = twim_package->length;
80004f16:	49 08       	lddpc	r8,80004f54 <twim_master_interrupt_handler+0x140>
80004f18:	70 08       	ld.w	r8,r8[0x0]
80004f1a:	70 39       	ld.w	r9,r8[0xc]
80004f1c:	48 c8       	lddpc	r8,80004f4c <twim_master_interrupt_handler+0x138>
80004f1e:	91 09       	st.w	r8[0x0],r9
					twim_tx_data = twim_package->buffer;
80004f20:	48 d8       	lddpc	r8,80004f54 <twim_master_interrupt_handler+0x140>
80004f22:	70 08       	ld.w	r8,r8[0x0]
80004f24:	70 28       	ld.w	r8,r8[0x8]
80004f26:	10 99       	mov	r9,r8
80004f28:	48 a8       	lddpc	r8,80004f50 <twim_master_interrupt_handler+0x13c>
80004f2a:	91 09       	st.w	r8[0x0],r9
				}
			}
		}
	}
	return;
}
80004f2c:	2f fd       	sub	sp,-4
80004f2e:	e3 cd 40 80 	ldm	sp++,r7,lr
80004f32:	d6 03       	rete
80004f34:	00 00       	add	r0,r0
80004f36:	07 90       	ld.ub	r0,r3[0x1]
80004f38:	00 00       	add	r0,r0
80004f3a:	07 a8       	ld.ub	r8,r3[0x2]
80004f3c:	00 00       	add	r0,r0
80004f3e:	07 9c       	ld.ub	r12,r3[0x1]
80004f40:	00 00       	add	r0,r0
80004f42:	07 b0       	ld.ub	r0,r3[0x3]
80004f44:	00 00       	add	r0,r0
80004f46:	07 98       	ld.ub	r8,r3[0x1]
80004f48:	00 00       	add	r0,r0
80004f4a:	07 a4       	ld.ub	r4,r3[0x2]
80004f4c:	00 00       	add	r0,r0
80004f4e:	07 a0       	ld.ub	r0,r3[0x2]
80004f50:	00 00       	add	r0,r0
80004f52:	07 94       	ld.ub	r4,r3[0x1]
80004f54:	00 00       	add	r0,r0
80004f56:	07 ac       	ld.ub	r12,r3[0x2]

80004f58 <twim_set_speed>:
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 */
status_code_t twim_set_speed (volatile avr32_twim_t *twim, uint32_t speed,
		uint32_t pba_hz)
{
80004f58:	eb cd 40 80 	pushm	r7,lr
80004f5c:	1a 97       	mov	r7,sp
80004f5e:	20 5d       	sub	sp,20
80004f60:	ef 4c ff f4 	st.w	r7[-12],r12
80004f64:	ef 4b ff f0 	st.w	r7[-16],r11
80004f68:	ef 4a ff ec 	st.w	r7[-20],r10
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
80004f6c:	30 08       	mov	r8,0
80004f6e:	ef 68 ff ff 	st.b	r7[-1],r8
	f_prescaled = (pba_hz / speed / 2);
80004f72:	ee f8 ff ec 	ld.w	r8,r7[-20]
80004f76:	ee f9 ff f0 	ld.w	r9,r7[-16]
80004f7a:	f0 09 0d 08 	divu	r8,r8,r9
80004f7e:	a1 98       	lsr	r8,0x1
80004f80:	ef 48 ff f8 	st.w	r7[-8],r8
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
80004f84:	c0 b8       	rjmp	80004f9a <twim_set_speed+0x42>
		// increase clock divider
		cwgr_exp++;
80004f86:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80004f8a:	2f f8       	sub	r8,-1
80004f8c:	ef 68 ff ff 	st.b	r7[-1],r8
		// divide f_prescaled value
		f_prescaled /= 2;
80004f90:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004f94:	a1 98       	lsr	r8,0x1
80004f96:	ef 48 ff f8 	st.w	r7[-8],r8
{
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
80004f9a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004f9e:	e0 48 00 ff 	cp.w	r8,255
80004fa2:	e0 88 00 09 	brls	80004fb4 <twim_set_speed+0x5c>
80004fa6:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80004faa:	30 78       	mov	r8,7
80004fac:	f0 09 18 00 	cp.b	r9,r8
80004fb0:	fe 98 ff eb 	brls	80004f86 <twim_set_speed+0x2e>
		// increase clock divider
		cwgr_exp++;
		// divide f_prescaled value
		f_prescaled /= 2;
	}
	if (cwgr_exp > 0x7) {
80004fb4:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80004fb8:	30 78       	mov	r8,7
80004fba:	f0 09 18 00 	cp.b	r9,r8
80004fbe:	e0 88 00 04 	brls	80004fc6 <twim_set_speed+0x6e>
		return ERR_INVALID_ARG;
80004fc2:	3f 88       	mov	r8,-8
80004fc4:	c1 a8       	rjmp	80004ff8 <twim_set_speed+0xa0>
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
80004fc6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004fca:	f0 09 16 01 	lsr	r9,r8,0x1
			| ((f_prescaled - f_prescaled/2) << AVR32_TWIM_CWGR_HIGH_OFFSET)
80004fce:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004fd2:	a1 98       	lsr	r8,0x1
80004fd4:	ee fa ff f8 	ld.w	r10,r7[-8]
80004fd8:	f4 08 01 08 	sub	r8,r10,r8
80004fdc:	a9 68       	lsl	r8,0x8
			| (cwgr_exp << AVR32_TWIM_CWGR_EXP_OFFSET)
80004fde:	10 49       	or	r9,r8
80004fe0:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80004fe4:	bd 68       	lsl	r8,0x1c
			| (0     << AVR32_TWIM_CWGR_DATA_OFFSET)
			| (f_prescaled << AVR32_TWIM_CWGR_STASTO_OFFSET);
80004fe6:	10 49       	or	r9,r8
80004fe8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004fec:	b1 68       	lsl	r8,0x10
	}
	if (cwgr_exp > 0x7) {
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
80004fee:	10 49       	or	r9,r8
80004ff0:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004ff4:	91 19       	st.w	r8[0x4],r9
			| ((f_prescaled - f_prescaled/2) << AVR32_TWIM_CWGR_HIGH_OFFSET)
			| (cwgr_exp << AVR32_TWIM_CWGR_EXP_OFFSET)
			| (0     << AVR32_TWIM_CWGR_DATA_OFFSET)
			| (f_prescaled << AVR32_TWIM_CWGR_STASTO_OFFSET);
	return STATUS_OK;
80004ff6:	30 08       	mov	r8,0
}
80004ff8:	10 9c       	mov	r12,r8
80004ffa:	2f bd       	sub	sp,-20
80004ffc:	e3 cd 80 80 	ldm	sp++,r7,pc

80005000 <twim_master_init>:
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 * \retval ERR_IO_ERROR     NACK is received or Bus Arbitration lost
 */
status_code_t twim_master_init (volatile avr32_twim_t *twim,
		const twim_options_t *opt)
{
80005000:	eb cd 40 80 	pushm	r7,lr
80005004:	1a 97       	mov	r7,sp
80005006:	20 4d       	sub	sp,16
80005008:	ef 4c ff f4 	st.w	r7[-12],r12
8000500c:	ef 4b ff f0 	st.w	r7[-16],r11
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80005010:	e1 b8 00 00 	mfsr	r8,0x0
80005014:	10 9c       	mov	r12,r8
80005016:	f0 1f 00 37 	mcall	800050f0 <twim_master_init+0xf0>
8000501a:	18 98       	mov	r8,r12
8000501c:	ef 68 ff fb 	st.b	r7[-5],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80005020:	4b 58       	lddpc	r8,800050f4 <twim_master_init+0xf4>
80005022:	30 09       	mov	r9,0
80005024:	91 09       	st.w	r8[0x0],r9
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
80005026:	ef 39 ff fb 	ld.ub	r9,r7[-5]
8000502a:	30 08       	mov	r8,0
8000502c:	f0 09 18 00 	cp.b	r9,r8
80005030:	c0 20       	breq	80005034 <twim_master_init+0x34>
		cpu_irq_disable ();
80005032:	d3 03       	ssrf	0x10
	}
	twim->idr = ~0UL;
80005034:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005038:	3f f9       	mov	r9,-1
8000503a:	91 99       	st.w	r8[0x24],r9
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
8000503c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005040:	30 19       	mov	r9,1
80005042:	91 09       	st.w	r8[0x0],r9
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80005044:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005048:	e0 69 00 80 	mov	r9,128
8000504c:	91 09       	st.w	r8[0x0],r9
	if (global_interrupt_enabled) {
8000504e:	ef 39 ff fb 	ld.ub	r9,r7[-5]
80005052:	30 08       	mov	r8,0
80005054:	f0 09 18 00 	cp.b	r9,r8
80005058:	c0 20       	breq	8000505c <twim_master_init+0x5c>
		cpu_irq_enable ();
8000505a:	d5 03       	csrf	0x10
	}
	// Clear SR
	twim->scr = ~0UL;
8000505c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005060:	3f f9       	mov	r9,-1
80005062:	91 b9       	st.w	r8[0x2c],r9

	// register Register twim_master_interrupt_handler interrupt on level CONF_TWIM_IRQ_LEVEL
	irqflags_t flags = cpu_irq_save();
80005064:	f0 1f 00 25 	mcall	800050f8 <twim_master_init+0xf8>
80005068:	18 98       	mov	r8,r12
8000506a:	ef 48 ff fc 	st.w	r7[-4],r8
	irq_register_handler(twim_master_interrupt_handler,
8000506e:	30 1a       	mov	r10,1
80005070:	e0 6b 03 20 	mov	r11,800
80005074:	4a 2c       	lddpc	r12,800050fc <twim_master_init+0xfc>
80005076:	f0 1f 00 23 	mcall	80005100 <twim_master_init+0x100>
			CONF_TWIM_IRQ_LINE, CONF_TWIM_IRQ_LEVEL);
	cpu_irq_restore(flags);
8000507a:	ee fc ff fc 	ld.w	r12,r7[-4]
8000507e:	f0 1f 00 22 	mcall	80005104 <twim_master_init+0x104>

	if (opt->smbus) {
80005082:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005086:	f1 38 00 0c 	ld.ub	r8,r8[12]
8000508a:	58 08       	cp.w	r8,0
8000508c:	c0 90       	breq	8000509e <twim_master_init+0x9e>
		// Enable SMBUS Transfer
		twim->cr = AVR32_TWIM_CR_SMEN_MASK;
8000508e:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005092:	31 09       	mov	r9,16
80005094:	91 09       	st.w	r8[0x0],r9
		twim->smbtr = (uint32_t) -1;
80005096:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000509a:	3f f9       	mov	r9,-1
8000509c:	91 29       	st.w	r8[0x8],r9
	}
	// Select the speed
	if (twim_set_speed (twim, opt->speed, opt->pba_hz) ==
8000509e:	ee f8 ff f0 	ld.w	r8,r7[-16]
800050a2:	70 09       	ld.w	r9,r8[0x0]
800050a4:	ee f8 ff f0 	ld.w	r8,r7[-16]
800050a8:	70 18       	ld.w	r8,r8[0x4]
800050aa:	12 9a       	mov	r10,r9
800050ac:	10 9b       	mov	r11,r8
800050ae:	ee fc ff f4 	ld.w	r12,r7[-12]
800050b2:	f0 1f 00 16 	mcall	80005108 <twim_master_init+0x108>
800050b6:	18 98       	mov	r8,r12
800050b8:	5b 88       	cp.w	r8,-8
800050ba:	c0 31       	brne	800050c0 <twim_master_init+0xc0>
			ERR_INVALID_ARG) {
		return ERR_INVALID_ARG;
800050bc:	3f 88       	mov	r8,-8
800050be:	c1 48       	rjmp	800050e6 <twim_master_init+0xe6>
	}
	// Probe the component
	twim_probe (twim, opt->chip);
800050c0:	ee f8 ff f0 	ld.w	r8,r7[-16]
800050c4:	70 28       	ld.w	r8,r8[0x8]
800050c6:	10 9b       	mov	r11,r8
800050c8:	ee fc ff f4 	ld.w	r12,r7[-12]
800050cc:	f0 1f 00 10 	mcall	8000510c <twim_master_init+0x10c>
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800050d0:	48 98       	lddpc	r8,800050f4 <twim_master_init+0xf4>
800050d2:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800050d4:	5b c8       	cp.w	r8,-4
800050d6:	c0 50       	breq	800050e0 <twim_master_init+0xe0>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800050d8:	48 78       	lddpc	r8,800050f4 <twim_master_init+0xf4>
800050da:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800050dc:	5b e8       	cp.w	r8,-2
800050de:	c0 31       	brne	800050e4 <twim_master_init+0xe4>
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
800050e0:	3f f8       	mov	r8,-1
800050e2:	c0 28       	rjmp	800050e6 <twim_master_init+0xe6>
	}
	return STATUS_OK;
800050e4:	30 08       	mov	r8,0
}
800050e6:	10 9c       	mov	r12,r8
800050e8:	2f cd       	sub	sp,-16
800050ea:	e3 cd 80 80 	ldm	sp++,r7,pc
800050ee:	00 00       	add	r0,r0
800050f0:	80 00       	ld.sh	r0,r0[0x0]
800050f2:	4d ca       	lddpc	r10,80005260 <twim_read_packet+0xd4>
800050f4:	00 00       	add	r0,r0
800050f6:	07 9c       	ld.ub	r12,r3[0x1]
800050f8:	80 00       	ld.sh	r0,r0[0x0]
800050fa:	4d ac       	lddpc	r12,80005260 <twim_read_packet+0xd4>
800050fc:	80 00       	ld.sh	r0,r0[0x0]
800050fe:	4e 14       	lddpc	r4,80005280 <twim_read_packet+0xf4>
80005100:	80 00       	ld.sh	r0,r0[0x0]
80005102:	4c d8       	lddpc	r8,80005234 <twim_read_packet+0xa8>
80005104:	80 00       	ld.sh	r0,r0[0x0]
80005106:	4d ec       	lddpc	r12,8000527c <twim_read_packet+0xf0>
80005108:	80 00       	ld.sh	r0,r0[0x0]
8000510a:	4f 58       	lddpc	r8,800052dc <twim_read_packet+0x150>
8000510c:	80 00       	ld.sh	r0,r0[0x0]
8000510e:	51 54       	stdsp	sp[0x54],r4

80005110 <twim_disable_interrupt>:
 * \brief Disable the TWI interrupts and clear its status register
 *
 * \param twim         Base address of the TWIM (i.e. &AVR32_TWI).
 */
void twim_disable_interrupt (volatile avr32_twim_t *twim)
{
80005110:	eb cd 40 80 	pushm	r7,lr
80005114:	1a 97       	mov	r7,sp
80005116:	20 2d       	sub	sp,8
80005118:	ef 4c ff f8 	st.w	r7[-8],r12
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
8000511c:	e1 b8 00 00 	mfsr	r8,0x0
80005120:	10 9c       	mov	r12,r8
80005122:	f0 1f 00 0c 	mcall	80005150 <twim_disable_interrupt+0x40>
80005126:	18 98       	mov	r8,r12
80005128:	ef 68 ff ff 	st.b	r7[-1],r8
	if (global_interrupt_enabled) {
8000512c:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80005130:	30 08       	mov	r8,0
80005132:	f0 09 18 00 	cp.b	r9,r8
80005136:	c0 20       	breq	8000513a <twim_disable_interrupt+0x2a>
		cpu_irq_disable ();
80005138:	d3 03       	ssrf	0x10
	}
	// Clear the interrupt flags
	twim->idr = ~0UL;
8000513a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000513e:	3f f9       	mov	r9,-1
80005140:	91 99       	st.w	r8[0x24],r9
	// Clear the status flags
	twim->scr = ~0UL;
80005142:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005146:	3f f9       	mov	r9,-1
80005148:	91 b9       	st.w	r8[0x2c],r9
}
8000514a:	2f ed       	sub	sp,-8
8000514c:	e3 cd 80 80 	ldm	sp++,r7,pc
80005150:	80 00       	ld.sh	r0,r0[0x0]
80005152:	4d ca       	lddpc	r10,800052c0 <twim_read_packet+0x134>

80005154 <twim_probe>:
 * \param chip_addr       Address of the chip which is searched for
 * \retval STATUS_OK      Slave Found
 * \retval ERR_IO_ERROR   ANAK received or Bus Arbitration lost
 */
status_code_t twim_probe (volatile avr32_twim_t *twim, uint32_t chip_addr)
{
80005154:	eb cd 40 80 	pushm	r7,lr
80005158:	1a 97       	mov	r7,sp
8000515a:	20 3d       	sub	sp,12
8000515c:	ef 4c ff f8 	st.w	r7[-8],r12
80005160:	ef 4b ff f4 	st.w	r7[-12],r11
	uint8_t data[1] = { 0 };
80005164:	30 08       	mov	r8,0
80005166:	ef 68 ff fc 	st.b	r7[-4],r8
	return (twim_write (twim,data,0,chip_addr,0));
8000516a:	ee cb 00 04 	sub	r11,r7,4
8000516e:	30 08       	mov	r8,0
80005170:	ee f9 ff f4 	ld.w	r9,r7[-12]
80005174:	30 0a       	mov	r10,0
80005176:	ee fc ff f8 	ld.w	r12,r7[-8]
8000517a:	f0 1f 00 04 	mcall	80005188 <twim_probe+0x34>
8000517e:	18 98       	mov	r8,r12
}
80005180:	10 9c       	mov	r12,r8
80005182:	2f dd       	sub	sp,-12
80005184:	e3 cd 80 80 	ldm	sp++,r7,pc
80005188:	80 00       	ld.sh	r0,r0[0x0]
8000518a:	54 44       	stdsp	sp[0x110],r4

8000518c <twim_read_packet>:
 * \retval STATUS_OK      If all bytes were read successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_read_packet (volatile avr32_twim_t *twim,
		const twim_package_t *package)
{
8000518c:	eb cd 40 80 	pushm	r7,lr
80005190:	1a 97       	mov	r7,sp
80005192:	20 2d       	sub	sp,8
80005194:	ef 4c ff fc 	st.w	r7[-4],r12
80005198:	ef 4b ff f8 	st.w	r7[-8],r11
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
8000519c:	ee f8 ff fc 	ld.w	r8,r7[-4]
800051a0:	30 29       	mov	r9,2
800051a2:	91 09       	st.w	r8[0x0],r9
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
800051a4:	4c f8       	lddpc	r8,800052e0 <twim_read_packet+0x154>
800051a6:	ee f9 ff fc 	ld.w	r9,r7[-4]
800051aa:	91 09       	st.w	r8[0x0],r9
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
800051ac:	4c d8       	lddpc	r8,800052e0 <twim_read_packet+0x154>
800051ae:	70 08       	ld.w	r8,r8[0x0]
800051b0:	10 9c       	mov	r12,r8
800051b2:	f0 1f 00 4d 	mcall	800052e4 <twim_read_packet+0x158>
	// get a pointer to applicative data
	twim_rx_data = package->buffer;
800051b6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800051ba:	70 28       	ld.w	r8,r8[0x8]
800051bc:	10 99       	mov	r9,r8
800051be:	4c b8       	lddpc	r8,800052e8 <twim_read_packet+0x15c>
800051c0:	91 09       	st.w	r8[0x0],r9
	// get a copy of nb bytes to read
	twim_rx_nb_bytes = package->length;
800051c2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800051c6:	70 39       	ld.w	r9,r8[0xc]
800051c8:	4c 98       	lddpc	r8,800052ec <twim_read_packet+0x160>
800051ca:	91 09       	st.w	r8[0x0],r9
	// Set next write transfer to false
	twim_next = false;
800051cc:	4c 99       	lddpc	r9,800052f0 <twim_read_packet+0x164>
800051ce:	30 08       	mov	r8,0
800051d0:	b2 88       	st.b	r9[0x0],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
800051d2:	4c 98       	lddpc	r8,800052f4 <twim_read_packet+0x168>
800051d4:	30 09       	mov	r9,0
800051d6:	91 09       	st.w	r8[0x0],r9
	//check if internal address access is performed
	if (package->addr_length) {
800051d8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800051dc:	11 f8       	ld.ub	r8,r8[0x7]
800051de:	58 08       	cp.w	r8,0
800051e0:	c3 f0       	breq	8000525e <twim_read_packet+0xd2>
		// Reset the TWIM module to clear the THR register
		twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
800051e2:	4c 08       	lddpc	r8,800052e0 <twim_read_packet+0x154>
800051e4:	70 08       	ld.w	r8,r8[0x0]
800051e6:	30 19       	mov	r9,1
800051e8:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_SWRST_MASK;
800051ea:	4b e8       	lddpc	r8,800052e0 <twim_read_packet+0x154>
800051ec:	70 08       	ld.w	r8,r8[0x0]
800051ee:	e0 69 00 80 	mov	r9,128
800051f2:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_MDIS_MASK;
800051f4:	4b b8       	lddpc	r8,800052e0 <twim_read_packet+0x154>
800051f6:	70 08       	ld.w	r8,r8[0x0]
800051f8:	30 29       	mov	r9,2
800051fa:	91 09       	st.w	r8[0x0],r9
		// selection of first valid byte of the address
		twim_tx_data = package->addr;
800051fc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005200:	2f c8       	sub	r8,-4
80005202:	10 99       	mov	r9,r8
80005204:	4b d8       	lddpc	r8,800052f8 <twim_read_packet+0x16c>
80005206:	91 09       	st.w	r8[0x0],r9
		// set the number of bytes to transmit
		twim_tx_nb_bytes = package->addr_length;
80005208:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000520c:	11 f8       	ld.ub	r8,r8[0x7]
8000520e:	10 99       	mov	r9,r8
80005210:	4b b8       	lddpc	r8,800052fc <twim_read_packet+0x170>
80005212:	91 09       	st.w	r8[0x0],r9
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
80005214:	4b b8       	lddpc	r8,80005300 <twim_read_packet+0x174>
80005216:	e0 69 07 03 	mov	r9,1795
8000521a:	91 09       	st.w	r8[0x0],r9
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
8000521c:	4b 18       	lddpc	r8,800052e0 <twim_read_packet+0x154>
8000521e:	70 08       	ld.w	r8,r8[0x0]
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
80005220:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005224:	72 09       	ld.w	r9,r9[0x0]
		twim_tx_nb_bytes = package->addr_length;
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80005226:	f2 0a 15 01 	lsl	r10,r9,0x1
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
8000522a:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000522e:	13 f9       	ld.ub	r9,r9[0x7]
80005230:	b1 69       	lsl	r9,0x10
				| (AVR32_TWIM_CMDR_VALID_MASK)
80005232:	f5 e9 10 09 	or	r9,r10,r9
		twim_tx_nb_bytes = package->addr_length;
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80005236:	e8 19 a0 00 	orl	r9,0xa000
8000523a:	91 39       	st.w	r8[0xc],r9
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
8000523c:	4a 98       	lddpc	r8,800052e0 <twim_read_packet+0x154>
8000523e:	70 08       	ld.w	r8,r8[0x0]
80005240:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005244:	72 09       	ld.w	r9,r9[0x0]
80005246:	f2 0a 15 01 	lsl	r10,r9,0x1
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
8000524a:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000524e:	72 39       	ld.w	r9,r9[0xc]
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
80005250:	b1 69       	lsl	r9,0x10
				| (AVR32_TWIM_CMDR_VALID_MASK)
80005252:	f5 e9 10 09 	or	r9,r10,r9
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
80005256:	e8 19 e0 01 	orl	r9,0xe001
8000525a:	91 49       	st.w	r8[0x10],r9
8000525c:	c1 88       	rjmp	8000528c <twim_read_packet+0x100>
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	} else {
		twim_tx_nb_bytes = 0;
8000525e:	4a 88       	lddpc	r8,800052fc <twim_read_packet+0x170>
80005260:	30 09       	mov	r9,0
80005262:	91 09       	st.w	r8[0x0],r9
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
80005264:	4a 78       	lddpc	r8,80005300 <twim_read_packet+0x174>
80005266:	e0 69 07 01 	mov	r9,1793
8000526a:	91 09       	st.w	r8[0x0],r9
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
8000526c:	49 d8       	lddpc	r8,800052e0 <twim_read_packet+0x154>
8000526e:	70 08       	ld.w	r8,r8[0x0]
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
80005270:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005274:	72 09       	ld.w	r9,r9[0x0]
	} else {
		twim_tx_nb_bytes = 0;
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80005276:	f2 0a 15 01 	lsl	r10,r9,0x1
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
8000527a:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000527e:	72 39       	ld.w	r9,r9[0xc]
		twim_tx_nb_bytes = 0;
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
80005280:	b1 69       	lsl	r9,0x10
				| (AVR32_TWIM_CMDR_VALID_MASK)
80005282:	f5 e9 10 09 	or	r9,r10,r9
	} else {
		twim_tx_nb_bytes = 0;
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80005286:	e8 19 e0 01 	orl	r9,0xe001
8000528a:	91 39       	st.w	r8[0xc],r9
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	}
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
8000528c:	49 58       	lddpc	r8,800052e0 <twim_read_packet+0x154>
8000528e:	70 08       	ld.w	r8,r8[0x0]
80005290:	49 c9       	lddpc	r9,80005300 <twim_read_packet+0x174>
80005292:	72 09       	ld.w	r9,r9[0x0]
80005294:	91 89       	st.w	r8[0x20],r9
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80005296:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000529a:	30 19       	mov	r9,1
8000529c:	91 09       	st.w	r8[0x0],r9
	// Enable all interrupts
	cpu_irq_enable ();
8000529e:	d5 03       	csrf	0x10
	// get data
	while (!(transfer_status) && !(twim_status ())) {
800052a0:	c0 38       	rjmp	800052a6 <twim_read_packet+0x11a>
		cpu_relax();
800052a2:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// get data
	while (!(transfer_status) && !(twim_status ())) {
800052a6:	49 48       	lddpc	r8,800052f4 <twim_read_packet+0x168>
800052a8:	70 08       	ld.w	r8,r8[0x0]
800052aa:	58 08       	cp.w	r8,0
800052ac:	c0 61       	brne	800052b8 <twim_read_packet+0x12c>
800052ae:	f0 1f 00 16 	mcall	80005304 <twim_read_packet+0x178>
800052b2:	18 98       	mov	r8,r12
800052b4:	58 08       	cp.w	r8,0
800052b6:	cf 60       	breq	800052a2 <twim_read_packet+0x116>
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
800052b8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800052bc:	30 29       	mov	r9,2
800052be:	91 09       	st.w	r8[0x0],r9
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800052c0:	48 d8       	lddpc	r8,800052f4 <twim_read_packet+0x168>
800052c2:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
800052c4:	5b c8       	cp.w	r8,-4
800052c6:	c0 50       	breq	800052d0 <twim_read_packet+0x144>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800052c8:	48 b8       	lddpc	r8,800052f4 <twim_read_packet+0x168>
800052ca:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
800052cc:	5b e8       	cp.w	r8,-2
800052ce:	c0 31       	brne	800052d4 <twim_read_packet+0x148>
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
800052d0:	3f f8       	mov	r8,-1
800052d2:	c0 28       	rjmp	800052d6 <twim_read_packet+0x14a>
	}
	return STATUS_OK;
800052d4:	30 08       	mov	r8,0
}
800052d6:	10 9c       	mov	r12,r8
800052d8:	2f ed       	sub	sp,-8
800052da:	e3 cd 80 80 	ldm	sp++,r7,pc
800052de:	00 00       	add	r0,r0
800052e0:	00 00       	add	r0,r0
800052e2:	07 90       	ld.ub	r0,r3[0x1]
800052e4:	80 00       	ld.sh	r0,r0[0x0]
800052e6:	51 10       	stdsp	sp[0x44],r0
800052e8:	00 00       	add	r0,r0
800052ea:	07 98       	ld.ub	r8,r3[0x1]
800052ec:	00 00       	add	r0,r0
800052ee:	07 a4       	ld.ub	r4,r3[0x2]
800052f0:	00 00       	add	r0,r0
800052f2:	07 b0       	ld.ub	r0,r3[0x3]
800052f4:	00 00       	add	r0,r0
800052f6:	07 9c       	ld.ub	r12,r3[0x1]
800052f8:	00 00       	add	r0,r0
800052fa:	07 94       	ld.ub	r4,r3[0x1]
800052fc:	00 00       	add	r0,r0
800052fe:	07 a0       	ld.ub	r0,r3[0x2]
80005300:	00 00       	add	r0,r0
80005302:	07 a8       	ld.ub	r8,r3[0x2]
80005304:	80 00       	ld.sh	r0,r0[0x0]
80005306:	55 48       	stdsp	sp[0x150],r8

80005308 <twim_write_packet>:
 * \retval STATUS_OK      If all bytes were send successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_write_packet (volatile avr32_twim_t *twim,
		const twim_package_t *package)
{
80005308:	eb cd 40 80 	pushm	r7,lr
8000530c:	1a 97       	mov	r7,sp
8000530e:	20 2d       	sub	sp,8
80005310:	ef 4c ff fc 	st.w	r7[-4],r12
80005314:	ef 4b ff f8 	st.w	r7[-8],r11
	// Reset the TWIM module to clear the THR register
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80005318:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000531c:	30 19       	mov	r9,1
8000531e:	91 09       	st.w	r8[0x0],r9
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80005320:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005324:	e0 69 00 80 	mov	r9,128
80005328:	91 09       	st.w	r8[0x0],r9
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
8000532a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000532e:	30 29       	mov	r9,2
80005330:	91 09       	st.w	r8[0x0],r9
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
80005332:	4b c8       	lddpc	r8,80005420 <twim_write_packet+0x118>
80005334:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005338:	91 09       	st.w	r8[0x0],r9
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
8000533a:	4b a8       	lddpc	r8,80005420 <twim_write_packet+0x118>
8000533c:	70 08       	ld.w	r8,r8[0x0]
8000533e:	10 9c       	mov	r12,r8
80005340:	f0 1f 00 39 	mcall	80005424 <twim_write_packet+0x11c>
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80005344:	4b 98       	lddpc	r8,80005428 <twim_write_packet+0x120>
80005346:	30 09       	mov	r9,0
80005348:	91 09       	st.w	r8[0x0],r9
	// mask NACK and TXRDY interrupts
	twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_TXRDY_MASK;
8000534a:	4b 98       	lddpc	r8,8000542c <twim_write_packet+0x124>
8000534c:	e0 69 07 02 	mov	r9,1794
80005350:	91 09       	st.w	r8[0x0],r9
	// Set next transfer to false
	twim_next = false;
80005352:	4b 89       	lddpc	r9,80005430 <twim_write_packet+0x128>
80005354:	30 08       	mov	r8,0
80005356:	b2 88       	st.b	r9[0x0],r8
	//check if internal address access is performed
	if (package->addr_length) {
80005358:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000535c:	11 f8       	ld.ub	r8,r8[0x7]
8000535e:	58 08       	cp.w	r8,0
80005360:	c1 50       	breq	8000538a <twim_write_packet+0x82>
		// selection of first valid byte of the address
		twim_tx_data = package->addr;
80005362:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005366:	2f c8       	sub	r8,-4
80005368:	10 99       	mov	r9,r8
8000536a:	4b 38       	lddpc	r8,80005434 <twim_write_packet+0x12c>
8000536c:	91 09       	st.w	r8[0x0],r9
		// set the number of bytes to transmit
		twim_tx_nb_bytes = package->addr_length;
8000536e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005372:	11 f8       	ld.ub	r8,r8[0x7]
80005374:	10 99       	mov	r9,r8
80005376:	4b 18       	lddpc	r8,80005438 <twim_write_packet+0x130>
80005378:	91 09       	st.w	r8[0x0],r9
		// set next transfer to true
		twim_next = true;
8000537a:	4a e9       	lddpc	r9,80005430 <twim_write_packet+0x128>
8000537c:	30 18       	mov	r8,1
8000537e:	b2 88       	st.b	r9[0x0],r8
		// Set the number of bytes & address for next transfer
		twim_package = package;
80005380:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005384:	4a e8       	lddpc	r8,8000543c <twim_write_packet+0x134>
80005386:	91 09       	st.w	r8[0x0],r9
80005388:	c0 c8       	rjmp	800053a0 <twim_write_packet+0x98>
	} else {
	// get a pointer to applicative data
	twim_tx_data = package->buffer;
8000538a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000538e:	70 28       	ld.w	r8,r8[0x8]
80005390:	10 99       	mov	r9,r8
80005392:	4a 98       	lddpc	r8,80005434 <twim_write_packet+0x12c>
80005394:	91 09       	st.w	r8[0x0],r9
	// get a copy of nb bytes to write
	twim_tx_nb_bytes = package->length;
80005396:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000539a:	70 39       	ld.w	r9,r8[0xc]
8000539c:	4a 78       	lddpc	r8,80005438 <twim_write_packet+0x130>
8000539e:	91 09       	st.w	r8[0x0],r9
	}
	// initiate the transfer to send the data
	twim->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
			| ((package->length + package->addr_length)
					<< AVR32_TWIM_CMDR_NBYTES_OFFSET)
			| (AVR32_TWIM_CMDR_VALID_MASK)
800053a0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800053a4:	70 08       	ld.w	r8,r8[0x0]
	twim_tx_data = package->buffer;
	// get a copy of nb bytes to write
	twim_tx_nb_bytes = package->length;
	}
	// initiate the transfer to send the data
	twim->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
800053a6:	f0 09 15 01 	lsl	r9,r8,0x1
			| ((package->length + package->addr_length)
800053aa:	ee f8 ff f8 	ld.w	r8,r7[-8]
800053ae:	70 3a       	ld.w	r10,r8[0xc]
800053b0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800053b4:	11 f8       	ld.ub	r8,r8[0x7]
800053b6:	f4 08 00 08 	add	r8,r10,r8
800053ba:	b1 68       	lsl	r8,0x10
					<< AVR32_TWIM_CMDR_NBYTES_OFFSET)
			| (AVR32_TWIM_CMDR_VALID_MASK)
800053bc:	f3 e8 10 08 	or	r8,r9,r8
	twim_tx_data = package->buffer;
	// get a copy of nb bytes to write
	twim_tx_nb_bytes = package->length;
	}
	// initiate the transfer to send the data
	twim->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
800053c0:	10 99       	mov	r9,r8
800053c2:	e8 19 e0 00 	orl	r9,0xe000
800053c6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800053ca:	91 39       	st.w	r8[0xc],r9
			| (AVR32_TWIM_CMDR_VALID_MASK)
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
800053cc:	49 58       	lddpc	r8,80005420 <twim_write_packet+0x118>
800053ce:	70 08       	ld.w	r8,r8[0x0]
800053d0:	49 79       	lddpc	r9,8000542c <twim_write_packet+0x124>
800053d2:	72 09       	ld.w	r9,r9[0x0]
800053d4:	91 89       	st.w	r8[0x20],r9
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
800053d6:	49 38       	lddpc	r8,80005420 <twim_write_packet+0x118>
800053d8:	70 08       	ld.w	r8,r8[0x0]
800053da:	30 19       	mov	r9,1
800053dc:	91 09       	st.w	r8[0x0],r9
	// Enable all interrupts
	cpu_irq_enable ();
800053de:	d5 03       	csrf	0x10
	// send data
	while (!(transfer_status) && !(twim_status ())) {
800053e0:	c0 38       	rjmp	800053e6 <twim_write_packet+0xde>
		cpu_relax();
800053e2:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// send data
	while (!(transfer_status) && !(twim_status ())) {
800053e6:	49 18       	lddpc	r8,80005428 <twim_write_packet+0x120>
800053e8:	70 08       	ld.w	r8,r8[0x0]
800053ea:	58 08       	cp.w	r8,0
800053ec:	c0 61       	brne	800053f8 <twim_write_packet+0xf0>
800053ee:	f0 1f 00 15 	mcall	80005440 <twim_write_packet+0x138>
800053f2:	18 98       	mov	r8,r12
800053f4:	58 08       	cp.w	r8,0
800053f6:	cf 60       	breq	800053e2 <twim_write_packet+0xda>
		cpu_relax();
	}
#if AVR32_TWIM_H_VERSION > 101	//Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
800053f8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800053fc:	30 29       	mov	r9,2
800053fe:	91 09       	st.w	r8[0x0],r9
#endif
	// Check for nack
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
80005400:	48 a8       	lddpc	r8,80005428 <twim_write_packet+0x120>
80005402:	70 08       	ld.w	r8,r8[0x0]
#if AVR32_TWIM_H_VERSION > 101	//Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	// Check for nack
	if (transfer_status == TWI_RECEIVE_NACK
80005404:	5b c8       	cp.w	r8,-4
80005406:	c0 50       	breq	80005410 <twim_write_packet+0x108>
			|| transfer_status == TWI_ARBITRATION_LOST) {
80005408:	48 88       	lddpc	r8,80005428 <twim_write_packet+0x120>
8000540a:	70 08       	ld.w	r8,r8[0x0]
#if AVR32_TWIM_H_VERSION > 101	//Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	// Check for nack
	if (transfer_status == TWI_RECEIVE_NACK
8000540c:	5b e8       	cp.w	r8,-2
8000540e:	c0 31       	brne	80005414 <twim_write_packet+0x10c>
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
80005410:	3f f8       	mov	r8,-1
80005412:	c0 28       	rjmp	80005416 <twim_write_packet+0x10e>
	}
	return STATUS_OK;
80005414:	30 08       	mov	r8,0
}
80005416:	10 9c       	mov	r12,r8
80005418:	2f ed       	sub	sp,-8
8000541a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000541e:	00 00       	add	r0,r0
80005420:	00 00       	add	r0,r0
80005422:	07 90       	ld.ub	r0,r3[0x1]
80005424:	80 00       	ld.sh	r0,r0[0x0]
80005426:	51 10       	stdsp	sp[0x44],r0
80005428:	00 00       	add	r0,r0
8000542a:	07 9c       	ld.ub	r12,r3[0x1]
8000542c:	00 00       	add	r0,r0
8000542e:	07 a8       	ld.ub	r8,r3[0x2]
80005430:	00 00       	add	r0,r0
80005432:	07 b0       	ld.ub	r0,r3[0x3]
80005434:	00 00       	add	r0,r0
80005436:	07 94       	ld.ub	r4,r3[0x1]
80005438:	00 00       	add	r0,r0
8000543a:	07 a0       	ld.ub	r0,r3[0x2]
8000543c:	00 00       	add	r0,r0
8000543e:	07 ac       	ld.ub	r12,r3[0x2]
80005440:	80 00       	ld.sh	r0,r0[0x0]
80005442:	55 48       	stdsp	sp[0x150],r8

80005444 <twim_write>:
 * \retval STATUS_OK      If all bytes were send successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_write (volatile avr32_twim_t *twim, uint8_t const *buffer,
		uint32_t nbytes, uint32_t saddr, bool tenbit)
{
80005444:	eb cd 40 80 	pushm	r7,lr
80005448:	1a 97       	mov	r7,sp
8000544a:	20 5d       	sub	sp,20
8000544c:	ef 4c ff fc 	st.w	r7[-4],r12
80005450:	ef 4b ff f8 	st.w	r7[-8],r11
80005454:	ef 4a ff f4 	st.w	r7[-12],r10
80005458:	ef 49 ff f0 	st.w	r7[-16],r9
8000545c:	ef 68 ff ec 	st.b	r7[-20],r8
	// Reset the TWIM module to clear the THR register
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80005460:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005464:	30 19       	mov	r9,1
80005466:	91 09       	st.w	r8[0x0],r9
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80005468:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000546c:	e0 69 00 80 	mov	r9,128
80005470:	91 09       	st.w	r8[0x0],r9
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80005472:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005476:	30 29       	mov	r9,2
80005478:	91 09       	st.w	r8[0x0],r9
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
8000547a:	4a c8       	lddpc	r8,80005528 <twim_write+0xe4>
8000547c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005480:	91 09       	st.w	r8[0x0],r9
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
80005482:	4a a8       	lddpc	r8,80005528 <twim_write+0xe4>
80005484:	70 08       	ld.w	r8,r8[0x0]
80005486:	10 9c       	mov	r12,r8
80005488:	f0 1f 00 29 	mcall	8000552c <twim_write+0xe8>
	// get a pointer to applicative data
	twim_tx_data = buffer;
8000548c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005490:	4a 88       	lddpc	r8,80005530 <twim_write+0xec>
80005492:	91 09       	st.w	r8[0x0],r9
	// set the number of bytes to transmit
	twim_tx_nb_bytes = nbytes;
80005494:	4a 88       	lddpc	r8,80005534 <twim_write+0xf0>
80005496:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000549a:	91 09       	st.w	r8[0x0],r9
	// Set next transfer to false
	twim_next = false;
8000549c:	4a 79       	lddpc	r9,80005538 <twim_write+0xf4>
8000549e:	30 08       	mov	r8,0
800054a0:	b2 88       	st.b	r9[0x0],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
800054a2:	4a 78       	lddpc	r8,8000553c <twim_write+0xf8>
800054a4:	30 09       	mov	r9,0
800054a6:	91 09       	st.w	r8[0x0],r9
	// set the command to start the transfer
	twim_inst->cmdr = (saddr << AVR32_TWIM_CMDR_SADR_OFFSET)
800054a8:	4a 08       	lddpc	r8,80005528 <twim_write+0xe4>
800054aa:	70 08       	ld.w	r8,r8[0x0]
800054ac:	ee f9 ff f0 	ld.w	r9,r7[-16]
800054b0:	f2 0a 15 01 	lsl	r10,r9,0x1
			| (nbytes << AVR32_TWIM_CMDR_NBYTES_OFFSET)
800054b4:	ee f9 ff f4 	ld.w	r9,r7[-12]
800054b8:	b1 69       	lsl	r9,0x10
			| (AVR32_TWIM_CMDR_VALID_MASK)
800054ba:	12 4a       	or	r10,r9
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| ((tenbit ? 1 : 0) << AVR32_TWIM_CMDR_TENBIT_OFFSET)
800054bc:	ef 39 ff ec 	ld.ub	r9,r7[-20]
800054c0:	ab 79       	lsl	r9,0xb
	// Set next transfer to false
	twim_next = false;
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
	// set the command to start the transfer
	twim_inst->cmdr = (saddr << AVR32_TWIM_CMDR_SADR_OFFSET)
800054c2:	f5 e9 10 09 	or	r9,r10,r9
800054c6:	e8 19 e0 00 	orl	r9,0xe000
800054ca:	91 39       	st.w	r8[0xc],r9
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| ((tenbit ? 1 : 0) << AVR32_TWIM_CMDR_TENBIT_OFFSET)
			| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
	// mask NACK and TXRDY interrupts
	twim_it_mask = AVR32_TWIM_IER_NAK_MASK | AVR32_TWIM_IER_TXRDY_MASK;
800054cc:	49 d8       	lddpc	r8,80005540 <twim_write+0xfc>
800054ce:	e0 69 03 02 	mov	r9,770
800054d2:	91 09       	st.w	r8[0x0],r9
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
800054d4:	49 58       	lddpc	r8,80005528 <twim_write+0xe4>
800054d6:	70 08       	ld.w	r8,r8[0x0]
800054d8:	49 a9       	lddpc	r9,80005540 <twim_write+0xfc>
800054da:	72 09       	ld.w	r9,r9[0x0]
800054dc:	91 89       	st.w	r8[0x20],r9
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
800054de:	49 38       	lddpc	r8,80005528 <twim_write+0xe4>
800054e0:	70 08       	ld.w	r8,r8[0x0]
800054e2:	30 19       	mov	r9,1
800054e4:	91 09       	st.w	r8[0x0],r9
	// Enable all interrupts
	cpu_irq_enable ();
800054e6:	d5 03       	csrf	0x10
	// send data
	while (!(transfer_status) && !(twim_status ())) {
800054e8:	c0 38       	rjmp	800054ee <twim_write+0xaa>
		cpu_relax();
800054ea:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// send data
	while (!(transfer_status) && !(twim_status ())) {
800054ee:	49 48       	lddpc	r8,8000553c <twim_write+0xf8>
800054f0:	70 08       	ld.w	r8,r8[0x0]
800054f2:	58 08       	cp.w	r8,0
800054f4:	c0 61       	brne	80005500 <twim_write+0xbc>
800054f6:	f0 1f 00 14 	mcall	80005544 <twim_write+0x100>
800054fa:	18 98       	mov	r8,r12
800054fc:	58 08       	cp.w	r8,0
800054fe:	cf 60       	breq	800054ea <twim_write+0xa6>
		cpu_relax();
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80005500:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005504:	30 29       	mov	r9,2
80005506:	91 09       	st.w	r8[0x0],r9
#endif
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
80005508:	48 d8       	lddpc	r8,8000553c <twim_write+0xf8>
8000550a:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
8000550c:	5b c8       	cp.w	r8,-4
8000550e:	c0 50       	breq	80005518 <twim_write+0xd4>
			|| transfer_status == TWI_ARBITRATION_LOST) {
80005510:	48 b8       	lddpc	r8,8000553c <twim_write+0xf8>
80005512:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
80005514:	5b e8       	cp.w	r8,-2
80005516:	c0 31       	brne	8000551c <twim_write+0xd8>
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
80005518:	3f f8       	mov	r8,-1
8000551a:	c0 28       	rjmp	8000551e <twim_write+0xda>
	}
	return STATUS_OK;
8000551c:	30 08       	mov	r8,0
}
8000551e:	10 9c       	mov	r12,r8
80005520:	2f bd       	sub	sp,-20
80005522:	e3 cd 80 80 	ldm	sp++,r7,pc
80005526:	00 00       	add	r0,r0
80005528:	00 00       	add	r0,r0
8000552a:	07 90       	ld.ub	r0,r3[0x1]
8000552c:	80 00       	ld.sh	r0,r0[0x0]
8000552e:	51 10       	stdsp	sp[0x44],r0
80005530:	00 00       	add	r0,r0
80005532:	07 94       	ld.ub	r4,r3[0x1]
80005534:	00 00       	add	r0,r0
80005536:	07 a0       	ld.ub	r0,r3[0x2]
80005538:	00 00       	add	r0,r0
8000553a:	07 b0       	ld.ub	r0,r3[0x3]
8000553c:	00 00       	add	r0,r0
8000553e:	07 9c       	ld.ub	r12,r3[0x1]
80005540:	00 00       	add	r0,r0
80005542:	07 a8       	ld.ub	r8,r3[0x2]
80005544:	80 00       	ld.sh	r0,r0[0x0]
80005546:	55 48       	stdsp	sp[0x150],r8

80005548 <twim_status>:

/**
 * \brief Information about the current status of the TWI Bus
 */
uint8_t twim_status ( void )
{
80005548:	eb cd 40 80 	pushm	r7,lr
8000554c:	1a 97       	mov	r7,sp
8000554e:	20 1d       	sub	sp,4
	uint32_t status = twim_inst->sr;
80005550:	48 98       	lddpc	r8,80005574 <twim_status+0x2c>
80005552:	70 08       	ld.w	r8,r8[0x0]
80005554:	70 78       	ld.w	r8,r8[0x1c]
80005556:	ef 48 ff fc 	st.w	r7[-4],r8
	if ((status & AVR32_TWIM_SR_IDLE_MASK)
8000555a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000555e:	e2 18 00 10 	andl	r8,0x10,COH
80005562:	c0 30       	breq	80005568 <twim_status+0x20>
#if AVR32_TWIM_H_VERSION > 101 ||(status&AVR32_TWIM_SR_BUSFREE_MASK)
#endif
		) {
		return 1;
80005564:	30 18       	mov	r8,1
80005566:	c0 28       	rjmp	8000556a <twim_status+0x22>
	} else {
		return 0;
80005568:	30 08       	mov	r8,0
	}
}
8000556a:	10 9c       	mov	r12,r8
8000556c:	2f fd       	sub	sp,-4
8000556e:	e3 cd 80 80 	ldm	sp++,r7,pc
80005572:	00 00       	add	r0,r0
80005574:	00 00       	add	r0,r0
80005576:	07 90       	ld.ub	r0,r3[0x1]

80005578 <cpu_irq_is_enabled_flags>:

	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80005578:	eb cd 40 80 	pushm	r7,lr
8000557c:	1a 97       	mov	r7,sp
8000557e:	20 1d       	sub	sp,4
80005580:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80005584:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005588:	e6 18 00 01 	andh	r8,0x1,COH
8000558c:	5f 08       	sreq	r8
8000558e:	5c 58       	castu.b	r8
}
80005590:	10 9c       	mov	r12,r8
80005592:	2f fd       	sub	sp,-4
80005594:	e3 cd 80 80 	ldm	sp++,r7,pc

80005598 <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
80005598:	eb cd 40 80 	pushm	r7,lr
8000559c:	1a 97       	mov	r7,sp
8000559e:	20 7d       	sub	sp,28
800055a0:	ef 4c ff ec 	st.w	r7[-20],r12
800055a4:	ef 4b ff e8 	st.w	r7[-24],r11
800055a8:	ef 4a ff e4 	st.w	r7[-28],r10
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
800055ac:	ee f8 ff e8 	ld.w	r8,r7[-24]
800055b0:	f0 09 15 04 	lsl	r9,r8,0x4
800055b4:	ee f8 ff e4 	ld.w	r8,r7[-28]
800055b8:	10 39       	cp.w	r9,r8
800055ba:	e0 8b 00 04 	brhi	800055c2 <usart_set_async_baudrate+0x2a>
800055be:	31 08       	mov	r8,16
800055c0:	c0 28       	rjmp	800055c4 <usart_set_async_baudrate+0x2c>
800055c2:	30 88       	mov	r8,8
800055c4:	ef 48 ff f0 	st.w	r7[-16],r8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
800055c8:	ee f8 ff e4 	ld.w	r8,r7[-28]
800055cc:	f0 09 15 03 	lsl	r9,r8,0x3
800055d0:	ee fa ff f0 	ld.w	r10,r7[-16]
800055d4:	ee f8 ff e8 	ld.w	r8,r7[-24]
800055d8:	f4 08 02 48 	mul	r8,r10,r8
800055dc:	a1 98       	lsr	r8,0x1
800055de:	f2 08 00 08 	add	r8,r9,r8
800055e2:	ee fa ff f0 	ld.w	r10,r7[-16]
800055e6:	ee f9 ff e8 	ld.w	r9,r7[-24]
800055ea:	f4 09 02 49 	mul	r9,r10,r9
800055ee:	f0 09 0d 08 	divu	r8,r8,r9
800055f2:	ef 48 ff f4 	st.w	r7[-12],r8
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
800055f6:	ee f8 ff f4 	ld.w	r8,r7[-12]
800055fa:	a3 98       	lsr	r8,0x3
800055fc:	ef 48 ff f8 	st.w	r7[-8],r8
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);
80005600:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005604:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
80005608:	ef 48 ff fc 	st.w	r7[-4],r8

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
8000560c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005610:	58 08       	cp.w	r8,0
80005612:	c0 70       	breq	80005620 <usart_set_async_baudrate+0x88>
80005614:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005618:	e0 48 ff ff 	cp.w	r8,65535
8000561c:	e0 88 00 04 	brls	80005624 <usart_set_async_baudrate+0x8c>
    return USART_INVALID_INPUT;
80005620:	30 18       	mov	r8,1
80005622:	c2 08       	rjmp	80005662 <usart_set_async_baudrate+0xca>

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
80005624:	ee f8 ff ec 	ld.w	r8,r7[-20]
80005628:	70 18       	ld.w	r8,r8[0x4]
8000562a:	10 99       	mov	r9,r8
8000562c:	e4 19 ff f7 	andh	r9,0xfff7
80005630:	e0 19 fe cf 	andl	r9,0xfecf
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
80005634:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005638:	59 08       	cp.w	r8,16
8000563a:	c0 40       	breq	80005642 <usart_set_async_baudrate+0xaa>
8000563c:	e8 68 00 00 	mov	r8,524288
80005640:	c0 28       	rjmp	80005644 <usart_set_async_baudrate+0xac>
80005642:	30 08       	mov	r8,0
80005644:	10 49       	or	r9,r8
80005646:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000564a:	91 19       	st.w	r8[0x4],r9
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
                fp << AVR32_USART_BRGR_FP_OFFSET;
8000564c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005650:	f0 09 15 10 	lsl	r9,r8,0x10
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
80005654:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005658:	10 49       	or	r9,r8
8000565a:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000565e:	91 89       	st.w	r8[0x20],r9
                fp << AVR32_USART_BRGR_FP_OFFSET;

  return USART_SUCCESS;
80005660:	30 08       	mov	r8,0
}
80005662:	10 9c       	mov	r12,r8
80005664:	2f 9d       	sub	sp,-28
80005666:	e3 cd 80 80 	ldm	sp++,r7,pc
8000566a:	d7 03       	nop

8000566c <usart_reset>:
 */
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
8000566c:	eb cd 40 80 	pushm	r7,lr
80005670:	1a 97       	mov	r7,sp
80005672:	20 2d       	sub	sp,8
80005674:	ef 4c ff f8 	st.w	r7[-8],r12
  bool global_interrupt_enabled = cpu_irq_is_enabled();
80005678:	e1 b8 00 00 	mfsr	r8,0x0
8000567c:	10 9c       	mov	r12,r8
8000567e:	f0 1f 00 18 	mcall	800056dc <usart_reset+0x70>
80005682:	18 98       	mov	r8,r12
80005684:	ef 68 ff ff 	st.b	r7[-1],r8

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
80005688:	ef 39 ff ff 	ld.ub	r9,r7[-1]
8000568c:	30 08       	mov	r8,0
8000568e:	f0 09 18 00 	cp.b	r9,r8
80005692:	c0 20       	breq	80005696 <usart_reset+0x2a>
80005694:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
80005696:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000569a:	3f f9       	mov	r9,-1
8000569c:	91 39       	st.w	r8[0xc],r9
  usart->csr;
8000569e:	ee f8 ff f8 	ld.w	r8,r7[-8]
800056a2:	70 58       	ld.w	r8,r8[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
800056a4:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800056a8:	30 08       	mov	r8,0
800056aa:	f0 09 18 00 	cp.b	r9,r8
800056ae:	c0 20       	breq	800056b2 <usart_reset+0x46>
800056b0:	d5 03       	csrf	0x10

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
800056b2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800056b6:	30 09       	mov	r9,0
800056b8:	91 19       	st.w	r8[0x4],r9
  usart->rtor = 0;
800056ba:	ee f8 ff f8 	ld.w	r8,r7[-8]
800056be:	30 09       	mov	r9,0
800056c0:	91 99       	st.w	r8[0x24],r9
  usart->ttgr = 0;
800056c2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800056c6:	30 09       	mov	r9,0
800056c8:	91 a9       	st.w	r8[0x28],r9

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
800056ca:	ee f8 ff f8 	ld.w	r8,r7[-8]
800056ce:	ea 69 61 0c 	mov	r9,680204
800056d2:	91 09       	st.w	r8[0x0],r9
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
800056d4:	2f ed       	sub	sp,-8
800056d6:	e3 cd 80 80 	ldm	sp++,r7,pc
800056da:	00 00       	add	r0,r0
800056dc:	80 00       	ld.sh	r0,r0[0x0]
800056de:	55 78       	stdsp	sp[0x15c],r8

800056e0 <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
800056e0:	eb cd 40 80 	pushm	r7,lr
800056e4:	1a 97       	mov	r7,sp
800056e6:	20 3d       	sub	sp,12
800056e8:	ef 4c ff fc 	st.w	r7[-4],r12
800056ec:	ef 4b ff f8 	st.w	r7[-8],r11
800056f0:	ef 4a ff f4 	st.w	r7[-12],r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
800056f4:	ee fc ff fc 	ld.w	r12,r7[-4]
800056f8:	f0 1f 00 54 	mcall	80005848 <usart_init_rs232+0x168>

  // Check input values.
  if (!opt || // Null pointer.
800056fc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005700:	58 08       	cp.w	r8,0
80005702:	c3 90       	breq	80005774 <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
80005704:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005708:	11 c9       	ld.ub	r9,r8[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
8000570a:	30 48       	mov	r8,4
8000570c:	f0 09 18 00 	cp.b	r9,r8
80005710:	e0 88 00 32 	brls	80005774 <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
80005714:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005718:	11 c9       	ld.ub	r9,r8[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
8000571a:	30 98       	mov	r8,9
8000571c:	f0 09 18 00 	cp.b	r9,r8
80005720:	e0 8b 00 2a 	brhi	80005774 <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
80005724:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005728:	11 d9       	ld.ub	r9,r8[0x5]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
8000572a:	30 78       	mov	r8,7
8000572c:	f0 09 18 00 	cp.b	r9,r8
80005730:	e0 8b 00 22 	brhi	80005774 <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
      opt->stopbits > 2 + 255 ||
80005734:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005738:	90 39       	ld.sh	r9,r8[0x6]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
8000573a:	e0 68 01 01 	mov	r8,257
8000573e:	f0 09 19 00 	cp.h	r9,r8
80005742:	e0 8b 00 19 	brhi	80005774 <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
80005746:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000574a:	f1 39 00 08 	ld.ub	r9,r8[8]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
8000574e:	30 38       	mov	r8,3
80005750:	f0 09 18 00 	cp.b	r9,r8
80005754:	e0 8b 00 10 	brhi	80005774 <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
80005758:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000575c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005760:	70 08       	ld.w	r8,r8[0x0]
80005762:	12 9a       	mov	r10,r9
80005764:	10 9b       	mov	r11,r8
80005766:	ee fc ff fc 	ld.w	r12,r7[-4]
8000576a:	f0 1f 00 39 	mcall	8000584c <usart_init_rs232+0x16c>
8000576e:	18 98       	mov	r8,r12
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80005770:	58 18       	cp.w	r8,1
80005772:	c0 31       	brne	80005778 <usart_init_rs232+0x98>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;
80005774:	30 18       	mov	r8,1
80005776:	c6 48       	rjmp	8000583e <usart_init_rs232+0x15e>

  if (opt->charlength == 9)
80005778:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000577c:	11 c9       	ld.ub	r9,r8[0x4]
8000577e:	30 98       	mov	r8,9
80005780:	f0 09 18 00 	cp.b	r9,r8
80005784:	c0 a1       	brne	80005798 <usart_init_rs232+0xb8>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
80005786:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000578a:	70 18       	ld.w	r8,r8[0x4]
8000578c:	10 99       	mov	r9,r8
8000578e:	b1 b9       	sbr	r9,0x11
80005790:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005794:	91 19       	st.w	r8[0x4],r9
80005796:	c0 d8       	rjmp	800057b0 <usart_init_rs232+0xd0>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
80005798:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000579c:	70 19       	ld.w	r9,r8[0x4]
8000579e:	ee f8 ff f8 	ld.w	r8,r7[-8]
800057a2:	11 c8       	ld.ub	r8,r8[0x4]
800057a4:	20 58       	sub	r8,5
800057a6:	a7 68       	lsl	r8,0x6
800057a8:	10 49       	or	r9,r8
800057aa:	ee f8 ff fc 	ld.w	r8,r7[-4]
800057ae:	91 19       	st.w	r8[0x4],r9
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
800057b0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800057b4:	70 19       	ld.w	r9,r8[0x4]
800057b6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800057ba:	11 d8       	ld.ub	r8,r8[0x5]
800057bc:	f0 0a 15 09 	lsl	r10,r8,0x9
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;
800057c0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800057c4:	f1 38 00 08 	ld.ub	r8,r8[8]
800057c8:	af 68       	lsl	r8,0xe
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
800057ca:	f5 e8 10 08 	or	r8,r10,r8
800057ce:	10 49       	or	r9,r8
800057d0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800057d4:	91 19       	st.w	r8[0x4],r9
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
800057d6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800057da:	90 39       	ld.sh	r9,r8[0x6]
800057dc:	30 28       	mov	r8,2
800057de:	f0 09 19 00 	cp.h	r9,r8
800057e2:	e0 88 00 14 	brls	8000580a <usart_init_rs232+0x12a>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
800057e6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800057ea:	70 18       	ld.w	r8,r8[0x4]
800057ec:	10 99       	mov	r9,r8
800057ee:	ad b9       	sbr	r9,0xd
800057f0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800057f4:	91 19       	st.w	r8[0x4],r9
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
800057f6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800057fa:	90 38       	ld.sh	r8,r8[0x6]
800057fc:	5c 78       	castu.h	r8
800057fe:	20 28       	sub	r8,2
80005800:	10 99       	mov	r9,r8
80005802:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005806:	91 a9       	st.w	r8[0x28],r9
80005808:	c0 d8       	rjmp	80005822 <usart_init_rs232+0x142>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
8000580a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000580e:	70 19       	ld.w	r9,r8[0x4]
80005810:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005814:	90 38       	ld.sh	r8,r8[0x6]
80005816:	5c 78       	castu.h	r8
80005818:	ad 68       	lsl	r8,0xc
8000581a:	10 49       	or	r9,r8
8000581c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005820:	91 19       	st.w	r8[0x4],r9

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
80005822:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005826:	70 18       	ld.w	r8,r8[0x4]
80005828:	10 99       	mov	r9,r8
8000582a:	e0 19 ff f0 	andl	r9,0xfff0
8000582e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005832:	91 19       	st.w	r8[0x4],r9
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
80005834:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005838:	35 09       	mov	r9,80
8000583a:	91 09       	st.w	r8[0x0],r9
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
8000583c:	30 08       	mov	r8,0
}
8000583e:	10 9c       	mov	r12,r8
80005840:	2f dd       	sub	sp,-12
80005842:	e3 cd 80 80 	ldm	sp++,r7,pc
80005846:	00 00       	add	r0,r0
80005848:	80 00       	ld.sh	r0,r0[0x0]
8000584a:	56 6c       	stdsp	sp[0x198],r12
8000584c:	80 00       	ld.sh	r0,r0[0x0]
8000584e:	55 98       	stdsp	sp[0x164],r8

80005850 <usart_write_char>:
  return USART_SUCCESS;
}


int usart_write_char(volatile avr32_usart_t *usart, int c)
{
80005850:	eb cd 40 80 	pushm	r7,lr
80005854:	1a 97       	mov	r7,sp
80005856:	20 3d       	sub	sp,12
80005858:	ef 4c ff f8 	st.w	r7[-8],r12
8000585c:	ef 4b ff f4 	st.w	r7[-12],r11
80005860:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005864:	ef 48 ff fc 	st.w	r7[-4],r8
 *
 * \return \c 1 if the USART Transmit Holding Register is free, otherwise \c 0.
 */
__always_inline static int usart_tx_ready(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_TXRDY_MASK) != 0;
80005868:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000586c:	70 58       	ld.w	r8,r8[0x14]
8000586e:	e2 18 00 02 	andl	r8,0x2,COH
80005872:	5f 18       	srne	r8
  if (usart_tx_ready(usart))
80005874:	58 08       	cp.w	r8,0
80005876:	c0 a0       	breq	8000588a <usart_write_char+0x3a>
  {
    usart->thr = (c << AVR32_USART_THR_TXCHR_OFFSET) & AVR32_USART_THR_TXCHR_MASK;
80005878:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000587c:	f3 d8 c0 09 	bfextu	r9,r8,0x0,0x9
80005880:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005884:	91 79       	st.w	r8[0x1c],r9
    return USART_SUCCESS;
80005886:	30 08       	mov	r8,0
80005888:	c0 28       	rjmp	8000588c <usart_write_char+0x3c>
  }
  else
    return USART_TX_BUSY;
8000588a:	30 28       	mov	r8,2
}
8000588c:	10 9c       	mov	r12,r8
8000588e:	2f dd       	sub	sp,-12
80005890:	e3 cd 80 80 	ldm	sp++,r7,pc

80005894 <usart_putchar>:


int usart_putchar(volatile avr32_usart_t *usart, int c)
{
80005894:	eb cd 40 80 	pushm	r7,lr
80005898:	1a 97       	mov	r7,sp
8000589a:	20 3d       	sub	sp,12
8000589c:	ef 4c ff f8 	st.w	r7[-8],r12
800058a0:	ef 4b ff f4 	st.w	r7[-12],r11
  int timeout = USART_DEFAULT_TIMEOUT;
800058a4:	e0 68 27 10 	mov	r8,10000
800058a8:	ef 48 ff fc 	st.w	r7[-4],r8

  do
  {
    if (!timeout--) return USART_FAILURE;
800058ac:	ee f8 ff fc 	ld.w	r8,r7[-4]
800058b0:	58 08       	cp.w	r8,0
800058b2:	5f 08       	sreq	r8
800058b4:	5c 58       	castu.b	r8
800058b6:	ee f9 ff fc 	ld.w	r9,r7[-4]
800058ba:	20 19       	sub	r9,1
800058bc:	ef 49 ff fc 	st.w	r7[-4],r9
800058c0:	58 08       	cp.w	r8,0
800058c2:	c0 30       	breq	800058c8 <usart_putchar+0x34>
800058c4:	3f f8       	mov	r8,-1
800058c6:	c0 b8       	rjmp	800058dc <usart_putchar+0x48>
  } while (usart_write_char(usart, c) != USART_SUCCESS);
800058c8:	ee fb ff f4 	ld.w	r11,r7[-12]
800058cc:	ee fc ff f8 	ld.w	r12,r7[-8]
800058d0:	f0 1f 00 05 	mcall	800058e4 <usart_putchar+0x50>
800058d4:	18 98       	mov	r8,r12
800058d6:	58 08       	cp.w	r8,0
800058d8:	ce a1       	brne	800058ac <usart_putchar+0x18>

  return USART_SUCCESS;
800058da:	30 08       	mov	r8,0
}
800058dc:	10 9c       	mov	r12,r8
800058de:	2f dd       	sub	sp,-12
800058e0:	e3 cd 80 80 	ldm	sp++,r7,pc
800058e4:	80 00       	ld.sh	r0,r0[0x0]
800058e6:	58 50       	cp.w	r0,5

800058e8 <usart_read_char>:


int usart_read_char(volatile avr32_usart_t *usart, int *c)
{
800058e8:	eb cd 40 80 	pushm	r7,lr
800058ec:	1a 97       	mov	r7,sp
800058ee:	20 3d       	sub	sp,12
800058f0:	ef 4c ff f8 	st.w	r7[-8],r12
800058f4:	ef 4b ff f4 	st.w	r7[-12],r11
  // Check for errors: frame, parity and overrun. In RS485 mode, a parity error
  // would mean that an address char has been received.
  if (usart->csr & (AVR32_USART_CSR_OVRE_MASK |
800058f8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800058fc:	70 58       	ld.w	r8,r8[0x14]
800058fe:	e2 18 00 e0 	andl	r8,0xe0,COH
80005902:	c0 30       	breq	80005908 <usart_read_char+0x20>
                    AVR32_USART_CSR_FRAME_MASK |
                    AVR32_USART_CSR_PARE_MASK))
    return USART_RX_ERROR;
80005904:	30 48       	mov	r8,4
80005906:	c1 68       	rjmp	80005932 <usart_read_char+0x4a>
80005908:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000590c:	ef 48 ff fc 	st.w	r7[-4],r8
 *
 * \return \c 1 if the USART Receive Holding Register is full, otherwise \c 0.
 */
__always_inline static int usart_test_hit(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_RXRDY_MASK) != 0;
80005910:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005914:	70 58       	ld.w	r8,r8[0x14]
80005916:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1

  // No error; if we really did receive a char, read it and return SUCCESS.
  if (usart_test_hit(usart))
8000591a:	c0 b0       	breq	80005930 <usart_read_char+0x48>
  {
    *c = (usart->rhr & AVR32_USART_RHR_RXCHR_MASK) >> AVR32_USART_RHR_RXCHR_OFFSET;
8000591c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005920:	70 68       	ld.w	r8,r8[0x18]
80005922:	f3 d8 c0 09 	bfextu	r9,r8,0x0,0x9
80005926:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000592a:	91 09       	st.w	r8[0x0],r9
    return USART_SUCCESS;
8000592c:	30 08       	mov	r8,0
8000592e:	c0 28       	rjmp	80005932 <usart_read_char+0x4a>
  }
  else
    return USART_RX_EMPTY;
80005930:	30 38       	mov	r8,3
}
80005932:	10 9c       	mov	r12,r8
80005934:	2f dd       	sub	sp,-12
80005936:	e3 cd 80 80 	ldm	sp++,r7,pc
8000593a:	d7 03       	nop

8000593c <usart_write_line>:
  return c;
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
8000593c:	eb cd 40 80 	pushm	r7,lr
80005940:	1a 97       	mov	r7,sp
80005942:	20 2d       	sub	sp,8
80005944:	ef 4c ff fc 	st.w	r7[-4],r12
80005948:	ef 4b ff f8 	st.w	r7[-8],r11
  while (*string != '\0')
8000594c:	c0 e8       	rjmp	80005968 <usart_write_line+0x2c>
    usart_putchar(usart, *string++);
8000594e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005952:	11 88       	ld.ub	r8,r8[0x0]
80005954:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005958:	2f f9       	sub	r9,-1
8000595a:	ef 49 ff f8 	st.w	r7[-8],r9
8000595e:	10 9b       	mov	r11,r8
80005960:	ee fc ff fc 	ld.w	r12,r7[-4]
80005964:	f0 1f 00 05 	mcall	80005978 <usart_write_line+0x3c>
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
80005968:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000596c:	11 88       	ld.ub	r8,r8[0x0]
8000596e:	58 08       	cp.w	r8,0
80005970:	ce f1       	brne	8000594e <usart_write_line+0x12>
    usart_putchar(usart, *string++);
}
80005972:	2f ed       	sub	sp,-8
80005974:	e3 cd 80 80 	ldm	sp++,r7,pc
80005978:	80 00       	ld.sh	r0,r0[0x0]
8000597a:	58 94       	cp.w	r4,9

8000597c <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
8000597c:	48 cd       	lddpc	sp,800059ac <udata_clear_loop_end+0x2>

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
8000597e:	48 d0       	lddpc	r0,800059b0 <udata_clear_loop_end+0x6>
  mtsr    AVR32_EVBA, r0
80005980:	e3 b0 00 01 	mtsr	0x4,r0

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80005984:	d5 53       	csrf	0x15

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
80005986:	48 c0       	lddpc	r0,800059b4 <udata_clear_loop_end+0xa>
  lda.w   r1, _edata
80005988:	48 c1       	lddpc	r1,800059b8 <udata_clear_loop_end+0xe>
  cp      r0, r1
8000598a:	02 30       	cp.w	r0,r1
  brhs    idata_load_loop_end
8000598c:	c0 62       	brcc	80005998 <idata_load_loop_end>
  lda.w   r2, _data_lma
8000598e:	48 c2       	lddpc	r2,800059bc <udata_clear_loop_end+0x12>

80005990 <idata_load_loop>:
idata_load_loop:
  ld.d    r4, r2++
80005990:	a5 05       	ld.d	r4,r2++
  st.d    r0++, r4
80005992:	a1 24       	st.d	r0++,r4
  cp      r0, r1
80005994:	02 30       	cp.w	r0,r1
  brlo    idata_load_loop
80005996:	cf d3       	brcs	80005990 <idata_load_loop>

80005998 <idata_load_loop_end>:
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80005998:	48 a0       	lddpc	r0,800059c0 <udata_clear_loop_end+0x16>
  lda.w   r1, _end
8000599a:	48 b1       	lddpc	r1,800059c4 <udata_clear_loop_end+0x1a>
  cp      r0, r1
8000599c:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
8000599e:	c0 62       	brcc	800059aa <udata_clear_loop_end>
  mov     r2, 0
800059a0:	30 02       	mov	r2,0
  mov     r3, 0
800059a2:	30 03       	mov	r3,0

800059a4 <udata_clear_loop>:
udata_clear_loop:
  st.d    r0++, r2
800059a4:	a1 22       	st.d	r0++,r2
  cp      r0, r1
800059a6:	02 30       	cp.w	r0,r1
  brlo    udata_clear_loop
800059a8:	cf e3       	brcs	800059a4 <udata_clear_loop>

800059aa <udata_clear_loop_end>:
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
800059aa:	48 8f       	lddpc	pc,800059c8 <udata_clear_loop_end+0x1e>
800059ac:	00 01       	add	r1,r0
800059ae:	00 00       	add	r0,r0
800059b0:	80 01       	ld.sh	r1,r0[0x0]
800059b2:	18 00       	add	r0,r12
800059b4:	00 00       	add	r0,r0
800059b6:	00 08       	add	r8,r0
800059b8:	00 00       	add	r0,r0
800059ba:	05 c0       	ld.ub	r0,r2[0x4]
800059bc:	80 01       	ld.sh	r1,r0[0x0]
800059be:	22 e0       	sub	r0,46
800059c0:	00 00       	add	r0,r0
800059c2:	05 c0       	ld.ub	r0,r2[0x4]
800059c4:	00 00       	add	r0,r0
800059c6:	0c c0       	st.b	r6++,r0
800059c8:	80 00       	ld.sh	r0,r0[0x0]
800059ca:	a6 38       	st.h	r3[0x6],r8

800059cc <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
800059cc:	eb cd 40 80 	pushm	r7,lr
800059d0:	1a 97       	mov	r7,sp
800059d2:	20 1d       	sub	sp,4
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800059d4:	e1 b8 00 00 	mfsr	r8,0x0
800059d8:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
800059dc:	d3 03       	ssrf	0x10

	return flags;
800059de:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
800059e2:	10 9c       	mov	r12,r8
800059e4:	2f fd       	sub	sp,-4
800059e6:	e3 cd 80 80 	ldm	sp++,r7,pc

800059ea <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
800059ea:	eb cd 40 80 	pushm	r7,lr
800059ee:	1a 97       	mov	r7,sp
800059f0:	20 1d       	sub	sp,4
800059f2:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
800059f6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800059fa:	e6 18 00 01 	andh	r8,0x1,COH
800059fe:	5f 08       	sreq	r8
80005a00:	5c 58       	castu.b	r8
}
80005a02:	10 9c       	mov	r12,r8
80005a04:	2f fd       	sub	sp,-4
80005a06:	e3 cd 80 80 	ldm	sp++,r7,pc
80005a0a:	d7 03       	nop

80005a0c <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80005a0c:	eb cd 40 80 	pushm	r7,lr
80005a10:	1a 97       	mov	r7,sp
80005a12:	20 1d       	sub	sp,4
80005a14:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80005a18:	ee fc ff fc 	ld.w	r12,r7[-4]
80005a1c:	f0 1f 00 05 	mcall	80005a30 <cpu_irq_restore+0x24>
80005a20:	18 98       	mov	r8,r12
80005a22:	58 08       	cp.w	r8,0
80005a24:	c0 20       	breq	80005a28 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80005a26:	d5 03       	csrf	0x10
   }

	barrier();
}
80005a28:	2f fd       	sub	sp,-4
80005a2a:	e3 cd 80 80 	ldm	sp++,r7,pc
80005a2e:	00 00       	add	r0,r0
80005a30:	80 00       	ld.sh	r0,r0[0x0]
80005a32:	59 ea       	cp.w	r10,30

80005a34 <osc_priv_enable_osc0>:
 */
#include <osc.h>

#ifdef BOARD_OSC0_HZ
void osc_priv_enable_osc0(void)
{
80005a34:	eb cd 40 80 	pushm	r7,lr
80005a38:	1a 97       	mov	r7,sp
80005a3a:	20 1d       	sub	sp,4
	irqflags_t flags;

	flags = cpu_irq_save();
80005a3c:	f0 1f 00 0c 	mcall	80005a6c <osc_priv_enable_osc0+0x38>
80005a40:	18 98       	mov	r8,r12
80005a42:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_OSCCTRL;
80005a46:	fe 78 08 00 	mov	r8,-63488
80005a4a:	32 49       	mov	r9,36
80005a4c:	ea 19 aa 00 	orh	r9,0xaa00
80005a50:	91 69       	st.w	r8[0x18],r9
	AVR32_SCIF.oscctrl[0] =
80005a52:	fe 78 08 00 	mov	r8,-63488
80005a56:	e0 79 0c 07 	mov	r9,68615
80005a5a:	91 99       	st.w	r8[0x24],r9
			(OSC0_STARTUP_VALUE << AVR32_SCIF_OSCCTRL_STARTUP)
			| (OSC0_GAIN_VALUE << AVR32_SCIF_OSCCTRL_GAIN)
			| (OSC0_MODE_VALUE << AVR32_SCIF_OSCCTRL_MODE)
			| (1U << AVR32_SCIF_OSCCTRL_OSCEN);
	cpu_irq_restore(flags);
80005a5c:	ee fc ff fc 	ld.w	r12,r7[-4]
80005a60:	f0 1f 00 04 	mcall	80005a70 <osc_priv_enable_osc0+0x3c>
}
80005a64:	2f fd       	sub	sp,-4
80005a66:	e3 cd 80 80 	ldm	sp++,r7,pc
80005a6a:	00 00       	add	r0,r0
80005a6c:	80 00       	ld.sh	r0,r0[0x0]
80005a6e:	59 cc       	cp.w	r12,28
80005a70:	80 00       	ld.sh	r0,r0[0x0]
80005a72:	5a 0c       	cp.w	r12,-32

80005a74 <osc_priv_enable_osc32>:
}
#endif /* BOARD_OSC0_HZ */

#ifdef BOARD_OSC32_HZ
void osc_priv_enable_osc32(void)
{
80005a74:	eb cd 40 80 	pushm	r7,lr
80005a78:	1a 97       	mov	r7,sp
80005a7a:	20 1d       	sub	sp,4
	irqflags_t flags;

	flags = cpu_irq_save();
80005a7c:	f0 1f 00 0c 	mcall	80005aac <osc_priv_enable_osc32+0x38>
80005a80:	18 98       	mov	r8,r12
80005a82:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_OSCCTRL32;
80005a86:	fe 78 08 00 	mov	r8,-63488
80005a8a:	34 c9       	mov	r9,76
80005a8c:	ea 19 aa 00 	orh	r9,0xaa00
80005a90:	91 69       	st.w	r8[0x18],r9
	AVR32_SCIF.oscctrl32 =
80005a92:	fe 78 08 00 	mov	r8,-63488
80005a96:	e2 69 01 01 	mov	r9,131329
80005a9a:	f1 49 00 4c 	st.w	r8[76],r9
			(OSC32_STARTUP_VALUE << AVR32_SCIF_OSCCTRL32_STARTUP)
			| (OSC32_MODE_VALUE << AVR32_SCIF_OSCCTRL32_MODE)
			| (1U << AVR32_SCIF_OSCCTRL32_OSC32EN);
	cpu_irq_restore(flags);
80005a9e:	ee fc ff fc 	ld.w	r12,r7[-4]
80005aa2:	f0 1f 00 04 	mcall	80005ab0 <osc_priv_enable_osc32+0x3c>
}
80005aa6:	2f fd       	sub	sp,-4
80005aa8:	e3 cd 80 80 	ldm	sp++,r7,pc
80005aac:	80 00       	ld.sh	r0,r0[0x0]
80005aae:	59 cc       	cp.w	r12,28
80005ab0:	80 00       	ld.sh	r0,r0[0x0]
80005ab2:	5a 0c       	cp.w	r12,-32

80005ab4 <osc_priv_enable_rc8m>:
	cpu_irq_restore(flags);
}
#endif /* BOARD_OSC0_HZ */

void osc_priv_enable_rc8m(void)
{
80005ab4:	eb cd 40 80 	pushm	r7,lr
80005ab8:	1a 97       	mov	r7,sp
80005aba:	20 3d       	sub	sp,12
	irqflags_t flags;
	uint32_t   rccr8;
    uint32_t* calibration_bits = (uint32_t*)0x80800200;
80005abc:	e0 68 02 00 	mov	r8,512
80005ac0:	ea 18 80 80 	orh	r8,0x8080
80005ac4:	ef 48 ff fc 	st.w	r7[-4],r8
	/* Wait for the CALIB field to be updated from fuses after reset */
	while (!(AVR32_SCIF.rccr8 & AVR32_SCIF_RCCR8_FCD_MASK)) {
80005ac8:	fe 78 08 00 	mov	r8,-63488
80005acc:	71 28       	ld.w	r8,r8[0x48]
80005ace:	e6 18 00 01 	andh	r8,0x1,COH
80005ad2:	cf b0       	breq	80005ac8 <osc_priv_enable_rc8m+0x14>
		/* Do nothing */
	}

	/* Enable the oscillator without touching the CALIB and FCD fields */
	flags = cpu_irq_save();
80005ad4:	f0 1f 00 17 	mcall	80005b30 <osc_priv_enable_rc8m+0x7c>
80005ad8:	18 98       	mov	r8,r12
80005ada:	ef 48 ff f4 	st.w	r7[-12],r8
	rccr8 = AVR32_SCIF.rccr8;
80005ade:	fe 78 08 00 	mov	r8,-63488
80005ae2:	71 28       	ld.w	r8,r8[0x48]
80005ae4:	ef 48 ff f8 	st.w	r7[-8],r8
	rccr8 &= AVR32_SCIF_RCCR8_FCD_MASK | ((*calibration_bits)&AVR32_SCIF_RCCR8_CALIB_MASK);
80005ae8:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005aec:	70 08       	ld.w	r8,r8[0x0]
80005aee:	f1 d8 c0 08 	bfextu	r8,r8,0x0,0x8
80005af2:	b1 a8       	sbr	r8,0x10
80005af4:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005af8:	f3 e8 00 08 	and	r8,r9,r8
80005afc:	ef 48 ff f8 	st.w	r7[-8],r8
	rccr8 |= 1U << AVR32_SCIF_RCOSC8_EN;
80005b00:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005b04:	b9 a8       	sbr	r8,0x18
80005b06:	ef 48 ff f8 	st.w	r7[-8],r8
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_RCCR8;
80005b0a:	fe 78 08 00 	mov	r8,-63488
80005b0e:	34 89       	mov	r9,72
80005b10:	ea 19 aa 00 	orh	r9,0xaa00
80005b14:	91 69       	st.w	r8[0x18],r9
	AVR32_SCIF.rccr8 = rccr8;
80005b16:	fe 78 08 00 	mov	r8,-63488
80005b1a:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005b1e:	f1 49 00 48 	st.w	r8[72],r9
	cpu_irq_restore(flags);
80005b22:	ee fc ff f4 	ld.w	r12,r7[-12]
80005b26:	f0 1f 00 04 	mcall	80005b34 <osc_priv_enable_rc8m+0x80>
}
80005b2a:	2f dd       	sub	sp,-12
80005b2c:	e3 cd 80 80 	ldm	sp++,r7,pc
80005b30:	80 00       	ld.sh	r0,r0[0x0]
80005b32:	59 cc       	cp.w	r12,28
80005b34:	80 00       	ld.sh	r0,r0[0x0]
80005b36:	5a 0c       	cp.w	r12,-32

80005b38 <osc_priv_enable_rc120m>:
	AVR32_SCIF.rccr8 = rccr8;
	cpu_irq_restore(flags);
}

void osc_priv_enable_rc120m(void)
{
80005b38:	eb cd 40 80 	pushm	r7,lr
80005b3c:	1a 97       	mov	r7,sp
80005b3e:	20 1d       	sub	sp,4
	irqflags_t flags;

	flags = cpu_irq_save();
80005b40:	f0 1f 00 0c 	mcall	80005b70 <osc_priv_enable_rc120m+0x38>
80005b44:	18 98       	mov	r8,r12
80005b46:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_RC120MCR;
80005b4a:	fe 78 08 00 	mov	r8,-63488
80005b4e:	35 89       	mov	r9,88
80005b50:	ea 19 aa 00 	orh	r9,0xaa00
80005b54:	91 69       	st.w	r8[0x18],r9
	AVR32_SCIF.rc120mcr = 1U << AVR32_SCIF_RC120MCR_EN;
80005b56:	fe 78 08 00 	mov	r8,-63488
80005b5a:	30 19       	mov	r9,1
80005b5c:	f1 49 00 58 	st.w	r8[88],r9
	cpu_irq_restore(flags);
80005b60:	ee fc ff fc 	ld.w	r12,r7[-4]
80005b64:	f0 1f 00 04 	mcall	80005b74 <osc_priv_enable_rc120m+0x3c>
}
80005b68:	2f fd       	sub	sp,-4
80005b6a:	e3 cd 80 80 	ldm	sp++,r7,pc
80005b6e:	00 00       	add	r0,r0
80005b70:	80 00       	ld.sh	r0,r0[0x0]
80005b72:	59 cc       	cp.w	r12,28
80005b74:	80 00       	ld.sh	r0,r0[0x0]
80005b76:	5a 0c       	cp.w	r12,-32

80005b78 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80005b78:	eb cd 40 80 	pushm	r7,lr
80005b7c:	1a 97       	mov	r7,sp
80005b7e:	20 1d       	sub	sp,4
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80005b80:	e1 b8 00 00 	mfsr	r8,0x0
80005b84:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80005b88:	d3 03       	ssrf	0x10

	return flags;
80005b8a:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80005b8e:	10 9c       	mov	r12,r8
80005b90:	2f fd       	sub	sp,-4
80005b92:	e3 cd 80 80 	ldm	sp++,r7,pc

80005b96 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80005b96:	eb cd 40 80 	pushm	r7,lr
80005b9a:	1a 97       	mov	r7,sp
80005b9c:	20 1d       	sub	sp,4
80005b9e:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80005ba2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005ba6:	e6 18 00 01 	andh	r8,0x1,COH
80005baa:	5f 08       	sreq	r8
80005bac:	5c 58       	castu.b	r8
}
80005bae:	10 9c       	mov	r12,r8
80005bb0:	2f fd       	sub	sp,-4
80005bb2:	e3 cd 80 80 	ldm	sp++,r7,pc
80005bb6:	d7 03       	nop

80005bb8 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80005bb8:	eb cd 40 80 	pushm	r7,lr
80005bbc:	1a 97       	mov	r7,sp
80005bbe:	20 1d       	sub	sp,4
80005bc0:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80005bc4:	ee fc ff fc 	ld.w	r12,r7[-4]
80005bc8:	f0 1f 00 05 	mcall	80005bdc <cpu_irq_restore+0x24>
80005bcc:	18 98       	mov	r8,r12
80005bce:	58 08       	cp.w	r8,0
80005bd0:	c0 20       	breq	80005bd4 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80005bd2:	d5 03       	csrf	0x10
   }

	barrier();
}
80005bd4:	2f fd       	sub	sp,-4
80005bd6:	e3 cd 80 80 	ldm	sp++,r7,pc
80005bda:	00 00       	add	r0,r0
80005bdc:	80 00       	ld.sh	r0,r0[0x0]
80005bde:	5b 96       	cp.w	r6,-7

80005be0 <pll_enable>:
	AVR32_SCIF.pll[pll_id] = cfg->ctrl;
	cpu_irq_restore(flags);
}

void pll_enable(const struct pll_config *cfg, unsigned int pll_id)
{
80005be0:	eb cd 40 80 	pushm	r7,lr
80005be4:	1a 97       	mov	r7,sp
80005be6:	20 3d       	sub	sp,12
80005be8:	ef 4c ff f8 	st.w	r7[-8],r12
80005bec:	ef 4b ff f4 	st.w	r7[-12],r11
	irqflags_t flags;

	Assert(pll_id < NR_PLLS);

	flags = cpu_irq_save();
80005bf0:	f0 1f 00 10 	mcall	80005c30 <pll_enable+0x50>
80005bf4:	18 98       	mov	r8,r12
80005bf6:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_SCIF.unlock = 0xaa000000 | (AVR32_SCIF_PLL + (4 * pll_id));
80005bfa:	fe 78 08 00 	mov	r8,-63488
80005bfe:	ee f9 ff f4 	ld.w	r9,r7[-12]
80005c02:	2f 99       	sub	r9,-7
80005c04:	a3 69       	lsl	r9,0x2
80005c06:	ea 19 aa 00 	orh	r9,0xaa00
80005c0a:	91 69       	st.w	r8[0x18],r9
	AVR32_SCIF.pll[pll_id] = cfg->ctrl | (1U << AVR32_SCIF_PLLEN);
80005c0c:	fe 78 08 00 	mov	r8,-63488
80005c10:	ee f9 ff f4 	ld.w	r9,r7[-12]
80005c14:	ee fa ff f8 	ld.w	r10,r7[-8]
80005c18:	74 0a       	ld.w	r10,r10[0x0]
80005c1a:	a1 aa       	sbr	r10,0x0
80005c1c:	2f 99       	sub	r9,-7
80005c1e:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
	cpu_irq_restore(flags);
80005c22:	ee fc ff fc 	ld.w	r12,r7[-4]
80005c26:	f0 1f 00 04 	mcall	80005c34 <pll_enable+0x54>
}
80005c2a:	2f dd       	sub	sp,-12
80005c2c:	e3 cd 80 80 	ldm	sp++,r7,pc
80005c30:	80 00       	ld.sh	r0,r0[0x0]
80005c32:	5b 78       	cp.w	r8,-9
80005c34:	80 00       	ld.sh	r0,r0[0x0]
80005c36:	5b b8       	cp.w	r8,-5

80005c38 <pll_disable>:

void pll_disable(unsigned int pll_id)
{
80005c38:	eb cd 40 80 	pushm	r7,lr
80005c3c:	1a 97       	mov	r7,sp
80005c3e:	20 2d       	sub	sp,8
80005c40:	ef 4c ff f8 	st.w	r7[-8],r12
	irqflags_t flags;

	Assert(pll_id < NR_PLLS);

	flags = cpu_irq_save();
80005c44:	f0 1f 00 0f 	mcall	80005c80 <pll_disable+0x48>
80005c48:	18 98       	mov	r8,r12
80005c4a:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_SCIF.unlock = 0xaa000000 | (AVR32_SCIF_PLL + (4 * pll_id));
80005c4e:	fe 78 08 00 	mov	r8,-63488
80005c52:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005c56:	2f 99       	sub	r9,-7
80005c58:	a3 69       	lsl	r9,0x2
80005c5a:	ea 19 aa 00 	orh	r9,0xaa00
80005c5e:	91 69       	st.w	r8[0x18],r9
	AVR32_SCIF.pll[pll_id] = 0;
80005c60:	fe 78 08 00 	mov	r8,-63488
80005c64:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005c68:	2f 99       	sub	r9,-7
80005c6a:	30 0a       	mov	r10,0
80005c6c:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
	cpu_irq_restore(flags);
80005c70:	ee fc ff fc 	ld.w	r12,r7[-4]
80005c74:	f0 1f 00 04 	mcall	80005c84 <pll_disable+0x4c>
}
80005c78:	2f ed       	sub	sp,-8
80005c7a:	e3 cd 80 80 	ldm	sp++,r7,pc
80005c7e:	00 00       	add	r0,r0
80005c80:	80 00       	ld.sh	r0,r0[0x0]
80005c82:	5b 78       	cp.w	r8,-9
80005c84:	80 00       	ld.sh	r0,r0[0x0]
80005c86:	5b b8       	cp.w	r8,-5

80005c88 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80005c88:	eb cd 40 80 	pushm	r7,lr
80005c8c:	1a 97       	mov	r7,sp
80005c8e:	20 1d       	sub	sp,4
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80005c90:	e1 b8 00 00 	mfsr	r8,0x0
80005c94:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80005c98:	d3 03       	ssrf	0x10

	return flags;
80005c9a:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80005c9e:	10 9c       	mov	r12,r8
80005ca0:	2f fd       	sub	sp,-4
80005ca2:	e3 cd 80 80 	ldm	sp++,r7,pc

80005ca6 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80005ca6:	eb cd 40 80 	pushm	r7,lr
80005caa:	1a 97       	mov	r7,sp
80005cac:	20 1d       	sub	sp,4
80005cae:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80005cb2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005cb6:	e6 18 00 01 	andh	r8,0x1,COH
80005cba:	5f 08       	sreq	r8
80005cbc:	5c 58       	castu.b	r8
}
80005cbe:	10 9c       	mov	r12,r8
80005cc0:	2f fd       	sub	sp,-4
80005cc2:	e3 cd 80 80 	ldm	sp++,r7,pc
80005cc6:	d7 03       	nop

80005cc8 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80005cc8:	eb cd 40 80 	pushm	r7,lr
80005ccc:	1a 97       	mov	r7,sp
80005cce:	20 1d       	sub	sp,4
80005cd0:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80005cd4:	ee fc ff fc 	ld.w	r12,r7[-4]
80005cd8:	f0 1f 00 05 	mcall	80005cec <cpu_irq_restore+0x24>
80005cdc:	18 98       	mov	r8,r12
80005cde:	58 08       	cp.w	r8,0
80005ce0:	c0 20       	breq	80005ce4 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80005ce2:	d5 03       	csrf	0x10
   }

	barrier();
}
80005ce4:	2f fd       	sub	sp,-4
80005ce6:	e3 cd 80 80 	ldm	sp++,r7,pc
80005cea:	00 00       	add	r0,r0
80005cec:	80 00       	ld.sh	r0,r0[0x0]
80005cee:	5c a6       	swap.h	r6

80005cf0 <sysclk_set_prescalers>:
 * \param pbc_shift The PBC clock will be divided by \f$2^{pbc\_shift}\f$
 */
void sysclk_set_prescalers(unsigned int cpu_shift,
		unsigned int pba_shift, unsigned int pbb_shift,
		unsigned int pbc_shift)
{
80005cf0:	eb cd 40 80 	pushm	r7,lr
80005cf4:	1a 97       	mov	r7,sp
80005cf6:	20 9d       	sub	sp,36
80005cf8:	ef 4c ff e8 	st.w	r7[-24],r12
80005cfc:	ef 4b ff e4 	st.w	r7[-28],r11
80005d00:	ef 4a ff e0 	st.w	r7[-32],r10
80005d04:	ef 49 ff dc 	st.w	r7[-36],r9
	irqflags_t flags;
	uint32_t   cpu_cksel = 0;
80005d08:	30 08       	mov	r8,0
80005d0a:	ef 48 ff f0 	st.w	r7[-16],r8
	uint32_t   pba_cksel = 0;
80005d0e:	30 08       	mov	r8,0
80005d10:	ef 48 ff f4 	st.w	r7[-12],r8
	uint32_t   pbb_cksel = 0;
80005d14:	30 08       	mov	r8,0
80005d16:	ef 48 ff f8 	st.w	r7[-8],r8
	uint32_t   pbc_cksel = 0;
80005d1a:	30 08       	mov	r8,0
80005d1c:	ef 48 ff fc 	st.w	r7[-4],r8

	Assert(cpu_shift <= pba_shift);
	Assert(cpu_shift <= pbb_shift);

	if (cpu_shift > 0)
80005d20:	ee f8 ff e8 	ld.w	r8,r7[-24]
80005d24:	58 08       	cp.w	r8,0
80005d26:	c0 70       	breq	80005d34 <sysclk_set_prescalers+0x44>
		cpu_cksel = ((cpu_shift - 1) << AVR32_PM_CPUSEL_CPUSEL)
80005d28:	ee f8 ff e8 	ld.w	r8,r7[-24]
80005d2c:	20 18       	sub	r8,1
80005d2e:	a7 b8       	sbr	r8,0x7
80005d30:	ef 48 ff f0 	st.w	r7[-16],r8
				| (1U << AVR32_PM_CPUDIV);

	if (pba_shift > 0)
80005d34:	ee f8 ff e4 	ld.w	r8,r7[-28]
80005d38:	58 08       	cp.w	r8,0
80005d3a:	c0 70       	breq	80005d48 <sysclk_set_prescalers+0x58>
		pba_cksel = ((pba_shift - 1) << AVR32_PM_PBASEL_PBSEL)
80005d3c:	ee f8 ff e4 	ld.w	r8,r7[-28]
80005d40:	20 18       	sub	r8,1
80005d42:	a7 b8       	sbr	r8,0x7
80005d44:	ef 48 ff f4 	st.w	r7[-12],r8
				| (1U << AVR32_PM_PBADIV);

	if (pbb_shift > 0)
80005d48:	ee f8 ff e0 	ld.w	r8,r7[-32]
80005d4c:	58 08       	cp.w	r8,0
80005d4e:	c0 70       	breq	80005d5c <sysclk_set_prescalers+0x6c>
		pbb_cksel = ((pbb_shift - 1) << AVR32_PM_PBBSEL_PBSEL)
80005d50:	ee f8 ff e0 	ld.w	r8,r7[-32]
80005d54:	20 18       	sub	r8,1
80005d56:	a7 b8       	sbr	r8,0x7
80005d58:	ef 48 ff f8 	st.w	r7[-8],r8
				| (1U << AVR32_PM_PBBDIV);

	if (pbc_shift > 0)
80005d5c:	ee f8 ff dc 	ld.w	r8,r7[-36]
80005d60:	58 08       	cp.w	r8,0
80005d62:	c0 70       	breq	80005d70 <sysclk_set_prescalers+0x80>
		pbc_cksel = ((pbc_shift - 1) << AVR32_PM_PBCSEL_PBSEL)
80005d64:	ee f8 ff dc 	ld.w	r8,r7[-36]
80005d68:	20 18       	sub	r8,1
80005d6a:	a7 b8       	sbr	r8,0x7
80005d6c:	ef 48 ff fc 	st.w	r7[-4],r8
				| (1U << AVR32_PM_PBCDIV);

	flags = cpu_irq_save();
80005d70:	f0 1f 00 1e 	mcall	80005de8 <sysclk_set_prescalers+0xf8>
80005d74:	18 98       	mov	r8,r12
80005d76:	ef 48 ff ec 	st.w	r7[-20],r8
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_CPUSEL;
80005d7a:	fe 78 04 00 	mov	r8,-64512
80005d7e:	30 49       	mov	r9,4
80005d80:	ea 19 aa 00 	orh	r9,0xaa00
80005d84:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.cpusel = cpu_cksel;
80005d88:	fe 78 04 00 	mov	r8,-64512
80005d8c:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005d90:	91 19       	st.w	r8[0x4],r9
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBASEL;
80005d92:	fe 78 04 00 	mov	r8,-64512
80005d96:	30 c9       	mov	r9,12
80005d98:	ea 19 aa 00 	orh	r9,0xaa00
80005d9c:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.pbasel = pba_cksel;
80005da0:	fe 78 04 00 	mov	r8,-64512
80005da4:	ee f9 ff f4 	ld.w	r9,r7[-12]
80005da8:	91 39       	st.w	r8[0xc],r9
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBBSEL;
80005daa:	fe 78 04 00 	mov	r8,-64512
80005dae:	31 09       	mov	r9,16
80005db0:	ea 19 aa 00 	orh	r9,0xaa00
80005db4:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.pbbsel = pbb_cksel;
80005db8:	fe 78 04 00 	mov	r8,-64512
80005dbc:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005dc0:	91 49       	st.w	r8[0x10],r9
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBCSEL;
80005dc2:	fe 78 04 00 	mov	r8,-64512
80005dc6:	31 49       	mov	r9,20
80005dc8:	ea 19 aa 00 	orh	r9,0xaa00
80005dcc:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.pbcsel = pbc_cksel;
80005dd0:	fe 78 04 00 	mov	r8,-64512
80005dd4:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005dd8:	91 59       	st.w	r8[0x14],r9
	cpu_irq_restore(flags);
80005dda:	ee fc ff ec 	ld.w	r12,r7[-20]
80005dde:	f0 1f 00 04 	mcall	80005dec <sysclk_set_prescalers+0xfc>
}
80005de2:	2f 7d       	sub	sp,-36
80005de4:	e3 cd 80 80 	ldm	sp++,r7,pc
80005de8:	80 00       	ld.sh	r0,r0[0x0]
80005dea:	5c 88       	casts.h	r8
80005dec:	80 00       	ld.sh	r0,r0[0x0]
80005dee:	5c c8       	swap.bh	r8

80005df0 <sysclk_set_source>:
 *
 * \param src The new system clock source. Must be one of the constants
 * from the <em>System Clock Sources</em> section.
 */
void sysclk_set_source(uint_fast8_t src)
{
80005df0:	eb cd 40 80 	pushm	r7,lr
80005df4:	1a 97       	mov	r7,sp
80005df6:	20 2d       	sub	sp,8
80005df8:	ef 4c ff f8 	st.w	r7[-8],r12
	irqflags_t flags;

	Assert(src <= SYSCLK_SRC_RC120M);

	flags = cpu_irq_save();
80005dfc:	f0 1f 00 0c 	mcall	80005e2c <sysclk_set_source+0x3c>
80005e00:	18 98       	mov	r8,r12
80005e02:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_MCCTRL;
80005e06:	fe 78 04 00 	mov	r8,-64512
80005e0a:	fc 19 aa 00 	movh	r9,0xaa00
80005e0e:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.mcctrl = src;
80005e12:	fe 78 04 00 	mov	r8,-64512
80005e16:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005e1a:	91 09       	st.w	r8[0x0],r9
	cpu_irq_restore(flags);
80005e1c:	ee fc ff fc 	ld.w	r12,r7[-4]
80005e20:	f0 1f 00 04 	mcall	80005e30 <sysclk_set_source+0x40>
}
80005e24:	2f ed       	sub	sp,-8
80005e26:	e3 cd 80 80 	ldm	sp++,r7,pc
80005e2a:	00 00       	add	r0,r0
80005e2c:	80 00       	ld.sh	r0,r0[0x0]
80005e2e:	5c 88       	casts.h	r8
80005e30:	80 00       	ld.sh	r0,r0[0x0]
80005e32:	5c c8       	swap.bh	r8

80005e34 <twi_master_read>:
 *                     (see \ref twim_package_t)
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read (volatile avr32_twi_t *twim,
		const twi_package_t *package)
{
80005e34:	eb cd 40 80 	pushm	r7,lr
80005e38:	1a 97       	mov	r7,sp
80005e3a:	20 2d       	sub	sp,8
80005e3c:	ef 4c ff fc 	st.w	r7[-4],r12
80005e40:	ef 4b ff f8 	st.w	r7[-8],r11
	return (twim_read_packet (twim, package));
80005e44:	ee fb ff f8 	ld.w	r11,r7[-8]
80005e48:	ee fc ff fc 	ld.w	r12,r7[-4]
80005e4c:	f0 1f 00 04 	mcall	80005e5c <twi_master_read+0x28>
80005e50:	18 98       	mov	r8,r12
}
80005e52:	10 9c       	mov	r12,r8
80005e54:	2f ed       	sub	sp,-8
80005e56:	e3 cd 80 80 	ldm	sp++,r7,pc
80005e5a:	00 00       	add	r0,r0
80005e5c:	80 00       	ld.sh	r0,r0[0x0]
80005e5e:	51 8c       	stdsp	sp[0x60],r12

80005e60 <twi_master_write>:
 *                     (see \ref twim_package_t)
 * \return STATUS_OK   if all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write (volatile avr32_twi_t *twim,
		const twi_package_t *package)
{
80005e60:	eb cd 40 80 	pushm	r7,lr
80005e64:	1a 97       	mov	r7,sp
80005e66:	20 2d       	sub	sp,8
80005e68:	ef 4c ff fc 	st.w	r7[-4],r12
80005e6c:	ef 4b ff f8 	st.w	r7[-8],r11
	return (twim_write_packet (twim, package));
80005e70:	ee fb ff f8 	ld.w	r11,r7[-8]
80005e74:	ee fc ff fc 	ld.w	r12,r7[-4]
80005e78:	f0 1f 00 04 	mcall	80005e88 <twi_master_write+0x28>
80005e7c:	18 98       	mov	r8,r12
}
80005e7e:	10 9c       	mov	r12,r8
80005e80:	2f ed       	sub	sp,-8
80005e82:	e3 cd 80 80 	ldm	sp++,r7,pc
80005e86:	00 00       	add	r0,r0
80005e88:	80 00       	ld.sh	r0,r0[0x0]
80005e8a:	53 08       	stdsp	sp[0xc0],r8

80005e8c <PCA9952_write_reg>:
 *
 * \param reg_index Register address. Use macros as defined in the header file.
 * \param data Data that should be written to the device register.
 */
void PCA9952_write_reg(unsigned char topBotn, uint8_t reg_index, uint8_t data)
{
80005e8c:	eb cd 40 80 	pushm	r7,lr
80005e90:	1a 97       	mov	r7,sp
80005e92:	20 9d       	sub	sp,36
80005e94:	16 99       	mov	r9,r11
80005e96:	14 98       	mov	r8,r10
80005e98:	18 9a       	mov	r10,r12
80005e9a:	ef 6a ff e4 	st.b	r7[-28],r10
80005e9e:	ef 69 ff e0 	st.b	r7[-32],r9
80005ea2:	ef 68 ff dc 	st.b	r7[-36],r8
uint8_t pack[2];
twi_package_t twi_package;

	pack[0] = reg_index;
80005ea6:	ef 38 ff e0 	ld.ub	r8,r7[-32]
80005eaa:	ef 68 ff fc 	st.b	r7[-4],r8
	pack[1] = data;
80005eae:	ef 38 ff dc 	ld.ub	r8,r7[-36]
80005eb2:	ef 68 ff fd 	st.b	r7[-3],r8

//7apr15	twi_package.chip = PCA9952_TWI_ADDRESS;

	if (topBotn == LED_TOP)
80005eb6:	ef 39 ff e4 	ld.ub	r9,r7[-28]
80005eba:	30 08       	mov	r8,0
80005ebc:	f0 09 18 00 	cp.b	r9,r8
80005ec0:	c0 51       	brne	80005eca <PCA9952_write_reg+0x3e>
	{
		twi_package.chip = PCA9952_U7_TOPDRIVE_TWI_ADDRESS;
80005ec2:	36 08       	mov	r8,96
80005ec4:	ef 48 ff e8 	st.w	r7[-24],r8
80005ec8:	c0 a8       	rjmp	80005edc <PCA9952_write_reg+0x50>
	}
	else if (topBotn == LED_BOTTOM)
80005eca:	ef 39 ff e4 	ld.ub	r9,r7[-28]
80005ece:	30 18       	mov	r8,1
80005ed0:	f0 09 18 00 	cp.b	r9,r8
80005ed4:	c0 41       	brne	80005edc <PCA9952_write_reg+0x50>
	{
		twi_package.chip = PCA9952_U8_BOTDRIVE_TWI_ADDRESS;
80005ed6:	36 18       	mov	r8,97
80005ed8:	ef 48 ff e8 	st.w	r7[-24],r8
	}

	twi_package.addr_length = 0;
80005edc:	30 08       	mov	r8,0
80005ede:	ef 68 ff ef 	st.b	r7[-17],r8
	twi_package.buffer = &pack;
80005ee2:	ee c8 00 04 	sub	r8,r7,4
80005ee6:	ef 48 ff f0 	st.w	r7[-16],r8
	twi_package.length = sizeof(pack);
80005eea:	30 28       	mov	r8,2
80005eec:	ef 48 ff f4 	st.w	r7[-12],r8

	while(twi_master_write(PCA9952_TWI, &twi_package)!=TWI_SUCCESS);
80005ef0:	ee c8 00 18 	sub	r8,r7,24
80005ef4:	10 9b       	mov	r11,r8
80005ef6:	fe 7c 38 00 	mov	r12,-51200
80005efa:	f0 1f 00 05 	mcall	80005f0c <PCA9952_write_reg+0x80>
80005efe:	18 98       	mov	r8,r12
80005f00:	58 08       	cp.w	r8,0
80005f02:	cf 71       	brne	80005ef0 <PCA9952_write_reg+0x64>

	return;
}
80005f04:	2f 7d       	sub	sp,-36
80005f06:	e3 cd 80 80 	ldm	sp++,r7,pc
80005f0a:	00 00       	add	r0,r0
80005f0c:	80 00       	ld.sh	r0,r0[0x0]
80005f0e:	5e 60       	retmi	r0

80005f10 <PCA9952_read_reg>:
 *
 * \param reg_index Register address.
 * \returns Register content.
 */
uint8_t PCA9952_read_reg(unsigned char topBotn, uint8_t reg_index)
{
80005f10:	eb cd 40 8f 	pushm	r0-r3,r7,lr
80005f14:	1a 97       	mov	r7,sp
80005f16:	21 3d       	sub	sp,76
80005f18:	18 99       	mov	r9,r12
80005f1a:	16 98       	mov	r8,r11
80005f1c:	ef 69 ff b8 	st.b	r7[-72],r9
80005f20:	ef 68 ff b4 	st.b	r7[-76],r8
uint8_t data;
twi_package_t twi_package;

//7apr15	twi_package.chip = PCA9952_TWI_ADDRESS;

	if (topBotn == LED_TOP)
80005f24:	ef 39 ff b8 	ld.ub	r9,r7[-72]
80005f28:	30 08       	mov	r8,0
80005f2a:	f0 09 18 00 	cp.b	r9,r8
80005f2e:	c0 51       	brne	80005f38 <PCA9952_read_reg+0x28>
	{
		twi_package.chip = PCA9952_U7_TOPDRIVE_TWI_ADDRESS;
80005f30:	36 08       	mov	r8,96
80005f32:	ef 48 ff c8 	st.w	r7[-56],r8
80005f36:	c0 a8       	rjmp	80005f4a <PCA9952_read_reg+0x3a>
	}
	else if (topBotn == LED_BOTTOM)
80005f38:	ef 39 ff b8 	ld.ub	r9,r7[-72]
80005f3c:	30 18       	mov	r8,1
80005f3e:	f0 09 18 00 	cp.b	r9,r8
80005f42:	c0 41       	brne	80005f4a <PCA9952_read_reg+0x3a>
	{
		twi_package.chip = PCA9952_U8_BOTDRIVE_TWI_ADDRESS;
80005f44:	36 18       	mov	r8,97
80005f46:	ef 48 ff c8 	st.w	r7[-56],r8
	}

	twi_package.addr_length = 0;
80005f4a:	30 08       	mov	r8,0
80005f4c:	ef 68 ff cf 	st.b	r7[-49],r8
	twi_package.buffer = &reg_index;
80005f50:	ee c8 00 4c 	sub	r8,r7,76
80005f54:	ef 48 ff d0 	st.w	r7[-48],r8
	twi_package.length = 1;
80005f58:	30 18       	mov	r8,1
80005f5a:	ef 48 ff d4 	st.w	r7[-44],r8
	while(twi_master_write(PCA9952_TWI, &twi_package)!=TWI_SUCCESS);
80005f5e:	ee c8 00 38 	sub	r8,r7,56
80005f62:	10 9b       	mov	r11,r8
80005f64:	fe 7c 38 00 	mov	r12,-51200
80005f68:	f0 1f 00 5e 	mcall	800060e0 <PCA9952_read_reg+0x1d0>
80005f6c:	18 98       	mov	r8,r12
80005f6e:	58 08       	cp.w	r8,0
80005f70:	cf 71       	brne	80005f5e <PCA9952_read_reg+0x4e>
	* specified in the datasheet.
	* Also there seems to be a bug in the TWI module or the driver
	* since some delay here (code or real delay) adds about 500us
	* between the write and the next read cycle.
	*/
	cpu_delay_us(20, cpu_hz);
80005f72:	4d d8       	lddpc	r8,800060e4 <PCA9952_read_reg+0x1d4>
80005f74:	70 08       	ld.w	r8,r8[0x0]
80005f76:	31 49       	mov	r9,20
80005f78:	ef 49 ff e4 	st.w	r7[-28],r9
80005f7c:	ef 48 ff e0 	st.w	r7[-32],r8
80005f80:	ee f8 ff e4 	ld.w	r8,r7[-28]
80005f84:	ef 48 ff ec 	st.w	r7[-20],r8
80005f88:	ee f8 ff e0 	ld.w	r8,r7[-32]
80005f8c:	ef 48 ff e8 	st.w	r7[-24],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
80005f90:	ee f0 ff ec 	ld.w	r0,r7[-20]
80005f94:	30 01       	mov	r1,0
80005f96:	ee f2 ff e8 	ld.w	r2,r7[-24]
80005f9a:	30 03       	mov	r3,0
80005f9c:	e2 02 02 4a 	mul	r10,r1,r2
80005fa0:	e6 00 02 48 	mul	r8,r3,r0
80005fa4:	10 0a       	add	r10,r8
80005fa6:	e0 02 06 48 	mulu.d	r8,r0,r2
80005faa:	12 0a       	add	r10,r9
80005fac:	14 99       	mov	r9,r10
80005fae:	ee 7a 42 3f 	mov	r10,999999
80005fb2:	30 0b       	mov	r11,0
80005fb4:	f0 0a 00 0a 	add	r10,r8,r10
80005fb8:	f2 0b 00 4b 	adc	r11,r9,r11
80005fbc:	ee 78 42 40 	mov	r8,1000000
80005fc0:	30 09       	mov	r9,0
80005fc2:	f0 1f 00 4a 	mcall	800060e8 <PCA9952_read_reg+0x1d8>
80005fc6:	14 98       	mov	r8,r10
80005fc8:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
80005fca:	ef 48 ff f4 	st.w	r7[-12],r8
80005fce:	ee c8 00 44 	sub	r8,r7,68
80005fd2:	ef 48 ff f0 	st.w	r7[-16],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80005fd6:	e1 b8 00 42 	mfsr	r8,0x108
80005fda:	10 99       	mov	r9,r8
80005fdc:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005fe0:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80005fe2:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005fe6:	70 09       	ld.w	r9,r8[0x0]
80005fe8:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005fec:	10 09       	add	r9,r8
80005fee:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005ff2:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
80005ff4:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005ff8:	30 08       	mov	r8,0
80005ffa:	f3 68 00 08 	st.b	r9[8],r8
80005ffe:	ee c8 00 44 	sub	r8,r7,68
80006002:	ef 48 ff f8 	st.w	r7[-8],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80006006:	e1 b8 00 42 	mfsr	r8,0x108
8000600a:	ef 48 ff fc 	st.w	r7[-4],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
8000600e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006012:	f1 39 00 08 	ld.ub	r9,r8[8]
80006016:	30 28       	mov	r8,2
80006018:	f0 09 18 00 	cp.b	r9,r8
8000601c:	c0 31       	brne	80006022 <PCA9952_read_reg+0x112>
    return false;
8000601e:	30 08       	mov	r8,0
80006020:	c4 38       	rjmp	800060a6 <PCA9952_read_reg+0x196>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
80006022:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006026:	f1 39 00 08 	ld.ub	r9,r8[8]
8000602a:	30 18       	mov	r8,1
8000602c:	f0 09 18 00 	cp.b	r9,r8
80006030:	c0 31       	brne	80006036 <PCA9952_read_reg+0x126>
    return true;
80006032:	30 18       	mov	r8,1
80006034:	c3 98       	rjmp	800060a6 <PCA9952_read_reg+0x196>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80006036:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000603a:	70 09       	ld.w	r9,r8[0x0]
8000603c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006040:	70 18       	ld.w	r8,r8[0x4]
80006042:	10 39       	cp.w	r9,r8
80006044:	e0 88 00 1a 	brls	80006078 <PCA9952_read_reg+0x168>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80006048:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000604c:	70 08       	ld.w	r8,r8[0x0]
8000604e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006052:	10 39       	cp.w	r9,r8
80006054:	c1 02       	brcc	80006074 <PCA9952_read_reg+0x164>
80006056:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000605a:	70 18       	ld.w	r8,r8[0x4]
8000605c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006060:	10 39       	cp.w	r9,r8
80006062:	e0 88 00 09 	brls	80006074 <PCA9952_read_reg+0x164>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80006066:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000606a:	30 18       	mov	r8,1
8000606c:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80006070:	30 18       	mov	r8,1
80006072:	c1 a8       	rjmp	800060a6 <PCA9952_read_reg+0x196>
    }
    return false;
80006074:	30 08       	mov	r8,0
80006076:	c1 88       	rjmp	800060a6 <PCA9952_read_reg+0x196>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80006078:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000607c:	70 08       	ld.w	r8,r8[0x0]
8000607e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006082:	10 39       	cp.w	r9,r8
80006084:	c0 93       	brcs	80006096 <PCA9952_read_reg+0x186>
80006086:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000608a:	70 18       	ld.w	r8,r8[0x4]
8000608c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006090:	10 39       	cp.w	r9,r8
80006092:	e0 88 00 09 	brls	800060a4 <PCA9952_read_reg+0x194>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80006096:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000609a:	30 18       	mov	r8,1
8000609c:	f3 68 00 08 	st.b	r9[8],r8
      return true;
800060a0:	30 18       	mov	r8,1
800060a2:	c0 28       	rjmp	800060a6 <PCA9952_read_reg+0x196>
    }
    return false;
800060a4:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_us(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_us_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
800060a6:	58 08       	cp.w	r8,0
800060a8:	ca b0       	breq	80005ffe <PCA9952_read_reg+0xee>

//7apr15 this was set above, no need to reassign	twi_package.chip = PCA9952_TWI_ADDRESS;
	twi_package.addr_length = 0;
800060aa:	30 08       	mov	r8,0
800060ac:	ef 68 ff cf 	st.b	r7[-49],r8
	twi_package.buffer = &data;
800060b0:	ee c8 00 21 	sub	r8,r7,33
800060b4:	ef 48 ff d0 	st.w	r7[-48],r8
	twi_package.length = 1;
800060b8:	30 18       	mov	r8,1
800060ba:	ef 48 ff d4 	st.w	r7[-44],r8
	while(twi_master_read(PCA9952_TWI, &twi_package)!=TWI_SUCCESS);
800060be:	ee c8 00 38 	sub	r8,r7,56
800060c2:	10 9b       	mov	r11,r8
800060c4:	fe 7c 38 00 	mov	r12,-51200
800060c8:	f0 1f 00 09 	mcall	800060ec <PCA9952_read_reg+0x1dc>
800060cc:	18 98       	mov	r8,r12
800060ce:	58 08       	cp.w	r8,0
800060d0:	cf 71       	brne	800060be <PCA9952_read_reg+0x1ae>

	return data;
800060d2:	ef 38 ff df 	ld.ub	r8,r7[-33]
}
800060d6:	10 9c       	mov	r12,r8
800060d8:	2e dd       	sub	sp,-76
800060da:	e3 cd 80 8f 	ldm	sp++,r0-r3,r7,pc
800060de:	00 00       	add	r0,r0
800060e0:	80 00       	ld.sh	r0,r0[0x0]
800060e2:	5e 60       	retmi	r0
800060e4:	00 00       	add	r0,r0
800060e6:	07 b4       	ld.ub	r4,r3[0x3]
800060e8:	80 00       	ld.sh	r0,r0[0x0]
800060ea:	c0 36       	brmi	800060f0 <PCA9952_init>
800060ec:	80 00       	ld.sh	r0,r0[0x0]
800060ee:	5e 34       	retlo	r4

800060f0 <PCA9952_init>:


void PCA9952_init(void) //7apr15
{
800060f0:	eb cd 40 80 	pushm	r7,lr
800060f4:	1a 97       	mov	r7,sp
800060f6:	20 1d       	sub	sp,4
	/* Store cpu frequency locally*/
//7apr15	cpu_hz = fcpu;

	//Note output is off at the chip level before coming into this routine, LED_OEn set high before calling this function from main()

	PCA9952_write_reg(LED_TOP, PCA9952_MODE1, 0);		//No autoincrement, normal mode not sleep, does not respond to sub or allcall addresses
800060f8:	30 0a       	mov	r10,0
800060fa:	30 0b       	mov	r11,0
800060fc:	30 0c       	mov	r12,0
800060fe:	f0 1f 00 32 	mcall	800061c4 <PCA9952_init+0xd4>
	PCA9952_write_reg(LED_TOP, PCA9952_MODE2, 0);		//Dimming not blinking, change on stop not ack (don't really care but have to pick something)
80006102:	30 0a       	mov	r10,0
80006104:	30 1b       	mov	r11,1
80006106:	30 0c       	mov	r12,0
80006108:	f0 1f 00 2f 	mcall	800061c4 <PCA9952_init+0xd4>
	PCA9952_write_reg(LED_TOP, PCA9952_IREFALL, LED_DRIVER_CURRENT); //9apr15 drive at half current for now, power supply circuit needs modification
8000610c:	36 4a       	mov	r10,100
8000610e:	34 3b       	mov	r11,67
80006110:	30 0c       	mov	r12,0
80006112:	f0 1f 00 2d 	mcall	800061c4 <PCA9952_init+0xd4>
	PCA9952_write_reg(LED_TOP, PCA9952_LEDOUT0, 0);		//Setting all channels off for now
80006116:	30 0a       	mov	r10,0
80006118:	30 2b       	mov	r11,2
8000611a:	30 0c       	mov	r12,0
8000611c:	f0 1f 00 2a 	mcall	800061c4 <PCA9952_init+0xd4>
	PCA9952_write_reg(LED_TOP, PCA9952_LEDOUT1, 0);
80006120:	30 0a       	mov	r10,0
80006122:	30 3b       	mov	r11,3
80006124:	30 0c       	mov	r12,0
80006126:	f0 1f 00 28 	mcall	800061c4 <PCA9952_init+0xd4>
	PCA9952_write_reg(LED_TOP, PCA9952_LEDOUT2, 0);
8000612a:	30 0a       	mov	r10,0
8000612c:	30 4b       	mov	r11,4
8000612e:	30 0c       	mov	r12,0
80006130:	f0 1f 00 25 	mcall	800061c4 <PCA9952_init+0xd4>
	PCA9952_write_reg(LED_TOP, PCA9952_LEDOUT3, 0);
80006134:	30 0a       	mov	r10,0
80006136:	30 5b       	mov	r11,5
80006138:	30 0c       	mov	r12,0
8000613a:	f0 1f 00 23 	mcall	800061c4 <PCA9952_init+0xd4>

	tmp1 = PCA9952_read_reg(LED_TOP, PCA9952_EFLAG0);	//TODO: just see what we get, will need to weave error checking into this system later
8000613e:	34 4b       	mov	r11,68
80006140:	30 0c       	mov	r12,0
80006142:	f0 1f 00 22 	mcall	800061c8 <PCA9952_init+0xd8>
80006146:	18 98       	mov	r8,r12
80006148:	ef 68 ff ff 	st.b	r7[-1],r8
	tmp2 = PCA9952_read_reg(LED_TOP, PCA9952_EFLAG1);
8000614c:	34 5b       	mov	r11,69
8000614e:	30 0c       	mov	r12,0
80006150:	f0 1f 00 1e 	mcall	800061c8 <PCA9952_init+0xd8>
80006154:	18 98       	mov	r8,r12
80006156:	ef 68 ff fe 	st.b	r7[-2],r8

	PCA9952_write_reg(LED_BOTTOM, PCA9952_MODE1, 0);		//No autoincrement, normal mode not sleep, does not respond to sub or allcall addresses
8000615a:	30 0a       	mov	r10,0
8000615c:	30 0b       	mov	r11,0
8000615e:	30 1c       	mov	r12,1
80006160:	f0 1f 00 19 	mcall	800061c4 <PCA9952_init+0xd4>
	PCA9952_write_reg(LED_BOTTOM, PCA9952_MODE2, 0);		//Dimming not blinking, change on stop not ack (don't really care but have to pick something)
80006164:	30 0a       	mov	r10,0
80006166:	30 1b       	mov	r11,1
80006168:	30 1c       	mov	r12,1
8000616a:	f0 1f 00 17 	mcall	800061c4 <PCA9952_init+0xd4>
	PCA9952_write_reg(LED_BOTTOM, PCA9952_IREFALL, LED_DRIVER_CURRENT); //9apr15 drive at half current for now, power supply circuit needs modification
8000616e:	36 4a       	mov	r10,100
80006170:	34 3b       	mov	r11,67
80006172:	30 1c       	mov	r12,1
80006174:	f0 1f 00 14 	mcall	800061c4 <PCA9952_init+0xd4>
	PCA9952_write_reg(LED_BOTTOM, PCA9952_LEDOUT0, 0);		//Setting all channels off for now
80006178:	30 0a       	mov	r10,0
8000617a:	30 2b       	mov	r11,2
8000617c:	30 1c       	mov	r12,1
8000617e:	f0 1f 00 12 	mcall	800061c4 <PCA9952_init+0xd4>
	PCA9952_write_reg(LED_BOTTOM, PCA9952_LEDOUT1, 0);
80006182:	30 0a       	mov	r10,0
80006184:	30 3b       	mov	r11,3
80006186:	30 1c       	mov	r12,1
80006188:	f0 1f 00 0f 	mcall	800061c4 <PCA9952_init+0xd4>
	PCA9952_write_reg(LED_BOTTOM, PCA9952_LEDOUT2, 0);
8000618c:	30 0a       	mov	r10,0
8000618e:	30 4b       	mov	r11,4
80006190:	30 1c       	mov	r12,1
80006192:	f0 1f 00 0d 	mcall	800061c4 <PCA9952_init+0xd4>
	PCA9952_write_reg(LED_BOTTOM, PCA9952_LEDOUT3, 0);
80006196:	30 0a       	mov	r10,0
80006198:	30 5b       	mov	r11,5
8000619a:	30 1c       	mov	r12,1
8000619c:	f0 1f 00 0a 	mcall	800061c4 <PCA9952_init+0xd4>

	tmp3 = PCA9952_read_reg(LED_BOTTOM, PCA9952_EFLAG0);	//TODO: just see what we get, will need to weave error checking into this system later
800061a0:	34 4b       	mov	r11,68
800061a2:	30 1c       	mov	r12,1
800061a4:	f0 1f 00 09 	mcall	800061c8 <PCA9952_init+0xd8>
800061a8:	18 98       	mov	r8,r12
800061aa:	ef 68 ff fd 	st.b	r7[-3],r8
	tmp4 = PCA9952_read_reg(LED_BOTTOM, PCA9952_EFLAG1);
800061ae:	34 5b       	mov	r11,69
800061b0:	30 1c       	mov	r12,1
800061b2:	f0 1f 00 06 	mcall	800061c8 <PCA9952_init+0xd8>
800061b6:	18 98       	mov	r8,r12
800061b8:	ef 68 ff fc 	st.b	r7[-4],r8

}
800061bc:	2f fd       	sub	sp,-4
800061be:	e3 cd 80 80 	ldm	sp++,r7,pc
800061c2:	00 00       	add	r0,r0
800061c4:	80 00       	ld.sh	r0,r0[0x0]
800061c6:	5e 8c       	retls	r12
800061c8:	80 00       	ld.sh	r0,r0[0x0]
800061ca:	5f 10       	srne	r0

800061cc <PCA9952_channel>:


void PCA9952_channel(unsigned char topBotn, unsigned char channel, unsigned char onOffn);
void PCA9952_channel(unsigned char topBotn, unsigned char channel, unsigned char onOffn)
{
800061cc:	eb cd 40 80 	pushm	r7,lr
800061d0:	1a 97       	mov	r7,sp
800061d2:	20 5d       	sub	sp,20
800061d4:	16 99       	mov	r9,r11
800061d6:	14 98       	mov	r8,r10
800061d8:	18 9a       	mov	r10,r12
800061da:	ef 6a ff f4 	st.b	r7[-12],r10
800061de:	ef 69 ff f0 	st.b	r7[-16],r9
800061e2:	ef 68 ff ec 	st.b	r7[-20],r8
	unsigned char regIdx, regPos, regShadow, maskVal, writeVal;
	
	regIdx = (channel / 4); //LEDOUT0 controls channels 0..3, LEDOUT1 controls channels 4..7 etc.
800061e6:	ef 38 ff f0 	ld.ub	r8,r7[-16]
800061ea:	a3 88       	lsr	r8,0x2
800061ec:	ef 68 ff fb 	st.b	r7[-5],r8
	regPos = (channel % 4);
800061f0:	ef 38 ff f0 	ld.ub	r8,r7[-16]
800061f4:	f1 d8 c0 02 	bfextu	r8,r8,0x0,0x2
800061f8:	ef 68 ff fc 	st.b	r7[-4],r8
	
	switch(regIdx)
800061fc:	ef 38 ff fb 	ld.ub	r8,r7[-5]
80006200:	58 18       	cp.w	r8,1
80006202:	c1 50       	breq	8000622c <PCA9952_channel+0x60>
80006204:	e0 89 00 05 	brgt	8000620e <PCA9952_channel+0x42>
80006208:	58 08       	cp.w	r8,0
8000620a:	c0 70       	breq	80006218 <PCA9952_channel+0x4c>
8000620c:	c2 d8       	rjmp	80006266 <PCA9952_channel+0x9a>
8000620e:	58 28       	cp.w	r8,2
80006210:	c1 80       	breq	80006240 <PCA9952_channel+0x74>
80006212:	58 38       	cp.w	r8,3
80006214:	c2 00       	breq	80006254 <PCA9952_channel+0x88>
80006216:	c2 88       	rjmp	80006266 <PCA9952_channel+0x9a>
	{
		case 0:
			regShadow = PCA9952_read_reg(topBotn,PCA9952_LEDOUT0);
80006218:	ef 38 ff f4 	ld.ub	r8,r7[-12]
8000621c:	30 2b       	mov	r11,2
8000621e:	10 9c       	mov	r12,r8
80006220:	f0 1f 00 49 	mcall	80006344 <PCA9952_channel+0x178>
80006224:	18 98       	mov	r8,r12
80006226:	ef 68 ff fd 	st.b	r7[-3],r8
			break;
8000622a:	c1 e8       	rjmp	80006266 <PCA9952_channel+0x9a>
		case 1:
			regShadow = PCA9952_read_reg(topBotn,PCA9952_LEDOUT1);
8000622c:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80006230:	30 3b       	mov	r11,3
80006232:	10 9c       	mov	r12,r8
80006234:	f0 1f 00 44 	mcall	80006344 <PCA9952_channel+0x178>
80006238:	18 98       	mov	r8,r12
8000623a:	ef 68 ff fd 	st.b	r7[-3],r8
			break;
8000623e:	c1 48       	rjmp	80006266 <PCA9952_channel+0x9a>
		case 2:
			regShadow = PCA9952_read_reg(topBotn,PCA9952_LEDOUT2);
80006240:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80006244:	30 4b       	mov	r11,4
80006246:	10 9c       	mov	r12,r8
80006248:	f0 1f 00 3f 	mcall	80006344 <PCA9952_channel+0x178>
8000624c:	18 98       	mov	r8,r12
8000624e:	ef 68 ff fd 	st.b	r7[-3],r8
			break;
80006252:	c0 a8       	rjmp	80006266 <PCA9952_channel+0x9a>
		case 3:
			regShadow = PCA9952_read_reg(topBotn,PCA9952_LEDOUT3);
80006254:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80006258:	30 5b       	mov	r11,5
8000625a:	10 9c       	mov	r12,r8
8000625c:	f0 1f 00 3a 	mcall	80006344 <PCA9952_channel+0x178>
80006260:	18 98       	mov	r8,r12
80006262:	ef 68 ff fd 	st.b	r7[-3],r8
			break;		
	}

	maskVal = 0xFF << (regPos * 2);
80006266:	ef 38 ff fc 	ld.ub	r8,r7[-4]
8000626a:	a1 78       	lsl	r8,0x1
8000626c:	e0 69 00 ff 	mov	r9,255
80006270:	f2 08 09 48 	lsl	r8,r9,r8
80006274:	ef 68 ff fe 	st.b	r7[-2],r8
	maskVal = maskVal ^ 0xFF;
80006278:	ef 38 ff fe 	ld.ub	r8,r7[-2]
8000627c:	5c d8       	com	r8
8000627e:	ef 68 ff fe 	st.b	r7[-2],r8
	regShadow &= maskVal;
80006282:	ef 39 ff fd 	ld.ub	r9,r7[-3]
80006286:	ef 38 ff fe 	ld.ub	r8,r7[-2]
8000628a:	f3 e8 00 08 	and	r8,r9,r8
8000628e:	ef 68 ff fd 	st.b	r7[-3],r8

	if (onOffn == LED_ON)
80006292:	ef 39 ff ec 	ld.ub	r9,r7[-20]
80006296:	30 18       	mov	r8,1
80006298:	f0 09 18 00 	cp.b	r9,r8
8000629c:	c0 a1       	brne	800062b0 <PCA9952_channel+0xe4>
	{
		writeVal = (0x01 << (regPos * 2));
8000629e:	ef 38 ff fc 	ld.ub	r8,r7[-4]
800062a2:	a1 78       	lsl	r8,0x1
800062a4:	30 19       	mov	r9,1
800062a6:	f2 08 09 48 	lsl	r8,r9,r8
800062aa:	ef 68 ff ff 	st.b	r7[-1],r8
800062ae:	c0 a8       	rjmp	800062c2 <PCA9952_channel+0xf6>
	}
	else if (onOffn == LED_OFF)
800062b0:	ef 39 ff ec 	ld.ub	r9,r7[-20]
800062b4:	30 08       	mov	r8,0
800062b6:	f0 09 18 00 	cp.b	r9,r8
800062ba:	c0 41       	brne	800062c2 <PCA9952_channel+0xf6>
	{
		writeVal = 0;
800062bc:	30 08       	mov	r8,0
800062be:	ef 68 ff ff 	st.b	r7[-1],r8
	}
	
	regShadow |= writeVal;
800062c2:	ef 39 ff fd 	ld.ub	r9,r7[-3]
800062c6:	ef 38 ff ff 	ld.ub	r8,r7[-1]
800062ca:	f3 e8 10 08 	or	r8,r9,r8
800062ce:	ef 68 ff fd 	st.b	r7[-3],r8
	
	switch(regIdx)
800062d2:	ef 38 ff fb 	ld.ub	r8,r7[-5]
800062d6:	58 18       	cp.w	r8,1
800062d8:	c1 50       	breq	80006302 <PCA9952_channel+0x136>
800062da:	e0 89 00 05 	brgt	800062e4 <PCA9952_channel+0x118>
800062de:	58 08       	cp.w	r8,0
800062e0:	c0 70       	breq	800062ee <PCA9952_channel+0x122>
800062e2:	c2 d8       	rjmp	8000633c <PCA9952_channel+0x170>
800062e4:	58 28       	cp.w	r8,2
800062e6:	c1 80       	breq	80006316 <PCA9952_channel+0x14a>
800062e8:	58 38       	cp.w	r8,3
800062ea:	c2 00       	breq	8000632a <PCA9952_channel+0x15e>
800062ec:	c2 88       	rjmp	8000633c <PCA9952_channel+0x170>
	{
		case 0:
			PCA9952_write_reg(topBotn,PCA9952_LEDOUT0, regShadow);
800062ee:	ef 39 ff fd 	ld.ub	r9,r7[-3]
800062f2:	ef 38 ff f4 	ld.ub	r8,r7[-12]
800062f6:	12 9a       	mov	r10,r9
800062f8:	30 2b       	mov	r11,2
800062fa:	10 9c       	mov	r12,r8
800062fc:	f0 1f 00 13 	mcall	80006348 <PCA9952_channel+0x17c>
			break;
80006300:	c1 e8       	rjmp	8000633c <PCA9952_channel+0x170>
		case 1:
			PCA9952_write_reg(topBotn,PCA9952_LEDOUT1, regShadow);
80006302:	ef 39 ff fd 	ld.ub	r9,r7[-3]
80006306:	ef 38 ff f4 	ld.ub	r8,r7[-12]
8000630a:	12 9a       	mov	r10,r9
8000630c:	30 3b       	mov	r11,3
8000630e:	10 9c       	mov	r12,r8
80006310:	f0 1f 00 0e 	mcall	80006348 <PCA9952_channel+0x17c>
			break;
80006314:	c1 48       	rjmp	8000633c <PCA9952_channel+0x170>
		case 2:
			PCA9952_write_reg(topBotn,PCA9952_LEDOUT2, regShadow);
80006316:	ef 39 ff fd 	ld.ub	r9,r7[-3]
8000631a:	ef 38 ff f4 	ld.ub	r8,r7[-12]
8000631e:	12 9a       	mov	r10,r9
80006320:	30 4b       	mov	r11,4
80006322:	10 9c       	mov	r12,r8
80006324:	f0 1f 00 09 	mcall	80006348 <PCA9952_channel+0x17c>
			break;
80006328:	c0 a8       	rjmp	8000633c <PCA9952_channel+0x170>
		case 3:
			PCA9952_write_reg(topBotn,PCA9952_LEDOUT3, regShadow);
8000632a:	ef 39 ff fd 	ld.ub	r9,r7[-3]
8000632e:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80006332:	12 9a       	mov	r10,r9
80006334:	30 5b       	mov	r11,5
80006336:	10 9c       	mov	r12,r8
80006338:	f0 1f 00 04 	mcall	80006348 <PCA9952_channel+0x17c>
			break;
	}

}
8000633c:	2f bd       	sub	sp,-20
8000633e:	e3 cd 80 80 	ldm	sp++,r7,pc
80006342:	00 00       	add	r0,r0
80006344:	80 00       	ld.sh	r0,r0[0x0]
80006346:	5f 10       	srne	r0
80006348:	80 00       	ld.sh	r0,r0[0x0]
8000634a:	5e 8c       	retls	r12

8000634c <led_shelf>:

void led_shelf(unsigned char shelf, unsigned char onOffn)
{
8000634c:	eb cd 40 80 	pushm	r7,lr
80006350:	1a 97       	mov	r7,sp
80006352:	20 2d       	sub	sp,8
80006354:	18 99       	mov	r9,r12
80006356:	16 98       	mov	r8,r11
80006358:	ef 69 ff fc 	st.b	r7[-4],r9
8000635c:	ef 68 ff f8 	st.b	r7[-8],r8
	switch(shelf)
80006360:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80006364:	58 18       	cp.w	r8,1
80006366:	c2 f0       	breq	800063c4 <led_shelf+0x78>
80006368:	e0 89 00 05 	brgt	80006372 <led_shelf+0x26>
8000636c:	58 08       	cp.w	r8,0
8000636e:	c0 70       	breq	8000637c <led_shelf+0x30>
80006370:	c9 58       	rjmp	8000649a <led_shelf+0x14e>
80006372:	58 28       	cp.w	r8,2
80006374:	c4 c0       	breq	8000640c <led_shelf+0xc0>
80006376:	58 38       	cp.w	r8,3
80006378:	c6 e0       	breq	80006454 <led_shelf+0x108>
8000637a:	c9 08       	rjmp	8000649a <led_shelf+0x14e>
	{
		case 0: //bottom of LED board 0 which is the upper board in the shelf, and top of LED board 1 which is the lower board in the shelf
			PCA9952_channel(LED_BOTTOM, 0, onOffn);
8000637c:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80006380:	10 9a       	mov	r10,r8
80006382:	30 0b       	mov	r11,0
80006384:	30 1c       	mov	r12,1
80006386:	f0 1f 00 47 	mcall	800064a0 <led_shelf+0x154>
			PCA9952_channel(LED_BOTTOM, 1, onOffn);
8000638a:	ef 38 ff f8 	ld.ub	r8,r7[-8]
8000638e:	10 9a       	mov	r10,r8
80006390:	30 1b       	mov	r11,1
80006392:	30 1c       	mov	r12,1
80006394:	f0 1f 00 43 	mcall	800064a0 <led_shelf+0x154>
			PCA9952_channel(LED_BOTTOM, 2, onOffn);
80006398:	ef 38 ff f8 	ld.ub	r8,r7[-8]
8000639c:	10 9a       	mov	r10,r8
8000639e:	30 2b       	mov	r11,2
800063a0:	30 1c       	mov	r12,1
800063a2:	f0 1f 00 40 	mcall	800064a0 <led_shelf+0x154>
			PCA9952_channel(LED_TOP, 0, onOffn);
800063a6:	ef 38 ff f8 	ld.ub	r8,r7[-8]
800063aa:	10 9a       	mov	r10,r8
800063ac:	30 0b       	mov	r11,0
800063ae:	30 0c       	mov	r12,0
800063b0:	f0 1f 00 3c 	mcall	800064a0 <led_shelf+0x154>
			PCA9952_channel(LED_TOP, 1, onOffn);
800063b4:	ef 38 ff f8 	ld.ub	r8,r7[-8]
800063b8:	10 9a       	mov	r10,r8
800063ba:	30 1b       	mov	r11,1
800063bc:	30 0c       	mov	r12,0
800063be:	f0 1f 00 39 	mcall	800064a0 <led_shelf+0x154>
			break;
800063c2:	c6 c8       	rjmp	8000649a <led_shelf+0x14e>

		case 1: //bottom of LED board 1 which is the upper board in the shelf, and top of LED board 2 which is the lower board in the shelf
			PCA9952_channel(LED_BOTTOM, 3, onOffn);
800063c4:	ef 38 ff f8 	ld.ub	r8,r7[-8]
800063c8:	10 9a       	mov	r10,r8
800063ca:	30 3b       	mov	r11,3
800063cc:	30 1c       	mov	r12,1
800063ce:	f0 1f 00 35 	mcall	800064a0 <led_shelf+0x154>
			PCA9952_channel(LED_BOTTOM, 4, onOffn);
800063d2:	ef 38 ff f8 	ld.ub	r8,r7[-8]
800063d6:	10 9a       	mov	r10,r8
800063d8:	30 4b       	mov	r11,4
800063da:	30 1c       	mov	r12,1
800063dc:	f0 1f 00 31 	mcall	800064a0 <led_shelf+0x154>
			PCA9952_channel(LED_BOTTOM, 5, onOffn);
800063e0:	ef 38 ff f8 	ld.ub	r8,r7[-8]
800063e4:	10 9a       	mov	r10,r8
800063e6:	30 5b       	mov	r11,5
800063e8:	30 1c       	mov	r12,1
800063ea:	f0 1f 00 2e 	mcall	800064a0 <led_shelf+0x154>
			PCA9952_channel(LED_TOP, 2, onOffn);
800063ee:	ef 38 ff f8 	ld.ub	r8,r7[-8]
800063f2:	10 9a       	mov	r10,r8
800063f4:	30 2b       	mov	r11,2
800063f6:	30 0c       	mov	r12,0
800063f8:	f0 1f 00 2a 	mcall	800064a0 <led_shelf+0x154>
			PCA9952_channel(LED_TOP, 3, onOffn);
800063fc:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80006400:	10 9a       	mov	r10,r8
80006402:	30 3b       	mov	r11,3
80006404:	30 0c       	mov	r12,0
80006406:	f0 1f 00 27 	mcall	800064a0 <led_shelf+0x154>
			break;
8000640a:	c4 88       	rjmp	8000649a <led_shelf+0x14e>

		case 2: //bottom of LED board 2 which is the upper board in the shelf, and top of LED board 3 which is the lower board in the shelf
			PCA9952_channel(LED_BOTTOM, 6, onOffn);
8000640c:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80006410:	10 9a       	mov	r10,r8
80006412:	30 6b       	mov	r11,6
80006414:	30 1c       	mov	r12,1
80006416:	f0 1f 00 23 	mcall	800064a0 <led_shelf+0x154>
			PCA9952_channel(LED_BOTTOM, 7, onOffn);
8000641a:	ef 38 ff f8 	ld.ub	r8,r7[-8]
8000641e:	10 9a       	mov	r10,r8
80006420:	30 7b       	mov	r11,7
80006422:	30 1c       	mov	r12,1
80006424:	f0 1f 00 1f 	mcall	800064a0 <led_shelf+0x154>
			PCA9952_channel(LED_BOTTOM, 8, onOffn);
80006428:	ef 38 ff f8 	ld.ub	r8,r7[-8]
8000642c:	10 9a       	mov	r10,r8
8000642e:	30 8b       	mov	r11,8
80006430:	30 1c       	mov	r12,1
80006432:	f0 1f 00 1c 	mcall	800064a0 <led_shelf+0x154>
			PCA9952_channel(LED_TOP, 4, onOffn);
80006436:	ef 38 ff f8 	ld.ub	r8,r7[-8]
8000643a:	10 9a       	mov	r10,r8
8000643c:	30 4b       	mov	r11,4
8000643e:	30 0c       	mov	r12,0
80006440:	f0 1f 00 18 	mcall	800064a0 <led_shelf+0x154>
			PCA9952_channel(LED_TOP, 5, onOffn);
80006444:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80006448:	10 9a       	mov	r10,r8
8000644a:	30 5b       	mov	r11,5
8000644c:	30 0c       	mov	r12,0
8000644e:	f0 1f 00 15 	mcall	800064a0 <led_shelf+0x154>
			break;
80006452:	c2 48       	rjmp	8000649a <led_shelf+0x14e>

		case 3: //bottom of LED board 3 which is the upper board in the shelf, and top of LED board 4 which is the lower board in the shelf
			PCA9952_channel(LED_BOTTOM, 9, onOffn);
80006454:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80006458:	10 9a       	mov	r10,r8
8000645a:	30 9b       	mov	r11,9
8000645c:	30 1c       	mov	r12,1
8000645e:	f0 1f 00 11 	mcall	800064a0 <led_shelf+0x154>
			PCA9952_channel(LED_BOTTOM, 10, onOffn);
80006462:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80006466:	10 9a       	mov	r10,r8
80006468:	30 ab       	mov	r11,10
8000646a:	30 1c       	mov	r12,1
8000646c:	f0 1f 00 0d 	mcall	800064a0 <led_shelf+0x154>
			PCA9952_channel(LED_BOTTOM, 11, onOffn);
80006470:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80006474:	10 9a       	mov	r10,r8
80006476:	30 bb       	mov	r11,11
80006478:	30 1c       	mov	r12,1
8000647a:	f0 1f 00 0a 	mcall	800064a0 <led_shelf+0x154>
			PCA9952_channel(LED_TOP, 6, onOffn);
8000647e:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80006482:	10 9a       	mov	r10,r8
80006484:	30 6b       	mov	r11,6
80006486:	30 0c       	mov	r12,0
80006488:	f0 1f 00 06 	mcall	800064a0 <led_shelf+0x154>
			PCA9952_channel(LED_TOP, 7, onOffn);
8000648c:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80006490:	10 9a       	mov	r10,r8
80006492:	30 7b       	mov	r11,7
80006494:	30 0c       	mov	r12,0
80006496:	f0 1f 00 03 	mcall	800064a0 <led_shelf+0x154>
			break;
	}	
	
}
8000649a:	2f ed       	sub	sp,-8
8000649c:	e3 cd 80 80 	ldm	sp++,r7,pc
800064a0:	80 00       	ld.sh	r0,r0[0x0]
800064a2:	61 cc       	ld.w	r12,r0[0x70]
800064a4:	43 68       	lddsp	r8,sp[0xd8]
800064a6:	61 73       	ld.w	r3,r0[0x5c]
800064a8:	73 69       	ld.w	r9,r9[0x58]
800064aa:	73 20       	ld.w	r0,r9[0x48]
800064ac:	65 72       	ld.w	r2,r2[0x5c]
800064ae:	72 6f       	ld.w	pc,r9[0x18]
800064b0:	72 2e       	ld.w	lr,r9[0x8]
800064b2:	2e 2e       	sub	lr,-30
800064b4:	73 68       	ld.w	r8,r9[0x58]
800064b6:	75 74       	ld.w	r4,r10[0x5c]
800064b8:	74 69       	ld.w	r9,r10[0x18]
800064ba:	6e 67       	ld.w	r7,r7[0x18]
800064bc:	20 64       	sub	r4,6
800064be:	6f 77       	ld.w	r7,r7[0x5c]
800064c0:	6e 2e       	ld.w	lr,r7[0x8]
800064c2:	0d 0a       	ld.w	r10,r6++
800064c4:	00 00       	add	r0,r0
800064c6:	00 00       	add	r0,r0
800064c8:	25 64       	sub	r4,86
800064ca:	00 00       	add	r0,r0
800064cc:	4c 45       	lddpc	r5,800065dc <led_shelf+0x290>
800064ce:	44 20       	lddsp	r0,sp[0x108]
800064d0:	62 6f       	ld.w	pc,r1[0x18]
800064d2:	61 72       	ld.w	r2,r0[0x5c]
800064d4:	64 20       	ld.w	r0,r2[0x8]
800064d6:	64 65       	ld.w	r5,r2[0x18]
800064d8:	74 65       	ld.w	r5,r10[0x18]
800064da:	63 74       	ld.w	r4,r1[0x5c]
800064dc:	65 64       	ld.w	r4,r2[0x58]
800064de:	20 69       	sub	r9,6
800064e0:	6e 20       	ld.w	r0,r7[0x8]
800064e2:	73 6c       	ld.w	r12,r9[0x58]
800064e4:	6f 74       	ld.w	r4,r7[0x5c]
800064e6:	20 00       	sub	r0,0
800064e8:	0d 0a       	ld.w	r10,r6++
800064ea:	00 00       	add	r0,r0
800064ec:	53 68       	stdsp	sp[0xd8],r8
800064ee:	65 6c       	ld.w	r12,r2[0x58]
800064f0:	66 20       	ld.w	r0,r3[0x8]
800064f2:	30 20       	mov	r0,2
800064f4:	70 72       	ld.w	r2,r8[0x1c]
800064f6:	65 73       	ld.w	r3,r2[0x5c]
800064f8:	65 6e       	ld.w	lr,r2[0x58]
800064fa:	74 0d       	ld.w	sp,r10[0x0]
800064fc:	0a 00       	add	r0,r5
800064fe:	00 00       	add	r0,r0
80006500:	53 68       	stdsp	sp[0xd8],r8
80006502:	65 6c       	ld.w	r12,r2[0x58]
80006504:	66 20       	ld.w	r0,r3[0x8]
80006506:	31 20       	mov	r0,18
80006508:	70 72       	ld.w	r2,r8[0x1c]
8000650a:	65 73       	ld.w	r3,r2[0x5c]
8000650c:	65 6e       	ld.w	lr,r2[0x58]
8000650e:	74 0d       	ld.w	sp,r10[0x0]
80006510:	0a 00       	add	r0,r5
80006512:	00 00       	add	r0,r0
80006514:	53 68       	stdsp	sp[0xd8],r8
80006516:	65 6c       	ld.w	r12,r2[0x58]
80006518:	66 20       	ld.w	r0,r3[0x8]
8000651a:	32 20       	mov	r0,34
8000651c:	70 72       	ld.w	r2,r8[0x1c]
8000651e:	65 73       	ld.w	r3,r2[0x5c]
80006520:	65 6e       	ld.w	lr,r2[0x58]
80006522:	74 0d       	ld.w	sp,r10[0x0]
80006524:	0a 00       	add	r0,r5
80006526:	00 00       	add	r0,r0
80006528:	53 68       	stdsp	sp[0xd8],r8
8000652a:	65 6c       	ld.w	r12,r2[0x58]
8000652c:	66 20       	ld.w	r0,r3[0x8]
8000652e:	33 20       	mov	r0,50
80006530:	70 72       	ld.w	r2,r8[0x1c]
80006532:	65 73       	ld.w	r3,r2[0x5c]
80006534:	65 6e       	ld.w	lr,r2[0x58]
80006536:	74 0d       	ld.w	sp,r10[0x0]
80006538:	0a 00       	add	r0,r5
8000653a:	00 00       	add	r0,r0
8000653c:	49 6e       	lddpc	lr,80006594 <led_shelf+0x248>
8000653e:	76 61       	ld.w	r1,r11[0x18]
80006540:	6c 69       	ld.w	r9,r6[0x18]
80006542:	64 20       	ld.w	r0,r2[0x8]
80006544:	73 65       	ld.w	r5,r9[0x58]
80006546:	72 69       	ld.w	r9,r9[0x18]
80006548:	61 6c       	ld.w	r12,r0[0x58]
8000654a:	20 49       	sub	r9,4
8000654c:	44 20       	lddsp	r0,sp[0x108]
8000654e:	63 68       	ld.w	r8,r1[0x58]
80006550:	65 63       	ld.w	r3,r2[0x58]
80006552:	6b 73       	ld.w	r3,r5[0x5c]
80006554:	75 6d       	ld.w	sp,r10[0x58]
80006556:	2e 0d       	sub	sp,-128
80006558:	0a 00       	add	r0,r5
8000655a:	00 00       	add	r0,r0
8000655c:	44 65       	lddsp	r5,sp[0x118]
8000655e:	76 69       	ld.w	r9,r11[0x18]
80006560:	63 65       	ld.w	r5,r1[0x58]
80006562:	73 20       	ld.w	r0,r9[0x48]
80006564:	64 65       	ld.w	r5,r2[0x18]
80006566:	74 65       	ld.w	r5,r10[0x18]
80006568:	63 74       	ld.w	r4,r1[0x5c]
8000656a:	65 64       	ld.w	r4,r2[0x58]
8000656c:	20 6f       	sub	pc,6
8000656e:	6e 20       	ld.w	r0,r7[0x8]
80006570:	73 68       	ld.w	r8,r9[0x58]
80006572:	65 6c       	ld.w	r12,r2[0x58]
80006574:	66 20       	ld.w	r0,r3[0x8]
80006576:	00 00       	add	r0,r0
80006578:	50 43       	stdsp	sp[0x10],r3
8000657a:	41 39       	lddsp	r9,sp[0x4c]
8000657c:	39 35       	mov	r5,-109
8000657e:	32 20       	mov	r0,34
80006580:	45 72       	lddsp	r2,sp[0x15c]
80006582:	72 6f       	ld.w	pc,r9[0x18]
80006584:	72 28       	ld.w	r8,r9[0x8]
80006586:	73 29       	ld.w	r9,r9[0x48]
80006588:	20 6f       	sub	pc,6
8000658a:	6e 20       	ld.w	r0,r7[0x8]
8000658c:	54 4f       	stdsp	sp[0x110],pc
8000658e:	50 44       	stdsp	sp[0x10],r4
80006590:	52 49       	stdsp	sp[0x90],r9
80006592:	56 45       	stdsp	sp[0x190],r5
80006594:	20 00       	sub	r0,0
80006596:	00 00       	add	r0,r0
80006598:	20 00       	sub	r0,0
8000659a:	00 00       	add	r0,r0
8000659c:	45 52       	lddsp	r2,sp[0x154]
8000659e:	52 4f       	stdsp	sp[0x90],pc
800065a0:	52 20       	stdsp	sp[0x88],r0
800065a2:	6f 6e       	ld.w	lr,r7[0x58]
800065a4:	20 75       	sub	r5,7
800065a6:	6e 75       	ld.w	r5,r7[0x1c]
800065a8:	73 65       	ld.w	r5,r9[0x58]
800065aa:	64 20       	ld.w	r0,r2[0x8]
800065ac:	63 68       	ld.w	r8,r1[0x58]
800065ae:	61 6e       	ld.w	lr,r0[0x58]
800065b0:	6e 65       	ld.w	r5,r7[0x18]
800065b2:	6c 73       	ld.w	r3,r6[0x1c]
800065b4:	3a 20       	mov	r0,-94
800065b6:	50 43       	stdsp	sp[0x10],r3
800065b8:	41 39       	lddsp	r9,sp[0x4c]
800065ba:	39 35       	mov	r5,-109
800065bc:	32 20       	mov	r0,34
800065be:	2d 20       	sub	r0,-46
800065c0:	43 6f       	lddsp	pc,sp[0xd8]
800065c2:	6e 74       	ld.w	r4,r7[0x1c]
800065c4:	72 6f       	ld.w	pc,r9[0x18]
800065c6:	6c 6c       	ld.w	r12,r6[0x18]
800065c8:	65 72       	ld.w	r2,r2[0x5c]
800065ca:	20 62       	sub	r2,6
800065cc:	6f 61       	ld.w	r1,r7[0x58]
800065ce:	72 64       	ld.w	r4,r9[0x18]
800065d0:	20 55       	sub	r5,5
800065d2:	37 0d       	mov	sp,112
800065d4:	0a 00       	add	r0,r5
800065d6:	00 00       	add	r0,r0
800065d8:	50 43       	stdsp	sp[0x10],r3
800065da:	41 39       	lddsp	r9,sp[0x4c]
800065dc:	39 35       	mov	r5,-109
800065de:	32 20       	mov	r0,34
800065e0:	45 72       	lddsp	r2,sp[0x15c]
800065e2:	72 6f       	ld.w	pc,r9[0x18]
800065e4:	72 28       	ld.w	r8,r9[0x8]
800065e6:	73 29       	ld.w	r9,r9[0x48]
800065e8:	20 6f       	sub	pc,6
800065ea:	6e 20       	ld.w	r0,r7[0x8]
800065ec:	42 4f       	lddsp	pc,sp[0x90]
800065ee:	54 44       	stdsp	sp[0x110],r4
800065f0:	52 49       	stdsp	sp[0x90],r9
800065f2:	56 45       	stdsp	sp[0x190],r5
800065f4:	20 00       	sub	r0,0
800065f6:	00 00       	add	r0,r0
800065f8:	45 52       	lddsp	r2,sp[0x154]
800065fa:	52 4f       	stdsp	sp[0x90],pc
800065fc:	52 20       	stdsp	sp[0x88],r0
800065fe:	6f 6e       	ld.w	lr,r7[0x58]
80006600:	20 75       	sub	r5,7
80006602:	6e 75       	ld.w	r5,r7[0x1c]
80006604:	73 65       	ld.w	r5,r9[0x58]
80006606:	64 20       	ld.w	r0,r2[0x8]
80006608:	63 68       	ld.w	r8,r1[0x58]
8000660a:	61 6e       	ld.w	lr,r0[0x58]
8000660c:	6e 65       	ld.w	r5,r7[0x18]
8000660e:	6c 73       	ld.w	r3,r6[0x1c]
80006610:	3a 20       	mov	r0,-94
80006612:	50 43       	stdsp	sp[0x10],r3
80006614:	41 39       	lddsp	r9,sp[0x4c]
80006616:	39 35       	mov	r5,-109
80006618:	32 20       	mov	r0,34
8000661a:	2d 20       	sub	r0,-46
8000661c:	43 6f       	lddsp	pc,sp[0xd8]
8000661e:	6e 74       	ld.w	r4,r7[0x1c]
80006620:	72 6f       	ld.w	pc,r9[0x18]
80006622:	6c 6c       	ld.w	r12,r6[0x18]
80006624:	65 72       	ld.w	r2,r2[0x5c]
80006626:	20 62       	sub	r2,6
80006628:	6f 61       	ld.w	r1,r7[0x58]
8000662a:	72 64       	ld.w	r4,r9[0x18]
8000662c:	20 55       	sub	r5,5
8000662e:	38 0d       	mov	sp,-128
80006630:	0a 00       	add	r0,r5
80006632:	00 00       	add	r0,r0
80006634:	53 68       	stdsp	sp[0xd8],r8
80006636:	65 6c       	ld.w	r12,r2[0x58]
80006638:	66 20       	ld.w	r0,r3[0x8]
8000663a:	30 20       	mov	r0,2
8000663c:	61 63       	ld.w	r3,r0[0x58]
8000663e:	74 69       	ld.w	r9,r10[0x18]
80006640:	76 65       	ld.w	r5,r11[0x18]
80006642:	0d 0a       	ld.w	r10,r6++
80006644:	00 00       	add	r0,r0
80006646:	00 00       	add	r0,r0
80006648:	53 68       	stdsp	sp[0xd8],r8
8000664a:	65 6c       	ld.w	r12,r2[0x58]
8000664c:	66 20       	ld.w	r0,r3[0x8]
8000664e:	31 20       	mov	r0,18
80006650:	61 63       	ld.w	r3,r0[0x58]
80006652:	74 69       	ld.w	r9,r10[0x18]
80006654:	76 65       	ld.w	r5,r11[0x18]
80006656:	0d 0a       	ld.w	r10,r6++
80006658:	00 00       	add	r0,r0
8000665a:	00 00       	add	r0,r0
8000665c:	53 68       	stdsp	sp[0xd8],r8
8000665e:	65 6c       	ld.w	r12,r2[0x58]
80006660:	66 20       	ld.w	r0,r3[0x8]
80006662:	32 20       	mov	r0,34
80006664:	61 63       	ld.w	r3,r0[0x58]
80006666:	74 69       	ld.w	r9,r10[0x18]
80006668:	76 65       	ld.w	r5,r11[0x18]
8000666a:	0d 0a       	ld.w	r10,r6++
8000666c:	00 00       	add	r0,r0
8000666e:	00 00       	add	r0,r0
80006670:	53 68       	stdsp	sp[0xd8],r8
80006672:	65 6c       	ld.w	r12,r2[0x58]
80006674:	66 20       	ld.w	r0,r3[0x8]
80006676:	33 20       	mov	r0,50
80006678:	61 63       	ld.w	r3,r0[0x58]
8000667a:	74 69       	ld.w	r9,r10[0x18]
8000667c:	76 65       	ld.w	r5,r11[0x18]
8000667e:	0d 0a       	ld.w	r10,r6++
80006680:	00 00       	add	r0,r0
80006682:	00 00       	add	r0,r0
80006684:	44 6f       	lddsp	pc,sp[0x118]
80006686:	6f 72       	ld.w	r2,r7[0x5c]
80006688:	20 6c       	sub	r12,6
8000668a:	61 74       	ld.w	r4,r0[0x5c]
8000668c:	63 68       	ld.w	r8,r1[0x58]
8000668e:	20 6f       	sub	pc,6
80006690:	70 65       	ld.w	r5,r8[0x18]
80006692:	6e 65       	ld.w	r5,r7[0x18]
80006694:	64 2c       	ld.w	r12,r2[0x8]
80006696:	20 6b       	sub	r11,6
80006698:	69 6c       	ld.w	r12,r4[0x58]
8000669a:	6c 20       	ld.w	r0,r6[0x8]
8000669c:	61 6c       	ld.w	r12,r0[0x58]
8000669e:	6c 20       	ld.w	r0,r6[0x8]
800066a0:	73 68       	ld.w	r8,r9[0x58]
800066a2:	65 6c       	ld.w	r12,r2[0x58]
800066a4:	76 65       	ld.w	r5,r11[0x18]
800066a6:	73 20       	ld.w	r0,r9[0x48]
800066a8:	66 6f       	ld.w	pc,r3[0x18]
800066aa:	72 20       	ld.w	r0,r9[0x8]
800066ac:	73 61       	ld.w	r1,r9[0x58]
800066ae:	66 65       	ld.w	r5,r3[0x18]
800066b0:	74 79       	ld.w	r9,r10[0x1c]
800066b2:	2e 0d       	sub	sp,-128
800066b4:	0a 00       	add	r0,r5
800066b6:	00 00       	add	r0,r0
800066b8:	4e 6f       	lddpc	pc,80006850 <led_shelf+0x504>
800066ba:	20 6d       	sub	sp,24
800066bc:	6f 72       	ld.w	r2,r7[0x5c]
800066be:	65 20       	ld.w	r0,r2[0x48]
800066c0:	72 6f       	ld.w	pc,r9[0x18]
800066c2:	6f 6d       	ld.w	sp,r7[0x58]
800066c4:	20 66       	sub	r6,6
800066c6:	6f 72       	ld.w	r2,r7[0x5c]
800066c8:	20 4c       	sub	r12,4
800066ca:	45 44       	lddsp	r4,sp[0x150]
800066cc:	20 62       	sub	r2,6
800066ce:	6f 61       	ld.w	r1,r7[0x58]
800066d0:	72 64       	ld.w	r4,r9[0x18]
800066d2:	20 69       	sub	r9,6
800066d4:	6e 66       	ld.w	r6,r7[0x18]
800066d6:	6f 2e       	ld.w	lr,r7[0x48]
800066d8:	20 43       	sub	r3,4
800066da:	61 6e       	ld.w	lr,r0[0x58]
800066dc:	6e 6f       	ld.w	pc,r7[0x18]
800066de:	74 20       	ld.w	r0,r10[0x8]
800066e0:	74 72       	ld.w	r2,r10[0x1c]
800066e2:	61 63       	ld.w	r3,r0[0x58]
800066e4:	6b 20       	ld.w	r0,r5[0x48]
800066e6:	6d 69       	ld.w	r9,r6[0x58]
800066e8:	6e 75       	ld.w	r5,r7[0x1c]
800066ea:	74 65       	ld.w	r5,r10[0x18]
800066ec:	20 75       	sub	r5,7
800066ee:	73 61       	ld.w	r1,r9[0x58]
800066f0:	67 65       	ld.w	r5,r3[0x58]
800066f2:	20 66       	sub	r6,6
800066f4:	6f 72       	ld.w	r2,r7[0x5c]
800066f6:	20 61       	sub	r1,6
800066f8:	64 64       	ld.w	r4,r2[0x18]
800066fa:	69 74       	ld.w	r4,r4[0x5c]
800066fc:	69 6f       	ld.w	pc,r4[0x58]
800066fe:	6e 61       	ld.w	r1,r7[0x18]
80006700:	6c 20       	ld.w	r0,r6[0x8]
80006702:	62 6f       	ld.w	pc,r1[0x18]
80006704:	61 72       	ld.w	r2,r0[0x5c]
80006706:	64 73       	ld.w	r3,r2[0x1c]
80006708:	2e 0d       	sub	sp,-128
8000670a:	0a 00       	add	r0,r5
8000670c:	41 6c       	lddsp	r12,sp[0x58]
8000670e:	6c 20       	ld.w	r0,r6[0x8]
80006710:	34 20       	mov	r0,66
80006712:	66 6c       	ld.w	r12,r3[0x18]
80006714:	61 73       	ld.w	r3,r0[0x5c]
80006716:	68 20       	ld.w	r0,r4[0x8]
80006718:	72 65       	ld.w	r5,r9[0x18]
8000671a:	67 69       	ld.w	r9,r3[0x58]
8000671c:	6f 6e       	ld.w	lr,r7[0x58]
8000671e:	73 20       	ld.w	r0,r9[0x48]
80006720:	68 61       	ld.w	r1,r4[0x18]
80006722:	76 65       	ld.w	r5,r11[0x18]
80006724:	20 67       	sub	r7,6
80006726:	6f 6f       	ld.w	pc,r7[0x58]
80006728:	64 20       	ld.w	r0,r2[0x8]
8000672a:	64 61       	ld.w	r1,r2[0x18]
8000672c:	74 61       	ld.w	r1,r10[0x18]
8000672e:	20 73       	sub	r3,7
80006730:	65 74       	ld.w	r4,r2[0x5c]
80006732:	73 2e       	ld.w	lr,r9[0x48]
80006734:	0d 0a       	ld.w	r10,r6++
80006736:	00 00       	add	r0,r0
80006738:	46 6c       	lddsp	r12,sp[0x198]
8000673a:	61 73       	ld.w	r3,r0[0x5c]
8000673c:	68 20       	ld.w	r0,r4[0x8]
8000673e:	61 72       	ld.w	r2,r0[0x5c]
80006740:	65 61       	ld.w	r1,r2[0x58]
80006742:	20 45       	sub	r5,4
80006744:	52 52       	stdsp	sp[0x94],r2
80006746:	4f 52       	lddpc	r2,80006918 <led_shelf+0x5cc>
80006748:	3a 20       	mov	r0,-94
8000674a:	72 65       	ld.w	r5,r9[0x18]
8000674c:	67 69       	ld.w	r9,r3[0x58]
8000674e:	6f 6e       	ld.w	lr,r7[0x58]
80006750:	20 00       	sub	r0,0
80006752:	00 00       	add	r0,r0
80006754:	0d 0a       	ld.w	r10,r6++
80006756:	2a 2a       	sub	r10,-94
80006758:	2a 49       	sub	r9,-92
8000675a:	4e 53       	lddpc	r3,800068ec <led_shelf+0x5a0>
8000675c:	54 41       	stdsp	sp[0x110],r1
8000675e:	4c 4c       	lddpc	r12,8000686c <led_shelf+0x520>
80006760:	45 44       	lddsp	r4,sp[0x150]
80006762:	20 4c       	sub	r12,4
80006764:	45 44       	lddsp	r4,sp[0x150]
80006766:	20 42       	sub	r2,4
80006768:	4f 41       	lddpc	r1,80006938 <led_shelf+0x5ec>
8000676a:	52 44       	stdsp	sp[0x90],r4
8000676c:	53 2a       	stdsp	sp[0xc8],r10
8000676e:	2a 2a       	sub	r10,-94
80006770:	0d 0a       	ld.w	r10,r6++
80006772:	0d 0a       	ld.w	r10,r6++
80006774:	00 00       	add	r0,r0
80006776:	00 00       	add	r0,r0
80006778:	20 4c       	sub	r12,4
8000677a:	45 44       	lddsp	r4,sp[0x150]
8000677c:	20 7c       	sub	r12,7
8000677e:	20 4c       	sub	r12,4
80006780:	45 44       	lddsp	r4,sp[0x150]
80006782:	20 42       	sub	r2,4
80006784:	4f 41       	lddpc	r1,80006954 <led_shelf+0x608>
80006786:	52 44       	stdsp	sp[0x90],r4
80006788:	20 20       	sub	r0,2
8000678a:	20 20       	sub	r0,2
8000678c:	7c 20       	ld.w	r0,lr[0x8]
8000678e:	20 20       	sub	r0,2
80006790:	55 50       	stdsp	sp[0x154],r0
80006792:	50 45       	stdsp	sp[0x10],r5
80006794:	52 20       	stdsp	sp[0x88],r0
80006796:	53 49       	stdsp	sp[0xd0],r9
80006798:	44 45       	lddsp	r5,sp[0x110]
8000679a:	20 20       	sub	r0,2
8000679c:	20 20       	sub	r0,2
8000679e:	20 7c       	sub	r12,7
800067a0:	20 20       	sub	r0,2
800067a2:	20 4c       	sub	r12,4
800067a4:	4f 57       	lddpc	r7,80006978 <led_shelf+0x62c>
800067a6:	45 52       	lddsp	r2,sp[0x154]
800067a8:	20 53       	sub	r3,5
800067aa:	49 44       	lddpc	r4,800067f8 <led_shelf+0x4ac>
800067ac:	45 20       	lddsp	r0,sp[0x148]
800067ae:	20 20       	sub	r0,2
800067b0:	20 0d       	sub	sp,0
800067b2:	0a 00       	add	r0,r5
800067b4:	53 4c       	stdsp	sp[0xd0],r12
800067b6:	4f 54       	lddpc	r4,80006988 <led_shelf+0x63c>
800067b8:	20 7c       	sub	r12,7
800067ba:	20 20       	sub	r0,2
800067bc:	20 20       	sub	r0,2
800067be:	49 44       	lddpc	r4,8000680c <led_shelf+0x4c0>
800067c0:	20 20       	sub	r0,2
800067c2:	20 20       	sub	r0,2
800067c4:	20 20       	sub	r0,2
800067c6:	20 20       	sub	r0,2
800067c8:	7c 20       	ld.w	r0,lr[0x8]
800067ca:	48 52       	lddpc	r2,800067dc <led_shelf+0x490>
800067cc:	53 3a       	stdsp	sp[0xcc],r10
800067ce:	4d 49       	lddpc	r9,8000691c <led_shelf+0x5d0>
800067d0:	4e 20       	lddpc	r0,80006958 <led_shelf+0x60c>
800067d2:	20 20       	sub	r0,2
800067d4:	20 44       	sub	r4,4
800067d6:	54 45       	stdsp	sp[0x110],r5
800067d8:	20 20       	sub	r0,2
800067da:	20 7c       	sub	r12,7
800067dc:	20 48       	sub	r8,4
800067de:	52 53       	stdsp	sp[0x94],r3
800067e0:	3a 4d       	mov	sp,-92
800067e2:	49 4e       	lddpc	lr,80006830 <led_shelf+0x4e4>
800067e4:	20 20       	sub	r0,2
800067e6:	20 20       	sub	r0,2
800067e8:	44 54       	lddsp	r4,sp[0x114]
800067ea:	45 20       	lddsp	r0,sp[0x148]
800067ec:	20 20       	sub	r0,2
800067ee:	0d 0a       	ld.w	r10,r6++
800067f0:	00 00       	add	r0,r0
800067f2:	00 00       	add	r0,r0
800067f4:	2d 2d       	sub	sp,-184
800067f6:	2d 2d       	sub	sp,-184
800067f8:	2d 2d       	sub	sp,-184
800067fa:	2d 2d       	sub	sp,-184
800067fc:	2d 2d       	sub	sp,-184
800067fe:	2d 2d       	sub	sp,-184
80006800:	2d 2d       	sub	sp,-184
80006802:	2d 2d       	sub	sp,-184
80006804:	2d 2d       	sub	sp,-184
80006806:	2d 2d       	sub	sp,-184
80006808:	2d 2d       	sub	sp,-184
8000680a:	2d 2d       	sub	sp,-184
8000680c:	2d 2d       	sub	sp,-184
8000680e:	2d 2d       	sub	sp,-184
80006810:	2d 2d       	sub	sp,-184
80006812:	2d 2d       	sub	sp,-184
80006814:	2d 2d       	sub	sp,-184
80006816:	2d 2d       	sub	sp,-184
80006818:	2d 2d       	sub	sp,-184
8000681a:	2d 2d       	sub	sp,-184
8000681c:	2d 2d       	sub	sp,-184
8000681e:	2d 2d       	sub	sp,-184
80006820:	2d 2d       	sub	sp,-184
80006822:	2d 2d       	sub	sp,-184
80006824:	2d 2d       	sub	sp,-184
80006826:	2d 2d       	sub	sp,-184
80006828:	2d 2d       	sub	sp,-184
8000682a:	2d 2d       	sub	sp,-184
8000682c:	2d 2d       	sub	sp,-184
8000682e:	0d 0a       	ld.w	r10,r6++
80006830:	00 00       	add	r0,r0
80006832:	00 00       	add	r0,r0
80006834:	25 32       	sub	r2,83
80006836:	64 20       	ld.w	r0,r2[0x8]
80006838:	20 20       	sub	r0,2
8000683a:	20 20       	sub	r0,2
8000683c:	25 30       	sub	r0,83
8000683e:	32 58       	mov	r8,37
80006840:	25 30       	sub	r0,83
80006842:	32 58       	mov	r8,37
80006844:	25 30       	sub	r0,83
80006846:	32 58       	mov	r8,37
80006848:	25 30       	sub	r0,83
8000684a:	32 58       	mov	r8,37
8000684c:	25 30       	sub	r0,83
8000684e:	32 58       	mov	r8,37
80006850:	25 30       	sub	r0,83
80006852:	32 58       	mov	r8,37
80006854:	20 20       	sub	r0,2
80006856:	25 30       	sub	r0,83
80006858:	34 64       	mov	r4,70
8000685a:	3a 25       	mov	r5,-94
8000685c:	30 32       	mov	r2,3
8000685e:	64 20       	ld.w	r0,r2[0x8]
80006860:	20 20       	sub	r0,2
80006862:	20 20       	sub	r0,2
80006864:	25 30       	sub	r0,83
80006866:	32 64       	mov	r4,38
80006868:	20 20       	sub	r0,2
8000686a:	20 20       	sub	r0,2
8000686c:	20 25       	sub	r5,2
8000686e:	30 34       	mov	r4,3
80006870:	64 3a       	ld.w	r10,r2[0xc]
80006872:	25 30       	sub	r0,83
80006874:	32 64       	mov	r4,38
80006876:	20 20       	sub	r0,2
80006878:	20 20       	sub	r0,2
8000687a:	20 25       	sub	r5,2
8000687c:	30 32       	mov	r2,3
8000687e:	64 0d       	ld.w	sp,r2[0x0]
80006880:	0a 00       	add	r0,r5
80006882:	00 00       	add	r0,r0
80006884:	4d 41       	lddpc	r1,800069d4 <led_shelf+0x688>
80006886:	58 20       	cp.w	r0,2
80006888:	44 54       	lddsp	r4,sp[0x114]
8000688a:	45 3a       	lddsp	r10,sp[0x14c]
8000688c:	20 00       	sub	r0,0
8000688e:	00 00       	add	r0,r0
80006890:	20 4d       	sub	sp,16
80006892:	49 4e       	lddpc	lr,800068e0 <led_shelf+0x594>
80006894:	20 44       	sub	r4,4
80006896:	54 45       	stdsp	sp[0x110],r5
80006898:	3a 20       	mov	r0,-94
8000689a:	00 00       	add	r0,r0
8000689c:	54 4f       	stdsp	sp[0x110],pc
8000689e:	54 41       	stdsp	sp[0x110],r1
800068a0:	4c 20       	lddpc	r0,800069a8 <led_shelf+0x65c>
800068a2:	53 41       	stdsp	sp[0xd0],r1
800068a4:	4e 49       	lddpc	r9,80006a34 <led_shelf+0x6e8>
800068a6:	54 49       	stdsp	sp[0x110],r9
800068a8:	5a 45       	cp.w	r5,-28
800068aa:	20 54       	sub	r4,5
800068ac:	49 4d       	lddpc	sp,800068fc <led_shelf+0x5b0>
800068ae:	45 3a       	lddsp	r10,sp[0x14c]
800068b0:	20 00       	sub	r0,0
800068b2:	00 00       	add	r0,r0
800068b4:	30 00       	mov	r0,0
800068b6:	00 00       	add	r0,r0
800068b8:	3a 00       	mov	r0,-96
800068ba:	00 00       	add	r0,r0
800068bc:	20 20       	sub	r0,2
800068be:	54 4f       	stdsp	sp[0x110],pc
800068c0:	54 41       	stdsp	sp[0x110],r1
800068c2:	4c 20       	lddpc	r0,800069c8 <led_shelf+0x67c>
800068c4:	53 41       	stdsp	sp[0xd0],r1
800068c6:	4e 49       	lddpc	r9,80006a54 <led_shelf+0x708>
800068c8:	54 49       	stdsp	sp[0x110],r9
800068ca:	5a 45       	cp.w	r5,-28
800068cc:	20 43       	sub	r3,4
800068ce:	59 43       	cp.w	r3,20
800068d0:	4c 45       	lddpc	r5,800069e0 <led_shelf+0x694>
800068d2:	53 3a       	stdsp	sp[0xcc],r10
800068d4:	20 00       	sub	r0,0
800068d6:	00 00       	add	r0,r0
800068d8:	0d 0a       	ld.w	r10,r6++
800068da:	2a 2a       	sub	r10,-94
800068dc:	2a 53       	sub	r3,-91
800068de:	59 53       	cp.w	r3,21
800068e0:	54 45       	stdsp	sp[0x110],r5
800068e2:	4d 20       	lddpc	r0,80006a28 <led_shelf+0x6dc>
800068e4:	54 45       	stdsp	sp[0x110],r5
800068e6:	53 54       	stdsp	sp[0xd4],r4
800068e8:	53 2a       	stdsp	sp[0xc8],r10
800068ea:	2a 2a       	sub	r10,-94
800068ec:	0d 0a       	ld.w	r10,r6++
800068ee:	0d 0a       	ld.w	r10,r6++
800068f0:	00 00       	add	r0,r0
800068f2:	00 00       	add	r0,r0
800068f4:	4c 45       	lddpc	r5,80006a04 <led_shelf+0x6b8>
800068f6:	44 20       	lddsp	r0,sp[0x108]
800068f8:	44 72       	lddsp	r2,sp[0x11c]
800068fa:	69 76       	ld.w	r6,r4[0x5c]
800068fc:	65 72       	ld.w	r2,r2[0x5c]
800068fe:	3a 20       	mov	r0,-94
80006900:	54 4f       	stdsp	sp[0x110],pc
80006902:	50 20       	stdsp	sp[0x8],r0
80006904:	28 37       	sub	r7,-125
80006906:	2e 2e       	sub	lr,-30
80006908:	30 29       	mov	r9,2
8000690a:	20 20       	sub	r0,2
8000690c:	20 20       	sub	r0,2
8000690e:	20 20       	sub	r0,2
80006910:	20 20       	sub	r0,2
80006912:	20 20       	sub	r0,2
80006914:	20 20       	sub	r0,2
80006916:	20 20       	sub	r0,2
80006918:	20 20       	sub	r0,2
8000691a:	20 00       	sub	r0,0
8000691c:	46 20       	lddsp	r0,sp[0x188]
8000691e:	00 00       	add	r0,r0
80006920:	50 20       	stdsp	sp[0x8],r0
80006922:	00 00       	add	r0,r0
80006924:	4c 45       	lddpc	r5,80006a34 <led_shelf+0x6e8>
80006926:	44 20       	lddsp	r0,sp[0x108]
80006928:	44 72       	lddsp	r2,sp[0x11c]
8000692a:	69 76       	ld.w	r6,r4[0x5c]
8000692c:	65 72       	ld.w	r2,r2[0x5c]
8000692e:	3a 20       	mov	r0,-94
80006930:	42 4f       	lddsp	pc,sp[0x90]
80006932:	54 54       	stdsp	sp[0x114],r4
80006934:	4f 4d       	lddpc	sp,80006b04 <led_shelf+0x7b8>
80006936:	20 28       	sub	r8,2
80006938:	31 31       	mov	r1,19
8000693a:	2e 2e       	sub	lr,-30
8000693c:	30 29       	mov	r9,2
8000693e:	20 20       	sub	r0,2
80006940:	20 20       	sub	r0,2
80006942:	20 20       	sub	r0,2
80006944:	20 20       	sub	r0,2
80006946:	20 20       	sub	r0,2
80006948:	20 20       	sub	r0,2
8000694a:	20 00       	sub	r0,0
8000694c:	46 6c       	lddsp	r12,sp[0x198]
8000694e:	61 73       	ld.w	r3,r0[0x5c]
80006950:	68 20       	ld.w	r0,r4[0x8]
80006952:	28 30       	sub	r0,-125
80006954:	2e 2e       	sub	lr,-30
80006956:	31 29       	mov	r9,18
80006958:	20 20       	sub	r0,2
8000695a:	20 20       	sub	r0,2
8000695c:	20 20       	sub	r0,2
8000695e:	20 20       	sub	r0,2
80006960:	20 20       	sub	r0,2
80006962:	20 20       	sub	r0,2
80006964:	20 20       	sub	r0,2
80006966:	20 20       	sub	r0,2
80006968:	20 20       	sub	r0,2
8000696a:	20 20       	sub	r0,2
8000696c:	20 20       	sub	r0,2
8000696e:	20 20       	sub	r0,2
80006970:	20 20       	sub	r0,2
80006972:	20 00       	sub	r0,0
80006974:	4c 45       	lddpc	r5,80006a84 <led_shelf+0x738>
80006976:	44 20       	lddsp	r0,sp[0x108]
80006978:	42 6f       	lddsp	pc,sp[0x98]
8000697a:	61 72       	ld.w	r2,r0[0x5c]
8000697c:	64 20       	ld.w	r0,r2[0x8]
8000697e:	53 65       	stdsp	sp[0xd8],r5
80006980:	72 69       	ld.w	r9,r9[0x18]
80006982:	61 6c       	ld.w	r12,r0[0x58]
80006984:	20 49       	sub	r9,4
80006986:	44 20       	lddsp	r0,sp[0x108]
80006988:	43 68       	lddsp	r8,sp[0xd8]
8000698a:	65 63       	ld.w	r3,r2[0x58]
8000698c:	6b 73       	ld.w	r3,r5[0x5c]
8000698e:	75 6d       	ld.w	sp,r10[0x58]
80006990:	73 20       	ld.w	r0,r9[0x48]
80006992:	28 30       	sub	r0,-125
80006994:	2e 2e       	sub	lr,-30
80006996:	34 29       	mov	r9,66
80006998:	20 20       	sub	r0,2
8000699a:	20 00       	sub	r0,0
8000699c:	4c 45       	lddpc	r5,80006aac <led_shelf+0x760>
8000699e:	44 20       	lddsp	r0,sp[0x108]
800069a0:	42 6f       	lddsp	pc,sp[0x98]
800069a2:	61 72       	ld.w	r2,r0[0x5c]
800069a4:	64 20       	ld.w	r0,r2[0x8]
800069a6:	53 69       	stdsp	sp[0xd8],r9
800069a8:	64 65       	ld.w	r5,r2[0x18]
800069aa:	20 4d       	sub	sp,16
800069ac:	61 78       	ld.w	r8,r0[0x5c]
800069ae:	20 55       	sub	r5,5
800069b0:	73 61       	ld.w	r1,r9[0x58]
800069b2:	67 65       	ld.w	r5,r3[0x58]
800069b4:	20 28       	sub	r8,2
800069b6:	30 2e       	mov	lr,2
800069b8:	2e 37       	sub	r7,-29
800069ba:	29 20       	sub	r0,-110
800069bc:	20 20       	sub	r0,2
800069be:	20 20       	sub	r0,2
800069c0:	20 20       	sub	r0,2
800069c2:	20 00       	sub	r0,0
800069c4:	55 73       	stdsp	sp[0x15c],r3
800069c6:	61 67       	ld.w	r7,r0[0x58]
800069c8:	65 20       	ld.w	r0,r2[0x48]
800069ca:	53 74       	stdsp	sp[0xdc],r4
800069cc:	72 75       	ld.w	r5,r9[0x1c]
800069ce:	63 74       	ld.w	r4,r1[0x5c]
800069d0:	20 4f       	sub	pc,4
800069d2:	70 65       	ld.w	r5,r8[0x18]
800069d4:	6e 20       	ld.w	r0,r7[0x8]
800069d6:	53 6c       	stdsp	sp[0xd8],r12
800069d8:	6f 74       	ld.w	r4,r7[0x5c]
800069da:	73 20       	ld.w	r0,r9[0x48]
800069dc:	20 20       	sub	r0,2
800069de:	20 20       	sub	r0,2
800069e0:	20 20       	sub	r0,2
800069e2:	20 20       	sub	r0,2
800069e4:	20 20       	sub	r0,2
800069e6:	20 20       	sub	r0,2
800069e8:	20 20       	sub	r0,2
800069ea:	20 00       	sub	r0,0
800069ec:	46 20       	lddsp	r0,sp[0x188]
800069ee:	0d 0a       	ld.w	r10,r6++
800069f0:	00 00       	add	r0,r0
800069f2:	00 00       	add	r0,r0
800069f4:	50 20       	stdsp	sp[0x8],r0
800069f6:	0d 0a       	ld.w	r10,r6++
800069f8:	00 00       	add	r0,r0
800069fa:	00 00       	add	r0,r0
800069fc:	0d 0a       	ld.w	r10,r6++
800069fe:	2a 2a       	sub	r10,-94
80006a00:	2a 4c       	sub	r12,-92
80006a02:	45 44       	lddsp	r4,sp[0x150]
80006a04:	20 42       	sub	r2,4
80006a06:	4f 41       	lddpc	r1,80006bd4 <led_shelf+0x888>
80006a08:	52 44       	stdsp	sp[0x90],r4
80006a0a:	53 20       	stdsp	sp[0xc8],r0
80006a0c:	4d 41       	lddpc	r1,80006b5c <led_shelf+0x810>
80006a0e:	53 54       	stdsp	sp[0xd4],r4
80006a10:	45 52       	lddsp	r2,sp[0x154]
80006a12:	20 4c       	sub	r12,4
80006a14:	49 53       	lddpc	r3,80006a68 <led_shelf+0x71c>
80006a16:	54 2a       	stdsp	sp[0x108],r10
80006a18:	2a 2a       	sub	r10,-94
80006a1a:	0d 0a       	ld.w	r10,r6++
80006a1c:	0d 0a       	ld.w	r10,r6++
80006a1e:	00 00       	add	r0,r0
80006a20:	25 32       	sub	r2,83
80006a22:	64 29       	ld.w	r9,r2[0x8]
80006a24:	20 25       	sub	r5,2
80006a26:	30 32       	mov	r2,3
80006a28:	58 25       	cp.w	r5,2
80006a2a:	30 32       	mov	r2,3
80006a2c:	58 25       	cp.w	r5,2
80006a2e:	30 32       	mov	r2,3
80006a30:	58 25       	cp.w	r5,2
80006a32:	30 32       	mov	r2,3
80006a34:	58 25       	cp.w	r5,2
80006a36:	30 32       	mov	r2,3
80006a38:	58 25       	cp.w	r5,2
80006a3a:	30 32       	mov	r2,3
80006a3c:	58 20       	cp.w	r0,2
80006a3e:	00 00       	add	r0,r0
80006a40:	20 54       	sub	r4,5
80006a42:	4f 50       	lddpc	r0,80006c14 <led_shelf+0x8c8>
80006a44:	0d 0a       	ld.w	r10,r6++
80006a46:	00 00       	add	r0,r0
80006a48:	20 42       	sub	r2,4
80006a4a:	4f 54       	lddpc	r4,80006c1c <led_shelf+0x8d0>
80006a4c:	0d 0a       	ld.w	r10,r6++
80006a4e:	00 00       	add	r0,r0
80006a50:	0d 0a       	ld.w	r10,r6++
80006a52:	0d 0a       	ld.w	r10,r6++
80006a54:	00 00       	add	r0,r0
80006a56:	00 00       	add	r0,r0
80006a58:	54 79       	stdsp	sp[0x11c],r9
80006a5a:	70 65       	ld.w	r5,r8[0x18]
80006a5c:	20 27       	sub	r7,2
80006a5e:	48 27       	lddpc	r7,80006a64 <led_shelf+0x718>
80006a60:	20 66       	sub	r6,6
80006a62:	6f 72       	ld.w	r2,r7[0x5c]
80006a64:	20 68       	sub	r8,6
80006a66:	65 6c       	ld.w	r12,r2[0x58]
80006a68:	70 2e       	ld.w	lr,r8[0x8]
80006a6a:	0d 0a       	ld.w	r10,r6++
80006a6c:	0d 0a       	ld.w	r10,r6++
80006a6e:	00 00       	add	r0,r0
80006a70:	0d 0a       	ld.w	r10,r6++
80006a72:	2a 2a       	sub	r10,-94
80006a74:	2d 2d       	sub	sp,-184
80006a76:	2d 2d       	sub	sp,-184
80006a78:	2d 2d       	sub	sp,-184
80006a7a:	2d 2d       	sub	sp,-184
80006a7c:	2d 2d       	sub	sp,-184
80006a7e:	2d 2d       	sub	sp,-184
80006a80:	2d 2d       	sub	sp,-184
80006a82:	2d 2d       	sub	sp,-184
80006a84:	2d 2a       	sub	r10,-46
80006a86:	2a 0d       	sub	sp,-384
80006a88:	0a 00       	add	r0,r5
80006a8a:	00 00       	add	r0,r0
80006a8c:	20 20       	sub	r0,2
80006a8e:	45 6c       	lddsp	r12,sp[0x158]
80006a90:	65 63       	ld.w	r3,r2[0x58]
80006a92:	74 72       	ld.w	r2,r10[0x1c]
80006a94:	6f 63       	ld.w	r3,r7[0x58]
80006a96:	6c 61       	ld.w	r1,r6[0x18]
80006a98:	76 65       	ld.w	r5,r11[0x18]
80006a9a:	20 48       	sub	r8,4
80006a9c:	45 4c       	lddsp	r12,sp[0x150]
80006a9e:	50 0d       	stdsp	sp[0x0],sp
80006aa0:	0a 00       	add	r0,r5
80006aa2:	00 00       	add	r0,r0
80006aa4:	20 20       	sub	r0,2
80006aa6:	20 20       	sub	r0,2
80006aa8:	48 20       	lddpc	r0,80006ab0 <led_shelf+0x764>
80006aaa:	20 20       	sub	r0,2
80006aac:	20 20       	sub	r0,2
80006aae:	20 20       	sub	r0,2
80006ab0:	20 2d       	sub	sp,8
80006ab2:	20 54       	sub	r4,5
80006ab4:	68 69       	ld.w	r9,r4[0x18]
80006ab6:	73 20       	ld.w	r0,r9[0x48]
80006ab8:	68 65       	ld.w	r5,r4[0x18]
80006aba:	6c 70       	ld.w	r0,r6[0x1c]
80006abc:	20 6d       	sub	sp,24
80006abe:	65 6e       	ld.w	lr,r2[0x58]
80006ac0:	75 0d       	ld.w	sp,r10[0x40]
80006ac2:	0a 00       	add	r0,r5
80006ac4:	20 20       	sub	r0,2
80006ac6:	20 20       	sub	r0,2
80006ac8:	44 20       	lddsp	r0,sp[0x108]
80006aca:	20 20       	sub	r0,2
80006acc:	20 20       	sub	r0,2
80006ace:	20 20       	sub	r0,2
80006ad0:	20 2d       	sub	sp,8
80006ad2:	20 53       	sub	r3,5
80006ad4:	68 6f       	ld.w	pc,r4[0x18]
80006ad6:	77 20       	ld.w	r0,r11[0x48]
80006ad8:	63 75       	ld.w	r5,r1[0x5c]
80006ada:	72 72       	ld.w	r2,r9[0x1c]
80006adc:	65 6e       	ld.w	lr,r2[0x58]
80006ade:	74 20       	ld.w	r0,r10[0x8]
80006ae0:	44 54       	lddsp	r4,sp[0x114]
80006ae2:	45 20       	lddsp	r0,sp[0x148]
80006ae4:	73 65       	ld.w	r5,r9[0x58]
80006ae6:	74 74       	ld.w	r4,r10[0x1c]
80006ae8:	69 6e       	ld.w	lr,r4[0x58]
80006aea:	67 0d       	ld.w	sp,r3[0x40]
80006aec:	0a 00       	add	r0,r5
80006aee:	00 00       	add	r0,r0
80006af0:	20 20       	sub	r0,2
80006af2:	20 20       	sub	r0,2
80006af4:	44 20       	lddsp	r0,sp[0x108]
80006af6:	20 78       	sub	r8,7
80006af8:	78 20       	ld.w	r0,r12[0x8]
80006afa:	20 20       	sub	r0,2
80006afc:	20 2d       	sub	sp,8
80006afe:	20 43       	sub	r3,4
80006b00:	68 61       	ld.w	r1,r4[0x18]
80006b02:	6e 67       	ld.w	r7,r7[0x18]
80006b04:	65 20       	ld.w	r0,r2[0x48]
80006b06:	69 6e       	ld.w	lr,r4[0x58]
80006b08:	69 74       	ld.w	r4,r4[0x5c]
80006b0a:	69 61       	ld.w	r1,r4[0x58]
80006b0c:	6c 20       	ld.w	r0,r6[0x8]
80006b0e:	44 54       	lddsp	r4,sp[0x114]
80006b10:	45 20       	lddsp	r0,sp[0x148]
80006b12:	74 6f       	ld.w	pc,r10[0x18]
80006b14:	20 78       	sub	r8,7
80006b16:	78 20       	ld.w	r0,r12[0x8]
80006b18:	6d 69       	ld.w	r9,r6[0x58]
80006b1a:	6e 75       	ld.w	r5,r7[0x1c]
80006b1c:	74 65       	ld.w	r5,r10[0x18]
80006b1e:	73 20       	ld.w	r0,r9[0x48]
80006b20:	77 68       	ld.w	r8,r11[0x58]
80006b22:	65 72       	ld.w	r2,r2[0x5c]
80006b24:	65 20       	ld.w	r0,r2[0x48]
80006b26:	32 20       	mov	r0,34
80006b28:	3e 3d       	mov	sp,-29
80006b2a:	20 78       	sub	r8,7
80006b2c:	78 20       	ld.w	r0,r12[0x8]
80006b2e:	3e 3d       	mov	sp,-29
80006b30:	20 35       	sub	r5,3
80006b32:	39 2e       	mov	lr,-110
80006b34:	0d 0a       	ld.w	r10,r6++
80006b36:	00 00       	add	r0,r0
80006b38:	20 20       	sub	r0,2
80006b3a:	20 20       	sub	r0,2
80006b3c:	53 20       	stdsp	sp[0xc8],r0
80006b3e:	20 20       	sub	r0,2
80006b40:	20 20       	sub	r0,2
80006b42:	20 20       	sub	r0,2
80006b44:	20 2d       	sub	sp,8
80006b46:	20 53       	sub	r3,5
80006b48:	79 73       	ld.w	r3,r12[0x5c]
80006b4a:	74 65       	ld.w	r5,r10[0x18]
80006b4c:	6d 20       	ld.w	r0,r6[0x48]
80006b4e:	73 74       	ld.w	r4,r9[0x5c]
80006b50:	61 74       	ld.w	r4,r0[0x5c]
80006b52:	75 73       	ld.w	r3,r10[0x5c]
80006b54:	0d 0a       	ld.w	r10,r6++
80006b56:	00 00       	add	r0,r0
80006b58:	3e 00       	mov	r0,-32
80006b5a:	00 00       	add	r0,r0
80006b5c:	49 6e       	lddpc	lr,80006bb4 <led_shelf+0x868>
80006b5e:	69 74       	ld.w	r4,r4[0x5c]
80006b60:	69 61       	ld.w	r1,r4[0x58]
80006b62:	6c 20       	ld.w	r0,r6[0x8]
80006b64:	44 54       	lddsp	r4,sp[0x114]
80006b66:	45 20       	lddsp	r0,sp[0x148]
80006b68:	73 65       	ld.w	r5,r9[0x58]
80006b6a:	74 20       	ld.w	r0,r10[0x8]
80006b6c:	74 6f       	ld.w	pc,r10[0x18]
80006b6e:	3a 20       	mov	r0,-94
80006b70:	00 00       	add	r0,r0
80006b72:	00 00       	add	r0,r0
80006b74:	20 6d       	sub	sp,24
80006b76:	69 6e       	ld.w	lr,r4[0x58]
80006b78:	75 74       	ld.w	r4,r10[0x5c]
80006b7a:	65 73       	ld.w	r3,r2[0x5c]
80006b7c:	2e 0d       	sub	sp,-128
80006b7e:	0a 3e       	cp.w	lr,r5
80006b80:	00 00       	add	r0,r0
80006b82:	00 00       	add	r0,r0
80006b84:	49 6e       	lddpc	lr,80006bdc <led_shelf+0x890>
80006b86:	69 74       	ld.w	r4,r4[0x5c]
80006b88:	69 61       	ld.w	r1,r4[0x58]
80006b8a:	6c 20       	ld.w	r0,r6[0x8]
80006b8c:	44 54       	lddsp	r4,sp[0x114]
80006b8e:	45 20       	lddsp	r0,sp[0x148]
80006b90:	6e 6f       	ld.w	pc,r7[0x18]
80006b92:	77 20       	ld.w	r0,r11[0x48]
80006b94:	73 65       	ld.w	r5,r9[0x58]
80006b96:	74 20       	ld.w	r0,r10[0x8]
80006b98:	74 6f       	ld.w	pc,r10[0x18]
80006b9a:	3a 20       	mov	r0,-94
80006b9c:	00 00       	add	r0,r0
80006b9e:	00 00       	add	r0,r0
80006ba0:	0d 0a       	ld.w	r10,r6++
80006ba2:	3e 00       	mov	r0,-32
80006ba4:	45 72       	lddsp	r2,sp[0x15c]
80006ba6:	72 6f       	ld.w	pc,r9[0x18]
80006ba8:	72 2e       	ld.w	lr,r9[0x8]
80006baa:	20 49       	sub	r9,4
80006bac:	6e 69       	ld.w	r9,r7[0x18]
80006bae:	74 69       	ld.w	r9,r10[0x18]
80006bb0:	61 6c       	ld.w	r12,r0[0x58]
80006bb2:	20 44       	sub	r4,4
80006bb4:	54 45       	stdsp	sp[0x110],r5
80006bb6:	20 6e       	sub	lr,6
80006bb8:	6f 74       	ld.w	r4,r7[0x5c]
80006bba:	20 6d       	sub	sp,24
80006bbc:	6f 64       	ld.w	r4,r7[0x58]
80006bbe:	69 66       	ld.w	r6,r4[0x58]
80006bc0:	69 65       	ld.w	r5,r4[0x58]
80006bc2:	64 2e       	ld.w	lr,r2[0x8]
80006bc4:	20 0d       	sub	sp,0
80006bc6:	0a 00       	add	r0,r5
80006bc8:	4d 75       	lddpc	r5,80006d24 <led_shelf+0x9d8>
80006bca:	73 74       	ld.w	r4,r9[0x5c]
80006bcc:	20 62       	sub	r2,6
80006bce:	65 20       	ld.w	r0,r2[0x48]
80006bd0:	61 20       	ld.w	r0,r0[0x48]
80006bd2:	76 61       	ld.w	r1,r11[0x18]
80006bd4:	6c 75       	ld.w	r5,r6[0x1c]
80006bd6:	65 20       	ld.w	r0,r2[0x48]
80006bd8:	62 65       	ld.w	r5,r1[0x18]
80006bda:	74 77       	ld.w	r7,r10[0x1c]
80006bdc:	65 65       	ld.w	r5,r2[0x58]
80006bde:	6e 20       	ld.w	r0,r7[0x8]
80006be0:	32 20       	mov	r0,34
80006be2:	61 6e       	ld.w	lr,r0[0x58]
80006be4:	64 20       	ld.w	r0,r2[0x8]
80006be6:	35 39       	mov	r9,83
80006be8:	2e 0d       	sub	sp,-128
80006bea:	0a 3e       	cp.w	lr,r5
80006bec:	00 00       	add	r0,r0
80006bee:	00 00       	add	r0,r0
80006bf0:	0d 0a       	ld.w	r10,r6++
80006bf2:	45 4c       	lddsp	r12,sp[0x150]
80006bf4:	45 43       	lddsp	r3,sp[0x150]
80006bf6:	54 52       	stdsp	sp[0x114],r2
80006bf8:	4f 43       	lddpc	r3,80006dc8 <osc_is_ready+0x1c>
80006bfa:	4c 41       	lddpc	r1,80006d08 <led_shelf+0x9bc>
80006bfc:	56 45       	stdsp	sp[0x190],r5
80006bfe:	0d 0a       	ld.w	r10,r6++
80006c00:	43 6f       	lddsp	pc,sp[0xd8]
80006c02:	70 79       	ld.w	r9,r8[0x1c]
80006c04:	72 69       	ld.w	r9,r9[0x18]
80006c06:	67 68       	ld.w	r8,r3[0x58]
80006c08:	74 20       	ld.w	r0,r10[0x8]
80006c0a:	28 63       	sub	r3,-122
80006c0c:	29 20       	sub	r0,-110
80006c0e:	32 30       	mov	r0,35
80006c10:	31 35       	mov	r5,19
80006c12:	20 53       	sub	r3,5
80006c14:	65 61       	ld.w	r1,r2[0x58]
80006c16:	6c 20       	ld.w	r0,r6[0x8]
80006c18:	53 68       	stdsp	sp[0xd8],r8
80006c1a:	69 65       	ld.w	r5,r4[0x58]
80006c1c:	6c 64       	ld.w	r4,r6[0x18]
80006c1e:	2c 20       	sub	r0,-62
80006c20:	49 6e       	lddpc	lr,80006c78 <led_shelf+0x92c>
80006c22:	63 2e       	ld.w	lr,r1[0x48]
80006c24:	0d 0a       	ld.w	r10,r6++
80006c26:	00 00       	add	r0,r0
80006c28:	48 61       	lddpc	r1,80006c40 <led_shelf+0x8f4>
80006c2a:	72 64       	ld.w	r4,r9[0x18]
80006c2c:	77 61       	ld.w	r1,r11[0x58]
80006c2e:	72 65       	ld.w	r5,r9[0x18]
80006c30:	20 56       	sub	r6,5
80006c32:	65 72       	ld.w	r2,r2[0x5c]
80006c34:	73 69       	ld.w	r9,r9[0x58]
80006c36:	6f 6e       	ld.w	lr,r7[0x58]
80006c38:	3a 20       	mov	r0,-94
80006c3a:	43 6c       	lddsp	r12,sp[0xd8]
80006c3c:	61 73       	ld.w	r3,r0[0x5c]
80006c3e:	73 69       	ld.w	r9,r9[0x58]
80006c40:	63 20       	ld.w	r0,r1[0x48]
80006c42:	2b 2b       	sub	r11,-78
80006c44:	2b 20       	sub	r0,-78
80006c46:	53 6f       	stdsp	sp[0xd8],pc
80006c48:	66 74       	ld.w	r4,r3[0x1c]
80006c4a:	77 61       	ld.w	r1,r11[0x58]
80006c4c:	72 65       	ld.w	r5,r9[0x18]
80006c4e:	20 56       	sub	r6,5
80006c50:	65 72       	ld.w	r2,r2[0x5c]
80006c52:	73 69       	ld.w	r9,r9[0x58]
80006c54:	6f 6e       	ld.w	lr,r7[0x58]
80006c56:	3a 20       	mov	r0,-94
80006c58:	30 2e       	mov	lr,2
80006c5a:	30 32       	mov	r2,3
80006c5c:	39 0d       	mov	sp,-112
80006c5e:	0a 00       	add	r0,r5
80006c60:	44 6f       	lddsp	pc,sp[0x118]
80006c62:	6f 72       	ld.w	r2,r7[0x5c]
80006c64:	20 6c       	sub	r12,6
80006c66:	61 74       	ld.w	r4,r0[0x5c]
80006c68:	63 68       	ld.w	r8,r1[0x58]
80006c6a:	20 64       	sub	r4,6
80006c6c:	65 74       	ld.w	r4,r2[0x5c]
80006c6e:	65 63       	ld.w	r3,r2[0x58]
80006c70:	74 65       	ld.w	r5,r10[0x18]
80006c72:	64 0d       	ld.w	sp,r2[0x0]
80006c74:	0a 00       	add	r0,r5
80006c76:	00 00       	add	r0,r0
80006c78:	41 63       	lddsp	r3,sp[0x58]
80006c7a:	74 69       	ld.w	r9,r10[0x18]
80006c7c:	6f 6e       	ld.w	lr,r7[0x58]
80006c7e:	20 70       	sub	r0,7
80006c80:	75 73       	ld.w	r3,r10[0x5c]
80006c82:	68 20       	ld.w	r0,r4[0x8]
80006c84:	62 75       	ld.w	r5,r1[0x1c]
80006c86:	74 74       	ld.w	r4,r10[0x1c]
80006c88:	6f 6e       	ld.w	lr,r7[0x58]
80006c8a:	20 70       	sub	r0,7
80006c8c:	72 65       	ld.w	r5,r9[0x18]
80006c8e:	73 73       	ld.w	r3,r9[0x5c]
80006c90:	20 64       	sub	r4,6
80006c92:	65 74       	ld.w	r4,r2[0x5c]
80006c94:	65 63       	ld.w	r3,r2[0x58]
80006c96:	74 65       	ld.w	r5,r10[0x18]
80006c98:	64 0d       	ld.w	sp,r2[0x0]
80006c9a:	0a 00       	add	r0,r5
80006c9c:	41 63       	lddsp	r3,sp[0x58]
80006c9e:	74 69       	ld.w	r9,r10[0x18]
80006ca0:	6f 6e       	ld.w	lr,r7[0x58]
80006ca2:	20 70       	sub	r0,7
80006ca4:	75 73       	ld.w	r3,r10[0x5c]
80006ca6:	68 20       	ld.w	r0,r4[0x8]
80006ca8:	62 75       	ld.w	r5,r1[0x1c]
80006caa:	74 74       	ld.w	r4,r10[0x1c]
80006cac:	6f 6e       	ld.w	lr,r7[0x58]
80006cae:	20 72       	sub	r2,7
80006cb0:	65 6c       	ld.w	r12,r2[0x58]
80006cb2:	65 61       	ld.w	r1,r2[0x58]
80006cb4:	73 65       	ld.w	r5,r9[0x58]
80006cb6:	20 64       	sub	r4,6
80006cb8:	65 74       	ld.w	r4,r2[0x5c]
80006cba:	65 63       	ld.w	r3,r2[0x58]
80006cbc:	74 65       	ld.w	r5,r10[0x18]
80006cbe:	64 0d       	ld.w	sp,r2[0x0]
80006cc0:	0a 00       	add	r0,r5
80006cc2:	00 00       	add	r0,r0
80006cc4:	53 74       	stdsp	sp[0xdc],r4
80006cc6:	61 72       	ld.w	r2,r0[0x5c]
80006cc8:	74 20       	ld.w	r0,r10[0x8]
80006cca:	73 61       	ld.w	r1,r9[0x58]
80006ccc:	6e 69       	ld.w	r9,r7[0x18]
80006cce:	74 69       	ld.w	r9,r10[0x18]
80006cd0:	7a 69       	ld.w	r9,sp[0x18]
80006cd2:	6e 67       	ld.w	r7,r7[0x18]
80006cd4:	0d 0a       	ld.w	r10,r6++
80006cd6:	00 00       	add	r0,r0
80006cd8:	4e 6f       	lddpc	pc,80006e70 <osc_get_rate+0x48>
80006cda:	20 73       	sub	r3,7
80006cdc:	68 65       	ld.w	r5,r4[0x18]
80006cde:	6c 76       	ld.w	r6,r6[0x1c]
80006ce0:	65 73       	ld.w	r3,r2[0x5c]
80006ce2:	2c 20       	sub	r0,-62
80006ce4:	6e 6f       	ld.w	pc,r7[0x18]
80006ce6:	20 64       	sub	r4,6
80006ce8:	65 76       	ld.w	r6,r2[0x5c]
80006cea:	69 63       	ld.w	r3,r4[0x58]
80006cec:	65 73       	ld.w	r3,r2[0x5c]
80006cee:	20 6f       	sub	pc,6
80006cf0:	72 20       	ld.w	r0,r9[0x8]
80006cf2:	73 68       	ld.w	r8,r9[0x58]
80006cf4:	65 6c       	ld.w	r12,r2[0x58]
80006cf6:	76 65       	ld.w	r5,r11[0x18]
80006cf8:	73 20       	ld.w	r0,r9[0x48]
80006cfa:	61 72       	ld.w	r2,r0[0x5c]
80006cfc:	65 20       	ld.w	r0,r2[0x48]
80006cfe:	70 61       	ld.w	r1,r8[0x18]
80006d00:	73 74       	ld.w	r4,r9[0x5c]
80006d02:	20 6c       	sub	r12,6
80006d04:	69 66       	ld.w	r6,r4[0x58]
80006d06:	65 74       	ld.w	r4,r2[0x5c]
80006d08:	69 6d       	ld.w	sp,r4[0x58]
80006d0a:	65 0d       	ld.w	sp,r2[0x40]
80006d0c:	0a 00       	add	r0,r5
80006d0e:	00 00       	add	r0,r0
80006d10:	53 68       	stdsp	sp[0xd8],r8
80006d12:	65 6c       	ld.w	r12,r2[0x58]
80006d14:	66 20       	ld.w	r0,r3[0x8]
80006d16:	63 6c       	ld.w	r12,r1[0x58]
80006d18:	65 61       	ld.w	r1,r2[0x58]
80006d1a:	6e 0d       	ld.w	sp,r7[0x0]
80006d1c:	0a 00       	add	r0,r5
80006d1e:	00 00       	add	r0,r0
80006d20:	44 6f       	lddsp	pc,sp[0x118]
80006d22:	6f 72       	ld.w	r2,r7[0x5c]
80006d24:	20 6c       	sub	r12,6
80006d26:	61 74       	ld.w	r4,r0[0x5c]
80006d28:	63 68       	ld.w	r8,r1[0x58]
80006d2a:	20 6f       	sub	pc,6
80006d2c:	70 65       	ld.w	r5,r8[0x18]
80006d2e:	6e 65       	ld.w	r5,r7[0x18]
80006d30:	64 2c       	ld.w	r12,r2[0x8]
80006d32:	20 73       	sub	r3,7
80006d34:	68 75       	ld.w	r5,r4[0x1c]
80006d36:	74 74       	ld.w	r4,r10[0x1c]
80006d38:	69 6e       	ld.w	lr,r4[0x58]
80006d3a:	67 20       	ld.w	r0,r3[0x48]
80006d3c:	64 6f       	ld.w	pc,r2[0x18]
80006d3e:	77 6e       	ld.w	lr,r11[0x58]
80006d40:	20 61       	sub	r1,6
80006d42:	6c 6c       	ld.w	r12,r6[0x18]
80006d44:	20 70       	sub	r0,7
80006d46:	72 6f       	ld.w	pc,r9[0x18]
80006d48:	63 65       	ld.w	r5,r1[0x58]
80006d4a:	73 73       	ld.w	r3,r9[0x5c]
80006d4c:	65 73       	ld.w	r3,r2[0x5c]
80006d4e:	0d 0a       	ld.w	r10,r6++
80006d50:	00 00       	add	r0,r0
	...

80006d54 <osc_enable>:
extern void osc_priv_enable_rc120m(void);
extern void osc_priv_disable_rc120m(void);
extern bool osc_priv_rc120m_is_ready(void);

static inline void osc_enable(uint8_t id)
{
80006d54:	eb cd 40 80 	pushm	r7,lr
80006d58:	1a 97       	mov	r7,sp
80006d5a:	20 1d       	sub	sp,4
80006d5c:	18 98       	mov	r8,r12
80006d5e:	ef 68 ff fc 	st.b	r7[-4],r8
	switch (id) {
80006d62:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80006d66:	58 28       	cp.w	r8,2
80006d68:	c1 10       	breq	80006d8a <osc_enable+0x36>
80006d6a:	e0 89 00 05 	brgt	80006d74 <osc_enable+0x20>
80006d6e:	58 08       	cp.w	r8,0
80006d70:	c0 70       	breq	80006d7e <osc_enable+0x2a>
80006d72:	c1 18       	rjmp	80006d94 <osc_enable+0x40>
80006d74:	58 38       	cp.w	r8,3
80006d76:	c0 70       	breq	80006d84 <osc_enable+0x30>
80006d78:	58 48       	cp.w	r8,4
80006d7a:	c0 b0       	breq	80006d90 <osc_enable+0x3c>
80006d7c:	c0 c8       	rjmp	80006d94 <osc_enable+0x40>
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		osc_priv_enable_osc0();
80006d7e:	f0 1f 00 08 	mcall	80006d9c <osc_enable+0x48>
		break;
80006d82:	c0 98       	rjmp	80006d94 <osc_enable+0x40>
		break;
#endif

#ifdef BOARD_OSC32_HZ
	case OSC_ID_OSC32:
		osc_priv_enable_osc32();
80006d84:	f0 1f 00 07 	mcall	80006da0 <osc_enable+0x4c>
		break;
80006d88:	c0 68       	rjmp	80006d94 <osc_enable+0x40>
#endif

	case OSC_ID_RC8M:
		osc_priv_enable_rc8m();
80006d8a:	f0 1f 00 07 	mcall	80006da4 <osc_enable+0x50>
		break;
80006d8e:	c0 38       	rjmp	80006d94 <osc_enable+0x40>

	case OSC_ID_RC120M:
		osc_priv_enable_rc120m();
80006d90:	f0 1f 00 06 	mcall	80006da8 <osc_enable+0x54>

	default:
		/* unhandled_case(id); */
		break;
	}
}
80006d94:	2f fd       	sub	sp,-4
80006d96:	e3 cd 80 80 	ldm	sp++,r7,pc
80006d9a:	00 00       	add	r0,r0
80006d9c:	80 00       	ld.sh	r0,r0[0x0]
80006d9e:	5a 34       	cp.w	r4,-29
80006da0:	80 00       	ld.sh	r0,r0[0x0]
80006da2:	5a 74       	cp.w	r4,-25
80006da4:	80 00       	ld.sh	r0,r0[0x0]
80006da6:	5a b4       	cp.w	r4,-21
80006da8:	80 00       	ld.sh	r0,r0[0x0]
80006daa:	5b 38       	cp.w	r8,-13

80006dac <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint8_t id)
{
80006dac:	eb cd 40 80 	pushm	r7,lr
80006db0:	1a 97       	mov	r7,sp
80006db2:	20 1d       	sub	sp,4
80006db4:	18 98       	mov	r8,r12
80006db6:	ef 68 ff fc 	st.b	r7[-4],r8
	switch (id) {
80006dba:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80006dbe:	58 38       	cp.w	r8,3
80006dc0:	c1 50       	breq	80006dea <osc_is_ready+0x3e>
80006dc2:	e0 89 00 07 	brgt	80006dd0 <osc_is_ready+0x24>
80006dc6:	58 08       	cp.w	r8,0
80006dc8:	c0 90       	breq	80006dda <osc_is_ready+0x2e>
80006dca:	58 28       	cp.w	r8,2
80006dcc:	c1 70       	breq	80006dfa <osc_is_ready+0x4e>
80006dce:	c2 88       	rjmp	80006e1e <osc_is_ready+0x72>
80006dd0:	58 48       	cp.w	r8,4
80006dd2:	c1 c0       	breq	80006e0a <osc_is_ready+0x5e>
80006dd4:	58 58       	cp.w	r8,5
80006dd6:	c2 20       	breq	80006e1a <osc_is_ready+0x6e>
80006dd8:	c2 38       	rjmp	80006e1e <osc_is_ready+0x72>
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		return !!(AVR32_SCIF.pclksr & (1 << AVR32_SCIF_OSC0RDY));
80006dda:	fe 78 08 00 	mov	r8,-63488
80006dde:	70 58       	ld.w	r8,r8[0x14]
80006de0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80006de4:	5f 18       	srne	r8
80006de6:	5c 58       	castu.b	r8
80006de8:	c1 c8       	rjmp	80006e20 <osc_is_ready+0x74>
		return !!(AVR32_SCIF.pclksr & (1 << AVR32_SCIF_OSC1RDY));
#endif

#ifdef BOARD_OSC32_HZ
	case OSC_ID_OSC32:
		return !!(AVR32_SCIF.pclksr & (1 << AVR32_SCIF_OSC32RDY));
80006dea:	fe 78 08 00 	mov	r8,-63488
80006dee:	70 58       	ld.w	r8,r8[0x14]
80006df0:	e2 18 00 04 	andl	r8,0x4,COH
80006df4:	5f 18       	srne	r8
80006df6:	5c 58       	castu.b	r8
80006df8:	c1 48       	rjmp	80006e20 <osc_is_ready+0x74>
#endif

	case OSC_ID_RC8M:
		return !!(AVR32_SCIF.pclksr & (1U << AVR32_SCIF_RCOSC8MRDY));
80006dfa:	fe 78 08 00 	mov	r8,-63488
80006dfe:	70 58       	ld.w	r8,r8[0x14]
80006e00:	e2 18 00 08 	andl	r8,0x8,COH
80006e04:	5f 18       	srne	r8
80006e06:	5c 58       	castu.b	r8
80006e08:	c0 c8       	rjmp	80006e20 <osc_is_ready+0x74>

	case OSC_ID_RC120M:
		return !!(AVR32_SCIF.rc120mcr & (1 << AVR32_SCIF_RC120MCR_EN));
80006e0a:	fe 78 08 00 	mov	r8,-63488
80006e0e:	71 68       	ld.w	r8,r8[0x58]
80006e10:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80006e14:	5f 18       	srne	r8
80006e16:	5c 58       	castu.b	r8
80006e18:	c0 48       	rjmp	80006e20 <osc_is_ready+0x74>

	case OSC_ID_RCSYS:
		/* RCSYS is always ready */
		return true;
80006e1a:	30 18       	mov	r8,1
80006e1c:	c0 28       	rjmp	80006e20 <osc_is_ready+0x74>

	default:
		/* unhandled_case(id); */
		return false;
80006e1e:	30 08       	mov	r8,0
	}
}
80006e20:	10 9c       	mov	r12,r8
80006e22:	2f fd       	sub	sp,-4
80006e24:	e3 cd 80 80 	ldm	sp++,r7,pc

80006e28 <osc_get_rate>:
/**
 * \todo RC8M may run at either 8 MHz or 1 MHz. Currently, we assume
 * it's always running at 8 MHz.
 */
static inline uint32_t osc_get_rate(uint8_t id)
{
80006e28:	eb cd 40 80 	pushm	r7,lr
80006e2c:	1a 97       	mov	r7,sp
80006e2e:	20 1d       	sub	sp,4
80006e30:	18 98       	mov	r8,r12
80006e32:	ef 68 ff fc 	st.b	r7[-4],r8
	switch (id) {
80006e36:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80006e3a:	58 38       	cp.w	r8,3
80006e3c:	c1 20       	breq	80006e60 <osc_get_rate+0x38>
80006e3e:	e0 89 00 07 	brgt	80006e4c <osc_get_rate+0x24>
80006e42:	58 08       	cp.w	r8,0
80006e44:	c0 90       	breq	80006e56 <osc_get_rate+0x2e>
80006e46:	58 28       	cp.w	r8,2
80006e48:	c0 f0       	breq	80006e66 <osc_get_rate+0x3e>
80006e4a:	c1 b8       	rjmp	80006e80 <osc_get_rate+0x58>
80006e4c:	58 48       	cp.w	r8,4
80006e4e:	c1 10       	breq	80006e70 <osc_get_rate+0x48>
80006e50:	58 58       	cp.w	r8,5
80006e52:	c1 40       	breq	80006e7a <osc_get_rate+0x52>
80006e54:	c1 68       	rjmp	80006e80 <osc_get_rate+0x58>
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		return BOARD_OSC0_HZ;
80006e56:	e0 68 24 00 	mov	r8,9216
80006e5a:	ea 18 00 f4 	orh	r8,0xf4
80006e5e:	c1 28       	rjmp	80006e82 <osc_get_rate+0x5a>
		return BOARD_OSC1_HZ;
#endif

#ifdef BOARD_OSC32_HZ
	case OSC_ID_OSC32:
		return BOARD_OSC32_HZ;
80006e60:	e0 68 80 00 	mov	r8,32768
80006e64:	c0 f8       	rjmp	80006e82 <osc_get_rate+0x5a>
#endif

	case OSC_ID_RC8M:
		return OSC_RC8M_NOMINAL_HZ;
80006e66:	e0 68 12 00 	mov	r8,4608
80006e6a:	ea 18 00 7a 	orh	r8,0x7a
80006e6e:	c0 a8       	rjmp	80006e82 <osc_get_rate+0x5a>

	case OSC_ID_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
80006e70:	e0 68 0e 00 	mov	r8,3584
80006e74:	ea 18 07 27 	orh	r8,0x727
80006e78:	c0 58       	rjmp	80006e82 <osc_get_rate+0x5a>

	case OSC_ID_RCSYS:
		return OSC_RCSYS_NOMINAL_HZ;
80006e7a:	e0 78 c1 38 	mov	r8,115000
80006e7e:	c0 28       	rjmp	80006e82 <osc_get_rate+0x5a>

	default:
		/* unhandled_case(id); */
		return 0;
80006e80:	30 08       	mov	r8,0
	}
}
80006e82:	10 9c       	mov	r12,r8
80006e84:	2f fd       	sub	sp,-4
80006e86:	e3 cd 80 80 	ldm	sp++,r7,pc
80006e8a:	d7 03       	nop

80006e8c <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
80006e8c:	eb cd 40 80 	pushm	r7,lr
80006e90:	1a 97       	mov	r7,sp
80006e92:	20 1d       	sub	sp,4
80006e94:	18 98       	mov	r8,r12
80006e96:	ef 68 ff fc 	st.b	r7[-4],r8
	while (!osc_is_ready(id)) {
80006e9a:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80006e9e:	10 9c       	mov	r12,r8
80006ea0:	f0 1f 00 05 	mcall	80006eb4 <osc_wait_ready+0x28>
80006ea4:	18 98       	mov	r8,r12
80006ea6:	ec 18 00 01 	eorl	r8,0x1
80006eaa:	5c 58       	castu.b	r8
80006eac:	cf 71       	brne	80006e9a <osc_wait_ready+0xe>
		/* Do nothing */
	}
}
80006eae:	2f fd       	sub	sp,-4
80006eb0:	e3 cd 80 80 	ldm	sp++,r7,pc
80006eb4:	80 00       	ld.sh	r0,r0[0x0]
80006eb6:	6d ac       	ld.w	r12,r6[0x68]

80006eb8 <pll_config_set_option>:
			* CONFIG_PLL##pll_id##_MUL)                            \
			/ CONFIG_PLL##pll_id##_DIV)

static inline void pll_config_set_option(struct pll_config *cfg,
		unsigned int option)
{
80006eb8:	eb cd 40 80 	pushm	r7,lr
80006ebc:	1a 97       	mov	r7,sp
80006ebe:	20 2d       	sub	sp,8
80006ec0:	ef 4c ff fc 	st.w	r7[-4],r12
80006ec4:	ef 4b ff f8 	st.w	r7[-8],r11
	Assert(option < PLL_NR_OPTIONS);

	cfg->ctrl |= 1U << (AVR32_SCIF_PLLOPT + option);
80006ec8:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006ecc:	70 09       	ld.w	r9,r8[0x0]
80006ece:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006ed2:	2f d8       	sub	r8,-3
80006ed4:	30 1a       	mov	r10,1
80006ed6:	f4 08 09 48 	lsl	r8,r10,r8
80006eda:	10 49       	or	r9,r8
80006edc:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006ee0:	91 09       	st.w	r8[0x0],r9
}
80006ee2:	2f ed       	sub	sp,-8
80006ee4:	e3 cd 80 80 	ldm	sp++,r7,pc

80006ee8 <pll_config_init>:
 * The PLL options #PLL_OPT_VCO_RANGE_LOW and #PLL_OPT_OUTPUT_DIV will
 * be set automatically based on the calculated target frequency.
 */
static inline void pll_config_init(struct pll_config *cfg,
		enum pll_source src, unsigned int div, unsigned int mul)
{
80006ee8:	eb cd 40 80 	pushm	r7,lr
80006eec:	1a 97       	mov	r7,sp
80006eee:	20 5d       	sub	sp,20
80006ef0:	ef 4c ff f8 	st.w	r7[-8],r12
80006ef4:	ef 4b ff f4 	st.w	r7[-12],r11
80006ef8:	ef 4a ff f0 	st.w	r7[-16],r10
80006efc:	ef 49 ff ec 	st.w	r7[-20],r9
	uint32_t vco_hz;

	Assert(src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(src) * mul;
80006f00:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006f04:	5c 58       	castu.b	r8
80006f06:	10 9c       	mov	r12,r8
80006f08:	f0 1f 00 2e 	mcall	80006fc0 <pll_config_init+0xd8>
80006f0c:	18 99       	mov	r9,r12
80006f0e:	ee f8 ff ec 	ld.w	r8,r7[-20]
80006f12:	f2 08 02 48 	mul	r8,r9,r8
80006f16:	ef 48 ff fc 	st.w	r7[-4],r8
	vco_hz /= div;
80006f1a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006f1e:	ee f9 ff f0 	ld.w	r9,r7[-16]
80006f22:	f0 09 0d 08 	divu	r8,r8,r9
80006f26:	ef 48 ff fc 	st.w	r7[-4],r8
	Assert(vco_hz >= PLL_MIN_HZ);
	Assert(vco_hz <= PLL_MAX_HZ);

	cfg->ctrl = 0;
80006f2a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006f2e:	30 09       	mov	r9,0
80006f30:	91 09       	st.w	r8[0x0],r9

	/* Bring the internal VCO frequency up to the minimum value */
	if ((vco_hz < PLL_MIN_HZ * 2) && (mul <= 8)) {
80006f32:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006f36:	e0 69 b3 ff 	mov	r9,46079
80006f3a:	ea 19 04 c4 	orh	r9,0x4c4
80006f3e:	12 38       	cp.w	r8,r9
80006f40:	e0 8b 00 16 	brhi	80006f6c <pll_config_init+0x84>
80006f44:	ee f8 ff ec 	ld.w	r8,r7[-20]
80006f48:	58 88       	cp.w	r8,8
80006f4a:	e0 8b 00 11 	brhi	80006f6c <pll_config_init+0x84>
		mul *= 2;
80006f4e:	ee f8 ff ec 	ld.w	r8,r7[-20]
80006f52:	a1 78       	lsl	r8,0x1
80006f54:	ef 48 ff ec 	st.w	r7[-20],r8
		vco_hz *= 2;
80006f58:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006f5c:	a1 78       	lsl	r8,0x1
80006f5e:	ef 48 ff fc 	st.w	r7[-4],r8
		pll_config_set_option(cfg, PLL_OPT_OUTPUT_DIV);
80006f62:	30 1b       	mov	r11,1
80006f64:	ee fc ff f8 	ld.w	r12,r7[-8]
80006f68:	f0 1f 00 17 	mcall	80006fc4 <pll_config_init+0xdc>
	}

	/* Set VCO frequency range according to calculated value */
	if (vco_hz < PLL_VCO_LOW_THRESHOLD)
80006f6c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006f70:	e0 69 fe 7f 	mov	r9,65151
80006f74:	ea 19 0a 21 	orh	r9,0xa21
80006f78:	12 38       	cp.w	r8,r9
80006f7a:	e0 8b 00 07 	brhi	80006f88 <pll_config_init+0xa0>
		pll_config_set_option(cfg, PLL_OPT_VCO_RANGE_LOW);
80006f7e:	30 0b       	mov	r11,0
80006f80:	ee fc ff f8 	ld.w	r12,r7[-8]
80006f84:	f0 1f 00 10 	mcall	80006fc4 <pll_config_init+0xdc>

	Assert(mul > 2 && mul <= 16);
	Assert(div > 0 && div <= 15);

	cfg->ctrl |= ((mul - 1) << AVR32_SCIF_PLLMUL)
80006f88:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006f8c:	70 09       	ld.w	r9,r8[0x0]
80006f8e:	ee f8 ff ec 	ld.w	r8,r7[-20]
80006f92:	20 18       	sub	r8,1
80006f94:	f0 0a 15 10 	lsl	r10,r8,0x10
		| (div << AVR32_SCIF_PLLDIV)
80006f98:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006f9c:	a9 68       	lsl	r8,0x8
		| (PLL_MAX_STARTUP_CYCLES << AVR32_SCIF_PLLCOUNT)
80006f9e:	10 4a       	or	r10,r8
		| (src << AVR32_SCIF_PLLOSC);
80006fa0:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006fa4:	a1 78       	lsl	r8,0x1
		pll_config_set_option(cfg, PLL_OPT_VCO_RANGE_LOW);

	Assert(mul > 2 && mul <= 16);
	Assert(div > 0 && div <= 15);

	cfg->ctrl |= ((mul - 1) << AVR32_SCIF_PLLMUL)
80006fa6:	f5 e8 10 08 	or	r8,r10,r8
80006faa:	f3 e8 10 08 	or	r8,r9,r8
80006fae:	10 99       	mov	r9,r8
80006fb0:	ea 19 3f 00 	orh	r9,0x3f00
80006fb4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006fb8:	91 09       	st.w	r8[0x0],r9
		| (div << AVR32_SCIF_PLLDIV)
		| (PLL_MAX_STARTUP_CYCLES << AVR32_SCIF_PLLCOUNT)
		| (src << AVR32_SCIF_PLLOSC);
}
80006fba:	2f bd       	sub	sp,-20
80006fbc:	e3 cd 80 80 	ldm	sp++,r7,pc
80006fc0:	80 00       	ld.sh	r0,r0[0x0]
80006fc2:	6e 28       	ld.w	r8,r7[0x8]
80006fc4:	80 00       	ld.sh	r0,r0[0x0]
80006fc6:	6e b8       	ld.w	r8,r7[0x2c]

80006fc8 <pll_is_locked>:
extern void pll_config_write(const struct pll_config *cfg, unsigned int pll_id);
extern void pll_enable(const struct pll_config *cfg, unsigned int pll_id);
extern void pll_disable(unsigned int pll_id);

static inline bool pll_is_locked(unsigned int pll_id)
{
80006fc8:	eb cd 40 80 	pushm	r7,lr
80006fcc:	1a 97       	mov	r7,sp
80006fce:	20 1d       	sub	sp,4
80006fd0:	ef 4c ff fc 	st.w	r7[-4],r12
	Assert(pll_id < NR_PLLS);

	return !!(AVR32_SCIF.pclksr & (1U << (AVR32_SCIF_PLL0_LOCK + pll_id)));
80006fd4:	fe 78 08 00 	mov	r8,-63488
80006fd8:	70 59       	ld.w	r9,r8[0x14]
80006fda:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006fde:	2f c8       	sub	r8,-4
80006fe0:	30 1a       	mov	r10,1
80006fe2:	f4 08 09 48 	lsl	r8,r10,r8
80006fe6:	f3 e8 00 08 	and	r8,r9,r8
80006fea:	5f 18       	srne	r8
80006fec:	5c 58       	castu.b	r8
}
80006fee:	10 9c       	mov	r12,r8
80006ff0:	2f fd       	sub	sp,-4
80006ff2:	e3 cd 80 80 	ldm	sp++,r7,pc
80006ff6:	d7 03       	nop

80006ff8 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
80006ff8:	eb cd 40 80 	pushm	r7,lr
80006ffc:	1a 97       	mov	r7,sp
80006ffe:	20 1d       	sub	sp,4
80007000:	ef 4c ff fc 	st.w	r7[-4],r12
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
80007004:	ee fc ff fc 	ld.w	r12,r7[-4]
80007008:	f0 1f 00 06 	mcall	80007020 <pll_wait_for_lock+0x28>
8000700c:	18 98       	mov	r8,r12
8000700e:	ec 18 00 01 	eorl	r8,0x1
80007012:	5c 58       	castu.b	r8
80007014:	cf 81       	brne	80007004 <pll_wait_for_lock+0xc>
		/* Do nothing */
	}

	return 0;
80007016:	30 08       	mov	r8,0
}
80007018:	10 9c       	mov	r12,r8
8000701a:	2f fd       	sub	sp,-4
8000701c:	e3 cd 80 80 	ldm	sp++,r7,pc
80007020:	80 00       	ld.sh	r0,r0[0x0]
80007022:	6f c8       	ld.w	r8,r7[0x70]

80007024 <init_sysErr>:

#define BIT(x) (1<<(x))

void init_sysErr(void);
void init_sysErr(void)
{
80007024:	eb cd 40 80 	pushm	r7,lr
80007028:	1a 97       	mov	r7,sp
	memset(&sysErr, 0x00, sizeof(sysErr)); //Init everything to "PASS"
8000702a:	31 0a       	mov	r10,16
8000702c:	30 0b       	mov	r11,0
8000702e:	48 3c       	lddpc	r12,80007038 <init_sysErr+0x14>
80007030:	f0 1f 00 03 	mcall	8000703c <init_sysErr+0x18>
}
80007034:	e3 cd 80 80 	ldm	sp++,r7,pc
80007038:	00 00       	add	r0,r0
8000703a:	0c 34       	cp.w	r4,r6
8000703c:	80 00       	ld.sh	r0,r0[0x0]
8000703e:	c3 e2       	brcc	800070ba <init_io+0x2>

80007040 <display_text>:
};


void display_text(unsigned char idx);
void display_text(unsigned char idx)
{
80007040:	eb cd 40 80 	pushm	r7,lr
80007044:	1a 97       	mov	r7,sp
80007046:	20 2d       	sub	sp,8
80007048:	18 98       	mov	r8,r12
8000704a:	ef 68 ff f8 	st.b	r7[-8],r8
	for (int i = 0; i<7; i++)
8000704e:	30 08       	mov	r8,0
80007050:	ef 48 ff fc 	st.w	r7[-4],r8
80007054:	c1 58       	rjmp	8000707e <display_text+0x3e>
	{
		usart_putchar(DISPLAY_USART, ((unsigned char) ((*(cmdPtrArray[idx]+i)))));
80007056:	ef 39 ff f8 	ld.ub	r9,r7[-8]
8000705a:	48 e8       	lddpc	r8,80007090 <display_text+0x50>
8000705c:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80007060:	ee f8 ff fc 	ld.w	r8,r7[-4]
80007064:	f2 08 00 08 	add	r8,r9,r8
80007068:	11 88       	ld.ub	r8,r8[0x0]
8000706a:	10 9b       	mov	r11,r8
8000706c:	fc 7c 14 00 	mov	r12,-191488
80007070:	f0 1f 00 09 	mcall	80007094 <display_text+0x54>


void display_text(unsigned char idx);
void display_text(unsigned char idx)
{
	for (int i = 0; i<7; i++)
80007074:	ee f8 ff fc 	ld.w	r8,r7[-4]
80007078:	2f f8       	sub	r8,-1
8000707a:	ef 48 ff fc 	st.w	r7[-4],r8
8000707e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80007082:	58 68       	cp.w	r8,6
80007084:	fe 9a ff e9 	brle	80007056 <display_text+0x16>
	{
		usart_putchar(DISPLAY_USART, ((unsigned char) ((*(cmdPtrArray[idx]+i)))));
	}
	
}
80007088:	2f ed       	sub	sp,-8
8000708a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000708e:	00 00       	add	r0,r0
80007090:	00 00       	add	r0,r0
80007092:	00 60       	and	r0,r0
80007094:	80 00       	ld.sh	r0,r0[0x0]
80007096:	58 94       	cp.w	r4,9

80007098 <chassis_error>:

void chassis_error(void);
void chassis_error(void)
{
80007098:	eb cd 40 80 	pushm	r7,lr
8000709c:	1a 97       	mov	r7,sp
	display_text(IDX_ERROR);
8000709e:	30 4c       	mov	r12,4
800070a0:	f0 1f 00 03 	mcall	800070ac <chassis_error+0x14>
	print_ecdbg("Chassis error...shutting down.\r\n");
800070a4:	48 3c       	lddpc	r12,800070b0 <chassis_error+0x18>
800070a6:	f0 1f 00 04 	mcall	800070b4 <chassis_error+0x1c>
	
	while(1); //catastrophic error, just hang TODO: allow technician interface to work here possibly
800070aa:	c0 08       	rjmp	800070aa <chassis_error+0x12>
800070ac:	80 00       	ld.sh	r0,r0[0x0]
800070ae:	70 40       	ld.w	r0,r8[0x10]
800070b0:	80 00       	ld.sh	r0,r0[0x0]
800070b2:	64 a4       	ld.w	r4,r2[0x28]
800070b4:	80 00       	ld.sh	r0,r0[0x0]
800070b6:	33 38       	mov	r8,51

800070b8 <init_io>:
	
}

void init_io(void);
void init_io(void)
{
800070b8:	eb cd 40 80 	pushm	r7,lr
800070bc:	1a 97       	mov	r7,sp
800070be:	20 1d       	sub	sp,4
	uint32_t ioFlags;
	
	
	ioFlags = (GPIO_DIR_INPUT);
800070c0:	30 08       	mov	r8,0
800070c2:	ef 48 ff fc 	st.w	r7[-4],r8
	gpio_configure_pin(ECLAVE_DOOR_LATCH, ioFlags);
800070c6:	ee fb ff fc 	ld.w	r11,r7[-4]
800070ca:	33 ec       	mov	r12,62
800070cc:	f0 1f 00 2b 	mcall	80007178 <init_io+0xc0>

	ioFlags = (GPIO_DIR_INPUT);
800070d0:	30 08       	mov	r8,0
800070d2:	ef 48 ff fc 	st.w	r7[-4],r8
	gpio_configure_pin(ECLAVE_ACTION_PB, ioFlags);
800070d6:	ee fb ff fc 	ld.w	r11,r7[-4]
800070da:	33 fc       	mov	r12,63
800070dc:	f0 1f 00 27 	mcall	80007178 <init_io+0xc0>

	ioFlags = (GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
800070e0:	30 38       	mov	r8,3
800070e2:	ef 48 ff fc 	st.w	r7[-4],r8
	gpio_configure_pin(ECLAVE_SERIAL_ID0, ioFlags);
800070e6:	ee fb ff fc 	ld.w	r11,r7[-4]
800070ea:	33 3c       	mov	r12,51
800070ec:	f0 1f 00 23 	mcall	80007178 <init_io+0xc0>

	ioFlags = (GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
800070f0:	30 38       	mov	r8,3
800070f2:	ef 48 ff fc 	st.w	r7[-4],r8
	gpio_configure_pin(ECLAVE_SERIAL_ID1, ioFlags);
800070f6:	ee fb ff fc 	ld.w	r11,r7[-4]
800070fa:	33 4c       	mov	r12,52
800070fc:	f0 1f 00 1f 	mcall	80007178 <init_io+0xc0>

	ioFlags = (GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
80007100:	30 38       	mov	r8,3
80007102:	ef 48 ff fc 	st.w	r7[-4],r8
	gpio_configure_pin(ECLAVE_SERIAL_ID2, ioFlags);
80007106:	ee fb ff fc 	ld.w	r11,r7[-4]
8000710a:	33 5c       	mov	r12,53
8000710c:	f0 1f 00 1b 	mcall	80007178 <init_io+0xc0>

	ioFlags = (GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
80007110:	30 38       	mov	r8,3
80007112:	ef 48 ff fc 	st.w	r7[-4],r8
	gpio_configure_pin(ECLAVE_SERIAL_ID3, ioFlags);
80007116:	ee fb ff fc 	ld.w	r11,r7[-4]
8000711a:	33 6c       	mov	r12,54
8000711c:	f0 1f 00 17 	mcall	80007178 <init_io+0xc0>

	ioFlags = (GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
80007120:	30 38       	mov	r8,3
80007122:	ef 48 ff fc 	st.w	r7[-4],r8
	gpio_configure_pin(ECLAVE_SERIAL_ID4, ioFlags);
80007126:	ee fb ff fc 	ld.w	r11,r7[-4]
8000712a:	33 7c       	mov	r12,55
8000712c:	f0 1f 00 13 	mcall	80007178 <init_io+0xc0>

	ioFlags = (GPIO_DIR_OUTPUT | GPIO_INIT_LOW);
80007130:	30 18       	mov	r8,1
80007132:	ef 48 ff fc 	st.w	r7[-4],r8
	gpio_configure_pin(ECLAVE_DEBUG_LED, ioFlags);
80007136:	ee fb ff fc 	ld.w	r11,r7[-4]
8000713a:	37 cc       	mov	r12,124
8000713c:	f0 1f 00 0f 	mcall	80007178 <init_io+0xc0>

	ioFlags = (GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
80007140:	30 38       	mov	r8,3
80007142:	ef 48 ff fc 	st.w	r7[-4],r8
	gpio_configure_pin(ECLAVE_PSUPPLY_ONn, ioFlags);
80007146:	ee fb ff fc 	ld.w	r11,r7[-4]
8000714a:	31 7c       	mov	r12,23
8000714c:	f0 1f 00 0b 	mcall	80007178 <init_io+0xc0>

	ioFlags = (GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
80007150:	30 38       	mov	r8,3
80007152:	ef 48 ff fc 	st.w	r7[-4],r8
	gpio_configure_pin(ECLAVE_LED_OEn, ioFlags);
80007156:	ee fb ff fc 	ld.w	r11,r7[-4]
8000715a:	31 6c       	mov	r12,22
8000715c:	f0 1f 00 07 	mcall	80007178 <init_io+0xc0>

	ioFlags = (GPIO_DIR_OUTPUT | GPIO_INIT_LOW); //high=1x multiplier, low=4x multiplier 10apr15
80007160:	30 18       	mov	r8,1
80007162:	ef 48 ff fc 	st.w	r7[-4],r8
	gpio_configure_pin(ECLAVE_MFP, ioFlags);
80007166:	ee fb ff fc 	ld.w	r11,r7[-4]
8000716a:	31 5c       	mov	r12,21
8000716c:	f0 1f 00 03 	mcall	80007178 <init_io+0xc0>

}
80007170:	2f fd       	sub	sp,-4
80007172:	e3 cd 80 80 	ldm	sp++,r7,pc
80007176:	00 00       	add	r0,r0
80007178:	80 00       	ld.sh	r0,r0[0x0]
8000717a:	48 28       	lddpc	r8,80007180 <print_ecdbg_num+0x4>

8000717c <print_ecdbg_num>:
};


void print_ecdbg_num(unsigned int num);
void print_ecdbg_num(unsigned int num)
{
8000717c:	eb cd 40 80 	pushm	r7,lr
80007180:	1a 97       	mov	r7,sp
80007182:	20 3d       	sub	sp,12
80007184:	ef 4c ff f4 	st.w	r7[-12],r12
	char str[6];
	
	sprintf(str, "%d", num);	
80007188:	ee c8 00 08 	sub	r8,r7,8
8000718c:	ee f9 ff f4 	ld.w	r9,r7[-12]
80007190:	1a d9       	st.w	--sp,r9
80007192:	48 7b       	lddpc	r11,800071ac <print_ecdbg_num+0x30>
80007194:	10 9c       	mov	r12,r8
80007196:	f0 1f 00 07 	mcall	800071b0 <print_ecdbg_num+0x34>
8000719a:	2f fd       	sub	sp,-4
	
	print_ecdbg(str);
8000719c:	ee c8 00 08 	sub	r8,r7,8
800071a0:	10 9c       	mov	r12,r8
800071a2:	f0 1f 00 05 	mcall	800071b4 <print_ecdbg_num+0x38>
}
800071a6:	2f dd       	sub	sp,-12
800071a8:	e3 cd 80 80 	ldm	sp++,r7,pc
800071ac:	80 00       	ld.sh	r0,r0[0x0]
800071ae:	64 c8       	ld.w	r8,r2[0x30]
800071b0:	80 00       	ld.sh	r0,r0[0x0]
800071b2:	c3 f0       	breq	80007230 <read_led_board_serial_ids+0x78>
800071b4:	80 00       	ld.sh	r0,r0[0x0]
800071b6:	33 38       	mov	r8,51

800071b8 <read_led_board_serial_ids>:

/* One serial ID chip per board */
void read_led_board_serial_ids(void);
void read_led_board_serial_ids(void)
{
800071b8:	eb cd 40 e0 	pushm	r5-r7,lr
800071bc:	1a 97       	mov	r7,sp
800071be:	20 4d       	sub	sp,16
	/*
	 * Check for LED board presence by issuing a reset to the serial ID chip and checking for a response.
	 */
	
	SetSpeed(1); //1==standard speed, not overdrive 
800071c0:	30 1c       	mov	r12,1
800071c2:	f0 1f 00 b1 	mcall	80007484 <read_led_board_serial_ids+0x2cc>
	
	for (int i=0; i<NUM_LED_BOARDS; i++)
800071c6:	30 08       	mov	r8,0
800071c8:	ef 48 ff f0 	st.w	r7[-16],r8
800071cc:	c3 88       	rjmp	8000723c <read_led_board_serial_ids+0x84>
	{
		ledBrd[i].present = !OWTouchReset(i);
800071ce:	ee f6 ff f0 	ld.w	r6,r7[-16]
800071d2:	ee f8 ff f0 	ld.w	r8,r7[-16]
800071d6:	5c 58       	castu.b	r8
800071d8:	10 9c       	mov	r12,r8
800071da:	f0 1f 00 ac 	mcall	80007488 <read_led_board_serial_ids+0x2d0>
800071de:	18 98       	mov	r8,r12
800071e0:	58 08       	cp.w	r8,0
800071e2:	5f 09       	sreq	r9
800071e4:	fe fa 02 a8 	ld.w	r10,pc[680]
800071e8:	0c 98       	mov	r8,r6
800071ea:	a3 78       	lsl	r8,0x3
800071ec:	0c 18       	sub	r8,r6
800071ee:	a1 78       	lsl	r8,0x1
800071f0:	f4 08 00 08 	add	r8,r10,r8
800071f4:	f0 ca ff f8 	sub	r10,r8,-8
800071f8:	12 98       	mov	r8,r9
800071fa:	b4 88       	st.b	r10[0x0],r8
		if (ledBrd[i].present)
800071fc:	ee f9 ff f0 	ld.w	r9,r7[-16]
80007200:	fe fa 02 8c 	ld.w	r10,pc[652]
80007204:	12 98       	mov	r8,r9
80007206:	a3 78       	lsl	r8,0x3
80007208:	12 18       	sub	r8,r9
8000720a:	a1 78       	lsl	r8,0x1
8000720c:	f4 08 00 08 	add	r8,r10,r8
80007210:	2f 88       	sub	r8,-8
80007212:	11 88       	ld.ub	r8,r8[0x0]
80007214:	58 08       	cp.w	r8,0
80007216:	c0 e0       	breq	80007232 <read_led_board_serial_ids+0x7a>
		{
			print_ecdbg("LED board detected in slot ");
80007218:	fe fc 02 78 	ld.w	r12,pc[632]
8000721c:	f0 1f 00 9e 	mcall	80007494 <read_led_board_serial_ids+0x2dc>
			print_ecdbg_num(i);
80007220:	ee f8 ff f0 	ld.w	r8,r7[-16]
80007224:	10 9c       	mov	r12,r8
80007226:	f0 1f 00 9d 	mcall	80007498 <read_led_board_serial_ids+0x2e0>
			print_ecdbg("\r\n");
8000722a:	fe fc 02 72 	ld.w	r12,pc[626]
8000722e:	f0 1f 00 9a 	mcall	80007494 <read_led_board_serial_ids+0x2dc>
	 * Check for LED board presence by issuing a reset to the serial ID chip and checking for a response.
	 */
	
	SetSpeed(1); //1==standard speed, not overdrive 
	
	for (int i=0; i<NUM_LED_BOARDS; i++)
80007232:	ee f8 ff f0 	ld.w	r8,r7[-16]
80007236:	2f f8       	sub	r8,-1
80007238:	ef 48 ff f0 	st.w	r7[-16],r8
8000723c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80007240:	58 48       	cp.w	r8,4
80007242:	fe 9a ff c6 	brle	800071ce <read_led_board_serial_ids+0x16>
			print_ecdbg_num(i);
			print_ecdbg("\r\n");
		}
	}
	
	if (ledBrd[0].present && ledBrd[1].present)
80007246:	fe f8 02 46 	ld.w	r8,pc[582]
8000724a:	f1 38 00 08 	ld.ub	r8,r8[8]
8000724e:	58 08       	cp.w	r8,0
80007250:	c0 f0       	breq	8000726e <read_led_board_serial_ids+0xb6>
80007252:	fe f8 02 3a 	ld.w	r8,pc[570]
80007256:	f1 38 00 16 	ld.ub	r8,r8[22]
8000725a:	58 08       	cp.w	r8,0
8000725c:	c0 90       	breq	8000726e <read_led_board_serial_ids+0xb6>
	{
		shelf[0].present = 1;
8000725e:	fe f9 02 42 	ld.w	r9,pc[578]
80007262:	30 18       	mov	r8,1
80007264:	b2 c8       	st.b	r9[0x4],r8
		
		print_ecdbg("Shelf 0 present\r\n");
80007266:	fe fc 02 3e 	ld.w	r12,pc[574]
8000726a:	f0 1f 00 8b 	mcall	80007494 <read_led_board_serial_ids+0x2dc>
	}
	if (ledBrd[1].present && ledBrd[2].present)
8000726e:	fe f8 02 1e 	ld.w	r8,pc[542]
80007272:	f1 38 00 16 	ld.ub	r8,r8[22]
80007276:	58 08       	cp.w	r8,0
80007278:	c1 00       	breq	80007298 <read_led_board_serial_ids+0xe0>
8000727a:	fe f8 02 12 	ld.w	r8,pc[530]
8000727e:	f1 38 00 24 	ld.ub	r8,r8[36]
80007282:	58 08       	cp.w	r8,0
80007284:	c0 a0       	breq	80007298 <read_led_board_serial_ids+0xe0>
	{
		shelf[1].present = 1;
80007286:	fe f9 02 1a 	ld.w	r9,pc[538]
8000728a:	30 18       	mov	r8,1
8000728c:	f3 68 00 09 	st.b	r9[9],r8
		print_ecdbg("Shelf 1 present\r\n");
80007290:	fe fc 02 18 	ld.w	r12,pc[536]
80007294:	f0 1f 00 80 	mcall	80007494 <read_led_board_serial_ids+0x2dc>
	}
	if (ledBrd[2].present && ledBrd[3].present)
80007298:	4f d8       	lddpc	r8,8000748c <read_led_board_serial_ids+0x2d4>
8000729a:	f1 38 00 24 	ld.ub	r8,r8[36]
8000729e:	58 08       	cp.w	r8,0
800072a0:	c0 d0       	breq	800072ba <read_led_board_serial_ids+0x102>
800072a2:	4f b8       	lddpc	r8,8000748c <read_led_board_serial_ids+0x2d4>
800072a4:	f1 38 00 32 	ld.ub	r8,r8[50]
800072a8:	58 08       	cp.w	r8,0
800072aa:	c0 80       	breq	800072ba <read_led_board_serial_ids+0x102>
	{
		shelf[2].present = 1;
800072ac:	4f d9       	lddpc	r9,800074a0 <read_led_board_serial_ids+0x2e8>
800072ae:	30 18       	mov	r8,1
800072b0:	f3 68 00 0e 	st.b	r9[14],r8
		print_ecdbg("Shelf 2 present\r\n");
800072b4:	4f ec       	lddpc	r12,800074ac <read_led_board_serial_ids+0x2f4>
800072b6:	f0 1f 00 78 	mcall	80007494 <read_led_board_serial_ids+0x2dc>
	}
	if (ledBrd[3].present && ledBrd[4].present)
800072ba:	4f 58       	lddpc	r8,8000748c <read_led_board_serial_ids+0x2d4>
800072bc:	f1 38 00 32 	ld.ub	r8,r8[50]
800072c0:	58 08       	cp.w	r8,0
800072c2:	c0 d0       	breq	800072dc <read_led_board_serial_ids+0x124>
800072c4:	4f 28       	lddpc	r8,8000748c <read_led_board_serial_ids+0x2d4>
800072c6:	f1 38 00 40 	ld.ub	r8,r8[64]
800072ca:	58 08       	cp.w	r8,0
800072cc:	c0 80       	breq	800072dc <read_led_board_serial_ids+0x124>
	{
		shelf[3].present = 1;
800072ce:	4f 59       	lddpc	r9,800074a0 <read_led_board_serial_ids+0x2e8>
800072d0:	30 18       	mov	r8,1
800072d2:	f3 68 00 13 	st.b	r9[19],r8
		print_ecdbg("Shelf 3 present\r\n");
800072d6:	4f 7c       	lddpc	r12,800074b0 <read_led_board_serial_ids+0x2f8>
800072d8:	f0 1f 00 6f 	mcall	80007494 <read_led_board_serial_ids+0x2dc>
	}
	

	for (int i=0; i<NUM_LED_BOARDS; i++)
800072dc:	30 08       	mov	r8,0
800072de:	ef 48 ff f4 	st.w	r7[-12],r8
800072e2:	cc 88       	rjmp	80007472 <read_led_board_serial_ids+0x2ba>
	{
		unsigned char acc = 0;
800072e4:	30 08       	mov	r8,0
800072e6:	ef 68 ff fb 	st.b	r7[-5],r8
		
		if (ledBrd[i].present)
800072ea:	ee f9 ff f4 	ld.w	r9,r7[-12]
800072ee:	4e 8a       	lddpc	r10,8000748c <read_led_board_serial_ids+0x2d4>
800072f0:	12 98       	mov	r8,r9
800072f2:	a3 78       	lsl	r8,0x3
800072f4:	12 18       	sub	r8,r9
800072f6:	a1 78       	lsl	r8,0x1
800072f8:	f4 08 00 08 	add	r8,r10,r8
800072fc:	2f 88       	sub	r8,-8
800072fe:	11 88       	ld.ub	r8,r8[0x0]
80007300:	58 08       	cp.w	r8,0
80007302:	e0 80 00 b3 	breq	80007468 <read_led_board_serial_ids+0x2b0>
		{
			OWWriteByte(i, 0x33); //Read ID command
80007306:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000730a:	5c 58       	castu.b	r8
8000730c:	33 3b       	mov	r11,51
8000730e:	10 9c       	mov	r12,r8
80007310:	f0 1f 00 69 	mcall	800074b4 <read_led_board_serial_ids+0x2fc>
			
			ledBrd[i].idFamily = OWReadByte(i);
80007314:	ee f6 ff f4 	ld.w	r6,r7[-12]
80007318:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000731c:	5c 58       	castu.b	r8
8000731e:	10 9c       	mov	r12,r8
80007320:	f0 1f 00 66 	mcall	800074b8 <read_led_board_serial_ids+0x300>
80007324:	18 98       	mov	r8,r12
80007326:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
8000732a:	4d 9a       	lddpc	r10,8000748c <read_led_board_serial_ids+0x2d4>
8000732c:	0c 98       	mov	r8,r6
8000732e:	a3 78       	lsl	r8,0x3
80007330:	0c 18       	sub	r8,r6
80007332:	a1 78       	lsl	r8,0x1
80007334:	10 0a       	add	r10,r8
80007336:	12 98       	mov	r8,r9
80007338:	b4 88       	st.b	r10[0x0],r8
			
			acc = crc8_add(0x00, ledBrd[i].idFamily);
8000733a:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000733e:	4d 4a       	lddpc	r10,8000748c <read_led_board_serial_ids+0x2d4>
80007340:	12 98       	mov	r8,r9
80007342:	a3 78       	lsl	r8,0x3
80007344:	12 18       	sub	r8,r9
80007346:	a1 78       	lsl	r8,0x1
80007348:	f4 08 00 08 	add	r8,r10,r8
8000734c:	11 88       	ld.ub	r8,r8[0x0]
8000734e:	10 9b       	mov	r11,r8
80007350:	30 0c       	mov	r12,0
80007352:	f0 1f 00 5b 	mcall	800074bc <read_led_board_serial_ids+0x304>
80007356:	18 98       	mov	r8,r12
80007358:	ef 68 ff fb 	st.b	r7[-5],r8
			
			for (int j=0; j<6; j++)
8000735c:	30 08       	mov	r8,0
8000735e:	ef 48 ff fc 	st.w	r7[-4],r8
80007362:	c3 78       	rjmp	800073d0 <read_led_board_serial_ids+0x218>
			{
				ledBrd[i].id[j] = OWReadByte(i);
80007364:	ee f6 ff f4 	ld.w	r6,r7[-12]
80007368:	ee f5 ff fc 	ld.w	r5,r7[-4]
8000736c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80007370:	5c 58       	castu.b	r8
80007372:	10 9c       	mov	r12,r8
80007374:	f0 1f 00 51 	mcall	800074b8 <read_led_board_serial_ids+0x300>
80007378:	18 98       	mov	r8,r12
8000737a:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
8000737e:	4c 4a       	lddpc	r10,8000748c <read_led_board_serial_ids+0x2d4>
80007380:	0c 98       	mov	r8,r6
80007382:	a3 78       	lsl	r8,0x3
80007384:	0c 18       	sub	r8,r6
80007386:	a1 78       	lsl	r8,0x1
80007388:	f4 08 00 08 	add	r8,r10,r8
8000738c:	0a 08       	add	r8,r5
8000738e:	f0 ca ff ff 	sub	r10,r8,-1
80007392:	12 98       	mov	r8,r9
80007394:	b4 88       	st.b	r10[0x0],r8
				acc = crc8_add(acc, ledBrd[i].id[j]);
80007396:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000739a:	ee fa ff fc 	ld.w	r10,r7[-4]
8000739e:	4b cb       	lddpc	r11,8000748c <read_led_board_serial_ids+0x2d4>
800073a0:	12 98       	mov	r8,r9
800073a2:	a3 78       	lsl	r8,0x3
800073a4:	12 18       	sub	r8,r9
800073a6:	a1 78       	lsl	r8,0x1
800073a8:	f6 08 00 08 	add	r8,r11,r8
800073ac:	14 08       	add	r8,r10
800073ae:	2f f8       	sub	r8,-1
800073b0:	11 88       	ld.ub	r8,r8[0x0]
800073b2:	10 99       	mov	r9,r8
800073b4:	ef 38 ff fb 	ld.ub	r8,r7[-5]
800073b8:	12 9b       	mov	r11,r9
800073ba:	10 9c       	mov	r12,r8
800073bc:	f0 1f 00 40 	mcall	800074bc <read_led_board_serial_ids+0x304>
800073c0:	18 98       	mov	r8,r12
800073c2:	ef 68 ff fb 	st.b	r7[-5],r8
			
			ledBrd[i].idFamily = OWReadByte(i);
			
			acc = crc8_add(0x00, ledBrd[i].idFamily);
			
			for (int j=0; j<6; j++)
800073c6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800073ca:	2f f8       	sub	r8,-1
800073cc:	ef 48 ff fc 	st.w	r7[-4],r8
800073d0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800073d4:	58 58       	cp.w	r8,5
800073d6:	fe 9a ff c7 	brle	80007364 <read_led_board_serial_ids+0x1ac>
			{
				ledBrd[i].id[j] = OWReadByte(i);
				acc = crc8_add(acc, ledBrd[i].id[j]);
			}
			
			ledBrd[i].idcsum = OWReadByte(i);
800073da:	ee f6 ff f4 	ld.w	r6,r7[-12]
800073de:	ee f8 ff f4 	ld.w	r8,r7[-12]
800073e2:	5c 58       	castu.b	r8
800073e4:	10 9c       	mov	r12,r8
800073e6:	f0 1f 00 35 	mcall	800074b8 <read_led_board_serial_ids+0x300>
800073ea:	18 98       	mov	r8,r12
800073ec:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
800073f0:	4a 7a       	lddpc	r10,8000748c <read_led_board_serial_ids+0x2d4>
800073f2:	0c 98       	mov	r8,r6
800073f4:	a3 78       	lsl	r8,0x3
800073f6:	0c 18       	sub	r8,r6
800073f8:	a1 78       	lsl	r8,0x1
800073fa:	f4 08 00 08 	add	r8,r10,r8
800073fe:	f0 ca ff f9 	sub	r10,r8,-7
80007402:	12 98       	mov	r8,r9
80007404:	b4 88       	st.b	r10[0x0],r8
			
			if (acc != ledBrd[i].idcsum)
80007406:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000740a:	4a 1a       	lddpc	r10,8000748c <read_led_board_serial_ids+0x2d4>
8000740c:	12 98       	mov	r8,r9
8000740e:	a3 78       	lsl	r8,0x3
80007410:	12 18       	sub	r8,r9
80007412:	a1 78       	lsl	r8,0x1
80007414:	f4 08 00 08 	add	r8,r10,r8
80007418:	2f 98       	sub	r8,-7
8000741a:	11 88       	ld.ub	r8,r8[0x0]
8000741c:	ef 39 ff fb 	ld.ub	r9,r7[-5]
80007420:	f0 09 18 00 	cp.b	r9,r8
80007424:	c2 20       	breq	80007468 <read_led_board_serial_ids+0x2b0>
			{
				sysErr.ledBrdSerialIdCsum |= BIT(i); //SE_FAIL;
80007426:	4a 78       	lddpc	r8,800074c0 <read_led_board_serial_ids+0x308>
80007428:	f1 38 00 0c 	ld.ub	r8,r8[12]
8000742c:	10 99       	mov	r9,r8
8000742e:	30 1a       	mov	r10,1
80007430:	ee f8 ff f4 	ld.w	r8,r7[-12]
80007434:	f4 08 09 48 	lsl	r8,r10,r8
80007438:	5c 58       	castu.b	r8
8000743a:	f3 e8 10 08 	or	r8,r9,r8
8000743e:	5c 58       	castu.b	r8
80007440:	5c 58       	castu.b	r8
80007442:	4a 09       	lddpc	r9,800074c0 <read_led_board_serial_ids+0x308>
80007444:	f3 68 00 0c 	st.b	r9[12],r8
				ledBrd[i].present = 0; //crc8 wasn't valid for this ID chip, don't trust the board
80007448:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000744c:	49 0a       	lddpc	r10,8000748c <read_led_board_serial_ids+0x2d4>
8000744e:	12 98       	mov	r8,r9
80007450:	a3 78       	lsl	r8,0x3
80007452:	12 18       	sub	r8,r9
80007454:	a1 78       	lsl	r8,0x1
80007456:	f4 08 00 08 	add	r8,r10,r8
8000745a:	f0 c9 ff f8 	sub	r9,r8,-8
8000745e:	30 08       	mov	r8,0
80007460:	b2 88       	st.b	r9[0x0],r8
				print_ecdbg("Invalid serial ID checksum.\r\n");
80007462:	49 9c       	lddpc	r12,800074c4 <read_led_board_serial_ids+0x30c>
80007464:	f0 1f 00 0c 	mcall	80007494 <read_led_board_serial_ids+0x2dc>
		shelf[3].present = 1;
		print_ecdbg("Shelf 3 present\r\n");
	}
	

	for (int i=0; i<NUM_LED_BOARDS; i++)
80007468:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000746c:	2f f8       	sub	r8,-1
8000746e:	ef 48 ff f4 	st.w	r7[-12],r8
80007472:	ee f8 ff f4 	ld.w	r8,r7[-12]
80007476:	58 48       	cp.w	r8,4
80007478:	fe 9a ff 36 	brle	800072e4 <read_led_board_serial_ids+0x12c>
				ledBrd[i].present = 0; //crc8 wasn't valid for this ID chip, don't trust the board
				print_ecdbg("Invalid serial ID checksum.\r\n");
			}
		}
	}
}
8000747c:	2f cd       	sub	sp,-16
8000747e:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80007482:	00 00       	add	r0,r0
80007484:	80 00       	ld.sh	r0,r0[0x0]
80007486:	21 74       	sub	r4,23
80007488:	80 00       	ld.sh	r0,r0[0x0]
8000748a:	22 34       	sub	r4,35
8000748c:	00 00       	add	r0,r0
8000748e:	0b 46       	ld.w	r6,--r5
80007490:	80 00       	ld.sh	r0,r0[0x0]
80007492:	64 cc       	ld.w	r12,r2[0x30]
80007494:	80 00       	ld.sh	r0,r0[0x0]
80007496:	33 38       	mov	r8,51
80007498:	80 00       	ld.sh	r0,r0[0x0]
8000749a:	71 7c       	ld.w	r12,r8[0x5c]
8000749c:	80 00       	ld.sh	r0,r0[0x0]
8000749e:	64 e8       	ld.w	r8,r2[0x38]
800074a0:	00 00       	add	r0,r0
800074a2:	0b 8c       	ld.ub	r12,r5[0x0]
800074a4:	80 00       	ld.sh	r0,r0[0x0]
800074a6:	64 ec       	ld.w	r12,r2[0x38]
800074a8:	80 00       	ld.sh	r0,r0[0x0]
800074aa:	65 00       	ld.w	r0,r2[0x40]
800074ac:	80 00       	ld.sh	r0,r0[0x0]
800074ae:	65 14       	ld.w	r4,r2[0x44]
800074b0:	80 00       	ld.sh	r0,r0[0x0]
800074b2:	65 28       	ld.w	r8,r2[0x48]
800074b4:	80 00       	ld.sh	r0,r0[0x0]
800074b6:	31 04       	mov	r4,16
800074b8:	80 00       	ld.sh	r0,r0[0x0]
800074ba:	31 5c       	mov	r12,21
800074bc:	80 00       	ld.sh	r0,r0[0x0]
800074be:	31 c0       	mov	r0,28
800074c0:	00 00       	add	r0,r0
800074c2:	0c 34       	cp.w	r4,r6
800074c4:	80 00       	ld.sh	r0,r0[0x0]
800074c6:	65 3c       	ld.w	r12,r2[0x4c]

800074c8 <check_led_brd_side_lifetime>:
};

/* Each side of an LED board will get different usage */
unsigned char check_led_brd_side_lifetime(unsigned char sideIdx);
unsigned char check_led_brd_side_lifetime(unsigned char sideIdx)
{
800074c8:	eb cd 40 cc 	pushm	r2-r3,r6-r7,lr
800074cc:	1a 97       	mov	r7,sp
800074ce:	20 4d       	sub	sp,16
800074d0:	18 98       	mov	r8,r12
800074d2:	ef 68 ff f0 	st.b	r7[-16],r8
	 * Find the record for this board's serial ID number, and check the usage hours and see if we
	 *	are past the 2000 hour mark. If we are, this board is considered un-usuable until it is
	 *	refurbished. 
	 */
	
	idx = ledBrdSide[sideIdx].ushdwIdx;
800074d6:	ef 39 ff f0 	ld.ub	r9,r7[-16]
800074da:	4d 3a       	lddpc	r10,80007624 <check_led_brd_side_lifetime+0x15c>
800074dc:	12 98       	mov	r8,r9
800074de:	a3 68       	lsl	r8,0x2
800074e0:	12 08       	add	r8,r9
800074e2:	f4 08 00 08 	add	r8,r10,r8
800074e6:	2f f8       	sub	r8,-1
800074e8:	11 88       	ld.ub	r8,r8[0x0]
800074ea:	ef 68 ff f7 	st.b	r7[-9],r8
		hours++;
	}
	
	#else
	
	hours = um.mins[idx]/60;
800074ee:	ef 38 ff f7 	ld.ub	r8,r7[-9]
800074f2:	4c e9       	lddpc	r9,80007628 <check_led_brd_side_lifetime+0x160>
800074f4:	f2 08 07 09 	ld.ub	r9,r9[r8]
800074f8:	e0 68 88 89 	mov	r8,34953
800074fc:	ea 18 88 88 	orh	r8,0x8888
80007500:	f2 08 06 48 	mulu.d	r8,r9,r8
80007504:	f2 08 16 05 	lsr	r8,r9,0x5
80007508:	5c 58       	castu.b	r8
8000750a:	ef 48 ff f8 	st.w	r7[-8],r8
	if ((um.mins[idx]%60) > 30)
8000750e:	ef 38 ff f7 	ld.ub	r8,r7[-9]
80007512:	4c 69       	lddpc	r9,80007628 <check_led_brd_side_lifetime+0x160>
80007514:	f2 08 07 0a 	ld.ub	r10,r9[r8]
80007518:	e0 68 88 89 	mov	r8,34953
8000751c:	ea 18 88 88 	orh	r8,0x8888
80007520:	f4 08 06 48 	mulu.d	r8,r10,r8
80007524:	a5 99       	lsr	r9,0x5
80007526:	12 98       	mov	r8,r9
80007528:	a5 68       	lsl	r8,0x4
8000752a:	12 18       	sub	r8,r9
8000752c:	a3 68       	lsl	r8,0x2
8000752e:	f4 08 01 08 	sub	r8,r10,r8
80007532:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
80007536:	31 e8       	mov	r8,30
80007538:	f0 09 18 00 	cp.b	r9,r8
8000753c:	e0 88 00 07 	brls	8000754a <check_led_brd_side_lifetime+0x82>
	{
		hours++;
80007540:	ee f8 ff f8 	ld.w	r8,r7[-8]
80007544:	2f f8       	sub	r8,-1
80007546:	ef 48 ff f8 	st.w	r7[-8],r8
		

/*
 * Since we have to calculate the hours to see if the shelf is valid, finish out the calculations for the sanitizing time also. We'll need it later.
 */
	intensity = ((0.00002 * hours * hours) - (0.0699 * hours) + 92.879);
8000754a:	ee fc ff f8 	ld.w	r12,r7[-8]
8000754e:	f0 1f 00 38 	mcall	8000762c <check_led_brd_side_lifetime+0x164>
80007552:	e0 68 68 f1 	mov	r8,26865
80007556:	ea 18 88 e3 	orh	r8,0x88e3
8000755a:	e0 69 f8 b5 	mov	r9,63669
8000755e:	ea 19 3e f4 	orh	r9,0x3ef4
80007562:	f0 1f 00 34 	mcall	80007630 <check_led_brd_side_lifetime+0x168>
80007566:	14 98       	mov	r8,r10
80007568:	16 99       	mov	r9,r11
8000756a:	10 92       	mov	r2,r8
8000756c:	12 93       	mov	r3,r9
8000756e:	ee fc ff f8 	ld.w	r12,r7[-8]
80007572:	f0 1f 00 2f 	mcall	8000762c <check_led_brd_side_lifetime+0x164>
80007576:	14 98       	mov	r8,r10
80007578:	16 99       	mov	r9,r11
8000757a:	04 9a       	mov	r10,r2
8000757c:	06 9b       	mov	r11,r3
8000757e:	f0 1f 00 2d 	mcall	80007630 <check_led_brd_side_lifetime+0x168>
80007582:	14 98       	mov	r8,r10
80007584:	16 99       	mov	r9,r11
80007586:	10 92       	mov	r2,r8
80007588:	12 93       	mov	r3,r9
8000758a:	ee fc ff f8 	ld.w	r12,r7[-8]
8000758e:	f0 1f 00 28 	mcall	8000762c <check_led_brd_side_lifetime+0x164>
80007592:	e0 68 8a db 	mov	r8,35547
80007596:	ea 18 65 fd 	orh	r8,0x65fd
8000759a:	e0 69 e4 f7 	mov	r9,58615
8000759e:	ea 19 bf b1 	orh	r9,0xbfb1
800075a2:	f0 1f 00 24 	mcall	80007630 <check_led_brd_side_lifetime+0x168>
800075a6:	14 98       	mov	r8,r10
800075a8:	16 99       	mov	r9,r11
800075aa:	04 9a       	mov	r10,r2
800075ac:	06 9b       	mov	r11,r3
800075ae:	f0 1f 00 22 	mcall	80007634 <check_led_brd_side_lifetime+0x16c>
800075b2:	14 98       	mov	r8,r10
800075b4:	16 99       	mov	r9,r11
800075b6:	10 9a       	mov	r10,r8
800075b8:	12 9b       	mov	r11,r9
800075ba:	e0 68 4b c7 	mov	r8,19399
800075be:	ea 18 89 37 	orh	r8,0x8937
800075c2:	e0 69 38 41 	mov	r9,14401
800075c6:	ea 19 40 57 	orh	r9,0x4057
800075ca:	f0 1f 00 1b 	mcall	80007634 <check_led_brd_side_lifetime+0x16c>
800075ce:	14 98       	mov	r8,r10
800075d0:	16 99       	mov	r9,r11
800075d2:	10 9a       	mov	r10,r8
800075d4:	12 9b       	mov	r11,r9
800075d6:	f0 1f 00 19 	mcall	80007638 <check_led_brd_side_lifetime+0x170>
800075da:	18 98       	mov	r8,r12
800075dc:	ef 48 ff fc 	st.w	r7[-4],r8
		
	ledBrdSide[sideIdx].sanitizeMinutes = (20 * 100)/intensity; //Shortest sanitize time is 20 minutes. Sanitize time increases as LED intensity drops with usage. Sanitize time is around 49 minutes when usage is at 2000 hours.
800075e0:	ef 36 ff f0 	ld.ub	r6,r7[-16]
800075e4:	ee fb ff fc 	ld.w	r11,r7[-4]
800075e8:	fc 1c 44 fa 	movh	r12,0x44fa
800075ec:	f0 1f 00 14 	mcall	8000763c <check_led_brd_side_lifetime+0x174>
800075f0:	18 98       	mov	r8,r12
800075f2:	e5 a9 08 08 	cop	cp0,cr8,cr0,cr8,0x52
800075f6:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
800075fa:	48 ba       	lddpc	r10,80007624 <check_led_brd_side_lifetime+0x15c>
800075fc:	0c 98       	mov	r8,r6
800075fe:	a3 68       	lsl	r8,0x2
80007600:	0c 08       	add	r8,r6
80007602:	10 0a       	add	r10,r8
80007604:	12 98       	mov	r8,r9
80007606:	b4 88       	st.b	r10[0x0],r8
	
	if (hours < 1999)
80007608:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000760c:	e0 48 07 ce 	cp.w	r8,1998
80007610:	e0 8b 00 04 	brhi	80007618 <check_led_brd_side_lifetime+0x150>
	{
		return LED_BOARD_SIDE_WITHIN_LIFETIME_LIMIT;
80007614:	30 18       	mov	r8,1
80007616:	c0 28       	rjmp	8000761a <check_led_brd_side_lifetime+0x152>
	}
	else
	{
		return LED_BOARD_SIDE_PAST_LIFETIME_LIMIT;
80007618:	30 08       	mov	r8,0
	}
}
8000761a:	10 9c       	mov	r12,r8
8000761c:	2f cd       	sub	sp,-16
8000761e:	e3 cd 80 cc 	ldm	sp++,r2-r3,r6-r7,pc
80007622:	00 00       	add	r0,r0
80007624:	00 00       	add	r0,r0
80007626:	0c 5c       	eor	r12,r6
80007628:	00 00       	add	r0,r0
8000762a:	0b ac       	ld.ub	r12,r5[0x2]
8000762c:	80 00       	ld.sh	r0,r0[0x0]
8000762e:	bd 64       	lsl	r4,0x1c
80007630:	80 00       	ld.sh	r0,r0[0x0]
80007632:	b8 e0       	st.b	r12[0x6],r0
80007634:	80 00       	ld.sh	r0,r0[0x0]
80007636:	bc 54       	st.h	lr[0xa],r4
80007638:	80 00       	ld.sh	r0,r0[0x0]
8000763a:	bf ac       	sbr	r12,0x1e
8000763c:	80 00       	ld.sh	r0,r0[0x0]
8000763e:	be 4c       	st.h	pc[0x8],r12

80007640 <check_led_brd_side_lifetimes>:

/* Aggregate the information */
void check_led_brd_side_lifetimes(void);
void check_led_brd_side_lifetimes(void)
{
80007640:	eb cd 40 c0 	pushm	r6-r7,lr
80007644:	1a 97       	mov	r7,sp
80007646:	20 2d       	sub	sp,8
	unsigned char brdIdx;
	
	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
80007648:	30 08       	mov	r8,0
8000764a:	ef 48 ff fc 	st.w	r7[-4],r8
8000764e:	c3 78       	rjmp	800076bc <check_led_brd_side_lifetimes+0x7c>
	{
		brdIdx = ledBrdSide[i].boardIdx;
80007650:	ee f9 ff fc 	ld.w	r9,r7[-4]
80007654:	49 ea       	lddpc	r10,800076cc <check_led_brd_side_lifetimes+0x8c>
80007656:	12 98       	mov	r8,r9
80007658:	a3 68       	lsl	r8,0x2
8000765a:	12 08       	add	r8,r9
8000765c:	f4 08 00 08 	add	r8,r10,r8
80007660:	2f c8       	sub	r8,-4
80007662:	11 88       	ld.ub	r8,r8[0x0]
80007664:	ef 68 ff fb 	st.b	r7[-5],r8
		
		if (ledBrd[brdIdx].present)
80007668:	ef 39 ff fb 	ld.ub	r9,r7[-5]
8000766c:	49 9a       	lddpc	r10,800076d0 <check_led_brd_side_lifetimes+0x90>
8000766e:	12 98       	mov	r8,r9
80007670:	a3 78       	lsl	r8,0x3
80007672:	12 18       	sub	r8,r9
80007674:	a1 78       	lsl	r8,0x1
80007676:	f4 08 00 08 	add	r8,r10,r8
8000767a:	2f 88       	sub	r8,-8
8000767c:	11 88       	ld.ub	r8,r8[0x0]
8000767e:	58 08       	cp.w	r8,0
80007680:	c1 90       	breq	800076b2 <check_led_brd_side_lifetimes+0x72>
		{
			ledBrdSide[i].maxUsageReached = !check_led_brd_side_lifetime(i);	
80007682:	ee f6 ff fc 	ld.w	r6,r7[-4]
80007686:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000768a:	5c 58       	castu.b	r8
8000768c:	10 9c       	mov	r12,r8
8000768e:	f0 1f 00 12 	mcall	800076d4 <check_led_brd_side_lifetimes+0x94>
80007692:	18 98       	mov	r8,r12
80007694:	10 99       	mov	r9,r8
80007696:	30 08       	mov	r8,0
80007698:	f0 09 18 00 	cp.b	r9,r8
8000769c:	5f 09       	sreq	r9
8000769e:	48 ca       	lddpc	r10,800076cc <check_led_brd_side_lifetimes+0x8c>
800076a0:	0c 98       	mov	r8,r6
800076a2:	a3 68       	lsl	r8,0x2
800076a4:	0c 08       	add	r8,r6
800076a6:	f4 08 00 08 	add	r8,r10,r8
800076aa:	f0 ca ff fe 	sub	r10,r8,-2
800076ae:	12 98       	mov	r8,r9
800076b0:	b4 88       	st.b	r10[0x0],r8
void check_led_brd_side_lifetimes(void);
void check_led_brd_side_lifetimes(void)
{
	unsigned char brdIdx;
	
	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
800076b2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800076b6:	2f f8       	sub	r8,-1
800076b8:	ef 48 ff fc 	st.w	r7[-4],r8
800076bc:	ee f8 ff fc 	ld.w	r8,r7[-4]
800076c0:	58 78       	cp.w	r8,7
800076c2:	fe 9a ff c7 	brle	80007650 <check_led_brd_side_lifetimes+0x10>
		if (ledBrd[brdIdx].present)
		{
			ledBrdSide[i].maxUsageReached = !check_led_brd_side_lifetime(i);	
		}	
	}
}
800076c6:	2f ed       	sub	sp,-8
800076c8:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800076cc:	00 00       	add	r0,r0
800076ce:	0c 5c       	eor	r12,r6
800076d0:	00 00       	add	r0,r0
800076d2:	0b 46       	ld.w	r6,--r5
800076d4:	80 00       	ld.sh	r0,r0[0x0]
800076d6:	74 c8       	ld.w	r8,r10[0x30]

800076d8 <adc_process_task>:

volatile avr32_adcifa_t *adcifa = &AVR32_ADCIFA; // ADCIFA IP registers address

int16_t adc_process_task(unsigned char shelfIdx);
int16_t adc_process_task(unsigned char shelfIdx)
{
800076d8:	eb cd 40 80 	pushm	r7,lr
800076dc:	1a 97       	mov	r7,sp
800076de:	20 1d       	sub	sp,4
800076e0:	18 98       	mov	r8,r12
800076e2:	ef 68 ff fc 	st.b	r7[-4],r8
	// Configure ADCIFA sequencer 0 for this particular shelf
	adcifa_configure_sequencer(adcifa, 0, &adcifa_sequence_opt,
800076e6:	ef 39 ff fc 	ld.ub	r9,r7[-4]
		&adcifa_sequence_conversion_opt_seq0_shelf[shelfIdx]);
800076ea:	12 98       	mov	r8,r9
800076ec:	a1 78       	lsl	r8,0x1
800076ee:	f0 09 00 09 	add	r9,r8,r9

int16_t adc_process_task(unsigned char shelfIdx);
int16_t adc_process_task(unsigned char shelfIdx)
{
	// Configure ADCIFA sequencer 0 for this particular shelf
	adcifa_configure_sequencer(adcifa, 0, &adcifa_sequence_opt,
800076f2:	49 88       	lddpc	r8,80007750 <adc_process_task+0x78>
800076f4:	10 09       	add	r9,r8
800076f6:	49 88       	lddpc	r8,80007754 <adc_process_task+0x7c>
800076f8:	70 08       	ld.w	r8,r8[0x0]
800076fa:	49 8a       	lddpc	r10,80007758 <adc_process_task+0x80>
800076fc:	30 0b       	mov	r11,0
800076fe:	10 9c       	mov	r12,r8
80007700:	f0 1f 00 17 	mcall	8000775c <adc_process_task+0x84>
		&adcifa_sequence_conversion_opt_seq0_shelf[shelfIdx]);

	// Start ADCIFA sequencer 0
	adcifa_start_sequencer(adcifa, 0);
80007704:	49 48       	lddpc	r8,80007754 <adc_process_task+0x7c>
80007706:	70 08       	ld.w	r8,r8[0x0]
80007708:	30 0b       	mov	r11,0
8000770a:	10 9c       	mov	r12,r8
8000770c:	f0 1f 00 15 	mcall	80007760 <adc_process_task+0x88>
80007710:	c0 28       	rjmp	80007714 <adc_process_task+0x3c>
		if (adcifa_get_values_from_sequencer(adcifa, 0, &adcifa_sequence_opt, &adc_values_seq0) == ADCIFA_STATUS_COMPLETED) 
		{
			bluesense_buf[shelfIdx] = adc_values_seq0;
			return bluesense_buf[shelfIdx];
		}
	}
80007712:	d7 03       	nop
	// Get Values from sequencer 0
	while(1)
	{
		//TODO: need a timeout here and error handling in case the ADC gets stuck for some reason
		
		if (adcifa_get_values_from_sequencer(adcifa, 0, &adcifa_sequence_opt, &adc_values_seq0) == ADCIFA_STATUS_COMPLETED) 
80007714:	49 08       	lddpc	r8,80007754 <adc_process_task+0x7c>
80007716:	70 08       	ld.w	r8,r8[0x0]
80007718:	49 39       	lddpc	r9,80007764 <adc_process_task+0x8c>
8000771a:	49 0a       	lddpc	r10,80007758 <adc_process_task+0x80>
8000771c:	30 0b       	mov	r11,0
8000771e:	10 9c       	mov	r12,r8
80007720:	f0 1f 00 12 	mcall	80007768 <adc_process_task+0x90>
80007724:	18 98       	mov	r8,r12
80007726:	10 99       	mov	r9,r8
80007728:	30 28       	mov	r8,2
8000772a:	f0 09 18 00 	cp.b	r9,r8
8000772e:	cf 21       	brne	80007712 <adc_process_task+0x3a>
		{
			bluesense_buf[shelfIdx] = adc_values_seq0;
80007730:	ef 3a ff fc 	ld.ub	r10,r7[-4]
80007734:	48 c8       	lddpc	r8,80007764 <adc_process_task+0x8c>
80007736:	90 08       	ld.sh	r8,r8[0x0]
80007738:	48 d9       	lddpc	r9,8000776c <adc_process_task+0x94>
8000773a:	f2 0a 0a 18 	st.h	r9[r10<<0x1],r8
			return bluesense_buf[shelfIdx];
8000773e:	ef 39 ff fc 	ld.ub	r9,r7[-4]
80007742:	48 b8       	lddpc	r8,8000776c <adc_process_task+0x94>
80007744:	f0 09 04 18 	ld.sh	r8,r8[r9<<0x1]
		}
	}
}
80007748:	10 9c       	mov	r12,r8
8000774a:	2f fd       	sub	sp,-4
8000774c:	e3 cd 80 80 	ldm	sp++,r7,pc
80007750:	00 00       	add	r0,r0
80007752:	00 a3       	st.w	r0++,r3
80007754:	00 00       	add	r0,r0
80007756:	00 b0       	st.h	r0++,r0
80007758:	00 00       	add	r0,r0
8000775a:	00 9c       	mov	r12,r0
8000775c:	80 00       	ld.sh	r0,r0[0x0]
8000775e:	35 7c       	mov	r12,87
80007760:	80 00       	ld.sh	r0,r0[0x0]
80007762:	3a 8c       	mov	r12,-88
80007764:	00 00       	add	r0,r0
80007766:	0b 44       	ld.w	r4,--r5
80007768:	80 00       	ld.sh	r0,r0[0x0]
8000776a:	3b 18       	mov	r8,-79
8000776c:	00 00       	add	r0,r0
8000776e:	0b 3c       	ld.ub	r12,r5++

80007770 <check_shelf_for_devices>:
	DEVICES_PRESENT
};

unsigned char check_shelf_for_devices(unsigned char shelfPosition);
unsigned char check_shelf_for_devices(unsigned char shelfPosition)
{
80007770:	eb cd 40 8f 	pushm	r0-r3,r7,lr
80007774:	1a 97       	mov	r7,sp
80007776:	20 dd       	sub	sp,52
80007778:	18 98       	mov	r8,r12
8000777a:	ef 68 ff cc 	st.b	r7[-52],r8
	U16 bluesense;
	
	led_shelf(shelfPosition, LED_ON); //TODO: do we finish this task fast enough to not check the door latch in here? Can't have LEDs on if the door opens
8000777e:	ef 38 ff cc 	ld.ub	r8,r7[-52]
80007782:	30 1b       	mov	r11,1
80007784:	10 9c       	mov	r12,r8
80007786:	f0 1f 00 61 	mcall	80007908 <check_shelf_for_devices+0x198>
8000778a:	33 28       	mov	r8,50
8000778c:	ef 48 ff e4 	st.w	r7[-28],r8
80007790:	e0 68 12 00 	mov	r8,4608
80007794:	ea 18 00 7a 	orh	r8,0x7a
80007798:	ef 48 ff e0 	st.w	r7[-32],r8
8000779c:	ee f8 ff e4 	ld.w	r8,r7[-28]
800077a0:	ef 48 ff ec 	st.w	r7[-20],r8
800077a4:	ee f8 ff e0 	ld.w	r8,r7[-32]
800077a8:	ef 48 ff e8 	st.w	r7[-24],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
800077ac:	ee f0 ff ec 	ld.w	r0,r7[-20]
800077b0:	30 01       	mov	r1,0
800077b2:	ee f2 ff e8 	ld.w	r2,r7[-24]
800077b6:	30 03       	mov	r3,0
800077b8:	e2 02 02 4a 	mul	r10,r1,r2
800077bc:	e6 00 02 48 	mul	r8,r3,r0
800077c0:	10 0a       	add	r10,r8
800077c2:	e0 02 06 48 	mulu.d	r8,r0,r2
800077c6:	12 0a       	add	r10,r9
800077c8:	14 99       	mov	r9,r10
800077ca:	e0 6a 03 e7 	mov	r10,999
800077ce:	30 0b       	mov	r11,0
800077d0:	f0 0a 00 0a 	add	r10,r8,r10
800077d4:	f2 0b 00 4b 	adc	r11,r9,r11
800077d8:	e0 68 03 e8 	mov	r8,1000
800077dc:	30 09       	mov	r9,0
800077de:	f0 1f 00 4c 	mcall	8000790c <check_shelf_for_devices+0x19c>
800077e2:	14 98       	mov	r8,r10
800077e4:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
800077e6:	ef 48 ff f4 	st.w	r7[-12],r8
800077ea:	ee c8 00 30 	sub	r8,r7,48
800077ee:	ef 48 ff f0 	st.w	r7[-16],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800077f2:	e1 b8 00 42 	mfsr	r8,0x108
800077f6:	10 99       	mov	r9,r8
800077f8:	ee f8 ff f0 	ld.w	r8,r7[-16]
800077fc:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800077fe:	ee f8 ff f0 	ld.w	r8,r7[-16]
80007802:	70 09       	ld.w	r9,r8[0x0]
80007804:	ee f8 ff f4 	ld.w	r8,r7[-12]
80007808:	10 09       	add	r9,r8
8000780a:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000780e:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
80007810:	ee f9 ff f0 	ld.w	r9,r7[-16]
80007814:	30 08       	mov	r8,0
80007816:	f3 68 00 08 	st.b	r9[8],r8
8000781a:	ee c8 00 30 	sub	r8,r7,48
8000781e:	ef 48 ff f8 	st.w	r7[-8],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80007822:	e1 b8 00 42 	mfsr	r8,0x108
80007826:	ef 48 ff fc 	st.w	r7[-4],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
8000782a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000782e:	f1 39 00 08 	ld.ub	r9,r8[8]
80007832:	30 28       	mov	r8,2
80007834:	f0 09 18 00 	cp.b	r9,r8
80007838:	c0 31       	brne	8000783e <check_shelf_for_devices+0xce>
    return false;
8000783a:	30 08       	mov	r8,0
8000783c:	c4 38       	rjmp	800078c2 <check_shelf_for_devices+0x152>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
8000783e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80007842:	f1 39 00 08 	ld.ub	r9,r8[8]
80007846:	30 18       	mov	r8,1
80007848:	f0 09 18 00 	cp.b	r9,r8
8000784c:	c0 31       	brne	80007852 <check_shelf_for_devices+0xe2>
    return true;
8000784e:	30 18       	mov	r8,1
80007850:	c3 98       	rjmp	800078c2 <check_shelf_for_devices+0x152>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80007852:	ee f8 ff f8 	ld.w	r8,r7[-8]
80007856:	70 09       	ld.w	r9,r8[0x0]
80007858:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000785c:	70 18       	ld.w	r8,r8[0x4]
8000785e:	10 39       	cp.w	r9,r8
80007860:	e0 88 00 1a 	brls	80007894 <check_shelf_for_devices+0x124>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80007864:	ee f8 ff f8 	ld.w	r8,r7[-8]
80007868:	70 08       	ld.w	r8,r8[0x0]
8000786a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000786e:	10 39       	cp.w	r9,r8
80007870:	c1 02       	brcc	80007890 <check_shelf_for_devices+0x120>
80007872:	ee f8 ff f8 	ld.w	r8,r7[-8]
80007876:	70 18       	ld.w	r8,r8[0x4]
80007878:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000787c:	10 39       	cp.w	r9,r8
8000787e:	e0 88 00 09 	brls	80007890 <check_shelf_for_devices+0x120>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80007882:	ee f9 ff f8 	ld.w	r9,r7[-8]
80007886:	30 18       	mov	r8,1
80007888:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000788c:	30 18       	mov	r8,1
8000788e:	c1 a8       	rjmp	800078c2 <check_shelf_for_devices+0x152>
    }
    return false;
80007890:	30 08       	mov	r8,0
80007892:	c1 88       	rjmp	800078c2 <check_shelf_for_devices+0x152>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80007894:	ee f8 ff f8 	ld.w	r8,r7[-8]
80007898:	70 08       	ld.w	r8,r8[0x0]
8000789a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000789e:	10 39       	cp.w	r9,r8
800078a0:	c0 93       	brcs	800078b2 <check_shelf_for_devices+0x142>
800078a2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800078a6:	70 18       	ld.w	r8,r8[0x4]
800078a8:	ee f9 ff fc 	ld.w	r9,r7[-4]
800078ac:	10 39       	cp.w	r9,r8
800078ae:	e0 88 00 09 	brls	800078c0 <check_shelf_for_devices+0x150>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
800078b2:	ee f9 ff f8 	ld.w	r9,r7[-8]
800078b6:	30 18       	mov	r8,1
800078b8:	f3 68 00 08 	st.b	r9[8],r8
      return true;
800078bc:	30 18       	mov	r8,1
800078be:	c0 28       	rjmp	800078c2 <check_shelf_for_devices+0x152>
    }
    return false;
800078c0:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
800078c2:	58 08       	cp.w	r8,0
800078c4:	ca b0       	breq	8000781a <check_shelf_for_devices+0xaa>
	
	cpu_delay_ms(50, EC_CPU_CLOCK_FREQ);
		
	//Read bluesense for this shelf
	bluesense = 0;
800078c6:	30 08       	mov	r8,0
800078c8:	ef 58 ff de 	st.h	r7[-34],r8
	bluesense = adc_process_task(shelfPosition);
800078cc:	ef 38 ff cc 	ld.ub	r8,r7[-52]
800078d0:	10 9c       	mov	r12,r8
800078d2:	f0 1f 00 10 	mcall	80007910 <check_shelf_for_devices+0x1a0>
800078d6:	18 98       	mov	r8,r12
800078d8:	ef 58 ff de 	st.h	r7[-34],r8

	led_shelf(shelfPosition, LED_OFF);
800078dc:	ef 38 ff cc 	ld.ub	r8,r7[-52]
800078e0:	30 0b       	mov	r11,0
800078e2:	10 9c       	mov	r12,r8
800078e4:	f0 1f 00 09 	mcall	80007908 <check_shelf_for_devices+0x198>
	

	if (bluesense > 0x800)
800078e8:	ef 09 ff de 	ld.sh	r9,r7[-34]
800078ec:	e0 68 08 00 	mov	r8,2048
800078f0:	f0 09 19 00 	cp.h	r9,r8
800078f4:	e0 88 00 04 	brls	800078fc <check_shelf_for_devices+0x18c>
	{
		return DEVICES_PRESENT;
800078f8:	30 18       	mov	r8,1
800078fa:	c0 28       	rjmp	800078fe <check_shelf_for_devices+0x18e>
	}
	else
	{
		return NO_DEVICES_PRESENT;
800078fc:	30 08       	mov	r8,0
	}
}
800078fe:	10 9c       	mov	r12,r8
80007900:	2f 3d       	sub	sp,-52
80007902:	e3 cd 80 8f 	ldm	sp++,r0-r3,r7,pc
80007906:	00 00       	add	r0,r0
80007908:	80 00       	ld.sh	r0,r0[0x0]
8000790a:	63 4c       	ld.w	r12,r1[0x50]
8000790c:	80 00       	ld.sh	r0,r0[0x0]
8000790e:	c0 36       	brmi	80007914 <check_shelves_for_devices>
80007910:	80 00       	ld.sh	r0,r0[0x0]
80007912:	76 d8       	ld.w	r8,r11[0x34]

80007914 <check_shelves_for_devices>:

void check_shelves_for_devices(void);
void check_shelves_for_devices(void)
{
80007914:	eb cd 40 c0 	pushm	r6-r7,lr
80007918:	1a 97       	mov	r7,sp
8000791a:	20 1d       	sub	sp,4
	for (int i=0; i<NUM_SHELVES; i++)
8000791c:	30 08       	mov	r8,0
8000791e:	ef 48 ff fc 	st.w	r7[-4],r8
80007922:	c3 d8       	rjmp	8000799c <check_shelves_for_devices+0x88>
	{
		if (shelf[i].present)
80007924:	ee f9 ff fc 	ld.w	r9,r7[-4]
80007928:	4a 1a       	lddpc	r10,800079ac <check_shelves_for_devices+0x98>
8000792a:	12 98       	mov	r8,r9
8000792c:	a3 68       	lsl	r8,0x2
8000792e:	12 08       	add	r8,r9
80007930:	f4 08 00 08 	add	r8,r10,r8
80007934:	2f c8       	sub	r8,-4
80007936:	11 88       	ld.ub	r8,r8[0x0]
80007938:	58 08       	cp.w	r8,0
8000793a:	c2 c0       	breq	80007992 <check_shelves_for_devices+0x7e>
		{
			shelf[i].devicesPresent = check_shelf_for_devices(i);
8000793c:	ee f6 ff fc 	ld.w	r6,r7[-4]
80007940:	ee f8 ff fc 	ld.w	r8,r7[-4]
80007944:	5c 58       	castu.b	r8
80007946:	10 9c       	mov	r12,r8
80007948:	f0 1f 00 1a 	mcall	800079b0 <check_shelves_for_devices+0x9c>
8000794c:	18 98       	mov	r8,r12
8000794e:	10 99       	mov	r9,r8
80007950:	49 7a       	lddpc	r10,800079ac <check_shelves_for_devices+0x98>
80007952:	0c 98       	mov	r8,r6
80007954:	a3 68       	lsl	r8,0x2
80007956:	0c 08       	add	r8,r6
80007958:	f4 08 00 08 	add	r8,r10,r8
8000795c:	f0 ca ff fd 	sub	r10,r8,-3
80007960:	12 98       	mov	r8,r9
80007962:	b4 88       	st.b	r10[0x0],r8
			
			if (shelf[i].devicesPresent)
80007964:	ee f9 ff fc 	ld.w	r9,r7[-4]
80007968:	49 1a       	lddpc	r10,800079ac <check_shelves_for_devices+0x98>
8000796a:	12 98       	mov	r8,r9
8000796c:	a3 68       	lsl	r8,0x2
8000796e:	12 08       	add	r8,r9
80007970:	f4 08 00 08 	add	r8,r10,r8
80007974:	2f d8       	sub	r8,-3
80007976:	11 88       	ld.ub	r8,r8[0x0]
80007978:	58 08       	cp.w	r8,0
8000797a:	c0 c0       	breq	80007992 <check_shelves_for_devices+0x7e>
			{
				print_ecdbg("Devices detected on shelf ");
8000797c:	48 ec       	lddpc	r12,800079b4 <check_shelves_for_devices+0xa0>
8000797e:	f0 1f 00 0f 	mcall	800079b8 <check_shelves_for_devices+0xa4>
				print_ecdbg_num(i);
80007982:	ee f8 ff fc 	ld.w	r8,r7[-4]
80007986:	10 9c       	mov	r12,r8
80007988:	f0 1f 00 0d 	mcall	800079bc <check_shelves_for_devices+0xa8>
				print_ecdbg("\r\n");
8000798c:	48 dc       	lddpc	r12,800079c0 <check_shelves_for_devices+0xac>
8000798e:	f0 1f 00 0b 	mcall	800079b8 <check_shelves_for_devices+0xa4>
}

void check_shelves_for_devices(void);
void check_shelves_for_devices(void)
{
	for (int i=0; i<NUM_SHELVES; i++)
80007992:	ee f8 ff fc 	ld.w	r8,r7[-4]
80007996:	2f f8       	sub	r8,-1
80007998:	ef 48 ff fc 	st.w	r7[-4],r8
8000799c:	ee f8 ff fc 	ld.w	r8,r7[-4]
800079a0:	58 38       	cp.w	r8,3
800079a2:	fe 9a ff c1 	brle	80007924 <check_shelves_for_devices+0x10>
				print_ecdbg_num(i);
				print_ecdbg("\r\n");
			}
		}
	}
}
800079a6:	2f fd       	sub	sp,-4
800079a8:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800079ac:	00 00       	add	r0,r0
800079ae:	0b 8c       	ld.ub	r12,r5[0x0]
800079b0:	80 00       	ld.sh	r0,r0[0x0]
800079b2:	77 70       	ld.w	r0,r11[0x5c]
800079b4:	80 00       	ld.sh	r0,r0[0x0]
800079b6:	65 5c       	ld.w	r12,r2[0x54]
800079b8:	80 00       	ld.sh	r0,r0[0x0]
800079ba:	33 38       	mov	r8,51
800079bc:	80 00       	ld.sh	r0,r0[0x0]
800079be:	71 7c       	ld.w	r12,r8[0x5c]
800079c0:	80 00       	ld.sh	r0,r0[0x0]
800079c2:	64 e8       	ld.w	r8,r2[0x38]

800079c4 <print_pca9952_errors>:


void print_pca9952_errors(unsigned char sideSel, unsigned char eflag0, unsigned char eflag1);
void print_pca9952_errors(unsigned char sideSel, unsigned char eflag0, unsigned char eflag1)
{
800079c4:	eb cd 40 80 	pushm	r7,lr
800079c8:	1a 97       	mov	r7,sp
800079ca:	20 7d       	sub	sp,28
800079cc:	16 99       	mov	r9,r11
800079ce:	14 98       	mov	r8,r10
800079d0:	18 9a       	mov	r10,r12
800079d2:	ef 6a ff ec 	st.b	r7[-20],r10
800079d6:	ef 69 ff e8 	st.b	r7[-24],r9
800079da:	ef 68 ff e4 	st.b	r7[-28],r8
	unsigned char bit;
	
	switch (sideSel)
800079de:	ef 38 ff ec 	ld.ub	r8,r7[-20]
800079e2:	58 08       	cp.w	r8,0
800079e4:	c4 80       	breq	80007a74 <print_pca9952_errors+0xb0>
800079e6:	58 18       	cp.w	r8,1
800079e8:	e0 81 00 b6 	brne	80007b54 <print_pca9952_errors+0x190>
	{
		case TOP:
			print_ecdbg("PCA9952 Error(s) on TOPDRIVE ");
800079ec:	4d cc       	lddpc	r12,80007b5c <print_pca9952_errors+0x198>
800079ee:	f0 1f 00 5d 	mcall	80007b60 <print_pca9952_errors+0x19c>
			
			for (int i=0; i<8; i++)
800079f2:	30 08       	mov	r8,0
800079f4:	ef 48 ff f4 	st.w	r7[-12],r8
800079f8:	c2 c8       	rjmp	80007a50 <print_pca9952_errors+0x8c>
			{
				bit = (1 << i);
800079fa:	30 19       	mov	r9,1
800079fc:	ee f8 ff f4 	ld.w	r8,r7[-12]
80007a00:	f2 08 09 48 	lsl	r8,r9,r8
80007a04:	ef 68 ff f3 	st.b	r7[-13],r8
				if (bit & eflag0)
80007a08:	ef 39 ff f3 	ld.ub	r9,r7[-13]
80007a0c:	ef 38 ff e8 	ld.ub	r8,r7[-24]
80007a10:	f3 e8 00 08 	and	r8,r9,r8
80007a14:	5c 58       	castu.b	r8
80007a16:	c1 80       	breq	80007a46 <print_pca9952_errors+0x82>
				{
					print_ecdbg_num(i);
80007a18:	ee f8 ff f4 	ld.w	r8,r7[-12]
80007a1c:	10 9c       	mov	r12,r8
80007a1e:	f0 1f 00 52 	mcall	80007b64 <print_pca9952_errors+0x1a0>
					print_ecdbg(" ");
80007a22:	4d 2c       	lddpc	r12,80007b68 <print_pca9952_errors+0x1a4>
80007a24:	f0 1f 00 4f 	mcall	80007b60 <print_pca9952_errors+0x19c>
					sysErr.topdrive |= BIT(i); //SE_FAIL
80007a28:	4d 18       	lddpc	r8,80007b6c <print_pca9952_errors+0x1a8>
80007a2a:	11 88       	ld.ub	r8,r8[0x0]
80007a2c:	10 99       	mov	r9,r8
80007a2e:	30 1a       	mov	r10,1
80007a30:	ee f8 ff f4 	ld.w	r8,r7[-12]
80007a34:	f4 08 09 48 	lsl	r8,r10,r8
80007a38:	5c 58       	castu.b	r8
80007a3a:	f3 e8 10 08 	or	r8,r9,r8
80007a3e:	5c 58       	castu.b	r8
80007a40:	5c 58       	castu.b	r8
80007a42:	4c b9       	lddpc	r9,80007b6c <print_pca9952_errors+0x1a8>
80007a44:	b2 88       	st.b	r9[0x0],r8
	switch (sideSel)
	{
		case TOP:
			print_ecdbg("PCA9952 Error(s) on TOPDRIVE ");
			
			for (int i=0; i<8; i++)
80007a46:	ee f8 ff f4 	ld.w	r8,r7[-12]
80007a4a:	2f f8       	sub	r8,-1
80007a4c:	ef 48 ff f4 	st.w	r7[-12],r8
80007a50:	ee f8 ff f4 	ld.w	r8,r7[-12]
80007a54:	58 78       	cp.w	r8,7
80007a56:	fe 9a ff d2 	brle	800079fa <print_pca9952_errors+0x36>
					print_ecdbg(" ");
					sysErr.topdrive |= BIT(i); //SE_FAIL
				}
			}
			
			print_ecdbg("\r\n");
80007a5a:	4c 6c       	lddpc	r12,80007b70 <print_pca9952_errors+0x1ac>
80007a5c:	f0 1f 00 41 	mcall	80007b60 <print_pca9952_errors+0x19c>
			
			if (eflag1 != 0)
80007a60:	ef 39 ff e4 	ld.ub	r9,r7[-28]
80007a64:	30 08       	mov	r8,0
80007a66:	f0 09 18 00 	cp.b	r9,r8
80007a6a:	c7 40       	breq	80007b52 <print_pca9952_errors+0x18e>
			{
				print_ecdbg("ERROR on unused channels: PCA9952 - Controller board U7\r\n");
80007a6c:	4c 2c       	lddpc	r12,80007b74 <print_pca9952_errors+0x1b0>
80007a6e:	f0 1f 00 3d 	mcall	80007b60 <print_pca9952_errors+0x19c>
			}
			
			break;
80007a72:	c7 18       	rjmp	80007b54 <print_pca9952_errors+0x190>

		case BOTTOM:
			print_ecdbg("PCA9952 Error(s) on BOTDRIVE ");
80007a74:	4c 1c       	lddpc	r12,80007b78 <print_pca9952_errors+0x1b4>
80007a76:	f0 1f 00 3b 	mcall	80007b60 <print_pca9952_errors+0x19c>
			
			for (int i=0; i<8; i++)
80007a7a:	30 08       	mov	r8,0
80007a7c:	ef 48 ff f8 	st.w	r7[-8],r8
80007a80:	c2 78       	rjmp	80007ace <print_pca9952_errors+0x10a>
			{
				bit = (1 << i);
80007a82:	30 19       	mov	r9,1
80007a84:	ee f8 ff f8 	ld.w	r8,r7[-8]
80007a88:	f2 08 09 48 	lsl	r8,r9,r8
80007a8c:	ef 68 ff f3 	st.b	r7[-13],r8
				if (bit & eflag0)
80007a90:	ef 39 ff f3 	ld.ub	r9,r7[-13]
80007a94:	ef 38 ff e8 	ld.ub	r8,r7[-24]
80007a98:	f3 e8 00 08 	and	r8,r9,r8
80007a9c:	5c 58       	castu.b	r8
80007a9e:	c1 30       	breq	80007ac4 <print_pca9952_errors+0x100>
				{
					print_ecdbg_num(i);
80007aa0:	ee f8 ff f8 	ld.w	r8,r7[-8]
80007aa4:	10 9c       	mov	r12,r8
80007aa6:	f0 1f 00 30 	mcall	80007b64 <print_pca9952_errors+0x1a0>
					print_ecdbg(" ");
80007aaa:	4b 0c       	lddpc	r12,80007b68 <print_pca9952_errors+0x1a4>
80007aac:	f0 1f 00 2d 	mcall	80007b60 <print_pca9952_errors+0x19c>
					sysErr.botdrive |= BIT(i); //SE_FAIL;
80007ab0:	4a f8       	lddpc	r8,80007b6c <print_pca9952_errors+0x1a8>
80007ab2:	70 19       	ld.w	r9,r8[0x4]
80007ab4:	30 1a       	mov	r10,1
80007ab6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80007aba:	f4 08 09 48 	lsl	r8,r10,r8
80007abe:	10 49       	or	r9,r8
80007ac0:	4a b8       	lddpc	r8,80007b6c <print_pca9952_errors+0x1a8>
80007ac2:	91 19       	st.w	r8[0x4],r9
			break;

		case BOTTOM:
			print_ecdbg("PCA9952 Error(s) on BOTDRIVE ");
			
			for (int i=0; i<8; i++)
80007ac4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80007ac8:	2f f8       	sub	r8,-1
80007aca:	ef 48 ff f8 	st.w	r7[-8],r8
80007ace:	ee f8 ff f8 	ld.w	r8,r7[-8]
80007ad2:	58 78       	cp.w	r8,7
80007ad4:	fe 9a ff d7 	brle	80007a82 <print_pca9952_errors+0xbe>
					print_ecdbg(" ");
					sysErr.botdrive |= BIT(i); //SE_FAIL;
				}
			}
			
			for (int i=0; i<4; i++)
80007ad8:	30 08       	mov	r8,0
80007ada:	ef 48 ff fc 	st.w	r7[-4],r8
80007ade:	c2 98       	rjmp	80007b30 <print_pca9952_errors+0x16c>
			{
				bit = (1 << i);
80007ae0:	30 19       	mov	r9,1
80007ae2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80007ae6:	f2 08 09 48 	lsl	r8,r9,r8
80007aea:	ef 68 ff f3 	st.b	r7[-13],r8
				if (bit & eflag1)
80007aee:	ef 39 ff f3 	ld.ub	r9,r7[-13]
80007af2:	ef 38 ff e4 	ld.ub	r8,r7[-28]
80007af6:	f3 e8 00 08 	and	r8,r9,r8
80007afa:	5c 58       	castu.b	r8
80007afc:	c1 50       	breq	80007b26 <print_pca9952_errors+0x162>
				{
					print_ecdbg_num((i+8));
80007afe:	ee f8 ff fc 	ld.w	r8,r7[-4]
80007b02:	2f 88       	sub	r8,-8
80007b04:	10 9c       	mov	r12,r8
80007b06:	f0 1f 00 18 	mcall	80007b64 <print_pca9952_errors+0x1a0>
					print_ecdbg(" ");
80007b0a:	49 8c       	lddpc	r12,80007b68 <print_pca9952_errors+0x1a4>
80007b0c:	f0 1f 00 15 	mcall	80007b60 <print_pca9952_errors+0x19c>
					sysErr.botdrive |= BIT(i+8); //SE_FAIL;
80007b10:	49 78       	lddpc	r8,80007b6c <print_pca9952_errors+0x1a8>
80007b12:	70 19       	ld.w	r9,r8[0x4]
80007b14:	ee f8 ff fc 	ld.w	r8,r7[-4]
80007b18:	2f 88       	sub	r8,-8
80007b1a:	30 1a       	mov	r10,1
80007b1c:	f4 08 09 48 	lsl	r8,r10,r8
80007b20:	10 49       	or	r9,r8
80007b22:	49 38       	lddpc	r8,80007b6c <print_pca9952_errors+0x1a8>
80007b24:	91 19       	st.w	r8[0x4],r9
					print_ecdbg(" ");
					sysErr.botdrive |= BIT(i); //SE_FAIL;
				}
			}
			
			for (int i=0; i<4; i++)
80007b26:	ee f8 ff fc 	ld.w	r8,r7[-4]
80007b2a:	2f f8       	sub	r8,-1
80007b2c:	ef 48 ff fc 	st.w	r7[-4],r8
80007b30:	ee f8 ff fc 	ld.w	r8,r7[-4]
80007b34:	58 38       	cp.w	r8,3
80007b36:	fe 9a ff d5 	brle	80007ae0 <print_pca9952_errors+0x11c>
					print_ecdbg(" ");
					sysErr.botdrive |= BIT(i+8); //SE_FAIL;
				}
			}
			
			print_ecdbg("\r\n");
80007b3a:	48 ec       	lddpc	r12,80007b70 <print_pca9952_errors+0x1ac>
80007b3c:	f0 1f 00 09 	mcall	80007b60 <print_pca9952_errors+0x19c>
			
			if ((eflag1 & 0xF0) != 0)
80007b40:	ef 38 ff e4 	ld.ub	r8,r7[-28]
80007b44:	e2 18 00 f0 	andl	r8,0xf0,COH
80007b48:	c0 60       	breq	80007b54 <print_pca9952_errors+0x190>
			{
				print_ecdbg("ERROR on unused channels: PCA9952 - Controller board U8\r\n");
80007b4a:	48 dc       	lddpc	r12,80007b7c <print_pca9952_errors+0x1b8>
80007b4c:	f0 1f 00 05 	mcall	80007b60 <print_pca9952_errors+0x19c>
80007b50:	c0 28       	rjmp	80007b54 <print_pca9952_errors+0x190>
			if (eflag1 != 0)
			{
				print_ecdbg("ERROR on unused channels: PCA9952 - Controller board U7\r\n");
			}
			
			break;
80007b52:	d7 03       	nop
			{
				print_ecdbg("ERROR on unused channels: PCA9952 - Controller board U8\r\n");
			}
			break;
	}
}
80007b54:	2f 9d       	sub	sp,-28
80007b56:	e3 cd 80 80 	ldm	sp++,r7,pc
80007b5a:	00 00       	add	r0,r0
80007b5c:	80 00       	ld.sh	r0,r0[0x0]
80007b5e:	65 78       	ld.w	r8,r2[0x5c]
80007b60:	80 00       	ld.sh	r0,r0[0x0]
80007b62:	33 38       	mov	r8,51
80007b64:	80 00       	ld.sh	r0,r0[0x0]
80007b66:	71 7c       	ld.w	r12,r8[0x5c]
80007b68:	80 00       	ld.sh	r0,r0[0x0]
80007b6a:	65 98       	ld.w	r8,r2[0x64]
80007b6c:	00 00       	add	r0,r0
80007b6e:	0c 34       	cp.w	r4,r6
80007b70:	80 00       	ld.sh	r0,r0[0x0]
80007b72:	64 e8       	ld.w	r8,r2[0x38]
80007b74:	80 00       	ld.sh	r0,r0[0x0]
80007b76:	65 9c       	ld.w	r12,r2[0x64]
80007b78:	80 00       	ld.sh	r0,r0[0x0]
80007b7a:	65 d8       	ld.w	r8,r2[0x74]
80007b7c:	80 00       	ld.sh	r0,r0[0x0]
80007b7e:	65 f8       	ld.w	r8,r2[0x7c]

80007b80 <test_led_driver_channels>:

unsigned char topEflag0 = 0, topEflag1 = 0, botEflag0 = 0, botEflag1 = 0;

void test_led_driver_channels(void);
void test_led_driver_channels(void)
{
80007b80:	eb cd 40 80 	pushm	r7,lr
80007b84:	1a 97       	mov	r7,sp
80007b86:	20 4d       	sub	sp,16
	unsigned char tmp1, tmp2, numShelvesPresent = 0;
80007b88:	30 08       	mov	r8,0
80007b8a:	ef 68 ff f3 	st.b	r7[-13],r8
	
	
	for (int i=0; i<NUM_SHELVES; i++)
80007b8e:	30 08       	mov	r8,0
80007b90:	ef 48 ff f4 	st.w	r7[-12],r8
80007b94:	c1 78       	rjmp	80007bc2 <test_led_driver_channels+0x42>
	{
		if (shelf[i].present)
80007b96:	ee f9 ff f4 	ld.w	r9,r7[-12]
80007b9a:	4f 9a       	lddpc	r10,80007d7c <test_led_driver_channels+0x1fc>
80007b9c:	12 98       	mov	r8,r9
80007b9e:	a3 68       	lsl	r8,0x2
80007ba0:	12 08       	add	r8,r9
80007ba2:	f4 08 00 08 	add	r8,r10,r8
80007ba6:	2f c8       	sub	r8,-4
80007ba8:	11 88       	ld.ub	r8,r8[0x0]
80007baa:	58 08       	cp.w	r8,0
80007bac:	c0 60       	breq	80007bb8 <test_led_driver_channels+0x38>
		{
			numShelvesPresent++;
80007bae:	ef 38 ff f3 	ld.ub	r8,r7[-13]
80007bb2:	2f f8       	sub	r8,-1
80007bb4:	ef 68 ff f3 	st.b	r7[-13],r8
void test_led_driver_channels(void)
{
	unsigned char tmp1, tmp2, numShelvesPresent = 0;
	
	
	for (int i=0; i<NUM_SHELVES; i++)
80007bb8:	ee f8 ff f4 	ld.w	r8,r7[-12]
80007bbc:	2f f8       	sub	r8,-1
80007bbe:	ef 48 ff f4 	st.w	r7[-12],r8
80007bc2:	ee f8 ff f4 	ld.w	r8,r7[-12]
80007bc6:	58 38       	cp.w	r8,3
80007bc8:	fe 9a ff e7 	brle	80007b96 <test_led_driver_channels+0x16>
		{
			numShelvesPresent++;
		}
	}
	
	if (numShelvesPresent !=0)
80007bcc:	ef 39 ff f3 	ld.ub	r9,r7[-13]
80007bd0:	30 08       	mov	r8,0
80007bd2:	f0 09 18 00 	cp.b	r9,r8
80007bd6:	e0 80 00 be 	breq	80007d52 <test_led_driver_channels+0x1d2>
	{
		//Tone down the current so all shelves can be turned on at once
		PCA9952_write_reg(LED_TOP, PCA9952_IREFALL, LED_TEST_DRIVER_CURRENT);
80007bda:	30 ca       	mov	r10,12
80007bdc:	34 3b       	mov	r11,67
80007bde:	30 0c       	mov	r12,0
80007be0:	f0 1f 00 68 	mcall	80007d80 <test_led_driver_channels+0x200>
		PCA9952_write_reg(LED_BOTTOM, PCA9952_IREFALL, LED_TEST_DRIVER_CURRENT);
80007be4:	30 ca       	mov	r10,12
80007be6:	34 3b       	mov	r11,67
80007be8:	30 1c       	mov	r12,1
80007bea:	f0 1f 00 66 	mcall	80007d80 <test_led_driver_channels+0x200>

		for (int i=0; i<NUM_SHELVES; i++)
80007bee:	30 08       	mov	r8,0
80007bf0:	ef 48 ff f8 	st.w	r7[-8],r8
80007bf4:	c1 98       	rjmp	80007c26 <test_led_driver_channels+0xa6>
		{
			if (shelf[i].present)
80007bf6:	ee f9 ff f8 	ld.w	r9,r7[-8]
80007bfa:	4e 1a       	lddpc	r10,80007d7c <test_led_driver_channels+0x1fc>
80007bfc:	12 98       	mov	r8,r9
80007bfe:	a3 68       	lsl	r8,0x2
80007c00:	12 08       	add	r8,r9
80007c02:	f4 08 00 08 	add	r8,r10,r8
80007c06:	2f c8       	sub	r8,-4
80007c08:	11 88       	ld.ub	r8,r8[0x0]
80007c0a:	58 08       	cp.w	r8,0
80007c0c:	c0 80       	breq	80007c1c <test_led_driver_channels+0x9c>
			{
				led_shelf(i, LED_ON);
80007c0e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80007c12:	5c 58       	castu.b	r8
80007c14:	30 1b       	mov	r11,1
80007c16:	10 9c       	mov	r12,r8
80007c18:	f0 1f 00 5b 	mcall	80007d84 <test_led_driver_channels+0x204>
	{
		//Tone down the current so all shelves can be turned on at once
		PCA9952_write_reg(LED_TOP, PCA9952_IREFALL, LED_TEST_DRIVER_CURRENT);
		PCA9952_write_reg(LED_BOTTOM, PCA9952_IREFALL, LED_TEST_DRIVER_CURRENT);

		for (int i=0; i<NUM_SHELVES; i++)
80007c1c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80007c20:	2f f8       	sub	r8,-1
80007c22:	ef 48 ff f8 	st.w	r7[-8],r8
80007c26:	ee f8 ff f8 	ld.w	r8,r7[-8]
80007c2a:	58 38       	cp.w	r8,3
80007c2c:	fe 9a ff e5 	brle	80007bf6 <test_led_driver_channels+0x76>
			{
				led_shelf(i, LED_ON);
			}
		}

		PCA9952_write_reg(LED_TOP, PCA9952_MODE2, 0x40); //starts fault test
80007c30:	34 0a       	mov	r10,64
80007c32:	30 1b       	mov	r11,1
80007c34:	30 0c       	mov	r12,0
80007c36:	f0 1f 00 53 	mcall	80007d80 <test_led_driver_channels+0x200>
		PCA9952_write_reg(LED_BOTTOM, PCA9952_MODE2, 0x40); //starts fault test
80007c3a:	34 0a       	mov	r10,64
80007c3c:	30 1b       	mov	r11,1
80007c3e:	30 1c       	mov	r12,1
80007c40:	f0 1f 00 50 	mcall	80007d80 <test_led_driver_channels+0x200>
80007c44:	c0 28       	rjmp	80007c48 <test_led_driver_channels+0xc8>
				}
				
				break; //fault test for LED_TOP strings is complete
			}
			
		}
80007c46:	d7 03       	nop
		PCA9952_write_reg(LED_TOP, PCA9952_MODE2, 0x40); //starts fault test
		PCA9952_write_reg(LED_BOTTOM, PCA9952_MODE2, 0x40); //starts fault test
		
		while (1)
		{
			tmp1 = PCA9952_read_reg(LED_TOP, PCA9952_MODE2);
80007c48:	30 1b       	mov	r11,1
80007c4a:	30 0c       	mov	r12,0
80007c4c:	f0 1f 00 4f 	mcall	80007d88 <test_led_driver_channels+0x208>
80007c50:	18 98       	mov	r8,r12
80007c52:	ef 68 ff f1 	st.b	r7[-15],r8
			
			if ((tmp1 & 0x40) == 0)
80007c56:	ef 38 ff f1 	ld.ub	r8,r7[-15]
80007c5a:	e2 18 00 40 	andl	r8,0x40,COH
80007c5e:	cf 41       	brne	80007c46 <test_led_driver_channels+0xc6>
			{
				topEflag0 = PCA9952_read_reg(LED_TOP, PCA9952_EFLAG0);
80007c60:	34 4b       	mov	r11,68
80007c62:	30 0c       	mov	r12,0
80007c64:	f0 1f 00 49 	mcall	80007d88 <test_led_driver_channels+0x208>
80007c68:	18 98       	mov	r8,r12
80007c6a:	4c 99       	lddpc	r9,80007d8c <test_led_driver_channels+0x20c>
80007c6c:	b2 88       	st.b	r9[0x0],r8
				topEflag1 = PCA9952_read_reg(LED_TOP, PCA9952_EFLAG1);
80007c6e:	34 5b       	mov	r11,69
80007c70:	30 0c       	mov	r12,0
80007c72:	f0 1f 00 46 	mcall	80007d88 <test_led_driver_channels+0x208>
80007c76:	18 98       	mov	r8,r12
80007c78:	4c 69       	lddpc	r9,80007d90 <test_led_driver_channels+0x210>
80007c7a:	b2 88       	st.b	r9[0x0],r8
				
				if ((topEflag0 != 0) || (topEflag1 != 0))
80007c7c:	4c 48       	lddpc	r8,80007d8c <test_led_driver_channels+0x20c>
80007c7e:	11 88       	ld.ub	r8,r8[0x0]
80007c80:	58 08       	cp.w	r8,0
80007c82:	c0 51       	brne	80007c8c <test_led_driver_channels+0x10c>
80007c84:	4c 38       	lddpc	r8,80007d90 <test_led_driver_channels+0x210>
80007c86:	11 88       	ld.ub	r8,r8[0x0]
80007c88:	58 08       	cp.w	r8,0
80007c8a:	c1 00       	breq	80007caa <test_led_driver_channels+0x12a>
				{
					if (!firstTimeThroughPCA9952)
80007c8c:	4c 28       	lddpc	r8,80007d94 <test_led_driver_channels+0x214>
80007c8e:	11 88       	ld.ub	r8,r8[0x0]
80007c90:	58 08       	cp.w	r8,0
80007c92:	c0 e1       	brne	80007cae <test_led_driver_channels+0x12e>
					{
						print_pca9952_errors(TOP, topEflag0, topEflag1);
80007c94:	4b f8       	lddpc	r8,80007d90 <test_led_driver_channels+0x210>
80007c96:	11 88       	ld.ub	r8,r8[0x0]
80007c98:	10 99       	mov	r9,r8
80007c9a:	4b d8       	lddpc	r8,80007d8c <test_led_driver_channels+0x20c>
80007c9c:	11 88       	ld.ub	r8,r8[0x0]
80007c9e:	12 9a       	mov	r10,r9
80007ca0:	10 9b       	mov	r11,r8
80007ca2:	30 1c       	mov	r12,1
80007ca4:	f0 1f 00 3d 	mcall	80007d98 <test_led_driver_channels+0x218>
					}
				}
				
				break; //fault test for LED_TOP strings is complete
80007ca8:	c0 68       	rjmp	80007cb4 <test_led_driver_channels+0x134>
80007caa:	d7 03       	nop
80007cac:	c0 48       	rjmp	80007cb4 <test_led_driver_channels+0x134>
80007cae:	d7 03       	nop
80007cb0:	c0 28       	rjmp	80007cb4 <test_led_driver_channels+0x134>
				}
				
				break; //fault test for LED_BOTTOM strings is complete
			}
			
		}
80007cb2:	d7 03       	nop
			
		}
		
		while (1)
		{
			tmp2 = PCA9952_read_reg(LED_BOTTOM, PCA9952_MODE2);
80007cb4:	30 1b       	mov	r11,1
80007cb6:	30 1c       	mov	r12,1
80007cb8:	f0 1f 00 34 	mcall	80007d88 <test_led_driver_channels+0x208>
80007cbc:	18 98       	mov	r8,r12
80007cbe:	ef 68 ff f2 	st.b	r7[-14],r8
			
			if ((tmp2 & 0x40) == 0)
80007cc2:	ef 38 ff f2 	ld.ub	r8,r7[-14]
80007cc6:	e2 18 00 40 	andl	r8,0x40,COH
80007cca:	cf 41       	brne	80007cb2 <test_led_driver_channels+0x132>
			{
				botEflag0 = PCA9952_read_reg(LED_BOTTOM, PCA9952_EFLAG0);
80007ccc:	34 4b       	mov	r11,68
80007cce:	30 1c       	mov	r12,1
80007cd0:	f0 1f 00 2e 	mcall	80007d88 <test_led_driver_channels+0x208>
80007cd4:	18 98       	mov	r8,r12
80007cd6:	4b 29       	lddpc	r9,80007d9c <test_led_driver_channels+0x21c>
80007cd8:	b2 88       	st.b	r9[0x0],r8
				botEflag1 = PCA9952_read_reg(LED_BOTTOM, PCA9952_EFLAG1);
80007cda:	34 5b       	mov	r11,69
80007cdc:	30 1c       	mov	r12,1
80007cde:	f0 1f 00 2b 	mcall	80007d88 <test_led_driver_channels+0x208>
80007ce2:	18 98       	mov	r8,r12
80007ce4:	4a f9       	lddpc	r9,80007da0 <test_led_driver_channels+0x220>
80007ce6:	b2 88       	st.b	r9[0x0],r8
				
				if ((botEflag0 != 0) || (botEflag1 != 0))
80007ce8:	4a d8       	lddpc	r8,80007d9c <test_led_driver_channels+0x21c>
80007cea:	11 88       	ld.ub	r8,r8[0x0]
80007cec:	58 08       	cp.w	r8,0
80007cee:	c0 51       	brne	80007cf8 <test_led_driver_channels+0x178>
80007cf0:	4a c8       	lddpc	r8,80007da0 <test_led_driver_channels+0x220>
80007cf2:	11 88       	ld.ub	r8,r8[0x0]
80007cf4:	58 08       	cp.w	r8,0
80007cf6:	c0 f0       	breq	80007d14 <test_led_driver_channels+0x194>
				{
					if (!firstTimeThroughPCA9952)
80007cf8:	4a 78       	lddpc	r8,80007d94 <test_led_driver_channels+0x214>
80007cfa:	11 88       	ld.ub	r8,r8[0x0]
80007cfc:	58 08       	cp.w	r8,0
80007cfe:	c0 b1       	brne	80007d14 <test_led_driver_channels+0x194>
					{
						print_pca9952_errors(BOTTOM, botEflag0, botEflag1);
80007d00:	4a 88       	lddpc	r8,80007da0 <test_led_driver_channels+0x220>
80007d02:	11 88       	ld.ub	r8,r8[0x0]
80007d04:	10 99       	mov	r9,r8
80007d06:	4a 68       	lddpc	r8,80007d9c <test_led_driver_channels+0x21c>
80007d08:	11 88       	ld.ub	r8,r8[0x0]
80007d0a:	12 9a       	mov	r10,r9
80007d0c:	10 9b       	mov	r11,r8
80007d0e:	30 0c       	mov	r12,0
80007d10:	f0 1f 00 22 	mcall	80007d98 <test_led_driver_channels+0x218>
				break; //fault test for LED_BOTTOM strings is complete
			}
			
		}
		
		for (int i=0; i<NUM_SHELVES; i++)
80007d14:	30 08       	mov	r8,0
80007d16:	ef 48 ff fc 	st.w	r7[-4],r8
80007d1a:	c0 d8       	rjmp	80007d34 <test_led_driver_channels+0x1b4>
		{
			led_shelf(i, LED_OFF);
80007d1c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80007d20:	5c 58       	castu.b	r8
80007d22:	30 0b       	mov	r11,0
80007d24:	10 9c       	mov	r12,r8
80007d26:	f0 1f 00 18 	mcall	80007d84 <test_led_driver_channels+0x204>
				break; //fault test for LED_BOTTOM strings is complete
			}
			
		}
		
		for (int i=0; i<NUM_SHELVES; i++)
80007d2a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80007d2e:	2f f8       	sub	r8,-1
80007d30:	ef 48 ff fc 	st.w	r7[-4],r8
80007d34:	ee f8 ff fc 	ld.w	r8,r7[-4]
80007d38:	58 38       	cp.w	r8,3
80007d3a:	fe 9a ff f1 	brle	80007d1c <test_led_driver_channels+0x19c>
		{
			led_shelf(i, LED_OFF);
		}
		
		//Put driver current back to full power
		PCA9952_write_reg(LED_TOP, PCA9952_IREFALL, LED_DRIVER_CURRENT);
80007d3e:	36 4a       	mov	r10,100
80007d40:	34 3b       	mov	r11,67
80007d42:	30 0c       	mov	r12,0
80007d44:	f0 1f 00 0f 	mcall	80007d80 <test_led_driver_channels+0x200>
		PCA9952_write_reg(LED_BOTTOM, PCA9952_IREFALL, LED_DRIVER_CURRENT);
80007d48:	36 4a       	mov	r10,100
80007d4a:	34 3b       	mov	r11,67
80007d4c:	30 1c       	mov	r12,1
80007d4e:	f0 1f 00 0d 	mcall	80007d80 <test_led_driver_channels+0x200>
	}
	
	sysErr.topdrive = topEflag0;
80007d52:	48 f8       	lddpc	r8,80007d8c <test_led_driver_channels+0x20c>
80007d54:	11 88       	ld.ub	r8,r8[0x0]
80007d56:	49 49       	lddpc	r9,80007da4 <test_led_driver_channels+0x224>
80007d58:	b2 88       	st.b	r9[0x0],r8
	sysErr.botdrive = (botEflag1 << 8) | botEflag0;
80007d5a:	49 28       	lddpc	r8,80007da0 <test_led_driver_channels+0x220>
80007d5c:	11 88       	ld.ub	r8,r8[0x0]
80007d5e:	f0 09 15 08 	lsl	r9,r8,0x8
80007d62:	48 f8       	lddpc	r8,80007d9c <test_led_driver_channels+0x21c>
80007d64:	11 88       	ld.ub	r8,r8[0x0]
80007d66:	f3 e8 10 08 	or	r8,r9,r8
80007d6a:	10 99       	mov	r9,r8
80007d6c:	48 e8       	lddpc	r8,80007da4 <test_led_driver_channels+0x224>
80007d6e:	91 19       	st.w	r8[0x4],r9
	firstTimeThroughPCA9952 = 0;
80007d70:	48 99       	lddpc	r9,80007d94 <test_led_driver_channels+0x214>
80007d72:	30 08       	mov	r8,0
80007d74:	b2 88       	st.b	r9[0x0],r8
}
80007d76:	2f cd       	sub	sp,-16
80007d78:	e3 cd 80 80 	ldm	sp++,r7,pc
80007d7c:	00 00       	add	r0,r0
80007d7e:	0b 8c       	ld.ub	r12,r5[0x0]
80007d80:	80 00       	ld.sh	r0,r0[0x0]
80007d82:	5e 8c       	retls	r12
80007d84:	80 00       	ld.sh	r0,r0[0x0]
80007d86:	63 4c       	ld.w	r12,r1[0x50]
80007d88:	80 00       	ld.sh	r0,r0[0x0]
80007d8a:	5f 10       	srne	r0
80007d8c:	00 00       	add	r0,r0
80007d8e:	07 c8       	ld.ub	r8,r3[0x4]
80007d90:	00 00       	add	r0,r0
80007d92:	07 c9       	ld.ub	r9,r3[0x4]
80007d94:	00 00       	add	r0,r0
80007d96:	00 0d       	add	sp,r0
80007d98:	80 00       	ld.sh	r0,r0[0x0]
80007d9a:	79 c4       	ld.w	r4,r12[0x70]
80007d9c:	00 00       	add	r0,r0
80007d9e:	07 ca       	ld.ub	r10,r3[0x4]
80007da0:	00 00       	add	r0,r0
80007da2:	07 cb       	ld.ub	r11,r3[0x4]
80007da4:	00 00       	add	r0,r0
80007da6:	0c 34       	cp.w	r4,r6

80007da8 <set_shelves_active_inactive>:

void set_shelves_active_inactive(void);
void set_shelves_active_inactive(void)
{
80007da8:	eb cd 40 80 	pushm	r7,lr
80007dac:	1a 97       	mov	r7,sp
80007dae:	20 1d       	sub	sp,4

	test_led_driver_channels();
80007db0:	f0 1f 00 4f 	mcall	80007eec <set_shelves_active_inactive+0x144>
	
	numActiveShelves = 0;
80007db4:	4c f9       	lddpc	r9,80007ef0 <set_shelves_active_inactive+0x148>
80007db6:	30 08       	mov	r8,0
80007db8:	b2 88       	st.b	r9[0x0],r8
	
	for (int i=0; i<NUM_SHELVES; i++)
80007dba:	30 08       	mov	r8,0
80007dbc:	ef 48 ff fc 	st.w	r7[-4],r8
80007dc0:	c1 08       	rjmp	80007de0 <set_shelves_active_inactive+0x38>
	{
		shelf[i].active = SHELF_INACTIVE;
80007dc2:	ee f9 ff fc 	ld.w	r9,r7[-4]
80007dc6:	4c ca       	lddpc	r10,80007ef4 <set_shelves_active_inactive+0x14c>
80007dc8:	12 98       	mov	r8,r9
80007dca:	a3 68       	lsl	r8,0x2
80007dcc:	12 08       	add	r8,r9
80007dce:	f4 08 00 09 	add	r9,r10,r8
80007dd2:	30 08       	mov	r8,0
80007dd4:	b2 88       	st.b	r9[0x0],r8

	test_led_driver_channels();
	
	numActiveShelves = 0;
	
	for (int i=0; i<NUM_SHELVES; i++)
80007dd6:	ee f8 ff fc 	ld.w	r8,r7[-4]
80007dda:	2f f8       	sub	r8,-1
80007ddc:	ef 48 ff fc 	st.w	r7[-4],r8
80007de0:	ee f8 ff fc 	ld.w	r8,r7[-4]
80007de4:	58 38       	cp.w	r8,3
80007de6:	fe 9a ff ee 	brle	80007dc2 <set_shelves_active_inactive+0x1a>
		shelf[i].active = SHELF_INACTIVE;
		
	}
	
	/* check shelf 0 */
	if (shelf[0].present &&
80007dea:	4c 38       	lddpc	r8,80007ef4 <set_shelves_active_inactive+0x14c>
80007dec:	11 c8       	ld.ub	r8,r8[0x4]
80007dee:	58 08       	cp.w	r8,0
80007df0:	c1 90       	breq	80007e22 <set_shelves_active_inactive+0x7a>
		shelf[0].devicesPresent && 
80007df2:	4c 18       	lddpc	r8,80007ef4 <set_shelves_active_inactive+0x14c>
80007df4:	11 b8       	ld.ub	r8,r8[0x3]
		shelf[i].active = SHELF_INACTIVE;
		
	}
	
	/* check shelf 0 */
	if (shelf[0].present &&
80007df6:	58 08       	cp.w	r8,0
80007df8:	c1 50       	breq	80007e22 <set_shelves_active_inactive+0x7a>
		shelf[0].devicesPresent && 
		(!ledBrdSide[LED_BRD_0_BOT].maxUsageReached) &&
80007dfa:	4c 08       	lddpc	r8,80007ef8 <set_shelves_active_inactive+0x150>
80007dfc:	11 a8       	ld.ub	r8,r8[0x2]
		shelf[i].active = SHELF_INACTIVE;
		
	}
	
	/* check shelf 0 */
	if (shelf[0].present &&
80007dfe:	58 08       	cp.w	r8,0
80007e00:	c1 11       	brne	80007e22 <set_shelves_active_inactive+0x7a>
		shelf[0].devicesPresent && 
		(!ledBrdSide[LED_BRD_0_BOT].maxUsageReached) &&
		(!ledBrdSide[LED_BRD_1_TOP].maxUsageReached) )
80007e02:	4b e8       	lddpc	r8,80007ef8 <set_shelves_active_inactive+0x150>
80007e04:	11 f8       	ld.ub	r8,r8[0x7]
		shelf[i].active = SHELF_INACTIVE;
		
	}
	
	/* check shelf 0 */
	if (shelf[0].present &&
80007e06:	58 08       	cp.w	r8,0
80007e08:	c0 d1       	brne	80007e22 <set_shelves_active_inactive+0x7a>
		shelf[0].devicesPresent && 
		(!ledBrdSide[LED_BRD_0_BOT].maxUsageReached) &&
		(!ledBrdSide[LED_BRD_1_TOP].maxUsageReached) )
	{
		shelf[0].active = SHELF_ACTIVE;
80007e0a:	4b b9       	lddpc	r9,80007ef4 <set_shelves_active_inactive+0x14c>
80007e0c:	30 18       	mov	r8,1
80007e0e:	b2 88       	st.b	r9[0x0],r8
		numActiveShelves++;
80007e10:	4b 88       	lddpc	r8,80007ef0 <set_shelves_active_inactive+0x148>
80007e12:	11 88       	ld.ub	r8,r8[0x0]
80007e14:	2f f8       	sub	r8,-1
80007e16:	5c 58       	castu.b	r8
80007e18:	4b 69       	lddpc	r9,80007ef0 <set_shelves_active_inactive+0x148>
80007e1a:	b2 88       	st.b	r9[0x0],r8
		print_ecdbg("Shelf 0 active\r\n");
80007e1c:	4b 8c       	lddpc	r12,80007efc <set_shelves_active_inactive+0x154>
80007e1e:	f0 1f 00 39 	mcall	80007f00 <set_shelves_active_inactive+0x158>
	}
	
	/* check shelf 1 */
	
	if (shelf[1].present &&
80007e22:	4b 58       	lddpc	r8,80007ef4 <set_shelves_active_inactive+0x14c>
80007e24:	f1 38 00 09 	ld.ub	r8,r8[9]
80007e28:	58 08       	cp.w	r8,0
80007e2a:	c1 c0       	breq	80007e62 <set_shelves_active_inactive+0xba>
	shelf[1].devicesPresent &&
80007e2c:	4b 28       	lddpc	r8,80007ef4 <set_shelves_active_inactive+0x14c>
80007e2e:	f1 38 00 08 	ld.ub	r8,r8[8]
		print_ecdbg("Shelf 0 active\r\n");
	}
	
	/* check shelf 1 */
	
	if (shelf[1].present &&
80007e32:	58 08       	cp.w	r8,0
80007e34:	c1 70       	breq	80007e62 <set_shelves_active_inactive+0xba>
	shelf[1].devicesPresent &&
	(!ledBrdSide[LED_BRD_1_BOT].maxUsageReached) &&
80007e36:	4b 18       	lddpc	r8,80007ef8 <set_shelves_active_inactive+0x150>
80007e38:	f1 38 00 0c 	ld.ub	r8,r8[12]
		print_ecdbg("Shelf 0 active\r\n");
	}
	
	/* check shelf 1 */
	
	if (shelf[1].present &&
80007e3c:	58 08       	cp.w	r8,0
80007e3e:	c1 21       	brne	80007e62 <set_shelves_active_inactive+0xba>
	shelf[1].devicesPresent &&
	(!ledBrdSide[LED_BRD_1_BOT].maxUsageReached) &&
	(!ledBrdSide[LED_BRD_2_TOP].maxUsageReached) )
80007e40:	4a e8       	lddpc	r8,80007ef8 <set_shelves_active_inactive+0x150>
80007e42:	f1 38 00 11 	ld.ub	r8,r8[17]
		print_ecdbg("Shelf 0 active\r\n");
	}
	
	/* check shelf 1 */
	
	if (shelf[1].present &&
80007e46:	58 08       	cp.w	r8,0
80007e48:	c0 d1       	brne	80007e62 <set_shelves_active_inactive+0xba>
	shelf[1].devicesPresent &&
	(!ledBrdSide[LED_BRD_1_BOT].maxUsageReached) &&
	(!ledBrdSide[LED_BRD_2_TOP].maxUsageReached) )
	{
		shelf[1].active = SHELF_ACTIVE;
80007e4a:	4a b9       	lddpc	r9,80007ef4 <set_shelves_active_inactive+0x14c>
80007e4c:	30 18       	mov	r8,1
80007e4e:	b2 d8       	st.b	r9[0x5],r8
		numActiveShelves++;
80007e50:	4a 88       	lddpc	r8,80007ef0 <set_shelves_active_inactive+0x148>
80007e52:	11 88       	ld.ub	r8,r8[0x0]
80007e54:	2f f8       	sub	r8,-1
80007e56:	5c 58       	castu.b	r8
80007e58:	4a 69       	lddpc	r9,80007ef0 <set_shelves_active_inactive+0x148>
80007e5a:	b2 88       	st.b	r9[0x0],r8
		print_ecdbg("Shelf 1 active\r\n");
80007e5c:	4a ac       	lddpc	r12,80007f04 <set_shelves_active_inactive+0x15c>
80007e5e:	f0 1f 00 29 	mcall	80007f00 <set_shelves_active_inactive+0x158>
	}
	
	/* check shelf 2 */
	
	if (shelf[2].present &&
80007e62:	4a 58       	lddpc	r8,80007ef4 <set_shelves_active_inactive+0x14c>
80007e64:	f1 38 00 0e 	ld.ub	r8,r8[14]
80007e68:	58 08       	cp.w	r8,0
80007e6a:	c1 d0       	breq	80007ea4 <set_shelves_active_inactive+0xfc>
	shelf[2].devicesPresent &&
80007e6c:	4a 28       	lddpc	r8,80007ef4 <set_shelves_active_inactive+0x14c>
80007e6e:	f1 38 00 0d 	ld.ub	r8,r8[13]
		print_ecdbg("Shelf 1 active\r\n");
	}
	
	/* check shelf 2 */
	
	if (shelf[2].present &&
80007e72:	58 08       	cp.w	r8,0
80007e74:	c1 80       	breq	80007ea4 <set_shelves_active_inactive+0xfc>
	shelf[2].devicesPresent &&
	(!ledBrdSide[LED_BRD_2_BOT].maxUsageReached) &&
80007e76:	4a 18       	lddpc	r8,80007ef8 <set_shelves_active_inactive+0x150>
80007e78:	f1 38 00 16 	ld.ub	r8,r8[22]
		print_ecdbg("Shelf 1 active\r\n");
	}
	
	/* check shelf 2 */
	
	if (shelf[2].present &&
80007e7c:	58 08       	cp.w	r8,0
80007e7e:	c1 31       	brne	80007ea4 <set_shelves_active_inactive+0xfc>
	shelf[2].devicesPresent &&
	(!ledBrdSide[LED_BRD_2_BOT].maxUsageReached) &&
	(!ledBrdSide[LED_BRD_3_TOP].maxUsageReached) )
80007e80:	49 e8       	lddpc	r8,80007ef8 <set_shelves_active_inactive+0x150>
80007e82:	f1 38 00 1b 	ld.ub	r8,r8[27]
		print_ecdbg("Shelf 1 active\r\n");
	}
	
	/* check shelf 2 */
	
	if (shelf[2].present &&
80007e86:	58 08       	cp.w	r8,0
80007e88:	c0 e1       	brne	80007ea4 <set_shelves_active_inactive+0xfc>
	shelf[2].devicesPresent &&
	(!ledBrdSide[LED_BRD_2_BOT].maxUsageReached) &&
	(!ledBrdSide[LED_BRD_3_TOP].maxUsageReached) )
	{
		shelf[2].active = SHELF_ACTIVE;
80007e8a:	49 b9       	lddpc	r9,80007ef4 <set_shelves_active_inactive+0x14c>
80007e8c:	30 18       	mov	r8,1
80007e8e:	f3 68 00 0a 	st.b	r9[10],r8
		numActiveShelves++;
80007e92:	49 88       	lddpc	r8,80007ef0 <set_shelves_active_inactive+0x148>
80007e94:	11 88       	ld.ub	r8,r8[0x0]
80007e96:	2f f8       	sub	r8,-1
80007e98:	5c 58       	castu.b	r8
80007e9a:	49 69       	lddpc	r9,80007ef0 <set_shelves_active_inactive+0x148>
80007e9c:	b2 88       	st.b	r9[0x0],r8
		print_ecdbg("Shelf 2 active\r\n");
80007e9e:	49 bc       	lddpc	r12,80007f08 <set_shelves_active_inactive+0x160>
80007ea0:	f0 1f 00 18 	mcall	80007f00 <set_shelves_active_inactive+0x158>
	}
	
	/* check shelf 3 */
	
	if (shelf[3].present &&
80007ea4:	49 48       	lddpc	r8,80007ef4 <set_shelves_active_inactive+0x14c>
80007ea6:	f1 38 00 13 	ld.ub	r8,r8[19]
80007eaa:	58 08       	cp.w	r8,0
80007eac:	c1 d0       	breq	80007ee6 <set_shelves_active_inactive+0x13e>
	shelf[3].devicesPresent &&
80007eae:	49 28       	lddpc	r8,80007ef4 <set_shelves_active_inactive+0x14c>
80007eb0:	f1 38 00 12 	ld.ub	r8,r8[18]
		print_ecdbg("Shelf 2 active\r\n");
	}
	
	/* check shelf 3 */
	
	if (shelf[3].present &&
80007eb4:	58 08       	cp.w	r8,0
80007eb6:	c1 80       	breq	80007ee6 <set_shelves_active_inactive+0x13e>
	shelf[3].devicesPresent &&
	(!ledBrdSide[LED_BRD_3_BOT].maxUsageReached) &&
80007eb8:	49 08       	lddpc	r8,80007ef8 <set_shelves_active_inactive+0x150>
80007eba:	f1 38 00 20 	ld.ub	r8,r8[32]
		print_ecdbg("Shelf 2 active\r\n");
	}
	
	/* check shelf 3 */
	
	if (shelf[3].present &&
80007ebe:	58 08       	cp.w	r8,0
80007ec0:	c1 31       	brne	80007ee6 <set_shelves_active_inactive+0x13e>
	shelf[3].devicesPresent &&
	(!ledBrdSide[LED_BRD_3_BOT].maxUsageReached) &&
	(!ledBrdSide[LED_BRD_4_TOP].maxUsageReached) )
80007ec2:	48 e8       	lddpc	r8,80007ef8 <set_shelves_active_inactive+0x150>
80007ec4:	f1 38 00 25 	ld.ub	r8,r8[37]
		print_ecdbg("Shelf 2 active\r\n");
	}
	
	/* check shelf 3 */
	
	if (shelf[3].present &&
80007ec8:	58 08       	cp.w	r8,0
80007eca:	c0 e1       	brne	80007ee6 <set_shelves_active_inactive+0x13e>
	shelf[3].devicesPresent &&
	(!ledBrdSide[LED_BRD_3_BOT].maxUsageReached) &&
	(!ledBrdSide[LED_BRD_4_TOP].maxUsageReached) )
	{
		shelf[3].active = SHELF_ACTIVE;
80007ecc:	48 a9       	lddpc	r9,80007ef4 <set_shelves_active_inactive+0x14c>
80007ece:	30 18       	mov	r8,1
80007ed0:	f3 68 00 0f 	st.b	r9[15],r8
		numActiveShelves++;
80007ed4:	48 78       	lddpc	r8,80007ef0 <set_shelves_active_inactive+0x148>
80007ed6:	11 88       	ld.ub	r8,r8[0x0]
80007ed8:	2f f8       	sub	r8,-1
80007eda:	5c 58       	castu.b	r8
80007edc:	48 59       	lddpc	r9,80007ef0 <set_shelves_active_inactive+0x148>
80007ede:	b2 88       	st.b	r9[0x0],r8
		print_ecdbg("Shelf 3 active\r\n");
80007ee0:	48 bc       	lddpc	r12,80007f0c <set_shelves_active_inactive+0x164>
80007ee2:	f0 1f 00 08 	mcall	80007f00 <set_shelves_active_inactive+0x158>
	}
}
80007ee6:	2f fd       	sub	sp,-4
80007ee8:	e3 cd 80 80 	ldm	sp++,r7,pc
80007eec:	80 00       	ld.sh	r0,r0[0x0]
80007eee:	7b 80       	ld.w	r0,sp[0x60]
80007ef0:	00 00       	add	r0,r0
80007ef2:	0c 90       	mov	r0,r6
80007ef4:	00 00       	add	r0,r0
80007ef6:	0b 8c       	ld.ub	r12,r5[0x0]
80007ef8:	00 00       	add	r0,r0
80007efa:	0c 5c       	eor	r12,r6
80007efc:	80 00       	ld.sh	r0,r0[0x0]
80007efe:	66 34       	ld.w	r4,r3[0xc]
80007f00:	80 00       	ld.sh	r0,r0[0x0]
80007f02:	33 38       	mov	r8,51
80007f04:	80 00       	ld.sh	r0,r0[0x0]
80007f06:	66 48       	ld.w	r8,r3[0x10]
80007f08:	80 00       	ld.sh	r0,r0[0x0]
80007f0a:	66 5c       	ld.w	r12,r3[0x14]
80007f0c:	80 00       	ld.sh	r0,r0[0x0]
80007f0e:	66 70       	ld.w	r0,r3[0x1c]

80007f10 <num_active_shelves>:

unsigned char num_active_shelves(void);
unsigned char num_active_shelves(void)
{
80007f10:	eb cd 40 80 	pushm	r7,lr
80007f14:	1a 97       	mov	r7,sp
	return numActiveShelves;
80007f16:	48 38       	lddpc	r8,80007f20 <num_active_shelves+0x10>
80007f18:	11 88       	ld.ub	r8,r8[0x0]
}
80007f1a:	10 9c       	mov	r12,r8
80007f1c:	e3 cd 80 80 	ldm	sp++,r7,pc
80007f20:	00 00       	add	r0,r0
80007f22:	0c 90       	mov	r0,r6

80007f24 <init_sys_clocks>:
/*
 * Using RC8M (internal 8MHz)
 */
void init_sys_clocks(void);
void init_sys_clocks(void)
{
80007f24:	eb cd 40 80 	pushm	r7,lr
80007f28:	1a 97       	mov	r7,sp
80007f2a:	20 1d       	sub	sp,4

//this kinda works for 100MHz, problems with TWIM, but maybe we can work around that 17may15
/*
 * From CLOCK_EXAMPLE31 which changes clock sources on the fly. Trying to get a faster clock so that we can work with the serial ID chip (DS2411) which needs control to 6us. 16may15
 */
	osc_enable(OSC_ID_RC8M);
80007f2c:	30 2c       	mov	r12,2
80007f2e:	f0 1f 00 10 	mcall	80007f6c <init_sys_clocks+0x48>
	pll_config_init(&pcfg, PLL_SRC_RC8M, 1, EC_CPU_CLOCK_100MHZ/OSC_RC8M_NOMINAL_HZ);
80007f32:	ee c8 00 04 	sub	r8,r7,4
80007f36:	30 c9       	mov	r9,12
80007f38:	30 1a       	mov	r10,1
80007f3a:	30 2b       	mov	r11,2
80007f3c:	10 9c       	mov	r12,r8
80007f3e:	f0 1f 00 0d 	mcall	80007f70 <init_sys_clocks+0x4c>
	pll_enable(&pcfg, 0);
80007f42:	ee c8 00 04 	sub	r8,r7,4
80007f46:	30 0b       	mov	r11,0
80007f48:	10 9c       	mov	r12,r8
80007f4a:	f0 1f 00 0b 	mcall	80007f74 <init_sys_clocks+0x50>
	sysclk_set_prescalers(1,1,1,1);
80007f4e:	30 19       	mov	r9,1
80007f50:	30 1a       	mov	r10,1
80007f52:	30 1b       	mov	r11,1
80007f54:	30 1c       	mov	r12,1
80007f56:	f0 1f 00 09 	mcall	80007f78 <init_sys_clocks+0x54>
	pll_wait_for_lock(0);
80007f5a:	30 0c       	mov	r12,0
80007f5c:	f0 1f 00 08 	mcall	80007f7c <init_sys_clocks+0x58>
	sysclk_set_source(SYSCLK_SRC_PLL0);	
80007f60:	30 3c       	mov	r12,3
80007f62:	f0 1f 00 08 	mcall	80007f80 <init_sys_clocks+0x5c>
	/* put the clock out on PC19 so we can check to make sure we set it up correctly */
	//Note this code comes from ASF example AVR32 SCIF example 3
//16may15 seems to cause problems, leave out for now	scif_start_gclk(AVR32_SCIF_GCLK_GCLK0PIN, &gclkOpt);
//16may15 seems to cause problems, leave out for now	gpio_enable_module_pin(AVR32_SCIF_GCLK_0_1_PIN, AVR32_SCIF_GCLK_0_1_FUNCTION);

}
80007f66:	2f fd       	sub	sp,-4
80007f68:	e3 cd 80 80 	ldm	sp++,r7,pc
80007f6c:	80 00       	ld.sh	r0,r0[0x0]
80007f6e:	6d 54       	ld.w	r4,r6[0x54]
80007f70:	80 00       	ld.sh	r0,r0[0x0]
80007f72:	6e e8       	ld.w	r8,r7[0x38]
80007f74:	80 00       	ld.sh	r0,r0[0x0]
80007f76:	5b e0       	cp.w	r0,-2
80007f78:	80 00       	ld.sh	r0,r0[0x0]
80007f7a:	5c f0       	rol	r0
80007f7c:	80 00       	ld.sh	r0,r0[0x0]
80007f7e:	6f f8       	ld.w	r8,r7[0x7c]
80007f80:	80 00       	ld.sh	r0,r0[0x0]
80007f82:	5d f0       	*unknown*

80007f84 <adc_process_init>:
 *
 *
 */
void adc_process_init(void);
void adc_process_init(void)
{
80007f84:	eb cd 40 80 	pushm	r7,lr
80007f88:	1a 97       	mov	r7,sp
		{INPUT3_ADC_PIN, INPUT3_ADC_FUNCTION},
		{INPUT4_ADC_PIN, INPUT4_ADC_FUNCTION}
	};

	// Assign and enable GPIO pins to the ADC function.
	gpio_enable_module(ADCIFA_GPIO_MAP,
80007f8a:	30 6b       	mov	r11,6
80007f8c:	48 bc       	lddpc	r12,80007fb8 <adc_process_init+0x34>
80007f8e:	f0 1f 00 0c 	mcall	80007fbc <adc_process_init+0x38>
			sizeof(ADCIFA_GPIO_MAP) / sizeof(ADCIFA_GPIO_MAP[0]));

	// Get ADCIFA Factory Configuration
	adcifa_get_calibration_data(adcifa, &adc_config_t);
80007f92:	48 c8       	lddpc	r8,80007fc0 <adc_process_init+0x3c>
80007f94:	70 08       	ld.w	r8,r8[0x0]
80007f96:	48 cb       	lddpc	r11,80007fc4 <adc_process_init+0x40>
80007f98:	10 9c       	mov	r12,r8
80007f9a:	f0 1f 00 0c 	mcall	80007fc8 <adc_process_init+0x44>

	// Configure ADCIFA core
	adcifa_configure(adcifa, &adc_config_t, EC_CPU_CLOCK_FREQ);
80007f9e:	48 98       	lddpc	r8,80007fc0 <adc_process_init+0x3c>
80007fa0:	70 08       	ld.w	r8,r8[0x0]
80007fa2:	e0 6a 12 00 	mov	r10,4608
80007fa6:	ea 1a 00 7a 	orh	r10,0x7a
80007faa:	48 7b       	lddpc	r11,80007fc4 <adc_process_init+0x40>
80007fac:	10 9c       	mov	r12,r8
80007fae:	f0 1f 00 08 	mcall	80007fcc <adc_process_init+0x48>

}
80007fb2:	e3 cd 80 80 	ldm	sp++,r7,pc
80007fb6:	00 00       	add	r0,r0
80007fb8:	80 01       	ld.sh	r1,r0[0x0]
80007fba:	1c 20       	rsub	r0,lr
80007fbc:	80 00       	ld.sh	r0,r0[0x0]
80007fbe:	45 3c       	lddsp	r12,sp[0x14c]
80007fc0:	00 00       	add	r0,r0
80007fc2:	00 b0       	st.h	r0++,r0
80007fc4:	00 00       	add	r0,r0
80007fc6:	00 88       	andn	r8,r0
80007fc8:	80 00       	ld.sh	r0,r0[0x0]
80007fca:	33 84       	mov	r4,56
80007fcc:	80 00       	ld.sh	r0,r0[0x0]
80007fce:	34 18       	mov	r8,65

80007fd0 <twi_init>:
 *
 *
 */
static void twi_init(void);
static void twi_init(void)
{
80007fd0:	eb cd 40 80 	pushm	r7,lr
80007fd4:	1a 97       	mov	r7,sp
80007fd6:	20 8d       	sub	sp,32
	const gpio_map_t PCA9952_TWI_GPIO_MAP = {
		{PCA9952_TWI_SCL_PIN, PCA9952_TWI_SCL_FUNCTION},
		{PCA9952_TWI_SDA_PIN, PCA9952_TWI_SDA_FUNCTION}
	};
80007fd8:	49 a9       	lddpc	r9,80008040 <twi_init+0x70>
80007fda:	ee c8 00 10 	sub	r8,r7,16
80007fde:	20 08       	sub	r8,0
80007fe0:	20 09       	sub	r9,0
80007fe2:	72 0a       	ld.w	r10,r9[0x0]
80007fe4:	91 0a       	st.w	r8[0x0],r10
80007fe6:	72 1a       	ld.w	r10,r9[0x4]
80007fe8:	91 1a       	st.w	r8[0x4],r10
80007fea:	72 2a       	ld.w	r10,r9[0x8]
80007fec:	91 2a       	st.w	r8[0x8],r10
80007fee:	72 39       	ld.w	r9,r9[0xc]
80007ff0:	91 39       	st.w	r8[0xc],r9
	twi_options_t PCA9952_TWI_OPTIONS = { //7apr15 make this *not* a const so we can change it and rerun twi_master_init() if necessary
		.pba_hz = FPBA_HZ,
		.speed = PCA9952_TWI_MASTER_SPEED,
		.chip = PCA9952_U7_TOPDRIVE_TWI_ADDRESS, //7apr15
		.smbus        = false,
	};
80007ff2:	49 59       	lddpc	r9,80008044 <twi_init+0x74>
80007ff4:	ee c8 00 20 	sub	r8,r7,32
80007ff8:	20 08       	sub	r8,0
80007ffa:	20 09       	sub	r9,0
80007ffc:	72 0a       	ld.w	r10,r9[0x0]
80007ffe:	91 0a       	st.w	r8[0x0],r10
80008000:	72 1a       	ld.w	r10,r9[0x4]
80008002:	91 1a       	st.w	r8[0x4],r10
80008004:	72 2a       	ld.w	r10,r9[0x8]
80008006:	91 2a       	st.w	r8[0x8],r10
80008008:	72 39       	ld.w	r9,r9[0xc]
8000800a:	91 39       	st.w	r8[0xc],r9

	// Assign I/Os to TWI.
	gpio_enable_module(PCA9952_TWI_GPIO_MAP,
8000800c:	ee c8 00 10 	sub	r8,r7,16
80008010:	30 2b       	mov	r11,2
80008012:	10 9c       	mov	r12,r8
80008014:	f0 1f 00 0d 	mcall	80008048 <twi_init+0x78>
	sizeof(PCA9952_TWI_GPIO_MAP) / sizeof(PCA9952_TWI_GPIO_MAP[0]));
	// Initialize as master.
	twi_master_init(PCA9952_TWI, &PCA9952_TWI_OPTIONS);
80008018:	ee c8 00 20 	sub	r8,r7,32
8000801c:	10 9b       	mov	r11,r8
8000801e:	fe 7c 38 00 	mov	r12,-51200
80008022:	f0 1f 00 0b 	mcall	8000804c <twi_init+0x7c>
	
	
	PCA9952_TWI_OPTIONS.chip = PCA9952_U8_BOTDRIVE_TWI_ADDRESS;
80008026:	36 18       	mov	r8,97
80008028:	ef 48 ff e8 	st.w	r7[-24],r8
	// Initialize as master.
	twi_master_init(PCA9952_TWI, &PCA9952_TWI_OPTIONS);
8000802c:	ee c8 00 20 	sub	r8,r7,32
80008030:	10 9b       	mov	r11,r8
80008032:	fe 7c 38 00 	mov	r12,-51200
80008036:	f0 1f 00 06 	mcall	8000804c <twi_init+0x7c>
	
	
}
8000803a:	2f 8d       	sub	sp,-32
8000803c:	e3 cd 80 80 	ldm	sp++,r7,pc
80008040:	80 01       	ld.sh	r1,r0[0x0]
80008042:	1c 00       	add	r0,lr
80008044:	80 01       	ld.sh	r1,r0[0x0]
80008046:	1c 10       	sub	r0,lr
80008048:	80 00       	ld.sh	r0,r0[0x0]
8000804a:	45 3c       	lddsp	r12,sp[0x14c]
8000804c:	80 00       	ld.sh	r0,r0[0x0]
8000804e:	50 00       	stdsp	sp[0x0],r0

80008050 <calc_sanitize_time>:
	STATE_SHUTDOWN_PROCESSES
};

unsigned char calc_sanitize_time(unsigned char shelfIdx);
unsigned char calc_sanitize_time(unsigned char shelfIdx)
{
80008050:	eb cd 40 80 	pushm	r7,lr
80008054:	1a 97       	mov	r7,sp
80008056:	20 3d       	sub	sp,12
80008058:	18 98       	mov	r8,r12
8000805a:	ef 68 ff f4 	st.b	r7[-12],r8
	unsigned char uSideMinutes, lSideMinutes, minutes, boardIdx, sideIdx;
	
	boardIdx = shelf[shelfIdx].tLedIdx;							//top board in the shelf
8000805e:	ef 39 ff f4 	ld.ub	r9,r7[-12]
80008062:	4a da       	lddpc	r10,80008114 <calc_sanitize_time+0xc4>
80008064:	12 98       	mov	r8,r9
80008066:	a3 68       	lsl	r8,0x2
80008068:	12 08       	add	r8,r9
8000806a:	f4 08 00 08 	add	r8,r10,r8
8000806e:	2f f8       	sub	r8,-1
80008070:	11 88       	ld.ub	r8,r8[0x0]
80008072:	ef 68 ff fe 	st.b	r7[-2],r8
	sideIdx = ledBrd[boardIdx].lSideIdx;						//lower side of the top board
80008076:	ef 39 ff fe 	ld.ub	r9,r7[-2]
8000807a:	4a 8a       	lddpc	r10,80008118 <calc_sanitize_time+0xc8>
8000807c:	12 98       	mov	r8,r9
8000807e:	a3 78       	lsl	r8,0x3
80008080:	12 18       	sub	r8,r9
80008082:	a1 78       	lsl	r8,0x1
80008084:	f4 08 00 08 	add	r8,r10,r8
80008088:	2f 58       	sub	r8,-11
8000808a:	11 88       	ld.ub	r8,r8[0x0]
8000808c:	ef 68 ff ff 	st.b	r7[-1],r8
	lSideMinutes = ledBrdSide[sideIdx].sanitizeMinutes;
80008090:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80008094:	4a 2a       	lddpc	r10,8000811c <calc_sanitize_time+0xcc>
80008096:	12 98       	mov	r8,r9
80008098:	a3 68       	lsl	r8,0x2
8000809a:	12 08       	add	r8,r9
8000809c:	f4 08 00 08 	add	r8,r10,r8
800080a0:	11 88       	ld.ub	r8,r8[0x0]
800080a2:	ef 68 ff fc 	st.b	r7[-4],r8
	

	boardIdx = shelf[shelfIdx].bLedIdx;							//bottom board in the shelf					
800080a6:	ef 39 ff f4 	ld.ub	r9,r7[-12]
800080aa:	49 ba       	lddpc	r10,80008114 <calc_sanitize_time+0xc4>
800080ac:	12 98       	mov	r8,r9
800080ae:	a3 68       	lsl	r8,0x2
800080b0:	12 08       	add	r8,r9
800080b2:	f4 08 00 08 	add	r8,r10,r8
800080b6:	2f e8       	sub	r8,-2
800080b8:	11 88       	ld.ub	r8,r8[0x0]
800080ba:	ef 68 ff fe 	st.b	r7[-2],r8
	sideIdx = ledBrd[boardIdx].uSideIdx;						//upper side of the bottom board
800080be:	ef 39 ff fe 	ld.ub	r9,r7[-2]
800080c2:	49 6a       	lddpc	r10,80008118 <calc_sanitize_time+0xc8>
800080c4:	12 98       	mov	r8,r9
800080c6:	a3 78       	lsl	r8,0x3
800080c8:	12 18       	sub	r8,r9
800080ca:	a1 78       	lsl	r8,0x1
800080cc:	f4 08 00 08 	add	r8,r10,r8
800080d0:	2f 68       	sub	r8,-10
800080d2:	11 88       	ld.ub	r8,r8[0x0]
800080d4:	ef 68 ff ff 	st.b	r7[-1],r8
	uSideMinutes = ledBrdSide[sideIdx].sanitizeMinutes;
800080d8:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800080dc:	49 0a       	lddpc	r10,8000811c <calc_sanitize_time+0xcc>
800080de:	12 98       	mov	r8,r9
800080e0:	a3 68       	lsl	r8,0x2
800080e2:	12 08       	add	r8,r9
800080e4:	f4 08 00 08 	add	r8,r10,r8
800080e8:	11 88       	ld.ub	r8,r8[0x0]
800080ea:	ef 68 ff fb 	st.b	r7[-5],r8

	minutes = (uSideMinutes >= lSideMinutes) ? uSideMinutes : lSideMinutes; //choose the sanitize time for the more worn-out leds
800080ee:	ef 38 ff fc 	ld.ub	r8,r7[-4]
800080f2:	ef 39 ff fb 	ld.ub	r9,r7[-5]
800080f6:	ef 3a ff fb 	ld.ub	r10,r7[-5]
800080fa:	f0 0a 18 00 	cp.b	r10,r8
800080fe:	f2 08 17 20 	movhs	r8,r9
80008102:	ef 68 ff fd 	st.b	r7[-3],r8
	
	return (minutes);
80008106:	ef 38 ff fd 	ld.ub	r8,r7[-3]
	
}
8000810a:	10 9c       	mov	r12,r8
8000810c:	2f dd       	sub	sp,-12
8000810e:	e3 cd 80 80 	ldm	sp++,r7,pc
80008112:	00 00       	add	r0,r0
80008114:	00 00       	add	r0,r0
80008116:	0b 8c       	ld.ub	r12,r5[0x0]
80008118:	00 00       	add	r0,r0
8000811a:	0b 46       	ld.w	r6,--r5
8000811c:	00 00       	add	r0,r0
8000811e:	0c 5c       	eor	r12,r6

80008120 <door_latch_open_kill_all_shelves>:


void door_latch_open_kill_all_shelves(void);
void door_latch_open_kill_all_shelves(void)
{
80008120:	eb cd 40 80 	pushm	r7,lr
80008124:	1a 97       	mov	r7,sp
	led_shelf(0, LED_OFF);
80008126:	30 0b       	mov	r11,0
80008128:	30 0c       	mov	r12,0
8000812a:	f0 1f 00 0a 	mcall	80008150 <door_latch_open_kill_all_shelves+0x30>
	led_shelf(1, LED_OFF);
8000812e:	30 0b       	mov	r11,0
80008130:	30 1c       	mov	r12,1
80008132:	f0 1f 00 08 	mcall	80008150 <door_latch_open_kill_all_shelves+0x30>
	led_shelf(2, LED_OFF);
80008136:	30 0b       	mov	r11,0
80008138:	30 2c       	mov	r12,2
8000813a:	f0 1f 00 06 	mcall	80008150 <door_latch_open_kill_all_shelves+0x30>
	led_shelf(3, LED_OFF);
8000813e:	30 0b       	mov	r11,0
80008140:	30 3c       	mov	r12,3
80008142:	f0 1f 00 04 	mcall	80008150 <door_latch_open_kill_all_shelves+0x30>
	
	print_ecdbg("Door latch opened, kill all shelves for safety.\r\n");
80008146:	48 4c       	lddpc	r12,80008154 <door_latch_open_kill_all_shelves+0x34>
80008148:	f0 1f 00 04 	mcall	80008158 <door_latch_open_kill_all_shelves+0x38>
}
8000814c:	e3 cd 80 80 	ldm	sp++,r7,pc
80008150:	80 00       	ld.sh	r0,r0[0x0]
80008152:	63 4c       	ld.w	r12,r1[0x50]
80008154:	80 00       	ld.sh	r0,r0[0x0]
80008156:	66 84       	ld.w	r4,r3[0x20]
80008158:	80 00       	ld.sh	r0,r0[0x0]
8000815a:	33 38       	mov	r8,51

8000815c <usage_idx>:

unsigned char usage_idx(unsigned char * idPtr, unsigned char top_botn);
unsigned char usage_idx(unsigned char * idPtr, unsigned char top_botn)

#endif //SERIAL_ID_AND_ALL_USAGE_COMBINED
{
8000815c:	eb cd 40 80 	pushm	r7,lr
80008160:	1a 97       	mov	r7,sp
80008162:	20 4d       	sub	sp,16
80008164:	ef 4c ff f4 	st.w	r7[-12],r12
80008168:	16 98       	mov	r8,r11
8000816a:	ef 68 ff f0 	st.b	r7[-16],r8
	unsigned char tmpBoardId[6];
	
	for (unsigned char i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
8000816e:	30 08       	mov	r8,0
80008170:	ef 68 ff ff 	st.b	r7[-1],r8
80008174:	c8 c8       	rjmp	8000828c <usage_idx+0x130>
		} //if slotFilled (don't check against slots that haven't been assigned
	} //for each slot in usageShdw[sel]
	
#else

		if (ush.u[i].slotFilled)
80008176:	ef 39 ff ff 	ld.ub	r9,r7[-1]
8000817a:	4c c8       	lddpc	r8,800082a8 <usage_idx+0x14c>
8000817c:	a1 79       	lsl	r9,0x1
8000817e:	2f f9       	sub	r9,-1
80008180:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80008184:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80008188:	5c 58       	castu.b	r8
8000818a:	c7 c0       	breq	80008282 <usage_idx+0x126>
		{
			tmpBoardId[0] = *(idPtr+0);
8000818c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80008190:	11 88       	ld.ub	r8,r8[0x0]
80008192:	ef 68 ff f8 	st.b	r7[-8],r8
			tmpBoardId[1] = *(idPtr+1);
80008196:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000819a:	2f f8       	sub	r8,-1
8000819c:	11 88       	ld.ub	r8,r8[0x0]
8000819e:	ef 68 ff f9 	st.b	r7[-7],r8
			tmpBoardId[2] = *(idPtr+2);
800081a2:	ee f8 ff f4 	ld.w	r8,r7[-12]
800081a6:	2f e8       	sub	r8,-2
800081a8:	11 88       	ld.ub	r8,r8[0x0]
800081aa:	ef 68 ff fa 	st.b	r7[-6],r8
			tmpBoardId[3] = *(idPtr+3);
800081ae:	ee f8 ff f4 	ld.w	r8,r7[-12]
800081b2:	2f d8       	sub	r8,-3
800081b4:	11 88       	ld.ub	r8,r8[0x0]
800081b6:	ef 68 ff fb 	st.b	r7[-5],r8
			tmpBoardId[4] = *(idPtr+4);
800081ba:	ee f8 ff f4 	ld.w	r8,r7[-12]
800081be:	2f c8       	sub	r8,-4
800081c0:	11 88       	ld.ub	r8,r8[0x0]
800081c2:	ef 68 ff fc 	st.b	r7[-4],r8
			tmpBoardId[5] = *(idPtr+5);
800081c6:	ee f8 ff f4 	ld.w	r8,r7[-12]
800081ca:	2f b8       	sub	r8,-5
800081cc:	11 88       	ld.ub	r8,r8[0x0]
800081ce:	ef 68 ff fd 	st.b	r7[-3],r8
			
			
			if (tmpBoardId[0] == ush.u[i].id[0]) {
800081d2:	ef 39 ff f8 	ld.ub	r9,r7[-8]
800081d6:	ef 3a ff ff 	ld.ub	r10,r7[-1]
800081da:	4b 48       	lddpc	r8,800082a8 <usage_idx+0x14c>
800081dc:	f0 0a 07 38 	ld.ub	r8,r8[r10<<0x3]
800081e0:	f0 09 18 00 	cp.b	r9,r8
800081e4:	c4 f1       	brne	80008282 <usage_idx+0x126>
				if (tmpBoardId[1] == ush.u[i].id[1]) {
800081e6:	ef 39 ff f9 	ld.ub	r9,r7[-7]
800081ea:	ef 38 ff ff 	ld.ub	r8,r7[-1]
800081ee:	4a fa       	lddpc	r10,800082a8 <usage_idx+0x14c>
800081f0:	a3 78       	lsl	r8,0x3
800081f2:	f4 08 00 08 	add	r8,r10,r8
800081f6:	11 98       	ld.ub	r8,r8[0x1]
800081f8:	f0 09 18 00 	cp.b	r9,r8
800081fc:	c4 31       	brne	80008282 <usage_idx+0x126>
					if (tmpBoardId[2] == ush.u[i].id[2]) {
800081fe:	ef 39 ff fa 	ld.ub	r9,r7[-6]
80008202:	ef 3a ff ff 	ld.ub	r10,r7[-1]
80008206:	4a 98       	lddpc	r8,800082a8 <usage_idx+0x14c>
80008208:	a3 6a       	lsl	r10,0x2
8000820a:	2f fa       	sub	r10,-1
8000820c:	f0 0a 07 18 	ld.ub	r8,r8[r10<<0x1]
80008210:	f0 09 18 00 	cp.b	r9,r8
80008214:	c3 71       	brne	80008282 <usage_idx+0x126>
						if (tmpBoardId[3] == ush.u[i].id[3]) {
80008216:	ef 39 ff fb 	ld.ub	r9,r7[-5]
8000821a:	ef 38 ff ff 	ld.ub	r8,r7[-1]
8000821e:	4a 3a       	lddpc	r10,800082a8 <usage_idx+0x14c>
80008220:	a3 78       	lsl	r8,0x3
80008222:	f4 08 00 08 	add	r8,r10,r8
80008226:	11 b8       	ld.ub	r8,r8[0x3]
80008228:	f0 09 18 00 	cp.b	r9,r8
8000822c:	c2 b1       	brne	80008282 <usage_idx+0x126>
							if (tmpBoardId[4] == ush.u[i].id[4]) {
8000822e:	ef 39 ff fc 	ld.ub	r9,r7[-4]
80008232:	ef 3a ff ff 	ld.ub	r10,r7[-1]
80008236:	49 d8       	lddpc	r8,800082a8 <usage_idx+0x14c>
80008238:	a1 7a       	lsl	r10,0x1
8000823a:	2f fa       	sub	r10,-1
8000823c:	f0 0a 07 28 	ld.ub	r8,r8[r10<<0x2]
80008240:	f0 09 18 00 	cp.b	r9,r8
80008244:	c1 f1       	brne	80008282 <usage_idx+0x126>
								if (tmpBoardId[5] == ush.u[i].id[5]) {
80008246:	ef 39 ff fd 	ld.ub	r9,r7[-3]
8000824a:	ef 38 ff ff 	ld.ub	r8,r7[-1]
8000824e:	49 7a       	lddpc	r10,800082a8 <usage_idx+0x14c>
80008250:	a3 78       	lsl	r8,0x3
80008252:	f4 08 00 08 	add	r8,r10,r8
80008256:	11 d8       	ld.ub	r8,r8[0x5]
80008258:	f0 09 18 00 	cp.b	r9,r8
8000825c:	c1 31       	brne	80008282 <usage_idx+0x126>
									if (top_botn == ush.u[i].top_botn)
8000825e:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80008262:	49 28       	lddpc	r8,800082a8 <usage_idx+0x14c>
80008264:	a1 79       	lsl	r9,0x1
80008266:	2f f9       	sub	r9,-1
80008268:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
8000826c:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80008270:	5c 58       	castu.b	r8
80008272:	ef 39 ff f0 	ld.ub	r9,r7[-16]
80008276:	f0 09 18 00 	cp.b	r9,r8
8000827a:	c0 41       	brne	80008282 <usage_idx+0x126>
									{
										return (i); //found a match!
8000827c:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80008280:	c0 f8       	rjmp	8000829e <usage_idx+0x142>

#endif //SERIAL_ID_AND_ALL_USAGE_COMBINED
{
	unsigned char tmpBoardId[6];
	
	for (unsigned char i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
80008282:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80008286:	2f f8       	sub	r8,-1
80008288:	ef 68 ff ff 	st.b	r7[-1],r8
8000828c:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80008290:	35 f8       	mov	r8,95
80008292:	f0 09 18 00 	cp.b	r9,r8
80008296:	fe 98 ff 70 	brls	80008176 <usage_idx+0x1a>
		} //if slotFilled (don't check against slots that haven't been assigned
	} //for each slot in ush
	
#endif //SERIAL_ID_AND_ALL_USAGE_COMBINED
	
	return NO_LED_BOARD_PRESENT; //no match found
8000829a:	e0 68 00 ff 	mov	r8,255
}
8000829e:	10 9c       	mov	r12,r8
800082a0:	2f cd       	sub	sp,-16
800082a2:	e3 cd 80 80 	ldm	sp++,r7,pc
800082a6:	00 00       	add	r0,r0
800082a8:	00 00       	add	r0,r0
800082aa:	08 34       	cp.w	r4,r4

800082ac <load_usage_indeces>:
	}
}
#endif //SERIAL_ID_AND_ALL_USAGE_COMBINED

void load_usage_indeces(void)
{
800082ac:	eb cd 40 c0 	pushm	r6-r7,lr
800082b0:	1a 97       	mov	r7,sp
800082b2:	20 2d       	sub	sp,8
	unsigned char top_botn, brdIdx;
	
	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
800082b4:	30 08       	mov	r8,0
800082b6:	ef 48 ff fc 	st.w	r7[-4],r8
800082ba:	c4 78       	rjmp	80008348 <load_usage_indeces+0x9c>
	{
		brdIdx = ledBrdSide[i].boardIdx;
800082bc:	ee f9 ff fc 	ld.w	r9,r7[-4]
800082c0:	4a 6a       	lddpc	r10,80008358 <load_usage_indeces+0xac>
800082c2:	12 98       	mov	r8,r9
800082c4:	a3 68       	lsl	r8,0x2
800082c6:	12 08       	add	r8,r9
800082c8:	f4 08 00 08 	add	r8,r10,r8
800082cc:	2f c8       	sub	r8,-4
800082ce:	11 88       	ld.ub	r8,r8[0x0]
800082d0:	ef 68 ff fb 	st.b	r7[-5],r8
		
		if (ledBrd[brdIdx].present)
800082d4:	ef 39 ff fb 	ld.ub	r9,r7[-5]
800082d8:	4a 1a       	lddpc	r10,8000835c <load_usage_indeces+0xb0>
800082da:	12 98       	mov	r8,r9
800082dc:	a3 78       	lsl	r8,0x3
800082de:	12 18       	sub	r8,r9
800082e0:	a1 78       	lsl	r8,0x1
800082e2:	f4 08 00 08 	add	r8,r10,r8
800082e6:	2f 88       	sub	r8,-8
800082e8:	11 88       	ld.ub	r8,r8[0x0]
800082ea:	58 08       	cp.w	r8,0
800082ec:	c2 30       	breq	80008332 <load_usage_indeces+0x86>
		{
			top_botn = i%2;
800082ee:	ee f9 ff fc 	ld.w	r9,r7[-4]
800082f2:	f2 08 14 1f 	asr	r8,r9,0x1f
800082f6:	bf 98       	lsr	r8,0x1f
800082f8:	10 09       	add	r9,r8
800082fa:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
800082fe:	f2 08 01 08 	sub	r8,r9,r8
80008302:	ef 68 ff fa 	st.b	r7[-6],r8
			
			usageIdx[i] = usage_idx(&ledBrd[brdIdx].id[0], top_botn); //TODO: should change this nomenclature to upper/lower, we are talking about board sides here, not which board in the shelf, be consistent
80008306:	ee f6 ff fc 	ld.w	r6,r7[-4]
8000830a:	ef 3a ff fa 	ld.ub	r10,r7[-6]
8000830e:	ef 39 ff fb 	ld.ub	r9,r7[-5]
80008312:	12 98       	mov	r8,r9
80008314:	a3 78       	lsl	r8,0x3
80008316:	12 18       	sub	r8,r9
80008318:	a1 78       	lsl	r8,0x1
8000831a:	49 19       	lddpc	r9,8000835c <load_usage_indeces+0xb0>
8000831c:	12 08       	add	r8,r9
8000831e:	2f f8       	sub	r8,-1
80008320:	14 9b       	mov	r11,r10
80008322:	10 9c       	mov	r12,r8
80008324:	f0 1f 00 0f 	mcall	80008360 <load_usage_indeces+0xb4>
80008328:	18 98       	mov	r8,r12
8000832a:	48 f9       	lddpc	r9,80008364 <load_usage_indeces+0xb8>
8000832c:	f2 06 0b 08 	st.b	r9[r6],r8
80008330:	c0 78       	rjmp	8000833e <load_usage_indeces+0x92>
		}
		else
		{
			usageIdx[i] = NO_LED_BOARD_PRESENT;
80008332:	ee f9 ff fc 	ld.w	r9,r7[-4]
80008336:	48 ca       	lddpc	r10,80008364 <load_usage_indeces+0xb8>
80008338:	3f f8       	mov	r8,-1
8000833a:	f4 09 0b 08 	st.b	r10[r9],r8

void load_usage_indeces(void)
{
	unsigned char top_botn, brdIdx;
	
	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
8000833e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80008342:	2f f8       	sub	r8,-1
80008344:	ef 48 ff fc 	st.w	r7[-4],r8
80008348:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000834c:	58 78       	cp.w	r8,7
8000834e:	fe 9a ff b7 	brle	800082bc <load_usage_indeces+0x10>
		else
		{
			usageIdx[i] = NO_LED_BOARD_PRESENT;
		}
	}
}
80008352:	2f ed       	sub	sp,-8
80008354:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80008358:	00 00       	add	r0,r0
8000835a:	0c 5c       	eor	r12,r6
8000835c:	00 00       	add	r0,r0
8000835e:	0b 46       	ld.w	r6,--r5
80008360:	80 00       	ld.sh	r0,r0[0x0]
80008362:	81 5c       	st.w	r0[0x14],r12
80008364:	00 00       	add	r0,r0
80008366:	0c 20       	rsub	r0,r6

80008368 <test_flash>:
	return SUCCESS;
}

#else
unsigned char test_flash(unsigned char sel)
{
80008368:	eb cd 40 80 	pushm	r7,lr
8000836c:	1a 97       	mov	r7,sp
8000836e:	20 8d       	sub	sp,32
80008370:	18 98       	mov	r8,r12
80008372:	ef 68 ff e0 	st.b	r7[-32],r8
	volatile void* memPtr;
	unsigned char pattern[4] = {0x00, 0xAA, 0x55, 0xFF}, ubyte; //NOTE test 0xFF pattern last to essentially erase the flash
80008376:	4c 08       	lddpc	r8,80008474 <test_flash+0x10c>
80008378:	70 08       	ld.w	r8,r8[0x0]
8000837a:	ef 48 ff e4 	st.w	r7[-28],r8
	unsigned char *ubPtr;
	unsigned long memSize;
	
	switch(sel)
8000837e:	ef 38 ff e0 	ld.ub	r8,r7[-32]
80008382:	58 18       	cp.w	r8,1
80008384:	c1 30       	breq	800083aa <test_flash+0x42>
80008386:	e0 89 00 05 	brgt	80008390 <test_flash+0x28>
8000838a:	58 08       	cp.w	r8,0
8000838c:	c0 70       	breq	8000839a <test_flash+0x32>
8000838e:	c2 58       	rjmp	800083d8 <test_flash+0x70>
80008390:	58 28       	cp.w	r8,2
80008392:	c1 40       	breq	800083ba <test_flash+0x52>
80008394:	58 38       	cp.w	r8,3
80008396:	c1 a0       	breq	800083ca <test_flash+0x62>
80008398:	c2 08       	rjmp	800083d8 <test_flash+0x70>
	{
		case 0:
			memPtr = &sanitationMinutesFlash;
8000839a:	4b 88       	lddpc	r8,80008478 <test_flash+0x110>
8000839c:	ef 48 ff e8 	st.w	r7[-24],r8
			memSize = NUM_SAN_MIN_BUFS_SECTORS * 128;
800083a0:	e0 68 01 00 	mov	r8,256
800083a4:	ef 48 ff f4 	st.w	r7[-12],r8
			break;
800083a8:	c1 88       	rjmp	800083d8 <test_flash+0x70>
		case 1:
			memPtr = &sanitationCyclesFlash;
800083aa:	4b 58       	lddpc	r8,8000847c <test_flash+0x114>
800083ac:	ef 48 ff e8 	st.w	r7[-24],r8
			memSize = NUM_SAN_CYCLE_BUFS_SECTORS * 128;
800083b0:	e0 68 01 00 	mov	r8,256
800083b4:	ef 48 ff f4 	st.w	r7[-12],r8
			break;
800083b8:	c1 08       	rjmp	800083d8 <test_flash+0x70>
		case 2:
			memPtr = &usageSerialIdAndUsageHoursFlash;
800083ba:	4b 28       	lddpc	r8,80008480 <test_flash+0x118>
800083bc:	ef 48 ff e8 	st.w	r7[-24],r8
			memSize = NUM_USAGE_HOURS_BUFS_SECTORS * 128;
800083c0:	e0 68 06 00 	mov	r8,1536
800083c4:	ef 48 ff f4 	st.w	r7[-12],r8
			break;
800083c8:	c0 88       	rjmp	800083d8 <test_flash+0x70>
		case 3:
			memPtr = &usageMinutesFlash;
800083ca:	4a f8       	lddpc	r8,80008484 <test_flash+0x11c>
800083cc:	ef 48 ff e8 	st.w	r7[-24],r8
			memSize = NUM_USAGE_MINS_BUFS_SECTORS * 128;
800083d0:	e0 68 3a 00 	mov	r8,14848
800083d4:	ef 48 ff f4 	st.w	r7[-12],r8
			break;
	}

	for (unsigned char i=0; i<4; i++) //4 patterns to test
800083d8:	30 08       	mov	r8,0
800083da:	ef 68 ff fb 	st.b	r7[-5],r8
800083de:	c3 e8       	rjmp	8000845a <test_flash+0xf2>
	{
		flashc_memset(memPtr, pattern[i], 8, memSize, true);
800083e0:	ef 38 ff fb 	ld.ub	r8,r7[-5]
800083e4:	ee 08 00 08 	add	r8,r7,r8
800083e8:	f1 38 ff e4 	ld.ub	r8,r8[-28]
800083ec:	30 19       	mov	r9,1
800083ee:	ee fa ff f4 	ld.w	r10,r7[-12]
800083f2:	10 9b       	mov	r11,r8
800083f4:	ee fc ff e8 	ld.w	r12,r7[-24]
800083f8:	f0 1f 00 24 	mcall	80008488 <test_flash+0x120>
		
		ubPtr = (unsigned char*) memPtr;
800083fc:	ee f8 ff e8 	ld.w	r8,r7[-24]
80008400:	ef 48 ff f0 	st.w	r7[-16],r8
		for (unsigned long j=0; j<memSize; j++)
80008404:	30 08       	mov	r8,0
80008406:	ef 48 ff fc 	st.w	r7[-4],r8
8000840a:	c1 d8       	rjmp	80008444 <test_flash+0xdc>
		{
			ubyte = (*ubPtr);
8000840c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80008410:	11 88       	ld.ub	r8,r8[0x0]
80008412:	ef 68 ff ef 	st.b	r7[-17],r8
			if (ubyte != pattern[i])
80008416:	ef 38 ff fb 	ld.ub	r8,r7[-5]
8000841a:	ee 08 00 08 	add	r8,r7,r8
8000841e:	f1 38 ff e4 	ld.ub	r8,r8[-28]
80008422:	ef 39 ff ef 	ld.ub	r9,r7[-17]
80008426:	f0 09 18 00 	cp.b	r9,r8
8000842a:	c0 30       	breq	80008430 <test_flash+0xc8>
			{
				return ERROR;
8000842c:	30 18       	mov	r8,1
8000842e:	c1 e8       	rjmp	8000846a <test_flash+0x102>
			}
			ubPtr++;
80008430:	ee f8 ff f0 	ld.w	r8,r7[-16]
80008434:	2f f8       	sub	r8,-1
80008436:	ef 48 ff f0 	st.w	r7[-16],r8
	for (unsigned char i=0; i<4; i++) //4 patterns to test
	{
		flashc_memset(memPtr, pattern[i], 8, memSize, true);
		
		ubPtr = (unsigned char*) memPtr;
		for (unsigned long j=0; j<memSize; j++)
8000843a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000843e:	2f f8       	sub	r8,-1
80008440:	ef 48 ff fc 	st.w	r7[-4],r8
80008444:	ee f9 ff fc 	ld.w	r9,r7[-4]
80008448:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000844c:	10 39       	cp.w	r9,r8
8000844e:	cd f3       	brcs	8000840c <test_flash+0xa4>
			memPtr = &usageMinutesFlash;
			memSize = NUM_USAGE_MINS_BUFS_SECTORS * 128;
			break;
	}

	for (unsigned char i=0; i<4; i++) //4 patterns to test
80008450:	ef 38 ff fb 	ld.ub	r8,r7[-5]
80008454:	2f f8       	sub	r8,-1
80008456:	ef 68 ff fb 	st.b	r7[-5],r8
8000845a:	ef 39 ff fb 	ld.ub	r9,r7[-5]
8000845e:	30 38       	mov	r8,3
80008460:	f0 09 18 00 	cp.b	r9,r8
80008464:	fe 98 ff be 	brls	800083e0 <test_flash+0x78>
			}
			ubPtr++;
		}
	}
	
	return SUCCESS;
80008468:	30 08       	mov	r8,0
}
8000846a:	10 9c       	mov	r12,r8
8000846c:	2f 8d       	sub	sp,-32
8000846e:	e3 cd 80 80 	ldm	sp++,r7,pc
80008472:	00 00       	add	r0,r0
80008474:	80 01       	ld.sh	r1,r0[0x0]
80008476:	1b fc       	ld.ub	r12,sp[0x7]
80008478:	80 07       	ld.sh	r7,r0[0x0]
8000847a:	ff 00 80 07 	ld.sh	r0,pc[-32761]
8000847e:	fe 00       	*unknown*
80008480:	80 07       	ld.sh	r7,r0[0x0]
80008482:	f8 00       	*unknown*
80008484:	80 07       	ld.sh	r7,r0[0x0]
80008486:	be 00       	st.h	pc[0x0],r0
80008488:	80 00       	ld.sh	r0,r0[0x0]
8000848a:	3e 64       	mov	r4,-26

8000848c <calc_region_checksum>:

#ifndef SERIAL_ID_AND_ALL_USAGE_COMBINED

unsigned char calc_region_checksum(unsigned char sel);
unsigned char calc_region_checksum(unsigned char sel)
{
8000848c:	eb cd 40 80 	pushm	r7,lr
80008490:	1a 97       	mov	r7,sp
80008492:	20 4d       	sub	sp,16
80008494:	18 98       	mov	r8,r12
80008496:	ef 68 ff f0 	st.b	r7[-16],r8
	unsigned char csum;

	switch(sel)
8000849a:	ef 38 ff f0 	ld.ub	r8,r7[-16]
8000849e:	58 18       	cp.w	r8,1
800084a0:	c1 50       	breq	800084ca <calc_region_checksum+0x3e>
800084a2:	e0 89 00 05 	brgt	800084ac <calc_region_checksum+0x20>
800084a6:	58 08       	cp.w	r8,0
800084a8:	c0 80       	breq	800084b8 <calc_region_checksum+0x2c>
800084aa:	ce 08       	rjmp	8000866a <calc_region_checksum+0x1de>
800084ac:	58 28       	cp.w	r8,2
800084ae:	c1 70       	breq	800084dc <calc_region_checksum+0x50>
800084b0:	58 38       	cp.w	r8,3
800084b2:	e0 80 00 ba 	breq	80008626 <calc_region_checksum+0x19a>
800084b6:	cd a8       	rjmp	8000866a <calc_region_checksum+0x1de>
	{
		case 0: //san minutes
			csum = ((sanm.mins ^ 0xFF) & 0xFF);
800084b8:	4f 08       	lddpc	r8,80008678 <calc_region_checksum+0x1ec>
800084ba:	70 08       	ld.w	r8,r8[0x0]
800084bc:	f1 d8 c1 37 	bfextu	r8,r8,0x9,0x17
800084c0:	5c 58       	castu.b	r8
800084c2:	5c d8       	com	r8
800084c4:	ef 68 ff f7 	st.b	r7[-9],r8
			break;
800084c8:	cd 18       	rjmp	8000866a <calc_region_checksum+0x1de>
		case 1: //san cycles
			csum = ((sanc.cycles ^ 0xFF) & 0xFF);
800084ca:	4e d8       	lddpc	r8,8000867c <calc_region_checksum+0x1f0>
800084cc:	70 08       	ld.w	r8,r8[0x0]
800084ce:	f1 d8 c1 b3 	bfextu	r8,r8,0xd,0x13
800084d2:	5c 58       	castu.b	r8
800084d4:	5c d8       	com	r8
800084d6:	ef 68 ff f7 	st.b	r7[-9],r8
			break;
800084da:	cc 88       	rjmp	8000866a <calc_region_checksum+0x1de>
		case 2: //usage hours
			csum = 0;
800084dc:	30 08       	mov	r8,0
800084de:	ef 68 ff f7 	st.b	r7[-9],r8
			for (int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
800084e2:	30 08       	mov	r8,0
800084e4:	ef 48 ff f8 	st.w	r7[-8],r8
800084e8:	c9 38       	rjmp	8000860e <calc_region_checksum+0x182>
			{
				csum += ush.u[i].hours;
800084ea:	ee f9 ff f8 	ld.w	r9,r7[-8]
800084ee:	4e 58       	lddpc	r8,80008680 <calc_region_checksum+0x1f4>
800084f0:	a1 79       	lsl	r9,0x1
800084f2:	2f f9       	sub	r9,-1
800084f4:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
800084f8:	f1 d8 c0 ab 	bfextu	r8,r8,0x5,0xb
800084fc:	5c 88       	casts.h	r8
800084fe:	5c 58       	castu.b	r8
80008500:	ef 39 ff f7 	ld.ub	r9,r7[-9]
80008504:	f2 08 00 08 	add	r8,r9,r8
80008508:	ef 68 ff f7 	st.b	r7[-9],r8
				csum += ush.u[i].id[0];
8000850c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80008510:	4d c8       	lddpc	r8,80008680 <calc_region_checksum+0x1f4>
80008512:	f0 09 07 38 	ld.ub	r8,r8[r9<<0x3]
80008516:	ef 39 ff f7 	ld.ub	r9,r7[-9]
8000851a:	f2 08 00 08 	add	r8,r9,r8
8000851e:	ef 68 ff f7 	st.b	r7[-9],r8
				csum += ush.u[i].id[1];
80008522:	ee f8 ff f8 	ld.w	r8,r7[-8]
80008526:	4d 79       	lddpc	r9,80008680 <calc_region_checksum+0x1f4>
80008528:	a3 78       	lsl	r8,0x3
8000852a:	f2 08 00 08 	add	r8,r9,r8
8000852e:	11 98       	ld.ub	r8,r8[0x1]
80008530:	ef 39 ff f7 	ld.ub	r9,r7[-9]
80008534:	f2 08 00 08 	add	r8,r9,r8
80008538:	ef 68 ff f7 	st.b	r7[-9],r8
				csum += ush.u[i].id[2];
8000853c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80008540:	4d 08       	lddpc	r8,80008680 <calc_region_checksum+0x1f4>
80008542:	a3 69       	lsl	r9,0x2
80008544:	2f f9       	sub	r9,-1
80008546:	f0 09 07 18 	ld.ub	r8,r8[r9<<0x1]
8000854a:	ef 39 ff f7 	ld.ub	r9,r7[-9]
8000854e:	f2 08 00 08 	add	r8,r9,r8
80008552:	ef 68 ff f7 	st.b	r7[-9],r8
				csum += ush.u[i].id[3];
80008556:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000855a:	4c a9       	lddpc	r9,80008680 <calc_region_checksum+0x1f4>
8000855c:	a3 78       	lsl	r8,0x3
8000855e:	f2 08 00 08 	add	r8,r9,r8
80008562:	11 b8       	ld.ub	r8,r8[0x3]
80008564:	ef 39 ff f7 	ld.ub	r9,r7[-9]
80008568:	f2 08 00 08 	add	r8,r9,r8
8000856c:	ef 68 ff f7 	st.b	r7[-9],r8
				csum += ush.u[i].id[4];
80008570:	ee f9 ff f8 	ld.w	r9,r7[-8]
80008574:	4c 38       	lddpc	r8,80008680 <calc_region_checksum+0x1f4>
80008576:	a1 79       	lsl	r9,0x1
80008578:	2f f9       	sub	r9,-1
8000857a:	f0 09 07 28 	ld.ub	r8,r8[r9<<0x2]
8000857e:	ef 39 ff f7 	ld.ub	r9,r7[-9]
80008582:	f2 08 00 08 	add	r8,r9,r8
80008586:	ef 68 ff f7 	st.b	r7[-9],r8
				csum += ush.u[i].id[5];
8000858a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000858e:	4b d9       	lddpc	r9,80008680 <calc_region_checksum+0x1f4>
80008590:	a3 78       	lsl	r8,0x3
80008592:	f2 08 00 08 	add	r8,r9,r8
80008596:	11 d8       	ld.ub	r8,r8[0x5]
80008598:	ef 39 ff f7 	ld.ub	r9,r7[-9]
8000859c:	f2 08 00 08 	add	r8,r9,r8
800085a0:	ef 68 ff f7 	st.b	r7[-9],r8
				csum += ush.u[i].maxUsageReached;
800085a4:	ee f9 ff f8 	ld.w	r9,r7[-8]
800085a8:	4b 68       	lddpc	r8,80008680 <calc_region_checksum+0x1f4>
800085aa:	a1 79       	lsl	r9,0x1
800085ac:	2f f9       	sub	r9,-1
800085ae:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
800085b2:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
800085b6:	5c 58       	castu.b	r8
800085b8:	ef 39 ff f7 	ld.ub	r9,r7[-9]
800085bc:	f2 08 00 08 	add	r8,r9,r8
800085c0:	ef 68 ff f7 	st.b	r7[-9],r8
				csum += ush.u[i].slotFilled;
800085c4:	ee f9 ff f8 	ld.w	r9,r7[-8]
800085c8:	4a e8       	lddpc	r8,80008680 <calc_region_checksum+0x1f4>
800085ca:	a1 79       	lsl	r9,0x1
800085cc:	2f f9       	sub	r9,-1
800085ce:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
800085d2:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
800085d6:	5c 58       	castu.b	r8
800085d8:	ef 39 ff f7 	ld.ub	r9,r7[-9]
800085dc:	f2 08 00 08 	add	r8,r9,r8
800085e0:	ef 68 ff f7 	st.b	r7[-9],r8
				csum += ush.u[i].top_botn;
800085e4:	ee f9 ff f8 	ld.w	r9,r7[-8]
800085e8:	4a 68       	lddpc	r8,80008680 <calc_region_checksum+0x1f4>
800085ea:	a1 79       	lsl	r9,0x1
800085ec:	2f f9       	sub	r9,-1
800085ee:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
800085f2:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
800085f6:	5c 58       	castu.b	r8
800085f8:	ef 39 ff f7 	ld.ub	r9,r7[-9]
800085fc:	f2 08 00 08 	add	r8,r9,r8
80008600:	ef 68 ff f7 	st.b	r7[-9],r8
		case 1: //san cycles
			csum = ((sanc.cycles ^ 0xFF) & 0xFF);
			break;
		case 2: //usage hours
			csum = 0;
			for (int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
80008604:	ee f8 ff f8 	ld.w	r8,r7[-8]
80008608:	2f f8       	sub	r8,-1
8000860a:	ef 48 ff f8 	st.w	r7[-8],r8
8000860e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80008612:	e0 48 00 5f 	cp.w	r8,95
80008616:	fe 9a ff 6a 	brle	800084ea <calc_region_checksum+0x5e>
				csum += ush.u[i].id[5];
				csum += ush.u[i].maxUsageReached;
				csum += ush.u[i].slotFilled;
				csum += ush.u[i].top_botn;
			}
			csum = ((csum ^ 0xFF) & 0xFF);
8000861a:	ef 38 ff f7 	ld.ub	r8,r7[-9]
8000861e:	5c d8       	com	r8
80008620:	ef 68 ff f7 	st.b	r7[-9],r8
			break;
80008624:	c2 38       	rjmp	8000866a <calc_region_checksum+0x1de>
		case 3: //usage mins
			csum = 0;
80008626:	30 08       	mov	r8,0
80008628:	ef 68 ff f7 	st.b	r7[-9],r8
			for (int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
8000862c:	30 08       	mov	r8,0
8000862e:	ef 48 ff fc 	st.w	r7[-4],r8
80008632:	c1 18       	rjmp	80008654 <calc_region_checksum+0x1c8>
			{
				csum += um.mins[i];
80008634:	ee f8 ff fc 	ld.w	r8,r7[-4]
80008638:	49 39       	lddpc	r9,80008684 <calc_region_checksum+0x1f8>
8000863a:	f2 08 07 08 	ld.ub	r8,r9[r8]
8000863e:	ef 39 ff f7 	ld.ub	r9,r7[-9]
80008642:	f2 08 00 08 	add	r8,r9,r8
80008646:	ef 68 ff f7 	st.b	r7[-9],r8
			}
			csum = ((csum ^ 0xFF) & 0xFF);
			break;
		case 3: //usage mins
			csum = 0;
			for (int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
8000864a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000864e:	2f f8       	sub	r8,-1
80008650:	ef 48 ff fc 	st.w	r7[-4],r8
80008654:	ee f8 ff fc 	ld.w	r8,r7[-4]
80008658:	e0 48 00 5f 	cp.w	r8,95
8000865c:	fe 9a ff ec 	brle	80008634 <calc_region_checksum+0x1a8>
			{
				csum += um.mins[i];
			}
			csum = ((csum ^ 0xFF) & 0xFF);
80008660:	ef 38 ff f7 	ld.ub	r8,r7[-9]
80008664:	5c d8       	com	r8
80008666:	ef 68 ff f7 	st.b	r7[-9],r8
			break;
	}
	
	return csum;	
8000866a:	ef 38 ff f7 	ld.ub	r8,r7[-9]
}
8000866e:	10 9c       	mov	r12,r8
80008670:	2f cd       	sub	sp,-16
80008672:	e3 cd 80 80 	ldm	sp++,r7,pc
80008676:	00 00       	add	r0,r0
80008678:	00 00       	add	r0,r0
8000867a:	0c 1c       	sub	r12,r6
8000867c:	00 00       	add	r0,r0
8000867e:	0c 88       	andn	r8,r6
80008680:	00 00       	add	r0,r0
80008682:	08 34       	cp.w	r4,r4
80008684:	00 00       	add	r0,r0
80008686:	0b ac       	ld.ub	r12,r5[0x2]

80008688 <eval_region>:

unsigned char eval_region(unsigned char sel);
unsigned char eval_region(unsigned char sel)
{
80008688:	eb cd 40 80 	pushm	r7,lr
8000868c:	1a 97       	mov	r7,sp
8000868e:	fa cd 03 b0 	sub	sp,sp,944
80008692:	18 98       	mov	r8,r12
80008694:	ef 68 fc 50 	st.b	r7[-944],r8
	USAGE_MINS_SET					tmpUm;
	
	unsigned char					csum;
	long							flashOffset;
	long							tmpFlashOffset;
	unsigned char					retVal = 0; //NOT GOOD
80008698:	30 08       	mov	r8,0
8000869a:	ef 68 ff d7 	st.b	r7[-41],r8
	

	unsigned long tmpHours, uHours, tmpMinutes, uMinutes;
	
	switch (sel)
8000869e:	ef 38 fc 50 	ld.ub	r8,r7[-944]
800086a2:	58 18       	cp.w	r8,1
800086a4:	e0 80 00 86 	breq	800087b0 <eval_region+0x128>
800086a8:	e0 89 00 06 	brgt	800086b4 <eval_region+0x2c>
800086ac:	58 08       	cp.w	r8,0
800086ae:	c0 b0       	breq	800086c4 <eval_region+0x3c>
800086b0:	e0 8f 02 34 	bral	80008b18 <eval_region+0x490>
800086b4:	58 28       	cp.w	r8,2
800086b6:	e0 80 00 f1 	breq	80008898 <eval_region+0x210>
800086ba:	58 38       	cp.w	r8,3
800086bc:	e0 80 01 a3 	breq	80008a02 <eval_region+0x37a>
800086c0:	e0 8f 02 2c 	bral	80008b18 <eval_region+0x490>
	{
		case 0: //san minutes
			
			memset(&tmpSanm, 0x00, sizeof(sanm));
800086c4:	ee c8 00 3c 	sub	r8,r7,60
800086c8:	30 4a       	mov	r10,4
800086ca:	30 0b       	mov	r11,0
800086cc:	10 9c       	mov	r12,r8
800086ce:	f0 1f 01 17 	mcall	80008b28 <eval_region+0x4a0>
		
			for (unsigned int i=0; i<(NUM_SAN_MIN_BUFS_PER_SECTOR * NUM_SAN_MIN_BUFS_SECTORS); i++)
800086d2:	30 08       	mov	r8,0
800086d4:	ef 48 ff e8 	st.w	r7[-24],r8
800086d8:	c5 58       	rjmp	80008782 <eval_region+0xfa>
			{
				if (i<NUM_SAN_MIN_BUFS_PER_SECTOR)
800086da:	ee f8 ff e8 	ld.w	r8,r7[-24]
800086de:	59 c8       	cp.w	r8,28
800086e0:	e0 8b 00 08 	brhi	800086f0 <eval_region+0x68>
				{
					flashOffset =  (i*sizeof(sanm));
800086e4:	ee f8 ff e8 	ld.w	r8,r7[-24]
800086e8:	a3 68       	lsl	r8,0x2
800086ea:	ef 48 ff cc 	st.w	r7[-52],r8
800086ee:	c0 78       	rjmp	800086fc <eval_region+0x74>
				}
				else
				{
					flashOffset = (128 + ((i - NUM_SAN_MIN_BUFS_PER_SECTOR) * sizeof(sanm)));
800086f0:	ee f8 ff e8 	ld.w	r8,r7[-24]
800086f4:	2f d8       	sub	r8,-3
800086f6:	a3 68       	lsl	r8,0x2
800086f8:	ef 48 ff cc 	st.w	r7[-52],r8
				}

				tmpFlashOffset = flashOffset + (unsigned long)sanitationMinutesFlash;
800086fc:	ee f9 ff cc 	ld.w	r9,r7[-52]
80008700:	fe f8 04 2c 	ld.w	r8,pc[1068]
80008704:	f2 08 00 08 	add	r8,r9,r8
80008708:	ef 48 ff d0 	st.w	r7[-48],r8
				memcpy(&sanm, (const void*) tmpFlashOffset, sizeof(sanm));
8000870c:	ee f8 ff d0 	ld.w	r8,r7[-48]
80008710:	30 4a       	mov	r10,4
80008712:	10 9b       	mov	r11,r8
80008714:	fe fc 04 1c 	ld.w	r12,pc[1052]
80008718:	f0 1f 01 07 	mcall	80008b34 <eval_region+0x4ac>
				
				csum = calc_region_checksum(0);
8000871c:	30 0c       	mov	r12,0
8000871e:	f0 1f 01 07 	mcall	80008b38 <eval_region+0x4b0>
80008722:	18 98       	mov	r8,r12
80008724:	ef 68 ff cb 	st.b	r7[-53],r8
				
				if (csum == sanm.csum) //checksum is good
80008728:	fe f8 04 08 	ld.w	r8,pc[1032]
8000872c:	70 08       	ld.w	r8,r8[0x0]
8000872e:	f1 d8 c0 28 	bfextu	r8,r8,0x1,0x8
80008732:	5c 58       	castu.b	r8
80008734:	ef 39 ff cb 	ld.ub	r9,r7[-53]
80008738:	f0 09 18 00 	cp.b	r9,r8
8000873c:	c1 e1       	brne	80008778 <eval_region+0xf0>
				{
					retVal = 1; //we have at least one good copy
8000873e:	30 18       	mov	r8,1
80008740:	ef 68 ff d7 	st.b	r7[-41],r8
					
					if (sanm.mins > tmpSanm.mins)
80008744:	fe f8 03 ec 	ld.w	r8,pc[1004]
80008748:	70 08       	ld.w	r8,r8[0x0]
8000874a:	f1 d8 c1 37 	bfextu	r8,r8,0x9,0x17
8000874e:	10 99       	mov	r9,r8
80008750:	ee f8 ff c4 	ld.w	r8,r7[-60]
80008754:	f1 d8 c1 37 	bfextu	r8,r8,0x9,0x17
80008758:	10 39       	cp.w	r9,r8
8000875a:	e0 8a 00 0f 	brle	80008778 <eval_region+0xf0>
					{
						memcpy(&tmpSanm, &sanm, sizeof(sanm));
8000875e:	ee c8 00 3c 	sub	r8,r7,60
80008762:	30 4a       	mov	r10,4
80008764:	fe fb 03 cc 	ld.w	r11,pc[972]
80008768:	10 9c       	mov	r12,r8
8000876a:	f0 1f 00 f3 	mcall	80008b34 <eval_region+0x4ac>
						sanMinFlashIdx = i; //this is the new best copy	
8000876e:	fe f8 03 ce 	ld.w	r8,pc[974]
80008772:	ee f9 ff e8 	ld.w	r9,r7[-24]
80008776:	91 09       	st.w	r8[0x0],r9
	{
		case 0: //san minutes
			
			memset(&tmpSanm, 0x00, sizeof(sanm));
		
			for (unsigned int i=0; i<(NUM_SAN_MIN_BUFS_PER_SECTOR * NUM_SAN_MIN_BUFS_SECTORS); i++)
80008778:	ee f8 ff e8 	ld.w	r8,r7[-24]
8000877c:	2f f8       	sub	r8,-1
8000877e:	ef 48 ff e8 	st.w	r7[-24],r8
80008782:	ee f8 ff e8 	ld.w	r8,r7[-24]
80008786:	e0 48 00 39 	cp.w	r8,57
8000878a:	fe 98 ff a8 	brls	800086da <eval_region+0x52>
						sanMinFlashIdx = i; //this is the new best copy	
					}
				}
			}
			
			if (retVal == 1)
8000878e:	ef 39 ff d7 	ld.ub	r9,r7[-41]
80008792:	30 18       	mov	r8,1
80008794:	f0 09 18 00 	cp.b	r9,r8
80008798:	e0 81 01 bb 	brne	80008b0e <eval_region+0x486>
			{
				memcpy(&sanm, &tmpSanm, sizeof(sanm));
8000879c:	ee c8 00 3c 	sub	r8,r7,60
800087a0:	30 4a       	mov	r10,4
800087a2:	10 9b       	mov	r11,r8
800087a4:	fe fc 03 8c 	ld.w	r12,pc[908]
800087a8:	f0 1f 00 e3 	mcall	80008b34 <eval_region+0x4ac>
			}
			
			break;
800087ac:	e0 8f 01 b6 	bral	80008b18 <eval_region+0x490>
		case 1: //san cycles

			memset(&tmpSanc, 0x00, sizeof(sanc));
800087b0:	ee c8 00 44 	sub	r8,r7,68
800087b4:	30 8a       	mov	r10,8
800087b6:	30 0b       	mov	r11,0
800087b8:	10 9c       	mov	r12,r8
800087ba:	f0 1f 00 dc 	mcall	80008b28 <eval_region+0x4a0>

			for (unsigned int i=0; i<(NUM_SAN_CYCLE_BUFS_PER_SECTOR * NUM_SAN_CYCLE_BUFS_SECTORS); i++)
800087be:	30 08       	mov	r8,0
800087c0:	ef 48 ff ec 	st.w	r7[-20],r8
800087c4:	c5 58       	rjmp	8000886e <eval_region+0x1e6>
			{
				if (i<NUM_SAN_CYCLE_BUFS_PER_SECTOR)
800087c6:	ee f8 ff ec 	ld.w	r8,r7[-20]
800087ca:	58 18       	cp.w	r8,1
800087cc:	e0 8b 00 08 	brhi	800087dc <eval_region+0x154>
				{
					flashOffset = (i*sizeof(sanc));
800087d0:	ee f8 ff ec 	ld.w	r8,r7[-20]
800087d4:	a3 78       	lsl	r8,0x3
800087d6:	ef 48 ff cc 	st.w	r7[-52],r8
800087da:	c0 78       	rjmp	800087e8 <eval_region+0x160>
				}
				else
				{
					flashOffset = (128 + ((i - NUM_SAN_CYCLE_BUFS_PER_SECTOR) * sizeof(sanc)));
800087dc:	ee f8 ff ec 	ld.w	r8,r7[-20]
800087e0:	2f 28       	sub	r8,-14
800087e2:	a3 78       	lsl	r8,0x3
800087e4:	ef 48 ff cc 	st.w	r7[-52],r8
				}
				
				tmpFlashOffset = flashOffset + (unsigned long) sanitationCyclesFlash;
800087e8:	ee f9 ff cc 	ld.w	r9,r7[-52]
800087ec:	fe f8 03 54 	ld.w	r8,pc[852]
800087f0:	f2 08 00 08 	add	r8,r9,r8
800087f4:	ef 48 ff d0 	st.w	r7[-48],r8
				memcpy(&sanc, (const void*) tmpFlashOffset, sizeof(sanc));
800087f8:	ee f8 ff d0 	ld.w	r8,r7[-48]
800087fc:	30 8a       	mov	r10,8
800087fe:	10 9b       	mov	r11,r8
80008800:	fe fc 03 44 	ld.w	r12,pc[836]
80008804:	f0 1f 00 cc 	mcall	80008b34 <eval_region+0x4ac>
				
				csum = calc_region_checksum(1);
80008808:	30 1c       	mov	r12,1
8000880a:	f0 1f 00 cc 	mcall	80008b38 <eval_region+0x4b0>
8000880e:	18 98       	mov	r8,r12
80008810:	ef 68 ff cb 	st.b	r7[-53],r8
				
				if (csum == sanc.csum) //checksum is good
80008814:	fe f8 03 30 	ld.w	r8,pc[816]
80008818:	70 08       	ld.w	r8,r8[0x0]
8000881a:	f1 d8 c0 a8 	bfextu	r8,r8,0x5,0x8
8000881e:	5c 58       	castu.b	r8
80008820:	ef 39 ff cb 	ld.ub	r9,r7[-53]
80008824:	f0 09 18 00 	cp.b	r9,r8
80008828:	c1 e1       	brne	80008864 <eval_region+0x1dc>
				{
					retVal = 1; //we have at least one good copy
8000882a:	30 18       	mov	r8,1
8000882c:	ef 68 ff d7 	st.b	r7[-41],r8
					
					if (sanc.cycles > tmpSanc.cycles)
80008830:	fe f8 03 14 	ld.w	r8,pc[788]
80008834:	70 08       	ld.w	r8,r8[0x0]
80008836:	f1 d8 c1 b3 	bfextu	r8,r8,0xd,0x13
8000883a:	10 99       	mov	r9,r8
8000883c:	ee f8 ff bc 	ld.w	r8,r7[-68]
80008840:	f1 d8 c1 b3 	bfextu	r8,r8,0xd,0x13
80008844:	10 39       	cp.w	r9,r8
80008846:	e0 8a 00 0f 	brle	80008864 <eval_region+0x1dc>
					{
						memcpy(&tmpSanc, &sanc, sizeof(sanc));
8000884a:	ee c8 00 44 	sub	r8,r7,68
8000884e:	30 8a       	mov	r10,8
80008850:	fe fb 02 f4 	ld.w	r11,pc[756]
80008854:	10 9c       	mov	r12,r8
80008856:	f0 1f 00 b8 	mcall	80008b34 <eval_region+0x4ac>
						sanCycleFlashIdx = i; //this is the new best copy
8000885a:	fe f8 02 ee 	ld.w	r8,pc[750]
8000885e:	ee f9 ff ec 	ld.w	r9,r7[-20]
80008862:	91 09       	st.w	r8[0x0],r9
			break;
		case 1: //san cycles

			memset(&tmpSanc, 0x00, sizeof(sanc));

			for (unsigned int i=0; i<(NUM_SAN_CYCLE_BUFS_PER_SECTOR * NUM_SAN_CYCLE_BUFS_SECTORS); i++)
80008864:	ee f8 ff ec 	ld.w	r8,r7[-20]
80008868:	2f f8       	sub	r8,-1
8000886a:	ef 48 ff ec 	st.w	r7[-20],r8
8000886e:	ee f8 ff ec 	ld.w	r8,r7[-20]
80008872:	58 38       	cp.w	r8,3
80008874:	fe 98 ff a9 	brls	800087c6 <eval_region+0x13e>
						memcpy(&tmpSanc, &sanc, sizeof(sanc));
						sanCycleFlashIdx = i; //this is the new best copy
					}
				}
			}
			if (retVal == 1)
80008878:	ef 39 ff d7 	ld.ub	r9,r7[-41]
8000887c:	30 18       	mov	r8,1
8000887e:	f0 09 18 00 	cp.b	r9,r8
80008882:	e0 81 01 48 	brne	80008b12 <eval_region+0x48a>
			{
				memcpy(&sanc, &tmpSanc, sizeof(sanc));
80008886:	ee c8 00 44 	sub	r8,r7,68
8000888a:	30 8a       	mov	r10,8
8000888c:	10 9b       	mov	r11,r8
8000888e:	fe fc 02 b6 	ld.w	r12,pc[694]
80008892:	f0 1f 00 a9 	mcall	80008b34 <eval_region+0x4ac>
			}
			break;
80008896:	c4 19       	rjmp	80008b18 <eval_region+0x490>
		case 2: //usage hours
			
			memset(&tmpUsh, 0x00, sizeof(ush));
80008898:	ee c8 03 48 	sub	r8,r7,840
8000889c:	e0 6a 03 04 	mov	r10,772
800088a0:	30 0b       	mov	r11,0
800088a2:	10 9c       	mov	r12,r8
800088a4:	f0 1f 00 a1 	mcall	80008b28 <eval_region+0x4a0>

			for (unsigned int i=0; i<(NUM_USAGE_HOURS_BUFS_SECTORS / NUM_USAGE_HOURS_SECTORS_PER_BUF); i++)
800088a8:	30 08       	mov	r8,0
800088aa:	ef 48 ff f0 	st.w	r7[-16],r8
800088ae:	c9 58       	rjmp	800089d8 <eval_region+0x350>
			{
				flashOffset = (i * NUM_USAGE_HOURS_SECTORS_PER_BUF * 128);
800088b0:	ee f9 ff f0 	ld.w	r9,r7[-16]
800088b4:	12 98       	mov	r8,r9
800088b6:	a1 78       	lsl	r8,0x1
800088b8:	12 08       	add	r8,r9
800088ba:	a9 68       	lsl	r8,0x8
800088bc:	ef 48 ff cc 	st.w	r7[-52],r8
				
				tmpFlashOffset = flashOffset + (unsigned long) usageSerialIdAndUsageHoursFlash;
800088c0:	ee f9 ff cc 	ld.w	r9,r7[-52]
800088c4:	fe f8 02 88 	ld.w	r8,pc[648]
800088c8:	f2 08 00 08 	add	r8,r9,r8
800088cc:	ef 48 ff d0 	st.w	r7[-48],r8
				
				memcpy(&ush, (const void*) tmpFlashOffset, sizeof(ush));
800088d0:	ee f8 ff d0 	ld.w	r8,r7[-48]
800088d4:	e0 6a 03 04 	mov	r10,772
800088d8:	10 9b       	mov	r11,r8
800088da:	fe fc 02 76 	ld.w	r12,pc[630]
800088de:	f0 1f 00 96 	mcall	80008b34 <eval_region+0x4ac>
				
				csum = calc_region_checksum(2);
800088e2:	30 2c       	mov	r12,2
800088e4:	f0 1f 00 95 	mcall	80008b38 <eval_region+0x4b0>
800088e8:	18 98       	mov	r8,r12
800088ea:	ef 68 ff cb 	st.b	r7[-53],r8
				
				if (csum == ush.csum) //checksum is good
800088ee:	fe f8 02 62 	ld.w	r8,pc[610]
800088f2:	f1 38 03 00 	ld.ub	r8,r8[768]
800088f6:	ef 39 ff cb 	ld.ub	r9,r7[-53]
800088fa:	f0 09 18 00 	cp.b	r9,r8
800088fe:	c6 81       	brne	800089ce <eval_region+0x346>
				{
					retVal = 1; //we have at least one good copy
80008900:	30 18       	mov	r8,1
80008902:	ef 68 ff d7 	st.b	r7[-41],r8
					
					tmpHours = 0;
80008906:	30 08       	mov	r8,0
80008908:	ef 48 ff d8 	st.w	r7[-40],r8
					uHours = 0;
8000890c:	30 08       	mov	r8,0
8000890e:	ef 48 ff dc 	st.w	r7[-36],r8
					
					for (int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
80008912:	30 08       	mov	r8,0
80008914:	ef 48 ff f4 	st.w	r7[-12],r8
80008918:	c4 28       	rjmp	8000899c <eval_region+0x314>
					{
						if (tmpUsh.u[i].slotFilled)
8000891a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000891e:	a1 78       	lsl	r8,0x1
80008920:	2f f8       	sub	r8,-1
80008922:	a3 68       	lsl	r8,0x2
80008924:	ee 08 00 08 	add	r8,r7,r8
80008928:	f0 f8 fc b8 	ld.w	r8,r8[-840]
8000892c:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80008930:	5c 58       	castu.b	r8
80008932:	c1 40       	breq	8000895a <eval_region+0x2d2>
						{	
							tmpHours += tmpUsh.u[i].hours;
80008934:	ee f8 ff f4 	ld.w	r8,r7[-12]
80008938:	a1 78       	lsl	r8,0x1
8000893a:	2f f8       	sub	r8,-1
8000893c:	a3 68       	lsl	r8,0x2
8000893e:	ee 08 00 08 	add	r8,r7,r8
80008942:	f0 f8 fc b8 	ld.w	r8,r8[-840]
80008946:	f1 d8 c0 ab 	bfextu	r8,r8,0x5,0xb
8000894a:	5c 88       	casts.h	r8
8000894c:	5c 78       	castu.h	r8
8000894e:	ee f9 ff d8 	ld.w	r9,r7[-40]
80008952:	f2 08 00 08 	add	r8,r9,r8
80008956:	ef 48 ff d8 	st.w	r7[-40],r8
						}
						
						if (ush.u[i].slotFilled)
8000895a:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000895e:	4f d8       	lddpc	r8,80008b50 <eval_region+0x4c8>
80008960:	a1 79       	lsl	r9,0x1
80008962:	2f f9       	sub	r9,-1
80008964:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80008968:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
8000896c:	5c 58       	castu.b	r8
8000896e:	c1 20       	breq	80008992 <eval_region+0x30a>
						{
							uHours += ush.u[i].hours;
80008970:	ee f9 ff f4 	ld.w	r9,r7[-12]
80008974:	4f 78       	lddpc	r8,80008b50 <eval_region+0x4c8>
80008976:	a1 79       	lsl	r9,0x1
80008978:	2f f9       	sub	r9,-1
8000897a:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
8000897e:	f1 d8 c0 ab 	bfextu	r8,r8,0x5,0xb
80008982:	5c 88       	casts.h	r8
80008984:	5c 78       	castu.h	r8
80008986:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000898a:	f2 08 00 08 	add	r8,r9,r8
8000898e:	ef 48 ff dc 	st.w	r7[-36],r8
					retVal = 1; //we have at least one good copy
					
					tmpHours = 0;
					uHours = 0;
					
					for (int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
80008992:	ee f8 ff f4 	ld.w	r8,r7[-12]
80008996:	2f f8       	sub	r8,-1
80008998:	ef 48 ff f4 	st.w	r7[-12],r8
8000899c:	ee f8 ff f4 	ld.w	r8,r7[-12]
800089a0:	e0 48 00 5f 	cp.w	r8,95
800089a4:	fe 9a ff bb 	brle	8000891a <eval_region+0x292>
						{
							uHours += ush.u[i].hours;
						}
					}
					
					if (uHours > tmpHours)
800089a8:	ee f9 ff dc 	ld.w	r9,r7[-36]
800089ac:	ee f8 ff d8 	ld.w	r8,r7[-40]
800089b0:	10 39       	cp.w	r9,r8
800089b2:	e0 88 00 0e 	brls	800089ce <eval_region+0x346>
					{
						memcpy(&tmpUsh, &ush, sizeof(ush));
800089b6:	ee c8 03 48 	sub	r8,r7,840
800089ba:	e0 6a 03 04 	mov	r10,772
800089be:	4e 5b       	lddpc	r11,80008b50 <eval_region+0x4c8>
800089c0:	10 9c       	mov	r12,r8
800089c2:	f0 1f 00 5d 	mcall	80008b34 <eval_region+0x4ac>
						ushFlashIdx = i; //this is the new best copy
800089c6:	4e 48       	lddpc	r8,80008b54 <eval_region+0x4cc>
800089c8:	ee f9 ff f0 	ld.w	r9,r7[-16]
800089cc:	91 09       	st.w	r8[0x0],r9
			break;
		case 2: //usage hours
			
			memset(&tmpUsh, 0x00, sizeof(ush));

			for (unsigned int i=0; i<(NUM_USAGE_HOURS_BUFS_SECTORS / NUM_USAGE_HOURS_SECTORS_PER_BUF); i++)
800089ce:	ee f8 ff f0 	ld.w	r8,r7[-16]
800089d2:	2f f8       	sub	r8,-1
800089d4:	ef 48 ff f0 	st.w	r7[-16],r8
800089d8:	ee f8 ff f0 	ld.w	r8,r7[-16]
800089dc:	58 18       	cp.w	r8,1
800089de:	fe 98 ff 69 	brls	800088b0 <eval_region+0x228>
						memcpy(&tmpUsh, &ush, sizeof(ush));
						ushFlashIdx = i; //this is the new best copy
					}
				}
			}
			if (retVal == 1)
800089e2:	ef 39 ff d7 	ld.ub	r9,r7[-41]
800089e6:	30 18       	mov	r8,1
800089e8:	f0 09 18 00 	cp.b	r9,r8
800089ec:	e0 81 00 95 	brne	80008b16 <eval_region+0x48e>
			{
				memcpy(&ush, &tmpUsh, sizeof(ush));
800089f0:	ee c8 03 48 	sub	r8,r7,840
800089f4:	e0 6a 03 04 	mov	r10,772
800089f8:	10 9b       	mov	r11,r8
800089fa:	4d 6c       	lddpc	r12,80008b50 <eval_region+0x4c8>
800089fc:	f0 1f 00 4e 	mcall	80008b34 <eval_region+0x4ac>
			}

			break;
80008a00:	c8 c8       	rjmp	80008b18 <eval_region+0x490>
		case 3: //usage minutes

			memset(&tmpUm, 0x00, sizeof(um));
80008a02:	ee c8 03 a9 	sub	r8,r7,937
80008a06:	36 1a       	mov	r10,97
80008a08:	30 0b       	mov	r11,0
80008a0a:	10 9c       	mov	r12,r8
80008a0c:	f0 1f 00 47 	mcall	80008b28 <eval_region+0x4a0>
			
			for (unsigned int i=0; i<(NUM_USAGE_MINS_BUFS_PER_SECTOR * NUM_USAGE_MINS_BUFS_SECTORS); i++)
80008a10:	30 08       	mov	r8,0
80008a12:	ef 48 ff f8 	st.w	r7[-8],r8
80008a16:	c6 88       	rjmp	80008ae6 <eval_region+0x45e>
			{
				flashOffset = (i * NUM_USAGE_MINS_BUFS_PER_SECTOR * 128);
80008a18:	ee f8 ff f8 	ld.w	r8,r7[-8]
80008a1c:	a7 78       	lsl	r8,0x7
80008a1e:	ef 48 ff cc 	st.w	r7[-52],r8
				
				tmpFlashOffset = flashOffset + (unsigned long) usageMinutesFlash;
80008a22:	ee f9 ff cc 	ld.w	r9,r7[-52]
80008a26:	4c d8       	lddpc	r8,80008b58 <eval_region+0x4d0>
80008a28:	f2 08 00 08 	add	r8,r9,r8
80008a2c:	ef 48 ff d0 	st.w	r7[-48],r8
				
				memcpy(&um, (const void*) tmpFlashOffset, sizeof(um));
80008a30:	ee f8 ff d0 	ld.w	r8,r7[-48]
80008a34:	36 1a       	mov	r10,97
80008a36:	10 9b       	mov	r11,r8
80008a38:	4c 9c       	lddpc	r12,80008b5c <eval_region+0x4d4>
80008a3a:	f0 1f 00 3f 	mcall	80008b34 <eval_region+0x4ac>
				
				csum = calc_region_checksum(3);
80008a3e:	30 3c       	mov	r12,3
80008a40:	f0 1f 00 3e 	mcall	80008b38 <eval_region+0x4b0>
80008a44:	18 98       	mov	r8,r12
80008a46:	ef 68 ff cb 	st.b	r7[-53],r8
				
				if (csum == um.csum) //checksum is good
80008a4a:	4c 58       	lddpc	r8,80008b5c <eval_region+0x4d4>
80008a4c:	f1 38 00 60 	ld.ub	r8,r8[96]
80008a50:	ef 39 ff cb 	ld.ub	r9,r7[-53]
80008a54:	f0 09 18 00 	cp.b	r9,r8
80008a58:	c4 21       	brne	80008adc <eval_region+0x454>
				{
					retVal = 1; //we have at least one good copy
80008a5a:	30 18       	mov	r8,1
80008a5c:	ef 68 ff d7 	st.b	r7[-41],r8
					
					tmpMinutes = 0;
80008a60:	30 08       	mov	r8,0
80008a62:	ef 48 ff e0 	st.w	r7[-32],r8
					uMinutes = 0;
80008a66:	30 08       	mov	r8,0
80008a68:	ef 48 ff e4 	st.w	r7[-28],r8
					
					for (int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
80008a6c:	30 08       	mov	r8,0
80008a6e:	ef 48 ff fc 	st.w	r7[-4],r8
80008a72:	c1 d8       	rjmp	80008aac <eval_region+0x424>
					{
						//TODO: I should be checking the ush struct to see if the slot is filled, but i don't have a good way of syncing ush and um right now. In the meantime, just make sure that um.mins[i] is 0 if not used.
						tmpMinutes += tmpUm.mins[i];
80008a74:	ee f8 ff fc 	ld.w	r8,r7[-4]
80008a78:	ee 08 00 08 	add	r8,r7,r8
80008a7c:	f1 38 fc 57 	ld.ub	r8,r8[-937]
80008a80:	ee f9 ff e0 	ld.w	r9,r7[-32]
80008a84:	f2 08 00 08 	add	r8,r9,r8
80008a88:	ef 48 ff e0 	st.w	r7[-32],r8
						uMinutes += um.mins[i];
80008a8c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80008a90:	4b 39       	lddpc	r9,80008b5c <eval_region+0x4d4>
80008a92:	f2 08 07 08 	ld.ub	r8,r9[r8]
80008a96:	ee f9 ff e4 	ld.w	r9,r7[-28]
80008a9a:	f2 08 00 08 	add	r8,r9,r8
80008a9e:	ef 48 ff e4 	st.w	r7[-28],r8
					retVal = 1; //we have at least one good copy
					
					tmpMinutes = 0;
					uMinutes = 0;
					
					for (int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
80008aa2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80008aa6:	2f f8       	sub	r8,-1
80008aa8:	ef 48 ff fc 	st.w	r7[-4],r8
80008aac:	ee f8 ff fc 	ld.w	r8,r7[-4]
80008ab0:	e0 48 00 5f 	cp.w	r8,95
80008ab4:	fe 9a ff e0 	brle	80008a74 <eval_region+0x3ec>
						//TODO: I should be checking the ush struct to see if the slot is filled, but i don't have a good way of syncing ush and um right now. In the meantime, just make sure that um.mins[i] is 0 if not used.
						tmpMinutes += tmpUm.mins[i];
						uMinutes += um.mins[i];
					}
					
					if (uMinutes > tmpMinutes)
80008ab8:	ee f9 ff e4 	ld.w	r9,r7[-28]
80008abc:	ee f8 ff e0 	ld.w	r8,r7[-32]
80008ac0:	10 39       	cp.w	r9,r8
80008ac2:	e0 88 00 0d 	brls	80008adc <eval_region+0x454>
					{
						memcpy(&tmpUm, &um, sizeof(um));
80008ac6:	ee c8 03 a9 	sub	r8,r7,937
80008aca:	36 1a       	mov	r10,97
80008acc:	4a 4b       	lddpc	r11,80008b5c <eval_region+0x4d4>
80008ace:	10 9c       	mov	r12,r8
80008ad0:	f0 1f 00 19 	mcall	80008b34 <eval_region+0x4ac>
						umFlashIdx = i; //this is the new best copy
80008ad4:	4a 38       	lddpc	r8,80008b60 <eval_region+0x4d8>
80008ad6:	ee f9 ff f8 	ld.w	r9,r7[-8]
80008ada:	91 09       	st.w	r8[0x0],r9
			break;
		case 3: //usage minutes

			memset(&tmpUm, 0x00, sizeof(um));
			
			for (unsigned int i=0; i<(NUM_USAGE_MINS_BUFS_PER_SECTOR * NUM_USAGE_MINS_BUFS_SECTORS); i++)
80008adc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80008ae0:	2f f8       	sub	r8,-1
80008ae2:	ef 48 ff f8 	st.w	r7[-8],r8
80008ae6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80008aea:	e0 48 00 73 	cp.w	r8,115
80008aee:	fe 98 ff 95 	brls	80008a18 <eval_region+0x390>
						memcpy(&tmpUm, &um, sizeof(um));
						umFlashIdx = i; //this is the new best copy
					}
				}
			}
			if (retVal == 1)
80008af2:	ef 39 ff d7 	ld.ub	r9,r7[-41]
80008af6:	30 18       	mov	r8,1
80008af8:	f0 09 18 00 	cp.b	r9,r8
80008afc:	c0 e1       	brne	80008b18 <eval_region+0x490>
			{
				memcpy(&um, &tmpUm, sizeof(um));
80008afe:	ee c8 03 a9 	sub	r8,r7,937
80008b02:	36 1a       	mov	r10,97
80008b04:	10 9b       	mov	r11,r8
80008b06:	49 6c       	lddpc	r12,80008b5c <eval_region+0x4d4>
80008b08:	f0 1f 00 0b 	mcall	80008b34 <eval_region+0x4ac>
80008b0c:	c0 68       	rjmp	80008b18 <eval_region+0x490>
			if (retVal == 1)
			{
				memcpy(&sanm, &tmpSanm, sizeof(sanm));
			}
			
			break;
80008b0e:	d7 03       	nop
80008b10:	c0 48       	rjmp	80008b18 <eval_region+0x490>
			}
			if (retVal == 1)
			{
				memcpy(&sanc, &tmpSanc, sizeof(sanc));
			}
			break;
80008b12:	d7 03       	nop
80008b14:	c0 28       	rjmp	80008b18 <eval_region+0x490>
			if (retVal == 1)
			{
				memcpy(&ush, &tmpUsh, sizeof(ush));
			}

			break;
80008b16:	d7 03       	nop
				memcpy(&um, &tmpUm, sizeof(um));
			}
			break;
	}
	
	return retVal;
80008b18:	ef 38 ff d7 	ld.ub	r8,r7[-41]
}
80008b1c:	10 9c       	mov	r12,r8
80008b1e:	fe 3d fc 50 	sub	sp,-944
80008b22:	e3 cd 80 80 	ldm	sp++,r7,pc
80008b26:	00 00       	add	r0,r0
80008b28:	80 00       	ld.sh	r0,r0[0x0]
80008b2a:	c3 e2       	brcc	80008ba6 <write_region_to_flash+0x42>
80008b2c:	80 07       	ld.sh	r7,r0[0x0]
80008b2e:	ff 00 00 00 	ld.sh	r0,pc[0]
80008b32:	0c 1c       	sub	r12,r6
80008b34:	80 00       	ld.sh	r0,r0[0x0]
80008b36:	c2 9a       	rjmp	80008788 <eval_region+0x100>
80008b38:	80 00       	ld.sh	r0,r0[0x0]
80008b3a:	84 8c       	ld.uh	r12,r2[0x0]
80008b3c:	00 00       	add	r0,r0
80008b3e:	07 bc       	ld.ub	r12,r3[0x3]
80008b40:	80 07       	ld.sh	r7,r0[0x0]
80008b42:	fe 00 00 00 	add	r0,pc,r0
80008b46:	0c 88       	andn	r8,r6
80008b48:	00 00       	add	r0,r0
80008b4a:	07 b8       	ld.ub	r8,r3[0x3]
80008b4c:	80 07       	ld.sh	r7,r0[0x0]
80008b4e:	f8 00 00 00 	add	r0,r12,r0
80008b52:	08 34       	cp.w	r4,r4
80008b54:	00 00       	add	r0,r0
80008b56:	07 c0       	ld.ub	r0,r3[0x4]
80008b58:	80 07       	ld.sh	r7,r0[0x0]
80008b5a:	be 00       	st.h	pc[0x0],r0
80008b5c:	00 00       	add	r0,r0
80008b5e:	0b ac       	ld.ub	r12,r5[0x2]
80008b60:	00 00       	add	r0,r0
80008b62:	07 c4       	ld.ub	r4,r3[0x4]

80008b64 <write_region_to_flash>:

unsigned char write_region_to_flash(unsigned char sel, unsigned char idx, unsigned char csum);
unsigned char write_region_to_flash(unsigned char sel, unsigned char idx, unsigned char csum)
{
80008b64:	eb cd 40 80 	pushm	r7,lr
80008b68:	1a 97       	mov	r7,sp
80008b6a:	20 6d       	sub	sp,24
80008b6c:	16 99       	mov	r9,r11
80008b6e:	14 98       	mov	r8,r10
80008b70:	18 9a       	mov	r10,r12
80008b72:	ef 6a ff f0 	st.b	r7[-16],r10
80008b76:	ef 69 ff ec 	st.b	r7[-20],r9
80008b7a:	ef 68 ff e8 	st.b	r7[-24],r8
	unsigned long tmpFlashOffset, flashOffset;
	bool eraseFlag;
	unsigned char tmpIdx;
	
	if (idx == 0xFF) //use the default system index
80008b7e:	ef 39 ff ec 	ld.ub	r9,r7[-20]
80008b82:	3f f8       	mov	r8,-1
80008b84:	f0 09 18 00 	cp.b	r9,r8
80008b88:	c2 41       	brne	80008bd0 <write_region_to_flash+0x6c>
	{
		switch(sel)
80008b8a:	ef 38 ff f0 	ld.ub	r8,r7[-16]
80008b8e:	58 18       	cp.w	r8,1
80008b90:	c1 00       	breq	80008bb0 <write_region_to_flash+0x4c>
80008b92:	e0 89 00 05 	brgt	80008b9c <write_region_to_flash+0x38>
80008b96:	58 08       	cp.w	r8,0
80008b98:	c0 70       	breq	80008ba6 <write_region_to_flash+0x42>
				break;
			case 2:
				tmpIdx = ushFlashIdx;
				break;
			case 3:
				tmpIdx = umFlashIdx;
80008b9a:	c1 f8       	rjmp	80008bd8 <write_region_to_flash+0x74>
	bool eraseFlag;
	unsigned char tmpIdx;
	
	if (idx == 0xFF) //use the default system index
	{
		switch(sel)
80008b9c:	58 28       	cp.w	r8,2
80008b9e:	c0 e0       	breq	80008bba <write_region_to_flash+0x56>
80008ba0:	58 38       	cp.w	r8,3
80008ba2:	c1 20       	breq	80008bc6 <write_region_to_flash+0x62>
				break;
			case 2:
				tmpIdx = ushFlashIdx;
				break;
			case 3:
				tmpIdx = umFlashIdx;
80008ba4:	c1 a8       	rjmp	80008bd8 <write_region_to_flash+0x74>
	if (idx == 0xFF) //use the default system index
	{
		switch(sel)
		{
			case 0:
				tmpIdx = sanMinFlashIdx;
80008ba6:	4f 18       	lddpc	r8,80008d68 <write_region_to_flash+0x204>
80008ba8:	70 08       	ld.w	r8,r8[0x0]
80008baa:	ef 68 ff ff 	st.b	r7[-1],r8
				break;
80008bae:	c1 58       	rjmp	80008bd8 <write_region_to_flash+0x74>
			case 1:
				tmpIdx = sanCycleFlashIdx;
80008bb0:	4e f8       	lddpc	r8,80008d6c <write_region_to_flash+0x208>
80008bb2:	70 08       	ld.w	r8,r8[0x0]
80008bb4:	ef 68 ff ff 	st.b	r7[-1],r8
				break;
80008bb8:	c1 08       	rjmp	80008bd8 <write_region_to_flash+0x74>
			case 2:
				tmpIdx = ushFlashIdx;
80008bba:	4e e8       	lddpc	r8,80008d70 <write_region_to_flash+0x20c>
80008bbc:	70 08       	ld.w	r8,r8[0x0]
80008bbe:	ef 68 ff ff 	st.b	r7[-1],r8
				break;
80008bc2:	d7 03       	nop
80008bc4:	c0 a8       	rjmp	80008bd8 <write_region_to_flash+0x74>
			case 3:
				tmpIdx = umFlashIdx;
80008bc6:	4e c8       	lddpc	r8,80008d74 <write_region_to_flash+0x210>
80008bc8:	70 08       	ld.w	r8,r8[0x0]
80008bca:	ef 68 ff ff 	st.b	r7[-1],r8
80008bce:	c0 58       	rjmp	80008bd8 <write_region_to_flash+0x74>
				break;
		}
	}
	else //use the specific index passed to this function
	{
		tmpIdx = idx;
80008bd0:	ef 38 ff ec 	ld.ub	r8,r7[-20]
80008bd4:	ef 68 ff ff 	st.b	r7[-1],r8
	}
	
	switch (sel)
80008bd8:	ef 38 ff f0 	ld.ub	r8,r7[-16]
80008bdc:	58 18       	cp.w	r8,1
80008bde:	c4 b0       	breq	80008c74 <write_region_to_flash+0x110>
80008be0:	e0 89 00 05 	brgt	80008bea <write_region_to_flash+0x86>
80008be4:	58 08       	cp.w	r8,0
80008be6:	c0 90       	breq	80008bf8 <write_region_to_flash+0x94>
80008be8:	cb b8       	rjmp	80008d5e <write_region_to_flash+0x1fa>
80008bea:	58 28       	cp.w	r8,2
80008bec:	e0 80 00 82 	breq	80008cf0 <write_region_to_flash+0x18c>
80008bf0:	58 38       	cp.w	r8,3
80008bf2:	e0 80 00 9d 	breq	80008d2c <write_region_to_flash+0x1c8>
80008bf6:	cb 48       	rjmp	80008d5e <write_region_to_flash+0x1fa>
	{
		case 0: //san minutes
			//NOTE: this is not as parameterized as it should be, only good for 2 sectors, but good enough for now. 
			
			sanm.csum = csum;
80008bf8:	4e 09       	lddpc	r9,80008d78 <write_region_to_flash+0x214>
80008bfa:	72 08       	ld.w	r8,r9[0x0]
80008bfc:	ef 3a ff e8 	ld.ub	r10,r7[-24]
80008c00:	f1 da d0 28 	bfins	r8,r10,0x1,0x8
80008c04:	93 08       	st.w	r9[0x0],r8
			
			if (tmpIdx < NUM_SAN_MIN_BUFS_PER_SECTOR)
80008c06:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80008c0a:	31 c8       	mov	r8,28
80008c0c:	f0 09 18 00 	cp.b	r9,r8
80008c10:	e0 8b 00 08 	brhi	80008c20 <write_region_to_flash+0xbc>
			{
				flashOffset = tmpIdx * sizeof(sanm);
80008c14:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80008c18:	a3 68       	lsl	r8,0x2
80008c1a:	ef 48 ff f8 	st.w	r7[-8],r8
80008c1e:	c0 78       	rjmp	80008c2c <write_region_to_flash+0xc8>
			}
			else
			{
				flashOffset = 128 + ((tmpIdx - NUM_SAN_MIN_BUFS_PER_SECTOR) * sizeof(sanm));
80008c20:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80008c24:	2f d8       	sub	r8,-3
80008c26:	a3 68       	lsl	r8,0x2
80008c28:	ef 48 ff f8 	st.w	r7[-8],r8
			}
			
			if ((tmpIdx == 0) || (tmpIdx == NUM_SAN_MIN_BUFS_PER_SECTOR))
80008c2c:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80008c30:	30 08       	mov	r8,0
80008c32:	f0 09 18 00 	cp.b	r9,r8
80008c36:	c0 70       	breq	80008c44 <write_region_to_flash+0xe0>
80008c38:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80008c3c:	31 d8       	mov	r8,29
80008c3e:	f0 09 18 00 	cp.b	r9,r8
80008c42:	c0 51       	brne	80008c4c <write_region_to_flash+0xe8>
			{
				eraseFlag = true;
80008c44:	30 18       	mov	r8,1
80008c46:	ef 68 ff fe 	st.b	r7[-2],r8
			else
			{
				flashOffset = 128 + ((tmpIdx - NUM_SAN_MIN_BUFS_PER_SECTOR) * sizeof(sanm));
			}
			
			if ((tmpIdx == 0) || (tmpIdx == NUM_SAN_MIN_BUFS_PER_SECTOR))
80008c4a:	c0 48       	rjmp	80008c52 <write_region_to_flash+0xee>
			{
				eraseFlag = true;
			}
			else
			{
				eraseFlag = false; //only erase the sector when we are writing the first entry in the sector
80008c4c:	30 08       	mov	r8,0
80008c4e:	ef 68 ff fe 	st.b	r7[-2],r8
			}
			
			tmpFlashOffset = flashOffset + (unsigned long) sanitationMinutesFlash;
80008c52:	4c b8       	lddpc	r8,80008d7c <write_region_to_flash+0x218>
80008c54:	ee f9 ff f8 	ld.w	r9,r7[-8]
80008c58:	f2 08 00 08 	add	r8,r9,r8
80008c5c:	ef 48 ff f4 	st.w	r7[-12],r8
			
			flashc_memcpy((volatile void*)tmpFlashOffset, &sanm, sizeof(sanm), eraseFlag);
80008c60:	ef 39 ff fe 	ld.ub	r9,r7[-2]
80008c64:	ee f8 ff f4 	ld.w	r8,r7[-12]
80008c68:	30 4a       	mov	r10,4
80008c6a:	4c 4b       	lddpc	r11,80008d78 <write_region_to_flash+0x214>
80008c6c:	10 9c       	mov	r12,r8
80008c6e:	f0 1f 00 45 	mcall	80008d80 <write_region_to_flash+0x21c>
			
			break;
80008c72:	c7 68       	rjmp	80008d5e <write_region_to_flash+0x1fa>

		case 1: //san cycles
			//NOTE: this is not as parameterized as it should be, only good for 2 sectors, but good enough for now.
			
			sanc.csum = csum;
80008c74:	4c 49       	lddpc	r9,80008d84 <write_region_to_flash+0x220>
80008c76:	72 08       	ld.w	r8,r9[0x0]
80008c78:	ef 3a ff e8 	ld.ub	r10,r7[-24]
80008c7c:	f1 da d0 a8 	bfins	r8,r10,0x5,0x8
80008c80:	93 08       	st.w	r9[0x0],r8
			
			if (tmpIdx < NUM_SAN_CYCLE_BUFS_PER_SECTOR)
80008c82:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80008c86:	30 18       	mov	r8,1
80008c88:	f0 09 18 00 	cp.b	r9,r8
80008c8c:	e0 8b 00 08 	brhi	80008c9c <write_region_to_flash+0x138>
			{
				flashOffset = tmpIdx * sizeof(sanc);
80008c90:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80008c94:	a3 78       	lsl	r8,0x3
80008c96:	ef 48 ff f8 	st.w	r7[-8],r8
80008c9a:	c0 78       	rjmp	80008ca8 <write_region_to_flash+0x144>
			}
			else
			{
				flashOffset = 128 + ((tmpIdx - NUM_SAN_CYCLE_BUFS_PER_SECTOR) * sizeof(sanc));
80008c9c:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80008ca0:	2f 28       	sub	r8,-14
80008ca2:	a3 78       	lsl	r8,0x3
80008ca4:	ef 48 ff f8 	st.w	r7[-8],r8
			}
			
			if ((tmpIdx == 0) || (tmpIdx == NUM_SAN_CYCLE_BUFS_PER_SECTOR))
80008ca8:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80008cac:	30 08       	mov	r8,0
80008cae:	f0 09 18 00 	cp.b	r9,r8
80008cb2:	c0 70       	breq	80008cc0 <write_region_to_flash+0x15c>
80008cb4:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80008cb8:	30 28       	mov	r8,2
80008cba:	f0 09 18 00 	cp.b	r9,r8
80008cbe:	c0 51       	brne	80008cc8 <write_region_to_flash+0x164>
			{
				eraseFlag = true;
80008cc0:	30 18       	mov	r8,1
80008cc2:	ef 68 ff fe 	st.b	r7[-2],r8
			else
			{
				flashOffset = 128 + ((tmpIdx - NUM_SAN_CYCLE_BUFS_PER_SECTOR) * sizeof(sanc));
			}
			
			if ((tmpIdx == 0) || (tmpIdx == NUM_SAN_CYCLE_BUFS_PER_SECTOR))
80008cc6:	c0 48       	rjmp	80008cce <write_region_to_flash+0x16a>
			{
				eraseFlag = true;
			}
			else
			{
				eraseFlag = false; //only erase the sector when we are writing the first entry in the sector
80008cc8:	30 08       	mov	r8,0
80008cca:	ef 68 ff fe 	st.b	r7[-2],r8
			}
			
			tmpFlashOffset = flashOffset + (unsigned long) sanitationCyclesFlash;
80008cce:	4a f8       	lddpc	r8,80008d88 <write_region_to_flash+0x224>
80008cd0:	ee f9 ff f8 	ld.w	r9,r7[-8]
80008cd4:	f2 08 00 08 	add	r8,r9,r8
80008cd8:	ef 48 ff f4 	st.w	r7[-12],r8
			
			flashc_memcpy((volatile void*)tmpFlashOffset, &sanc, sizeof(sanc), eraseFlag);
80008cdc:	ef 39 ff fe 	ld.ub	r9,r7[-2]
80008ce0:	ee f8 ff f4 	ld.w	r8,r7[-12]
80008ce4:	30 8a       	mov	r10,8
80008ce6:	4a 8b       	lddpc	r11,80008d84 <write_region_to_flash+0x220>
80008ce8:	10 9c       	mov	r12,r8
80008cea:	f0 1f 00 26 	mcall	80008d80 <write_region_to_flash+0x21c>
			
			break;
80008cee:	c3 88       	rjmp	80008d5e <write_region_to_flash+0x1fa>

		case 2: //usage hours
			ush.csum = csum;
80008cf0:	4a 79       	lddpc	r9,80008d8c <write_region_to_flash+0x228>
80008cf2:	ef 38 ff e8 	ld.ub	r8,r7[-24]
80008cf6:	f3 68 03 00 	st.b	r9[768],r8

			flashOffset = tmpIdx * NUM_USAGE_HOURS_SECTORS_PER_BUF * 128;
80008cfa:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80008cfe:	12 98       	mov	r8,r9
80008d00:	a1 78       	lsl	r8,0x1
80008d02:	12 08       	add	r8,r9
80008d04:	a9 68       	lsl	r8,0x8
80008d06:	ef 48 ff f8 	st.w	r7[-8],r8
			
			tmpFlashOffset = flashOffset + (unsigned long) usageSerialIdAndUsageHoursFlash;
80008d0a:	4a 28       	lddpc	r8,80008d90 <write_region_to_flash+0x22c>
80008d0c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80008d10:	f2 08 00 08 	add	r8,r9,r8
80008d14:	ef 48 ff f4 	st.w	r7[-12],r8
						
			flashc_memcpy((volatile void*)tmpFlashOffset, &ush, sizeof(ush), true); //we erase every time because this structure takes up multiple sectors
80008d18:	ee f8 ff f4 	ld.w	r8,r7[-12]
80008d1c:	30 19       	mov	r9,1
80008d1e:	e0 6a 03 04 	mov	r10,772
80008d22:	49 bb       	lddpc	r11,80008d8c <write_region_to_flash+0x228>
80008d24:	10 9c       	mov	r12,r8
80008d26:	f0 1f 00 17 	mcall	80008d80 <write_region_to_flash+0x21c>
			break;
80008d2a:	c1 a8       	rjmp	80008d5e <write_region_to_flash+0x1fa>
		case 3: //usage minutes
			//NOTE: this is not as parameterized as it should be, but good enough for now.
			um.csum = csum;
80008d2c:	49 a9       	lddpc	r9,80008d94 <write_region_to_flash+0x230>
80008d2e:	ef 38 ff e8 	ld.ub	r8,r7[-24]
80008d32:	f3 68 00 60 	st.b	r9[96],r8
			
			flashOffset = tmpIdx * 128;
80008d36:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80008d3a:	a7 78       	lsl	r8,0x7
80008d3c:	ef 48 ff f8 	st.w	r7[-8],r8
			
			tmpFlashOffset = flashOffset + (unsigned long) usageMinutesFlash;
80008d40:	49 68       	lddpc	r8,80008d98 <write_region_to_flash+0x234>
80008d42:	ee f9 ff f8 	ld.w	r9,r7[-8]
80008d46:	f2 08 00 08 	add	r8,r9,r8
80008d4a:	ef 48 ff f4 	st.w	r7[-12],r8

			flashc_memcpy((volatile void*)tmpFlashOffset, &um, sizeof(um), true); //we erase every time because this structure takes up one whole sector
80008d4e:	ee f8 ff f4 	ld.w	r8,r7[-12]
80008d52:	30 19       	mov	r9,1
80008d54:	36 1a       	mov	r10,97
80008d56:	49 0b       	lddpc	r11,80008d94 <write_region_to_flash+0x230>
80008d58:	10 9c       	mov	r12,r8
80008d5a:	f0 1f 00 0a 	mcall	80008d80 <write_region_to_flash+0x21c>
			break;
	}
	
	return SUCCESS;	
80008d5e:	30 08       	mov	r8,0
}
80008d60:	10 9c       	mov	r12,r8
80008d62:	2f ad       	sub	sp,-24
80008d64:	e3 cd 80 80 	ldm	sp++,r7,pc
80008d68:	00 00       	add	r0,r0
80008d6a:	07 bc       	ld.ub	r12,r3[0x3]
80008d6c:	00 00       	add	r0,r0
80008d6e:	07 b8       	ld.ub	r8,r3[0x3]
80008d70:	00 00       	add	r0,r0
80008d72:	07 c0       	ld.ub	r0,r3[0x4]
80008d74:	00 00       	add	r0,r0
80008d76:	07 c4       	ld.ub	r4,r3[0x4]
80008d78:	00 00       	add	r0,r0
80008d7a:	0c 1c       	sub	r12,r6
80008d7c:	80 07       	ld.sh	r7,r0[0x0]
80008d7e:	ff 00 80 00 	ld.sh	r0,pc[-32768]
80008d82:	43 84       	lddsp	r4,sp[0xe0]
80008d84:	00 00       	add	r0,r0
80008d86:	0c 88       	andn	r8,r6
80008d88:	80 07       	ld.sh	r7,r0[0x0]
80008d8a:	fe 00 00 00 	add	r0,pc,r0
80008d8e:	08 34       	cp.w	r4,r4
80008d90:	80 07       	ld.sh	r7,r0[0x0]
80008d92:	f8 00 00 00 	add	r0,r12,r0
80008d96:	0b ac       	ld.ub	r12,r5[0x2]
80008d98:	80 07       	ld.sh	r7,r0[0x0]
80008d9a:	be 00       	st.h	pc[0x0],r0

80008d9c <copy_region_to_another_sector>:

void copy_region_to_another_sector(unsigned char sel);
void copy_region_to_another_sector(unsigned char sel)
{
80008d9c:	eb cd 40 80 	pushm	r7,lr
80008da0:	1a 97       	mov	r7,sp
80008da2:	20 2d       	sub	sp,8
80008da4:	18 98       	mov	r8,r12
80008da6:	ef 68 ff f8 	st.b	r7[-8],r8
	unsigned char tmpIdx, csum;
	
	switch (sel)
80008daa:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80008dae:	58 18       	cp.w	r8,1
80008db0:	c2 d0       	breq	80008e0a <copy_region_to_another_sector+0x6e>
80008db2:	e0 89 00 05 	brgt	80008dbc <copy_region_to_another_sector+0x20>
80008db6:	58 08       	cp.w	r8,0
80008db8:	c0 70       	breq	80008dc6 <copy_region_to_another_sector+0x2a>
80008dba:	c8 48       	rjmp	80008ec2 <copy_region_to_another_sector+0x126>
80008dbc:	58 28       	cp.w	r8,2
80008dbe:	c4 80       	breq	80008e4e <copy_region_to_another_sector+0xb2>
80008dc0:	58 38       	cp.w	r8,3
80008dc2:	c5 f0       	breq	80008e80 <copy_region_to_another_sector+0xe4>
80008dc4:	c7 f8       	rjmp	80008ec2 <copy_region_to_another_sector+0x126>
	{
		case 0: //san minutes
			if (sanMinFlashIdx < NUM_SAN_MIN_BUFS_PER_SECTOR)
80008dc6:	4c 18       	lddpc	r8,80008ec8 <copy_region_to_another_sector+0x12c>
80008dc8:	70 08       	ld.w	r8,r8[0x0]
80008dca:	59 c8       	cp.w	r8,28
80008dcc:	e0 8b 00 09 	brhi	80008dde <copy_region_to_another_sector+0x42>
			{
				tmpIdx = sanMinFlashIdx + NUM_SAN_MIN_BUFS_PER_SECTOR;
80008dd0:	4b e8       	lddpc	r8,80008ec8 <copy_region_to_another_sector+0x12c>
80008dd2:	70 08       	ld.w	r8,r8[0x0]
80008dd4:	5c 58       	castu.b	r8
80008dd6:	2e 38       	sub	r8,-29
80008dd8:	ef 68 ff fe 	st.b	r7[-2],r8
80008ddc:	c0 78       	rjmp	80008dea <copy_region_to_another_sector+0x4e>
			}
			else
			{
				tmpIdx = sanMinFlashIdx - NUM_SAN_MIN_BUFS_PER_SECTOR;
80008dde:	4b b8       	lddpc	r8,80008ec8 <copy_region_to_another_sector+0x12c>
80008de0:	70 08       	ld.w	r8,r8[0x0]
80008de2:	5c 58       	castu.b	r8
80008de4:	21 d8       	sub	r8,29
80008de6:	ef 68 ff fe 	st.b	r7[-2],r8
			}
			
			csum = calc_region_checksum(0);
80008dea:	30 0c       	mov	r12,0
80008dec:	f0 1f 00 38 	mcall	80008ecc <copy_region_to_another_sector+0x130>
80008df0:	18 98       	mov	r8,r12
80008df2:	ef 68 ff ff 	st.b	r7[-1],r8
			write_region_to_flash(0, tmpIdx, csum);
80008df6:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80008dfa:	ef 38 ff fe 	ld.ub	r8,r7[-2]
80008dfe:	12 9a       	mov	r10,r9
80008e00:	10 9b       	mov	r11,r8
80008e02:	30 0c       	mov	r12,0
80008e04:	f0 1f 00 33 	mcall	80008ed0 <copy_region_to_another_sector+0x134>
			break;
80008e08:	c5 d8       	rjmp	80008ec2 <copy_region_to_another_sector+0x126>
		case 1: //san cycles
			if (sanCycleFlashIdx < NUM_SAN_CYCLE_BUFS_PER_SECTOR)
80008e0a:	4b 38       	lddpc	r8,80008ed4 <copy_region_to_another_sector+0x138>
80008e0c:	70 08       	ld.w	r8,r8[0x0]
80008e0e:	58 18       	cp.w	r8,1
80008e10:	e0 8b 00 09 	brhi	80008e22 <copy_region_to_another_sector+0x86>
			{
				tmpIdx = sanCycleFlashIdx + NUM_SAN_CYCLE_BUFS_PER_SECTOR;
80008e14:	4b 08       	lddpc	r8,80008ed4 <copy_region_to_another_sector+0x138>
80008e16:	70 08       	ld.w	r8,r8[0x0]
80008e18:	5c 58       	castu.b	r8
80008e1a:	2f e8       	sub	r8,-2
80008e1c:	ef 68 ff fe 	st.b	r7[-2],r8
80008e20:	c0 78       	rjmp	80008e2e <copy_region_to_another_sector+0x92>
			}
			else
			{
				tmpIdx = sanCycleFlashIdx - NUM_SAN_CYCLE_BUFS_PER_SECTOR;
80008e22:	4a d8       	lddpc	r8,80008ed4 <copy_region_to_another_sector+0x138>
80008e24:	70 08       	ld.w	r8,r8[0x0]
80008e26:	5c 58       	castu.b	r8
80008e28:	20 28       	sub	r8,2
80008e2a:	ef 68 ff fe 	st.b	r7[-2],r8
			}
			csum = calc_region_checksum(1);
80008e2e:	30 1c       	mov	r12,1
80008e30:	f0 1f 00 27 	mcall	80008ecc <copy_region_to_another_sector+0x130>
80008e34:	18 98       	mov	r8,r12
80008e36:	ef 68 ff ff 	st.b	r7[-1],r8
			write_region_to_flash(1, tmpIdx, csum);
80008e3a:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80008e3e:	ef 38 ff fe 	ld.ub	r8,r7[-2]
80008e42:	12 9a       	mov	r10,r9
80008e44:	10 9b       	mov	r11,r8
80008e46:	30 1c       	mov	r12,1
80008e48:	f0 1f 00 22 	mcall	80008ed0 <copy_region_to_another_sector+0x134>
			break;
80008e4c:	c3 b8       	rjmp	80008ec2 <copy_region_to_another_sector+0x126>
		case 2: //usage hours
			tmpIdx = ((ushFlashIdx + 1) & 1);
80008e4e:	4a 38       	lddpc	r8,80008ed8 <copy_region_to_another_sector+0x13c>
80008e50:	70 08       	ld.w	r8,r8[0x0]
80008e52:	5c 58       	castu.b	r8
80008e54:	2f f8       	sub	r8,-1
80008e56:	5c 58       	castu.b	r8
80008e58:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008e5c:	ef 68 ff fe 	st.b	r7[-2],r8
			csum = calc_region_checksum(2);
80008e60:	30 2c       	mov	r12,2
80008e62:	f0 1f 00 1b 	mcall	80008ecc <copy_region_to_another_sector+0x130>
80008e66:	18 98       	mov	r8,r12
80008e68:	ef 68 ff ff 	st.b	r7[-1],r8
			write_region_to_flash(2, tmpIdx, csum);
80008e6c:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80008e70:	ef 38 ff fe 	ld.ub	r8,r7[-2]
80008e74:	12 9a       	mov	r10,r9
80008e76:	10 9b       	mov	r11,r8
80008e78:	30 2c       	mov	r12,2
80008e7a:	f0 1f 00 16 	mcall	80008ed0 <copy_region_to_another_sector+0x134>
			break;
80008e7e:	c2 28       	rjmp	80008ec2 <copy_region_to_another_sector+0x126>
		case 3: //usage minutes
			tmpIdx = umFlashIdx + (NUM_USAGE_MINS_BUFS_SECTORS/2);
80008e80:	49 78       	lddpc	r8,80008edc <copy_region_to_another_sector+0x140>
80008e82:	70 08       	ld.w	r8,r8[0x0]
80008e84:	5c 58       	castu.b	r8
80008e86:	2c 68       	sub	r8,-58
80008e88:	ef 68 ff fe 	st.b	r7[-2],r8
			if (tmpIdx > NUM_USAGE_MINS_BUFS_SECTORS)
80008e8c:	ef 39 ff fe 	ld.ub	r9,r7[-2]
80008e90:	37 48       	mov	r8,116
80008e92:	f0 09 18 00 	cp.b	r9,r8
80008e96:	e0 88 00 07 	brls	80008ea4 <copy_region_to_another_sector+0x108>
			{
				tmpIdx -= NUM_USAGE_MINS_BUFS_SECTORS; //wrap if necessary
80008e9a:	ef 38 ff fe 	ld.ub	r8,r7[-2]
80008e9e:	27 48       	sub	r8,116
80008ea0:	ef 68 ff fe 	st.b	r7[-2],r8
			}
			csum = calc_region_checksum(3);
80008ea4:	30 3c       	mov	r12,3
80008ea6:	f0 1f 00 0a 	mcall	80008ecc <copy_region_to_another_sector+0x130>
80008eaa:	18 98       	mov	r8,r12
80008eac:	ef 68 ff ff 	st.b	r7[-1],r8
			write_region_to_flash(3, tmpIdx, csum);
80008eb0:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80008eb4:	ef 38 ff fe 	ld.ub	r8,r7[-2]
80008eb8:	12 9a       	mov	r10,r9
80008eba:	10 9b       	mov	r11,r8
80008ebc:	30 3c       	mov	r12,3
80008ebe:	f0 1f 00 05 	mcall	80008ed0 <copy_region_to_another_sector+0x134>
			break;
	}
	
}
80008ec2:	2f ed       	sub	sp,-8
80008ec4:	e3 cd 80 80 	ldm	sp++,r7,pc
80008ec8:	00 00       	add	r0,r0
80008eca:	07 bc       	ld.ub	r12,r3[0x3]
80008ecc:	80 00       	ld.sh	r0,r0[0x0]
80008ece:	84 8c       	ld.uh	r12,r2[0x0]
80008ed0:	80 00       	ld.sh	r0,r0[0x0]
80008ed2:	8b 64       	st.w	r5[0x18],r4
80008ed4:	00 00       	add	r0,r0
80008ed6:	07 b8       	ld.ub	r8,r3[0x3]
80008ed8:	00 00       	add	r0,r0
80008eda:	07 c0       	ld.ub	r0,r3[0x4]
80008edc:	00 00       	add	r0,r0
80008ede:	07 c4       	ld.ub	r4,r3[0x4]

80008ee0 <find_first_open_usage_slot>:
unsigned char find_first_open_usage_slot(unsigned char sel)
#else
unsigned char find_first_open_usage_slot(void);
unsigned char find_first_open_usage_slot(void)
#endif
{
80008ee0:	eb cd 40 80 	pushm	r7,lr
80008ee4:	1a 97       	mov	r7,sp
80008ee6:	20 1d       	sub	sp,4
	for (unsigned int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
80008ee8:	30 08       	mov	r8,0
80008eea:	ef 48 ff fc 	st.w	r7[-4],r8
80008eee:	c1 58       	rjmp	80008f18 <find_first_open_usage_slot+0x38>
	{
		
#ifdef SERIAL_ID_AND_ALL_USAGE_COMBINED		
		if (!usageShdw[sel].u[i].slotFilled)
#else
		if (!ush.u[i].slotFilled)
80008ef0:	ee f9 ff fc 	ld.w	r9,r7[-4]
80008ef4:	49 38       	lddpc	r8,80008f40 <find_first_open_usage_slot+0x60>
80008ef6:	a1 79       	lsl	r9,0x1
80008ef8:	2f f9       	sub	r9,-1
80008efa:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80008efe:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80008f02:	5c 58       	castu.b	r8
80008f04:	c0 51       	brne	80008f0e <find_first_open_usage_slot+0x2e>
#endif //SERIAL_ID_AND_ALL_USAGE_COMBINED
		{
			return i;
80008f06:	ee f8 ff fc 	ld.w	r8,r7[-4]
80008f0a:	5c 58       	castu.b	r8
80008f0c:	c1 58       	rjmp	80008f36 <find_first_open_usage_slot+0x56>
#else
unsigned char find_first_open_usage_slot(void);
unsigned char find_first_open_usage_slot(void)
#endif
{
	for (unsigned int i=0; i<(NUM_SETS_LED_BOARD_SIDES * NUM_LED_BOARD_SIDES); i++)
80008f0e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80008f12:	2f f8       	sub	r8,-1
80008f14:	ef 48 ff fc 	st.w	r7[-4],r8
80008f18:	ee f8 ff fc 	ld.w	r8,r7[-4]
80008f1c:	e0 48 00 5f 	cp.w	r8,95
80008f20:	fe 98 ff e8 	brls	80008ef0 <find_first_open_usage_slot+0x10>
		{
			return i;
		}
	}
	
	print_ecdbg("No more room for LED board info. Cannot track minute usage for additional boards.\r\n");
80008f24:	48 8c       	lddpc	r12,80008f44 <find_first_open_usage_slot+0x64>
80008f26:	f0 1f 00 09 	mcall	80008f48 <find_first_open_usage_slot+0x68>
	
	sysErr.usageStructsFull = FAIL;
80008f2a:	48 99       	lddpc	r9,80008f4c <find_first_open_usage_slot+0x6c>
80008f2c:	30 18       	mov	r8,1
80008f2e:	f3 68 00 0e 	st.b	r9[14],r8
	
	return USAGE_FULL; //Error, no open slots
80008f32:	e0 68 00 ff 	mov	r8,255
}
80008f36:	10 9c       	mov	r12,r8
80008f38:	2f fd       	sub	sp,-4
80008f3a:	e3 cd 80 80 	ldm	sp++,r7,pc
80008f3e:	00 00       	add	r0,r0
80008f40:	00 00       	add	r0,r0
80008f42:	08 34       	cp.w	r4,r4
80008f44:	80 00       	ld.sh	r0,r0[0x0]
80008f46:	66 b8       	ld.w	r8,r3[0x2c]
80008f48:	80 00       	ld.sh	r0,r0[0x0]
80008f4a:	33 38       	mov	r8,51
80008f4c:	00 00       	add	r0,r0
80008f4e:	0c 34       	cp.w	r4,r6

80008f50 <add_new_led_board_sides_to_usage>:
#if 0 //SERIAL_ID_AND_ALL_USAGE_COMBINED
void add_new_led_board_sides_to_usage(unsigned char sel)
#endif
void add_new_led_board_sides_to_usage(void)

{
80008f50:	eb cd 40 80 	pushm	r7,lr
80008f54:	1a 97       	mov	r7,sp
80008f56:	20 2d       	sub	sp,8
			usageShdw[sel].u[slotAssignment].slotFilled = 1;

			usageIdx[sel][i] = slotAssignment++;
#else

	firstOpenSlot = find_first_open_usage_slot();
80008f58:	f0 1f 00 43 	mcall	80009064 <add_new_led_board_sides_to_usage+0x114>
80008f5c:	18 98       	mov	r8,r12
80008f5e:	ef 68 ff fb 	st.b	r7[-5],r8
	
	slotAssignment = firstOpenSlot;
80008f62:	ef 38 ff fb 	ld.ub	r8,r7[-5]
80008f66:	ef 68 ff fc 	st.b	r7[-4],r8
	
	for (unsigned char i=0; i<NUM_LED_BOARD_SIDES; i++)
80008f6a:	30 08       	mov	r8,0
80008f6c:	ef 68 ff ff 	st.b	r7[-1],r8
80008f70:	c7 08       	rjmp	80009050 <add_new_led_board_sides_to_usage+0x100>
	{
		brdIdx = ledBrdSide[i].boardIdx;
80008f72:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80008f76:	4b da       	lddpc	r10,80009068 <add_new_led_board_sides_to_usage+0x118>
80008f78:	12 98       	mov	r8,r9
80008f7a:	a3 68       	lsl	r8,0x2
80008f7c:	12 08       	add	r8,r9
80008f7e:	f4 08 00 08 	add	r8,r10,r8
80008f82:	2f c8       	sub	r8,-4
80008f84:	11 88       	ld.ub	r8,r8[0x0]
80008f86:	ef 68 ff fd 	st.b	r7[-3],r8
		
		top_botn = (i%2) ? TOP : BOTTOM; //odd sides are top, even sides are bottom
80008f8a:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80008f8e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008f92:	ef 68 ff fe 	st.b	r7[-2],r8
		
		if ((ledBrd[brdIdx].present) && (usageIdx[i] == NO_LED_BOARD_PRESENT)) //TODO: do I need the NO_LED_BOARD_PRESENT check? this should always be open at this point
80008f96:	ef 39 ff fd 	ld.ub	r9,r7[-3]
80008f9a:	4b 5a       	lddpc	r10,8000906c <add_new_led_board_sides_to_usage+0x11c>
80008f9c:	12 98       	mov	r8,r9
80008f9e:	a3 78       	lsl	r8,0x3
80008fa0:	12 18       	sub	r8,r9
80008fa2:	a1 78       	lsl	r8,0x1
80008fa4:	f4 08 00 08 	add	r8,r10,r8
80008fa8:	2f 88       	sub	r8,-8
80008faa:	11 88       	ld.ub	r8,r8[0x0]
80008fac:	58 08       	cp.w	r8,0
80008fae:	c4 c0       	breq	80009046 <add_new_led_board_sides_to_usage+0xf6>
80008fb0:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80008fb4:	4a f9       	lddpc	r9,80009070 <add_new_led_board_sides_to_usage+0x120>
80008fb6:	f2 08 07 09 	ld.ub	r9,r9[r8]
80008fba:	3f f8       	mov	r8,-1
80008fbc:	f0 09 18 00 	cp.b	r9,r8
80008fc0:	c4 31       	brne	80009046 <add_new_led_board_sides_to_usage+0xf6>
		{
			strncpy((char*)&ush.u[slotAssignment].id[0], (char*)&ledBrd[brdIdx].id[0],6);
80008fc2:	ef 39 ff fd 	ld.ub	r9,r7[-3]
80008fc6:	12 98       	mov	r8,r9
80008fc8:	a3 78       	lsl	r8,0x3
80008fca:	12 18       	sub	r8,r9
80008fcc:	a1 78       	lsl	r8,0x1
80008fce:	4a 89       	lddpc	r9,8000906c <add_new_led_board_sides_to_usage+0x11c>
80008fd0:	12 08       	add	r8,r9
80008fd2:	f0 c9 ff ff 	sub	r9,r8,-1
80008fd6:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80008fda:	f0 0a 15 03 	lsl	r10,r8,0x3
80008fde:	4a 68       	lddpc	r8,80009074 <add_new_led_board_sides_to_usage+0x124>
80008fe0:	f4 08 00 08 	add	r8,r10,r8
80008fe4:	30 6a       	mov	r10,6
80008fe6:	12 9b       	mov	r11,r9
80008fe8:	10 9c       	mov	r12,r8
80008fea:	f0 1f 00 24 	mcall	80009078 <add_new_led_board_sides_to_usage+0x128>
			
			ush.u[slotAssignment].top_botn = top_botn;
80008fee:	ef 3a ff fc 	ld.ub	r10,r7[-4]
80008ff2:	ef 38 ff fe 	ld.ub	r8,r7[-2]
80008ff6:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008ffa:	f7 d8 c0 08 	bfextu	r11,r8,0x0,0x8
80008ffe:	49 e9       	lddpc	r9,80009074 <add_new_led_board_sides_to_usage+0x124>
80009000:	f4 08 15 01 	lsl	r8,r10,0x1
80009004:	f0 ca ff ff 	sub	r10,r8,-1
80009008:	f2 0a 03 28 	ld.w	r8,r9[r10<<0x2]
8000900c:	f1 db d0 81 	bfins	r8,r11,0x4,0x1
80009010:	f2 0a 09 28 	st.w	r9[r10<<0x2],r8
			
			ush.u[slotAssignment].slotFilled = 1;
80009014:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80009018:	49 79       	lddpc	r9,80009074 <add_new_led_board_sides_to_usage+0x124>
8000901a:	a1 78       	lsl	r8,0x1
8000901c:	f0 ca ff ff 	sub	r10,r8,-1
80009020:	f2 0a 03 28 	ld.w	r8,r9[r10<<0x2]
80009024:	30 1b       	mov	r11,1
80009026:	f1 db d0 41 	bfins	r8,r11,0x2,0x1
8000902a:	f2 0a 09 28 	st.w	r9[r10<<0x2],r8

			usageIdx[i] = slotAssignment++;
8000902e:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80009032:	49 0a       	lddpc	r10,80009070 <add_new_led_board_sides_to_usage+0x120>
80009034:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80009038:	f4 09 0b 08 	st.b	r10[r9],r8
8000903c:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80009040:	2f f8       	sub	r8,-1
80009042:	ef 68 ff fc 	st.b	r7[-4],r8

	firstOpenSlot = find_first_open_usage_slot();
	
	slotAssignment = firstOpenSlot;
	
	for (unsigned char i=0; i<NUM_LED_BOARD_SIDES; i++)
80009046:	ef 38 ff ff 	ld.ub	r8,r7[-1]
8000904a:	2f f8       	sub	r8,-1
8000904c:	ef 68 ff ff 	st.b	r7[-1],r8
80009050:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80009054:	30 78       	mov	r8,7
80009056:	f0 09 18 00 	cp.b	r9,r8
8000905a:	fe 98 ff 8c 	brls	80008f72 <add_new_led_board_sides_to_usage+0x22>
			usageIdx[i] = slotAssignment++;

#endif //SERIAL_ID_AND_ALL_USAGE_COMBINED			
		}
	}
}
8000905e:	2f ed       	sub	sp,-8
80009060:	e3 cd 80 80 	ldm	sp++,r7,pc
80009064:	80 00       	ld.sh	r0,r0[0x0]
80009066:	8e e0       	ld.uh	r0,r7[0xc]
80009068:	00 00       	add	r0,r0
8000906a:	0c 5c       	eor	r12,r6
8000906c:	00 00       	add	r0,r0
8000906e:	0b 46       	ld.w	r6,--r5
80009070:	00 00       	add	r0,r0
80009072:	0c 20       	rsub	r0,r6
80009074:	00 00       	add	r0,r0
80009076:	08 34       	cp.w	r4,r4
80009078:	80 00       	ld.sh	r0,r0[0x0]
8000907a:	c4 48       	rjmp	80009102 <inc_sanCycles+0xa>

8000907c <inc_sanMins>:

#else

void inc_sanMins(void);
void inc_sanMins(void)
{
8000907c:	eb cd 40 80 	pushm	r7,lr
80009080:	1a 97       	mov	r7,sp
	sanm.mins++;
80009082:	49 a8       	lddpc	r8,800090e8 <inc_sanMins+0x6c>
80009084:	70 08       	ld.w	r8,r8[0x0]
80009086:	f1 d8 c1 37 	bfextu	r8,r8,0x9,0x17
8000908a:	f0 c9 ff ff 	sub	r9,r8,-1
8000908e:	f3 d9 c0 17 	bfextu	r9,r9,0x0,0x17
80009092:	49 6a       	lddpc	r10,800090e8 <inc_sanMins+0x6c>
80009094:	74 08       	ld.w	r8,r10[0x0]
80009096:	f1 d9 d1 37 	bfins	r8,r9,0x9,0x17
8000909a:	95 08       	st.w	r10[0x0],r8
	sanMinFlashIdx++;
8000909c:	49 48       	lddpc	r8,800090ec <inc_sanMins+0x70>
8000909e:	70 08       	ld.w	r8,r8[0x0]
800090a0:	f0 c9 ff ff 	sub	r9,r8,-1
800090a4:	49 28       	lddpc	r8,800090ec <inc_sanMins+0x70>
800090a6:	91 09       	st.w	r8[0x0],r9
	sanm.csum = calc_region_checksum(0);
800090a8:	30 0c       	mov	r12,0
800090aa:	f0 1f 00 12 	mcall	800090f0 <inc_sanMins+0x74>
800090ae:	18 98       	mov	r8,r12
800090b0:	10 9a       	mov	r10,r8
800090b2:	48 e9       	lddpc	r9,800090e8 <inc_sanMins+0x6c>
800090b4:	72 08       	ld.w	r8,r9[0x0]
800090b6:	f1 da d0 28 	bfins	r8,r10,0x1,0x8
800090ba:	93 08       	st.w	r9[0x0],r8
	write_region_to_flash(0, 0xFF, sanm.csum);
800090bc:	48 b8       	lddpc	r8,800090e8 <inc_sanMins+0x6c>
800090be:	70 08       	ld.w	r8,r8[0x0]
800090c0:	f1 d8 c0 28 	bfextu	r8,r8,0x1,0x8
800090c4:	5c 58       	castu.b	r8
800090c6:	10 9a       	mov	r10,r8
800090c8:	e0 6b 00 ff 	mov	r11,255
800090cc:	30 0c       	mov	r12,0
800090ce:	f0 1f 00 0a 	mcall	800090f4 <inc_sanMins+0x78>
	if (sanMinFlashIdx > (NUM_SAN_MIN_BUFS_PER_SECTOR * NUM_SAN_MIN_BUFS_SECTORS))
800090d2:	48 78       	lddpc	r8,800090ec <inc_sanMins+0x70>
800090d4:	70 08       	ld.w	r8,r8[0x0]
800090d6:	e0 48 00 3a 	cp.w	r8,58
800090da:	e0 88 00 05 	brls	800090e4 <inc_sanMins+0x68>
	{
		sanMinFlashIdx = 0;
800090de:	48 48       	lddpc	r8,800090ec <inc_sanMins+0x70>
800090e0:	30 09       	mov	r9,0
800090e2:	91 09       	st.w	r8[0x0],r9
	}
}
800090e4:	e3 cd 80 80 	ldm	sp++,r7,pc
800090e8:	00 00       	add	r0,r0
800090ea:	0c 1c       	sub	r12,r6
800090ec:	00 00       	add	r0,r0
800090ee:	07 bc       	ld.ub	r12,r3[0x3]
800090f0:	80 00       	ld.sh	r0,r0[0x0]
800090f2:	84 8c       	ld.uh	r12,r2[0x0]
800090f4:	80 00       	ld.sh	r0,r0[0x0]
800090f6:	8b 64       	st.w	r5[0x18],r4

800090f8 <inc_sanCycles>:

void inc_sanCycles(void);
void inc_sanCycles(void)
{
800090f8:	eb cd 40 80 	pushm	r7,lr
800090fc:	1a 97       	mov	r7,sp
	sanc.cycles++;
800090fe:	49 a8       	lddpc	r8,80009164 <inc_sanCycles+0x6c>
80009100:	70 08       	ld.w	r8,r8[0x0]
80009102:	f1 d8 c1 b3 	bfextu	r8,r8,0xd,0x13
80009106:	f0 c9 ff ff 	sub	r9,r8,-1
8000910a:	f3 d9 c0 13 	bfextu	r9,r9,0x0,0x13
8000910e:	49 6a       	lddpc	r10,80009164 <inc_sanCycles+0x6c>
80009110:	74 08       	ld.w	r8,r10[0x0]
80009112:	f1 d9 d1 b3 	bfins	r8,r9,0xd,0x13
80009116:	95 08       	st.w	r10[0x0],r8
	sanCycleFlashIdx++;
80009118:	49 48       	lddpc	r8,80009168 <inc_sanCycles+0x70>
8000911a:	70 08       	ld.w	r8,r8[0x0]
8000911c:	f0 c9 ff ff 	sub	r9,r8,-1
80009120:	49 28       	lddpc	r8,80009168 <inc_sanCycles+0x70>
80009122:	91 09       	st.w	r8[0x0],r9
	sanc.csum = calc_region_checksum(1);
80009124:	30 1c       	mov	r12,1
80009126:	f0 1f 00 12 	mcall	8000916c <inc_sanCycles+0x74>
8000912a:	18 98       	mov	r8,r12
8000912c:	10 9a       	mov	r10,r8
8000912e:	48 e9       	lddpc	r9,80009164 <inc_sanCycles+0x6c>
80009130:	72 08       	ld.w	r8,r9[0x0]
80009132:	f1 da d0 a8 	bfins	r8,r10,0x5,0x8
80009136:	93 08       	st.w	r9[0x0],r8
	write_region_to_flash(1, 0xFF, sanc.csum);
80009138:	48 b8       	lddpc	r8,80009164 <inc_sanCycles+0x6c>
8000913a:	70 08       	ld.w	r8,r8[0x0]
8000913c:	f1 d8 c0 a8 	bfextu	r8,r8,0x5,0x8
80009140:	5c 58       	castu.b	r8
80009142:	10 9a       	mov	r10,r8
80009144:	e0 6b 00 ff 	mov	r11,255
80009148:	30 1c       	mov	r12,1
8000914a:	f0 1f 00 0a 	mcall	80009170 <inc_sanCycles+0x78>
	if (sanCycleFlashIdx > (NUM_SAN_CYCLE_BUFS_PER_SECTOR * NUM_SAN_CYCLE_BUFS_SECTORS))
8000914e:	48 78       	lddpc	r8,80009168 <inc_sanCycles+0x70>
80009150:	70 08       	ld.w	r8,r8[0x0]
80009152:	58 48       	cp.w	r8,4
80009154:	e0 88 00 05 	brls	8000915e <inc_sanCycles+0x66>
	{
		sanCycleFlashIdx = 0;
80009158:	48 48       	lddpc	r8,80009168 <inc_sanCycles+0x70>
8000915a:	30 09       	mov	r9,0
8000915c:	91 09       	st.w	r8[0x0],r9
	}
}
8000915e:	e3 cd 80 80 	ldm	sp++,r7,pc
80009162:	00 00       	add	r0,r0
80009164:	00 00       	add	r0,r0
80009166:	0c 88       	andn	r8,r6
80009168:	00 00       	add	r0,r0
8000916a:	07 b8       	ld.ub	r8,r3[0x3]
8000916c:	80 00       	ld.sh	r0,r0[0x0]
8000916e:	84 8c       	ld.uh	r12,r2[0x0]
80009170:	80 00       	ld.sh	r0,r0[0x0]
80009172:	8b 64       	st.w	r5[0x18],r4

80009174 <increment_ledBoard_usage_min>:


void increment_ledBoard_usage_min(void)
{
80009174:	eb cd 40 80 	pushm	r7,lr
80009178:	1a 97       	mov	r7,sp
8000917a:	20 2d       	sub	sp,8
	unsigned char idx;
	unsigned char topLEDboardLowerSideIdx;
	unsigned char bottomLEDboardUpperSideIdx;
	unsigned char topUIdx;
	unsigned char bottomUIdx;
	unsigned char hourRollover = 0;
8000917c:	30 08       	mov	r8,0
8000917e:	ef 68 ff fd 	st.b	r7[-3],r8
	
	inc_sanMins();
80009182:	f0 1f 00 97 	mcall	800093dc <increment_ledBoard_usage_min+0x268>

	for (unsigned char i=0; i<NUM_SHELVES; i++) //check every active shelf
80009186:	30 08       	mov	r8,0
80009188:	ef 68 ff fe 	st.b	r7[-2],r8
8000918c:	cd 78       	rjmp	8000933a <increment_ledBoard_usage_min+0x1c6>
	{
		if (shelf[i].active == SHELF_ACTIVE)
8000918e:	ef 39 ff fe 	ld.ub	r9,r7[-2]
80009192:	fe fa 02 4e 	ld.w	r10,pc[590]
80009196:	12 98       	mov	r8,r9
80009198:	a3 68       	lsl	r8,0x2
8000919a:	12 08       	add	r8,r9
8000919c:	f4 08 00 08 	add	r8,r10,r8
800091a0:	11 89       	ld.ub	r9,r8[0x0]
800091a2:	30 18       	mov	r8,1
800091a4:	f0 09 18 00 	cp.b	r9,r8
800091a8:	e0 81 00 c4 	brne	80009330 <increment_ledBoard_usage_min+0x1bc>
		{
			topLEDboardLowerSideIdx = ledBrd[shelf[i].tLedIdx].lSideIdx;
800091ac:	ef 39 ff fe 	ld.ub	r9,r7[-2]
800091b0:	fe fa 02 30 	ld.w	r10,pc[560]
800091b4:	12 98       	mov	r8,r9
800091b6:	a3 68       	lsl	r8,0x2
800091b8:	12 08       	add	r8,r9
800091ba:	f4 08 00 08 	add	r8,r10,r8
800091be:	2f f8       	sub	r8,-1
800091c0:	11 88       	ld.ub	r8,r8[0x0]
800091c2:	10 99       	mov	r9,r8
800091c4:	fe fa 02 20 	ld.w	r10,pc[544]
800091c8:	12 98       	mov	r8,r9
800091ca:	a3 78       	lsl	r8,0x3
800091cc:	12 18       	sub	r8,r9
800091ce:	a1 78       	lsl	r8,0x1
800091d0:	f4 08 00 08 	add	r8,r10,r8
800091d4:	2f 58       	sub	r8,-11
800091d6:	11 88       	ld.ub	r8,r8[0x0]
800091d8:	ef 68 ff f9 	st.b	r7[-7],r8
			bottomLEDboardUpperSideIdx = ledBrd[shelf[i].bLedIdx].uSideIdx;
800091dc:	ef 39 ff fe 	ld.ub	r9,r7[-2]
800091e0:	fe fa 02 00 	ld.w	r10,pc[512]
800091e4:	12 98       	mov	r8,r9
800091e6:	a3 68       	lsl	r8,0x2
800091e8:	12 08       	add	r8,r9
800091ea:	f4 08 00 08 	add	r8,r10,r8
800091ee:	2f e8       	sub	r8,-2
800091f0:	11 88       	ld.ub	r8,r8[0x0]
800091f2:	10 99       	mov	r9,r8
800091f4:	4f ca       	lddpc	r10,800093e4 <increment_ledBoard_usage_min+0x270>
800091f6:	12 98       	mov	r8,r9
800091f8:	a3 78       	lsl	r8,0x3
800091fa:	12 18       	sub	r8,r9
800091fc:	a1 78       	lsl	r8,0x1
800091fe:	f4 08 00 08 	add	r8,r10,r8
80009202:	2f 68       	sub	r8,-10
80009204:	11 88       	ld.ub	r8,r8[0x0]
80009206:	ef 68 ff fa 	st.b	r7[-6],r8
			
			topUIdx = ledBrdSide[topLEDboardLowerSideIdx].ushdwIdx;
8000920a:	ef 39 ff f9 	ld.ub	r9,r7[-7]
8000920e:	4f 7a       	lddpc	r10,800093e8 <increment_ledBoard_usage_min+0x274>
80009210:	12 98       	mov	r8,r9
80009212:	a3 68       	lsl	r8,0x2
80009214:	12 08       	add	r8,r9
80009216:	f4 08 00 08 	add	r8,r10,r8
8000921a:	2f f8       	sub	r8,-1
8000921c:	11 88       	ld.ub	r8,r8[0x0]
8000921e:	ef 68 ff fb 	st.b	r7[-5],r8
			bottomUIdx = ledBrdSide[bottomLEDboardUpperSideIdx].ushdwIdx;
80009222:	ef 39 ff fa 	ld.ub	r9,r7[-6]
80009226:	4f 1a       	lddpc	r10,800093e8 <increment_ledBoard_usage_min+0x274>
80009228:	12 98       	mov	r8,r9
8000922a:	a3 68       	lsl	r8,0x2
8000922c:	12 08       	add	r8,r9
8000922e:	f4 08 00 08 	add	r8,r10,r8
80009232:	2f f8       	sub	r8,-1
80009234:	11 88       	ld.ub	r8,r8[0x0]
80009236:	ef 68 ff fc 	st.b	r7[-4],r8
			
			for (unsigned char k=0; k<2; k++) //for each board side in the shelf
8000923a:	30 08       	mov	r8,0
8000923c:	ef 68 ff ff 	st.b	r7[-1],r8
80009240:	c7 18       	rjmp	80009322 <increment_ledBoard_usage_min+0x1ae>
			{
				switch (k)
80009242:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80009246:	58 08       	cp.w	r8,0
80009248:	c0 40       	breq	80009250 <increment_ledBoard_usage_min+0xdc>
8000924a:	58 18       	cp.w	r8,1
8000924c:	c0 70       	breq	8000925a <increment_ledBoard_usage_min+0xe6>
8000924e:	c0 a8       	rjmp	80009262 <increment_ledBoard_usage_min+0xee>
				{
					case 0:
						idx = topUIdx;
80009250:	ef 38 ff fb 	ld.ub	r8,r7[-5]
80009254:	ef 68 ff f8 	st.b	r7[-8],r8
						break;
80009258:	c0 58       	rjmp	80009262 <increment_ledBoard_usage_min+0xee>
					case 1:
						idx = bottomUIdx;
8000925a:	ef 38 ff fc 	ld.ub	r8,r7[-4]
8000925e:	ef 68 ff f8 	st.b	r7[-8],r8
						break;

				}

				um.mins[idx] = um.mins[idx] + 1;
80009262:	ef 39 ff f8 	ld.ub	r9,r7[-8]
80009266:	ef 38 ff f8 	ld.ub	r8,r7[-8]
8000926a:	4e 1a       	lddpc	r10,800093ec <increment_ledBoard_usage_min+0x278>
8000926c:	f4 08 07 08 	ld.ub	r8,r10[r8]
80009270:	2f f8       	sub	r8,-1
80009272:	5c 58       	castu.b	r8
80009274:	4d ea       	lddpc	r10,800093ec <increment_ledBoard_usage_min+0x278>
80009276:	f4 09 0b 08 	st.b	r10[r9],r8
				if (um.mins[idx] > 59)
8000927a:	ef 38 ff f8 	ld.ub	r8,r7[-8]
8000927e:	4d c9       	lddpc	r9,800093ec <increment_ledBoard_usage_min+0x278>
80009280:	f2 08 07 09 	ld.ub	r9,r9[r8]
80009284:	33 b8       	mov	r8,59
80009286:	f0 09 18 00 	cp.b	r9,r8
8000928a:	e0 88 00 47 	brls	80009318 <increment_ledBoard_usage_min+0x1a4>
				{
					um.mins[idx] = 0;
8000928e:	ef 39 ff f8 	ld.ub	r9,r7[-8]
80009292:	4d 7a       	lddpc	r10,800093ec <increment_ledBoard_usage_min+0x278>
80009294:	30 08       	mov	r8,0
80009296:	f4 09 0b 08 	st.b	r10[r9],r8
					hourRollover++; //count number of board sides that had hours rollover this pass for the current hourPingPong selection
8000929a:	ef 38 ff fd 	ld.ub	r8,r7[-3]
8000929e:	2f f8       	sub	r8,-1
800092a0:	ef 68 ff fd 	st.b	r7[-3],r8
					ush.u[idx].hours = ush.u[idx].hours + 1;
800092a4:	ef 3a ff f8 	ld.ub	r10,r7[-8]
800092a8:	ef 39 ff f8 	ld.ub	r9,r7[-8]
800092ac:	4d 18       	lddpc	r8,800093f0 <increment_ledBoard_usage_min+0x27c>
800092ae:	a1 79       	lsl	r9,0x1
800092b0:	2f f9       	sub	r9,-1
800092b2:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
800092b6:	f1 d8 c0 ab 	bfextu	r8,r8,0x5,0xb
800092ba:	5c 88       	casts.h	r8
800092bc:	5c 78       	castu.h	r8
800092be:	2f f8       	sub	r8,-1
800092c0:	5c 88       	casts.h	r8
800092c2:	f1 d8 c0 0b 	bfextu	r8,r8,0x0,0xb
800092c6:	f7 d8 b0 10 	bfexts	r11,r8,0x0,0x10
800092ca:	4c a9       	lddpc	r9,800093f0 <increment_ledBoard_usage_min+0x27c>
800092cc:	f4 08 15 01 	lsl	r8,r10,0x1
800092d0:	f0 ca ff ff 	sub	r10,r8,-1
800092d4:	f2 0a 03 28 	ld.w	r8,r9[r10<<0x2]
800092d8:	f1 db d0 ab 	bfins	r8,r11,0x5,0xb
800092dc:	f2 0a 09 28 	st.w	r9[r10<<0x2],r8
						
					if ((ush.u[idx].hours) >= 2000) //2000 hours * 60 minutes per hour
800092e0:	ef 39 ff f8 	ld.ub	r9,r7[-8]
800092e4:	4c 38       	lddpc	r8,800093f0 <increment_ledBoard_usage_min+0x27c>
800092e6:	a1 79       	lsl	r9,0x1
800092e8:	2f f9       	sub	r9,-1
800092ea:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
800092ee:	f1 d8 c0 ab 	bfextu	r8,r8,0x5,0xb
800092f2:	5c 88       	casts.h	r8
800092f4:	5c 78       	castu.h	r8
800092f6:	e0 48 07 cf 	cp.w	r8,1999
800092fa:	e0 8a 00 0f 	brle	80009318 <increment_ledBoard_usage_min+0x1a4>
					{
						ush.u[idx].maxUsageReached = 1; //And...we're done. Reached 2000 hours.
800092fe:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80009302:	4b c9       	lddpc	r9,800093f0 <increment_ledBoard_usage_min+0x27c>
80009304:	a1 78       	lsl	r8,0x1
80009306:	f0 ca ff ff 	sub	r10,r8,-1
8000930a:	f2 0a 03 28 	ld.w	r8,r9[r10<<0x2]
8000930e:	30 1b       	mov	r11,1
80009310:	f1 db d0 61 	bfins	r8,r11,0x3,0x1
80009314:	f2 0a 09 28 	st.w	r9[r10<<0x2],r8
			bottomLEDboardUpperSideIdx = ledBrd[shelf[i].bLedIdx].uSideIdx;
			
			topUIdx = ledBrdSide[topLEDboardLowerSideIdx].ushdwIdx;
			bottomUIdx = ledBrdSide[bottomLEDboardUpperSideIdx].ushdwIdx;
			
			for (unsigned char k=0; k<2; k++) //for each board side in the shelf
80009318:	ef 38 ff ff 	ld.ub	r8,r7[-1]
8000931c:	2f f8       	sub	r8,-1
8000931e:	ef 68 ff ff 	st.b	r7[-1],r8
80009322:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80009326:	30 18       	mov	r8,1
80009328:	f0 09 18 00 	cp.b	r9,r8
8000932c:	fe 98 ff 8b 	brls	80009242 <increment_ledBoard_usage_min+0xce>
	unsigned char bottomUIdx;
	unsigned char hourRollover = 0;
	
	inc_sanMins();

	for (unsigned char i=0; i<NUM_SHELVES; i++) //check every active shelf
80009330:	ef 38 ff fe 	ld.ub	r8,r7[-2]
80009334:	2f f8       	sub	r8,-1
80009336:	ef 68 ff fe 	st.b	r7[-2],r8
8000933a:	ef 39 ff fe 	ld.ub	r9,r7[-2]
8000933e:	30 38       	mov	r8,3
80009340:	f0 09 18 00 	cp.b	r9,r8
80009344:	fe 98 ff 25 	brls	8000918e <increment_ledBoard_usage_min+0x1a>
				}//if ((minutes %60) == 0)
			} //for each board side in the shelf (k)
		} //if (shelf[i].active)
	} //for (i=0; i<NUM_SHELVES; i++)
	
	umFlashIdx++;
80009348:	4a b8       	lddpc	r8,800093f4 <increment_ledBoard_usage_min+0x280>
8000934a:	70 08       	ld.w	r8,r8[0x0]
8000934c:	f0 c9 ff ff 	sub	r9,r8,-1
80009350:	4a 98       	lddpc	r8,800093f4 <increment_ledBoard_usage_min+0x280>
80009352:	91 09       	st.w	r8[0x0],r9
	um.csum = calc_region_checksum(3);
80009354:	30 3c       	mov	r12,3
80009356:	f0 1f 00 29 	mcall	800093f8 <increment_ledBoard_usage_min+0x284>
8000935a:	18 98       	mov	r8,r12
8000935c:	4a 49       	lddpc	r9,800093ec <increment_ledBoard_usage_min+0x278>
8000935e:	f3 68 00 60 	st.b	r9[96],r8
	write_region_to_flash(3, 0xFF, um.csum);
80009362:	4a 38       	lddpc	r8,800093ec <increment_ledBoard_usage_min+0x278>
80009364:	f1 38 00 60 	ld.ub	r8,r8[96]
80009368:	10 9a       	mov	r10,r8
8000936a:	e0 6b 00 ff 	mov	r11,255
8000936e:	30 3c       	mov	r12,3
80009370:	f0 1f 00 23 	mcall	800093fc <increment_ledBoard_usage_min+0x288>
	if (umFlashIdx > NUM_USAGE_MINS_BUFS_SECTORS)
80009374:	4a 08       	lddpc	r8,800093f4 <increment_ledBoard_usage_min+0x280>
80009376:	70 08       	ld.w	r8,r8[0x0]
80009378:	e0 48 00 74 	cp.w	r8,116
8000937c:	e0 88 00 05 	brls	80009386 <increment_ledBoard_usage_min+0x212>
	{
		umFlashIdx = 0;
80009380:	49 d8       	lddpc	r8,800093f4 <increment_ledBoard_usage_min+0x280>
80009382:	30 09       	mov	r9,0
80009384:	91 09       	st.w	r8[0x0],r9
	}

	if (hourRollover)
80009386:	ef 39 ff fd 	ld.ub	r9,r7[-3]
8000938a:	30 08       	mov	r8,0
8000938c:	f0 09 18 00 	cp.b	r9,r8
80009390:	c2 20       	breq	800093d4 <increment_ledBoard_usage_min+0x260>
	{
		ushFlashIdx++;
80009392:	49 c8       	lddpc	r8,80009400 <increment_ledBoard_usage_min+0x28c>
80009394:	70 08       	ld.w	r8,r8[0x0]
80009396:	f0 c9 ff ff 	sub	r9,r8,-1
8000939a:	49 a8       	lddpc	r8,80009400 <increment_ledBoard_usage_min+0x28c>
8000939c:	91 09       	st.w	r8[0x0],r9
		ush.csum = calc_region_checksum(2);
8000939e:	30 2c       	mov	r12,2
800093a0:	f0 1f 00 16 	mcall	800093f8 <increment_ledBoard_usage_min+0x284>
800093a4:	18 98       	mov	r8,r12
800093a6:	49 39       	lddpc	r9,800093f0 <increment_ledBoard_usage_min+0x27c>
800093a8:	f3 68 03 00 	st.b	r9[768],r8
		write_region_to_flash(2, 0xFF, ush.csum);
800093ac:	49 18       	lddpc	r8,800093f0 <increment_ledBoard_usage_min+0x27c>
800093ae:	f1 38 03 00 	ld.ub	r8,r8[768]
800093b2:	10 9a       	mov	r10,r8
800093b4:	e0 6b 00 ff 	mov	r11,255
800093b8:	30 2c       	mov	r12,2
800093ba:	f0 1f 00 11 	mcall	800093fc <increment_ledBoard_usage_min+0x288>
		if (ushFlashIdx > (NUM_USAGE_HOURS_BUFS_SECTORS/NUM_USAGE_HOURS_SECTORS_PER_BUF))
800093be:	49 18       	lddpc	r8,80009400 <increment_ledBoard_usage_min+0x28c>
800093c0:	70 08       	ld.w	r8,r8[0x0]
800093c2:	58 28       	cp.w	r8,2
800093c4:	e0 88 00 05 	brls	800093ce <increment_ledBoard_usage_min+0x25a>
		{
			ushFlashIdx = 0;
800093c8:	48 e8       	lddpc	r8,80009400 <increment_ledBoard_usage_min+0x28c>
800093ca:	30 09       	mov	r9,0
800093cc:	91 09       	st.w	r8[0x0],r9
		}

		hourRollover = 0; //reset for next pass
800093ce:	30 08       	mov	r8,0
800093d0:	ef 68 ff fd 	st.b	r7[-3],r8
	}
}
800093d4:	2f ed       	sub	sp,-8
800093d6:	e3 cd 80 80 	ldm	sp++,r7,pc
800093da:	00 00       	add	r0,r0
800093dc:	80 00       	ld.sh	r0,r0[0x0]
800093de:	90 7c       	ld.sh	r12,r8[0xe]
800093e0:	00 00       	add	r0,r0
800093e2:	0b 8c       	ld.ub	r12,r5[0x0]
800093e4:	00 00       	add	r0,r0
800093e6:	0b 46       	ld.w	r6,--r5
800093e8:	00 00       	add	r0,r0
800093ea:	0c 5c       	eor	r12,r6
800093ec:	00 00       	add	r0,r0
800093ee:	0b ac       	ld.ub	r12,r5[0x2]
800093f0:	00 00       	add	r0,r0
800093f2:	08 34       	cp.w	r4,r4
800093f4:	00 00       	add	r0,r0
800093f6:	07 c4       	ld.ub	r4,r3[0x4]
800093f8:	80 00       	ld.sh	r0,r0[0x0]
800093fa:	84 8c       	ld.uh	r12,r2[0x0]
800093fc:	80 00       	ld.sh	r0,r0[0x0]
800093fe:	8b 64       	st.w	r5[0x18],r4
80009400:	00 00       	add	r0,r0
80009402:	07 c0       	ld.ub	r0,r3[0x4]

80009404 <init_shelf_n_ledBrd_structs>:
#endif //SERIAL_ID_AND_ALL_USAGE_COMBINED


void init_shelf_n_ledBrd_structs(void);
void init_shelf_n_ledBrd_structs(void)
{
80009404:	eb cd 40 80 	pushm	r7,lr
80009408:	1a 97       	mov	r7,sp
8000940a:	20 4d       	sub	sp,16
	
	for (int i=0; i<NUM_SHELVES; i++)
8000940c:	30 08       	mov	r8,0
8000940e:	ef 48 ff f0 	st.w	r7[-16],r8
80009412:	c2 b8       	rjmp	80009468 <init_shelf_n_ledBrd_structs+0x64>
	{
		shelf[i].present = 0;
80009414:	ee f9 ff f0 	ld.w	r9,r7[-16]
80009418:	fe fa 02 7c 	ld.w	r10,pc[636]
8000941c:	12 98       	mov	r8,r9
8000941e:	a3 68       	lsl	r8,0x2
80009420:	12 08       	add	r8,r9
80009422:	f4 08 00 08 	add	r8,r10,r8
80009426:	f0 c9 ff fc 	sub	r9,r8,-4
8000942a:	30 08       	mov	r8,0
8000942c:	b2 88       	st.b	r9[0x0],r8
		shelf[i].devicesPresent = 0;
8000942e:	ee f9 ff f0 	ld.w	r9,r7[-16]
80009432:	fe fa 02 62 	ld.w	r10,pc[610]
80009436:	12 98       	mov	r8,r9
80009438:	a3 68       	lsl	r8,0x2
8000943a:	12 08       	add	r8,r9
8000943c:	f4 08 00 08 	add	r8,r10,r8
80009440:	f0 c9 ff fd 	sub	r9,r8,-3
80009444:	30 08       	mov	r8,0
80009446:	b2 88       	st.b	r9[0x0],r8
		shelf[i].active = 0;
80009448:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000944c:	fe fa 02 48 	ld.w	r10,pc[584]
80009450:	12 98       	mov	r8,r9
80009452:	a3 68       	lsl	r8,0x2
80009454:	12 08       	add	r8,r9
80009456:	f4 08 00 09 	add	r9,r10,r8
8000945a:	30 08       	mov	r8,0
8000945c:	b2 88       	st.b	r9[0x0],r8

void init_shelf_n_ledBrd_structs(void);
void init_shelf_n_ledBrd_structs(void)
{
	
	for (int i=0; i<NUM_SHELVES; i++)
8000945e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80009462:	2f f8       	sub	r8,-1
80009464:	ef 48 ff f0 	st.w	r7[-16],r8
80009468:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000946c:	58 38       	cp.w	r8,3
8000946e:	fe 9a ff d3 	brle	80009414 <init_shelf_n_ledBrd_structs+0x10>
		shelf[i].present = 0;
		shelf[i].devicesPresent = 0;
		shelf[i].active = 0;
	}
	
	shelf[0].tLedIdx = 0;
80009472:	fe f9 02 22 	ld.w	r9,pc[546]
80009476:	30 08       	mov	r8,0
80009478:	b2 98       	st.b	r9[0x1],r8
	shelf[0].bLedIdx = 1;
8000947a:	fe f9 02 1a 	ld.w	r9,pc[538]
8000947e:	30 18       	mov	r8,1
80009480:	b2 a8       	st.b	r9[0x2],r8
	shelf[1].tLedIdx = 1;
80009482:	fe f9 02 12 	ld.w	r9,pc[530]
80009486:	30 18       	mov	r8,1
80009488:	b2 e8       	st.b	r9[0x6],r8
	shelf[1].bLedIdx = 2;
8000948a:	fe f9 02 0a 	ld.w	r9,pc[522]
8000948e:	30 28       	mov	r8,2
80009490:	b2 f8       	st.b	r9[0x7],r8
	shelf[2].tLedIdx = 2;
80009492:	fe f9 02 02 	ld.w	r9,pc[514]
80009496:	30 28       	mov	r8,2
80009498:	f3 68 00 0b 	st.b	r9[11],r8
	shelf[2].bLedIdx = 3;
8000949c:	4f e9       	lddpc	r9,80009694 <init_shelf_n_ledBrd_structs+0x290>
8000949e:	30 38       	mov	r8,3
800094a0:	f3 68 00 0c 	st.b	r9[12],r8
	shelf[3].tLedIdx = 3;
800094a4:	4f c9       	lddpc	r9,80009694 <init_shelf_n_ledBrd_structs+0x290>
800094a6:	30 38       	mov	r8,3
800094a8:	f3 68 00 10 	st.b	r9[16],r8
	shelf[3].bLedIdx = 4;
800094ac:	4f a9       	lddpc	r9,80009694 <init_shelf_n_ledBrd_structs+0x290>
800094ae:	30 48       	mov	r8,4
800094b0:	f3 68 00 11 	st.b	r9[17],r8
	
	for (int i=0; i<NUM_LED_BOARDS; i++)
800094b4:	30 08       	mov	r8,0
800094b6:	ef 48 ff f4 	st.w	r7[-12],r8
800094ba:	c1 38       	rjmp	800094e0 <init_shelf_n_ledBrd_structs+0xdc>
	{
		ledBrd[i].present = 0;
800094bc:	ee f9 ff f4 	ld.w	r9,r7[-12]
800094c0:	4f 6a       	lddpc	r10,80009698 <init_shelf_n_ledBrd_structs+0x294>
800094c2:	12 98       	mov	r8,r9
800094c4:	a3 78       	lsl	r8,0x3
800094c6:	12 18       	sub	r8,r9
800094c8:	a1 78       	lsl	r8,0x1
800094ca:	f4 08 00 08 	add	r8,r10,r8
800094ce:	f0 c9 ff f8 	sub	r9,r8,-8
800094d2:	30 08       	mov	r8,0
800094d4:	b2 88       	st.b	r9[0x0],r8
	shelf[2].tLedIdx = 2;
	shelf[2].bLedIdx = 3;
	shelf[3].tLedIdx = 3;
	shelf[3].bLedIdx = 4;
	
	for (int i=0; i<NUM_LED_BOARDS; i++)
800094d6:	ee f8 ff f4 	ld.w	r8,r7[-12]
800094da:	2f f8       	sub	r8,-1
800094dc:	ef 48 ff f4 	st.w	r7[-12],r8
800094e0:	ee f8 ff f4 	ld.w	r8,r7[-12]
800094e4:	58 48       	cp.w	r8,4
800094e6:	fe 9a ff eb 	brle	800094bc <init_shelf_n_ledBrd_structs+0xb8>
	{
		ledBrd[i].present = 0;
	}
	
	ledBrd[0].uSideIdx = 0xFF;
800094ea:	4e c9       	lddpc	r9,80009698 <init_shelf_n_ledBrd_structs+0x294>
800094ec:	3f f8       	mov	r8,-1
800094ee:	f3 68 00 0a 	st.b	r9[10],r8
	ledBrd[0].lSideIdx = 0;
800094f2:	4e a9       	lddpc	r9,80009698 <init_shelf_n_ledBrd_structs+0x294>
800094f4:	30 08       	mov	r8,0
800094f6:	f3 68 00 0b 	st.b	r9[11],r8
	ledBrd[1].uSideIdx = 1;
800094fa:	4e 89       	lddpc	r9,80009698 <init_shelf_n_ledBrd_structs+0x294>
800094fc:	30 18       	mov	r8,1
800094fe:	f3 68 00 18 	st.b	r9[24],r8
	ledBrd[1].lSideIdx = 2;
80009502:	4e 69       	lddpc	r9,80009698 <init_shelf_n_ledBrd_structs+0x294>
80009504:	30 28       	mov	r8,2
80009506:	f3 68 00 19 	st.b	r9[25],r8
	ledBrd[2].uSideIdx = 3;
8000950a:	4e 49       	lddpc	r9,80009698 <init_shelf_n_ledBrd_structs+0x294>
8000950c:	30 38       	mov	r8,3
8000950e:	f3 68 00 26 	st.b	r9[38],r8
	ledBrd[2].lSideIdx = 4;
80009512:	4e 29       	lddpc	r9,80009698 <init_shelf_n_ledBrd_structs+0x294>
80009514:	30 48       	mov	r8,4
80009516:	f3 68 00 27 	st.b	r9[39],r8
	ledBrd[3].uSideIdx = 5;
8000951a:	4e 09       	lddpc	r9,80009698 <init_shelf_n_ledBrd_structs+0x294>
8000951c:	30 58       	mov	r8,5
8000951e:	f3 68 00 34 	st.b	r9[52],r8
	ledBrd[3].lSideIdx = 6;
80009522:	4d e9       	lddpc	r9,80009698 <init_shelf_n_ledBrd_structs+0x294>
80009524:	30 68       	mov	r8,6
80009526:	f3 68 00 35 	st.b	r9[53],r8
	ledBrd[4].uSideIdx = 7;
8000952a:	4d c9       	lddpc	r9,80009698 <init_shelf_n_ledBrd_structs+0x294>
8000952c:	30 78       	mov	r8,7
8000952e:	f3 68 00 42 	st.b	r9[66],r8
	ledBrd[4].lSideIdx = 0xFF;
80009532:	4d a9       	lddpc	r9,80009698 <init_shelf_n_ledBrd_structs+0x294>
80009534:	3f f8       	mov	r8,-1
80009536:	f3 68 00 43 	st.b	r9[67],r8

	ledBrd[0].uSideShelfIdx = 0xFF;
8000953a:	4d 89       	lddpc	r9,80009698 <init_shelf_n_ledBrd_structs+0x294>
8000953c:	3f f8       	mov	r8,-1
8000953e:	f3 68 00 0c 	st.b	r9[12],r8
	ledBrd[1].uSideShelfIdx = 0;
80009542:	4d 69       	lddpc	r9,80009698 <init_shelf_n_ledBrd_structs+0x294>
80009544:	30 08       	mov	r8,0
80009546:	f3 68 00 1a 	st.b	r9[26],r8
	ledBrd[2].uSideShelfIdx = 1;
8000954a:	4d 49       	lddpc	r9,80009698 <init_shelf_n_ledBrd_structs+0x294>
8000954c:	30 18       	mov	r8,1
8000954e:	f3 68 00 28 	st.b	r9[40],r8
	ledBrd[3].uSideShelfIdx = 2;
80009552:	4d 29       	lddpc	r9,80009698 <init_shelf_n_ledBrd_structs+0x294>
80009554:	30 28       	mov	r8,2
80009556:	f3 68 00 36 	st.b	r9[54],r8
	ledBrd[4].uSideShelfIdx = 3;
8000955a:	4d 09       	lddpc	r9,80009698 <init_shelf_n_ledBrd_structs+0x294>
8000955c:	30 38       	mov	r8,3
8000955e:	f3 68 00 44 	st.b	r9[68],r8
 
	ledBrd[0].lSideShelfIdx = 0;
80009562:	4c e9       	lddpc	r9,80009698 <init_shelf_n_ledBrd_structs+0x294>
80009564:	30 08       	mov	r8,0
80009566:	f3 68 00 0d 	st.b	r9[13],r8
	ledBrd[1].lSideShelfIdx = 1;
8000956a:	4c c9       	lddpc	r9,80009698 <init_shelf_n_ledBrd_structs+0x294>
8000956c:	30 18       	mov	r8,1
8000956e:	f3 68 00 1b 	st.b	r9[27],r8
	ledBrd[2].lSideShelfIdx = 2;
80009572:	4c a9       	lddpc	r9,80009698 <init_shelf_n_ledBrd_structs+0x294>
80009574:	30 28       	mov	r8,2
80009576:	f3 68 00 29 	st.b	r9[41],r8
	ledBrd[3].lSideShelfIdx = 3;
8000957a:	4c 89       	lddpc	r9,80009698 <init_shelf_n_ledBrd_structs+0x294>
8000957c:	30 38       	mov	r8,3
8000957e:	f3 68 00 37 	st.b	r9[55],r8
	ledBrd[4].lSideShelfIdx = 0xFF;
80009582:	4c 69       	lddpc	r9,80009698 <init_shelf_n_ledBrd_structs+0x294>
80009584:	3f f8       	mov	r8,-1
80009586:	f3 68 00 45 	st.b	r9[69],r8
	

	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
8000958a:	30 08       	mov	r8,0
8000958c:	ef 48 ff f8 	st.w	r7[-8],r8
80009590:	c2 88       	rjmp	800095e0 <init_shelf_n_ledBrd_structs+0x1dc>
	{
		ledBrdSide[i].maxUsageReached = 0;
80009592:	ee f9 ff f8 	ld.w	r9,r7[-8]
80009596:	4c 2a       	lddpc	r10,8000969c <init_shelf_n_ledBrd_structs+0x298>
80009598:	12 98       	mov	r8,r9
8000959a:	a3 68       	lsl	r8,0x2
8000959c:	12 08       	add	r8,r9
8000959e:	f4 08 00 08 	add	r8,r10,r8
800095a2:	f0 c9 ff fe 	sub	r9,r8,-2
800095a6:	30 08       	mov	r8,0
800095a8:	b2 88       	st.b	r9[0x0],r8
		ledBrdSide[i].sanitizeMinutes = 0;
800095aa:	ee f9 ff f8 	ld.w	r9,r7[-8]
800095ae:	4b ca       	lddpc	r10,8000969c <init_shelf_n_ledBrd_structs+0x298>
800095b0:	12 98       	mov	r8,r9
800095b2:	a3 68       	lsl	r8,0x2
800095b4:	12 08       	add	r8,r9
800095b6:	f4 08 00 09 	add	r9,r10,r8
800095ba:	30 08       	mov	r8,0
800095bc:	b2 88       	st.b	r9[0x0],r8
		ledBrdSide[i].ushdwIdx = 0xFF;
800095be:	ee f9 ff f8 	ld.w	r9,r7[-8]
800095c2:	4b 7a       	lddpc	r10,8000969c <init_shelf_n_ledBrd_structs+0x298>
800095c4:	12 98       	mov	r8,r9
800095c6:	a3 68       	lsl	r8,0x2
800095c8:	12 08       	add	r8,r9
800095ca:	f4 08 00 08 	add	r8,r10,r8
800095ce:	f0 c9 ff ff 	sub	r9,r8,-1
800095d2:	3f f8       	mov	r8,-1
800095d4:	b2 88       	st.b	r9[0x0],r8
	ledBrd[2].lSideShelfIdx = 2;
	ledBrd[3].lSideShelfIdx = 3;
	ledBrd[4].lSideShelfIdx = 0xFF;
	

	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
800095d6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800095da:	2f f8       	sub	r8,-1
800095dc:	ef 48 ff f8 	st.w	r7[-8],r8
800095e0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800095e4:	58 78       	cp.w	r8,7
800095e6:	fe 9a ff d6 	brle	80009592 <init_shelf_n_ledBrd_structs+0x18e>
		ledBrdSide[i].maxUsageReached = 0;
		ledBrdSide[i].sanitizeMinutes = 0;
		ledBrdSide[i].ushdwIdx = 0xFF;
	}
	
	ledBrdSide[0].boardIdx = 0;
800095ea:	4a d9       	lddpc	r9,8000969c <init_shelf_n_ledBrd_structs+0x298>
800095ec:	30 08       	mov	r8,0
800095ee:	b2 c8       	st.b	r9[0x4],r8
	ledBrdSide[1].boardIdx = 1;
800095f0:	4a b9       	lddpc	r9,8000969c <init_shelf_n_ledBrd_structs+0x298>
800095f2:	30 18       	mov	r8,1
800095f4:	f3 68 00 09 	st.b	r9[9],r8
	ledBrdSide[2].boardIdx = 1;
800095f8:	4a 99       	lddpc	r9,8000969c <init_shelf_n_ledBrd_structs+0x298>
800095fa:	30 18       	mov	r8,1
800095fc:	f3 68 00 0e 	st.b	r9[14],r8
	ledBrdSide[3].boardIdx = 2;
80009600:	4a 79       	lddpc	r9,8000969c <init_shelf_n_ledBrd_structs+0x298>
80009602:	30 28       	mov	r8,2
80009604:	f3 68 00 13 	st.b	r9[19],r8
	ledBrdSide[4].boardIdx = 2;
80009608:	4a 59       	lddpc	r9,8000969c <init_shelf_n_ledBrd_structs+0x298>
8000960a:	30 28       	mov	r8,2
8000960c:	f3 68 00 18 	st.b	r9[24],r8
	ledBrdSide[5].boardIdx = 3;
80009610:	4a 39       	lddpc	r9,8000969c <init_shelf_n_ledBrd_structs+0x298>
80009612:	30 38       	mov	r8,3
80009614:	f3 68 00 1d 	st.b	r9[29],r8
	ledBrdSide[6].boardIdx = 3;
80009618:	4a 19       	lddpc	r9,8000969c <init_shelf_n_ledBrd_structs+0x298>
8000961a:	30 38       	mov	r8,3
8000961c:	f3 68 00 22 	st.b	r9[34],r8
	ledBrdSide[7].boardIdx = 4;
80009620:	49 f9       	lddpc	r9,8000969c <init_shelf_n_ledBrd_structs+0x298>
80009622:	30 48       	mov	r8,4
80009624:	f3 68 00 27 	st.b	r9[39],r8
	

	ledBrdSide[0].shelfIdx = 0;
80009628:	49 d9       	lddpc	r9,8000969c <init_shelf_n_ledBrd_structs+0x298>
8000962a:	30 08       	mov	r8,0
8000962c:	b2 b8       	st.b	r9[0x3],r8
	ledBrdSide[1].shelfIdx = 0;
8000962e:	49 c9       	lddpc	r9,8000969c <init_shelf_n_ledBrd_structs+0x298>
80009630:	30 08       	mov	r8,0
80009632:	f3 68 00 08 	st.b	r9[8],r8
	ledBrdSide[2].shelfIdx = 1;
80009636:	49 a9       	lddpc	r9,8000969c <init_shelf_n_ledBrd_structs+0x298>
80009638:	30 18       	mov	r8,1
8000963a:	f3 68 00 0d 	st.b	r9[13],r8
	ledBrdSide[3].shelfIdx = 1;
8000963e:	49 89       	lddpc	r9,8000969c <init_shelf_n_ledBrd_structs+0x298>
80009640:	30 18       	mov	r8,1
80009642:	f3 68 00 12 	st.b	r9[18],r8
	ledBrdSide[4].shelfIdx = 2;
80009646:	49 69       	lddpc	r9,8000969c <init_shelf_n_ledBrd_structs+0x298>
80009648:	30 28       	mov	r8,2
8000964a:	f3 68 00 17 	st.b	r9[23],r8
	ledBrdSide[5].shelfIdx = 2;
8000964e:	49 49       	lddpc	r9,8000969c <init_shelf_n_ledBrd_structs+0x298>
80009650:	30 28       	mov	r8,2
80009652:	f3 68 00 1c 	st.b	r9[28],r8
	ledBrdSide[6].shelfIdx = 3;
80009656:	49 29       	lddpc	r9,8000969c <init_shelf_n_ledBrd_structs+0x298>
80009658:	30 38       	mov	r8,3
8000965a:	f3 68 00 21 	st.b	r9[33],r8
	ledBrdSide[7].shelfIdx = 3;
8000965e:	49 09       	lddpc	r9,8000969c <init_shelf_n_ledBrd_structs+0x298>
80009660:	30 38       	mov	r8,3
80009662:	f3 68 00 26 	st.b	r9[38],r8
		{
			usageIdx[i][j] = NO_LED_BOARD_PRESENT;
		}
	}
#else
	for (int j=0; j<NUM_LED_BOARD_SIDES; j++)
80009666:	30 08       	mov	r8,0
80009668:	ef 48 ff fc 	st.w	r7[-4],r8
8000966c:	c0 c8       	rjmp	80009684 <init_shelf_n_ledBrd_structs+0x280>
	{
		usageIdx[j] = NO_LED_BOARD_PRESENT;
8000966e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80009672:	48 ca       	lddpc	r10,800096a0 <init_shelf_n_ledBrd_structs+0x29c>
80009674:	3f f8       	mov	r8,-1
80009676:	f4 09 0b 08 	st.b	r10[r9],r8
		{
			usageIdx[i][j] = NO_LED_BOARD_PRESENT;
		}
	}
#else
	for (int j=0; j<NUM_LED_BOARD_SIDES; j++)
8000967a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000967e:	2f f8       	sub	r8,-1
80009680:	ef 48 ff fc 	st.w	r7[-4],r8
80009684:	ee f8 ff fc 	ld.w	r8,r7[-4]
80009688:	58 78       	cp.w	r8,7
8000968a:	fe 9a ff f2 	brle	8000966e <init_shelf_n_ledBrd_structs+0x26a>
	{
		usageIdx[j] = NO_LED_BOARD_PRESENT;
	}
#endif

}
8000968e:	2f cd       	sub	sp,-16
80009690:	e3 cd 80 80 	ldm	sp++,r7,pc
80009694:	00 00       	add	r0,r0
80009696:	0b 8c       	ld.ub	r12,r5[0x0]
80009698:	00 00       	add	r0,r0
8000969a:	0b 46       	ld.w	r6,--r5
8000969c:	00 00       	add	r0,r0
8000969e:	0c 5c       	eor	r12,r6
800096a0:	00 00       	add	r0,r0
800096a2:	0c 20       	rsub	r0,r6

800096a4 <load_usageIdx_to_ledBrdSide>:

#else

void load_usageIdx_to_ledBrdSide(void);
void load_usageIdx_to_ledBrdSide(void)
{
800096a4:	eb cd 40 80 	pushm	r7,lr
800096a8:	1a 97       	mov	r7,sp
800096aa:	20 1d       	sub	sp,4
	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
800096ac:	30 08       	mov	r8,0
800096ae:	ef 48 ff fc 	st.w	r7[-4],r8
800096b2:	c1 78       	rjmp	800096e0 <load_usageIdx_to_ledBrdSide+0x3c>
	{
		ledBrdSide[i].ushdwIdx = usageIdx[i];
800096b4:	ee f9 ff fc 	ld.w	r9,r7[-4]
800096b8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800096bc:	48 da       	lddpc	r10,800096f0 <load_usageIdx_to_ledBrdSide+0x4c>
800096be:	f4 08 07 0a 	ld.ub	r10,r10[r8]
800096c2:	48 db       	lddpc	r11,800096f4 <load_usageIdx_to_ledBrdSide+0x50>
800096c4:	12 98       	mov	r8,r9
800096c6:	a3 68       	lsl	r8,0x2
800096c8:	12 08       	add	r8,r9
800096ca:	f6 08 00 08 	add	r8,r11,r8
800096ce:	f0 c9 ff ff 	sub	r9,r8,-1
800096d2:	14 98       	mov	r8,r10
800096d4:	b2 88       	st.b	r9[0x0],r8
#else

void load_usageIdx_to_ledBrdSide(void);
void load_usageIdx_to_ledBrdSide(void)
{
	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
800096d6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800096da:	2f f8       	sub	r8,-1
800096dc:	ef 48 ff fc 	st.w	r7[-4],r8
800096e0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800096e4:	58 78       	cp.w	r8,7
800096e6:	fe 9a ff e7 	brle	800096b4 <load_usageIdx_to_ledBrdSide+0x10>
	{
		ledBrdSide[i].ushdwIdx = usageIdx[i];
	}
}
800096ea:	2f fd       	sub	sp,-4
800096ec:	e3 cd 80 80 	ldm	sp++,r7,pc
800096f0:	00 00       	add	r0,r0
800096f2:	0c 20       	rsub	r0,r6
800096f4:	00 00       	add	r0,r0
800096f6:	0c 5c       	eor	r12,r6

800096f8 <init_led_board_info>:

#endif //SERIAL_ID_AND_ALL_USAGE_COMBINED

void init_led_board_info(void);
void init_led_board_info(void)
{
800096f8:	eb cd 40 c0 	pushm	r6-r7,lr
800096fc:	1a 97       	mov	r7,sp
800096fe:	20 6d       	sub	sp,24
	unsigned char regionGood[4];
	unsigned char csum;
	
	init_shelf_n_ledBrd_structs();
80009700:	f0 1f 00 77 	mcall	800098dc <init_led_board_info+0x1e4>
	
	read_led_board_serial_ids();
80009704:	f0 1f 00 77 	mcall	800098e0 <init_led_board_info+0x1e8>
	
	for (int i=0; i<4; i++)
80009708:	30 08       	mov	r8,0
8000970a:	ef 48 ff f0 	st.w	r7[-16],r8
8000970e:	c1 38       	rjmp	80009734 <init_led_board_info+0x3c>
	{
		regionGood[i] = eval_region(i);
80009710:	ee f6 ff f0 	ld.w	r6,r7[-16]
80009714:	ee f8 ff f0 	ld.w	r8,r7[-16]
80009718:	5c 58       	castu.b	r8
8000971a:	10 9c       	mov	r12,r8
8000971c:	f0 1f 00 72 	mcall	800098e4 <init_led_board_info+0x1ec>
80009720:	18 98       	mov	r8,r12
80009722:	ee 06 00 09 	add	r9,r7,r6
80009726:	f3 68 ff e8 	st.b	r9[-24],r8
	
	init_shelf_n_ledBrd_structs();
	
	read_led_board_serial_ids();
	
	for (int i=0; i<4; i++)
8000972a:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000972e:	2f f8       	sub	r8,-1
80009730:	ef 48 ff f0 	st.w	r7[-16],r8
80009734:	ee f8 ff f0 	ld.w	r8,r7[-16]
80009738:	58 38       	cp.w	r8,3
8000973a:	fe 9a ff eb 	brle	80009710 <init_led_board_info+0x18>
	{
		regionGood[i] = eval_region(i);
	}
	
	if (regionGood[0] && regionGood[1] && regionGood[2] && regionGood[3])
8000973e:	ef 38 ff e8 	ld.ub	r8,r7[-24]
80009742:	58 08       	cp.w	r8,0
80009744:	c5 b0       	breq	800097fa <init_led_board_info+0x102>
80009746:	ef 38 ff e9 	ld.ub	r8,r7[-23]
8000974a:	58 08       	cp.w	r8,0
8000974c:	c5 70       	breq	800097fa <init_led_board_info+0x102>
8000974e:	ef 38 ff ea 	ld.ub	r8,r7[-22]
80009752:	58 08       	cp.w	r8,0
80009754:	c5 30       	breq	800097fa <init_led_board_info+0x102>
80009756:	ef 38 ff eb 	ld.ub	r8,r7[-21]
8000975a:	58 08       	cp.w	r8,0
8000975c:	c4 f0       	breq	800097fa <init_led_board_info+0x102>
	{
		print_ecdbg("All 4 flash regions have good data sets.\r\n");
8000975e:	4e 3c       	lddpc	r12,800098e8 <init_led_board_info+0x1f0>
80009760:	f0 1f 00 63 	mcall	800098ec <init_led_board_info+0x1f4>

		load_usage_indeces();
80009764:	f0 1f 00 63 	mcall	800098f0 <init_led_board_info+0x1f8>
		
		add_new_led_board_sides_to_usage();
80009768:	f0 1f 00 63 	mcall	800098f4 <init_led_board_info+0x1fc>
		load_usageIdx_to_ledBrdSide();
8000976c:	f0 1f 00 63 	mcall	800098f8 <init_led_board_info+0x200>

		//san minutes
		csum = calc_region_checksum(0);
80009770:	30 0c       	mov	r12,0
80009772:	f0 1f 00 63 	mcall	800098fc <init_led_board_info+0x204>
80009776:	18 98       	mov	r8,r12
80009778:	ef 68 ff ef 	st.b	r7[-17],r8
		write_region_to_flash(0, 0xFF, csum);
8000977c:	ef 38 ff ef 	ld.ub	r8,r7[-17]
80009780:	10 9a       	mov	r10,r8
80009782:	e0 6b 00 ff 	mov	r11,255
80009786:	30 0c       	mov	r12,0
80009788:	f0 1f 00 5e 	mcall	80009900 <init_led_board_info+0x208>
		copy_region_to_another_sector(0);
8000978c:	30 0c       	mov	r12,0
8000978e:	f0 1f 00 5e 	mcall	80009904 <init_led_board_info+0x20c>

		//san cycles
		csum = calc_region_checksum(1);
80009792:	30 1c       	mov	r12,1
80009794:	f0 1f 00 5a 	mcall	800098fc <init_led_board_info+0x204>
80009798:	18 98       	mov	r8,r12
8000979a:	ef 68 ff ef 	st.b	r7[-17],r8
		write_region_to_flash(1,  0xFF, csum);
8000979e:	ef 38 ff ef 	ld.ub	r8,r7[-17]
800097a2:	10 9a       	mov	r10,r8
800097a4:	e0 6b 00 ff 	mov	r11,255
800097a8:	30 1c       	mov	r12,1
800097aa:	f0 1f 00 56 	mcall	80009900 <init_led_board_info+0x208>
		copy_region_to_another_sector(1);
800097ae:	30 1c       	mov	r12,1
800097b0:	f0 1f 00 55 	mcall	80009904 <init_led_board_info+0x20c>

		//usage hours
		csum = calc_region_checksum(2);
800097b4:	30 2c       	mov	r12,2
800097b6:	f0 1f 00 52 	mcall	800098fc <init_led_board_info+0x204>
800097ba:	18 98       	mov	r8,r12
800097bc:	ef 68 ff ef 	st.b	r7[-17],r8
		write_region_to_flash(2,  0xFF, csum);
800097c0:	ef 38 ff ef 	ld.ub	r8,r7[-17]
800097c4:	10 9a       	mov	r10,r8
800097c6:	e0 6b 00 ff 	mov	r11,255
800097ca:	30 2c       	mov	r12,2
800097cc:	f0 1f 00 4d 	mcall	80009900 <init_led_board_info+0x208>
		copy_region_to_another_sector(2);
800097d0:	30 2c       	mov	r12,2
800097d2:	f0 1f 00 4d 	mcall	80009904 <init_led_board_info+0x20c>

		//usage minutes
		csum = calc_region_checksum(3);
800097d6:	30 3c       	mov	r12,3
800097d8:	f0 1f 00 49 	mcall	800098fc <init_led_board_info+0x204>
800097dc:	18 98       	mov	r8,r12
800097de:	ef 68 ff ef 	st.b	r7[-17],r8
		write_region_to_flash(3,  0xFF, csum);
800097e2:	ef 38 ff ef 	ld.ub	r8,r7[-17]
800097e6:	10 9a       	mov	r10,r8
800097e8:	e0 6b 00 ff 	mov	r11,255
800097ec:	30 3c       	mov	r12,3
800097ee:	f0 1f 00 45 	mcall	80009900 <init_led_board_info+0x208>
		copy_region_to_another_sector(3);
800097f2:	30 3c       	mov	r12,3
800097f4:	f0 1f 00 44 	mcall	80009904 <init_led_board_info+0x20c>
	for (int i=0; i<4; i++)
	{
		regionGood[i] = eval_region(i);
	}
	
	if (regionGood[0] && regionGood[1] && regionGood[2] && regionGood[3])
800097f8:	c6 f8       	rjmp	800098d6 <init_led_board_info+0x1de>
		write_region_to_flash(3,  0xFF, csum);
		copy_region_to_another_sector(3);
	}
	else
	{
		memset(&ush, 0x00, sizeof(ush));	//serial id's and usage hours
800097fa:	e0 6a 03 04 	mov	r10,772
800097fe:	30 0b       	mov	r11,0
80009800:	4c 2c       	lddpc	r12,80009908 <init_led_board_info+0x210>
80009802:	f0 1f 00 43 	mcall	8000990c <init_led_board_info+0x214>
		memset(&um, 0x00, sizeof(um));		//usage minutes
80009806:	36 1a       	mov	r10,97
80009808:	30 0b       	mov	r11,0
8000980a:	4c 2c       	lddpc	r12,80009910 <init_led_board_info+0x218>
8000980c:	f0 1f 00 40 	mcall	8000990c <init_led_board_info+0x214>
		memset(&sanm, 0x00, sizeof(sanm));	//total chassis sanitation minutes
80009810:	30 4a       	mov	r10,4
80009812:	30 0b       	mov	r11,0
80009814:	4c 0c       	lddpc	r12,80009914 <init_led_board_info+0x21c>
80009816:	f0 1f 00 3e 	mcall	8000990c <init_led_board_info+0x214>
		memset(&sanc, 0x00, sizeof(sanc));	//total chassis sanitation hours
8000981a:	30 8a       	mov	r10,8
8000981c:	30 0b       	mov	r11,0
8000981e:	4b fc       	lddpc	r12,80009918 <init_led_board_info+0x220>
80009820:	f0 1f 00 3b 	mcall	8000990c <init_led_board_info+0x214>

		for (int i=0; i<4; i++)
80009824:	30 08       	mov	r8,0
80009826:	ef 48 ff f4 	st.w	r7[-12],r8
8000982a:	c2 58       	rjmp	80009874 <init_led_board_info+0x17c>
		{
			if (test_flash(i) == ERROR)
8000982c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80009830:	5c 58       	castu.b	r8
80009832:	10 9c       	mov	r12,r8
80009834:	f0 1f 00 3a 	mcall	8000991c <init_led_board_info+0x224>
80009838:	18 98       	mov	r8,r12
8000983a:	10 99       	mov	r9,r8
8000983c:	30 18       	mov	r8,1
8000983e:	f0 09 18 00 	cp.b	r9,r8
80009842:	c1 41       	brne	8000986a <init_led_board_info+0x172>
			{
				print_ecdbg("Flash area ERROR: region ");
80009844:	4b 7c       	lddpc	r12,80009920 <init_led_board_info+0x228>
80009846:	f0 1f 00 2a 	mcall	800098ec <init_led_board_info+0x1f4>
				print_ecdbg_num(i);
8000984a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000984e:	10 9c       	mov	r12,r8
80009850:	f0 1f 00 35 	mcall	80009924 <init_led_board_info+0x22c>
				print_ecdbg("\r\n");
80009854:	4b 5c       	lddpc	r12,80009928 <init_led_board_info+0x230>
80009856:	f0 1f 00 26 	mcall	800098ec <init_led_board_info+0x1f4>
				sysErr.flashArea |= BIT(0); //SE_FAIL;
8000985a:	4b 58       	lddpc	r8,8000992c <init_led_board_info+0x234>
8000985c:	70 28       	ld.w	r8,r8[0x8]
8000985e:	10 99       	mov	r9,r8
80009860:	a1 a9       	sbr	r9,0x0
80009862:	4b 38       	lddpc	r8,8000992c <init_led_board_info+0x234>
80009864:	91 29       	st.w	r8[0x8],r9
				chassis_error();
80009866:	f0 1f 00 33 	mcall	80009930 <init_led_board_info+0x238>
		memset(&ush, 0x00, sizeof(ush));	//serial id's and usage hours
		memset(&um, 0x00, sizeof(um));		//usage minutes
		memset(&sanm, 0x00, sizeof(sanm));	//total chassis sanitation minutes
		memset(&sanc, 0x00, sizeof(sanc));	//total chassis sanitation hours

		for (int i=0; i<4; i++)
8000986a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000986e:	2f f8       	sub	r8,-1
80009870:	ef 48 ff f4 	st.w	r7[-12],r8
80009874:	ee f8 ff f4 	ld.w	r8,r7[-12]
80009878:	58 38       	cp.w	r8,3
8000987a:	fe 9a ff d9 	brle	8000982c <init_led_board_info+0x134>
				sysErr.flashArea |= BIT(0); //SE_FAIL;
				chassis_error();
			}

		}
		add_new_led_board_sides_to_usage();
8000987e:	f0 1f 00 1e 	mcall	800098f4 <init_led_board_info+0x1fc>
		load_usageIdx_to_ledBrdSide();
80009882:	f0 1f 00 1e 	mcall	800098f8 <init_led_board_info+0x200>

		for (int i=0; i<4; i++)
80009886:	30 08       	mov	r8,0
80009888:	ef 48 ff f8 	st.w	r7[-8],r8
8000988c:	c2 08       	rjmp	800098cc <init_led_board_info+0x1d4>
		{
			unsigned char csum;
			csum = calc_region_checksum(i);
8000988e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80009892:	5c 58       	castu.b	r8
80009894:	10 9c       	mov	r12,r8
80009896:	f0 1f 00 1a 	mcall	800098fc <init_led_board_info+0x204>
8000989a:	18 98       	mov	r8,r12
8000989c:	ef 68 ff ff 	st.b	r7[-1],r8
			write_region_to_flash(i,  0xFF, csum);
800098a0:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800098a4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800098a8:	5c 58       	castu.b	r8
800098aa:	12 9a       	mov	r10,r9
800098ac:	e0 6b 00 ff 	mov	r11,255
800098b0:	10 9c       	mov	r12,r8
800098b2:	f0 1f 00 14 	mcall	80009900 <init_led_board_info+0x208>
			copy_region_to_another_sector(i);
800098b6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800098ba:	5c 58       	castu.b	r8
800098bc:	10 9c       	mov	r12,r8
800098be:	f0 1f 00 12 	mcall	80009904 <init_led_board_info+0x20c>

		}
		add_new_led_board_sides_to_usage();
		load_usageIdx_to_ledBrdSide();

		for (int i=0; i<4; i++)
800098c2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800098c6:	2f f8       	sub	r8,-1
800098c8:	ef 48 ff f8 	st.w	r7[-8],r8
800098cc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800098d0:	58 38       	cp.w	r8,3
800098d2:	fe 9a ff de 	brle	8000988e <init_led_board_info+0x196>
			csum = calc_region_checksum(i);
			write_region_to_flash(i,  0xFF, csum);
			copy_region_to_another_sector(i);
		}
	}
}
800098d6:	2f ad       	sub	sp,-24
800098d8:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800098dc:	80 00       	ld.sh	r0,r0[0x0]
800098de:	94 04       	ld.sh	r4,r10[0x0]
800098e0:	80 00       	ld.sh	r0,r0[0x0]
800098e2:	71 b8       	ld.w	r8,r8[0x6c]
800098e4:	80 00       	ld.sh	r0,r0[0x0]
800098e6:	86 88       	ld.uh	r8,r3[0x0]
800098e8:	80 00       	ld.sh	r0,r0[0x0]
800098ea:	67 0c       	ld.w	r12,r3[0x40]
800098ec:	80 00       	ld.sh	r0,r0[0x0]
800098ee:	33 38       	mov	r8,51
800098f0:	80 00       	ld.sh	r0,r0[0x0]
800098f2:	82 ac       	ld.uh	r12,r1[0x4]
800098f4:	80 00       	ld.sh	r0,r0[0x0]
800098f6:	8f 50       	st.w	r7[0x14],r0
800098f8:	80 00       	ld.sh	r0,r0[0x0]
800098fa:	96 a4       	ld.uh	r4,r11[0x4]
800098fc:	80 00       	ld.sh	r0,r0[0x0]
800098fe:	84 8c       	ld.uh	r12,r2[0x0]
80009900:	80 00       	ld.sh	r0,r0[0x0]
80009902:	8b 64       	st.w	r5[0x18],r4
80009904:	80 00       	ld.sh	r0,r0[0x0]
80009906:	8d 9c       	st.w	r6[0x24],r12
80009908:	00 00       	add	r0,r0
8000990a:	08 34       	cp.w	r4,r4
8000990c:	80 00       	ld.sh	r0,r0[0x0]
8000990e:	c3 e2       	brcc	8000998a <show_chassis_status_info+0x56>
80009910:	00 00       	add	r0,r0
80009912:	0b ac       	ld.ub	r12,r5[0x2]
80009914:	00 00       	add	r0,r0
80009916:	0c 1c       	sub	r12,r6
80009918:	00 00       	add	r0,r0
8000991a:	0c 88       	andn	r8,r6
8000991c:	80 00       	ld.sh	r0,r0[0x0]
8000991e:	83 68       	st.w	r1[0x18],r8
80009920:	80 00       	ld.sh	r0,r0[0x0]
80009922:	67 38       	ld.w	r8,r3[0x4c]
80009924:	80 00       	ld.sh	r0,r0[0x0]
80009926:	71 7c       	ld.w	r12,r8[0x5c]
80009928:	80 00       	ld.sh	r0,r0[0x0]
8000992a:	64 e8       	ld.w	r8,r2[0x38]
8000992c:	00 00       	add	r0,r0
8000992e:	0c 34       	cp.w	r4,r6
80009930:	80 00       	ld.sh	r0,r0[0x0]
80009932:	70 98       	ld.w	r8,r8[0x24]

80009934 <show_chassis_status_info>:

void show_chassis_status_info(void);
void show_chassis_status_info(void)
{
80009934:	eb cd 40 ef 	pushm	r0-r3,r5-r7,lr
80009938:	1a 97       	mov	r7,sp
8000993a:	21 ad       	sub	sp,104
	char pStr[80];
	unsigned char uSideIdx, lSideIdx, uSideUsageIdx, lSideUsageIdx;
	unsigned char sanMinutesMax = 0, sanMinutesMin = 0xFF, sanMinutesUpper, sanMinutesLower, uMins, lMins;
8000993c:	30 08       	mov	r8,0
8000993e:	ef 68 ff ee 	st.b	r7[-18],r8
80009942:	3f f8       	mov	r8,-1
80009944:	ef 68 ff ef 	st.b	r7[-17],r8
	unsigned int uHrs, lHrs;
	
	
	print_ecdbg("\r\n***INSTALLED LED BOARDS***\r\n\r\n");
80009948:	fe fc 04 68 	ld.w	r12,pc[1128]
8000994c:	f0 1f 01 1a 	mcall	80009db4 <show_chassis_status_info+0x480>
	
	print_ecdbg(" LED | LED BOARD    |   UPPER SIDE     |   LOWER SIDE    \r\n");
80009950:	fe fc 04 68 	ld.w	r12,pc[1128]
80009954:	f0 1f 01 18 	mcall	80009db4 <show_chassis_status_info+0x480>
	print_ecdbg("SLOT |    ID        | HRS:MIN    DTE   | HRS:MIN    DTE   \r\n");
80009958:	fe fc 04 64 	ld.w	r12,pc[1124]
8000995c:	f0 1f 01 16 	mcall	80009db4 <show_chassis_status_info+0x480>
	print_ecdbg("----------------------------------------------------------\r\n");
80009960:	fe fc 04 60 	ld.w	r12,pc[1120]
80009964:	f0 1f 01 14 	mcall	80009db4 <show_chassis_status_info+0x480>
	
	for (int i=0; i<NUM_LED_BOARDS; i++)
80009968:	30 08       	mov	r8,0
8000996a:	ef 48 ff fc 	st.w	r7[-4],r8
8000996e:	c9 a9       	rjmp	80009ca2 <show_chassis_status_info+0x36e>
	{
		if (ledBrd[i].present)
80009970:	ee f9 ff fc 	ld.w	r9,r7[-4]
80009974:	fe fa 04 50 	ld.w	r10,pc[1104]
80009978:	12 98       	mov	r8,r9
8000997a:	a3 78       	lsl	r8,0x3
8000997c:	12 18       	sub	r8,r9
8000997e:	a1 78       	lsl	r8,0x1
80009980:	f4 08 00 08 	add	r8,r10,r8
80009984:	2f 88       	sub	r8,-8
80009986:	11 88       	ld.ub	r8,r8[0x0]
80009988:	58 08       	cp.w	r8,0
8000998a:	e0 80 01 87 	breq	80009c98 <show_chassis_status_info+0x364>
		{
			uSideIdx = ledBrd[i].uSideIdx;
8000998e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80009992:	fe fa 04 32 	ld.w	r10,pc[1074]
80009996:	12 98       	mov	r8,r9
80009998:	a3 78       	lsl	r8,0x3
8000999a:	12 18       	sub	r8,r9
8000999c:	a1 78       	lsl	r8,0x1
8000999e:	f4 08 00 08 	add	r8,r10,r8
800099a2:	2f 68       	sub	r8,-10
800099a4:	11 88       	ld.ub	r8,r8[0x0]
800099a6:	ef 68 ff ea 	st.b	r7[-22],r8
			lSideIdx = ledBrd[i].lSideIdx;
800099aa:	ee f9 ff fc 	ld.w	r9,r7[-4]
800099ae:	fe fa 04 16 	ld.w	r10,pc[1046]
800099b2:	12 98       	mov	r8,r9
800099b4:	a3 78       	lsl	r8,0x3
800099b6:	12 18       	sub	r8,r9
800099b8:	a1 78       	lsl	r8,0x1
800099ba:	f4 08 00 08 	add	r8,r10,r8
800099be:	2f 58       	sub	r8,-11
800099c0:	11 88       	ld.ub	r8,r8[0x0]
800099c2:	ef 68 ff eb 	st.b	r7[-21],r8
			
			if (uSideIdx != NO_LED_BOARD_PRESENT)
800099c6:	ef 39 ff ea 	ld.ub	r9,r7[-22]
800099ca:	3f f8       	mov	r8,-1
800099cc:	f0 09 18 00 	cp.b	r9,r8
800099d0:	c4 90       	breq	80009a62 <show_chassis_status_info+0x12e>
			{
				uSideUsageIdx = ledBrdSide[uSideIdx].ushdwIdx;	
800099d2:	ef 39 ff ea 	ld.ub	r9,r7[-22]
800099d6:	fe fa 03 f2 	ld.w	r10,pc[1010]
800099da:	12 98       	mov	r8,r9
800099dc:	a3 68       	lsl	r8,0x2
800099de:	12 08       	add	r8,r9
800099e0:	f4 08 00 08 	add	r8,r10,r8
800099e4:	2f f8       	sub	r8,-1
800099e6:	11 88       	ld.ub	r8,r8[0x0]
800099e8:	ef 68 ff ec 	st.b	r7[-20],r8
				ledBrdSide[uSideIdx].maxUsageReached = !check_led_brd_side_lifetime(uSideIdx);
800099ec:	ef 36 ff ea 	ld.ub	r6,r7[-22]
800099f0:	ef 38 ff ea 	ld.ub	r8,r7[-22]
800099f4:	10 9c       	mov	r12,r8
800099f6:	f0 1f 00 f6 	mcall	80009dcc <show_chassis_status_info+0x498>
800099fa:	18 98       	mov	r8,r12
800099fc:	10 99       	mov	r9,r8
800099fe:	30 08       	mov	r8,0
80009a00:	f0 09 18 00 	cp.b	r9,r8
80009a04:	5f 09       	sreq	r9
80009a06:	fe fa 03 c2 	ld.w	r10,pc[962]
80009a0a:	0c 98       	mov	r8,r6
80009a0c:	a3 68       	lsl	r8,0x2
80009a0e:	0c 08       	add	r8,r6
80009a10:	f4 08 00 08 	add	r8,r10,r8
80009a14:	f0 ca ff fe 	sub	r10,r8,-2
80009a18:	12 98       	mov	r8,r9
80009a1a:	b4 88       	st.b	r10[0x0],r8
				sanMinutesUpper = ledBrdSide[uSideIdx].sanitizeMinutes;
80009a1c:	ef 39 ff ea 	ld.ub	r9,r7[-22]
80009a20:	fe fa 03 a8 	ld.w	r10,pc[936]
80009a24:	12 98       	mov	r8,r9
80009a26:	a3 68       	lsl	r8,0x2
80009a28:	12 08       	add	r8,r9
80009a2a:	f4 08 00 08 	add	r8,r10,r8
80009a2e:	11 88       	ld.ub	r8,r8[0x0]
80009a30:	ef 68 ff f0 	st.b	r7[-16],r8
#ifdef SERIAL_ID_AND_ALL_USAGE_COMBINED
				uHrs = usageShdw[0].u[uSideUsageIdx].minutes/60;
				uMins = usageShdw[0].u[uSideUsageIdx].minutes%60;
#else
				uHrs = ush.u[uSideUsageIdx].hours;
80009a34:	ef 39 ff ec 	ld.ub	r9,r7[-20]
80009a38:	fe f8 03 98 	ld.w	r8,pc[920]
80009a3c:	a1 79       	lsl	r9,0x1
80009a3e:	2f f9       	sub	r9,-1
80009a40:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80009a44:	f1 d8 c0 ab 	bfextu	r8,r8,0x5,0xb
80009a48:	5c 88       	casts.h	r8
80009a4a:	5c 78       	castu.h	r8
80009a4c:	ef 48 ff f4 	st.w	r7[-12],r8
				uMins = um.mins[uSideUsageIdx];
80009a50:	ef 38 ff ec 	ld.ub	r8,r7[-20]
80009a54:	fe f9 03 80 	ld.w	r9,pc[896]
80009a58:	f2 08 07 08 	ld.ub	r8,r9[r8]
80009a5c:	ef 68 ff f2 	st.b	r7[-14],r8
80009a60:	c0 a8       	rjmp	80009a74 <show_chassis_status_info+0x140>
#endif				
			}
			else
			{
				uHrs = 0;
80009a62:	30 08       	mov	r8,0
80009a64:	ef 48 ff f4 	st.w	r7[-12],r8
				uMins = 0;
80009a68:	30 08       	mov	r8,0
80009a6a:	ef 68 ff f2 	st.b	r7[-14],r8
				sanMinutesUpper = 0;
80009a6e:	30 08       	mov	r8,0
80009a70:	ef 68 ff f0 	st.b	r7[-16],r8
			}
			
			if (lSideIdx != NO_LED_BOARD_PRESENT)
80009a74:	ef 39 ff eb 	ld.ub	r9,r7[-21]
80009a78:	3f f8       	mov	r8,-1
80009a7a:	f0 09 18 00 	cp.b	r9,r8
80009a7e:	c4 90       	breq	80009b10 <show_chassis_status_info+0x1dc>
			{
				lSideUsageIdx = ledBrdSide[lSideIdx].ushdwIdx;	
80009a80:	ef 39 ff eb 	ld.ub	r9,r7[-21]
80009a84:	fe fa 03 44 	ld.w	r10,pc[836]
80009a88:	12 98       	mov	r8,r9
80009a8a:	a3 68       	lsl	r8,0x2
80009a8c:	12 08       	add	r8,r9
80009a8e:	f4 08 00 08 	add	r8,r10,r8
80009a92:	2f f8       	sub	r8,-1
80009a94:	11 88       	ld.ub	r8,r8[0x0]
80009a96:	ef 68 ff ed 	st.b	r7[-19],r8
				ledBrdSide[uSideIdx].maxUsageReached = !check_led_brd_side_lifetime(lSideIdx);
80009a9a:	ef 36 ff ea 	ld.ub	r6,r7[-22]
80009a9e:	ef 38 ff eb 	ld.ub	r8,r7[-21]
80009aa2:	10 9c       	mov	r12,r8
80009aa4:	f0 1f 00 ca 	mcall	80009dcc <show_chassis_status_info+0x498>
80009aa8:	18 98       	mov	r8,r12
80009aaa:	10 99       	mov	r9,r8
80009aac:	30 08       	mov	r8,0
80009aae:	f0 09 18 00 	cp.b	r9,r8
80009ab2:	5f 09       	sreq	r9
80009ab4:	fe fa 03 14 	ld.w	r10,pc[788]
80009ab8:	0c 98       	mov	r8,r6
80009aba:	a3 68       	lsl	r8,0x2
80009abc:	0c 08       	add	r8,r6
80009abe:	f4 08 00 08 	add	r8,r10,r8
80009ac2:	f0 ca ff fe 	sub	r10,r8,-2
80009ac6:	12 98       	mov	r8,r9
80009ac8:	b4 88       	st.b	r10[0x0],r8
				sanMinutesLower = ledBrdSide[lSideIdx].sanitizeMinutes;
80009aca:	ef 39 ff eb 	ld.ub	r9,r7[-21]
80009ace:	fe fa 02 fa 	ld.w	r10,pc[762]
80009ad2:	12 98       	mov	r8,r9
80009ad4:	a3 68       	lsl	r8,0x2
80009ad6:	12 08       	add	r8,r9
80009ad8:	f4 08 00 08 	add	r8,r10,r8
80009adc:	11 88       	ld.ub	r8,r8[0x0]
80009ade:	ef 68 ff f1 	st.b	r7[-15],r8
#ifdef SERIAL_ID_AND_ALL_USAGE_COMBINED
				lHrs = usageShdw[0].u[lSideUsageIdx].minutes/60;
				lMins = usageShdw[0].u[lSideUsageIdx].minutes%60;
#else
				lHrs = ush.u[lSideUsageIdx].hours;
80009ae2:	ef 39 ff ed 	ld.ub	r9,r7[-19]
80009ae6:	fe f8 02 ea 	ld.w	r8,pc[746]
80009aea:	a1 79       	lsl	r9,0x1
80009aec:	2f f9       	sub	r9,-1
80009aee:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80009af2:	f1 d8 c0 ab 	bfextu	r8,r8,0x5,0xb
80009af6:	5c 88       	casts.h	r8
80009af8:	5c 78       	castu.h	r8
80009afa:	ef 48 ff f8 	st.w	r7[-8],r8
				lMins = um.mins[lSideUsageIdx];
80009afe:	ef 38 ff ed 	ld.ub	r8,r7[-19]
80009b02:	fe f9 02 d2 	ld.w	r9,pc[722]
80009b06:	f2 08 07 08 	ld.ub	r8,r9[r8]
80009b0a:	ef 68 ff f3 	st.b	r7[-13],r8
80009b0e:	c0 a8       	rjmp	80009b22 <show_chassis_status_info+0x1ee>
#endif
			}
			else
			{
				lHrs = 0;
80009b10:	30 08       	mov	r8,0
80009b12:	ef 48 ff f8 	st.w	r7[-8],r8
				lMins = 0;
80009b16:	30 08       	mov	r8,0
80009b18:	ef 68 ff f3 	st.b	r7[-13],r8
				sanMinutesLower = 0;
80009b1c:	30 08       	mov	r8,0
80009b1e:	ef 68 ff f1 	st.b	r7[-15],r8
			} 
			
			
			sprintf(pStr, "%2d     %02X%02X%02X%02X%02X%02X  %04d:%02d     %02d     %04d:%02d     %02d\r\n", 
80009b22:	ef 31 ff f1 	ld.ub	r1,r7[-15]
80009b26:	ef 32 ff f3 	ld.ub	r2,r7[-13]
80009b2a:	ef 33 ff f0 	ld.ub	r3,r7[-16]
80009b2e:	ef 35 ff f2 	ld.ub	r5,r7[-14]
				i, 
				ledBrd[i].id[0], ledBrd[i].id[1], ledBrd[i].id[2], ledBrd[i].id[3], ledBrd[i].id[4], ledBrd[i].id[5],
80009b32:	ee f9 ff fc 	ld.w	r9,r7[-4]
80009b36:	fe fa 02 8e 	ld.w	r10,pc[654]
80009b3a:	12 98       	mov	r8,r9
80009b3c:	a3 78       	lsl	r8,0x3
80009b3e:	12 18       	sub	r8,r9
80009b40:	a1 78       	lsl	r8,0x1
80009b42:	f4 08 00 08 	add	r8,r10,r8
80009b46:	2f a8       	sub	r8,-6
80009b48:	11 88       	ld.ub	r8,r8[0x0]
				lMins = 0;
				sanMinutesLower = 0;
			} 
			
			
			sprintf(pStr, "%2d     %02X%02X%02X%02X%02X%02X  %04d:%02d     %02d     %04d:%02d     %02d\r\n", 
80009b4a:	10 96       	mov	r6,r8
				i, 
				ledBrd[i].id[0], ledBrd[i].id[1], ledBrd[i].id[2], ledBrd[i].id[3], ledBrd[i].id[4], ledBrd[i].id[5],
80009b4c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80009b50:	fe fa 02 74 	ld.w	r10,pc[628]
80009b54:	12 98       	mov	r8,r9
80009b56:	a3 78       	lsl	r8,0x3
80009b58:	12 18       	sub	r8,r9
80009b5a:	a1 78       	lsl	r8,0x1
80009b5c:	f4 08 00 08 	add	r8,r10,r8
80009b60:	2f b8       	sub	r8,-5
80009b62:	11 88       	ld.ub	r8,r8[0x0]
				lMins = 0;
				sanMinutesLower = 0;
			} 
			
			
			sprintf(pStr, "%2d     %02X%02X%02X%02X%02X%02X  %04d:%02d     %02d     %04d:%02d     %02d\r\n", 
80009b64:	10 9e       	mov	lr,r8
				i, 
				ledBrd[i].id[0], ledBrd[i].id[1], ledBrd[i].id[2], ledBrd[i].id[3], ledBrd[i].id[4], ledBrd[i].id[5],
80009b66:	ee f9 ff fc 	ld.w	r9,r7[-4]
80009b6a:	fe fa 02 5a 	ld.w	r10,pc[602]
80009b6e:	12 98       	mov	r8,r9
80009b70:	a3 78       	lsl	r8,0x3
80009b72:	12 18       	sub	r8,r9
80009b74:	a1 78       	lsl	r8,0x1
80009b76:	f4 08 00 08 	add	r8,r10,r8
80009b7a:	2f c8       	sub	r8,-4
80009b7c:	11 88       	ld.ub	r8,r8[0x0]
				lMins = 0;
				sanMinutesLower = 0;
			} 
			
			
			sprintf(pStr, "%2d     %02X%02X%02X%02X%02X%02X  %04d:%02d     %02d     %04d:%02d     %02d\r\n", 
80009b7e:	10 9c       	mov	r12,r8
				i, 
				ledBrd[i].id[0], ledBrd[i].id[1], ledBrd[i].id[2], ledBrd[i].id[3], ledBrd[i].id[4], ledBrd[i].id[5],
80009b80:	ee f9 ff fc 	ld.w	r9,r7[-4]
80009b84:	fe fa 02 40 	ld.w	r10,pc[576]
80009b88:	12 98       	mov	r8,r9
80009b8a:	a3 78       	lsl	r8,0x3
80009b8c:	12 18       	sub	r8,r9
80009b8e:	2f f8       	sub	r8,-1
80009b90:	a1 78       	lsl	r8,0x1
80009b92:	f4 08 00 08 	add	r8,r10,r8
80009b96:	11 98       	ld.ub	r8,r8[0x1]
				lMins = 0;
				sanMinutesLower = 0;
			} 
			
			
			sprintf(pStr, "%2d     %02X%02X%02X%02X%02X%02X  %04d:%02d     %02d     %04d:%02d     %02d\r\n", 
80009b98:	10 9b       	mov	r11,r8
				i, 
				ledBrd[i].id[0], ledBrd[i].id[1], ledBrd[i].id[2], ledBrd[i].id[3], ledBrd[i].id[4], ledBrd[i].id[5],
80009b9a:	ee f9 ff fc 	ld.w	r9,r7[-4]
80009b9e:	fe fa 02 26 	ld.w	r10,pc[550]
80009ba2:	12 98       	mov	r8,r9
80009ba4:	a3 78       	lsl	r8,0x3
80009ba6:	12 18       	sub	r8,r9
80009ba8:	a1 78       	lsl	r8,0x1
80009baa:	f4 08 00 08 	add	r8,r10,r8
80009bae:	2f e8       	sub	r8,-2
80009bb0:	11 88       	ld.ub	r8,r8[0x0]
				lMins = 0;
				sanMinutesLower = 0;
			} 
			
			
			sprintf(pStr, "%2d     %02X%02X%02X%02X%02X%02X  %04d:%02d     %02d     %04d:%02d     %02d\r\n", 
80009bb2:	10 9a       	mov	r10,r8
				i, 
				ledBrd[i].id[0], ledBrd[i].id[1], ledBrd[i].id[2], ledBrd[i].id[3], ledBrd[i].id[4], ledBrd[i].id[5],
80009bb4:	ee f9 ff fc 	ld.w	r9,r7[-4]
80009bb8:	fe f0 02 0c 	ld.w	r0,pc[524]
80009bbc:	12 98       	mov	r8,r9
80009bbe:	a3 78       	lsl	r8,0x3
80009bc0:	12 18       	sub	r8,r9
80009bc2:	a1 78       	lsl	r8,0x1
80009bc4:	e0 08 00 08 	add	r8,r0,r8
80009bc8:	2f f8       	sub	r8,-1
80009bca:	11 88       	ld.ub	r8,r8[0x0]
				lMins = 0;
				sanMinutesLower = 0;
			} 
			
			
			sprintf(pStr, "%2d     %02X%02X%02X%02X%02X%02X  %04d:%02d     %02d     %04d:%02d     %02d\r\n", 
80009bcc:	10 99       	mov	r9,r8
80009bce:	ee c8 00 68 	sub	r8,r7,104
80009bd2:	1a d1       	st.w	--sp,r1
80009bd4:	1a d2       	st.w	--sp,r2
80009bd6:	ee f2 ff f8 	ld.w	r2,r7[-8]
80009bda:	1a d2       	st.w	--sp,r2
80009bdc:	1a d3       	st.w	--sp,r3
80009bde:	1a d5       	st.w	--sp,r5
80009be0:	ee f5 ff f4 	ld.w	r5,r7[-12]
80009be4:	1a d5       	st.w	--sp,r5
80009be6:	1a d6       	st.w	--sp,r6
80009be8:	1a de       	st.w	--sp,lr
80009bea:	1a dc       	st.w	--sp,r12
80009bec:	1a db       	st.w	--sp,r11
80009bee:	1a da       	st.w	--sp,r10
80009bf0:	1a d9       	st.w	--sp,r9
80009bf2:	ee f9 ff fc 	ld.w	r9,r7[-4]
80009bf6:	1a d9       	st.w	--sp,r9
80009bf8:	4f 8b       	lddpc	r11,80009dd8 <show_chassis_status_info+0x4a4>
80009bfa:	10 9c       	mov	r12,r8
80009bfc:	f0 1f 00 78 	mcall	80009ddc <show_chassis_status_info+0x4a8>
80009c00:	2f 3d       	sub	sp,-52
				ledBrd[i].id[0], ledBrd[i].id[1], ledBrd[i].id[2], ledBrd[i].id[3], ledBrd[i].id[4], ledBrd[i].id[5],
				uHrs, uMins,
				sanMinutesUpper,
				lHrs, lMins,
				sanMinutesLower);
			print_ecdbg(pStr);
80009c02:	ee c8 00 68 	sub	r8,r7,104
80009c06:	10 9c       	mov	r12,r8
80009c08:	f0 1f 00 6b 	mcall	80009db4 <show_chassis_status_info+0x480>
			

			/* 
			 * Determine the min and max sanitize times for the LED boards that are currently installed
			 */
			if ((sanMinutesMax < sanMinutesUpper) && (sanMinutesUpper != 0))
80009c0c:	ef 39 ff ee 	ld.ub	r9,r7[-18]
80009c10:	ef 38 ff f0 	ld.ub	r8,r7[-16]
80009c14:	f0 09 18 00 	cp.b	r9,r8
80009c18:	c0 b2       	brcc	80009c2e <show_chassis_status_info+0x2fa>
80009c1a:	ef 39 ff f0 	ld.ub	r9,r7[-16]
80009c1e:	30 08       	mov	r8,0
80009c20:	f0 09 18 00 	cp.b	r9,r8
80009c24:	c0 50       	breq	80009c2e <show_chassis_status_info+0x2fa>
			{
				sanMinutesMax = sanMinutesUpper;
80009c26:	ef 38 ff f0 	ld.ub	r8,r7[-16]
80009c2a:	ef 68 ff ee 	st.b	r7[-18],r8
			}
			if ((sanMinutesMax < sanMinutesLower) && (sanMinutesLower != 0))
80009c2e:	ef 39 ff ee 	ld.ub	r9,r7[-18]
80009c32:	ef 38 ff f1 	ld.ub	r8,r7[-15]
80009c36:	f0 09 18 00 	cp.b	r9,r8
80009c3a:	c0 b2       	brcc	80009c50 <show_chassis_status_info+0x31c>
80009c3c:	ef 39 ff f1 	ld.ub	r9,r7[-15]
80009c40:	30 08       	mov	r8,0
80009c42:	f0 09 18 00 	cp.b	r9,r8
80009c46:	c0 50       	breq	80009c50 <show_chassis_status_info+0x31c>
			{
				sanMinutesMax = sanMinutesLower;
80009c48:	ef 38 ff f1 	ld.ub	r8,r7[-15]
80009c4c:	ef 68 ff ee 	st.b	r7[-18],r8
			}
			if ((sanMinutesMin > sanMinutesUpper) && (sanMinutesUpper != 0))
80009c50:	ef 39 ff ef 	ld.ub	r9,r7[-17]
80009c54:	ef 38 ff f0 	ld.ub	r8,r7[-16]
80009c58:	f0 09 18 00 	cp.b	r9,r8
80009c5c:	e0 88 00 0c 	brls	80009c74 <show_chassis_status_info+0x340>
80009c60:	ef 39 ff f0 	ld.ub	r9,r7[-16]
80009c64:	30 08       	mov	r8,0
80009c66:	f0 09 18 00 	cp.b	r9,r8
80009c6a:	c0 50       	breq	80009c74 <show_chassis_status_info+0x340>
			{
				sanMinutesMin = sanMinutesUpper;
80009c6c:	ef 38 ff f0 	ld.ub	r8,r7[-16]
80009c70:	ef 68 ff ef 	st.b	r7[-17],r8
			}
			if ((sanMinutesMin > sanMinutesLower) && (sanMinutesLower != 0))
80009c74:	ef 39 ff ef 	ld.ub	r9,r7[-17]
80009c78:	ef 38 ff f1 	ld.ub	r8,r7[-15]
80009c7c:	f0 09 18 00 	cp.b	r9,r8
80009c80:	e0 88 00 0c 	brls	80009c98 <show_chassis_status_info+0x364>
80009c84:	ef 39 ff f1 	ld.ub	r9,r7[-15]
80009c88:	30 08       	mov	r8,0
80009c8a:	f0 09 18 00 	cp.b	r9,r8
80009c8e:	c0 50       	breq	80009c98 <show_chassis_status_info+0x364>
			{
				sanMinutesMin = sanMinutesLower;
80009c90:	ef 38 ff f1 	ld.ub	r8,r7[-15]
80009c94:	ef 68 ff ef 	st.b	r7[-17],r8
	
	print_ecdbg(" LED | LED BOARD    |   UPPER SIDE     |   LOWER SIDE    \r\n");
	print_ecdbg("SLOT |    ID        | HRS:MIN    DTE   | HRS:MIN    DTE   \r\n");
	print_ecdbg("----------------------------------------------------------\r\n");
	
	for (int i=0; i<NUM_LED_BOARDS; i++)
80009c98:	ee f8 ff fc 	ld.w	r8,r7[-4]
80009c9c:	2f f8       	sub	r8,-1
80009c9e:	ef 48 ff fc 	st.w	r7[-4],r8
80009ca2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80009ca6:	58 48       	cp.w	r8,4
80009ca8:	fe 9a fe 64 	brle	80009970 <show_chassis_status_info+0x3c>
				sanMinutesMin = sanMinutesLower;
			}
		}
	}
	
	print_ecdbg("MAX DTE: ");
80009cac:	4c dc       	lddpc	r12,80009de0 <show_chassis_status_info+0x4ac>
80009cae:	f0 1f 00 42 	mcall	80009db4 <show_chassis_status_info+0x480>
	print_ecdbg_num(sanMinutesMax);
80009cb2:	ef 38 ff ee 	ld.ub	r8,r7[-18]
80009cb6:	10 9c       	mov	r12,r8
80009cb8:	f0 1f 00 4b 	mcall	80009de4 <show_chassis_status_info+0x4b0>
	print_ecdbg(" MIN DTE: ");
80009cbc:	4c bc       	lddpc	r12,80009de8 <show_chassis_status_info+0x4b4>
80009cbe:	f0 1f 00 3e 	mcall	80009db4 <show_chassis_status_info+0x480>
	print_ecdbg_num(sanMinutesMin);
80009cc2:	ef 38 ff ef 	ld.ub	r8,r7[-17]
80009cc6:	10 9c       	mov	r12,r8
80009cc8:	f0 1f 00 47 	mcall	80009de4 <show_chassis_status_info+0x4b0>
	print_ecdbg("\r\n");
80009ccc:	4c 8c       	lddpc	r12,80009dec <show_chassis_status_info+0x4b8>
80009cce:	f0 1f 00 3a 	mcall	80009db4 <show_chassis_status_info+0x480>
	
	print_ecdbg("TOTAL SANITIZE TIME: ");
80009cd2:	4c 8c       	lddpc	r12,80009df0 <show_chassis_status_info+0x4bc>
80009cd4:	f0 1f 00 38 	mcall	80009db4 <show_chassis_status_info+0x480>
		print_ecdbg_num(usageShdw[0].totalSanitationMinutes/60);
	}
	print_ecdbg(" TOTAL SANITIZE CYCLES: ");
	print_ecdbg_num(usageShdw[0].totalSanitationCycles);
#else
	if ((sanm.mins/60) < 10)
80009cd8:	4c 78       	lddpc	r8,80009df4 <show_chassis_status_info+0x4c0>
80009cda:	70 08       	ld.w	r8,r8[0x0]
80009cdc:	f1 d8 c1 37 	bfextu	r8,r8,0x9,0x17
80009ce0:	e0 48 02 57 	cp.w	r8,599
80009ce4:	e0 89 00 05 	brgt	80009cee <show_chassis_status_info+0x3ba>
	{
		print_ecdbg("0"); //print leading 0 if we need it
80009ce8:	4c 4c       	lddpc	r12,80009df8 <show_chassis_status_info+0x4c4>
80009cea:	f0 1f 00 33 	mcall	80009db4 <show_chassis_status_info+0x480>
	}
	print_ecdbg_num((sanm.mins/60));
80009cee:	4c 28       	lddpc	r8,80009df4 <show_chassis_status_info+0x4c0>
80009cf0:	70 08       	ld.w	r8,r8[0x0]
80009cf2:	f1 d8 c1 37 	bfextu	r8,r8,0x9,0x17
80009cf6:	e0 69 88 89 	mov	r9,34953
80009cfa:	ea 19 88 88 	orh	r9,0x8888
80009cfe:	f0 09 04 4a 	muls.d	r10,r8,r9
80009d02:	f0 0b 00 09 	add	r9,r8,r11
80009d06:	a5 59       	asr	r9,0x5
80009d08:	bf 58       	asr	r8,0x1f
80009d0a:	f2 08 01 08 	sub	r8,r9,r8
80009d0e:	10 9c       	mov	r12,r8
80009d10:	f0 1f 00 35 	mcall	80009de4 <show_chassis_status_info+0x4b0>
	print_ecdbg(":");
80009d14:	4b ac       	lddpc	r12,80009dfc <show_chassis_status_info+0x4c8>
80009d16:	f0 1f 00 28 	mcall	80009db4 <show_chassis_status_info+0x480>

	if ((sanm.mins%60) < 10)
80009d1a:	4b 78       	lddpc	r8,80009df4 <show_chassis_status_info+0x4c0>
80009d1c:	70 08       	ld.w	r8,r8[0x0]
80009d1e:	f1 d8 c1 37 	bfextu	r8,r8,0x9,0x17
80009d22:	10 9a       	mov	r10,r8
80009d24:	e0 68 88 89 	mov	r8,34953
80009d28:	ea 18 88 88 	orh	r8,0x8888
80009d2c:	f4 08 04 48 	muls.d	r8,r10,r8
80009d30:	f4 09 00 08 	add	r8,r10,r9
80009d34:	f0 09 14 05 	asr	r9,r8,0x5
80009d38:	f4 08 14 1f 	asr	r8,r10,0x1f
80009d3c:	10 19       	sub	r9,r8
80009d3e:	12 98       	mov	r8,r9
80009d40:	a5 68       	lsl	r8,0x4
80009d42:	12 18       	sub	r8,r9
80009d44:	a3 68       	lsl	r8,0x2
80009d46:	f4 08 01 09 	sub	r9,r10,r8
80009d4a:	58 99       	cp.w	r9,9
80009d4c:	e0 89 00 05 	brgt	80009d56 <show_chassis_status_info+0x422>
	{
		print_ecdbg("0"); //print leading 0 if we need it
80009d50:	4a ac       	lddpc	r12,80009df8 <show_chassis_status_info+0x4c4>
80009d52:	f0 1f 00 19 	mcall	80009db4 <show_chassis_status_info+0x480>
	}
	print_ecdbg_num((sanm.mins%60));
80009d56:	4a 88       	lddpc	r8,80009df4 <show_chassis_status_info+0x4c0>
80009d58:	70 08       	ld.w	r8,r8[0x0]
80009d5a:	f1 d8 c1 37 	bfextu	r8,r8,0x9,0x17
80009d5e:	10 9a       	mov	r10,r8
80009d60:	e0 68 88 89 	mov	r8,34953
80009d64:	ea 18 88 88 	orh	r8,0x8888
80009d68:	f4 08 04 48 	muls.d	r8,r10,r8
80009d6c:	f4 09 00 08 	add	r8,r10,r9
80009d70:	f0 09 14 05 	asr	r9,r8,0x5
80009d74:	f4 08 14 1f 	asr	r8,r10,0x1f
80009d78:	10 19       	sub	r9,r8
80009d7a:	12 98       	mov	r8,r9
80009d7c:	a5 68       	lsl	r8,0x4
80009d7e:	12 18       	sub	r8,r9
80009d80:	a3 68       	lsl	r8,0x2
80009d82:	f4 08 01 09 	sub	r9,r10,r8
80009d86:	12 98       	mov	r8,r9
80009d88:	10 9c       	mov	r12,r8
80009d8a:	f0 1f 00 17 	mcall	80009de4 <show_chassis_status_info+0x4b0>

	print_ecdbg("  TOTAL SANITIZE CYCLES: ");
80009d8e:	49 dc       	lddpc	r12,80009e00 <show_chassis_status_info+0x4cc>
80009d90:	f0 1f 00 09 	mcall	80009db4 <show_chassis_status_info+0x480>
	print_ecdbg_num(sanc.cycles);
80009d94:	49 c8       	lddpc	r8,80009e04 <show_chassis_status_info+0x4d0>
80009d96:	70 08       	ld.w	r8,r8[0x0]
80009d98:	f1 d8 c1 b3 	bfextu	r8,r8,0xd,0x13
80009d9c:	10 9c       	mov	r12,r8
80009d9e:	f0 1f 00 12 	mcall	80009de4 <show_chassis_status_info+0x4b0>

#endif //SERIAL_ID_AND_ALL_USAGE_COMBINED	
	print_ecdbg("\r\n");
80009da2:	49 3c       	lddpc	r12,80009dec <show_chassis_status_info+0x4b8>
80009da4:	f0 1f 00 04 	mcall	80009db4 <show_chassis_status_info+0x480>
	
}
80009da8:	2e 6d       	sub	sp,-104
80009daa:	e3 cd 80 ef 	ldm	sp++,r0-r3,r5-r7,pc
80009dae:	00 00       	add	r0,r0
80009db0:	80 00       	ld.sh	r0,r0[0x0]
80009db2:	67 54       	ld.w	r4,r3[0x54]
80009db4:	80 00       	ld.sh	r0,r0[0x0]
80009db6:	33 38       	mov	r8,51
80009db8:	80 00       	ld.sh	r0,r0[0x0]
80009dba:	67 78       	ld.w	r8,r3[0x5c]
80009dbc:	80 00       	ld.sh	r0,r0[0x0]
80009dbe:	67 b4       	ld.w	r4,r3[0x6c]
80009dc0:	80 00       	ld.sh	r0,r0[0x0]
80009dc2:	67 f4       	ld.w	r4,r3[0x7c]
80009dc4:	00 00       	add	r0,r0
80009dc6:	0b 46       	ld.w	r6,--r5
80009dc8:	00 00       	add	r0,r0
80009dca:	0c 5c       	eor	r12,r6
80009dcc:	80 00       	ld.sh	r0,r0[0x0]
80009dce:	74 c8       	ld.w	r8,r10[0x30]
80009dd0:	00 00       	add	r0,r0
80009dd2:	08 34       	cp.w	r4,r4
80009dd4:	00 00       	add	r0,r0
80009dd6:	0b ac       	ld.ub	r12,r5[0x2]
80009dd8:	80 00       	ld.sh	r0,r0[0x0]
80009dda:	68 34       	ld.w	r4,r4[0xc]
80009ddc:	80 00       	ld.sh	r0,r0[0x0]
80009dde:	c3 f0       	breq	80009e5c <show_chassis_sysErr+0x54>
80009de0:	80 00       	ld.sh	r0,r0[0x0]
80009de2:	68 84       	ld.w	r4,r4[0x20]
80009de4:	80 00       	ld.sh	r0,r0[0x0]
80009de6:	71 7c       	ld.w	r12,r8[0x5c]
80009de8:	80 00       	ld.sh	r0,r0[0x0]
80009dea:	68 90       	ld.w	r0,r4[0x24]
80009dec:	80 00       	ld.sh	r0,r0[0x0]
80009dee:	64 e8       	ld.w	r8,r2[0x38]
80009df0:	80 00       	ld.sh	r0,r0[0x0]
80009df2:	68 9c       	ld.w	r12,r4[0x24]
80009df4:	00 00       	add	r0,r0
80009df6:	0c 1c       	sub	r12,r6
80009df8:	80 00       	ld.sh	r0,r0[0x0]
80009dfa:	68 b4       	ld.w	r4,r4[0x2c]
80009dfc:	80 00       	ld.sh	r0,r0[0x0]
80009dfe:	68 b8       	ld.w	r8,r4[0x2c]
80009e00:	80 00       	ld.sh	r0,r0[0x0]
80009e02:	68 bc       	ld.w	r12,r4[0x2c]
80009e04:	00 00       	add	r0,r0
80009e06:	0c 88       	andn	r8,r6

80009e08 <show_chassis_sysErr>:


void show_chassis_sysErr(void);
void show_chassis_sysErr(void)
{
80009e08:	eb cd 40 c0 	pushm	r6-r7,lr
80009e0c:	1a 97       	mov	r7,sp
80009e0e:	21 9d       	sub	sp,100
	char str[80];
	

	print_ecdbg("\r\n***SYSTEM TESTS***\r\n\r\n");
80009e10:	fe fc 03 60 	ld.w	r12,pc[864]
80009e14:	f0 1f 00 d8 	mcall	8000a174 <show_chassis_sysErr+0x36c>


/*
 *	LED Driver: Top
 */
	sprintf(str, "LED Driver: TOP (7..0)                 ");
80009e18:	ee c8 00 64 	sub	r8,r7,100
80009e1c:	32 8a       	mov	r10,40
80009e1e:	fe fb 03 5a 	ld.w	r11,pc[858]
80009e22:	10 9c       	mov	r12,r8
80009e24:	f0 1f 00 d6 	mcall	8000a17c <show_chassis_sysErr+0x374>
	
	for (int i=8; i>0; i--)
80009e28:	30 88       	mov	r8,8
80009e2a:	ef 48 ff ec 	st.w	r7[-20],r8
80009e2e:	c3 48       	rjmp	80009e96 <show_chassis_sysErr+0x8e>
	{
		if ((sysErr.topdrive & BIT(i-1)))
80009e30:	fe f8 03 50 	ld.w	r8,pc[848]
80009e34:	11 88       	ld.ub	r8,r8[0x0]
80009e36:	10 99       	mov	r9,r8
80009e38:	ee f8 ff ec 	ld.w	r8,r7[-20]
80009e3c:	20 18       	sub	r8,1
80009e3e:	f2 08 08 48 	asr	r8,r9,r8
80009e42:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80009e46:	5c 58       	castu.b	r8
80009e48:	c1 20       	breq	80009e6c <show_chassis_sysErr+0x64>
		{
			strcat(str,"F ");			
80009e4a:	ee c6 00 64 	sub	r6,r7,100
80009e4e:	ee c8 00 64 	sub	r8,r7,100
80009e52:	10 9c       	mov	r12,r8
80009e54:	f0 1f 00 cc 	mcall	8000a184 <show_chassis_sysErr+0x37c>
80009e58:	18 98       	mov	r8,r12
80009e5a:	ec 08 00 08 	add	r8,r6,r8
80009e5e:	30 3a       	mov	r10,3
80009e60:	fe fb 03 28 	ld.w	r11,pc[808]
80009e64:	10 9c       	mov	r12,r8
80009e66:	f0 1f 00 c6 	mcall	8000a17c <show_chassis_sysErr+0x374>
80009e6a:	c1 18       	rjmp	80009e8c <show_chassis_sysErr+0x84>
		}
		else
		{
			strcat(str,"P ");
80009e6c:	ee c6 00 64 	sub	r6,r7,100
80009e70:	ee c8 00 64 	sub	r8,r7,100
80009e74:	10 9c       	mov	r12,r8
80009e76:	f0 1f 00 c4 	mcall	8000a184 <show_chassis_sysErr+0x37c>
80009e7a:	18 98       	mov	r8,r12
80009e7c:	ec 08 00 08 	add	r8,r6,r8
80009e80:	30 3a       	mov	r10,3
80009e82:	fe fb 03 0a 	ld.w	r11,pc[778]
80009e86:	10 9c       	mov	r12,r8
80009e88:	f0 1f 00 bd 	mcall	8000a17c <show_chassis_sysErr+0x374>
/*
 *	LED Driver: Top
 */
	sprintf(str, "LED Driver: TOP (7..0)                 ");
	
	for (int i=8; i>0; i--)
80009e8c:	ee f8 ff ec 	ld.w	r8,r7[-20]
80009e90:	20 18       	sub	r8,1
80009e92:	ef 48 ff ec 	st.w	r7[-20],r8
80009e96:	ee f8 ff ec 	ld.w	r8,r7[-20]
80009e9a:	58 08       	cp.w	r8,0
80009e9c:	fe 99 ff ca 	brgt	80009e30 <show_chassis_sysErr+0x28>
		{
			strcat(str,"P ");
		}
	}
	
	print_ecdbg(str);
80009ea0:	ee c8 00 64 	sub	r8,r7,100
80009ea4:	10 9c       	mov	r12,r8
80009ea6:	f0 1f 00 b4 	mcall	8000a174 <show_chassis_sysErr+0x36c>
	print_ecdbg("\r\n");
80009eaa:	fe fc 02 e6 	ld.w	r12,pc[742]
80009eae:	f0 1f 00 b2 	mcall	8000a174 <show_chassis_sysErr+0x36c>
	
/*
 *	LED Driver: Bottom
 */
	sprintf(str, "LED Driver: BOTTOM (11..0)             ");
80009eb2:	ee c8 00 64 	sub	r8,r7,100
80009eb6:	32 8a       	mov	r10,40
80009eb8:	fe fb 02 dc 	ld.w	r11,pc[732]
80009ebc:	10 9c       	mov	r12,r8
80009ebe:	f0 1f 00 b0 	mcall	8000a17c <show_chassis_sysErr+0x374>
	
	for (int i=12; i>0; i--)
80009ec2:	30 c8       	mov	r8,12
80009ec4:	ef 48 ff f0 	st.w	r7[-16],r8
80009ec8:	c3 38       	rjmp	80009f2e <show_chassis_sysErr+0x126>
	{
		if ((sysErr.botdrive & BIT(i-1)))
80009eca:	fe f8 02 b6 	ld.w	r8,pc[694]
80009ece:	70 19       	ld.w	r9,r8[0x4]
80009ed0:	ee f8 ff f0 	ld.w	r8,r7[-16]
80009ed4:	20 18       	sub	r8,1
80009ed6:	30 1a       	mov	r10,1
80009ed8:	f4 08 09 48 	lsl	r8,r10,r8
80009edc:	f3 e8 00 08 	and	r8,r9,r8
80009ee0:	c1 20       	breq	80009f04 <show_chassis_sysErr+0xfc>
		{
			strcat(str,"F ");			
80009ee2:	ee c6 00 64 	sub	r6,r7,100
80009ee6:	ee c8 00 64 	sub	r8,r7,100
80009eea:	10 9c       	mov	r12,r8
80009eec:	f0 1f 00 a6 	mcall	8000a184 <show_chassis_sysErr+0x37c>
80009ef0:	18 98       	mov	r8,r12
80009ef2:	ec 08 00 08 	add	r8,r6,r8
80009ef6:	30 3a       	mov	r10,3
80009ef8:	fe fb 02 90 	ld.w	r11,pc[656]
80009efc:	10 9c       	mov	r12,r8
80009efe:	f0 1f 00 a0 	mcall	8000a17c <show_chassis_sysErr+0x374>
80009f02:	c1 18       	rjmp	80009f24 <show_chassis_sysErr+0x11c>
		}
		else
		{
			strcat(str,"P ");
80009f04:	ee c6 00 64 	sub	r6,r7,100
80009f08:	ee c8 00 64 	sub	r8,r7,100
80009f0c:	10 9c       	mov	r12,r8
80009f0e:	f0 1f 00 9e 	mcall	8000a184 <show_chassis_sysErr+0x37c>
80009f12:	18 98       	mov	r8,r12
80009f14:	ec 08 00 08 	add	r8,r6,r8
80009f18:	30 3a       	mov	r10,3
80009f1a:	fe fb 02 72 	ld.w	r11,pc[626]
80009f1e:	10 9c       	mov	r12,r8
80009f20:	f0 1f 00 97 	mcall	8000a17c <show_chassis_sysErr+0x374>
/*
 *	LED Driver: Bottom
 */
	sprintf(str, "LED Driver: BOTTOM (11..0)             ");
	
	for (int i=12; i>0; i--)
80009f24:	ee f8 ff f0 	ld.w	r8,r7[-16]
80009f28:	20 18       	sub	r8,1
80009f2a:	ef 48 ff f0 	st.w	r7[-16],r8
80009f2e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80009f32:	58 08       	cp.w	r8,0
80009f34:	fe 99 ff cb 	brgt	80009eca <show_chassis_sysErr+0xc2>
		{
			strcat(str,"P ");
		}
	}
	
	print_ecdbg(str);
80009f38:	ee c8 00 64 	sub	r8,r7,100
80009f3c:	10 9c       	mov	r12,r8
80009f3e:	f0 1f 00 8e 	mcall	8000a174 <show_chassis_sysErr+0x36c>
	print_ecdbg("\r\n");
80009f42:	fe fc 02 4e 	ld.w	r12,pc[590]
80009f46:	f0 1f 00 8c 	mcall	8000a174 <show_chassis_sysErr+0x36c>
	
/*
 *	Flash
 */

	sprintf(str, "Flash (0..1)                           ");
80009f4a:	ee c8 00 64 	sub	r8,r7,100
80009f4e:	32 8a       	mov	r10,40
80009f50:	fe fb 02 48 	ld.w	r11,pc[584]
80009f54:	10 9c       	mov	r12,r8
80009f56:	f0 1f 00 8a 	mcall	8000a17c <show_chassis_sysErr+0x374>
	
	for (int i=0; i<2; i++)
80009f5a:	30 08       	mov	r8,0
80009f5c:	ef 48 ff f4 	st.w	r7[-12],r8
80009f60:	c3 18       	rjmp	80009fc2 <show_chassis_sysErr+0x1ba>
	{
		if ((sysErr.flashArea & BIT(i)) == SE_FAIL)
80009f62:	fe f8 02 1e 	ld.w	r8,pc[542]
80009f66:	70 29       	ld.w	r9,r8[0x8]
80009f68:	30 1a       	mov	r10,1
80009f6a:	ee f8 ff f4 	ld.w	r8,r7[-12]
80009f6e:	f4 08 09 48 	lsl	r8,r10,r8
80009f72:	f3 e8 00 08 	and	r8,r9,r8
80009f76:	58 18       	cp.w	r8,1
80009f78:	c1 11       	brne	80009f9a <show_chassis_sysErr+0x192>
		{
			strcat(str, "F ");
80009f7a:	ee c6 00 64 	sub	r6,r7,100
80009f7e:	ee c8 00 64 	sub	r8,r7,100
80009f82:	10 9c       	mov	r12,r8
80009f84:	f0 1f 00 80 	mcall	8000a184 <show_chassis_sysErr+0x37c>
80009f88:	18 98       	mov	r8,r12
80009f8a:	ec 08 00 08 	add	r8,r6,r8
80009f8e:	30 3a       	mov	r10,3
80009f90:	4f eb       	lddpc	r11,8000a188 <show_chassis_sysErr+0x380>
80009f92:	10 9c       	mov	r12,r8
80009f94:	f0 1f 00 7a 	mcall	8000a17c <show_chassis_sysErr+0x374>
80009f98:	c1 08       	rjmp	80009fb8 <show_chassis_sysErr+0x1b0>
		}
		else
		{
			strcat(str, "P ");
80009f9a:	ee c6 00 64 	sub	r6,r7,100
80009f9e:	ee c8 00 64 	sub	r8,r7,100
80009fa2:	10 9c       	mov	r12,r8
80009fa4:	f0 1f 00 78 	mcall	8000a184 <show_chassis_sysErr+0x37c>
80009fa8:	18 98       	mov	r8,r12
80009faa:	ec 08 00 08 	add	r8,r6,r8
80009fae:	30 3a       	mov	r10,3
80009fb0:	4f 7b       	lddpc	r11,8000a18c <show_chassis_sysErr+0x384>
80009fb2:	10 9c       	mov	r12,r8
80009fb4:	f0 1f 00 72 	mcall	8000a17c <show_chassis_sysErr+0x374>
 *	Flash
 */

	sprintf(str, "Flash (0..1)                           ");
	
	for (int i=0; i<2; i++)
80009fb8:	ee f8 ff f4 	ld.w	r8,r7[-12]
80009fbc:	2f f8       	sub	r8,-1
80009fbe:	ef 48 ff f4 	st.w	r7[-12],r8
80009fc2:	ee f8 ff f4 	ld.w	r8,r7[-12]
80009fc6:	58 18       	cp.w	r8,1
80009fc8:	fe 9a ff cd 	brle	80009f62 <show_chassis_sysErr+0x15a>
		{
			strcat(str, "P ");
		}
	}
	
	print_ecdbg(str);
80009fcc:	ee c8 00 64 	sub	r8,r7,100
80009fd0:	10 9c       	mov	r12,r8
80009fd2:	f0 1f 00 69 	mcall	8000a174 <show_chassis_sysErr+0x36c>
	print_ecdbg("\r\n");
80009fd6:	4e fc       	lddpc	r12,8000a190 <show_chassis_sysErr+0x388>
80009fd8:	f0 1f 00 67 	mcall	8000a174 <show_chassis_sysErr+0x36c>
	
/*
 * LED board serial ID checksums
 */	
	sprintf(str, "LED Board Serial ID Checksums (0..4)   ");
80009fdc:	ee c8 00 64 	sub	r8,r7,100
80009fe0:	32 8a       	mov	r10,40
80009fe2:	4e fb       	lddpc	r11,8000a19c <show_chassis_sysErr+0x394>
80009fe4:	10 9c       	mov	r12,r8
80009fe6:	f0 1f 00 66 	mcall	8000a17c <show_chassis_sysErr+0x374>
	
	for (int i=0; i<NUM_LED_BOARDS; i++)
80009fea:	30 08       	mov	r8,0
80009fec:	ef 48 ff f8 	st.w	r7[-8],r8
80009ff0:	c3 28       	rjmp	8000a054 <show_chassis_sysErr+0x24c>
	{
		if ((sysErr.ledBrdSerialIdCsum & BIT(i)) == SE_FAIL)
80009ff2:	4e 48       	lddpc	r8,8000a180 <show_chassis_sysErr+0x378>
80009ff4:	f1 38 00 0c 	ld.ub	r8,r8[12]
80009ff8:	10 99       	mov	r9,r8
80009ffa:	30 1a       	mov	r10,1
80009ffc:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000a000:	f4 08 09 48 	lsl	r8,r10,r8
8000a004:	f3 e8 00 08 	and	r8,r9,r8
8000a008:	58 18       	cp.w	r8,1
8000a00a:	c1 11       	brne	8000a02c <show_chassis_sysErr+0x224>
		{
			strcat(str, "F ");
8000a00c:	ee c6 00 64 	sub	r6,r7,100
8000a010:	ee c8 00 64 	sub	r8,r7,100
8000a014:	10 9c       	mov	r12,r8
8000a016:	f0 1f 00 5c 	mcall	8000a184 <show_chassis_sysErr+0x37c>
8000a01a:	18 98       	mov	r8,r12
8000a01c:	ec 08 00 08 	add	r8,r6,r8
8000a020:	30 3a       	mov	r10,3
8000a022:	4d ab       	lddpc	r11,8000a188 <show_chassis_sysErr+0x380>
8000a024:	10 9c       	mov	r12,r8
8000a026:	f0 1f 00 56 	mcall	8000a17c <show_chassis_sysErr+0x374>
8000a02a:	c1 08       	rjmp	8000a04a <show_chassis_sysErr+0x242>
		}
		else
		{
			strcat(str, "P ");
8000a02c:	ee c6 00 64 	sub	r6,r7,100
8000a030:	ee c8 00 64 	sub	r8,r7,100
8000a034:	10 9c       	mov	r12,r8
8000a036:	f0 1f 00 54 	mcall	8000a184 <show_chassis_sysErr+0x37c>
8000a03a:	18 98       	mov	r8,r12
8000a03c:	ec 08 00 08 	add	r8,r6,r8
8000a040:	30 3a       	mov	r10,3
8000a042:	4d 3b       	lddpc	r11,8000a18c <show_chassis_sysErr+0x384>
8000a044:	10 9c       	mov	r12,r8
8000a046:	f0 1f 00 4e 	mcall	8000a17c <show_chassis_sysErr+0x374>
/*
 * LED board serial ID checksums
 */	
	sprintf(str, "LED Board Serial ID Checksums (0..4)   ");
	
	for (int i=0; i<NUM_LED_BOARDS; i++)
8000a04a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000a04e:	2f f8       	sub	r8,-1
8000a050:	ef 48 ff f8 	st.w	r7[-8],r8
8000a054:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000a058:	58 48       	cp.w	r8,4
8000a05a:	fe 9a ff cc 	brle	80009ff2 <show_chassis_sysErr+0x1ea>
		{
			strcat(str, "P ");
		}
	}

	print_ecdbg(str);
8000a05e:	ee c8 00 64 	sub	r8,r7,100
8000a062:	10 9c       	mov	r12,r8
8000a064:	f0 1f 00 44 	mcall	8000a174 <show_chassis_sysErr+0x36c>
	print_ecdbg("\r\n");
8000a068:	4c ac       	lddpc	r12,8000a190 <show_chassis_sysErr+0x388>
8000a06a:	f0 1f 00 43 	mcall	8000a174 <show_chassis_sysErr+0x36c>
	

/*
 * LED Board Side Max Usage Reached
 */
	sprintf(str, "LED Board Side Max Usage (0..7)        ");
8000a06e:	ee c8 00 64 	sub	r8,r7,100
8000a072:	32 8a       	mov	r10,40
8000a074:	4c bb       	lddpc	r11,8000a1a0 <show_chassis_sysErr+0x398>
8000a076:	10 9c       	mov	r12,r8
8000a078:	f0 1f 00 41 	mcall	8000a17c <show_chassis_sysErr+0x374>
	
	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
8000a07c:	30 08       	mov	r8,0
8000a07e:	ef 48 ff fc 	st.w	r7[-4],r8
8000a082:	c3 18       	rjmp	8000a0e4 <show_chassis_sysErr+0x2dc>
	{
		if (ledBrdSide[i].maxUsageReached)
8000a084:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000a088:	4c 7a       	lddpc	r10,8000a1a4 <show_chassis_sysErr+0x39c>
8000a08a:	12 98       	mov	r8,r9
8000a08c:	a3 68       	lsl	r8,0x2
8000a08e:	12 08       	add	r8,r9
8000a090:	f4 08 00 08 	add	r8,r10,r8
8000a094:	2f e8       	sub	r8,-2
8000a096:	11 88       	ld.ub	r8,r8[0x0]
8000a098:	58 08       	cp.w	r8,0
8000a09a:	c1 10       	breq	8000a0bc <show_chassis_sysErr+0x2b4>
		{
			strcat(str, "F ");
8000a09c:	ee c6 00 64 	sub	r6,r7,100
8000a0a0:	ee c8 00 64 	sub	r8,r7,100
8000a0a4:	10 9c       	mov	r12,r8
8000a0a6:	f0 1f 00 38 	mcall	8000a184 <show_chassis_sysErr+0x37c>
8000a0aa:	18 98       	mov	r8,r12
8000a0ac:	ec 08 00 08 	add	r8,r6,r8
8000a0b0:	30 3a       	mov	r10,3
8000a0b2:	4b 6b       	lddpc	r11,8000a188 <show_chassis_sysErr+0x380>
8000a0b4:	10 9c       	mov	r12,r8
8000a0b6:	f0 1f 00 32 	mcall	8000a17c <show_chassis_sysErr+0x374>
8000a0ba:	c1 08       	rjmp	8000a0da <show_chassis_sysErr+0x2d2>
		}
		else
		{
			strcat(str, "P ");
8000a0bc:	ee c6 00 64 	sub	r6,r7,100
8000a0c0:	ee c8 00 64 	sub	r8,r7,100
8000a0c4:	10 9c       	mov	r12,r8
8000a0c6:	f0 1f 00 30 	mcall	8000a184 <show_chassis_sysErr+0x37c>
8000a0ca:	18 98       	mov	r8,r12
8000a0cc:	ec 08 00 08 	add	r8,r6,r8
8000a0d0:	30 3a       	mov	r10,3
8000a0d2:	4a fb       	lddpc	r11,8000a18c <show_chassis_sysErr+0x384>
8000a0d4:	10 9c       	mov	r12,r8
8000a0d6:	f0 1f 00 2a 	mcall	8000a17c <show_chassis_sysErr+0x374>
/*
 * LED Board Side Max Usage Reached
 */
	sprintf(str, "LED Board Side Max Usage (0..7)        ");
	
	for (int i=0; i<NUM_LED_BOARD_SIDES; i++)
8000a0da:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000a0de:	2f f8       	sub	r8,-1
8000a0e0:	ef 48 ff fc 	st.w	r7[-4],r8
8000a0e4:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000a0e8:	58 78       	cp.w	r8,7
8000a0ea:	fe 9a ff cd 	brle	8000a084 <show_chassis_sysErr+0x27c>
		{
			strcat(str, "P ");
		}
	}

	print_ecdbg(str);
8000a0ee:	ee c8 00 64 	sub	r8,r7,100
8000a0f2:	10 9c       	mov	r12,r8
8000a0f4:	f0 1f 00 20 	mcall	8000a174 <show_chassis_sysErr+0x36c>
	print_ecdbg("\r\n");
8000a0f8:	4a 6c       	lddpc	r12,8000a190 <show_chassis_sysErr+0x388>
8000a0fa:	f0 1f 00 1f 	mcall	8000a174 <show_chassis_sysErr+0x36c>

/*
 * Usage Struct Full
 */

	sprintf(str, "Usage Struct Open Slots                ");
8000a0fe:	ee c8 00 64 	sub	r8,r7,100
8000a102:	32 8a       	mov	r10,40
8000a104:	4a 9b       	lddpc	r11,8000a1a8 <show_chassis_sysErr+0x3a0>
8000a106:	10 9c       	mov	r12,r8
8000a108:	f0 1f 00 1d 	mcall	8000a17c <show_chassis_sysErr+0x374>
	if (sysErr.usageStructsFull == SE_FAIL)
8000a10c:	49 d8       	lddpc	r8,8000a180 <show_chassis_sysErr+0x378>
8000a10e:	f1 39 00 0e 	ld.ub	r9,r8[14]
8000a112:	30 18       	mov	r8,1
8000a114:	f0 09 18 00 	cp.b	r9,r8
8000a118:	c1 11       	brne	8000a13a <show_chassis_sysErr+0x332>
	{
		strcat(str, "F \r\n");
8000a11a:	ee c6 00 64 	sub	r6,r7,100
8000a11e:	ee c8 00 64 	sub	r8,r7,100
8000a122:	10 9c       	mov	r12,r8
8000a124:	f0 1f 00 18 	mcall	8000a184 <show_chassis_sysErr+0x37c>
8000a128:	18 98       	mov	r8,r12
8000a12a:	ec 08 00 08 	add	r8,r6,r8
8000a12e:	30 5a       	mov	r10,5
8000a130:	49 fb       	lddpc	r11,8000a1ac <show_chassis_sysErr+0x3a4>
8000a132:	10 9c       	mov	r12,r8
8000a134:	f0 1f 00 12 	mcall	8000a17c <show_chassis_sysErr+0x374>
8000a138:	c1 08       	rjmp	8000a158 <show_chassis_sysErr+0x350>
	}
	else
	{
		strcat(str, "P \r\n");
8000a13a:	ee c6 00 64 	sub	r6,r7,100
8000a13e:	ee c8 00 64 	sub	r8,r7,100
8000a142:	10 9c       	mov	r12,r8
8000a144:	f0 1f 00 10 	mcall	8000a184 <show_chassis_sysErr+0x37c>
8000a148:	18 98       	mov	r8,r12
8000a14a:	ec 08 00 08 	add	r8,r6,r8
8000a14e:	30 5a       	mov	r10,5
8000a150:	49 8b       	lddpc	r11,8000a1b0 <show_chassis_sysErr+0x3a8>
8000a152:	10 9c       	mov	r12,r8
8000a154:	f0 1f 00 0a 	mcall	8000a17c <show_chassis_sysErr+0x374>
	}
	
	print_ecdbg(str);
8000a158:	ee c8 00 64 	sub	r8,r7,100
8000a15c:	10 9c       	mov	r12,r8
8000a15e:	f0 1f 00 06 	mcall	8000a174 <show_chassis_sysErr+0x36c>
	print_ecdbg("\r\n");
8000a162:	48 cc       	lddpc	r12,8000a190 <show_chassis_sysErr+0x388>
8000a164:	f0 1f 00 04 	mcall	8000a174 <show_chassis_sysErr+0x36c>

}
8000a168:	2e 7d       	sub	sp,-100
8000a16a:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000a16e:	00 00       	add	r0,r0
8000a170:	80 00       	ld.sh	r0,r0[0x0]
8000a172:	68 d8       	ld.w	r8,r4[0x34]
8000a174:	80 00       	ld.sh	r0,r0[0x0]
8000a176:	33 38       	mov	r8,51
8000a178:	80 00       	ld.sh	r0,r0[0x0]
8000a17a:	68 f4       	ld.w	r4,r4[0x3c]
8000a17c:	80 00       	ld.sh	r0,r0[0x0]
8000a17e:	c2 9a       	rjmp	80009dd0 <show_chassis_status_info+0x49c>
8000a180:	00 00       	add	r0,r0
8000a182:	0c 34       	cp.w	r4,r6
8000a184:	80 00       	ld.sh	r0,r0[0x0]
8000a186:	c4 30       	breq	8000a20c <show_chassis_all_LED_boards+0x58>
8000a188:	80 00       	ld.sh	r0,r0[0x0]
8000a18a:	69 1c       	ld.w	r12,r4[0x44]
8000a18c:	80 00       	ld.sh	r0,r0[0x0]
8000a18e:	69 20       	ld.w	r0,r4[0x48]
8000a190:	80 00       	ld.sh	r0,r0[0x0]
8000a192:	64 e8       	ld.w	r8,r2[0x38]
8000a194:	80 00       	ld.sh	r0,r0[0x0]
8000a196:	69 24       	ld.w	r4,r4[0x48]
8000a198:	80 00       	ld.sh	r0,r0[0x0]
8000a19a:	69 4c       	ld.w	r12,r4[0x50]
8000a19c:	80 00       	ld.sh	r0,r0[0x0]
8000a19e:	69 74       	ld.w	r4,r4[0x5c]
8000a1a0:	80 00       	ld.sh	r0,r0[0x0]
8000a1a2:	69 9c       	ld.w	r12,r4[0x64]
8000a1a4:	00 00       	add	r0,r0
8000a1a6:	0c 5c       	eor	r12,r6
8000a1a8:	80 00       	ld.sh	r0,r0[0x0]
8000a1aa:	69 c4       	ld.w	r4,r4[0x70]
8000a1ac:	80 00       	ld.sh	r0,r0[0x0]
8000a1ae:	69 ec       	ld.w	r12,r4[0x78]
8000a1b0:	80 00       	ld.sh	r0,r0[0x0]
8000a1b2:	69 f4       	ld.w	r4,r4[0x7c]

8000a1b4 <show_chassis_all_LED_boards>:

void show_chassis_all_LED_boards(void);
void show_chassis_all_LED_boards(void)
{
8000a1b4:	eb cd 40 c0 	pushm	r6-r7,lr
8000a1b8:	1a 97       	mov	r7,sp
8000a1ba:	21 5d       	sub	sp,84
	char str[80];
	int i = 0;
8000a1bc:	30 08       	mov	r8,0
8000a1be:	ef 48 ff fc 	st.w	r7[-4],r8

	print_ecdbg("\r\n***LED BOARDS MASTER LIST***\r\n\r\n");
8000a1c2:	4c 4c       	lddpc	r12,8000a2d0 <show_chassis_all_LED_boards+0x11c>
8000a1c4:	f0 1f 00 44 	mcall	8000a2d4 <show_chassis_all_LED_boards+0x120>
			sprintf(str, "%2d) %02X%02X%02X%02X%02X%02X ", i,
				usageShdw[0].u[i].id[0],usageShdw[0].u[i].id[1],usageShdw[0].u[i].id[2],usageShdw[0].u[i].id[3],usageShdw[0].u[i].id[4],usageShdw[0].u[i].id[5]);
			
			if (usageShdw[0].u[i].top_botn)
#else
		if (ush.u[i].slotFilled)
8000a1c8:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000a1cc:	4c 38       	lddpc	r8,8000a2d8 <show_chassis_all_LED_boards+0x124>
8000a1ce:	a1 79       	lsl	r9,0x1
8000a1d0:	2f f9       	sub	r9,-1
8000a1d2:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
8000a1d6:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
8000a1da:	5c 58       	castu.b	r8
8000a1dc:	c7 40       	breq	8000a2c4 <show_chassis_all_LED_boards+0x110>
		{
			sprintf(str, "%2d) %02X%02X%02X%02X%02X%02X ", i,
			ush.u[i].id[0],ush.u[i].id[1],ush.u[i].id[2],ush.u[i].id[3],ush.u[i].id[4],ush.u[i].id[5]);
8000a1de:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000a1e2:	4b e9       	lddpc	r9,8000a2d8 <show_chassis_all_LED_boards+0x124>
8000a1e4:	a3 78       	lsl	r8,0x3
8000a1e6:	f2 08 00 08 	add	r8,r9,r8
8000a1ea:	11 d8       	ld.ub	r8,r8[0x5]
			
			if (usageShdw[0].u[i].top_botn)
#else
		if (ush.u[i].slotFilled)
		{
			sprintf(str, "%2d) %02X%02X%02X%02X%02X%02X ", i,
8000a1ec:	10 96       	mov	r6,r8
			ush.u[i].id[0],ush.u[i].id[1],ush.u[i].id[2],ush.u[i].id[3],ush.u[i].id[4],ush.u[i].id[5]);
8000a1ee:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000a1f2:	4b a8       	lddpc	r8,8000a2d8 <show_chassis_all_LED_boards+0x124>
8000a1f4:	a1 79       	lsl	r9,0x1
8000a1f6:	2f f9       	sub	r9,-1
8000a1f8:	f0 09 07 28 	ld.ub	r8,r8[r9<<0x2]
			
			if (usageShdw[0].u[i].top_botn)
#else
		if (ush.u[i].slotFilled)
		{
			sprintf(str, "%2d) %02X%02X%02X%02X%02X%02X ", i,
8000a1fc:	10 9e       	mov	lr,r8
			ush.u[i].id[0],ush.u[i].id[1],ush.u[i].id[2],ush.u[i].id[3],ush.u[i].id[4],ush.u[i].id[5]);
8000a1fe:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000a202:	4b 69       	lddpc	r9,8000a2d8 <show_chassis_all_LED_boards+0x124>
8000a204:	a3 78       	lsl	r8,0x3
8000a206:	f2 08 00 08 	add	r8,r9,r8
8000a20a:	11 b8       	ld.ub	r8,r8[0x3]
			
			if (usageShdw[0].u[i].top_botn)
#else
		if (ush.u[i].slotFilled)
		{
			sprintf(str, "%2d) %02X%02X%02X%02X%02X%02X ", i,
8000a20c:	10 9c       	mov	r12,r8
			ush.u[i].id[0],ush.u[i].id[1],ush.u[i].id[2],ush.u[i].id[3],ush.u[i].id[4],ush.u[i].id[5]);
8000a20e:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000a212:	4b 28       	lddpc	r8,8000a2d8 <show_chassis_all_LED_boards+0x124>
8000a214:	a3 69       	lsl	r9,0x2
8000a216:	2f f9       	sub	r9,-1
8000a218:	f0 09 07 18 	ld.ub	r8,r8[r9<<0x1]
			
			if (usageShdw[0].u[i].top_botn)
#else
		if (ush.u[i].slotFilled)
		{
			sprintf(str, "%2d) %02X%02X%02X%02X%02X%02X ", i,
8000a21c:	10 9b       	mov	r11,r8
			ush.u[i].id[0],ush.u[i].id[1],ush.u[i].id[2],ush.u[i].id[3],ush.u[i].id[4],ush.u[i].id[5]);
8000a21e:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000a222:	4a e9       	lddpc	r9,8000a2d8 <show_chassis_all_LED_boards+0x124>
8000a224:	a3 78       	lsl	r8,0x3
8000a226:	f2 08 00 08 	add	r8,r9,r8
8000a22a:	11 98       	ld.ub	r8,r8[0x1]
			
			if (usageShdw[0].u[i].top_botn)
#else
		if (ush.u[i].slotFilled)
		{
			sprintf(str, "%2d) %02X%02X%02X%02X%02X%02X ", i,
8000a22c:	10 9a       	mov	r10,r8
			ush.u[i].id[0],ush.u[i].id[1],ush.u[i].id[2],ush.u[i].id[3],ush.u[i].id[4],ush.u[i].id[5]);
8000a22e:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000a232:	4a a8       	lddpc	r8,8000a2d8 <show_chassis_all_LED_boards+0x124>
8000a234:	f0 09 07 38 	ld.ub	r8,r8[r9<<0x3]
			
			if (usageShdw[0].u[i].top_botn)
#else
		if (ush.u[i].slotFilled)
		{
			sprintf(str, "%2d) %02X%02X%02X%02X%02X%02X ", i,
8000a238:	10 99       	mov	r9,r8
8000a23a:	ee c8 00 54 	sub	r8,r7,84
8000a23e:	1a d6       	st.w	--sp,r6
8000a240:	1a de       	st.w	--sp,lr
8000a242:	1a dc       	st.w	--sp,r12
8000a244:	1a db       	st.w	--sp,r11
8000a246:	1a da       	st.w	--sp,r10
8000a248:	1a d9       	st.w	--sp,r9
8000a24a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000a24e:	1a d9       	st.w	--sp,r9
8000a250:	4a 3b       	lddpc	r11,8000a2dc <show_chassis_all_LED_boards+0x128>
8000a252:	10 9c       	mov	r12,r8
8000a254:	f0 1f 00 23 	mcall	8000a2e0 <show_chassis_all_LED_boards+0x12c>
8000a258:	2f 9d       	sub	sp,-28
			ush.u[i].id[0],ush.u[i].id[1],ush.u[i].id[2],ush.u[i].id[3],ush.u[i].id[4],ush.u[i].id[5]);
			
			if (ush.u[i].top_botn)
8000a25a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000a25e:	49 f8       	lddpc	r8,8000a2d8 <show_chassis_all_LED_boards+0x124>
8000a260:	a1 79       	lsl	r9,0x1
8000a262:	2f f9       	sub	r9,-1
8000a264:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
8000a268:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
8000a26c:	5c 58       	castu.b	r8
8000a26e:	c1 10       	breq	8000a290 <show_chassis_all_LED_boards+0xdc>

#endif //SERIAL_ID_AND_ALL_USAGE_COMBINED			
			{
				strcat(str, " TOP\r\n");
8000a270:	ee c6 00 54 	sub	r6,r7,84
8000a274:	ee c8 00 54 	sub	r8,r7,84
8000a278:	10 9c       	mov	r12,r8
8000a27a:	f0 1f 00 1b 	mcall	8000a2e4 <show_chassis_all_LED_boards+0x130>
8000a27e:	18 98       	mov	r8,r12
8000a280:	ec 08 00 08 	add	r8,r6,r8
8000a284:	30 7a       	mov	r10,7
8000a286:	49 9b       	lddpc	r11,8000a2e8 <show_chassis_all_LED_boards+0x134>
8000a288:	10 9c       	mov	r12,r8
8000a28a:	f0 1f 00 19 	mcall	8000a2ec <show_chassis_all_LED_boards+0x138>
8000a28e:	c1 08       	rjmp	8000a2ae <show_chassis_all_LED_boards+0xfa>
			}
			else
			{
				strcat(str, " BOT\r\n");
8000a290:	ee c6 00 54 	sub	r6,r7,84
8000a294:	ee c8 00 54 	sub	r8,r7,84
8000a298:	10 9c       	mov	r12,r8
8000a29a:	f0 1f 00 13 	mcall	8000a2e4 <show_chassis_all_LED_boards+0x130>
8000a29e:	18 98       	mov	r8,r12
8000a2a0:	ec 08 00 08 	add	r8,r6,r8
8000a2a4:	30 7a       	mov	r10,7
8000a2a6:	49 3b       	lddpc	r11,8000a2f0 <show_chassis_all_LED_boards+0x13c>
8000a2a8:	10 9c       	mov	r12,r8
8000a2aa:	f0 1f 00 11 	mcall	8000a2ec <show_chassis_all_LED_boards+0x138>
			}
			
			print_ecdbg(str);
8000a2ae:	ee c8 00 54 	sub	r8,r7,84
8000a2b2:	10 9c       	mov	r12,r8
8000a2b4:	f0 1f 00 08 	mcall	8000a2d4 <show_chassis_all_LED_boards+0x120>
		}
		else
		{
			break; //LED boards are stored contiguously, so if we hit a blank spot we are done with the entries in the list
		}
		i++;
8000a2b8:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000a2bc:	2f f8       	sub	r8,-1
8000a2be:	ef 48 ff fc 	st.w	r7[-4],r8
		
	}
8000a2c2:	c8 3b       	rjmp	8000a1c8 <show_chassis_all_LED_boards+0x14>
	
	print_ecdbg("\r\n\r\n");
8000a2c4:	48 cc       	lddpc	r12,8000a2f4 <show_chassis_all_LED_boards+0x140>
8000a2c6:	f0 1f 00 04 	mcall	8000a2d4 <show_chassis_all_LED_boards+0x120>

}
8000a2ca:	2e bd       	sub	sp,-84
8000a2cc:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000a2d0:	80 00       	ld.sh	r0,r0[0x0]
8000a2d2:	69 fc       	ld.w	r12,r4[0x7c]
8000a2d4:	80 00       	ld.sh	r0,r0[0x0]
8000a2d6:	33 38       	mov	r8,51
8000a2d8:	00 00       	add	r0,r0
8000a2da:	08 34       	cp.w	r4,r4
8000a2dc:	80 00       	ld.sh	r0,r0[0x0]
8000a2de:	6a 20       	ld.w	r0,r5[0x8]
8000a2e0:	80 00       	ld.sh	r0,r0[0x0]
8000a2e2:	c3 f0       	breq	8000a360 <service_ecdbg_input+0x50>
8000a2e4:	80 00       	ld.sh	r0,r0[0x0]
8000a2e6:	c4 30       	breq	8000a36c <service_ecdbg_input+0x5c>
8000a2e8:	80 00       	ld.sh	r0,r0[0x0]
8000a2ea:	6a 40       	ld.w	r0,r5[0x10]
8000a2ec:	80 00       	ld.sh	r0,r0[0x0]
8000a2ee:	c2 9a       	rjmp	80009f40 <show_chassis_sysErr+0x138>
8000a2f0:	80 00       	ld.sh	r0,r0[0x0]
8000a2f2:	6a 48       	ld.w	r8,r5[0x10]
8000a2f4:	80 00       	ld.sh	r0,r0[0x0]
8000a2f6:	6a 50       	ld.w	r0,r5[0x14]

8000a2f8 <show_help_and_prompt>:

void show_help_and_prompt(void);
void show_help_and_prompt(void)
{
8000a2f8:	eb cd 40 80 	pushm	r7,lr
8000a2fc:	1a 97       	mov	r7,sp
	print_ecdbg("Type 'H' for help.\r\n\r\n");
8000a2fe:	48 3c       	lddpc	r12,8000a308 <show_help_and_prompt+0x10>
8000a300:	f0 1f 00 03 	mcall	8000a30c <show_help_and_prompt+0x14>
}
8000a304:	e3 cd 80 80 	ldm	sp++,r7,pc
8000a308:	80 00       	ld.sh	r0,r0[0x0]
8000a30a:	6a 58       	ld.w	r8,r5[0x14]
8000a30c:	80 00       	ld.sh	r0,r0[0x0]
8000a30e:	33 38       	mov	r8,51

8000a310 <service_ecdbg_input>:
unsigned char cmdIdx = 0;
unsigned char initialDTE = 20;

void service_ecdbg_input(void);
void service_ecdbg_input(void)
{
8000a310:	eb cd 40 80 	pushm	r7,lr
8000a314:	1a 97       	mov	r7,sp
8000a316:	20 3d       	sub	sp,12
	int rx_char;
	unsigned int tmpNewDte;
	unsigned char tryToChangeDte = 0;
8000a318:	30 08       	mov	r8,0
8000a31a:	ef 68 ff ff 	st.b	r7[-1],r8

	if (usart_read_char(ECDBG_USART, &rx_char) != USART_SUCCESS)
8000a31e:	ee c8 00 0c 	sub	r8,r7,12
8000a322:	10 9b       	mov	r11,r8
8000a324:	fe 7c 28 00 	mov	r12,-55296
8000a328:	f0 1f 00 ab 	mcall	8000a5d4 <service_ecdbg_input+0x2c4>
8000a32c:	18 98       	mov	r8,r12
8000a32e:	58 08       	cp.w	r8,0
8000a330:	e0 81 01 40 	brne	8000a5b0 <service_ecdbg_input+0x2a0>
	{
		return;
	}

	if (rx_char == USART_FAILURE)
8000a334:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000a338:	5b f8       	cp.w	r8,-1
8000a33a:	e0 80 01 3d 	breq	8000a5b4 <service_ecdbg_input+0x2a4>
	{
//26may15 why are we getting this? ignore for now		usart_write_line(ECDBG_USART, "UART error\r\n");
		return;
	}
	if (rx_char == '\x03')
8000a33e:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000a342:	58 38       	cp.w	r8,3
8000a344:	e0 80 01 3a 	breq	8000a5b8 <service_ecdbg_input+0x2a8>
	{
		return;
	}
	
	if ((rx_char < 0x0a) || (rx_char > 0x7a))
8000a348:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000a34c:	58 98       	cp.w	r8,9
8000a34e:	e0 8a 01 37 	brle	8000a5bc <service_ecdbg_input+0x2ac>
8000a352:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000a356:	e0 48 00 7a 	cp.w	r8,122
8000a35a:	e0 89 01 33 	brgt	8000a5c0 <service_ecdbg_input+0x2b0>
	{
		return; //completely out of range, ignore
	}
	
	
	if ((rx_char == 0x0d) ||							//carriage return
8000a35e:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000a362:	58 d8       	cp.w	r8,13
8000a364:	c2 e0       	breq	8000a3c0 <service_ecdbg_input+0xb0>
		(rx_char == 0x0a) ||							//line feed
8000a366:	ee f8 ff f4 	ld.w	r8,r7[-12]
	{
		return; //completely out of range, ignore
	}
	
	
	if ((rx_char == 0x0d) ||							//carriage return
8000a36a:	58 a8       	cp.w	r8,10
8000a36c:	c2 a0       	breq	8000a3c0 <service_ecdbg_input+0xb0>
		(rx_char == 0x0a) ||							//line feed
		(rx_char == 0x20) ||							//space
8000a36e:	ee f8 ff f4 	ld.w	r8,r7[-12]
	{
		return; //completely out of range, ignore
	}
	
	
	if ((rx_char == 0x0d) ||							//carriage return
8000a372:	e0 48 00 20 	cp.w	r8,32
8000a376:	c2 50       	breq	8000a3c0 <service_ecdbg_input+0xb0>
		(rx_char == 0x0a) ||							//line feed
		(rx_char == 0x20) ||							//space
		((rx_char >= 0x30) && (rx_char <= 0x39)) ||		//decimal number
8000a378:	ee f8 ff f4 	ld.w	r8,r7[-12]
	{
		return; //completely out of range, ignore
	}
	
	
	if ((rx_char == 0x0d) ||							//carriage return
8000a37c:	e0 48 00 2f 	cp.w	r8,47
8000a380:	e0 8a 00 08 	brle	8000a390 <service_ecdbg_input+0x80>
		(rx_char == 0x0a) ||							//line feed
		(rx_char == 0x20) ||							//space
		((rx_char >= 0x30) && (rx_char <= 0x39)) ||		//decimal number
8000a384:	ee f8 ff f4 	ld.w	r8,r7[-12]
	{
		return; //completely out of range, ignore
	}
	
	
	if ((rx_char == 0x0d) ||							//carriage return
8000a388:	e0 48 00 39 	cp.w	r8,57
8000a38c:	e0 8a 00 1a 	brle	8000a3c0 <service_ecdbg_input+0xb0>
		(rx_char == 0x0a) ||							//line feed
		(rx_char == 0x20) ||							//space
		((rx_char >= 0x30) && (rx_char <= 0x39)) ||		//decimal number
		((rx_char >= 0x41) && (rx_char <= 0x5a)) ||		//upper case alpha
8000a390:	ee f8 ff f4 	ld.w	r8,r7[-12]
	{
		return; //completely out of range, ignore
	}
	
	
	if ((rx_char == 0x0d) ||							//carriage return
8000a394:	e0 48 00 40 	cp.w	r8,64
8000a398:	e0 8a 00 08 	brle	8000a3a8 <service_ecdbg_input+0x98>
		(rx_char == 0x0a) ||							//line feed
		(rx_char == 0x20) ||							//space
		((rx_char >= 0x30) && (rx_char <= 0x39)) ||		//decimal number
		((rx_char >= 0x41) && (rx_char <= 0x5a)) ||		//upper case alpha
8000a39c:	ee f8 ff f4 	ld.w	r8,r7[-12]
	{
		return; //completely out of range, ignore
	}
	
	
	if ((rx_char == 0x0d) ||							//carriage return
8000a3a0:	e0 48 00 5a 	cp.w	r8,90
8000a3a4:	e0 8a 00 0e 	brle	8000a3c0 <service_ecdbg_input+0xb0>
		(rx_char == 0x0a) ||							//line feed
		(rx_char == 0x20) ||							//space
		((rx_char >= 0x30) && (rx_char <= 0x39)) ||		//decimal number
		((rx_char >= 0x41) && (rx_char <= 0x5a)) ||		//upper case alpha
		((rx_char >= 0x61) && (rx_char <= 0x7a)))		//lower case alpha
8000a3a8:	ee f8 ff f4 	ld.w	r8,r7[-12]
	{
		return; //completely out of range, ignore
	}
	
	
	if ((rx_char == 0x0d) ||							//carriage return
8000a3ac:	e0 48 00 60 	cp.w	r8,96
8000a3b0:	e0 8a 01 0a 	brle	8000a5c4 <service_ecdbg_input+0x2b4>
		(rx_char == 0x0a) ||							//line feed
		(rx_char == 0x20) ||							//space
		((rx_char >= 0x30) && (rx_char <= 0x39)) ||		//decimal number
		((rx_char >= 0x41) && (rx_char <= 0x5a)) ||		//upper case alpha
		((rx_char >= 0x61) && (rx_char <= 0x7a)))		//lower case alpha
8000a3b4:	ee f8 ff f4 	ld.w	r8,r7[-12]
	{
		return; //completely out of range, ignore
	}
	
	
	if ((rx_char == 0x0d) ||							//carriage return
8000a3b8:	e0 48 00 7a 	cp.w	r8,122
8000a3bc:	e0 89 01 06 	brgt	8000a5c8 <service_ecdbg_input+0x2b8>
		(rx_char == 0x20) ||							//space
		((rx_char >= 0x30) && (rx_char <= 0x39)) ||		//decimal number
		((rx_char >= 0x41) && (rx_char <= 0x5a)) ||		//upper case alpha
		((rx_char >= 0x61) && (rx_char <= 0x7a)))		//lower case alpha
	{
		if (rx_char == 0x50)
8000a3c0:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000a3c4:	e0 48 00 50 	cp.w	r8,80
8000a3c8:	e0 80 01 02 	breq	8000a5cc <service_ecdbg_input+0x2bc>
	{
		return;
	}


	cmd[cmdIdx++] = rx_char;
8000a3cc:	fe f8 02 0c 	ld.w	r8,pc[524]
8000a3d0:	11 88       	ld.ub	r8,r8[0x0]
8000a3d2:	10 9a       	mov	r10,r8
8000a3d4:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000a3d8:	5c 59       	castu.b	r9
8000a3da:	fe fb 02 02 	ld.w	r11,pc[514]
8000a3de:	f6 0a 0b 09 	st.b	r11[r10],r9
8000a3e2:	2f f8       	sub	r8,-1
8000a3e4:	5c 58       	castu.b	r8
8000a3e6:	4f d9       	lddpc	r9,8000a5d8 <service_ecdbg_input+0x2c8>
8000a3e8:	b2 88       	st.b	r9[0x0],r8
	
	usart_putchar(ECDBG_USART, rx_char);
8000a3ea:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000a3ee:	10 9b       	mov	r11,r8
8000a3f0:	fe 7c 28 00 	mov	r12,-55296
8000a3f4:	f0 1f 00 7b 	mcall	8000a5e0 <service_ecdbg_input+0x2d0>
	if (rx_char == '\r')
8000a3f8:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000a3fc:	58 d8       	cp.w	r8,13
8000a3fe:	e0 81 00 e8 	brne	8000a5ce <service_ecdbg_input+0x2be>
	{ 
		if (cmdIdx == 2)
8000a402:	4f 68       	lddpc	r8,8000a5d8 <service_ecdbg_input+0x2c8>
8000a404:	11 89       	ld.ub	r9,r8[0x0]
8000a406:	30 28       	mov	r8,2
8000a408:	f0 09 18 00 	cp.b	r9,r8
8000a40c:	c4 51       	brne	8000a496 <service_ecdbg_input+0x186>
		{
			switch(cmd[0])
8000a40e:	4f 48       	lddpc	r8,8000a5dc <service_ecdbg_input+0x2cc>
8000a410:	11 88       	ld.ub	r8,r8[0x0]
8000a412:	e0 48 00 53 	cp.w	r8,83
8000a416:	c3 70       	breq	8000a484 <service_ecdbg_input+0x174>
8000a418:	e0 89 00 09 	brgt	8000a42a <service_ecdbg_input+0x11a>
8000a41c:	e0 48 00 44 	cp.w	r8,68
8000a420:	c2 50       	breq	8000a46a <service_ecdbg_input+0x15a>
8000a422:	e0 48 00 48 	cp.w	r8,72
8000a426:	c0 c0       	breq	8000a43e <service_ecdbg_input+0x12e>
				case 'S':
				case 's':
					show_chassis_status_info();
					show_chassis_sysErr();
					show_chassis_all_LED_boards();
					show_help_and_prompt();
8000a428:	cb c8       	rjmp	8000a5a0 <service_ecdbg_input+0x290>
	usart_putchar(ECDBG_USART, rx_char);
	if (rx_char == '\r')
	{ 
		if (cmdIdx == 2)
		{
			switch(cmd[0])
8000a42a:	e0 48 00 68 	cp.w	r8,104
8000a42e:	c0 80       	breq	8000a43e <service_ecdbg_input+0x12e>
8000a430:	e0 48 00 73 	cp.w	r8,115
8000a434:	c2 80       	breq	8000a484 <service_ecdbg_input+0x174>
8000a436:	e0 48 00 64 	cp.w	r8,100
8000a43a:	c1 80       	breq	8000a46a <service_ecdbg_input+0x15a>
				case 'S':
				case 's':
					show_chassis_status_info();
					show_chassis_sysErr();
					show_chassis_all_LED_boards();
					show_help_and_prompt();
8000a43c:	cb 28       	rjmp	8000a5a0 <service_ecdbg_input+0x290>
		{
			switch(cmd[0])
			{
				case 'H':
				case 'h':
					print_ecdbg("\r\n**-----------------**\r\n");
8000a43e:	4e ac       	lddpc	r12,8000a5e4 <service_ecdbg_input+0x2d4>
8000a440:	f0 1f 00 6a 	mcall	8000a5e8 <service_ecdbg_input+0x2d8>
					print_ecdbg("  Electroclave HELP\r\n");
8000a444:	4e ac       	lddpc	r12,8000a5ec <service_ecdbg_input+0x2dc>
8000a446:	f0 1f 00 69 	mcall	8000a5e8 <service_ecdbg_input+0x2d8>
					print_ecdbg("    H        - This help menu\r\n");
8000a44a:	4e ac       	lddpc	r12,8000a5f0 <service_ecdbg_input+0x2e0>
8000a44c:	f0 1f 00 67 	mcall	8000a5e8 <service_ecdbg_input+0x2d8>
					print_ecdbg("    D        - Show current DTE setting\r\n");
8000a450:	4e 9c       	lddpc	r12,8000a5f4 <service_ecdbg_input+0x2e4>
8000a452:	f0 1f 00 66 	mcall	8000a5e8 <service_ecdbg_input+0x2d8>
					print_ecdbg("    D  xx    - Change initial DTE to xx minutes where 2 >= xx >= 59.\r\n");
8000a456:	4e 9c       	lddpc	r12,8000a5f8 <service_ecdbg_input+0x2e8>
8000a458:	f0 1f 00 64 	mcall	8000a5e8 <service_ecdbg_input+0x2d8>
					print_ecdbg("    S        - System status\r\n");
8000a45c:	4e 8c       	lddpc	r12,8000a5fc <service_ecdbg_input+0x2ec>
8000a45e:	f0 1f 00 63 	mcall	8000a5e8 <service_ecdbg_input+0x2d8>
					print_ecdbg(">");
8000a462:	4e 8c       	lddpc	r12,8000a600 <service_ecdbg_input+0x2f0>
8000a464:	f0 1f 00 61 	mcall	8000a5e8 <service_ecdbg_input+0x2d8>
					break;
8000a468:	c9 c8       	rjmp	8000a5a0 <service_ecdbg_input+0x290>
				case 'D':
				case 'd':
					print_ecdbg("Initial DTE set to: ");
8000a46a:	4e 7c       	lddpc	r12,8000a604 <service_ecdbg_input+0x2f4>
8000a46c:	f0 1f 00 5f 	mcall	8000a5e8 <service_ecdbg_input+0x2d8>
					print_ecdbg_num(initialDTE);
8000a470:	4e 68       	lddpc	r8,8000a608 <service_ecdbg_input+0x2f8>
8000a472:	11 88       	ld.ub	r8,r8[0x0]
8000a474:	10 9c       	mov	r12,r8
8000a476:	f0 1f 00 66 	mcall	8000a60c <service_ecdbg_input+0x2fc>
					print_ecdbg(" minutes.\r\n>");
8000a47a:	4e 6c       	lddpc	r12,8000a610 <service_ecdbg_input+0x300>
8000a47c:	f0 1f 00 5b 	mcall	8000a5e8 <service_ecdbg_input+0x2d8>
					break;
8000a480:	d7 03       	nop
8000a482:	c8 f8       	rjmp	8000a5a0 <service_ecdbg_input+0x290>
				case 'S':
				case 's':
					show_chassis_status_info();
8000a484:	f0 1f 00 64 	mcall	8000a614 <service_ecdbg_input+0x304>
					show_chassis_sysErr();
8000a488:	f0 1f 00 64 	mcall	8000a618 <service_ecdbg_input+0x308>
					show_chassis_all_LED_boards();
8000a48c:	f0 1f 00 64 	mcall	8000a61c <service_ecdbg_input+0x30c>
					show_help_and_prompt();
8000a490:	f0 1f 00 64 	mcall	8000a620 <service_ecdbg_input+0x310>
8000a494:	c8 68       	rjmp	8000a5a0 <service_ecdbg_input+0x290>
					break;
			}
		}
		else if (cmd[1] == ' ')
8000a496:	4d 28       	lddpc	r8,8000a5dc <service_ecdbg_input+0x2cc>
8000a498:	11 99       	ld.ub	r9,r8[0x1]
8000a49a:	32 08       	mov	r8,32
8000a49c:	f0 09 18 00 	cp.b	r9,r8
8000a4a0:	e0 81 00 80 	brne	8000a5a0 <service_ecdbg_input+0x290>
		{
			if ((cmd[0] == 'D') || (cmd[0] == 'd'))
8000a4a4:	4c e8       	lddpc	r8,8000a5dc <service_ecdbg_input+0x2cc>
8000a4a6:	11 89       	ld.ub	r9,r8[0x0]
8000a4a8:	34 48       	mov	r8,68
8000a4aa:	f0 09 18 00 	cp.b	r9,r8
8000a4ae:	c0 70       	breq	8000a4bc <service_ecdbg_input+0x1ac>
8000a4b0:	4c b8       	lddpc	r8,8000a5dc <service_ecdbg_input+0x2cc>
8000a4b2:	11 89       	ld.ub	r9,r8[0x0]
8000a4b4:	36 48       	mov	r8,100
8000a4b6:	f0 09 18 00 	cp.b	r9,r8
8000a4ba:	c7 31       	brne	8000a5a0 <service_ecdbg_input+0x290>
			{
				if (cmdIdx == 4)
8000a4bc:	4c 78       	lddpc	r8,8000a5d8 <service_ecdbg_input+0x2c8>
8000a4be:	11 89       	ld.ub	r9,r8[0x0]
8000a4c0:	30 48       	mov	r8,4
8000a4c2:	f0 09 18 00 	cp.b	r9,r8
8000a4c6:	c1 41       	brne	8000a4ee <service_ecdbg_input+0x1de>
				{
					if (isdigit(cmd[2]))
8000a4c8:	4d 78       	lddpc	r8,8000a624 <service_ecdbg_input+0x314>
8000a4ca:	70 09       	ld.w	r9,r8[0x0]
8000a4cc:	4c 48       	lddpc	r8,8000a5dc <service_ecdbg_input+0x2cc>
8000a4ce:	11 a8       	ld.ub	r8,r8[0x2]
8000a4d0:	f2 08 00 08 	add	r8,r9,r8
8000a4d4:	11 88       	ld.ub	r8,r8[0x0]
8000a4d6:	e2 18 00 04 	andl	r8,0x4,COH
8000a4da:	c3 c0       	breq	8000a552 <service_ecdbg_input+0x242>
					{
						tmpNewDte = cmd[2] - 0x30;
8000a4dc:	4c 08       	lddpc	r8,8000a5dc <service_ecdbg_input+0x2cc>
8000a4de:	11 a8       	ld.ub	r8,r8[0x2]
8000a4e0:	23 08       	sub	r8,48
8000a4e2:	ef 48 ff f8 	st.w	r7[-8],r8
						tryToChangeDte = 1;
8000a4e6:	30 18       	mov	r8,1
8000a4e8:	ef 68 ff ff 	st.b	r7[-1],r8
8000a4ec:	c3 38       	rjmp	8000a552 <service_ecdbg_input+0x242>
					}					
				}
				else if (cmdIdx == 5)
8000a4ee:	4b b8       	lddpc	r8,8000a5d8 <service_ecdbg_input+0x2c8>
8000a4f0:	11 89       	ld.ub	r9,r8[0x0]
8000a4f2:	30 58       	mov	r8,5
8000a4f4:	f0 09 18 00 	cp.b	r9,r8
8000a4f8:	c2 d1       	brne	8000a552 <service_ecdbg_input+0x242>
				{
					if (isdigit(cmd[2]) && (isdigit(cmd[3])))
8000a4fa:	4c b8       	lddpc	r8,8000a624 <service_ecdbg_input+0x314>
8000a4fc:	70 09       	ld.w	r9,r8[0x0]
8000a4fe:	4b 88       	lddpc	r8,8000a5dc <service_ecdbg_input+0x2cc>
8000a500:	11 a8       	ld.ub	r8,r8[0x2]
8000a502:	f2 08 00 08 	add	r8,r9,r8
8000a506:	11 88       	ld.ub	r8,r8[0x0]
8000a508:	e2 18 00 04 	andl	r8,0x4,COH
8000a50c:	c2 30       	breq	8000a552 <service_ecdbg_input+0x242>
8000a50e:	4c 68       	lddpc	r8,8000a624 <service_ecdbg_input+0x314>
8000a510:	70 09       	ld.w	r9,r8[0x0]
8000a512:	4b 38       	lddpc	r8,8000a5dc <service_ecdbg_input+0x2cc>
8000a514:	11 b8       	ld.ub	r8,r8[0x3]
8000a516:	f2 08 00 08 	add	r8,r9,r8
8000a51a:	11 88       	ld.ub	r8,r8[0x0]
8000a51c:	e2 18 00 04 	andl	r8,0x4,COH
8000a520:	c1 90       	breq	8000a552 <service_ecdbg_input+0x242>
					{
						tmpNewDte = (cmd[2]-0x30) * 10;
8000a522:	4a f8       	lddpc	r8,8000a5dc <service_ecdbg_input+0x2cc>
8000a524:	11 a8       	ld.ub	r8,r8[0x2]
8000a526:	10 99       	mov	r9,r8
8000a528:	12 98       	mov	r8,r9
8000a52a:	a3 68       	lsl	r8,0x2
8000a52c:	12 08       	add	r8,r9
8000a52e:	a1 78       	lsl	r8,0x1
8000a530:	f0 c8 01 e0 	sub	r8,r8,480
8000a534:	ef 48 ff f8 	st.w	r7[-8],r8
						tmpNewDte += (cmd[3] - 0x30);
8000a538:	4a 98       	lddpc	r8,8000a5dc <service_ecdbg_input+0x2cc>
8000a53a:	11 b8       	ld.ub	r8,r8[0x3]
8000a53c:	10 99       	mov	r9,r8
8000a53e:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000a542:	f2 08 00 08 	add	r8,r9,r8
8000a546:	23 08       	sub	r8,48
8000a548:	ef 48 ff f8 	st.w	r7[-8],r8
						tryToChangeDte = 1;
8000a54c:	30 18       	mov	r8,1
8000a54e:	ef 68 ff ff 	st.b	r7[-1],r8
					}
				}
				if (tryToChangeDte)
8000a552:	ef 39 ff ff 	ld.ub	r9,r7[-1]
8000a556:	30 08       	mov	r8,0
8000a558:	f0 09 18 00 	cp.b	r9,r8
8000a55c:	c2 20       	breq	8000a5a0 <service_ecdbg_input+0x290>
				{
					if ((tmpNewDte < 60) && (tmpNewDte > 1))
8000a55e:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000a562:	e0 48 00 3b 	cp.w	r8,59
8000a566:	e0 8b 00 17 	brhi	8000a594 <service_ecdbg_input+0x284>
8000a56a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000a56e:	58 18       	cp.w	r8,1
8000a570:	e0 88 00 12 	brls	8000a594 <service_ecdbg_input+0x284>
					{
						print_ecdbg("Initial DTE now set to: ");
8000a574:	4a dc       	lddpc	r12,8000a628 <service_ecdbg_input+0x318>
8000a576:	f0 1f 00 1d 	mcall	8000a5e8 <service_ecdbg_input+0x2d8>
						print_ecdbg_num(tmpNewDte);
8000a57a:	ee fc ff f8 	ld.w	r12,r7[-8]
8000a57e:	f0 1f 00 24 	mcall	8000a60c <service_ecdbg_input+0x2fc>
						print_ecdbg("\r\n>");
8000a582:	4a bc       	lddpc	r12,8000a62c <service_ecdbg_input+0x31c>
8000a584:	f0 1f 00 19 	mcall	8000a5e8 <service_ecdbg_input+0x2d8>
						
						initialDTE = tmpNewDte;
8000a588:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000a58c:	5c 58       	castu.b	r8
8000a58e:	49 f9       	lddpc	r9,8000a608 <service_ecdbg_input+0x2f8>
8000a590:	b2 88       	st.b	r9[0x0],r8
						tryToChangeDte = 1;
					}
				}
				if (tryToChangeDte)
				{
					if ((tmpNewDte < 60) && (tmpNewDte > 1))
8000a592:	c0 78       	rjmp	8000a5a0 <service_ecdbg_input+0x290>
						
						initialDTE = tmpNewDte;
					}
					else
					{
						print_ecdbg("Error. Initial DTE not modified. \r\n");
8000a594:	4a 7c       	lddpc	r12,8000a630 <service_ecdbg_input+0x320>
8000a596:	f0 1f 00 15 	mcall	8000a5e8 <service_ecdbg_input+0x2d8>
						print_ecdbg("Must be a value between 2 and 59.\r\n>");
8000a59a:	4a 7c       	lddpc	r12,8000a634 <service_ecdbg_input+0x324>
8000a59c:	f0 1f 00 13 	mcall	8000a5e8 <service_ecdbg_input+0x2d8>
				}
			}
		}
		
		// Add a LF and consider this as the end of the line.
		print_ecdbg("\r\n>");
8000a5a0:	4a 3c       	lddpc	r12,8000a62c <service_ecdbg_input+0x31c>
8000a5a2:	f0 1f 00 12 	mcall	8000a5e8 <service_ecdbg_input+0x2d8>
		cmdIdx = 0;
8000a5a6:	48 d9       	lddpc	r9,8000a5d8 <service_ecdbg_input+0x2c8>
8000a5a8:	30 08       	mov	r8,0
8000a5aa:	b2 88       	st.b	r9[0x0],r8
		return;
8000a5ac:	d7 03       	nop
8000a5ae:	c1 08       	rjmp	8000a5ce <service_ecdbg_input+0x2be>
	unsigned int tmpNewDte;
	unsigned char tryToChangeDte = 0;

	if (usart_read_char(ECDBG_USART, &rx_char) != USART_SUCCESS)
	{
		return;
8000a5b0:	d7 03       	nop
8000a5b2:	c0 e8       	rjmp	8000a5ce <service_ecdbg_input+0x2be>
	}

	if (rx_char == USART_FAILURE)
	{
//26may15 why are we getting this? ignore for now		usart_write_line(ECDBG_USART, "UART error\r\n");
		return;
8000a5b4:	d7 03       	nop
8000a5b6:	c0 c8       	rjmp	8000a5ce <service_ecdbg_input+0x2be>
	}
	if (rx_char == '\x03')
	{
		return;
8000a5b8:	d7 03       	nop
8000a5ba:	c0 a8       	rjmp	8000a5ce <service_ecdbg_input+0x2be>
	}
	
	if ((rx_char < 0x0a) || (rx_char > 0x7a))
	{
		return; //completely out of range, ignore
8000a5bc:	d7 03       	nop
8000a5be:	c0 88       	rjmp	8000a5ce <service_ecdbg_input+0x2be>
8000a5c0:	d7 03       	nop
8000a5c2:	c0 68       	rjmp	8000a5ce <service_ecdbg_input+0x2be>
			return; //TODO: this is kludgey...whenever we print to the debug port we rx a 'P' (0x50), just ignore them for now.
		}
	}
	else
	{
		return;
8000a5c4:	d7 03       	nop
8000a5c6:	c0 48       	rjmp	8000a5ce <service_ecdbg_input+0x2be>
8000a5c8:	d7 03       	nop
8000a5ca:	c0 28       	rjmp	8000a5ce <service_ecdbg_input+0x2be>
		((rx_char >= 0x41) && (rx_char <= 0x5a)) ||		//upper case alpha
		((rx_char >= 0x61) && (rx_char <= 0x7a)))		//lower case alpha
	{
		if (rx_char == 0x50)
		{
			return; //TODO: this is kludgey...whenever we print to the debug port we rx a 'P' (0x50), just ignore them for now.
8000a5cc:	d7 03       	nop
		// Add a LF and consider this as the end of the line.
		print_ecdbg("\r\n>");
		cmdIdx = 0;
		return;
	}
}
8000a5ce:	2f dd       	sub	sp,-12
8000a5d0:	e3 cd 80 80 	ldm	sp++,r7,pc
8000a5d4:	80 00       	ld.sh	r0,r0[0x0]
8000a5d6:	58 e8       	cp.w	r8,14
8000a5d8:	00 00       	add	r0,r0
8000a5da:	07 cc       	ld.ub	r12,r3[0x4]
8000a5dc:	00 00       	add	r0,r0
8000a5de:	0c a4       	st.w	r6++,r4
8000a5e0:	80 00       	ld.sh	r0,r0[0x0]
8000a5e2:	58 94       	cp.w	r4,9
8000a5e4:	80 00       	ld.sh	r0,r0[0x0]
8000a5e6:	6a 70       	ld.w	r0,r5[0x1c]
8000a5e8:	80 00       	ld.sh	r0,r0[0x0]
8000a5ea:	33 38       	mov	r8,51
8000a5ec:	80 00       	ld.sh	r0,r0[0x0]
8000a5ee:	6a 8c       	ld.w	r12,r5[0x20]
8000a5f0:	80 00       	ld.sh	r0,r0[0x0]
8000a5f2:	6a a4       	ld.w	r4,r5[0x28]
8000a5f4:	80 00       	ld.sh	r0,r0[0x0]
8000a5f6:	6a c4       	ld.w	r4,r5[0x30]
8000a5f8:	80 00       	ld.sh	r0,r0[0x0]
8000a5fa:	6a f0       	ld.w	r0,r5[0x3c]
8000a5fc:	80 00       	ld.sh	r0,r0[0x0]
8000a5fe:	6b 38       	ld.w	r8,r5[0x4c]
8000a600:	80 00       	ld.sh	r0,r0[0x0]
8000a602:	6b 58       	ld.w	r8,r5[0x54]
8000a604:	80 00       	ld.sh	r0,r0[0x0]
8000a606:	6b 5c       	ld.w	r12,r5[0x54]
8000a608:	00 00       	add	r0,r0
8000a60a:	00 b4       	st.h	r0++,r4
8000a60c:	80 00       	ld.sh	r0,r0[0x0]
8000a60e:	71 7c       	ld.w	r12,r8[0x5c]
8000a610:	80 00       	ld.sh	r0,r0[0x0]
8000a612:	6b 74       	ld.w	r4,r5[0x5c]
8000a614:	80 00       	ld.sh	r0,r0[0x0]
8000a616:	99 34       	st.w	r12[0xc],r4
8000a618:	80 00       	ld.sh	r0,r0[0x0]
8000a61a:	9e 08       	ld.sh	r8,pc[0x0]
8000a61c:	80 00       	ld.sh	r0,r0[0x0]
8000a61e:	a1 b4       	sbr	r4,0x1
8000a620:	80 00       	ld.sh	r0,r0[0x0]
8000a622:	a2 f8       	st.b	r1[0x7],r8
8000a624:	00 00       	add	r0,r0
8000a626:	00 b8       	st.h	r0++,r8
8000a628:	80 00       	ld.sh	r0,r0[0x0]
8000a62a:	6b 84       	ld.w	r4,r5[0x60]
8000a62c:	80 00       	ld.sh	r0,r0[0x0]
8000a62e:	6b a0       	ld.w	r0,r5[0x68]
8000a630:	80 00       	ld.sh	r0,r0[0x0]
8000a632:	6b a4       	ld.w	r4,r5[0x68]
8000a634:	80 00       	ld.sh	r0,r0[0x0]
8000a636:	6b c8       	ld.w	r8,r5[0x70]

8000a638 <main>:

/*! \brief Main File Section:
 *          - Initialization (CPU, TWI, Usart,...)
 */
int main(void)
{
8000a638:	eb cd 40 8f 	pushm	r0-r3,r7,lr
8000a63c:	1a 97       	mov	r7,sp
8000a63e:	fa cd 02 10 	sub	sp,sp,528
	static unsigned char displayIdx = 0;
	
	// Initialize System Clock
	init_sys_clocks();
8000a642:	f0 1f 04 6d 	mcall	8000b7f4 <main+0x11bc>

	init_io();
8000a646:	f0 1f 04 6d 	mcall	8000b7f8 <main+0x11c0>
	
	init_sysErr();
8000a64a:	f0 1f 04 6d 	mcall	8000b7fc <main+0x11c4>

	init_led_board_info();
8000a64e:	f0 1f 04 6d 	mcall	8000b800 <main+0x11c8>
	
	//Set clock to 8MHz. We start at 100MHz to get through the DS2411 LED board serial ID detection. But we don't need to run that fast for remaining operations.
	osc_enable(OSC_ID_RC8M);
8000a652:	30 2c       	mov	r12,2
8000a654:	f0 1f 04 6c 	mcall	8000b804 <main+0x11cc>
	osc_wait_ready(OSC_ID_RC8M);
8000a658:	30 2c       	mov	r12,2
8000a65a:	f0 1f 04 6c 	mcall	8000b808 <main+0x11d0>
	sysclk_set_source(SYSCLK_SRC_RC8M);
8000a65e:	30 5c       	mov	r12,5
8000a660:	f0 1f 04 6b 	mcall	8000b80c <main+0x11d4>
	sysclk_set_prescalers(0,0,0,0);
8000a664:	30 09       	mov	r9,0
8000a666:	30 0a       	mov	r10,0
8000a668:	30 0b       	mov	r11,0
8000a66a:	30 0c       	mov	r12,0
8000a66c:	f0 1f 04 69 	mcall	8000b810 <main+0x11d8>
	pll_disable(0);
8000a670:	30 0c       	mov	r12,0
8000a672:	f0 1f 04 69 	mcall	8000b814 <main+0x11dc>



	// Initialize USART again after changing the system clock
	init_ecdbg_rs232(FPBA_HZ);
8000a676:	e0 6c 12 00 	mov	r12,4608
8000a67a:	ea 1c 00 7a 	orh	r12,0x7a
8000a67e:	f0 1f 04 67 	mcall	8000b818 <main+0x11e0>
	init_display_rs232(FPBA_HZ);
8000a682:	e0 6c 12 00 	mov	r12,4608
8000a686:	ea 1c 00 7a 	orh	r12,0x7a
8000a68a:	f0 1f 04 65 	mcall	8000b81c <main+0x11e4>

	// Print Startup Message
	print_ecdbg("\r\nELECTROCLAVE\r\nCopyright (c) 2015 Seal Shield, Inc.\r\n");
8000a68e:	fe fc 11 92 	ld.w	r12,pc[4498]
8000a692:	f0 1f 04 65 	mcall	8000b824 <main+0x11ec>
	print_ecdbg("Hardware Version: Classic +++ Software Version: 0.029\r\n");
8000a696:	fe fc 11 92 	ld.w	r12,pc[4498]
8000a69a:	f0 1f 04 63 	mcall	8000b824 <main+0x11ec>

	display_text(IDX_READY);
8000a69e:	30 0c       	mov	r12,0
8000a6a0:	f0 1f 04 63 	mcall	8000b82c <main+0x11f4>
	
	// Initialize ADC for bluesense channels which are used to see if there are any devices (phones, tablets, etc.) on the shelves
	adc_process_init();
8000a6a4:	f0 1f 04 63 	mcall	8000b830 <main+0x11f8>

	
	// Initialize Interrupts
	irq_initialize_vectors(); //TODO: probably remove 5apr15
8000a6a8:	f0 1f 04 63 	mcall	8000b834 <main+0x11fc>

	cpu_irq_enable();
8000a6ac:	d5 03       	csrf	0x10


	
	// Initialize TWI Interface
	twi_init();
8000a6ae:	f0 1f 04 63 	mcall	8000b838 <main+0x1200>

	gpio_set_pin_high(ECLAVE_LED_OEn); //make sure outputs are disabled at the chip level
8000a6b2:	31 6c       	mov	r12,22
8000a6b4:	f0 1f 04 62 	mcall	8000b83c <main+0x1204>

	PCA9952_init();
8000a6b8:	f0 1f 04 62 	mcall	8000b840 <main+0x1208>
	test_led_driver_channels();
8000a6bc:	f0 1f 04 62 	mcall	8000b844 <main+0x120c>
	
	
	electroclaveState = STATE_EC_IDLE;
8000a6c0:	fe f9 11 88 	ld.w	r9,pc[4488]
8000a6c4:	30 08       	mov	r8,0
8000a6c6:	b2 88       	st.b	r9[0x0],r8
	
	show_chassis_status_info();
8000a6c8:	f0 1f 04 61 	mcall	8000b84c <main+0x1214>
	show_chassis_sysErr();
8000a6cc:	f0 1f 04 61 	mcall	8000b850 <main+0x1218>
	show_chassis_all_LED_boards();
8000a6d0:	f0 1f 04 61 	mcall	8000b854 <main+0x121c>
	show_help_and_prompt();
8000a6d4:	f0 1f 04 61 	mcall	8000b858 <main+0x1220>
	
	gpio_set_pin_low(ECLAVE_LED_OEn); //...and we are live!
8000a6d8:	31 6c       	mov	r12,22
8000a6da:	f0 1f 04 61 	mcall	8000b85c <main+0x1224>
	gpio_set_pin_low(ECLAVE_PSUPPLY_ONn); //turn the leds on first and then the power supply
8000a6de:	31 7c       	mov	r12,23
8000a6e0:	f0 1f 04 5f 	mcall	8000b85c <main+0x1224>
8000a6e4:	e0 68 03 e8 	mov	r8,1000
8000a6e8:	ef 48 fe d0 	st.w	r7[-304],r8
8000a6ec:	e0 68 12 00 	mov	r8,4608
8000a6f0:	ea 18 00 7a 	orh	r8,0x7a
8000a6f4:	ef 48 fe cc 	st.w	r7[-308],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000a6f8:	ee f0 fe d0 	ld.w	r0,r7[-304]
8000a6fc:	30 01       	mov	r1,0
8000a6fe:	ee f2 fe cc 	ld.w	r2,r7[-308]
8000a702:	30 03       	mov	r3,0
8000a704:	e2 02 02 49 	mul	r9,r1,r2
8000a708:	e6 00 02 48 	mul	r8,r3,r0
8000a70c:	10 09       	add	r9,r8
8000a70e:	e0 02 06 4a 	mulu.d	r10,r0,r2
8000a712:	16 09       	add	r9,r11
8000a714:	12 9b       	mov	r11,r9
8000a716:	e0 68 03 e7 	mov	r8,999
8000a71a:	30 09       	mov	r9,0
8000a71c:	10 0a       	add	r10,r8
8000a71e:	f6 09 00 4b 	adc	r11,r11,r9
8000a722:	e0 68 03 e8 	mov	r8,1000
8000a726:	30 09       	mov	r9,0
8000a728:	f0 1f 04 4e 	mcall	8000b860 <main+0x1228>
8000a72c:	14 98       	mov	r8,r10
8000a72e:	16 99       	mov	r9,r11
	
	cpu_set_timeout(EC_ONE_SECOND/2, &debugTimer);
8000a730:	a1 98       	lsr	r8,0x1
8000a732:	ef 48 fe d8 	st.w	r7[-296],r8
8000a736:	fe f8 11 2e 	ld.w	r8,pc[4398]
8000a73a:	ef 48 fe d4 	st.w	r7[-300],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000a73e:	e1 b8 00 42 	mfsr	r8,0x108
8000a742:	10 99       	mov	r9,r8
8000a744:	ee f8 fe d4 	ld.w	r8,r7[-300]
8000a748:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000a74a:	ee f8 fe d4 	ld.w	r8,r7[-300]
8000a74e:	70 09       	ld.w	r9,r8[0x0]
8000a750:	ee f8 fe d8 	ld.w	r8,r7[-296]
8000a754:	10 09       	add	r9,r8
8000a756:	ee f8 fe d4 	ld.w	r8,r7[-300]
8000a75a:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000a75c:	ee f9 fe d4 	ld.w	r9,r7[-300]
8000a760:	30 08       	mov	r8,0
8000a762:	f3 68 00 08 	st.b	r9[8],r8


	// Main loop
	while (true) 
	{
		switch(electroclaveState)
8000a766:	fe f8 10 e2 	ld.w	r8,pc[4322]
8000a76a:	11 88       	ld.ub	r8,r8[0x0]
8000a76c:	10 99       	mov	r9,r8
8000a76e:	58 89       	cp.w	r9,8
8000a770:	e0 8b 06 b5 	brhi	8000b4da <main+0xea2>
8000a774:	fe f8 10 f4 	ld.w	r8,pc[4340]
8000a778:	f0 09 03 2f 	ld.w	pc,r8[r9<<0x2]
		{
			case STATE_EC_IDLE:
				if (EC_DOOR_LATCHED) {
8000a77c:	33 ec       	mov	r12,62
8000a77e:	f0 1f 04 3c 	mcall	8000b86c <main+0x1234>
8000a782:	18 98       	mov	r8,r12
8000a784:	ec 18 00 01 	eorl	r8,0x1
8000a788:	5c 58       	castu.b	r8
8000a78a:	e0 80 06 9f 	breq	8000b4c8 <main+0xe90>
					gpio_set_pin_low(ECLAVE_DEBUG_LED);
8000a78e:	37 cc       	mov	r12,124
8000a790:	f0 1f 04 33 	mcall	8000b85c <main+0x1224>
					print_ecdbg("Door latch detected\r\n");
8000a794:	fe fc 10 dc 	ld.w	r12,pc[4316]
8000a798:	f0 1f 04 23 	mcall	8000b824 <main+0x11ec>
//					display_text(IDX_CLEAR);
					display_text(IDX_READY);
8000a79c:	30 0c       	mov	r12,0
8000a79e:	f0 1f 04 24 	mcall	8000b82c <main+0x11f4>
					electroclaveState = STATE_DOOR_LATCHED;
8000a7a2:	fe f9 10 a6 	ld.w	r9,pc[4262]
8000a7a6:	30 18       	mov	r8,1
8000a7a8:	b2 88       	st.b	r9[0x0],r8
					firstTimeThroughDoorLatch = 1;
8000a7aa:	fe f9 10 ca 	ld.w	r9,pc[4298]
8000a7ae:	30 18       	mov	r8,1
8000a7b0:	b2 88       	st.b	r9[0x0],r8
				}
				break;
8000a7b2:	e0 8f 06 94 	bral	8000b4da <main+0xea2>
				
			case STATE_DOOR_LATCHED:
				if (!EC_ACTION_PB) {
8000a7b6:	33 fc       	mov	r12,63
8000a7b8:	f0 1f 04 2d 	mcall	8000b86c <main+0x1234>
8000a7bc:	18 98       	mov	r8,r12
8000a7be:	58 08       	cp.w	r8,0
8000a7c0:	e0 80 06 86 	breq	8000b4cc <main+0xe94>
					print_ecdbg("Action push button press detected\r\n");
8000a7c4:	fe fc 10 b4 	ld.w	r12,pc[4276]
8000a7c8:	f0 1f 04 17 	mcall	8000b824 <main+0x11ec>
					electroclaveState = STATE_ACTION_PB_PRESSED;
8000a7cc:	fe f9 10 7c 	ld.w	r9,pc[4220]
8000a7d0:	30 28       	mov	r8,2
8000a7d2:	b2 88       	st.b	r9[0x0],r8
				}
				break;
8000a7d4:	e0 8f 06 83 	bral	8000b4da <main+0xea2>
				
			case STATE_ACTION_PB_PRESSED:
				if (EC_ACTION_PB)
8000a7d8:	33 fc       	mov	r12,63
8000a7da:	f0 1f 04 25 	mcall	8000b86c <main+0x1234>
8000a7de:	18 98       	mov	r8,r12
8000a7e0:	ec 18 00 01 	eorl	r8,0x1
8000a7e4:	5c 58       	castu.b	r8
8000a7e6:	e0 80 06 75 	breq	8000b4d0 <main+0xe98>
				{
					print_ecdbg("Action push button release detected\r\n");
8000a7ea:	fe fc 10 92 	ld.w	r12,pc[4242]
8000a7ee:	f0 1f 04 0e 	mcall	8000b824 <main+0x11ec>
					electroclaveState = STATE_ACTION_PB_RELEASED;	
8000a7f2:	fe f9 10 56 	ld.w	r9,pc[4182]
8000a7f6:	30 38       	mov	r8,3
8000a7f8:	b2 88       	st.b	r9[0x0],r8
				}
				break;
8000a7fa:	e0 8f 06 70 	bral	8000b4da <main+0xea2>
				
			case STATE_ACTION_PB_RELEASED:
				check_led_brd_side_lifetimes();
8000a7fe:	f0 1f 04 21 	mcall	8000b880 <main+0x1248>
				check_shelves_for_devices();
8000a802:	f0 1f 04 21 	mcall	8000b884 <main+0x124c>
				set_shelves_active_inactive();
8000a806:	f0 1f 04 21 	mcall	8000b888 <main+0x1250>
				
				if (num_active_shelves() != 0) {
8000a80a:	f0 1f 04 21 	mcall	8000b88c <main+0x1254>
8000a80e:	18 98       	mov	r8,r12
8000a810:	58 08       	cp.w	r8,0
8000a812:	e0 80 01 72 	breq	8000aaf6 <main+0x4be>
					electroclaveState = STATE_START_SANITIZE;
8000a816:	fe f9 10 32 	ld.w	r9,pc[4146]
8000a81a:	30 48       	mov	r8,4
8000a81c:	b2 88       	st.b	r9[0x0],r8
					print_ecdbg("Start sanitizing\r\n");
8000a81e:	fe fc 10 72 	ld.w	r12,pc[4210]
8000a822:	f0 1f 04 01 	mcall	8000b824 <main+0x11ec>
					display_text(IDX_CLEAR);
8000a826:	30 9c       	mov	r12,9
8000a828:	f0 1f 04 01 	mcall	8000b82c <main+0x11f4>
8000a82c:	e0 68 01 f4 	mov	r8,500
8000a830:	ef 48 fe e0 	st.w	r7[-288],r8
8000a834:	e0 68 12 00 	mov	r8,4608
8000a838:	ea 18 00 7a 	orh	r8,0x7a
8000a83c:	ef 48 fe dc 	st.w	r7[-292],r8
8000a840:	ee f8 fe e0 	ld.w	r8,r7[-288]
8000a844:	ef 48 fe e8 	st.w	r7[-280],r8
8000a848:	ee f8 fe dc 	ld.w	r8,r7[-292]
8000a84c:	ef 48 fe e4 	st.w	r7[-284],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000a850:	ee fc fe e8 	ld.w	r12,r7[-280]
8000a854:	ef 4c fd fc 	st.w	r7[-516],r12
8000a858:	30 0a       	mov	r10,0
8000a85a:	ef 4a fd f8 	st.w	r7[-520],r10
8000a85e:	ee f8 fe e4 	ld.w	r8,r7[-284]
8000a862:	ef 48 fd f4 	st.w	r7[-524],r8
8000a866:	30 0c       	mov	r12,0
8000a868:	ef 4c fd f0 	st.w	r7[-528],r12
8000a86c:	ee f9 fd f8 	ld.w	r9,r7[-520]
8000a870:	ee fa fd f4 	ld.w	r10,r7[-524]
8000a874:	b5 39       	mul	r9,r10
8000a876:	ee f8 fd f0 	ld.w	r8,r7[-528]
8000a87a:	ee fc fd fc 	ld.w	r12,r7[-516]
8000a87e:	b9 38       	mul	r8,r12
8000a880:	10 09       	add	r9,r8
8000a882:	ee f8 fd fc 	ld.w	r8,r7[-516]
8000a886:	ee fc fd f4 	ld.w	r12,r7[-524]
8000a88a:	f0 0c 06 4a 	mulu.d	r10,r8,r12
8000a88e:	16 09       	add	r9,r11
8000a890:	12 9b       	mov	r11,r9
8000a892:	e0 68 03 e7 	mov	r8,999
8000a896:	30 09       	mov	r9,0
8000a898:	10 0a       	add	r10,r8
8000a89a:	f6 09 00 4b 	adc	r11,r11,r9
8000a89e:	e0 68 03 e8 	mov	r8,1000
8000a8a2:	30 09       	mov	r9,0
8000a8a4:	f0 1f 03 ef 	mcall	8000b860 <main+0x1228>
8000a8a8:	14 98       	mov	r8,r10
8000a8aa:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
8000a8ac:	ef 48 fe f0 	st.w	r7[-272],r8
8000a8b0:	ee c8 01 70 	sub	r8,r7,368
8000a8b4:	ef 48 fe ec 	st.w	r7[-276],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000a8b8:	e1 b8 00 42 	mfsr	r8,0x108
8000a8bc:	10 99       	mov	r9,r8
8000a8be:	ee f8 fe ec 	ld.w	r8,r7[-276]
8000a8c2:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000a8c4:	ee f8 fe ec 	ld.w	r8,r7[-276]
8000a8c8:	70 09       	ld.w	r9,r8[0x0]
8000a8ca:	ee f8 fe f0 	ld.w	r8,r7[-272]
8000a8ce:	10 09       	add	r9,r8
8000a8d0:	ee f8 fe ec 	ld.w	r8,r7[-276]
8000a8d4:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000a8d6:	ee f9 fe ec 	ld.w	r9,r7[-276]
8000a8da:	30 08       	mov	r8,0
8000a8dc:	f3 68 00 08 	st.b	r9[8],r8
8000a8e0:	ee c8 01 70 	sub	r8,r7,368
8000a8e4:	ef 48 fe f4 	st.w	r7[-268],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000a8e8:	e1 b8 00 42 	mfsr	r8,0x108
8000a8ec:	ef 48 fe f8 	st.w	r7[-264],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
8000a8f0:	ee f8 fe f4 	ld.w	r8,r7[-268]
8000a8f4:	f1 39 00 08 	ld.ub	r9,r8[8]
8000a8f8:	30 28       	mov	r8,2
8000a8fa:	f0 09 18 00 	cp.b	r9,r8
8000a8fe:	c0 31       	brne	8000a904 <main+0x2cc>
    return false;
8000a900:	30 08       	mov	r8,0
8000a902:	c4 38       	rjmp	8000a988 <main+0x350>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
8000a904:	ee f8 fe f4 	ld.w	r8,r7[-268]
8000a908:	f1 39 00 08 	ld.ub	r9,r8[8]
8000a90c:	30 18       	mov	r8,1
8000a90e:	f0 09 18 00 	cp.b	r9,r8
8000a912:	c0 31       	brne	8000a918 <main+0x2e0>
    return true;
8000a914:	30 18       	mov	r8,1
8000a916:	c3 98       	rjmp	8000a988 <main+0x350>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000a918:	ee f8 fe f4 	ld.w	r8,r7[-268]
8000a91c:	70 09       	ld.w	r9,r8[0x0]
8000a91e:	ee f8 fe f4 	ld.w	r8,r7[-268]
8000a922:	70 18       	ld.w	r8,r8[0x4]
8000a924:	10 39       	cp.w	r9,r8
8000a926:	e0 88 00 1a 	brls	8000a95a <main+0x322>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000a92a:	ee f8 fe f4 	ld.w	r8,r7[-268]
8000a92e:	70 09       	ld.w	r9,r8[0x0]
8000a930:	ee f8 fe f8 	ld.w	r8,r7[-264]
8000a934:	12 38       	cp.w	r8,r9
8000a936:	c1 02       	brcc	8000a956 <main+0x31e>
8000a938:	ee f8 fe f4 	ld.w	r8,r7[-268]
8000a93c:	70 19       	ld.w	r9,r8[0x4]
8000a93e:	ee f8 fe f8 	ld.w	r8,r7[-264]
8000a942:	12 38       	cp.w	r8,r9
8000a944:	e0 88 00 09 	brls	8000a956 <main+0x31e>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000a948:	ee f9 fe f4 	ld.w	r9,r7[-268]
8000a94c:	30 18       	mov	r8,1
8000a94e:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000a952:	30 18       	mov	r8,1
8000a954:	c1 a8       	rjmp	8000a988 <main+0x350>
    }
    return false;
8000a956:	30 08       	mov	r8,0
8000a958:	c1 88       	rjmp	8000a988 <main+0x350>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000a95a:	ee f8 fe f4 	ld.w	r8,r7[-268]
8000a95e:	70 09       	ld.w	r9,r8[0x0]
8000a960:	ee f8 fe f8 	ld.w	r8,r7[-264]
8000a964:	12 38       	cp.w	r8,r9
8000a966:	c0 93       	brcs	8000a978 <main+0x340>
8000a968:	ee f8 fe f4 	ld.w	r8,r7[-268]
8000a96c:	70 19       	ld.w	r9,r8[0x4]
8000a96e:	ee f8 fe f8 	ld.w	r8,r7[-264]
8000a972:	12 38       	cp.w	r8,r9
8000a974:	e0 88 00 09 	brls	8000a986 <main+0x34e>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000a978:	ee f9 fe f4 	ld.w	r9,r7[-268]
8000a97c:	30 18       	mov	r8,1
8000a97e:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000a982:	30 18       	mov	r8,1
8000a984:	c0 28       	rjmp	8000a988 <main+0x350>
    }
    return false;
8000a986:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
8000a988:	58 08       	cp.w	r8,0
8000a98a:	ca b0       	breq	8000a8e0 <main+0x2a8>
					cpu_delay_ms(500, EC_CPU_CLOCK_FREQ);
					display_text(IDX_CLEANING);
8000a98c:	30 2c       	mov	r12,2
8000a98e:	f0 1f 03 a8 	mcall	8000b82c <main+0x11f4>
8000a992:	e0 68 0b b8 	mov	r8,3000
8000a996:	ef 48 ff 00 	st.w	r7[-256],r8
8000a99a:	e0 68 12 00 	mov	r8,4608
8000a99e:	ea 18 00 7a 	orh	r8,0x7a
8000a9a2:	ef 48 fe fc 	st.w	r7[-260],r8
8000a9a6:	ee f8 ff 00 	ld.w	r8,r7[-256]
8000a9aa:	ef 48 ff 08 	st.w	r7[-248],r8
8000a9ae:	ee f8 fe fc 	ld.w	r8,r7[-260]
8000a9b2:	ef 48 ff 04 	st.w	r7[-252],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000a9b6:	ee fa ff 08 	ld.w	r10,r7[-248]
8000a9ba:	ef 4a fe 0c 	st.w	r7[-500],r10
8000a9be:	30 08       	mov	r8,0
8000a9c0:	ef 48 fe 08 	st.w	r7[-504],r8
8000a9c4:	ee fc ff 04 	ld.w	r12,r7[-252]
8000a9c8:	ef 4c fe 04 	st.w	r7[-508],r12
8000a9cc:	30 0a       	mov	r10,0
8000a9ce:	ef 4a fe 00 	st.w	r7[-512],r10
8000a9d2:	ee f9 fe 08 	ld.w	r9,r7[-504]
8000a9d6:	ee f8 fe 04 	ld.w	r8,r7[-508]
8000a9da:	b1 39       	mul	r9,r8
8000a9dc:	ee f8 fe 00 	ld.w	r8,r7[-512]
8000a9e0:	ee fc fe 0c 	ld.w	r12,r7[-500]
8000a9e4:	b9 38       	mul	r8,r12
8000a9e6:	10 09       	add	r9,r8
8000a9e8:	ee f8 fe 0c 	ld.w	r8,r7[-500]
8000a9ec:	ee fc fe 04 	ld.w	r12,r7[-508]
8000a9f0:	f0 0c 06 4a 	mulu.d	r10,r8,r12
8000a9f4:	16 09       	add	r9,r11
8000a9f6:	12 9b       	mov	r11,r9
8000a9f8:	e0 68 03 e7 	mov	r8,999
8000a9fc:	30 09       	mov	r9,0
8000a9fe:	10 0a       	add	r10,r8
8000aa00:	f6 09 00 4b 	adc	r11,r11,r9
8000aa04:	e0 68 03 e8 	mov	r8,1000
8000aa08:	30 09       	mov	r9,0
8000aa0a:	f0 1f 03 96 	mcall	8000b860 <main+0x1228>
8000aa0e:	14 98       	mov	r8,r10
8000aa10:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
8000aa12:	ef 48 ff 10 	st.w	r7[-240],r8
8000aa16:	ee c8 01 64 	sub	r8,r7,356
8000aa1a:	ef 48 ff 0c 	st.w	r7[-244],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000aa1e:	e1 b8 00 42 	mfsr	r8,0x108
8000aa22:	10 99       	mov	r9,r8
8000aa24:	ee f8 ff 0c 	ld.w	r8,r7[-244]
8000aa28:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000aa2a:	ee f8 ff 0c 	ld.w	r8,r7[-244]
8000aa2e:	70 09       	ld.w	r9,r8[0x0]
8000aa30:	ee f8 ff 10 	ld.w	r8,r7[-240]
8000aa34:	10 09       	add	r9,r8
8000aa36:	ee f8 ff 0c 	ld.w	r8,r7[-244]
8000aa3a:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000aa3c:	ee f9 ff 0c 	ld.w	r9,r7[-244]
8000aa40:	30 08       	mov	r8,0
8000aa42:	f3 68 00 08 	st.b	r9[8],r8
8000aa46:	ee c8 01 64 	sub	r8,r7,356
8000aa4a:	ef 48 ff 14 	st.w	r7[-236],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000aa4e:	e1 b8 00 42 	mfsr	r8,0x108
8000aa52:	ef 48 ff 18 	st.w	r7[-232],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
8000aa56:	ee f8 ff 14 	ld.w	r8,r7[-236]
8000aa5a:	f1 39 00 08 	ld.ub	r9,r8[8]
8000aa5e:	30 28       	mov	r8,2
8000aa60:	f0 09 18 00 	cp.b	r9,r8
8000aa64:	c0 31       	brne	8000aa6a <main+0x432>
    return false;
8000aa66:	30 08       	mov	r8,0
8000aa68:	c4 38       	rjmp	8000aaee <main+0x4b6>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
8000aa6a:	ee f8 ff 14 	ld.w	r8,r7[-236]
8000aa6e:	f1 39 00 08 	ld.ub	r9,r8[8]
8000aa72:	30 18       	mov	r8,1
8000aa74:	f0 09 18 00 	cp.b	r9,r8
8000aa78:	c0 31       	brne	8000aa7e <main+0x446>
    return true;
8000aa7a:	30 18       	mov	r8,1
8000aa7c:	c3 98       	rjmp	8000aaee <main+0x4b6>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000aa7e:	ee f8 ff 14 	ld.w	r8,r7[-236]
8000aa82:	70 09       	ld.w	r9,r8[0x0]
8000aa84:	ee f8 ff 14 	ld.w	r8,r7[-236]
8000aa88:	70 18       	ld.w	r8,r8[0x4]
8000aa8a:	10 39       	cp.w	r9,r8
8000aa8c:	e0 88 00 1a 	brls	8000aac0 <main+0x488>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000aa90:	ee f8 ff 14 	ld.w	r8,r7[-236]
8000aa94:	70 09       	ld.w	r9,r8[0x0]
8000aa96:	ee f8 ff 18 	ld.w	r8,r7[-232]
8000aa9a:	12 38       	cp.w	r8,r9
8000aa9c:	c1 02       	brcc	8000aabc <main+0x484>
8000aa9e:	ee f8 ff 14 	ld.w	r8,r7[-236]
8000aaa2:	70 19       	ld.w	r9,r8[0x4]
8000aaa4:	ee f8 ff 18 	ld.w	r8,r7[-232]
8000aaa8:	12 38       	cp.w	r8,r9
8000aaaa:	e0 88 00 09 	brls	8000aabc <main+0x484>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000aaae:	ee f9 ff 14 	ld.w	r9,r7[-236]
8000aab2:	30 18       	mov	r8,1
8000aab4:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000aab8:	30 18       	mov	r8,1
8000aaba:	c1 a8       	rjmp	8000aaee <main+0x4b6>
    }
    return false;
8000aabc:	30 08       	mov	r8,0
8000aabe:	c1 88       	rjmp	8000aaee <main+0x4b6>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000aac0:	ee f8 ff 14 	ld.w	r8,r7[-236]
8000aac4:	70 09       	ld.w	r9,r8[0x0]
8000aac6:	ee f8 ff 18 	ld.w	r8,r7[-232]
8000aaca:	12 38       	cp.w	r8,r9
8000aacc:	c0 93       	brcs	8000aade <main+0x4a6>
8000aace:	ee f8 ff 14 	ld.w	r8,r7[-236]
8000aad2:	70 19       	ld.w	r9,r8[0x4]
8000aad4:	ee f8 ff 18 	ld.w	r8,r7[-232]
8000aad8:	12 38       	cp.w	r8,r9
8000aada:	e0 88 00 09 	brls	8000aaec <main+0x4b4>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000aade:	ee f9 ff 14 	ld.w	r9,r7[-236]
8000aae2:	30 18       	mov	r8,1
8000aae4:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000aae8:	30 18       	mov	r8,1
8000aaea:	c0 28       	rjmp	8000aaee <main+0x4b6>
    }
    return false;
8000aaec:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
8000aaee:	58 08       	cp.w	r8,0
8000aaf0:	ca b0       	breq	8000aa46 <main+0x40e>
					electroclaveState = STATE_START_CLEAN;
					print_ecdbg("No shelves, no devices or shelves are past lifetime\r\n");
//					display_text(IDX_CLEAR);
					display_text(IDX_READY);
				}
				break;
8000aaf2:	e0 8f 04 f4 	bral	8000b4da <main+0xea2>
					cpu_delay_ms(500, EC_CPU_CLOCK_FREQ);
					display_text(IDX_CLEANING);
					cpu_delay_ms(3000, EC_CPU_CLOCK_FREQ); //give display time to update, scroll all the way across
				}
				else {
					electroclaveState = STATE_START_CLEAN;
8000aaf6:	fe f9 0d 52 	ld.w	r9,pc[3410]
8000aafa:	30 68       	mov	r8,6
8000aafc:	b2 88       	st.b	r9[0x0],r8
					print_ecdbg("No shelves, no devices or shelves are past lifetime\r\n");
8000aafe:	fe fc 0d 96 	ld.w	r12,pc[3478]
8000ab02:	f0 1f 03 49 	mcall	8000b824 <main+0x11ec>
//					display_text(IDX_CLEAR);
					display_text(IDX_READY);
8000ab06:	30 0c       	mov	r12,0
8000ab08:	f0 1f 03 49 	mcall	8000b82c <main+0x11f4>
				}
				break;
8000ab0c:	e0 8f 04 e7 	bral	8000b4da <main+0xea2>
				
			case STATE_START_SANITIZE:
				display_text(IDX_CLEAR);
8000ab10:	30 9c       	mov	r12,9
8000ab12:	f0 1f 03 47 	mcall	8000b82c <main+0x11f4>
8000ab16:	e0 68 01 f4 	mov	r8,500
8000ab1a:	ef 48 ff 20 	st.w	r7[-224],r8
8000ab1e:	e0 68 12 00 	mov	r8,4608
8000ab22:	ea 18 00 7a 	orh	r8,0x7a
8000ab26:	ef 48 ff 1c 	st.w	r7[-228],r8
8000ab2a:	ee f8 ff 20 	ld.w	r8,r7[-224]
8000ab2e:	ef 48 ff 28 	st.w	r7[-216],r8
8000ab32:	ee f8 ff 1c 	ld.w	r8,r7[-228]
8000ab36:	ef 48 ff 24 	st.w	r7[-220],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000ab3a:	ee fa ff 28 	ld.w	r10,r7[-216]
8000ab3e:	ef 4a fe 1c 	st.w	r7[-484],r10
8000ab42:	30 08       	mov	r8,0
8000ab44:	ef 48 fe 18 	st.w	r7[-488],r8
8000ab48:	ee fc ff 24 	ld.w	r12,r7[-220]
8000ab4c:	ef 4c fe 14 	st.w	r7[-492],r12
8000ab50:	30 0a       	mov	r10,0
8000ab52:	ef 4a fe 10 	st.w	r7[-496],r10
8000ab56:	ee f9 fe 18 	ld.w	r9,r7[-488]
8000ab5a:	ee f8 fe 14 	ld.w	r8,r7[-492]
8000ab5e:	b1 39       	mul	r9,r8
8000ab60:	ee f8 fe 10 	ld.w	r8,r7[-496]
8000ab64:	ee fc fe 1c 	ld.w	r12,r7[-484]
8000ab68:	b9 38       	mul	r8,r12
8000ab6a:	10 09       	add	r9,r8
8000ab6c:	ee f8 fe 1c 	ld.w	r8,r7[-484]
8000ab70:	ee fc fe 14 	ld.w	r12,r7[-492]
8000ab74:	f0 0c 06 4a 	mulu.d	r10,r8,r12
8000ab78:	16 09       	add	r9,r11
8000ab7a:	12 9b       	mov	r11,r9
8000ab7c:	e0 68 03 e7 	mov	r8,999
8000ab80:	30 09       	mov	r9,0
8000ab82:	10 0a       	add	r10,r8
8000ab84:	f6 09 00 4b 	adc	r11,r11,r9
8000ab88:	e0 68 03 e8 	mov	r8,1000
8000ab8c:	30 09       	mov	r9,0
8000ab8e:	f0 1f 03 35 	mcall	8000b860 <main+0x1228>
8000ab92:	14 98       	mov	r8,r10
8000ab94:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
8000ab96:	ef 48 ff 30 	st.w	r7[-208],r8
8000ab9a:	ee c8 01 58 	sub	r8,r7,344
8000ab9e:	ef 48 ff 2c 	st.w	r7[-212],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000aba2:	e1 b8 00 42 	mfsr	r8,0x108
8000aba6:	10 99       	mov	r9,r8
8000aba8:	ee f8 ff 2c 	ld.w	r8,r7[-212]
8000abac:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000abae:	ee f8 ff 2c 	ld.w	r8,r7[-212]
8000abb2:	70 09       	ld.w	r9,r8[0x0]
8000abb4:	ee f8 ff 30 	ld.w	r8,r7[-208]
8000abb8:	10 09       	add	r9,r8
8000abba:	ee f8 ff 2c 	ld.w	r8,r7[-212]
8000abbe:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000abc0:	ee f9 ff 2c 	ld.w	r9,r7[-212]
8000abc4:	30 08       	mov	r8,0
8000abc6:	f3 68 00 08 	st.b	r9[8],r8
8000abca:	ee c8 01 58 	sub	r8,r7,344
8000abce:	ef 48 ff 34 	st.w	r7[-204],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000abd2:	e1 b8 00 42 	mfsr	r8,0x108
8000abd6:	ef 48 ff 38 	st.w	r7[-200],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
8000abda:	ee f8 ff 34 	ld.w	r8,r7[-204]
8000abde:	f1 39 00 08 	ld.ub	r9,r8[8]
8000abe2:	30 28       	mov	r8,2
8000abe4:	f0 09 18 00 	cp.b	r9,r8
8000abe8:	c0 31       	brne	8000abee <main+0x5b6>
    return false;
8000abea:	30 08       	mov	r8,0
8000abec:	c4 38       	rjmp	8000ac72 <main+0x63a>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
8000abee:	ee f8 ff 34 	ld.w	r8,r7[-204]
8000abf2:	f1 39 00 08 	ld.ub	r9,r8[8]
8000abf6:	30 18       	mov	r8,1
8000abf8:	f0 09 18 00 	cp.b	r9,r8
8000abfc:	c0 31       	brne	8000ac02 <main+0x5ca>
    return true;
8000abfe:	30 18       	mov	r8,1
8000ac00:	c3 98       	rjmp	8000ac72 <main+0x63a>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000ac02:	ee f8 ff 34 	ld.w	r8,r7[-204]
8000ac06:	70 09       	ld.w	r9,r8[0x0]
8000ac08:	ee f8 ff 34 	ld.w	r8,r7[-204]
8000ac0c:	70 18       	ld.w	r8,r8[0x4]
8000ac0e:	10 39       	cp.w	r9,r8
8000ac10:	e0 88 00 1a 	brls	8000ac44 <main+0x60c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000ac14:	ee f8 ff 34 	ld.w	r8,r7[-204]
8000ac18:	70 09       	ld.w	r9,r8[0x0]
8000ac1a:	ee f8 ff 38 	ld.w	r8,r7[-200]
8000ac1e:	12 38       	cp.w	r8,r9
8000ac20:	c1 02       	brcc	8000ac40 <main+0x608>
8000ac22:	ee f8 ff 34 	ld.w	r8,r7[-204]
8000ac26:	70 19       	ld.w	r9,r8[0x4]
8000ac28:	ee f8 ff 38 	ld.w	r8,r7[-200]
8000ac2c:	12 38       	cp.w	r8,r9
8000ac2e:	e0 88 00 09 	brls	8000ac40 <main+0x608>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000ac32:	ee f9 ff 34 	ld.w	r9,r7[-204]
8000ac36:	30 18       	mov	r8,1
8000ac38:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000ac3c:	30 18       	mov	r8,1
8000ac3e:	c1 a8       	rjmp	8000ac72 <main+0x63a>
    }
    return false;
8000ac40:	30 08       	mov	r8,0
8000ac42:	c1 88       	rjmp	8000ac72 <main+0x63a>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000ac44:	ee f8 ff 34 	ld.w	r8,r7[-204]
8000ac48:	70 09       	ld.w	r9,r8[0x0]
8000ac4a:	ee f8 ff 38 	ld.w	r8,r7[-200]
8000ac4e:	12 38       	cp.w	r8,r9
8000ac50:	c0 93       	brcs	8000ac62 <main+0x62a>
8000ac52:	ee f8 ff 34 	ld.w	r8,r7[-204]
8000ac56:	70 19       	ld.w	r9,r8[0x4]
8000ac58:	ee f8 ff 38 	ld.w	r8,r7[-200]
8000ac5c:	12 38       	cp.w	r8,r9
8000ac5e:	e0 88 00 09 	brls	8000ac70 <main+0x638>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000ac62:	ee f9 ff 34 	ld.w	r9,r7[-204]
8000ac66:	30 18       	mov	r8,1
8000ac68:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000ac6c:	30 18       	mov	r8,1
8000ac6e:	c0 28       	rjmp	8000ac72 <main+0x63a>
    }
    return false;
8000ac70:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
8000ac72:	58 08       	cp.w	r8,0
8000ac74:	ca b0       	breq	8000abca <main+0x592>
				cpu_delay_ms(500, EC_CPU_CLOCK_FREQ); //half second TODO: figure out why this is here and get rid of it, don't like to just hang for no reason, especially when we need to be monitoring the door latch
				
				displayIdx = 0xFF; //this means not assigned yet
8000ac76:	fe f9 0c 22 	ld.w	r9,pc[3106]
8000ac7a:	3f f8       	mov	r8,-1
8000ac7c:	b2 88       	st.b	r9[0x0],r8
				sanitizeMinutes = 0;
8000ac7e:	fe f9 0c 1e 	ld.w	r9,pc[3102]
8000ac82:	30 08       	mov	r8,0
8000ac84:	93 08       	st.w	r9[0x0],r8
				for (int i = 0; i<NUM_SHELVES; i++) {
8000ac86:	30 08       	mov	r8,0
8000ac88:	ef 48 fe c0 	st.w	r7[-320],r8
8000ac8c:	c4 28       	rjmp	8000ad10 <main+0x6d8>
					if (shelf[i].active == SHELF_ACTIVE) {
8000ac8e:	ee f9 fe c0 	ld.w	r9,r7[-320]
8000ac92:	fe fa 0c 0e 	ld.w	r10,pc[3086]
8000ac96:	12 98       	mov	r8,r9
8000ac98:	a3 68       	lsl	r8,0x2
8000ac9a:	12 08       	add	r8,r9
8000ac9c:	f4 08 00 08 	add	r8,r10,r8
8000aca0:	11 89       	ld.ub	r9,r8[0x0]
8000aca2:	30 18       	mov	r8,1
8000aca4:	f0 09 18 00 	cp.b	r9,r8
8000aca8:	c2 f1       	brne	8000ad06 <main+0x6ce>
						tmpSanitizeMinutes = calc_sanitize_time(i);
8000acaa:	ee f8 fe c0 	ld.w	r8,r7[-320]
8000acae:	5c 58       	castu.b	r8
8000acb0:	10 9c       	mov	r12,r8
8000acb2:	f0 1f 02 fd 	mcall	8000b8a4 <main+0x126c>
8000acb6:	18 98       	mov	r8,r12
8000acb8:	10 99       	mov	r9,r8
8000acba:	fe f8 0b ee 	ld.w	r8,pc[3054]
8000acbe:	91 09       	st.w	r8[0x0],r9
						
						if (tmpSanitizeMinutes > sanitizeMinutes)
8000acc0:	fe f8 0b e8 	ld.w	r8,pc[3048]
8000acc4:	70 09       	ld.w	r9,r8[0x0]
8000acc6:	fe f8 0b d6 	ld.w	r8,pc[3030]
8000acca:	70 08       	ld.w	r8,r8[0x0]
8000accc:	10 39       	cp.w	r9,r8
8000acce:	e0 88 00 08 	brls	8000acde <main+0x6a6>
						{
							sanitizeMinutes = tmpSanitizeMinutes;
8000acd2:	fe f8 0b d6 	ld.w	r8,pc[3030]
8000acd6:	70 09       	ld.w	r9,r8[0x0]
8000acd8:	fe f8 0b c4 	ld.w	r8,pc[3012]
8000acdc:	91 09       	st.w	r8[0x0],r9
						}
						
						led_shelf(i, LED_ON);
8000acde:	ee f8 fe c0 	ld.w	r8,r7[-320]
8000ace2:	5c 58       	castu.b	r8
8000ace4:	30 1b       	mov	r11,1
8000ace6:	10 9c       	mov	r12,r8
8000ace8:	f0 1f 02 f1 	mcall	8000b8ac <main+0x1274>
						
						if (displayIdx == 0xFF)
8000acec:	fe f8 0b ac 	ld.w	r8,pc[2988]
8000acf0:	11 89       	ld.ub	r9,r8[0x0]
8000acf2:	3f f8       	mov	r8,-1
8000acf4:	f0 09 18 00 	cp.b	r9,r8
8000acf8:	c0 71       	brne	8000ad06 <main+0x6ce>
						{
							displayIdx = i; //set this to the first active shelf if this is the first active shelf encountered
8000acfa:	ee f8 fe c0 	ld.w	r8,r7[-320]
8000acfe:	5c 58       	castu.b	r8
8000ad00:	fe f9 0b 98 	ld.w	r9,pc[2968]
8000ad04:	b2 88       	st.b	r9[0x0],r8
				display_text(IDX_CLEAR);
				cpu_delay_ms(500, EC_CPU_CLOCK_FREQ); //half second TODO: figure out why this is here and get rid of it, don't like to just hang for no reason, especially when we need to be monitoring the door latch
				
				displayIdx = 0xFF; //this means not assigned yet
				sanitizeMinutes = 0;
				for (int i = 0; i<NUM_SHELVES; i++) {
8000ad06:	ee f8 fe c0 	ld.w	r8,r7[-320]
8000ad0a:	2f f8       	sub	r8,-1
8000ad0c:	ef 48 fe c0 	st.w	r7[-320],r8
8000ad10:	ee f8 fe c0 	ld.w	r8,r7[-320]
8000ad14:	58 38       	cp.w	r8,3
8000ad16:	fe 9a ff bc 	brle	8000ac8e <main+0x656>
8000ad1a:	e0 68 1f 40 	mov	r8,8000
8000ad1e:	ef 48 ff 40 	st.w	r7[-192],r8
8000ad22:	e0 68 12 00 	mov	r8,4608
8000ad26:	ea 18 00 7a 	orh	r8,0x7a
8000ad2a:	ef 48 ff 3c 	st.w	r7[-196],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000ad2e:	ee fa ff 40 	ld.w	r10,r7[-192]
8000ad32:	ef 4a fe 2c 	st.w	r7[-468],r10
8000ad36:	30 08       	mov	r8,0
8000ad38:	ef 48 fe 28 	st.w	r7[-472],r8
8000ad3c:	ee fc ff 3c 	ld.w	r12,r7[-196]
8000ad40:	ef 4c fe 24 	st.w	r7[-476],r12
8000ad44:	30 0a       	mov	r10,0
8000ad46:	ef 4a fe 20 	st.w	r7[-480],r10
8000ad4a:	ee f9 fe 28 	ld.w	r9,r7[-472]
8000ad4e:	ee f8 fe 24 	ld.w	r8,r7[-476]
8000ad52:	b1 39       	mul	r9,r8
8000ad54:	ee f8 fe 20 	ld.w	r8,r7[-480]
8000ad58:	ee fc fe 2c 	ld.w	r12,r7[-468]
8000ad5c:	b9 38       	mul	r8,r12
8000ad5e:	10 09       	add	r9,r8
8000ad60:	ee f8 fe 2c 	ld.w	r8,r7[-468]
8000ad64:	ee fc fe 24 	ld.w	r12,r7[-476]
8000ad68:	f0 0c 06 4a 	mulu.d	r10,r8,r12
8000ad6c:	16 09       	add	r9,r11
8000ad6e:	12 9b       	mov	r11,r9
8000ad70:	e0 68 03 e7 	mov	r8,999
8000ad74:	30 09       	mov	r9,0
8000ad76:	10 0a       	add	r10,r8
8000ad78:	f6 09 00 4b 	adc	r11,r11,r9
8000ad7c:	e0 68 03 e8 	mov	r8,1000
8000ad80:	30 09       	mov	r9,0
8000ad82:	f0 1f 02 b8 	mcall	8000b860 <main+0x1228>
8000ad86:	14 98       	mov	r8,r10
8000ad88:	16 99       	mov	r9,r11
							displayIdx = i; //set this to the first active shelf if this is the first active shelf encountered
						}
					}
				}
				
				displayTimerSeconds = cpu_ms_2_cy(8000, EC_CPU_CLOCK_FREQ); //8 seconds per "shelf" display is enough time for the text to scroll twice
8000ad8a:	10 99       	mov	r9,r8
8000ad8c:	fe f8 0b 24 	ld.w	r8,pc[2852]
8000ad90:	91 09       	st.w	r8[0x0],r9
				cpu_set_timeout(displayTimerSeconds, &displayTimer);
8000ad92:	fe f8 0b 1e 	ld.w	r8,pc[2846]
8000ad96:	70 08       	ld.w	r8,r8[0x0]
8000ad98:	ef 48 ff 48 	st.w	r7[-184],r8
8000ad9c:	fe f8 0b 18 	ld.w	r8,pc[2840]
8000ada0:	ef 48 ff 44 	st.w	r7[-188],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000ada4:	e1 b8 00 42 	mfsr	r8,0x108
8000ada8:	10 99       	mov	r9,r8
8000adaa:	ee f8 ff 44 	ld.w	r8,r7[-188]
8000adae:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000adb0:	ee f8 ff 44 	ld.w	r8,r7[-188]
8000adb4:	70 09       	ld.w	r9,r8[0x0]
8000adb6:	ee f8 ff 48 	ld.w	r8,r7[-184]
8000adba:	10 09       	add	r9,r8
8000adbc:	ee f8 ff 44 	ld.w	r8,r7[-188]
8000adc0:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000adc2:	ee f9 ff 44 	ld.w	r9,r7[-188]
8000adc6:	30 08       	mov	r8,0
8000adc8:	f3 68 00 08 	st.b	r9[8],r8
8000adcc:	e0 68 03 e8 	mov	r8,1000
8000add0:	ef 48 ff 50 	st.w	r7[-176],r8
8000add4:	e0 68 12 00 	mov	r8,4608
8000add8:	ea 18 00 7a 	orh	r8,0x7a
8000addc:	ef 48 ff 4c 	st.w	r7[-180],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000ade0:	ee fa ff 50 	ld.w	r10,r7[-176]
8000ade4:	ef 4a fe 3c 	st.w	r7[-452],r10
8000ade8:	30 08       	mov	r8,0
8000adea:	ef 48 fe 38 	st.w	r7[-456],r8
8000adee:	ee fc ff 4c 	ld.w	r12,r7[-180]
8000adf2:	ef 4c fe 34 	st.w	r7[-460],r12
8000adf6:	30 0a       	mov	r10,0
8000adf8:	ef 4a fe 30 	st.w	r7[-464],r10
8000adfc:	ee f9 fe 38 	ld.w	r9,r7[-456]
8000ae00:	ee f8 fe 34 	ld.w	r8,r7[-460]
8000ae04:	b1 39       	mul	r9,r8
8000ae06:	ee f8 fe 30 	ld.w	r8,r7[-464]
8000ae0a:	ee fc fe 3c 	ld.w	r12,r7[-452]
8000ae0e:	b9 38       	mul	r8,r12
8000ae10:	10 09       	add	r9,r8
8000ae12:	ee f8 fe 3c 	ld.w	r8,r7[-452]
8000ae16:	ee fc fe 34 	ld.w	r12,r7[-460]
8000ae1a:	f0 0c 06 4a 	mulu.d	r10,r8,r12
8000ae1e:	16 09       	add	r9,r11
8000ae20:	12 9b       	mov	r11,r9
8000ae22:	e0 68 03 e7 	mov	r8,999
8000ae26:	30 09       	mov	r9,0
8000ae28:	10 0a       	add	r10,r8
8000ae2a:	f6 09 00 4b 	adc	r11,r11,r9
8000ae2e:	e0 68 03 e8 	mov	r8,1000
8000ae32:	30 09       	mov	r9,0
8000ae34:	f0 1f 02 8b 	mcall	8000b860 <main+0x1228>
8000ae38:	14 98       	mov	r8,r10
8000ae3a:	16 99       	mov	r9,r11
				
#if 0 //DEBUG: set this to seconds not minutes so we can debug this logic faster 11may15				
				cpu_set_timeout((sanitizeMinutes * 60 * cpu_ms_2_cy(1000, EC_CPU_CLOCK_FREQ)), &sanitizeTimer);
#endif
				cpu_set_timeout((sanitizeMinutes * cpu_ms_2_cy(1000, EC_CPU_CLOCK_FREQ)), &sanitizeTimer); //DEBUG take this out when done debugging logic, put it back to minutes 11may15
8000ae3c:	10 99       	mov	r9,r8
8000ae3e:	fe f8 0a 5e 	ld.w	r8,pc[2654]
8000ae42:	70 08       	ld.w	r8,r8[0x0]
8000ae44:	f2 08 02 48 	mul	r8,r9,r8
8000ae48:	ef 48 ff 58 	st.w	r7[-168],r8
8000ae4c:	fe f8 0a 6c 	ld.w	r8,pc[2668]
8000ae50:	ef 48 ff 54 	st.w	r7[-172],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000ae54:	e1 b8 00 42 	mfsr	r8,0x108
8000ae58:	10 99       	mov	r9,r8
8000ae5a:	ee f8 ff 54 	ld.w	r8,r7[-172]
8000ae5e:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000ae60:	ee f8 ff 54 	ld.w	r8,r7[-172]
8000ae64:	70 09       	ld.w	r9,r8[0x0]
8000ae66:	ee f8 ff 58 	ld.w	r8,r7[-168]
8000ae6a:	10 09       	add	r9,r8
8000ae6c:	ee f8 ff 54 	ld.w	r8,r7[-172]
8000ae70:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000ae72:	ee f9 ff 54 	ld.w	r9,r7[-172]
8000ae76:	30 08       	mov	r8,0
8000ae78:	f3 68 00 08 	st.b	r9[8],r8
#ifdef SERIAL_ID_AND_ALL_USAGE_COMBINED
				usageShdw[0].totalSanitationCycles++;
				usageShdw[1].totalSanitationCycles++;
#else

				inc_sanCycles();
8000ae7c:	f0 1f 02 90 	mcall	8000b8bc <main+0x1284>
8000ae80:	e0 68 03 e8 	mov	r8,1000
8000ae84:	ef 48 ff 60 	st.w	r7[-160],r8
8000ae88:	e0 68 12 00 	mov	r8,4608
8000ae8c:	ea 18 00 7a 	orh	r8,0x7a
8000ae90:	ef 48 ff 5c 	st.w	r7[-164],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000ae94:	ee fa ff 60 	ld.w	r10,r7[-160]
8000ae98:	ef 4a fe 4c 	st.w	r7[-436],r10
8000ae9c:	30 08       	mov	r8,0
8000ae9e:	ef 48 fe 48 	st.w	r7[-440],r8
8000aea2:	ee fc ff 5c 	ld.w	r12,r7[-164]
8000aea6:	ef 4c fe 44 	st.w	r7[-444],r12
8000aeaa:	30 0a       	mov	r10,0
8000aeac:	ef 4a fe 40 	st.w	r7[-448],r10
8000aeb0:	ee f9 fe 48 	ld.w	r9,r7[-440]
8000aeb4:	ee f8 fe 44 	ld.w	r8,r7[-444]
8000aeb8:	b1 39       	mul	r9,r8
8000aeba:	ee f8 fe 40 	ld.w	r8,r7[-448]
8000aebe:	ee fc fe 4c 	ld.w	r12,r7[-436]
8000aec2:	b9 38       	mul	r8,r12
8000aec4:	10 09       	add	r9,r8
8000aec6:	ee f8 fe 4c 	ld.w	r8,r7[-436]
8000aeca:	ee fc fe 44 	ld.w	r12,r7[-444]
8000aece:	f0 0c 06 4a 	mulu.d	r10,r8,r12
8000aed2:	16 09       	add	r9,r11
8000aed4:	12 9b       	mov	r11,r9
8000aed6:	e0 68 03 e7 	mov	r8,999
8000aeda:	30 09       	mov	r9,0
8000aedc:	10 0a       	add	r10,r8
8000aede:	f6 09 00 4b 	adc	r11,r11,r9
8000aee2:	e0 68 03 e8 	mov	r8,1000
8000aee6:	30 09       	mov	r9,0
8000aee8:	f0 1f 02 5e 	mcall	8000b860 <main+0x1228>
8000aeec:	14 98       	mov	r8,r10
8000aeee:	16 99       	mov	r9,r11

#endif //SERIAL_ID_AND_ALL_USAGE_COMBINED
				
//DEBUG 11may15 do this once per second for debug				cpu_set_timeout((60 * cpu_ms_2_cy(1000,EC_CPU_CLOCK_FREQ)), &oneMinuteTimer); //one minute for the usage statistics
				cpu_set_timeout((cpu_ms_2_cy(1000,EC_CPU_CLOCK_FREQ)), &oneMinuteTimer); //one minute for the usage statistics DEBUG 11may15
8000aef0:	ef 48 ff 68 	st.w	r7[-152],r8
8000aef4:	fe f8 09 cc 	ld.w	r8,pc[2508]
8000aef8:	ef 48 ff 64 	st.w	r7[-156],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000aefc:	e1 b8 00 42 	mfsr	r8,0x108
8000af00:	10 99       	mov	r9,r8
8000af02:	ee f8 ff 64 	ld.w	r8,r7[-156]
8000af06:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000af08:	ee f8 ff 64 	ld.w	r8,r7[-156]
8000af0c:	70 09       	ld.w	r9,r8[0x0]
8000af0e:	ee f8 ff 68 	ld.w	r8,r7[-152]
8000af12:	10 09       	add	r9,r8
8000af14:	ee f8 ff 64 	ld.w	r8,r7[-156]
8000af18:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000af1a:	ee f9 ff 64 	ld.w	r9,r7[-156]
8000af1e:	30 08       	mov	r8,0
8000af20:	f3 68 00 08 	st.b	r9[8],r8

				electroclaveState = STATE_SANITIZE;
8000af24:	fe f9 09 24 	ld.w	r9,pc[2340]
8000af28:	30 58       	mov	r8,5
8000af2a:	b2 88       	st.b	r9[0x0],r8
				
				break;
8000af2c:	e0 8f 02 d7 	bral	8000b4da <main+0xea2>
8000af30:	fe f8 09 84 	ld.w	r8,pc[2436]
8000af34:	ef 48 ff 6c 	st.w	r7[-148],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000af38:	e1 b8 00 42 	mfsr	r8,0x108
8000af3c:	ef 48 ff 70 	st.w	r7[-144],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
8000af40:	ee f8 ff 6c 	ld.w	r8,r7[-148]
8000af44:	f1 39 00 08 	ld.ub	r9,r8[8]
8000af48:	30 28       	mov	r8,2
8000af4a:	f0 09 18 00 	cp.b	r9,r8
8000af4e:	c0 31       	brne	8000af54 <main+0x91c>
    return false;
8000af50:	30 08       	mov	r8,0
8000af52:	c4 38       	rjmp	8000afd8 <main+0x9a0>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
8000af54:	ee f8 ff 6c 	ld.w	r8,r7[-148]
8000af58:	f1 39 00 08 	ld.ub	r9,r8[8]
8000af5c:	30 18       	mov	r8,1
8000af5e:	f0 09 18 00 	cp.b	r9,r8
8000af62:	c0 31       	brne	8000af68 <main+0x930>
    return true;
8000af64:	30 18       	mov	r8,1
8000af66:	c3 98       	rjmp	8000afd8 <main+0x9a0>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000af68:	ee f8 ff 6c 	ld.w	r8,r7[-148]
8000af6c:	70 09       	ld.w	r9,r8[0x0]
8000af6e:	ee f8 ff 6c 	ld.w	r8,r7[-148]
8000af72:	70 18       	ld.w	r8,r8[0x4]
8000af74:	10 39       	cp.w	r9,r8
8000af76:	e0 88 00 1a 	brls	8000afaa <main+0x972>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000af7a:	ee f8 ff 6c 	ld.w	r8,r7[-148]
8000af7e:	70 09       	ld.w	r9,r8[0x0]
8000af80:	ee f8 ff 70 	ld.w	r8,r7[-144]
8000af84:	12 38       	cp.w	r8,r9
8000af86:	c1 02       	brcc	8000afa6 <main+0x96e>
8000af88:	ee f8 ff 6c 	ld.w	r8,r7[-148]
8000af8c:	70 19       	ld.w	r9,r8[0x4]
8000af8e:	ee f8 ff 70 	ld.w	r8,r7[-144]
8000af92:	12 38       	cp.w	r8,r9
8000af94:	e0 88 00 09 	brls	8000afa6 <main+0x96e>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000af98:	ee f9 ff 6c 	ld.w	r9,r7[-148]
8000af9c:	30 18       	mov	r8,1
8000af9e:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000afa2:	30 18       	mov	r8,1
8000afa4:	c1 a8       	rjmp	8000afd8 <main+0x9a0>
    }
    return false;
8000afa6:	30 08       	mov	r8,0
8000afa8:	c1 88       	rjmp	8000afd8 <main+0x9a0>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000afaa:	ee f8 ff 6c 	ld.w	r8,r7[-148]
8000afae:	70 09       	ld.w	r9,r8[0x0]
8000afb0:	ee f8 ff 70 	ld.w	r8,r7[-144]
8000afb4:	12 38       	cp.w	r8,r9
8000afb6:	c0 93       	brcs	8000afc8 <main+0x990>
8000afb8:	ee f8 ff 6c 	ld.w	r8,r7[-148]
8000afbc:	70 19       	ld.w	r9,r8[0x4]
8000afbe:	ee f8 ff 70 	ld.w	r8,r7[-144]
8000afc2:	12 38       	cp.w	r8,r9
8000afc4:	e0 88 00 09 	brls	8000afd6 <main+0x99e>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000afc8:	ee f9 ff 6c 	ld.w	r9,r7[-148]
8000afcc:	30 18       	mov	r8,1
8000afce:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000afd2:	30 18       	mov	r8,1
8000afd4:	c0 28       	rjmp	8000afd8 <main+0x9a0>
    }
    return false;
8000afd6:	30 08       	mov	r8,0
				
			case STATE_SANITIZE:
				/*
    			 * Manage the display
				 */
				if (cpu_is_timeout(&displayTimer))
8000afd8:	58 08       	cp.w	r8,0
8000afda:	c6 90       	breq	8000b0ac <main+0xa74>
8000afdc:	fe f8 08 d8 	ld.w	r8,pc[2264]
8000afe0:	ef 48 ff 74 	st.w	r7[-140],r8
 *
 * \param  cpu_time:   (input) internal information used by the timer API.
 */
__always_inline static void cpu_stop_timeout(t_cpu_time *cpu_time)
{
  cpu_time->timer_state = CPU_TIMER_STATE_STOPPED;
8000afe4:	ee f9 ff 74 	ld.w	r9,r7[-140]
8000afe8:	30 28       	mov	r8,2
8000afea:	f3 68 00 08 	st.b	r9[8],r8
				{
					cpu_stop_timeout(&displayTimer);
					switch (displayIdx)
8000afee:	fe f8 08 aa 	ld.w	r8,pc[2218]
8000aff2:	11 88       	ld.ub	r8,r8[0x0]
8000aff4:	58 18       	cp.w	r8,1
8000aff6:	c0 f0       	breq	8000b014 <main+0x9dc>
8000aff8:	e0 89 00 05 	brgt	8000b002 <main+0x9ca>
8000affc:	58 08       	cp.w	r8,0
8000affe:	c0 70       	breq	8000b00c <main+0x9d4>
8000b000:	c1 78       	rjmp	8000b02e <main+0x9f6>
8000b002:	58 28       	cp.w	r8,2
8000b004:	c0 c0       	breq	8000b01c <main+0x9e4>
8000b006:	58 38       	cp.w	r8,3
8000b008:	c0 e0       	breq	8000b024 <main+0x9ec>
8000b00a:	c1 28       	rjmp	8000b02e <main+0x9f6>
					{
						case 0:
							//								display_text(IDX_CLEAR);
							display_text(IDX_SHELF1);
8000b00c:	30 5c       	mov	r12,5
8000b00e:	f0 1f 02 08 	mcall	8000b82c <main+0x11f4>
							break;
8000b012:	c0 e8       	rjmp	8000b02e <main+0x9f6>
						case 1:
							//								display_text(IDX_CLEAR);
							display_text(IDX_SHELF2);
8000b014:	30 6c       	mov	r12,6
8000b016:	f0 1f 02 06 	mcall	8000b82c <main+0x11f4>
							break;
8000b01a:	c0 a8       	rjmp	8000b02e <main+0x9f6>
						case 2:
							//								display_text(IDX_CLEAR);
							display_text(IDX_SHELF3);
8000b01c:	30 7c       	mov	r12,7
8000b01e:	f0 1f 02 04 	mcall	8000b82c <main+0x11f4>
							break;
8000b022:	c0 68       	rjmp	8000b02e <main+0x9f6>
						case 3:
							//								display_text(IDX_CLEAR);
							display_text(IDX_SHELF4);
8000b024:	30 8c       	mov	r12,8
8000b026:	f0 1f 02 02 	mcall	8000b82c <main+0x11f4>
8000b02a:	c0 28       	rjmp	8000b02e <main+0x9f6>
						if (shelf[displayIdx].active)
						{
							break; //this shelf is active, we don't need to look for another one
						}
						
					}
8000b02c:	d7 03       	nop
							break;
					}
					
					while (1)
					{
						if (++displayIdx >= NUM_SHELVES)
8000b02e:	fe f8 08 6a 	ld.w	r8,pc[2154]
8000b032:	11 88       	ld.ub	r8,r8[0x0]
8000b034:	2f f8       	sub	r8,-1
8000b036:	5c 58       	castu.b	r8
8000b038:	fe f9 08 60 	ld.w	r9,pc[2144]
8000b03c:	b2 88       	st.b	r9[0x0],r8
8000b03e:	fe f8 08 5a 	ld.w	r8,pc[2138]
8000b042:	11 89       	ld.ub	r9,r8[0x0]
8000b044:	30 38       	mov	r8,3
8000b046:	f0 09 18 00 	cp.b	r9,r8
8000b04a:	e0 88 00 06 	brls	8000b056 <main+0xa1e>
						{
							displayIdx = 0; //12apr15 wrap around
8000b04e:	fe f9 08 4a 	ld.w	r9,pc[2122]
8000b052:	30 08       	mov	r8,0
8000b054:	b2 88       	st.b	r9[0x0],r8
						}
						
						if (shelf[displayIdx].active)
8000b056:	fe f8 08 42 	ld.w	r8,pc[2114]
8000b05a:	11 88       	ld.ub	r8,r8[0x0]
8000b05c:	10 99       	mov	r9,r8
8000b05e:	fe fa 08 42 	ld.w	r10,pc[2114]
8000b062:	12 98       	mov	r8,r9
8000b064:	a3 68       	lsl	r8,0x2
8000b066:	12 08       	add	r8,r9
8000b068:	f4 08 00 08 	add	r8,r10,r8
8000b06c:	11 88       	ld.ub	r8,r8[0x0]
8000b06e:	58 08       	cp.w	r8,0
8000b070:	cd e0       	breq	8000b02c <main+0x9f4>
							break; //this shelf is active, we don't need to look for another one
						}
						
					}

					cpu_set_timeout(displayTimerSeconds, &displayTimer); //8 seconds per shelf
8000b072:	fe f8 08 3e 	ld.w	r8,pc[2110]
8000b076:	70 08       	ld.w	r8,r8[0x0]
8000b078:	ef 48 ff 7c 	st.w	r7[-132],r8
8000b07c:	fe f8 08 38 	ld.w	r8,pc[2104]
8000b080:	ef 48 ff 78 	st.w	r7[-136],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000b084:	e1 b8 00 42 	mfsr	r8,0x108
8000b088:	10 99       	mov	r9,r8
8000b08a:	ee f8 ff 78 	ld.w	r8,r7[-136]
8000b08e:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000b090:	ee f8 ff 78 	ld.w	r8,r7[-136]
8000b094:	70 09       	ld.w	r9,r8[0x0]
8000b096:	ee f8 ff 7c 	ld.w	r8,r7[-132]
8000b09a:	10 09       	add	r9,r8
8000b09c:	ee f8 ff 78 	ld.w	r8,r7[-136]
8000b0a0:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000b0a2:	ee f9 ff 78 	ld.w	r9,r7[-136]
8000b0a6:	30 08       	mov	r8,0
8000b0a8:	f3 68 00 08 	st.b	r9[8],r8
						if (shelf[displayIdx].active)
						{
							break; //this shelf is active, we don't need to look for another one
						}
						
					}
8000b0ac:	fe f8 08 14 	ld.w	r8,pc[2068]
8000b0b0:	ef 48 ff 80 	st.w	r7[-128],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000b0b4:	e1 b8 00 42 	mfsr	r8,0x108
8000b0b8:	ef 48 ff 84 	st.w	r7[-124],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
8000b0bc:	ee f8 ff 80 	ld.w	r8,r7[-128]
8000b0c0:	f1 39 00 08 	ld.ub	r9,r8[8]
8000b0c4:	30 28       	mov	r8,2
8000b0c6:	f0 09 18 00 	cp.b	r9,r8
8000b0ca:	c0 31       	brne	8000b0d0 <main+0xa98>
    return false;
8000b0cc:	30 08       	mov	r8,0
8000b0ce:	c4 38       	rjmp	8000b154 <main+0xb1c>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
8000b0d0:	ee f8 ff 80 	ld.w	r8,r7[-128]
8000b0d4:	f1 39 00 08 	ld.ub	r9,r8[8]
8000b0d8:	30 18       	mov	r8,1
8000b0da:	f0 09 18 00 	cp.b	r9,r8
8000b0de:	c0 31       	brne	8000b0e4 <main+0xaac>
    return true;
8000b0e0:	30 18       	mov	r8,1
8000b0e2:	c3 98       	rjmp	8000b154 <main+0xb1c>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000b0e4:	ee f8 ff 80 	ld.w	r8,r7[-128]
8000b0e8:	70 09       	ld.w	r9,r8[0x0]
8000b0ea:	ee f8 ff 80 	ld.w	r8,r7[-128]
8000b0ee:	70 18       	ld.w	r8,r8[0x4]
8000b0f0:	10 39       	cp.w	r9,r8
8000b0f2:	e0 88 00 1a 	brls	8000b126 <main+0xaee>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000b0f6:	ee f8 ff 80 	ld.w	r8,r7[-128]
8000b0fa:	70 09       	ld.w	r9,r8[0x0]
8000b0fc:	ee f8 ff 84 	ld.w	r8,r7[-124]
8000b100:	12 38       	cp.w	r8,r9
8000b102:	c1 02       	brcc	8000b122 <main+0xaea>
8000b104:	ee f8 ff 80 	ld.w	r8,r7[-128]
8000b108:	70 19       	ld.w	r9,r8[0x4]
8000b10a:	ee f8 ff 84 	ld.w	r8,r7[-124]
8000b10e:	12 38       	cp.w	r8,r9
8000b110:	e0 88 00 09 	brls	8000b122 <main+0xaea>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000b114:	ee f9 ff 80 	ld.w	r9,r7[-128]
8000b118:	30 18       	mov	r8,1
8000b11a:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000b11e:	30 18       	mov	r8,1
8000b120:	c1 a8       	rjmp	8000b154 <main+0xb1c>
    }
    return false;
8000b122:	30 08       	mov	r8,0
8000b124:	c1 88       	rjmp	8000b154 <main+0xb1c>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000b126:	ee f8 ff 80 	ld.w	r8,r7[-128]
8000b12a:	70 09       	ld.w	r9,r8[0x0]
8000b12c:	ee f8 ff 84 	ld.w	r8,r7[-124]
8000b130:	12 38       	cp.w	r8,r9
8000b132:	c0 93       	brcs	8000b144 <main+0xb0c>
8000b134:	ee f8 ff 80 	ld.w	r8,r7[-128]
8000b138:	70 19       	ld.w	r9,r8[0x4]
8000b13a:	ee f8 ff 84 	ld.w	r8,r7[-124]
8000b13e:	12 38       	cp.w	r8,r9
8000b140:	e0 88 00 09 	brls	8000b152 <main+0xb1a>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000b144:	ee f9 ff 80 	ld.w	r9,r7[-128]
8000b148:	30 18       	mov	r8,1
8000b14a:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000b14e:	30 18       	mov	r8,1
8000b150:	c0 28       	rjmp	8000b154 <main+0xb1c>
    }
    return false;
8000b152:	30 08       	mov	r8,0
				}

				/*
    			 * Manage storing usage statistics to flash
				 */
				if (cpu_is_timeout (&oneMinuteTimer))
8000b154:	58 08       	cp.w	r8,0
8000b156:	c5 e0       	breq	8000b212 <main+0xbda>
8000b158:	fe f8 07 68 	ld.w	r8,pc[1896]
8000b15c:	ef 48 ff 88 	st.w	r7[-120],r8
 *
 * \param  cpu_time:   (input) internal information used by the timer API.
 */
__always_inline static void cpu_stop_timeout(t_cpu_time *cpu_time)
{
  cpu_time->timer_state = CPU_TIMER_STATE_STOPPED;
8000b160:	ee f9 ff 88 	ld.w	r9,r7[-120]
8000b164:	30 28       	mov	r8,2
8000b166:	f3 68 00 08 	st.b	r9[8],r8
				{
					cpu_stop_timeout (&oneMinuteTimer);
					
					increment_ledBoard_usage_min(); //increments usage minutes for active shelves only
8000b16a:	f0 1f 01 d7 	mcall	8000b8c4 <main+0x128c>
8000b16e:	e0 68 03 e8 	mov	r8,1000
8000b172:	ef 48 ff 90 	st.w	r7[-112],r8
8000b176:	e0 68 12 00 	mov	r8,4608
8000b17a:	ea 18 00 7a 	orh	r8,0x7a
8000b17e:	ef 48 ff 8c 	st.w	r7[-116],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000b182:	ee fa ff 90 	ld.w	r10,r7[-112]
8000b186:	ef 4a fe 5c 	st.w	r7[-420],r10
8000b18a:	30 08       	mov	r8,0
8000b18c:	ef 48 fe 58 	st.w	r7[-424],r8
8000b190:	ee fc ff 8c 	ld.w	r12,r7[-116]
8000b194:	ef 4c fe 54 	st.w	r7[-428],r12
8000b198:	30 0a       	mov	r10,0
8000b19a:	ef 4a fe 50 	st.w	r7[-432],r10
8000b19e:	ee f9 fe 58 	ld.w	r9,r7[-424]
8000b1a2:	ee f8 fe 54 	ld.w	r8,r7[-428]
8000b1a6:	b1 39       	mul	r9,r8
8000b1a8:	ee f8 fe 50 	ld.w	r8,r7[-432]
8000b1ac:	ee fc fe 5c 	ld.w	r12,r7[-420]
8000b1b0:	b9 38       	mul	r8,r12
8000b1b2:	10 09       	add	r9,r8
8000b1b4:	ee f8 fe 5c 	ld.w	r8,r7[-420]
8000b1b8:	ee fc fe 54 	ld.w	r12,r7[-428]
8000b1bc:	f0 0c 06 4a 	mulu.d	r10,r8,r12
8000b1c0:	16 09       	add	r9,r11
8000b1c2:	12 9b       	mov	r11,r9
8000b1c4:	e0 68 03 e7 	mov	r8,999
8000b1c8:	30 09       	mov	r9,0
8000b1ca:	10 0a       	add	r10,r8
8000b1cc:	f6 09 00 4b 	adc	r11,r11,r9
8000b1d0:	e0 68 03 e8 	mov	r8,1000
8000b1d4:	30 09       	mov	r9,0
8000b1d6:	f0 1f 01 a3 	mcall	8000b860 <main+0x1228>
8000b1da:	14 98       	mov	r8,r10
8000b1dc:	16 99       	mov	r9,r11
					
//DEBUG 11may15 set to one second for debug					cpu_set_timeout(cpu_ms_2_cy(60000, EC_CPU_CLOCK_FREQ), &oneMinuteTimer); //one minute for the usage statistics
					cpu_set_timeout((cpu_ms_2_cy(1000,EC_CPU_CLOCK_FREQ)), &oneMinuteTimer); //one minute for the usage statistics DEBUG 11may15 one second instead of one minute
8000b1de:	ef 48 ff 98 	st.w	r7[-104],r8
8000b1e2:	fe f8 06 de 	ld.w	r8,pc[1758]
8000b1e6:	ef 48 ff 94 	st.w	r7[-108],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000b1ea:	e1 b8 00 42 	mfsr	r8,0x108
8000b1ee:	10 99       	mov	r9,r8
8000b1f0:	ee f8 ff 94 	ld.w	r8,r7[-108]
8000b1f4:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000b1f6:	ee f8 ff 94 	ld.w	r8,r7[-108]
8000b1fa:	70 09       	ld.w	r9,r8[0x0]
8000b1fc:	ee f8 ff 98 	ld.w	r8,r7[-104]
8000b200:	10 09       	add	r9,r8
8000b202:	ee f8 ff 94 	ld.w	r8,r7[-108]
8000b206:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000b208:	ee f9 ff 94 	ld.w	r9,r7[-108]
8000b20c:	30 08       	mov	r8,0
8000b20e:	f3 68 00 08 	st.b	r9[8],r8
8000b212:	fe f8 06 a6 	ld.w	r8,pc[1702]
8000b216:	ef 48 ff 9c 	st.w	r7[-100],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000b21a:	e1 b8 00 42 	mfsr	r8,0x108
8000b21e:	ef 48 ff a0 	st.w	r7[-96],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
8000b222:	ee f8 ff 9c 	ld.w	r8,r7[-100]
8000b226:	f1 39 00 08 	ld.ub	r9,r8[8]
8000b22a:	30 28       	mov	r8,2
8000b22c:	f0 09 18 00 	cp.b	r9,r8
8000b230:	c0 31       	brne	8000b236 <main+0xbfe>
    return false;
8000b232:	30 08       	mov	r8,0
8000b234:	c4 38       	rjmp	8000b2ba <main+0xc82>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
8000b236:	ee f8 ff 9c 	ld.w	r8,r7[-100]
8000b23a:	f1 39 00 08 	ld.ub	r9,r8[8]
8000b23e:	30 18       	mov	r8,1
8000b240:	f0 09 18 00 	cp.b	r9,r8
8000b244:	c0 31       	brne	8000b24a <main+0xc12>
    return true;
8000b246:	30 18       	mov	r8,1
8000b248:	c3 98       	rjmp	8000b2ba <main+0xc82>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000b24a:	ee f8 ff 9c 	ld.w	r8,r7[-100]
8000b24e:	70 09       	ld.w	r9,r8[0x0]
8000b250:	ee f8 ff 9c 	ld.w	r8,r7[-100]
8000b254:	70 18       	ld.w	r8,r8[0x4]
8000b256:	10 39       	cp.w	r9,r8
8000b258:	e0 88 00 1a 	brls	8000b28c <main+0xc54>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000b25c:	ee f8 ff 9c 	ld.w	r8,r7[-100]
8000b260:	70 09       	ld.w	r9,r8[0x0]
8000b262:	ee f8 ff a0 	ld.w	r8,r7[-96]
8000b266:	12 38       	cp.w	r8,r9
8000b268:	c1 02       	brcc	8000b288 <main+0xc50>
8000b26a:	ee f8 ff 9c 	ld.w	r8,r7[-100]
8000b26e:	70 19       	ld.w	r9,r8[0x4]
8000b270:	ee f8 ff a0 	ld.w	r8,r7[-96]
8000b274:	12 38       	cp.w	r8,r9
8000b276:	e0 88 00 09 	brls	8000b288 <main+0xc50>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000b27a:	ee f9 ff 9c 	ld.w	r9,r7[-100]
8000b27e:	30 18       	mov	r8,1
8000b280:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000b284:	30 18       	mov	r8,1
8000b286:	c1 a8       	rjmp	8000b2ba <main+0xc82>
    }
    return false;
8000b288:	30 08       	mov	r8,0
8000b28a:	c1 88       	rjmp	8000b2ba <main+0xc82>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000b28c:	ee f8 ff 9c 	ld.w	r8,r7[-100]
8000b290:	70 09       	ld.w	r9,r8[0x0]
8000b292:	ee f8 ff a0 	ld.w	r8,r7[-96]
8000b296:	12 38       	cp.w	r8,r9
8000b298:	c0 93       	brcs	8000b2aa <main+0xc72>
8000b29a:	ee f8 ff 9c 	ld.w	r8,r7[-100]
8000b29e:	70 19       	ld.w	r9,r8[0x4]
8000b2a0:	ee f8 ff a0 	ld.w	r8,r7[-96]
8000b2a4:	12 38       	cp.w	r8,r9
8000b2a6:	e0 88 00 09 	brls	8000b2b8 <main+0xc80>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000b2aa:	ee f9 ff 9c 	ld.w	r9,r7[-100]
8000b2ae:	30 18       	mov	r8,1
8000b2b0:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000b2b4:	30 18       	mov	r8,1
8000b2b6:	c0 28       	rjmp	8000b2ba <main+0xc82>
    }
    return false;
8000b2b8:	30 08       	mov	r8,0
				}
				/*
    			 * Manage the sanitizer timer
				 */
				if (cpu_is_timeout(&sanitizeTimer)) {
8000b2ba:	58 08       	cp.w	r8,0
8000b2bc:	e0 80 01 0c 	breq	8000b4d4 <main+0xe9c>
					
					for (int i=0; i< NUM_SHELVES; i++)
8000b2c0:	30 08       	mov	r8,0
8000b2c2:	ef 48 fe c4 	st.w	r7[-316],r8
8000b2c6:	c0 d8       	rjmp	8000b2e0 <main+0xca8>
					{
						led_shelf(i, LED_OFF); //turn off every shelf. (doesn't hurt to make sure that even non-active shelves are off.)
8000b2c8:	ee f8 fe c4 	ld.w	r8,r7[-316]
8000b2cc:	5c 58       	castu.b	r8
8000b2ce:	30 0b       	mov	r11,0
8000b2d0:	10 9c       	mov	r12,r8
8000b2d2:	f0 1f 01 77 	mcall	8000b8ac <main+0x1274>
				/*
    			 * Manage the sanitizer timer
				 */
				if (cpu_is_timeout(&sanitizeTimer)) {
					
					for (int i=0; i< NUM_SHELVES; i++)
8000b2d6:	ee f8 fe c4 	ld.w	r8,r7[-316]
8000b2da:	2f f8       	sub	r8,-1
8000b2dc:	ef 48 fe c4 	st.w	r7[-316],r8
8000b2e0:	ee f8 fe c4 	ld.w	r8,r7[-316]
8000b2e4:	58 38       	cp.w	r8,3
8000b2e6:	fe 9a ff f1 	brle	8000b2c8 <main+0xc90>
8000b2ea:	fe f8 05 ce 	ld.w	r8,pc[1486]
8000b2ee:	ef 48 ff a4 	st.w	r7[-92],r8
 *
 * \param  cpu_time:   (input) internal information used by the timer API.
 */
__always_inline static void cpu_stop_timeout(t_cpu_time *cpu_time)
{
  cpu_time->timer_state = CPU_TIMER_STATE_STOPPED;
8000b2f2:	ee f9 ff a4 	ld.w	r9,r7[-92]
8000b2f6:	30 28       	mov	r8,2
8000b2f8:	f3 68 00 08 	st.b	r9[8],r8
					{
						led_shelf(i, LED_OFF); //turn off every shelf. (doesn't hurt to make sure that even non-active shelves are off.)
					}
					cpu_stop_timeout(&sanitizeTimer);
					print_ecdbg("Shelf clean\r\n");
8000b2fc:	fe fc 05 cc 	ld.w	r12,pc[1484]
8000b300:	f0 1f 01 49 	mcall	8000b824 <main+0x11ec>
					electroclaveState = STATE_START_CLEAN;
8000b304:	fe f9 05 44 	ld.w	r9,pc[1348]
8000b308:	30 68       	mov	r8,6
8000b30a:	b2 88       	st.b	r9[0x0],r8
				}
				break;
8000b30c:	ce 78       	rjmp	8000b4da <main+0xea2>
				
			case STATE_START_CLEAN:
				display_text(IDX_CLEAN);
8000b30e:	30 1c       	mov	r12,1
8000b310:	f0 1f 01 47 	mcall	8000b82c <main+0x11f4>
				electroclaveState = STATE_CLEAN;
8000b314:	fe f9 05 34 	ld.w	r9,pc[1332]
8000b318:	30 78       	mov	r8,7
8000b31a:	b2 88       	st.b	r9[0x0],r8
8000b31c:	e0 68 03 e8 	mov	r8,1000
8000b320:	ef 48 ff ac 	st.w	r7[-84],r8
8000b324:	e0 68 12 00 	mov	r8,4608
8000b328:	ea 18 00 7a 	orh	r8,0x7a
8000b32c:	ef 48 ff a8 	st.w	r7[-88],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000b330:	ee fa ff ac 	ld.w	r10,r7[-84]
8000b334:	ef 4a fe 6c 	st.w	r7[-404],r10
8000b338:	30 08       	mov	r8,0
8000b33a:	ef 48 fe 68 	st.w	r7[-408],r8
8000b33e:	ee fc ff a8 	ld.w	r12,r7[-88]
8000b342:	ef 4c fe 64 	st.w	r7[-412],r12
8000b346:	30 0a       	mov	r10,0
8000b348:	ef 4a fe 60 	st.w	r7[-416],r10
8000b34c:	ee f9 fe 68 	ld.w	r9,r7[-408]
8000b350:	ee f8 fe 64 	ld.w	r8,r7[-412]
8000b354:	b1 39       	mul	r9,r8
8000b356:	ee f8 fe 60 	ld.w	r8,r7[-416]
8000b35a:	ee fc fe 6c 	ld.w	r12,r7[-404]
8000b35e:	b9 38       	mul	r8,r12
8000b360:	10 09       	add	r9,r8
8000b362:	ee f8 fe 6c 	ld.w	r8,r7[-404]
8000b366:	ee fc fe 64 	ld.w	r12,r7[-412]
8000b36a:	f0 0c 06 4a 	mulu.d	r10,r8,r12
8000b36e:	16 09       	add	r9,r11
8000b370:	12 9b       	mov	r11,r9
8000b372:	e0 68 03 e7 	mov	r8,999
8000b376:	30 09       	mov	r9,0
8000b378:	10 0a       	add	r10,r8
8000b37a:	f6 09 00 4b 	adc	r11,r11,r9
8000b37e:	e0 68 03 e8 	mov	r8,1000
8000b382:	30 09       	mov	r9,0
8000b384:	f0 1f 01 37 	mcall	8000b860 <main+0x1228>
8000b388:	14 98       	mov	r8,r10
8000b38a:	16 99       	mov	r9,r11
#if 0 //DEBUG do this in seconds to debug logic 11may15				
				cpu_set_timeout((20 * 60 * cpu_ms_2_cy(1000, EC_CPU_CLOCK_FREQ)), &cleanTimer); //TODO: this time period will be parameterized from the technician UART interface
#endif
				cpu_set_timeout((20 * cpu_ms_2_cy(1000, EC_CPU_CLOCK_FREQ)), &cleanTimer); //DEBUG 11may15 
8000b38c:	10 99       	mov	r9,r8
8000b38e:	12 98       	mov	r8,r9
8000b390:	a3 68       	lsl	r8,0x2
8000b392:	12 08       	add	r8,r9
8000b394:	a3 68       	lsl	r8,0x2
8000b396:	ef 48 ff b4 	st.w	r7[-76],r8
8000b39a:	fe f8 05 32 	ld.w	r8,pc[1330]
8000b39e:	ef 48 ff b0 	st.w	r7[-80],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000b3a2:	e1 b8 00 42 	mfsr	r8,0x108
8000b3a6:	10 99       	mov	r9,r8
8000b3a8:	ee f8 ff b0 	ld.w	r8,r7[-80]
8000b3ac:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000b3ae:	ee f8 ff b0 	ld.w	r8,r7[-80]
8000b3b2:	70 09       	ld.w	r9,r8[0x0]
8000b3b4:	ee f8 ff b4 	ld.w	r8,r7[-76]
8000b3b8:	10 09       	add	r9,r8
8000b3ba:	ee f8 ff b0 	ld.w	r8,r7[-80]
8000b3be:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000b3c0:	ee f9 ff b0 	ld.w	r9,r7[-80]
8000b3c4:	30 08       	mov	r8,0
8000b3c6:	f3 68 00 08 	st.b	r9[8],r8

				break;	
8000b3ca:	c8 88       	rjmp	8000b4da <main+0xea2>
8000b3cc:	fe f8 05 00 	ld.w	r8,pc[1280]
8000b3d0:	ef 48 ff b8 	st.w	r7[-72],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000b3d4:	e1 b8 00 42 	mfsr	r8,0x108
8000b3d8:	ef 48 ff bc 	st.w	r7[-68],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
8000b3dc:	ee f8 ff b8 	ld.w	r8,r7[-72]
8000b3e0:	f1 39 00 08 	ld.ub	r9,r8[8]
8000b3e4:	30 28       	mov	r8,2
8000b3e6:	f0 09 18 00 	cp.b	r9,r8
8000b3ea:	c0 31       	brne	8000b3f0 <main+0xdb8>
    return false;
8000b3ec:	30 08       	mov	r8,0
8000b3ee:	c4 38       	rjmp	8000b474 <main+0xe3c>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
8000b3f0:	ee f8 ff b8 	ld.w	r8,r7[-72]
8000b3f4:	f1 39 00 08 	ld.ub	r9,r8[8]
8000b3f8:	30 18       	mov	r8,1
8000b3fa:	f0 09 18 00 	cp.b	r9,r8
8000b3fe:	c0 31       	brne	8000b404 <main+0xdcc>
    return true;
8000b400:	30 18       	mov	r8,1
8000b402:	c3 98       	rjmp	8000b474 <main+0xe3c>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000b404:	ee f8 ff b8 	ld.w	r8,r7[-72]
8000b408:	70 09       	ld.w	r9,r8[0x0]
8000b40a:	ee f8 ff b8 	ld.w	r8,r7[-72]
8000b40e:	70 18       	ld.w	r8,r8[0x4]
8000b410:	10 39       	cp.w	r9,r8
8000b412:	e0 88 00 1a 	brls	8000b446 <main+0xe0e>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000b416:	ee f8 ff b8 	ld.w	r8,r7[-72]
8000b41a:	70 09       	ld.w	r9,r8[0x0]
8000b41c:	ee f8 ff bc 	ld.w	r8,r7[-68]
8000b420:	12 38       	cp.w	r8,r9
8000b422:	c1 02       	brcc	8000b442 <main+0xe0a>
8000b424:	ee f8 ff b8 	ld.w	r8,r7[-72]
8000b428:	70 19       	ld.w	r9,r8[0x4]
8000b42a:	ee f8 ff bc 	ld.w	r8,r7[-68]
8000b42e:	12 38       	cp.w	r8,r9
8000b430:	e0 88 00 09 	brls	8000b442 <main+0xe0a>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000b434:	ee f9 ff b8 	ld.w	r9,r7[-72]
8000b438:	30 18       	mov	r8,1
8000b43a:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000b43e:	30 18       	mov	r8,1
8000b440:	c1 a8       	rjmp	8000b474 <main+0xe3c>
    }
    return false;
8000b442:	30 08       	mov	r8,0
8000b444:	c1 88       	rjmp	8000b474 <main+0xe3c>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000b446:	ee f8 ff b8 	ld.w	r8,r7[-72]
8000b44a:	70 09       	ld.w	r9,r8[0x0]
8000b44c:	ee f8 ff bc 	ld.w	r8,r7[-68]
8000b450:	12 38       	cp.w	r8,r9
8000b452:	c0 93       	brcs	8000b464 <main+0xe2c>
8000b454:	ee f8 ff b8 	ld.w	r8,r7[-72]
8000b458:	70 19       	ld.w	r9,r8[0x4]
8000b45a:	ee f8 ff bc 	ld.w	r8,r7[-68]
8000b45e:	12 38       	cp.w	r8,r9
8000b460:	e0 88 00 09 	brls	8000b472 <main+0xe3a>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000b464:	ee f9 ff b8 	ld.w	r9,r7[-72]
8000b468:	30 18       	mov	r8,1
8000b46a:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000b46e:	30 18       	mov	r8,1
8000b470:	c0 28       	rjmp	8000b474 <main+0xe3c>
    }
    return false;
8000b472:	30 08       	mov	r8,0
				
			case STATE_CLEAN:
				if (cpu_is_timeout(&cleanTimer)) {
8000b474:	58 08       	cp.w	r8,0
8000b476:	c3 10       	breq	8000b4d8 <main+0xea0>
8000b478:	fe f8 04 54 	ld.w	r8,pc[1108]
8000b47c:	ef 48 ff c0 	st.w	r7[-64],r8
 *
 * \param  cpu_time:   (input) internal information used by the timer API.
 */
__always_inline static void cpu_stop_timeout(t_cpu_time *cpu_time)
{
  cpu_time->timer_state = CPU_TIMER_STATE_STOPPED;
8000b480:	ee f9 ff c0 	ld.w	r9,r7[-64]
8000b484:	30 28       	mov	r8,2
8000b486:	f3 68 00 08 	st.b	r9[8],r8
					cpu_stop_timeout(&cleanTimer);
					electroclaveState = STATE_ACTION_PB_RELEASED;	
8000b48a:	fe f9 03 be 	ld.w	r9,pc[958]
8000b48e:	30 38       	mov	r8,3
8000b490:	b2 88       	st.b	r9[0x0],r8
				}
				break;
8000b492:	c2 48       	rjmp	8000b4da <main+0xea2>
				
			case STATE_SHUTDOWN_PROCESSES:
				//Shutdown all processes that could harm the user or equipment if the door is open
				for (int i=0; i< NUM_SHELVES; i++)
8000b494:	30 08       	mov	r8,0
8000b496:	ef 48 fe c8 	st.w	r7[-312],r8
8000b49a:	c0 d8       	rjmp	8000b4b4 <main+0xe7c>
				{
					led_shelf(i, LED_OFF); //turn off every shelf. (doesn't hurt to make sure that even non-active shelves are off.)
8000b49c:	ee f8 fe c8 	ld.w	r8,r7[-312]
8000b4a0:	5c 58       	castu.b	r8
8000b4a2:	30 0b       	mov	r11,0
8000b4a4:	10 9c       	mov	r12,r8
8000b4a6:	f0 1f 01 02 	mcall	8000b8ac <main+0x1274>
				}
				break;
				
			case STATE_SHUTDOWN_PROCESSES:
				//Shutdown all processes that could harm the user or equipment if the door is open
				for (int i=0; i< NUM_SHELVES; i++)
8000b4aa:	ee f8 fe c8 	ld.w	r8,r7[-312]
8000b4ae:	2f f8       	sub	r8,-1
8000b4b0:	ef 48 fe c8 	st.w	r7[-312],r8
8000b4b4:	ee f8 fe c8 	ld.w	r8,r7[-312]
8000b4b8:	58 38       	cp.w	r8,3
8000b4ba:	fe 9a ff f1 	brle	8000b49c <main+0xe64>
				{
					led_shelf(i, LED_OFF); //turn off every shelf. (doesn't hurt to make sure that even non-active shelves are off.)
				}
				electroclaveState = STATE_EC_IDLE;
8000b4be:	fe f9 03 8a 	ld.w	r9,pc[906]
8000b4c2:	30 08       	mov	r8,0
8000b4c4:	b2 88       	st.b	r9[0x0],r8
8000b4c6:	c0 a8       	rjmp	8000b4da <main+0xea2>
//					display_text(IDX_CLEAR);
					display_text(IDX_READY);
					electroclaveState = STATE_DOOR_LATCHED;
					firstTimeThroughDoorLatch = 1;
				}
				break;
8000b4c8:	d7 03       	nop
8000b4ca:	c0 88       	rjmp	8000b4da <main+0xea2>
			case STATE_DOOR_LATCHED:
				if (!EC_ACTION_PB) {
					print_ecdbg("Action push button press detected\r\n");
					electroclaveState = STATE_ACTION_PB_PRESSED;
				}
				break;
8000b4cc:	d7 03       	nop
8000b4ce:	c0 68       	rjmp	8000b4da <main+0xea2>
				if (EC_ACTION_PB)
				{
					print_ecdbg("Action push button release detected\r\n");
					electroclaveState = STATE_ACTION_PB_RELEASED;	
				}
				break;
8000b4d0:	d7 03       	nop
8000b4d2:	c0 48       	rjmp	8000b4da <main+0xea2>
					}
					cpu_stop_timeout(&sanitizeTimer);
					print_ecdbg("Shelf clean\r\n");
					electroclaveState = STATE_START_CLEAN;
				}
				break;
8000b4d4:	d7 03       	nop
8000b4d6:	c0 28       	rjmp	8000b4da <main+0xea2>
			case STATE_CLEAN:
				if (cpu_is_timeout(&cleanTimer)) {
					cpu_stop_timeout(&cleanTimer);
					electroclaveState = STATE_ACTION_PB_RELEASED;	
				}
				break;
8000b4d8:	d7 03       	nop
		
		/*
		 * This check overrides everything going on in the state machine, if the user opens the door,
		 * shut down all processes for safety
		 */
		if (!EC_DOOR_LATCHED) {
8000b4da:	33 ec       	mov	r12,62
8000b4dc:	f0 1f 00 e4 	mcall	8000b86c <main+0x1234>
8000b4e0:	18 98       	mov	r8,r12
8000b4e2:	58 08       	cp.w	r8,0
8000b4e4:	e0 80 00 d2 	breq	8000b688 <main+0x1050>
		
			if (firstTimeThroughDoorLatch)
8000b4e8:	fe f8 03 8c 	ld.w	r8,pc[908]
8000b4ec:	11 88       	ld.ub	r8,r8[0x0]
8000b4ee:	58 08       	cp.w	r8,0
8000b4f0:	e0 80 00 cc 	breq	8000b688 <main+0x1050>
			{
				door_latch_open_kill_all_shelves();
8000b4f4:	f0 1f 00 f7 	mcall	8000b8d0 <main+0x1298>

				display_text(IDX_CLEAR);
8000b4f8:	30 9c       	mov	r12,9
8000b4fa:	f0 1f 00 cd 	mcall	8000b82c <main+0x11f4>
8000b4fe:	e0 68 01 f4 	mov	r8,500
8000b502:	ef 48 ff c8 	st.w	r7[-56],r8
8000b506:	e0 68 12 00 	mov	r8,4608
8000b50a:	ea 18 00 7a 	orh	r8,0x7a
8000b50e:	ef 48 ff c4 	st.w	r7[-60],r8
8000b512:	ee f8 ff c8 	ld.w	r8,r7[-56]
8000b516:	ef 48 ff d0 	st.w	r7[-48],r8
8000b51a:	ee f8 ff c4 	ld.w	r8,r7[-60]
8000b51e:	ef 48 ff cc 	st.w	r7[-52],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000b522:	ee fa ff d0 	ld.w	r10,r7[-48]
8000b526:	ef 4a fe 7c 	st.w	r7[-388],r10
8000b52a:	30 08       	mov	r8,0
8000b52c:	ef 48 fe 78 	st.w	r7[-392],r8
8000b530:	ee fc ff cc 	ld.w	r12,r7[-52]
8000b534:	ef 4c fe 74 	st.w	r7[-396],r12
8000b538:	30 0a       	mov	r10,0
8000b53a:	ef 4a fe 70 	st.w	r7[-400],r10
8000b53e:	ee f9 fe 78 	ld.w	r9,r7[-392]
8000b542:	ee f8 fe 74 	ld.w	r8,r7[-396]
8000b546:	b1 39       	mul	r9,r8
8000b548:	ee f8 fe 70 	ld.w	r8,r7[-400]
8000b54c:	ee fc fe 7c 	ld.w	r12,r7[-388]
8000b550:	b9 38       	mul	r8,r12
8000b552:	10 09       	add	r9,r8
8000b554:	ee f8 fe 7c 	ld.w	r8,r7[-388]
8000b558:	ee fc fe 74 	ld.w	r12,r7[-396]
8000b55c:	f0 0c 06 4a 	mulu.d	r10,r8,r12
8000b560:	16 09       	add	r9,r11
8000b562:	12 9b       	mov	r11,r9
8000b564:	e0 68 03 e7 	mov	r8,999
8000b568:	30 09       	mov	r9,0
8000b56a:	10 0a       	add	r10,r8
8000b56c:	f6 09 00 4b 	adc	r11,r11,r9
8000b570:	e0 68 03 e8 	mov	r8,1000
8000b574:	30 09       	mov	r9,0
8000b576:	f0 1f 00 bb 	mcall	8000b860 <main+0x1228>
8000b57a:	14 98       	mov	r8,r10
8000b57c:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
8000b57e:	ef 48 ff d8 	st.w	r7[-40],r8
8000b582:	ee c8 01 4c 	sub	r8,r7,332
8000b586:	ef 48 ff d4 	st.w	r7[-44],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000b58a:	e1 b8 00 42 	mfsr	r8,0x108
8000b58e:	10 99       	mov	r9,r8
8000b590:	ee f8 ff d4 	ld.w	r8,r7[-44]
8000b594:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000b596:	ee f8 ff d4 	ld.w	r8,r7[-44]
8000b59a:	70 09       	ld.w	r9,r8[0x0]
8000b59c:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000b5a0:	10 09       	add	r9,r8
8000b5a2:	ee f8 ff d4 	ld.w	r8,r7[-44]
8000b5a6:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000b5a8:	ee f9 ff d4 	ld.w	r9,r7[-44]
8000b5ac:	30 08       	mov	r8,0
8000b5ae:	f3 68 00 08 	st.b	r9[8],r8
8000b5b2:	ee c8 01 4c 	sub	r8,r7,332
8000b5b6:	ef 48 ff dc 	st.w	r7[-36],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000b5ba:	e1 b8 00 42 	mfsr	r8,0x108
8000b5be:	ef 48 ff e0 	st.w	r7[-32],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
8000b5c2:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000b5c6:	f1 39 00 08 	ld.ub	r9,r8[8]
8000b5ca:	30 28       	mov	r8,2
8000b5cc:	f0 09 18 00 	cp.b	r9,r8
8000b5d0:	c0 31       	brne	8000b5d6 <main+0xf9e>
    return false;
8000b5d2:	30 08       	mov	r8,0
8000b5d4:	c4 38       	rjmp	8000b65a <main+0x1022>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
8000b5d6:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000b5da:	f1 39 00 08 	ld.ub	r9,r8[8]
8000b5de:	30 18       	mov	r8,1
8000b5e0:	f0 09 18 00 	cp.b	r9,r8
8000b5e4:	c0 31       	brne	8000b5ea <main+0xfb2>
    return true;
8000b5e6:	30 18       	mov	r8,1
8000b5e8:	c3 98       	rjmp	8000b65a <main+0x1022>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000b5ea:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000b5ee:	70 09       	ld.w	r9,r8[0x0]
8000b5f0:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000b5f4:	70 18       	ld.w	r8,r8[0x4]
8000b5f6:	10 39       	cp.w	r9,r8
8000b5f8:	e0 88 00 1a 	brls	8000b62c <main+0xff4>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000b5fc:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000b600:	70 09       	ld.w	r9,r8[0x0]
8000b602:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000b606:	12 38       	cp.w	r8,r9
8000b608:	c1 02       	brcc	8000b628 <main+0xff0>
8000b60a:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000b60e:	70 19       	ld.w	r9,r8[0x4]
8000b610:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000b614:	12 38       	cp.w	r8,r9
8000b616:	e0 88 00 09 	brls	8000b628 <main+0xff0>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000b61a:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000b61e:	30 18       	mov	r8,1
8000b620:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000b624:	30 18       	mov	r8,1
8000b626:	c1 a8       	rjmp	8000b65a <main+0x1022>
    }
    return false;
8000b628:	30 08       	mov	r8,0
8000b62a:	c1 88       	rjmp	8000b65a <main+0x1022>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000b62c:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000b630:	70 09       	ld.w	r9,r8[0x0]
8000b632:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000b636:	12 38       	cp.w	r8,r9
8000b638:	c0 93       	brcs	8000b64a <main+0x1012>
8000b63a:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000b63e:	70 19       	ld.w	r9,r8[0x4]
8000b640:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000b644:	12 38       	cp.w	r8,r9
8000b646:	e0 88 00 09 	brls	8000b658 <main+0x1020>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000b64a:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000b64e:	30 18       	mov	r8,1
8000b650:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000b654:	30 18       	mov	r8,1
8000b656:	c0 28       	rjmp	8000b65a <main+0x1022>
    }
    return false;
8000b658:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
8000b65a:	58 08       	cp.w	r8,0
8000b65c:	ca b0       	breq	8000b5b2 <main+0xf7a>
				cpu_delay_ms(500, EC_CPU_CLOCK_FREQ);
				switch (electroclaveState)
8000b65e:	4f b8       	lddpc	r8,8000b848 <main+0x1210>
8000b660:	11 88       	ld.ub	r8,r8[0x0]
8000b662:	58 58       	cp.w	r8,5
8000b664:	c0 51       	brne	8000b66e <main+0x1036>
				{
					case STATE_SANITIZE:
						display_text(IDX_DIRTY);
8000b666:	30 3c       	mov	r12,3
8000b668:	f0 1f 00 71 	mcall	8000b82c <main+0x11f4>
						break;
8000b66c:	c0 48       	rjmp	8000b674 <main+0x103c>
					
					default:
						display_text(IDX_CLEAN);
8000b66e:	30 1c       	mov	r12,1
8000b670:	f0 1f 00 6f 	mcall	8000b82c <main+0x11f4>
						break;
				}

				electroclaveState = STATE_SHUTDOWN_PROCESSES;
8000b674:	4f 59       	lddpc	r9,8000b848 <main+0x1210>
8000b676:	30 88       	mov	r8,8
8000b678:	b2 88       	st.b	r9[0x0],r8
				print_ecdbg("Door latch opened, shutting down all processes\r\n");
8000b67a:	fe fc 02 5a 	ld.w	r12,pc[602]
8000b67e:	f0 1f 00 6a 	mcall	8000b824 <main+0x11ec>
				firstTimeThroughDoorLatch = 0;
8000b682:	4f d9       	lddpc	r9,8000b874 <main+0x123c>
8000b684:	30 08       	mov	r8,0
8000b686:	b2 88       	st.b	r9[0x0],r8
8000b688:	4f 78       	lddpc	r8,8000b864 <main+0x122c>
8000b68a:	ef 48 ff e4 	st.w	r7[-28],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000b68e:	e1 b8 00 42 	mfsr	r8,0x108
8000b692:	ef 48 ff e8 	st.w	r7[-24],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
8000b696:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000b69a:	f1 39 00 08 	ld.ub	r9,r8[8]
8000b69e:	30 28       	mov	r8,2
8000b6a0:	f0 09 18 00 	cp.b	r9,r8
8000b6a4:	c0 31       	brne	8000b6aa <main+0x1072>
    return false;
8000b6a6:	30 08       	mov	r8,0
8000b6a8:	c4 38       	rjmp	8000b72e <main+0x10f6>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
8000b6aa:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000b6ae:	f1 39 00 08 	ld.ub	r9,r8[8]
8000b6b2:	30 18       	mov	r8,1
8000b6b4:	f0 09 18 00 	cp.b	r9,r8
8000b6b8:	c0 31       	brne	8000b6be <main+0x1086>
    return true;
8000b6ba:	30 18       	mov	r8,1
8000b6bc:	c3 98       	rjmp	8000b72e <main+0x10f6>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000b6be:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000b6c2:	70 09       	ld.w	r9,r8[0x0]
8000b6c4:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000b6c8:	70 18       	ld.w	r8,r8[0x4]
8000b6ca:	10 39       	cp.w	r9,r8
8000b6cc:	e0 88 00 1a 	brls	8000b700 <main+0x10c8>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000b6d0:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000b6d4:	70 09       	ld.w	r9,r8[0x0]
8000b6d6:	ee f8 ff e8 	ld.w	r8,r7[-24]
8000b6da:	12 38       	cp.w	r8,r9
8000b6dc:	c1 02       	brcc	8000b6fc <main+0x10c4>
8000b6de:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000b6e2:	70 19       	ld.w	r9,r8[0x4]
8000b6e4:	ee f8 ff e8 	ld.w	r8,r7[-24]
8000b6e8:	12 38       	cp.w	r8,r9
8000b6ea:	e0 88 00 09 	brls	8000b6fc <main+0x10c4>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000b6ee:	ee f9 ff e4 	ld.w	r9,r7[-28]
8000b6f2:	30 18       	mov	r8,1
8000b6f4:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000b6f8:	30 18       	mov	r8,1
8000b6fa:	c1 a8       	rjmp	8000b72e <main+0x10f6>
    }
    return false;
8000b6fc:	30 08       	mov	r8,0
8000b6fe:	c1 88       	rjmp	8000b72e <main+0x10f6>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000b700:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000b704:	70 09       	ld.w	r9,r8[0x0]
8000b706:	ee f8 ff e8 	ld.w	r8,r7[-24]
8000b70a:	12 38       	cp.w	r8,r9
8000b70c:	c0 93       	brcs	8000b71e <main+0x10e6>
8000b70e:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000b712:	70 19       	ld.w	r9,r8[0x4]
8000b714:	ee f8 ff e8 	ld.w	r8,r7[-24]
8000b718:	12 38       	cp.w	r8,r9
8000b71a:	e0 88 00 09 	brls	8000b72c <main+0x10f4>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000b71e:	ee f9 ff e4 	ld.w	r9,r7[-28]
8000b722:	30 18       	mov	r8,1
8000b724:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000b728:	30 18       	mov	r8,1
8000b72a:	c0 28       	rjmp	8000b72e <main+0x10f6>
    }
    return false;
8000b72c:	30 08       	mov	r8,0
				
			}
		} //if (!EC_DOOR_LATCHED)
		
		if (cpu_is_timeout(&debugTimer))
8000b72e:	58 08       	cp.w	r8,0
8000b730:	c5 e0       	breq	8000b7ec <main+0x11b4>
8000b732:	4c d8       	lddpc	r8,8000b864 <main+0x122c>
8000b734:	ef 48 ff ec 	st.w	r7[-20],r8
 *
 * \param  cpu_time:   (input) internal information used by the timer API.
 */
__always_inline static void cpu_stop_timeout(t_cpu_time *cpu_time)
{
  cpu_time->timer_state = CPU_TIMER_STATE_STOPPED;
8000b738:	ee f9 ff ec 	ld.w	r9,r7[-20]
8000b73c:	30 28       	mov	r8,2
8000b73e:	f3 68 00 08 	st.b	r9[8],r8
8000b742:	e0 68 03 e8 	mov	r8,1000
8000b746:	ef 48 ff f4 	st.w	r7[-12],r8
8000b74a:	e0 68 12 00 	mov	r8,4608
8000b74e:	ea 18 00 7a 	orh	r8,0x7a
8000b752:	ef 48 ff f0 	st.w	r7[-16],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000b756:	ee fa ff f4 	ld.w	r10,r7[-12]
8000b75a:	ef 4a fe 8c 	st.w	r7[-372],r10
8000b75e:	30 08       	mov	r8,0
8000b760:	ef 48 fe 88 	st.w	r7[-376],r8
8000b764:	ee fc ff f0 	ld.w	r12,r7[-16]
8000b768:	ef 4c fe 84 	st.w	r7[-380],r12
8000b76c:	30 0a       	mov	r10,0
8000b76e:	ef 4a fe 80 	st.w	r7[-384],r10
8000b772:	ee f9 fe 88 	ld.w	r9,r7[-376]
8000b776:	ee f8 fe 84 	ld.w	r8,r7[-380]
8000b77a:	b1 39       	mul	r9,r8
8000b77c:	ee f8 fe 80 	ld.w	r8,r7[-384]
8000b780:	ee fc fe 8c 	ld.w	r12,r7[-372]
8000b784:	b9 38       	mul	r8,r12
8000b786:	10 09       	add	r9,r8
8000b788:	ee f8 fe 8c 	ld.w	r8,r7[-372]
8000b78c:	ee fc fe 84 	ld.w	r12,r7[-380]
8000b790:	f0 0c 06 4a 	mulu.d	r10,r8,r12
8000b794:	16 09       	add	r9,r11
8000b796:	12 9b       	mov	r11,r9
8000b798:	e0 68 03 e7 	mov	r8,999
8000b79c:	30 09       	mov	r9,0
8000b79e:	10 0a       	add	r10,r8
8000b7a0:	f6 09 00 4b 	adc	r11,r11,r9
8000b7a4:	e0 68 03 e8 	mov	r8,1000
8000b7a8:	30 09       	mov	r9,0
8000b7aa:	f0 1f 00 2e 	mcall	8000b860 <main+0x1228>
8000b7ae:	14 98       	mov	r8,r10
8000b7b0:	16 99       	mov	r9,r11
		{
			cpu_stop_timeout(&debugTimer);
			cpu_set_timeout((EC_ONE_SECOND/2), &debugTimer);
8000b7b2:	a1 98       	lsr	r8,0x1
8000b7b4:	ef 48 ff fc 	st.w	r7[-4],r8
8000b7b8:	4a b8       	lddpc	r8,8000b864 <main+0x122c>
8000b7ba:	ef 48 ff f8 	st.w	r7[-8],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000b7be:	e1 b8 00 42 	mfsr	r8,0x108
8000b7c2:	10 99       	mov	r9,r8
8000b7c4:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000b7c8:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000b7ca:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000b7ce:	70 09       	ld.w	r9,r8[0x0]
8000b7d0:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000b7d4:	10 09       	add	r9,r8
8000b7d6:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000b7da:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000b7dc:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000b7e0:	30 08       	mov	r8,0
8000b7e2:	f3 68 00 08 	st.b	r9[8],r8
			gpio_toggle_pin(ECLAVE_DEBUG_LED);
8000b7e6:	37 cc       	mov	r12,124
8000b7e8:	f0 1f 00 3c 	mcall	8000b8d8 <main+0x12a0>
		}
		
		service_ecdbg_input();
8000b7ec:	f0 1f 00 3c 	mcall	8000b8dc <main+0x12a4>

	} //while(true)
8000b7f0:	fe 9f f7 bb 	bral	8000a766 <main+0x12e>
8000b7f4:	80 00       	ld.sh	r0,r0[0x0]
8000b7f6:	7f 24       	ld.w	r4,pc[0x48]
8000b7f8:	80 00       	ld.sh	r0,r0[0x0]
8000b7fa:	70 b8       	ld.w	r8,r8[0x2c]
8000b7fc:	80 00       	ld.sh	r0,r0[0x0]
8000b7fe:	70 24       	ld.w	r4,r8[0x8]
8000b800:	80 00       	ld.sh	r0,r0[0x0]
8000b802:	96 f8       	ld.uh	r8,r11[0xe]
8000b804:	80 00       	ld.sh	r0,r0[0x0]
8000b806:	6d 54       	ld.w	r4,r6[0x54]
8000b808:	80 00       	ld.sh	r0,r0[0x0]
8000b80a:	6e 8c       	ld.w	r12,r7[0x20]
8000b80c:	80 00       	ld.sh	r0,r0[0x0]
8000b80e:	5d f0       	*unknown*
8000b810:	80 00       	ld.sh	r0,r0[0x0]
8000b812:	5c f0       	rol	r0
8000b814:	80 00       	ld.sh	r0,r0[0x0]
8000b816:	5c 38       	neg	r8
8000b818:	80 00       	ld.sh	r0,r0[0x0]
8000b81a:	32 38       	mov	r8,35
8000b81c:	80 00       	ld.sh	r0,r0[0x0]
8000b81e:	32 5c       	mov	r12,37
8000b820:	80 00       	ld.sh	r0,r0[0x0]
8000b822:	6b f0       	ld.w	r0,r5[0x7c]
8000b824:	80 00       	ld.sh	r0,r0[0x0]
8000b826:	33 38       	mov	r8,51
8000b828:	80 00       	ld.sh	r0,r0[0x0]
8000b82a:	6c 28       	ld.w	r8,r6[0x8]
8000b82c:	80 00       	ld.sh	r0,r0[0x0]
8000b82e:	70 40       	ld.w	r0,r8[0x10]
8000b830:	80 00       	ld.sh	r0,r0[0x0]
8000b832:	7f 84       	ld.w	r4,pc[0x60]
8000b834:	80 00       	ld.sh	r0,r0[0x0]
8000b836:	4c 3c       	lddpc	r12,8000b940 <__avr32_f64_mul+0x60>
8000b838:	80 00       	ld.sh	r0,r0[0x0]
8000b83a:	7f d0       	ld.w	r0,pc[0x74]
8000b83c:	80 00       	ld.sh	r0,r0[0x0]
8000b83e:	4b 02       	lddpc	r2,8000b8fc <__avr32_f64_mul+0x1c>
8000b840:	80 00       	ld.sh	r0,r0[0x0]
8000b842:	60 f0       	ld.w	r0,r0[0x3c]
8000b844:	80 00       	ld.sh	r0,r0[0x0]
8000b846:	7b 80       	ld.w	r0,sp[0x60]
8000b848:	00 00       	add	r0,r0
8000b84a:	0c 84       	andn	r4,r6
8000b84c:	80 00       	ld.sh	r0,r0[0x0]
8000b84e:	99 34       	st.w	r12[0xc],r4
8000b850:	80 00       	ld.sh	r0,r0[0x0]
8000b852:	9e 08       	ld.sh	r8,pc[0x0]
8000b854:	80 00       	ld.sh	r0,r0[0x0]
8000b856:	a1 b4       	sbr	r4,0x1
8000b858:	80 00       	ld.sh	r0,r0[0x0]
8000b85a:	a2 f8       	st.b	r1[0x7],r8
8000b85c:	80 00       	ld.sh	r0,r0[0x0]
8000b85e:	4b 3c       	lddpc	r12,8000b928 <__avr32_f64_mul+0x48>
8000b860:	80 00       	ld.sh	r0,r0[0x0]
8000b862:	c0 36       	brmi	8000b868 <main+0x1230>
8000b864:	00 00       	add	r0,r0
8000b866:	0c 28       	rsub	r8,r6
8000b868:	80 01       	ld.sh	r1,r0[0x0]
8000b86a:	1b d8       	ld.ub	r8,sp[0x5]
8000b86c:	80 00       	ld.sh	r0,r0[0x0]
8000b86e:	4a c6       	lddpc	r6,8000b91c <__avr32_f64_mul+0x3c>
8000b870:	80 00       	ld.sh	r0,r0[0x0]
8000b872:	6c 60       	ld.w	r0,r6[0x18]
8000b874:	00 00       	add	r0,r0
8000b876:	00 0c       	add	r12,r0
8000b878:	80 00       	ld.sh	r0,r0[0x0]
8000b87a:	6c 78       	ld.w	r8,r6[0x1c]
8000b87c:	80 00       	ld.sh	r0,r0[0x0]
8000b87e:	6c 9c       	ld.w	r12,r6[0x24]
8000b880:	80 00       	ld.sh	r0,r0[0x0]
8000b882:	76 40       	ld.w	r0,r11[0x10]
8000b884:	80 00       	ld.sh	r0,r0[0x0]
8000b886:	79 14       	ld.w	r4,r12[0x44]
8000b888:	80 00       	ld.sh	r0,r0[0x0]
8000b88a:	7d a8       	ld.w	r8,lr[0x68]
8000b88c:	80 00       	ld.sh	r0,r0[0x0]
8000b88e:	7f 10       	ld.w	r0,pc[0x44]
8000b890:	80 00       	ld.sh	r0,r0[0x0]
8000b892:	6c c4       	ld.w	r4,r6[0x30]
8000b894:	80 00       	ld.sh	r0,r0[0x0]
8000b896:	6c d8       	ld.w	r8,r6[0x34]
8000b898:	00 00       	add	r0,r0
8000b89a:	07 cd       	ld.ub	sp,r3[0x4]
8000b89c:	00 00       	add	r0,r0
8000b89e:	0c 10       	sub	r0,r6
8000b8a0:	00 00       	add	r0,r0
8000b8a2:	0b 8c       	ld.ub	r12,r5[0x0]
8000b8a4:	80 00       	ld.sh	r0,r0[0x0]
8000b8a6:	80 50       	ld.sh	r0,r0[0xa]
8000b8a8:	00 00       	add	r0,r0
8000b8aa:	0c 18       	sub	r8,r6
8000b8ac:	80 00       	ld.sh	r0,r0[0x0]
8000b8ae:	63 4c       	ld.w	r12,r1[0x50]
8000b8b0:	00 00       	add	r0,r0
8000b8b2:	08 30       	cp.w	r0,r4
8000b8b4:	00 00       	add	r0,r0
8000b8b6:	0c 44       	or	r4,r6
8000b8b8:	00 00       	add	r0,r0
8000b8ba:	0b a0       	ld.ub	r0,r5[0x2]
8000b8bc:	80 00       	ld.sh	r0,r0[0x0]
8000b8be:	90 f8       	ld.uh	r8,r8[0xe]
8000b8c0:	00 00       	add	r0,r0
8000b8c2:	0c 94       	mov	r4,r6
8000b8c4:	80 00       	ld.sh	r0,r0[0x0]
8000b8c6:	91 74       	st.w	r8[0x1c],r4
8000b8c8:	80 00       	ld.sh	r0,r0[0x0]
8000b8ca:	6d 10       	ld.w	r0,r6[0x44]
8000b8cc:	00 00       	add	r0,r0
8000b8ce:	0c 50       	eor	r0,r6
8000b8d0:	80 00       	ld.sh	r0,r0[0x0]
8000b8d2:	81 20       	st.w	r0[0x8],r0
8000b8d4:	80 00       	ld.sh	r0,r0[0x0]
8000b8d6:	6d 20       	ld.w	r0,r6[0x48]
8000b8d8:	80 00       	ld.sh	r0,r0[0x0]
8000b8da:	4b 76       	lddpc	r6,8000b9b4 <__avr32_f64_mul_op1_subnormal+0x3a>
8000b8dc:	80 00       	ld.sh	r0,r0[0x0]
8000b8de:	a3 10       	ld.d	r0,--r1

8000b8e0 <__avr32_f64_mul>:
8000b8e0:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
8000b8e4:	e0 80 00 dc 	breq	8000ba9c <__avr32_f64_mul_op1_zero>
8000b8e8:	d4 21       	pushm	r4-r7,lr
8000b8ea:	f7 e9 20 0e 	eor	lr,r11,r9
8000b8ee:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
8000b8f2:	30 15       	mov	r5,1
8000b8f4:	c4 30       	breq	8000b97a <__avr32_f64_mul_op1_subnormal>
8000b8f6:	ab 6b       	lsl	r11,0xa
8000b8f8:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
8000b8fc:	ab 6a       	lsl	r10,0xa
8000b8fe:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
8000b902:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
8000b906:	c5 c0       	breq	8000b9be <__avr32_f64_mul_op2_subnormal>
8000b908:	a1 78       	lsl	r8,0x1
8000b90a:	5c f9       	rol	r9
8000b90c:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
8000b910:	e0 47 07 ff 	cp.w	r7,2047
8000b914:	c7 70       	breq	8000ba02 <__avr32_f64_mul_op_nan_or_inf>
8000b916:	e0 46 07 ff 	cp.w	r6,2047
8000b91a:	c7 40       	breq	8000ba02 <__avr32_f64_mul_op_nan_or_inf>
8000b91c:	ee 06 00 0c 	add	r12,r7,r6
8000b920:	e0 2c 03 fe 	sub	r12,1022
8000b924:	f6 08 06 44 	mulu.d	r4,r11,r8
8000b928:	f4 09 07 44 	macu.d	r4,r10,r9
8000b92c:	f4 08 06 46 	mulu.d	r6,r10,r8
8000b930:	f6 09 06 4a 	mulu.d	r10,r11,r9
8000b934:	08 07       	add	r7,r4
8000b936:	f4 05 00 4a 	adc	r10,r10,r5
8000b93a:	5c 0b       	acr	r11
8000b93c:	ed bb 00 14 	bld	r11,0x14
8000b940:	c0 50       	breq	8000b94a <__avr32_f64_mul+0x6a>
8000b942:	a1 77       	lsl	r7,0x1
8000b944:	5c fa       	rol	r10
8000b946:	5c fb       	rol	r11
8000b948:	20 1c       	sub	r12,1
8000b94a:	58 0c       	cp.w	r12,0
8000b94c:	e0 8a 00 6f 	brle	8000ba2a <__avr32_f64_mul_res_subnormal>
8000b950:	e0 4c 07 ff 	cp.w	r12,2047
8000b954:	e0 84 00 9c 	brge	8000ba8c <__avr32_f64_mul_res_inf>
8000b958:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
8000b95c:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
8000b960:	ef e6 12 17 	or	r7,r7,r6>>0x1
8000b964:	ee 17 80 00 	eorh	r7,0x8000
8000b968:	f1 b7 04 20 	satu	r7,0x1
8000b96c:	0e 0a       	add	r10,r7
8000b96e:	5c 0b       	acr	r11
8000b970:	ed be 00 1f 	bld	lr,0x1f
8000b974:	ef bb 00 1f 	bst	r11,0x1f
8000b978:	d8 22       	popm	r4-r7,pc

8000b97a <__avr32_f64_mul_op1_subnormal>:
8000b97a:	e4 1b 00 0f 	andh	r11,0xf
8000b97e:	f4 0c 12 00 	clz	r12,r10
8000b982:	f6 06 12 00 	clz	r6,r11
8000b986:	f7 bc 03 e1 	sublo	r12,-31
8000b98a:	f8 06 17 30 	movlo	r6,r12
8000b98e:	f7 b6 02 01 	subhs	r6,1
8000b992:	e0 46 00 20 	cp.w	r6,32
8000b996:	c0 d4       	brge	8000b9b0 <__avr32_f64_mul_op1_subnormal+0x36>
8000b998:	ec 0c 11 20 	rsub	r12,r6,32
8000b99c:	f6 06 09 4b 	lsl	r11,r11,r6
8000b9a0:	f4 0c 0a 4c 	lsr	r12,r10,r12
8000b9a4:	18 4b       	or	r11,r12
8000b9a6:	f4 06 09 4a 	lsl	r10,r10,r6
8000b9aa:	20 b6       	sub	r6,11
8000b9ac:	0c 17       	sub	r7,r6
8000b9ae:	ca ab       	rjmp	8000b902 <__avr32_f64_mul+0x22>
8000b9b0:	f4 06 09 4b 	lsl	r11,r10,r6
8000b9b4:	c6 40       	breq	8000ba7c <__avr32_f64_mul_res_zero>
8000b9b6:	30 0a       	mov	r10,0
8000b9b8:	20 b6       	sub	r6,11
8000b9ba:	0c 17       	sub	r7,r6
8000b9bc:	ca 3b       	rjmp	8000b902 <__avr32_f64_mul+0x22>

8000b9be <__avr32_f64_mul_op2_subnormal>:
8000b9be:	e4 19 00 0f 	andh	r9,0xf
8000b9c2:	f0 0c 12 00 	clz	r12,r8
8000b9c6:	f2 05 12 00 	clz	r5,r9
8000b9ca:	f7 bc 03 ea 	sublo	r12,-22
8000b9ce:	f8 05 17 30 	movlo	r5,r12
8000b9d2:	f7 b5 02 0a 	subhs	r5,10
8000b9d6:	e0 45 00 20 	cp.w	r5,32
8000b9da:	c0 d4       	brge	8000b9f4 <__avr32_f64_mul_op2_subnormal+0x36>
8000b9dc:	ea 0c 11 20 	rsub	r12,r5,32
8000b9e0:	f2 05 09 49 	lsl	r9,r9,r5
8000b9e4:	f0 0c 0a 4c 	lsr	r12,r8,r12
8000b9e8:	18 49       	or	r9,r12
8000b9ea:	f0 05 09 48 	lsl	r8,r8,r5
8000b9ee:	20 25       	sub	r5,2
8000b9f0:	0a 16       	sub	r6,r5
8000b9f2:	c8 fb       	rjmp	8000b910 <__avr32_f64_mul+0x30>
8000b9f4:	f0 05 09 49 	lsl	r9,r8,r5
8000b9f8:	c4 20       	breq	8000ba7c <__avr32_f64_mul_res_zero>
8000b9fa:	30 08       	mov	r8,0
8000b9fc:	20 25       	sub	r5,2
8000b9fe:	0a 16       	sub	r6,r5
8000ba00:	c8 8b       	rjmp	8000b910 <__avr32_f64_mul+0x30>

8000ba02 <__avr32_f64_mul_op_nan_or_inf>:
8000ba02:	e4 19 00 0f 	andh	r9,0xf
8000ba06:	e4 1b 00 0f 	andh	r11,0xf
8000ba0a:	14 4b       	or	r11,r10
8000ba0c:	10 49       	or	r9,r8
8000ba0e:	e0 47 07 ff 	cp.w	r7,2047
8000ba12:	c0 91       	brne	8000ba24 <__avr32_f64_mul_op1_not_naninf>
8000ba14:	58 0b       	cp.w	r11,0
8000ba16:	c3 81       	brne	8000ba86 <__avr32_f64_mul_res_nan>
8000ba18:	e0 46 07 ff 	cp.w	r6,2047
8000ba1c:	c3 81       	brne	8000ba8c <__avr32_f64_mul_res_inf>
8000ba1e:	58 09       	cp.w	r9,0
8000ba20:	c3 60       	breq	8000ba8c <__avr32_f64_mul_res_inf>
8000ba22:	c3 28       	rjmp	8000ba86 <__avr32_f64_mul_res_nan>

8000ba24 <__avr32_f64_mul_op1_not_naninf>:
8000ba24:	58 09       	cp.w	r9,0
8000ba26:	c3 30       	breq	8000ba8c <__avr32_f64_mul_res_inf>
8000ba28:	c2 f8       	rjmp	8000ba86 <__avr32_f64_mul_res_nan>

8000ba2a <__avr32_f64_mul_res_subnormal>:
8000ba2a:	5c 3c       	neg	r12
8000ba2c:	2f fc       	sub	r12,-1
8000ba2e:	f1 bc 04 c0 	satu	r12,0x6
8000ba32:	e0 4c 00 20 	cp.w	r12,32
8000ba36:	c1 14       	brge	8000ba58 <__avr32_f64_mul_res_subnormal+0x2e>
8000ba38:	f8 08 11 20 	rsub	r8,r12,32
8000ba3c:	0e 46       	or	r6,r7
8000ba3e:	ee 0c 0a 47 	lsr	r7,r7,r12
8000ba42:	f4 08 09 49 	lsl	r9,r10,r8
8000ba46:	12 47       	or	r7,r9
8000ba48:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000ba4c:	f6 08 09 49 	lsl	r9,r11,r8
8000ba50:	12 4a       	or	r10,r9
8000ba52:	f6 0c 0a 4b 	lsr	r11,r11,r12
8000ba56:	c8 3b       	rjmp	8000b95c <__avr32_f64_mul+0x7c>
8000ba58:	f8 08 11 20 	rsub	r8,r12,32
8000ba5c:	f9 b9 00 00 	moveq	r9,0
8000ba60:	c0 30       	breq	8000ba66 <__avr32_f64_mul_res_subnormal+0x3c>
8000ba62:	f6 08 09 49 	lsl	r9,r11,r8
8000ba66:	0e 46       	or	r6,r7
8000ba68:	ed ea 10 16 	or	r6,r6,r10<<0x1
8000ba6c:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000ba70:	f3 ea 10 07 	or	r7,r9,r10
8000ba74:	f6 0c 0a 4a 	lsr	r10,r11,r12
8000ba78:	30 0b       	mov	r11,0
8000ba7a:	c7 1b       	rjmp	8000b95c <__avr32_f64_mul+0x7c>

8000ba7c <__avr32_f64_mul_res_zero>:
8000ba7c:	1c 9b       	mov	r11,lr
8000ba7e:	e6 1b 80 00 	andh	r11,0x8000,COH
8000ba82:	30 0a       	mov	r10,0
8000ba84:	d8 22       	popm	r4-r7,pc

8000ba86 <__avr32_f64_mul_res_nan>:
8000ba86:	3f fb       	mov	r11,-1
8000ba88:	3f fa       	mov	r10,-1
8000ba8a:	d8 22       	popm	r4-r7,pc

8000ba8c <__avr32_f64_mul_res_inf>:
8000ba8c:	f0 6b 00 00 	mov	r11,-1048576
8000ba90:	ed be 00 1f 	bld	lr,0x1f
8000ba94:	ef bb 00 1f 	bst	r11,0x1f
8000ba98:	30 0a       	mov	r10,0
8000ba9a:	d8 22       	popm	r4-r7,pc

8000ba9c <__avr32_f64_mul_op1_zero>:
8000ba9c:	f7 e9 20 0b 	eor	r11,r11,r9
8000baa0:	e6 1b 80 00 	andh	r11,0x8000,COH
8000baa4:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
8000baa8:	e0 4c 07 ff 	cp.w	r12,2047
8000baac:	5e 1c       	retne	r12
8000baae:	3f fa       	mov	r10,-1
8000bab0:	3f fb       	mov	r11,-1
8000bab2:	5e fc       	retal	r12

8000bab4 <__avr32_f64_sub_from_add>:
8000bab4:	ee 19 80 00 	eorh	r9,0x8000

8000bab8 <__avr32_f64_sub>:
8000bab8:	f7 e9 20 0c 	eor	r12,r11,r9
8000babc:	e0 86 00 ca 	brmi	8000bc50 <__avr32_f64_add_from_sub>
8000bac0:	eb cd 40 e0 	pushm	r5-r7,lr
8000bac4:	16 9c       	mov	r12,r11
8000bac6:	e6 1c 80 00 	andh	r12,0x8000,COH
8000baca:	bf db       	cbr	r11,0x1f
8000bacc:	bf d9       	cbr	r9,0x1f
8000bace:	10 3a       	cp.w	r10,r8
8000bad0:	f2 0b 13 00 	cpc	r11,r9
8000bad4:	c0 92       	brcc	8000bae6 <__avr32_f64_sub+0x2e>
8000bad6:	16 97       	mov	r7,r11
8000bad8:	12 9b       	mov	r11,r9
8000bada:	0e 99       	mov	r9,r7
8000badc:	14 97       	mov	r7,r10
8000bade:	10 9a       	mov	r10,r8
8000bae0:	0e 98       	mov	r8,r7
8000bae2:	ee 1c 80 00 	eorh	r12,0x8000
8000bae6:	f6 07 16 14 	lsr	r7,r11,0x14
8000baea:	ab 7b       	lsl	r11,0xb
8000baec:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
8000baf0:	ab 7a       	lsl	r10,0xb
8000baf2:	bf bb       	sbr	r11,0x1f
8000baf4:	f2 06 16 14 	lsr	r6,r9,0x14
8000baf8:	c4 40       	breq	8000bb80 <__avr32_f64_sub_opL_subnormal>
8000bafa:	ab 79       	lsl	r9,0xb
8000bafc:	f3 e8 13 59 	or	r9,r9,r8>>0x15
8000bb00:	ab 78       	lsl	r8,0xb
8000bb02:	bf b9       	sbr	r9,0x1f

8000bb04 <__avr32_f64_sub_opL_subnormal_done>:
8000bb04:	e0 47 07 ff 	cp.w	r7,2047
8000bb08:	c4 f0       	breq	8000bba6 <__avr32_f64_sub_opH_nan_or_inf>
8000bb0a:	0e 26       	rsub	r6,r7
8000bb0c:	c1 20       	breq	8000bb30 <__avr32_f64_sub_shift_done>
8000bb0e:	ec 05 11 20 	rsub	r5,r6,32
8000bb12:	e0 46 00 20 	cp.w	r6,32
8000bb16:	c7 c2       	brcc	8000bc0e <__avr32_f64_sub_longshift>
8000bb18:	f0 05 09 4e 	lsl	lr,r8,r5
8000bb1c:	f2 05 09 45 	lsl	r5,r9,r5
8000bb20:	f0 06 0a 48 	lsr	r8,r8,r6
8000bb24:	f2 06 0a 49 	lsr	r9,r9,r6
8000bb28:	0a 48       	or	r8,r5
8000bb2a:	58 0e       	cp.w	lr,0
8000bb2c:	5f 1e       	srne	lr
8000bb2e:	1c 48       	or	r8,lr

8000bb30 <__avr32_f64_sub_shift_done>:
8000bb30:	10 1a       	sub	r10,r8
8000bb32:	f6 09 01 4b 	sbc	r11,r11,r9
8000bb36:	f6 06 12 00 	clz	r6,r11
8000bb3a:	c0 e0       	breq	8000bb56 <__avr32_f64_sub_longnormalize_done>
8000bb3c:	c7 83       	brcs	8000bc2c <__avr32_f64_sub_longnormalize>
8000bb3e:	ec 0e 11 20 	rsub	lr,r6,32
8000bb42:	f6 06 09 4b 	lsl	r11,r11,r6
8000bb46:	f4 0e 0a 4e 	lsr	lr,r10,lr
8000bb4a:	1c 4b       	or	r11,lr
8000bb4c:	f4 06 09 4a 	lsl	r10,r10,r6
8000bb50:	0c 17       	sub	r7,r6
8000bb52:	e0 8a 00 39 	brle	8000bbc4 <__avr32_f64_sub_subnormal_result>

8000bb56 <__avr32_f64_sub_longnormalize_done>:
8000bb56:	f4 09 15 15 	lsl	r9,r10,0x15
8000bb5a:	ab 9a       	lsr	r10,0xb
8000bb5c:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
8000bb60:	ab 9b       	lsr	r11,0xb
8000bb62:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000bb66:	18 4b       	or	r11,r12

8000bb68 <__avr32_f64_sub_round>:
8000bb68:	fc 17 80 00 	movh	r7,0x8000
8000bb6c:	ed ba 00 00 	bld	r10,0x0
8000bb70:	f7 b7 01 ff 	subne	r7,-1
8000bb74:	0e 39       	cp.w	r9,r7
8000bb76:	5f 29       	srhs	r9
8000bb78:	12 0a       	add	r10,r9
8000bb7a:	5c 0b       	acr	r11
8000bb7c:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000bb80 <__avr32_f64_sub_opL_subnormal>:
8000bb80:	ab 79       	lsl	r9,0xb
8000bb82:	f3 e8 13 59 	or	r9,r9,r8>>0x15
8000bb86:	ab 78       	lsl	r8,0xb
8000bb88:	f3 e8 10 0e 	or	lr,r9,r8
8000bb8c:	f9 b6 01 01 	movne	r6,1
8000bb90:	ee 0e 11 00 	rsub	lr,r7,0
8000bb94:	f9 b7 00 01 	moveq	r7,1
8000bb98:	ef bb 00 1f 	bst	r11,0x1f
8000bb9c:	f7 ea 10 0e 	or	lr,r11,r10
8000bba0:	f9 b7 00 00 	moveq	r7,0
8000bba4:	cb 0b       	rjmp	8000bb04 <__avr32_f64_sub_opL_subnormal_done>

8000bba6 <__avr32_f64_sub_opH_nan_or_inf>:
8000bba6:	bf db       	cbr	r11,0x1f
8000bba8:	f7 ea 10 0e 	or	lr,r11,r10
8000bbac:	c0 81       	brne	8000bbbc <__avr32_f64_sub_return_nan>
8000bbae:	e0 46 07 ff 	cp.w	r6,2047
8000bbb2:	c0 50       	breq	8000bbbc <__avr32_f64_sub_return_nan>
8000bbb4:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
8000bbb8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000bbbc <__avr32_f64_sub_return_nan>:
8000bbbc:	3f fa       	mov	r10,-1
8000bbbe:	3f fb       	mov	r11,-1
8000bbc0:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000bbc4 <__avr32_f64_sub_subnormal_result>:
8000bbc4:	5c 37       	neg	r7
8000bbc6:	2f f7       	sub	r7,-1
8000bbc8:	f1 b7 04 c0 	satu	r7,0x6
8000bbcc:	e0 47 00 20 	cp.w	r7,32
8000bbd0:	c1 14       	brge	8000bbf2 <__avr32_f64_sub_subnormal_result+0x2e>
8000bbd2:	ee 08 11 20 	rsub	r8,r7,32
8000bbd6:	f4 08 09 49 	lsl	r9,r10,r8
8000bbda:	5f 16       	srne	r6
8000bbdc:	f4 07 0a 4a 	lsr	r10,r10,r7
8000bbe0:	0c 4a       	or	r10,r6
8000bbe2:	f6 08 09 49 	lsl	r9,r11,r8
8000bbe6:	f5 e9 10 0a 	or	r10,r10,r9
8000bbea:	f4 07 0a 4b 	lsr	r11,r10,r7
8000bbee:	30 07       	mov	r7,0
8000bbf0:	cb 3b       	rjmp	8000bb56 <__avr32_f64_sub_longnormalize_done>
8000bbf2:	ee 08 11 40 	rsub	r8,r7,64
8000bbf6:	f6 08 09 49 	lsl	r9,r11,r8
8000bbfa:	14 49       	or	r9,r10
8000bbfc:	5f 16       	srne	r6
8000bbfe:	f6 07 0a 4a 	lsr	r10,r11,r7
8000bc02:	0c 4a       	or	r10,r6
8000bc04:	30 0b       	mov	r11,0
8000bc06:	30 07       	mov	r7,0
8000bc08:	ca 7b       	rjmp	8000bb56 <__avr32_f64_sub_longnormalize_done>
8000bc0a:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000bc0e <__avr32_f64_sub_longshift>:
8000bc0e:	f1 b6 04 c0 	satu	r6,0x6
8000bc12:	f0 0e 17 00 	moveq	lr,r8
8000bc16:	c0 40       	breq	8000bc1e <__avr32_f64_sub_longshift+0x10>
8000bc18:	f2 05 09 4e 	lsl	lr,r9,r5
8000bc1c:	10 4e       	or	lr,r8
8000bc1e:	f2 06 0a 48 	lsr	r8,r9,r6
8000bc22:	30 09       	mov	r9,0
8000bc24:	58 0e       	cp.w	lr,0
8000bc26:	5f 1e       	srne	lr
8000bc28:	1c 48       	or	r8,lr
8000bc2a:	c8 3b       	rjmp	8000bb30 <__avr32_f64_sub_shift_done>

8000bc2c <__avr32_f64_sub_longnormalize>:
8000bc2c:	f4 06 12 00 	clz	r6,r10
8000bc30:	f9 b7 03 00 	movlo	r7,0
8000bc34:	f9 b6 03 00 	movlo	r6,0
8000bc38:	f9 bc 03 00 	movlo	r12,0
8000bc3c:	f7 b6 02 e0 	subhs	r6,-32
8000bc40:	f4 06 09 4b 	lsl	r11,r10,r6
8000bc44:	30 0a       	mov	r10,0
8000bc46:	0c 17       	sub	r7,r6
8000bc48:	fe 9a ff be 	brle	8000bbc4 <__avr32_f64_sub_subnormal_result>
8000bc4c:	c8 5b       	rjmp	8000bb56 <__avr32_f64_sub_longnormalize_done>
	...

8000bc50 <__avr32_f64_add_from_sub>:
8000bc50:	ee 19 80 00 	eorh	r9,0x8000

8000bc54 <__avr32_f64_add>:
8000bc54:	f7 e9 20 0c 	eor	r12,r11,r9
8000bc58:	fe 96 ff 2e 	brmi	8000bab4 <__avr32_f64_sub_from_add>
8000bc5c:	eb cd 40 e0 	pushm	r5-r7,lr
8000bc60:	16 9c       	mov	r12,r11
8000bc62:	e6 1c 80 00 	andh	r12,0x8000,COH
8000bc66:	bf db       	cbr	r11,0x1f
8000bc68:	bf d9       	cbr	r9,0x1f
8000bc6a:	12 3b       	cp.w	r11,r9
8000bc6c:	c0 72       	brcc	8000bc7a <__avr32_f64_add+0x26>
8000bc6e:	16 97       	mov	r7,r11
8000bc70:	12 9b       	mov	r11,r9
8000bc72:	0e 99       	mov	r9,r7
8000bc74:	14 97       	mov	r7,r10
8000bc76:	10 9a       	mov	r10,r8
8000bc78:	0e 98       	mov	r8,r7
8000bc7a:	30 0e       	mov	lr,0
8000bc7c:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
8000bc80:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
8000bc84:	b5 ab       	sbr	r11,0x14
8000bc86:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
8000bc8a:	c6 20       	breq	8000bd4e <__avr32_f64_add_op2_subnormal>
8000bc8c:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
8000bc90:	b5 a9       	sbr	r9,0x14
8000bc92:	e0 47 07 ff 	cp.w	r7,2047
8000bc96:	c2 80       	breq	8000bce6 <__avr32_f64_add_opH_nan_or_inf>
8000bc98:	0e 26       	rsub	r6,r7
8000bc9a:	c1 20       	breq	8000bcbe <__avr32_f64_add_shift_done>
8000bc9c:	e0 46 00 36 	cp.w	r6,54
8000bca0:	c1 52       	brcc	8000bcca <__avr32_f64_add_res_of_done>
8000bca2:	ec 05 11 20 	rsub	r5,r6,32
8000bca6:	e0 46 00 20 	cp.w	r6,32
8000bcaa:	c3 52       	brcc	8000bd14 <__avr32_f64_add_longshift>
8000bcac:	f0 05 09 4e 	lsl	lr,r8,r5
8000bcb0:	f2 05 09 45 	lsl	r5,r9,r5
8000bcb4:	f0 06 0a 48 	lsr	r8,r8,r6
8000bcb8:	f2 06 0a 49 	lsr	r9,r9,r6
8000bcbc:	0a 48       	or	r8,r5

8000bcbe <__avr32_f64_add_shift_done>:
8000bcbe:	10 0a       	add	r10,r8
8000bcc0:	f6 09 00 4b 	adc	r11,r11,r9
8000bcc4:	ed bb 00 15 	bld	r11,0x15
8000bcc8:	c3 40       	breq	8000bd30 <__avr32_f64_add_res_of>

8000bcca <__avr32_f64_add_res_of_done>:
8000bcca:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000bcce:	18 4b       	or	r11,r12

8000bcd0 <__avr32_f64_add_round>:
8000bcd0:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
8000bcd4:	18 4e       	or	lr,r12
8000bcd6:	ee 1e 80 00 	eorh	lr,0x8000
8000bcda:	f1 be 04 20 	satu	lr,0x1
8000bcde:	1c 0a       	add	r10,lr
8000bce0:	5c 0b       	acr	r11
8000bce2:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000bce6 <__avr32_f64_add_opH_nan_or_inf>:
8000bce6:	b5 cb       	cbr	r11,0x14
8000bce8:	f7 ea 10 0e 	or	lr,r11,r10
8000bcec:	c1 01       	brne	8000bd0c <__avr32_f64_add_return_nan>
8000bcee:	e0 46 07 ff 	cp.w	r6,2047
8000bcf2:	c0 30       	breq	8000bcf8 <__avr32_f64_add_opL_nan_or_inf>
8000bcf4:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000bcf8 <__avr32_f64_add_opL_nan_or_inf>:
8000bcf8:	b5 c9       	cbr	r9,0x14
8000bcfa:	f3 e8 10 0e 	or	lr,r9,r8
8000bcfe:	c0 71       	brne	8000bd0c <__avr32_f64_add_return_nan>
8000bd00:	30 0a       	mov	r10,0
8000bd02:	fc 1b 7f f0 	movh	r11,0x7ff0
8000bd06:	18 4b       	or	r11,r12
8000bd08:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000bd0c <__avr32_f64_add_return_nan>:
8000bd0c:	3f fa       	mov	r10,-1
8000bd0e:	3f fb       	mov	r11,-1
8000bd10:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000bd14 <__avr32_f64_add_longshift>:
8000bd14:	f1 b6 04 c0 	satu	r6,0x6
8000bd18:	f0 0e 17 00 	moveq	lr,r8
8000bd1c:	c0 60       	breq	8000bd28 <__avr32_f64_add_longshift+0x14>
8000bd1e:	f2 05 09 4e 	lsl	lr,r9,r5
8000bd22:	58 08       	cp.w	r8,0
8000bd24:	5f 18       	srne	r8
8000bd26:	10 4e       	or	lr,r8
8000bd28:	f2 06 0a 48 	lsr	r8,r9,r6
8000bd2c:	30 09       	mov	r9,0
8000bd2e:	cc 8b       	rjmp	8000bcbe <__avr32_f64_add_shift_done>

8000bd30 <__avr32_f64_add_res_of>:
8000bd30:	fd ee 10 1e 	or	lr,lr,lr<<0x1
8000bd34:	a1 9b       	lsr	r11,0x1
8000bd36:	5d 0a       	ror	r10
8000bd38:	5d 0e       	ror	lr
8000bd3a:	2f f7       	sub	r7,-1
8000bd3c:	e0 47 07 ff 	cp.w	r7,2047
8000bd40:	f9 ba 00 00 	moveq	r10,0
8000bd44:	f9 bb 00 00 	moveq	r11,0
8000bd48:	f9 be 00 00 	moveq	lr,0
8000bd4c:	cb fb       	rjmp	8000bcca <__avr32_f64_add_res_of_done>

8000bd4e <__avr32_f64_add_op2_subnormal>:
8000bd4e:	30 16       	mov	r6,1
8000bd50:	58 07       	cp.w	r7,0
8000bd52:	ca 01       	brne	8000bc92 <__avr32_f64_add+0x3e>
8000bd54:	b5 cb       	cbr	r11,0x14
8000bd56:	10 0a       	add	r10,r8
8000bd58:	f6 09 00 4b 	adc	r11,r11,r9
8000bd5c:	18 4b       	or	r11,r12
8000bd5e:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
	...

8000bd64 <__avr32_u32_to_f64>:
8000bd64:	f8 cb 00 00 	sub	r11,r12,0
8000bd68:	30 0c       	mov	r12,0
8000bd6a:	c0 38       	rjmp	8000bd70 <__avr32_s32_to_f64+0x4>

8000bd6c <__avr32_s32_to_f64>:
8000bd6c:	18 9b       	mov	r11,r12
8000bd6e:	5c 4b       	abs	r11
8000bd70:	30 0a       	mov	r10,0
8000bd72:	5e 0b       	reteq	r11
8000bd74:	d4 01       	pushm	lr
8000bd76:	e0 69 04 1e 	mov	r9,1054
8000bd7a:	f6 08 12 00 	clz	r8,r11
8000bd7e:	c1 70       	breq	8000bdac <__avr32_s32_to_f64+0x40>
8000bd80:	c0 c3       	brcs	8000bd98 <__avr32_s32_to_f64+0x2c>
8000bd82:	f0 0e 11 20 	rsub	lr,r8,32
8000bd86:	f6 08 09 4b 	lsl	r11,r11,r8
8000bd8a:	f4 0e 0a 4e 	lsr	lr,r10,lr
8000bd8e:	1c 4b       	or	r11,lr
8000bd90:	f4 08 09 4a 	lsl	r10,r10,r8
8000bd94:	10 19       	sub	r9,r8
8000bd96:	c0 b8       	rjmp	8000bdac <__avr32_s32_to_f64+0x40>
8000bd98:	f4 08 12 00 	clz	r8,r10
8000bd9c:	f9 b8 03 00 	movlo	r8,0
8000bda0:	f7 b8 02 e0 	subhs	r8,-32
8000bda4:	f4 08 09 4b 	lsl	r11,r10,r8
8000bda8:	30 0a       	mov	r10,0
8000bdaa:	10 19       	sub	r9,r8
8000bdac:	58 09       	cp.w	r9,0
8000bdae:	e0 89 00 30 	brgt	8000be0e <__avr32_s32_to_f64+0xa2>
8000bdb2:	5c 39       	neg	r9
8000bdb4:	2f f9       	sub	r9,-1
8000bdb6:	e0 49 00 36 	cp.w	r9,54
8000bdba:	c0 43       	brcs	8000bdc2 <__avr32_s32_to_f64+0x56>
8000bdbc:	30 0b       	mov	r11,0
8000bdbe:	30 0a       	mov	r10,0
8000bdc0:	c2 68       	rjmp	8000be0c <__avr32_s32_to_f64+0xa0>
8000bdc2:	2f 69       	sub	r9,-10
8000bdc4:	f2 08 11 20 	rsub	r8,r9,32
8000bdc8:	e0 49 00 20 	cp.w	r9,32
8000bdcc:	c0 b2       	brcc	8000bde2 <__avr32_s32_to_f64+0x76>
8000bdce:	f4 08 09 4e 	lsl	lr,r10,r8
8000bdd2:	f6 08 09 48 	lsl	r8,r11,r8
8000bdd6:	f4 09 0a 4a 	lsr	r10,r10,r9
8000bdda:	f6 09 0a 4b 	lsr	r11,r11,r9
8000bdde:	10 4b       	or	r11,r8
8000bde0:	c0 88       	rjmp	8000bdf0 <__avr32_s32_to_f64+0x84>
8000bde2:	f6 08 09 4e 	lsl	lr,r11,r8
8000bde6:	14 4e       	or	lr,r10
8000bde8:	16 9a       	mov	r10,r11
8000bdea:	30 0b       	mov	r11,0
8000bdec:	f4 09 0a 4a 	lsr	r10,r10,r9
8000bdf0:	ed ba 00 00 	bld	r10,0x0
8000bdf4:	c0 92       	brcc	8000be06 <__avr32_s32_to_f64+0x9a>
8000bdf6:	1c 7e       	tst	lr,lr
8000bdf8:	c0 41       	brne	8000be00 <__avr32_s32_to_f64+0x94>
8000bdfa:	ed ba 00 01 	bld	r10,0x1
8000bdfe:	c0 42       	brcc	8000be06 <__avr32_s32_to_f64+0x9a>
8000be00:	2f fa       	sub	r10,-1
8000be02:	f7 bb 02 ff 	subhs	r11,-1
8000be06:	5c fc       	rol	r12
8000be08:	5d 0b       	ror	r11
8000be0a:	5d 0a       	ror	r10
8000be0c:	d8 02       	popm	pc
8000be0e:	e0 68 03 ff 	mov	r8,1023
8000be12:	ed ba 00 0b 	bld	r10,0xb
8000be16:	f7 b8 00 ff 	subeq	r8,-1
8000be1a:	10 0a       	add	r10,r8
8000be1c:	5c 0b       	acr	r11
8000be1e:	f7 b9 03 fe 	sublo	r9,-2
8000be22:	e0 49 07 ff 	cp.w	r9,2047
8000be26:	c0 55       	brlt	8000be30 <__avr32_s32_to_f64+0xc4>
8000be28:	30 0a       	mov	r10,0
8000be2a:	fc 1b ff e0 	movh	r11,0xffe0
8000be2e:	c0 c8       	rjmp	8000be46 <__floatsidf_return_op1>
8000be30:	ed bb 00 1f 	bld	r11,0x1f
8000be34:	f7 b9 01 01 	subne	r9,1
8000be38:	ab 9a       	lsr	r10,0xb
8000be3a:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
8000be3e:	a1 7b       	lsl	r11,0x1
8000be40:	ab 9b       	lsr	r11,0xb
8000be42:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

8000be46 <__floatsidf_return_op1>:
8000be46:	a1 7c       	lsl	r12,0x1
8000be48:	5d 0b       	ror	r11
8000be4a:	d8 02       	popm	pc

8000be4c <__avr32_f32_div>:
8000be4c:	f7 ec 20 08 	eor	r8,r11,r12
8000be50:	a1 7c       	lsl	r12,0x1
8000be52:	a1 7b       	lsl	r11,0x1
8000be54:	c7 a0       	breq	8000bf48 <__divsf_return_op1+0x16>
8000be56:	18 7c       	tst	r12,r12
8000be58:	f9 b9 00 00 	moveq	r9,0
8000be5c:	c0 90       	breq	8000be6e <__avr32_f32_div+0x22>
8000be5e:	f8 09 16 18 	lsr	r9,r12,0x18
8000be62:	c7 e0       	breq	8000bf5e <__divsf_return_op1+0x2c>
8000be64:	e0 49 00 ff 	cp.w	r9,255
8000be68:	c6 82       	brcc	8000bf38 <__divsf_return_op1+0x6>
8000be6a:	a7 7c       	lsl	r12,0x7
8000be6c:	bf bc       	sbr	r12,0x1f
8000be6e:	f6 0a 16 18 	lsr	r10,r11,0x18
8000be72:	c7 e0       	breq	8000bf6e <__divsf_return_op1+0x3c>
8000be74:	e0 4a 00 ff 	cp.w	r10,255
8000be78:	c6 62       	brcc	8000bf44 <__divsf_return_op1+0x12>
8000be7a:	a7 7b       	lsl	r11,0x7
8000be7c:	bf bb       	sbr	r11,0x1f
8000be7e:	58 09       	cp.w	r9,0
8000be80:	f5 bc 00 00 	subfeq	r12,0
8000be84:	5e 0d       	reteq	0
8000be86:	1a d5       	st.w	--sp,r5
8000be88:	bb 27       	st.d	--sp,r6
8000be8a:	14 19       	sub	r9,r10
8000be8c:	28 19       	sub	r9,-127
8000be8e:	fc 1a 80 00 	movh	r10,0x8000
8000be92:	a3 8c       	lsr	r12,0x2
8000be94:	f6 05 16 02 	lsr	r5,r11,0x2
8000be98:	f4 0b 16 01 	lsr	r11,r10,0x1
8000be9c:	ed d5 c3 62 	bfextu	r6,r5,0x1b,0x2
8000bea0:	5c d6       	com	r6
8000bea2:	f7 d6 d3 82 	bfins	r11,r6,0x1c,0x2
8000bea6:	f6 05 06 46 	mulu.d	r6,r11,r5
8000beaa:	f4 07 01 27 	sub	r7,r10,r7<<0x2
8000beae:	f6 07 06 46 	mulu.d	r6,r11,r7
8000beb2:	ee 0b 15 02 	lsl	r11,r7,0x2
8000beb6:	f6 05 06 46 	mulu.d	r6,r11,r5
8000beba:	f4 07 01 27 	sub	r7,r10,r7<<0x2
8000bebe:	f6 07 06 46 	mulu.d	r6,r11,r7
8000bec2:	ee 0b 15 02 	lsl	r11,r7,0x2
8000bec6:	f6 05 06 46 	mulu.d	r6,r11,r5
8000beca:	f4 07 01 27 	sub	r7,r10,r7<<0x2
8000bece:	f6 07 06 46 	mulu.d	r6,r11,r7
8000bed2:	ee 0b 15 02 	lsl	r11,r7,0x2
8000bed6:	f6 05 06 46 	mulu.d	r6,r11,r5
8000beda:	f4 07 01 27 	sub	r7,r10,r7<<0x2
8000bede:	f6 07 06 46 	mulu.d	r6,r11,r7
8000bee2:	ee 0b 15 02 	lsl	r11,r7,0x2
8000bee6:	f6 0c 06 46 	mulu.d	r6,r11,r12
8000beea:	a5 8c       	lsr	r12,0x4
8000beec:	ed b7 00 1c 	bld	r7,0x1c
8000bef0:	c0 40       	breq	8000bef8 <__avr32_f32_div+0xac>
8000bef2:	a1 77       	lsl	r7,0x1
8000bef4:	20 19       	sub	r9,1
8000bef6:	a1 7c       	lsl	r12,0x1
8000bef8:	58 09       	cp.w	r9,0
8000befa:	e0 8a 00 42 	brle	8000bf7e <__avr32_f32_div_res_subnormal>
8000befe:	e0 17 ff e0 	andl	r7,0xffe0
8000bf02:	e8 17 00 10 	orl	r7,0x10
8000bf06:	ea 07 06 4a 	mulu.d	r10,r5,r7
8000bf0a:	eb d7 c0 a1 	bfextu	r5,r7,0x5,0x1
8000bf0e:	58 0a       	cp.w	r10,0

8000bf10 <__avr32_f32_div_round_subnormal>:
8000bf10:	f8 0b 13 00 	cpc	r11,r12
8000bf14:	5f 3b       	srlo	r11
8000bf16:	ea 0b 17 00 	moveq	r11,r5
8000bf1a:	ee 0c 16 05 	lsr	r12,r7,0x5
8000bf1e:	f9 d9 d2 e8 	bfins	r12,r9,0x17,0x8
8000bf22:	bb 07       	ld.d	r6,sp++
8000bf24:	1b 05       	ld.w	r5,sp++
8000bf26:	ed b8 00 1f 	bld	r8,0x1f
8000bf2a:	ef bc 00 1f 	bst	r12,0x1f
8000bf2e:	16 0c       	add	r12,r11
8000bf30:	5e fc       	retal	r12

8000bf32 <__divsf_return_op1>:
8000bf32:	a1 78       	lsl	r8,0x1
8000bf34:	5d 0c       	ror	r12
8000bf36:	5e fc       	retal	r12
8000bf38:	5e 1e       	retne	-1
8000bf3a:	fc 19 ff 00 	movh	r9,0xff00
8000bf3e:	12 3b       	cp.w	r11,r9
8000bf40:	cf 93       	brcs	8000bf32 <__divsf_return_op1>
8000bf42:	5e fe       	retal	-1
8000bf44:	5e 0d       	reteq	0
8000bf46:	5e fe       	retal	-1
8000bf48:	18 7c       	tst	r12,r12
8000bf4a:	5e 0e       	reteq	-1
8000bf4c:	f8 09 16 18 	lsr	r9,r12,0x18
8000bf50:	c0 70       	breq	8000bf5e <__divsf_return_op1+0x2c>
8000bf52:	e0 49 00 ff 	cp.w	r9,255
8000bf56:	cf 12       	brcc	8000bf38 <__divsf_return_op1+0x6>
8000bf58:	fc 1c ff 00 	movh	r12,0xff00
8000bf5c:	ce bb       	rjmp	8000bf32 <__divsf_return_op1>
8000bf5e:	a7 7c       	lsl	r12,0x7
8000bf60:	f8 09 12 00 	clz	r9,r12
8000bf64:	f8 09 09 4c 	lsl	r12,r12,r9
8000bf68:	f2 09 11 01 	rsub	r9,r9,1
8000bf6c:	c8 1b       	rjmp	8000be6e <__avr32_f32_div+0x22>
8000bf6e:	a7 7b       	lsl	r11,0x7
8000bf70:	f6 0a 12 00 	clz	r10,r11
8000bf74:	f6 0a 09 4b 	lsl	r11,r11,r10
8000bf78:	f4 0a 11 01 	rsub	r10,r10,1
8000bf7c:	c8 5b       	rjmp	8000be86 <__avr32_f32_div+0x3a>

8000bf7e <__avr32_f32_div_res_subnormal>:
8000bf7e:	5c 39       	neg	r9
8000bf80:	2f f9       	sub	r9,-1
8000bf82:	f1 b9 04 a0 	satu	r9,0x5
8000bf86:	f2 0a 11 20 	rsub	r10,r9,32
8000bf8a:	ee 09 0a 47 	lsr	r7,r7,r9
8000bf8e:	f8 0a 09 46 	lsl	r6,r12,r10
8000bf92:	f8 09 0a 4c 	lsr	r12,r12,r9
8000bf96:	e0 17 ff e0 	andl	r7,0xffe0
8000bf9a:	e8 17 00 10 	orl	r7,0x10
8000bf9e:	ea 07 06 4a 	mulu.d	r10,r5,r7
8000bfa2:	30 09       	mov	r9,0
8000bfa4:	eb d7 c0 a1 	bfextu	r5,r7,0x5,0x1
8000bfa8:	0c 3a       	cp.w	r10,r6
8000bfaa:	cb 3b       	rjmp	8000bf10 <__avr32_f32_div_round_subnormal>

8000bfac <__avr32_f64_to_f32>:
8000bfac:	f6 09 15 01 	lsl	r9,r11,0x1
8000bfb0:	b5 99       	lsr	r9,0x15
8000bfb2:	5e 0d       	reteq	0
8000bfb4:	f6 08 15 0a 	lsl	r8,r11,0xa
8000bfb8:	f1 ea 13 6c 	or	r12,r8,r10>>0x16
8000bfbc:	ab 6a       	lsl	r10,0xa
8000bfbe:	5c 3a       	neg	r10
8000bfc0:	5c fc       	rol	r12
8000bfc2:	e0 49 07 ff 	cp.w	r9,2047
8000bfc6:	c1 a0       	breq	8000bffa <__truncdfsf_return_op1+0x6>
8000bfc8:	e0 29 03 80 	sub	r9,896
8000bfcc:	bf bc       	sbr	r12,0x1f
8000bfce:	58 09       	cp.w	r9,0
8000bfd0:	e0 8a 00 1a 	brle	8000c004 <__truncdfsf_return_op1+0x10>
8000bfd4:	37 fa       	mov	r10,127
8000bfd6:	ed bc 00 08 	bld	r12,0x8
8000bfda:	f7 ba 00 ff 	subeq	r10,-1
8000bfde:	14 0c       	add	r12,r10
8000bfe0:	f7 b9 03 fe 	sublo	r9,-2
8000bfe4:	ed bc 00 1f 	bld	r12,0x1f
8000bfe8:	f7 b9 01 01 	subne	r9,1
8000bfec:	f8 0c 16 07 	lsr	r12,r12,0x7
8000bff0:	f9 d9 d3 08 	bfins	r12,r9,0x18,0x8

8000bff4 <__truncdfsf_return_op1>:
8000bff4:	a1 7b       	lsl	r11,0x1
8000bff6:	5d 0c       	ror	r12
8000bff8:	5e fc       	retal	r12
8000bffa:	bf dc       	cbr	r12,0x1f
8000bffc:	5e 1e       	retne	-1
8000bffe:	fc 1c 7f 80 	movh	r12,0x7f80
8000c002:	5e fc       	retal	r12
8000c004:	f2 09 11 01 	rsub	r9,r9,1
8000c008:	59 99       	cp.w	r9,25
8000c00a:	f9 bc 02 00 	movhs	r12,0
8000c00e:	c1 32       	brcc	8000c034 <__truncdfsf_return_op1+0x40>
8000c010:	f2 0a 11 20 	rsub	r10,r9,32
8000c014:	f8 0a 09 4a 	lsl	r10,r12,r10
8000c018:	5f 1a       	srne	r10
8000c01a:	f8 09 0a 4c 	lsr	r12,r12,r9
8000c01e:	14 4c       	or	r12,r10
8000c020:	37 fa       	mov	r10,127
8000c022:	ed bc 00 08 	bld	r12,0x8
8000c026:	f7 ba 00 ff 	subeq	r10,-1
8000c02a:	14 0c       	add	r12,r10
8000c02c:	f8 0c 16 07 	lsr	r12,r12,0x7
8000c030:	a1 7b       	lsl	r11,0x1
8000c032:	5d 0c       	ror	r12
8000c034:	5e fc       	retal	r12

8000c036 <__avr32_udiv64>:
8000c036:	d4 31       	pushm	r0-r7,lr
8000c038:	1a 97       	mov	r7,sp
8000c03a:	20 3d       	sub	sp,12
8000c03c:	10 9c       	mov	r12,r8
8000c03e:	12 9e       	mov	lr,r9
8000c040:	14 93       	mov	r3,r10
8000c042:	58 09       	cp.w	r9,0
8000c044:	e0 81 00 bd 	brne	8000c1be <__avr32_udiv64+0x188>
8000c048:	16 38       	cp.w	r8,r11
8000c04a:	e0 88 00 40 	brls	8000c0ca <__avr32_udiv64+0x94>
8000c04e:	f0 08 12 00 	clz	r8,r8
8000c052:	c0 d0       	breq	8000c06c <__avr32_udiv64+0x36>
8000c054:	f6 08 09 4b 	lsl	r11,r11,r8
8000c058:	f0 09 11 20 	rsub	r9,r8,32
8000c05c:	f8 08 09 4c 	lsl	r12,r12,r8
8000c060:	f4 09 0a 49 	lsr	r9,r10,r9
8000c064:	f4 08 09 43 	lsl	r3,r10,r8
8000c068:	f3 eb 10 0b 	or	r11,r9,r11
8000c06c:	f8 0e 16 10 	lsr	lr,r12,0x10
8000c070:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
8000c074:	f6 0e 0d 00 	divu	r0,r11,lr
8000c078:	e6 0b 16 10 	lsr	r11,r3,0x10
8000c07c:	00 99       	mov	r9,r0
8000c07e:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000c082:	e0 0a 02 48 	mul	r8,r0,r10
8000c086:	10 3b       	cp.w	r11,r8
8000c088:	c0 a2       	brcc	8000c09c <__avr32_udiv64+0x66>
8000c08a:	20 19       	sub	r9,1
8000c08c:	18 0b       	add	r11,r12
8000c08e:	18 3b       	cp.w	r11,r12
8000c090:	c0 63       	brcs	8000c09c <__avr32_udiv64+0x66>
8000c092:	10 3b       	cp.w	r11,r8
8000c094:	f7 b9 03 01 	sublo	r9,1
8000c098:	f7 dc e3 0b 	addcs	r11,r11,r12
8000c09c:	f6 08 01 01 	sub	r1,r11,r8
8000c0a0:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
8000c0a4:	e2 0e 0d 00 	divu	r0,r1,lr
8000c0a8:	e7 e1 11 03 	or	r3,r3,r1<<0x10
8000c0ac:	00 98       	mov	r8,r0
8000c0ae:	e0 0a 02 4a 	mul	r10,r0,r10
8000c0b2:	14 33       	cp.w	r3,r10
8000c0b4:	c0 82       	brcc	8000c0c4 <__avr32_udiv64+0x8e>
8000c0b6:	20 18       	sub	r8,1
8000c0b8:	18 03       	add	r3,r12
8000c0ba:	18 33       	cp.w	r3,r12
8000c0bc:	c0 43       	brcs	8000c0c4 <__avr32_udiv64+0x8e>
8000c0be:	14 33       	cp.w	r3,r10
8000c0c0:	f7 b8 03 01 	sublo	r8,1
8000c0c4:	f1 e9 11 08 	or	r8,r8,r9<<0x10
8000c0c8:	cd f8       	rjmp	8000c286 <__avr32_udiv64+0x250>
8000c0ca:	58 08       	cp.w	r8,0
8000c0cc:	c0 51       	brne	8000c0d6 <__avr32_udiv64+0xa0>
8000c0ce:	30 19       	mov	r9,1
8000c0d0:	f2 08 0d 08 	divu	r8,r9,r8
8000c0d4:	10 9c       	mov	r12,r8
8000c0d6:	f8 06 12 00 	clz	r6,r12
8000c0da:	c0 41       	brne	8000c0e2 <__avr32_udiv64+0xac>
8000c0dc:	18 1b       	sub	r11,r12
8000c0de:	30 19       	mov	r9,1
8000c0e0:	c4 08       	rjmp	8000c160 <__avr32_udiv64+0x12a>
8000c0e2:	ec 01 11 20 	rsub	r1,r6,32
8000c0e6:	f4 01 0a 49 	lsr	r9,r10,r1
8000c0ea:	f8 06 09 4c 	lsl	r12,r12,r6
8000c0ee:	f6 06 09 48 	lsl	r8,r11,r6
8000c0f2:	f6 01 0a 41 	lsr	r1,r11,r1
8000c0f6:	f3 e8 10 08 	or	r8,r9,r8
8000c0fa:	f8 03 16 10 	lsr	r3,r12,0x10
8000c0fe:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
8000c102:	e2 03 0d 00 	divu	r0,r1,r3
8000c106:	f0 0b 16 10 	lsr	r11,r8,0x10
8000c10a:	00 9e       	mov	lr,r0
8000c10c:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000c110:	e0 05 02 49 	mul	r9,r0,r5
8000c114:	12 3b       	cp.w	r11,r9
8000c116:	c0 a2       	brcc	8000c12a <__avr32_udiv64+0xf4>
8000c118:	20 1e       	sub	lr,1
8000c11a:	18 0b       	add	r11,r12
8000c11c:	18 3b       	cp.w	r11,r12
8000c11e:	c0 63       	brcs	8000c12a <__avr32_udiv64+0xf4>
8000c120:	12 3b       	cp.w	r11,r9
8000c122:	f7 be 03 01 	sublo	lr,1
8000c126:	f7 dc e3 0b 	addcs	r11,r11,r12
8000c12a:	12 1b       	sub	r11,r9
8000c12c:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
8000c130:	f6 03 0d 02 	divu	r2,r11,r3
8000c134:	f1 e3 11 08 	or	r8,r8,r3<<0x10
8000c138:	04 99       	mov	r9,r2
8000c13a:	e4 05 02 4b 	mul	r11,r2,r5
8000c13e:	16 38       	cp.w	r8,r11
8000c140:	c0 a2       	brcc	8000c154 <__avr32_udiv64+0x11e>
8000c142:	20 19       	sub	r9,1
8000c144:	18 08       	add	r8,r12
8000c146:	18 38       	cp.w	r8,r12
8000c148:	c0 63       	brcs	8000c154 <__avr32_udiv64+0x11e>
8000c14a:	16 38       	cp.w	r8,r11
8000c14c:	f7 b9 03 01 	sublo	r9,1
8000c150:	f1 dc e3 08 	addcs	r8,r8,r12
8000c154:	f4 06 09 43 	lsl	r3,r10,r6
8000c158:	f0 0b 01 0b 	sub	r11,r8,r11
8000c15c:	f3 ee 11 09 	or	r9,r9,lr<<0x10
8000c160:	f8 06 16 10 	lsr	r6,r12,0x10
8000c164:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
8000c168:	f6 06 0d 00 	divu	r0,r11,r6
8000c16c:	e6 0b 16 10 	lsr	r11,r3,0x10
8000c170:	00 9a       	mov	r10,r0
8000c172:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000c176:	e0 0e 02 48 	mul	r8,r0,lr
8000c17a:	10 3b       	cp.w	r11,r8
8000c17c:	c0 a2       	brcc	8000c190 <__avr32_udiv64+0x15a>
8000c17e:	20 1a       	sub	r10,1
8000c180:	18 0b       	add	r11,r12
8000c182:	18 3b       	cp.w	r11,r12
8000c184:	c0 63       	brcs	8000c190 <__avr32_udiv64+0x15a>
8000c186:	10 3b       	cp.w	r11,r8
8000c188:	f7 ba 03 01 	sublo	r10,1
8000c18c:	f7 dc e3 0b 	addcs	r11,r11,r12
8000c190:	f6 08 01 01 	sub	r1,r11,r8
8000c194:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
8000c198:	e2 06 0d 00 	divu	r0,r1,r6
8000c19c:	e7 e1 11 03 	or	r3,r3,r1<<0x10
8000c1a0:	00 98       	mov	r8,r0
8000c1a2:	e0 0e 02 4b 	mul	r11,r0,lr
8000c1a6:	16 33       	cp.w	r3,r11
8000c1a8:	c0 82       	brcc	8000c1b8 <__avr32_udiv64+0x182>
8000c1aa:	20 18       	sub	r8,1
8000c1ac:	18 03       	add	r3,r12
8000c1ae:	18 33       	cp.w	r3,r12
8000c1b0:	c0 43       	brcs	8000c1b8 <__avr32_udiv64+0x182>
8000c1b2:	16 33       	cp.w	r3,r11
8000c1b4:	f7 b8 03 01 	sublo	r8,1
8000c1b8:	f1 ea 11 08 	or	r8,r8,r10<<0x10
8000c1bc:	c6 98       	rjmp	8000c28e <__avr32_udiv64+0x258>
8000c1be:	16 39       	cp.w	r9,r11
8000c1c0:	e0 8b 00 65 	brhi	8000c28a <__avr32_udiv64+0x254>
8000c1c4:	f2 09 12 00 	clz	r9,r9
8000c1c8:	c0 b1       	brne	8000c1de <__avr32_udiv64+0x1a8>
8000c1ca:	10 3a       	cp.w	r10,r8
8000c1cc:	5f 2a       	srhs	r10
8000c1ce:	1c 3b       	cp.w	r11,lr
8000c1d0:	5f b8       	srhi	r8
8000c1d2:	10 4a       	or	r10,r8
8000c1d4:	f2 0a 18 00 	cp.b	r10,r9
8000c1d8:	c5 90       	breq	8000c28a <__avr32_udiv64+0x254>
8000c1da:	30 18       	mov	r8,1
8000c1dc:	c5 98       	rjmp	8000c28e <__avr32_udiv64+0x258>
8000c1de:	f0 09 09 46 	lsl	r6,r8,r9
8000c1e2:	f2 03 11 20 	rsub	r3,r9,32
8000c1e6:	fc 09 09 4e 	lsl	lr,lr,r9
8000c1ea:	f0 03 0a 48 	lsr	r8,r8,r3
8000c1ee:	f6 09 09 4c 	lsl	r12,r11,r9
8000c1f2:	f4 03 0a 42 	lsr	r2,r10,r3
8000c1f6:	ef 46 ff f4 	st.w	r7[-12],r6
8000c1fa:	f6 03 0a 43 	lsr	r3,r11,r3
8000c1fe:	18 42       	or	r2,r12
8000c200:	f1 ee 10 0c 	or	r12,r8,lr
8000c204:	f8 01 16 10 	lsr	r1,r12,0x10
8000c208:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
8000c20c:	e6 01 0d 04 	divu	r4,r3,r1
8000c210:	e4 03 16 10 	lsr	r3,r2,0x10
8000c214:	08 9e       	mov	lr,r4
8000c216:	e7 e5 11 03 	or	r3,r3,r5<<0x10
8000c21a:	e8 06 02 48 	mul	r8,r4,r6
8000c21e:	10 33       	cp.w	r3,r8
8000c220:	c0 a2       	brcc	8000c234 <__avr32_udiv64+0x1fe>
8000c222:	20 1e       	sub	lr,1
8000c224:	18 03       	add	r3,r12
8000c226:	18 33       	cp.w	r3,r12
8000c228:	c0 63       	brcs	8000c234 <__avr32_udiv64+0x1fe>
8000c22a:	10 33       	cp.w	r3,r8
8000c22c:	f7 be 03 01 	sublo	lr,1
8000c230:	e7 dc e3 03 	addcs	r3,r3,r12
8000c234:	10 13       	sub	r3,r8
8000c236:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
8000c23a:	e6 01 0d 00 	divu	r0,r3,r1
8000c23e:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000c242:	00 98       	mov	r8,r0
8000c244:	e0 06 02 46 	mul	r6,r0,r6
8000c248:	0c 3b       	cp.w	r11,r6
8000c24a:	c0 a2       	brcc	8000c25e <__avr32_udiv64+0x228>
8000c24c:	20 18       	sub	r8,1
8000c24e:	18 0b       	add	r11,r12
8000c250:	18 3b       	cp.w	r11,r12
8000c252:	c0 63       	brcs	8000c25e <__avr32_udiv64+0x228>
8000c254:	0c 3b       	cp.w	r11,r6
8000c256:	f7 dc e3 0b 	addcs	r11,r11,r12
8000c25a:	f7 b8 03 01 	sublo	r8,1
8000c25e:	f1 ee 11 08 	or	r8,r8,lr<<0x10
8000c262:	ee f4 ff f4 	ld.w	r4,r7[-12]
8000c266:	0c 1b       	sub	r11,r6
8000c268:	f0 04 06 42 	mulu.d	r2,r8,r4
8000c26c:	06 95       	mov	r5,r3
8000c26e:	16 35       	cp.w	r5,r11
8000c270:	e0 8b 00 0a 	brhi	8000c284 <__avr32_udiv64+0x24e>
8000c274:	5f 0b       	sreq	r11
8000c276:	f4 09 09 49 	lsl	r9,r10,r9
8000c27a:	12 32       	cp.w	r2,r9
8000c27c:	5f b9       	srhi	r9
8000c27e:	f7 e9 00 09 	and	r9,r11,r9
8000c282:	c0 60       	breq	8000c28e <__avr32_udiv64+0x258>
8000c284:	20 18       	sub	r8,1
8000c286:	30 09       	mov	r9,0
8000c288:	c0 38       	rjmp	8000c28e <__avr32_udiv64+0x258>
8000c28a:	30 09       	mov	r9,0
8000c28c:	12 98       	mov	r8,r9
8000c28e:	10 9a       	mov	r10,r8
8000c290:	12 93       	mov	r3,r9
8000c292:	10 92       	mov	r2,r8
8000c294:	12 9b       	mov	r11,r9
8000c296:	2f dd       	sub	sp,-12
8000c298:	d8 32       	popm	r0-r7,pc

8000c29a <memcpy>:
8000c29a:	58 8a       	cp.w	r10,8
8000c29c:	c2 f5       	brlt	8000c2fa <memcpy+0x60>
8000c29e:	f9 eb 10 09 	or	r9,r12,r11
8000c2a2:	e2 19 00 03 	andl	r9,0x3,COH
8000c2a6:	e0 81 00 97 	brne	8000c3d4 <memcpy+0x13a>
8000c2aa:	e0 4a 00 20 	cp.w	r10,32
8000c2ae:	c3 b4       	brge	8000c324 <memcpy+0x8a>
8000c2b0:	f4 08 14 02 	asr	r8,r10,0x2
8000c2b4:	f0 09 11 08 	rsub	r9,r8,8
8000c2b8:	fe 09 00 2f 	add	pc,pc,r9<<0x2
8000c2bc:	76 69       	ld.w	r9,r11[0x18]
8000c2be:	99 69       	st.w	r12[0x18],r9
8000c2c0:	76 59       	ld.w	r9,r11[0x14]
8000c2c2:	99 59       	st.w	r12[0x14],r9
8000c2c4:	76 49       	ld.w	r9,r11[0x10]
8000c2c6:	99 49       	st.w	r12[0x10],r9
8000c2c8:	76 39       	ld.w	r9,r11[0xc]
8000c2ca:	99 39       	st.w	r12[0xc],r9
8000c2cc:	76 29       	ld.w	r9,r11[0x8]
8000c2ce:	99 29       	st.w	r12[0x8],r9
8000c2d0:	76 19       	ld.w	r9,r11[0x4]
8000c2d2:	99 19       	st.w	r12[0x4],r9
8000c2d4:	76 09       	ld.w	r9,r11[0x0]
8000c2d6:	99 09       	st.w	r12[0x0],r9
8000c2d8:	f6 08 00 2b 	add	r11,r11,r8<<0x2
8000c2dc:	f8 08 00 28 	add	r8,r12,r8<<0x2
8000c2e0:	e0 1a 00 03 	andl	r10,0x3
8000c2e4:	f4 0a 11 04 	rsub	r10,r10,4
8000c2e8:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
8000c2ec:	17 a9       	ld.ub	r9,r11[0x2]
8000c2ee:	b0 a9       	st.b	r8[0x2],r9
8000c2f0:	17 99       	ld.ub	r9,r11[0x1]
8000c2f2:	b0 99       	st.b	r8[0x1],r9
8000c2f4:	17 89       	ld.ub	r9,r11[0x0]
8000c2f6:	b0 89       	st.b	r8[0x0],r9
8000c2f8:	5e fc       	retal	r12
8000c2fa:	f4 0a 11 09 	rsub	r10,r10,9
8000c2fe:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
8000c302:	17 f9       	ld.ub	r9,r11[0x7]
8000c304:	b8 f9       	st.b	r12[0x7],r9
8000c306:	17 e9       	ld.ub	r9,r11[0x6]
8000c308:	b8 e9       	st.b	r12[0x6],r9
8000c30a:	17 d9       	ld.ub	r9,r11[0x5]
8000c30c:	b8 d9       	st.b	r12[0x5],r9
8000c30e:	17 c9       	ld.ub	r9,r11[0x4]
8000c310:	b8 c9       	st.b	r12[0x4],r9
8000c312:	17 b9       	ld.ub	r9,r11[0x3]
8000c314:	b8 b9       	st.b	r12[0x3],r9
8000c316:	17 a9       	ld.ub	r9,r11[0x2]
8000c318:	b8 a9       	st.b	r12[0x2],r9
8000c31a:	17 99       	ld.ub	r9,r11[0x1]
8000c31c:	b8 99       	st.b	r12[0x1],r9
8000c31e:	17 89       	ld.ub	r9,r11[0x0]
8000c320:	b8 89       	st.b	r12[0x0],r9
8000c322:	5e fc       	retal	r12
8000c324:	eb cd 40 c0 	pushm	r6-r7,lr
8000c328:	18 99       	mov	r9,r12
8000c32a:	22 0a       	sub	r10,32
8000c32c:	b7 07       	ld.d	r6,r11++
8000c32e:	b3 26       	st.d	r9++,r6
8000c330:	b7 07       	ld.d	r6,r11++
8000c332:	b3 26       	st.d	r9++,r6
8000c334:	b7 07       	ld.d	r6,r11++
8000c336:	b3 26       	st.d	r9++,r6
8000c338:	b7 07       	ld.d	r6,r11++
8000c33a:	b3 26       	st.d	r9++,r6
8000c33c:	22 0a       	sub	r10,32
8000c33e:	cf 74       	brge	8000c32c <memcpy+0x92>
8000c340:	2f 0a       	sub	r10,-16
8000c342:	c0 65       	brlt	8000c34e <memcpy+0xb4>
8000c344:	b7 07       	ld.d	r6,r11++
8000c346:	b3 26       	st.d	r9++,r6
8000c348:	b7 07       	ld.d	r6,r11++
8000c34a:	b3 26       	st.d	r9++,r6
8000c34c:	21 0a       	sub	r10,16
8000c34e:	5c 3a       	neg	r10
8000c350:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
8000c354:	d7 03       	nop
8000c356:	d7 03       	nop
8000c358:	f7 36 00 0e 	ld.ub	r6,r11[14]
8000c35c:	f3 66 00 0e 	st.b	r9[14],r6
8000c360:	f7 36 00 0d 	ld.ub	r6,r11[13]
8000c364:	f3 66 00 0d 	st.b	r9[13],r6
8000c368:	f7 36 00 0c 	ld.ub	r6,r11[12]
8000c36c:	f3 66 00 0c 	st.b	r9[12],r6
8000c370:	f7 36 00 0b 	ld.ub	r6,r11[11]
8000c374:	f3 66 00 0b 	st.b	r9[11],r6
8000c378:	f7 36 00 0a 	ld.ub	r6,r11[10]
8000c37c:	f3 66 00 0a 	st.b	r9[10],r6
8000c380:	f7 36 00 09 	ld.ub	r6,r11[9]
8000c384:	f3 66 00 09 	st.b	r9[9],r6
8000c388:	f7 36 00 08 	ld.ub	r6,r11[8]
8000c38c:	f3 66 00 08 	st.b	r9[8],r6
8000c390:	f7 36 00 07 	ld.ub	r6,r11[7]
8000c394:	f3 66 00 07 	st.b	r9[7],r6
8000c398:	f7 36 00 06 	ld.ub	r6,r11[6]
8000c39c:	f3 66 00 06 	st.b	r9[6],r6
8000c3a0:	f7 36 00 05 	ld.ub	r6,r11[5]
8000c3a4:	f3 66 00 05 	st.b	r9[5],r6
8000c3a8:	f7 36 00 04 	ld.ub	r6,r11[4]
8000c3ac:	f3 66 00 04 	st.b	r9[4],r6
8000c3b0:	f7 36 00 03 	ld.ub	r6,r11[3]
8000c3b4:	f3 66 00 03 	st.b	r9[3],r6
8000c3b8:	f7 36 00 02 	ld.ub	r6,r11[2]
8000c3bc:	f3 66 00 02 	st.b	r9[2],r6
8000c3c0:	f7 36 00 01 	ld.ub	r6,r11[1]
8000c3c4:	f3 66 00 01 	st.b	r9[1],r6
8000c3c8:	f7 36 00 00 	ld.ub	r6,r11[0]
8000c3cc:	f3 66 00 00 	st.b	r9[0],r6
8000c3d0:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000c3d4:	20 1a       	sub	r10,1
8000c3d6:	f6 0a 07 09 	ld.ub	r9,r11[r10]
8000c3da:	f8 0a 0b 09 	st.b	r12[r10],r9
8000c3de:	cf b1       	brne	8000c3d4 <memcpy+0x13a>
8000c3e0:	5e fc       	retal	r12

8000c3e2 <memset>:
8000c3e2:	18 98       	mov	r8,r12
8000c3e4:	c0 38       	rjmp	8000c3ea <memset+0x8>
8000c3e6:	10 cb       	st.b	r8++,r11
8000c3e8:	20 1a       	sub	r10,1
8000c3ea:	58 0a       	cp.w	r10,0
8000c3ec:	cf d1       	brne	8000c3e6 <memset+0x4>
8000c3ee:	5e fc       	retal	r12

8000c3f0 <sprintf>:
8000c3f0:	d4 01       	pushm	lr
8000c3f2:	21 7d       	sub	sp,92
8000c3f4:	e0 68 ff ff 	mov	r8,65535
8000c3f8:	ea 18 7f ff 	orh	r8,0x7fff
8000c3fc:	50 58       	stdsp	sp[0x14],r8
8000c3fe:	50 28       	stdsp	sp[0x8],r8
8000c400:	e0 68 02 08 	mov	r8,520
8000c404:	ba 68       	st.h	sp[0xc],r8
8000c406:	3f f8       	mov	r8,-1
8000c408:	ba 78       	st.h	sp[0xe],r8
8000c40a:	48 88       	lddpc	r8,8000c428 <sprintf+0x38>
8000c40c:	50 4c       	stdsp	sp[0x10],r12
8000c40e:	16 9a       	mov	r10,r11
8000c410:	50 0c       	stdsp	sp[0x0],r12
8000c412:	fa c9 ff a0 	sub	r9,sp,-96
8000c416:	70 0c       	ld.w	r12,r8[0x0]
8000c418:	1a 9b       	mov	r11,sp
8000c41a:	f0 1f 00 05 	mcall	8000c42c <sprintf+0x3c>
8000c41e:	30 09       	mov	r9,0
8000c420:	40 08       	lddsp	r8,sp[0x0]
8000c422:	b0 89       	st.b	r8[0x0],r9
8000c424:	2e 9d       	sub	sp,-92
8000c426:	d8 02       	popm	pc
8000c428:	00 00       	add	r0,r0
8000c42a:	01 ac       	ld.ub	r12,r0[0x2]
8000c42c:	80 00       	ld.sh	r0,r0[0x0]
8000c42e:	c7 ac       	rcall	8000c522 <get_arg+0xba>

8000c430 <strlen>:
8000c430:	30 09       	mov	r9,0
8000c432:	18 98       	mov	r8,r12
8000c434:	c0 28       	rjmp	8000c438 <strlen+0x8>
8000c436:	2f f8       	sub	r8,-1
8000c438:	11 8a       	ld.ub	r10,r8[0x0]
8000c43a:	f2 0a 18 00 	cp.b	r10,r9
8000c43e:	cf c1       	brne	8000c436 <strlen+0x6>
8000c440:	f0 0c 01 0c 	sub	r12,r8,r12
8000c444:	5e fc       	retal	r12
8000c446:	d7 03       	nop

8000c448 <strncpy>:
8000c448:	30 08       	mov	r8,0
8000c44a:	10 3a       	cp.w	r10,r8
8000c44c:	5e 0c       	reteq	r12
8000c44e:	f6 08 07 09 	ld.ub	r9,r11[r8]
8000c452:	f8 08 0b 09 	st.b	r12[r8],r9
8000c456:	2f f8       	sub	r8,-1
8000c458:	58 09       	cp.w	r9,0
8000c45a:	cf 81       	brne	8000c44a <strncpy+0x2>
8000c45c:	10 3a       	cp.w	r10,r8
8000c45e:	5e 0c       	reteq	r12
8000c460:	f8 08 0b 09 	st.b	r12[r8],r9
8000c464:	2f f8       	sub	r8,-1
8000c466:	cf bb       	rjmp	8000c45c <strncpy+0x14>

8000c468 <get_arg>:
8000c468:	d4 31       	pushm	r0-r7,lr
8000c46a:	20 8d       	sub	sp,32
8000c46c:	fa c4 ff bc 	sub	r4,sp,-68
8000c470:	50 4b       	stdsp	sp[0x10],r11
8000c472:	68 2e       	ld.w	lr,r4[0x8]
8000c474:	50 58       	stdsp	sp[0x14],r8
8000c476:	12 96       	mov	r6,r9
8000c478:	7c 0b       	ld.w	r11,lr[0x0]
8000c47a:	70 05       	ld.w	r5,r8[0x0]
8000c47c:	50 6e       	stdsp	sp[0x18],lr
8000c47e:	58 0b       	cp.w	r11,0
8000c480:	f4 0b 17 00 	moveq	r11,r10
8000c484:	68 03       	ld.w	r3,r4[0x0]
8000c486:	68 11       	ld.w	r1,r4[0x4]
8000c488:	40 49       	lddsp	r9,sp[0x10]
8000c48a:	30 08       	mov	r8,0
8000c48c:	c2 e9       	rjmp	8000c6e8 <get_arg+0x280>
8000c48e:	2f fb       	sub	r11,-1
8000c490:	32 5c       	mov	r12,37
8000c492:	17 8a       	ld.ub	r10,r11[0x0]
8000c494:	f8 0a 18 00 	cp.b	r10,r12
8000c498:	5f 1e       	srne	lr
8000c49a:	f0 0a 18 00 	cp.b	r10,r8
8000c49e:	5f 1c       	srne	r12
8000c4a0:	fd ec 00 0c 	and	r12,lr,r12
8000c4a4:	f0 0c 18 00 	cp.b	r12,r8
8000c4a8:	cf 31       	brne	8000c48e <get_arg+0x26>
8000c4aa:	58 0a       	cp.w	r10,0
8000c4ac:	e0 80 01 2b 	breq	8000c702 <get_arg+0x29a>
8000c4b0:	30 0c       	mov	r12,0
8000c4b2:	3f fa       	mov	r10,-1
8000c4b4:	18 90       	mov	r0,r12
8000c4b6:	50 3a       	stdsp	sp[0xc],r10
8000c4b8:	18 94       	mov	r4,r12
8000c4ba:	18 92       	mov	r2,r12
8000c4bc:	f8 0c 00 3c 	add	r12,r12,r12<<0x3
8000c4c0:	16 97       	mov	r7,r11
8000c4c2:	50 7c       	stdsp	sp[0x1c],r12
8000c4c4:	4c ec       	lddpc	r12,8000c5fc <get_arg+0x194>
8000c4c6:	0f 3a       	ld.ub	r10,r7++
8000c4c8:	f8 0a 07 0e 	ld.ub	lr,r12[r10]
8000c4cc:	40 7c       	lddsp	r12,sp[0x1c]
8000c4ce:	1c 0c       	add	r12,lr
8000c4d0:	4c ce       	lddpc	lr,8000c600 <get_arg+0x198>
8000c4d2:	fc 0c 07 0e 	ld.ub	lr,lr[r12]
8000c4d6:	20 1e       	sub	lr,1
8000c4d8:	50 0e       	stdsp	sp[0x0],lr
8000c4da:	4c be       	lddpc	lr,8000c604 <get_arg+0x19c>
8000c4dc:	fc 0c 07 0c 	ld.ub	r12,lr[r12]
8000c4e0:	50 7c       	stdsp	sp[0x1c],r12
8000c4e2:	40 0c       	lddsp	r12,sp[0x0]
8000c4e4:	58 7c       	cp.w	r12,7
8000c4e6:	e0 8b 00 fa 	brhi	8000c6da <get_arg+0x272>
8000c4ea:	4c 8e       	lddpc	lr,8000c608 <get_arg+0x1a0>
8000c4ec:	fc 0c 03 2f 	ld.w	pc,lr[r12<<0x2]
8000c4f0:	36 8b       	mov	r11,104
8000c4f2:	f6 0a 18 00 	cp.b	r10,r11
8000c4f6:	e0 80 00 f2 	breq	8000c6da <get_arg+0x272>
8000c4fa:	37 1b       	mov	r11,113
8000c4fc:	f6 0a 18 00 	cp.b	r10,r11
8000c500:	c0 70       	breq	8000c50e <get_arg+0xa6>
8000c502:	34 cb       	mov	r11,76
8000c504:	f6 0a 18 00 	cp.b	r10,r11
8000c508:	c0 51       	brne	8000c512 <get_arg+0xaa>
8000c50a:	a3 b4       	sbr	r4,0x3
8000c50c:	ce 78       	rjmp	8000c6da <get_arg+0x272>
8000c50e:	a5 b4       	sbr	r4,0x5
8000c510:	ce 58       	rjmp	8000c6da <get_arg+0x272>
8000c512:	08 9a       	mov	r10,r4
8000c514:	0e 9b       	mov	r11,r7
8000c516:	a5 aa       	sbr	r10,0x4
8000c518:	17 3c       	ld.ub	r12,r11++
8000c51a:	a5 b4       	sbr	r4,0x5
8000c51c:	36 ce       	mov	lr,108
8000c51e:	fc 0c 18 00 	cp.b	r12,lr
8000c522:	e0 80 00 dd 	breq	8000c6dc <get_arg+0x274>
8000c526:	14 94       	mov	r4,r10
8000c528:	cd 98       	rjmp	8000c6da <get_arg+0x272>
8000c52a:	eb d5 c0 05 	bfextu	r5,r5,0x0,0x5
8000c52e:	36 7c       	mov	r12,103
8000c530:	f8 0a 18 00 	cp.b	r10,r12
8000c534:	e0 8b 00 27 	brhi	8000c582 <get_arg+0x11a>
8000c538:	36 5b       	mov	r11,101
8000c53a:	f6 0a 18 00 	cp.b	r10,r11
8000c53e:	c4 82       	brcc	8000c5ce <get_arg+0x166>
8000c540:	34 fb       	mov	r11,79
8000c542:	f6 0a 18 00 	cp.b	r10,r11
8000c546:	c4 80       	breq	8000c5d6 <get_arg+0x16e>
8000c548:	e0 8b 00 0c 	brhi	8000c560 <get_arg+0xf8>
8000c54c:	34 5b       	mov	r11,69
8000c54e:	f6 0a 18 00 	cp.b	r10,r11
8000c552:	c3 e0       	breq	8000c5ce <get_arg+0x166>
8000c554:	34 7b       	mov	r11,71
8000c556:	f6 0a 18 00 	cp.b	r10,r11
8000c55a:	c3 a0       	breq	8000c5ce <get_arg+0x166>
8000c55c:	34 4b       	mov	r11,68
8000c55e:	c0 88       	rjmp	8000c56e <get_arg+0x106>
8000c560:	35 8b       	mov	r11,88
8000c562:	f6 0a 18 00 	cp.b	r10,r11
8000c566:	c2 c0       	breq	8000c5be <get_arg+0x156>
8000c568:	e0 8b 00 07 	brhi	8000c576 <get_arg+0x10e>
8000c56c:	35 5b       	mov	r11,85
8000c56e:	f6 0a 18 00 	cp.b	r10,r11
8000c572:	c3 51       	brne	8000c5dc <get_arg+0x174>
8000c574:	c3 18       	rjmp	8000c5d6 <get_arg+0x16e>
8000c576:	36 3b       	mov	r11,99
8000c578:	f6 0a 18 00 	cp.b	r10,r11
8000c57c:	c2 f0       	breq	8000c5da <get_arg+0x172>
8000c57e:	36 4b       	mov	r11,100
8000c580:	c0 e8       	rjmp	8000c59c <get_arg+0x134>
8000c582:	37 0b       	mov	r11,112
8000c584:	f6 0a 18 00 	cp.b	r10,r11
8000c588:	c2 50       	breq	8000c5d2 <get_arg+0x16a>
8000c58a:	e0 8b 00 0d 	brhi	8000c5a4 <get_arg+0x13c>
8000c58e:	36 eb       	mov	r11,110
8000c590:	f6 0a 18 00 	cp.b	r10,r11
8000c594:	c1 f0       	breq	8000c5d2 <get_arg+0x16a>
8000c596:	e0 8b 00 14 	brhi	8000c5be <get_arg+0x156>
8000c59a:	36 9b       	mov	r11,105
8000c59c:	f6 0a 18 00 	cp.b	r10,r11
8000c5a0:	c1 e1       	brne	8000c5dc <get_arg+0x174>
8000c5a2:	c0 e8       	rjmp	8000c5be <get_arg+0x156>
8000c5a4:	37 5b       	mov	r11,117
8000c5a6:	f6 0a 18 00 	cp.b	r10,r11
8000c5aa:	c0 a0       	breq	8000c5be <get_arg+0x156>
8000c5ac:	37 8b       	mov	r11,120
8000c5ae:	f6 0a 18 00 	cp.b	r10,r11
8000c5b2:	c0 60       	breq	8000c5be <get_arg+0x156>
8000c5b4:	37 3b       	mov	r11,115
8000c5b6:	f6 0a 18 00 	cp.b	r10,r11
8000c5ba:	c1 11       	brne	8000c5dc <get_arg+0x174>
8000c5bc:	c0 b8       	rjmp	8000c5d2 <get_arg+0x16a>
8000c5be:	ed b4 00 04 	bld	r4,0x4
8000c5c2:	c0 a0       	breq	8000c5d6 <get_arg+0x16e>
8000c5c4:	ed b4 00 05 	bld	r4,0x5
8000c5c8:	c0 91       	brne	8000c5da <get_arg+0x172>
8000c5ca:	30 20       	mov	r0,2
8000c5cc:	c0 88       	rjmp	8000c5dc <get_arg+0x174>
8000c5ce:	30 40       	mov	r0,4
8000c5d0:	c0 68       	rjmp	8000c5dc <get_arg+0x174>
8000c5d2:	30 30       	mov	r0,3
8000c5d4:	c0 48       	rjmp	8000c5dc <get_arg+0x174>
8000c5d6:	30 10       	mov	r0,1
8000c5d8:	c0 28       	rjmp	8000c5dc <get_arg+0x174>
8000c5da:	30 00       	mov	r0,0
8000c5dc:	40 3b       	lddsp	r11,sp[0xc]
8000c5de:	5b fb       	cp.w	r11,-1
8000c5e0:	c0 40       	breq	8000c5e8 <get_arg+0x180>
8000c5e2:	e2 0b 09 20 	st.w	r1[r11<<0x2],r0
8000c5e6:	c7 a8       	rjmp	8000c6da <get_arg+0x272>
8000c5e8:	58 60       	cp.w	r0,6
8000c5ea:	e0 8b 00 78 	brhi	8000c6da <get_arg+0x272>
8000c5ee:	6c 0a       	ld.w	r10,r6[0x0]
8000c5f0:	ea cc ff ff 	sub	r12,r5,-1
8000c5f4:	48 6e       	lddpc	lr,8000c60c <get_arg+0x1a4>
8000c5f6:	fc 00 03 2f 	ld.w	pc,lr[r0<<0x2]
8000c5fa:	00 00       	add	r0,r0
8000c5fc:	80 01       	ld.sh	r1,r0[0x0]
8000c5fe:	20 28       	sub	r8,2
8000c600:	80 01       	ld.sh	r1,r0[0x0]
8000c602:	1f 60       	ld.uh	r0,--pc
8000c604:	80 01       	ld.sh	r1,r0[0x0]
8000c606:	1e f4       	st.b	--pc,r4
8000c608:	80 01       	ld.sh	r1,r0[0x0]
8000c60a:	1d 54       	ld.sh	r4,--lr
8000c60c:	80 01       	ld.sh	r1,r0[0x0]
8000c60e:	1d 74       	ld.ub	r4,--lr
8000c610:	f4 cb ff f8 	sub	r11,r10,-8
8000c614:	8d 0b       	st.w	r6[0x0],r11
8000c616:	f4 ea 00 00 	ld.d	r10,r10[0]
8000c61a:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
8000c61e:	c0 f8       	rjmp	8000c63c <get_arg+0x1d4>
8000c620:	f4 cb ff fc 	sub	r11,r10,-4
8000c624:	8d 0b       	st.w	r6[0x0],r11
8000c626:	74 0a       	ld.w	r10,r10[0x0]
8000c628:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
8000c62c:	c0 88       	rjmp	8000c63c <get_arg+0x1d4>
8000c62e:	f4 cb ff f8 	sub	r11,r10,-8
8000c632:	8d 0b       	st.w	r6[0x0],r11
8000c634:	f4 ea 00 00 	ld.d	r10,r10[0]
8000c638:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
8000c63c:	0e 9b       	mov	r11,r7
8000c63e:	18 95       	mov	r5,r12
8000c640:	c4 e8       	rjmp	8000c6dc <get_arg+0x274>
8000c642:	62 0a       	ld.w	r10,r1[0x0]
8000c644:	5b fa       	cp.w	r10,-1
8000c646:	c0 b1       	brne	8000c65c <get_arg+0x1f4>
8000c648:	50 19       	stdsp	sp[0x4],r9
8000c64a:	50 28       	stdsp	sp[0x8],r8
8000c64c:	e0 6a 00 80 	mov	r10,128
8000c650:	30 0b       	mov	r11,0
8000c652:	02 9c       	mov	r12,r1
8000c654:	f0 1f 00 4d 	mcall	8000c788 <get_arg+0x320>
8000c658:	40 28       	lddsp	r8,sp[0x8]
8000c65a:	40 19       	lddsp	r9,sp[0x4]
8000c65c:	e4 cc 00 01 	sub	r12,r2,1
8000c660:	0e 9b       	mov	r11,r7
8000c662:	50 3c       	stdsp	sp[0xc],r12
8000c664:	f2 0c 0c 49 	max	r9,r9,r12
8000c668:	c3 a8       	rjmp	8000c6dc <get_arg+0x274>
8000c66a:	62 0a       	ld.w	r10,r1[0x0]
8000c66c:	5b fa       	cp.w	r10,-1
8000c66e:	c0 b1       	brne	8000c684 <get_arg+0x21c>
8000c670:	50 19       	stdsp	sp[0x4],r9
8000c672:	50 28       	stdsp	sp[0x8],r8
8000c674:	e0 6a 00 80 	mov	r10,128
8000c678:	30 0b       	mov	r11,0
8000c67a:	02 9c       	mov	r12,r1
8000c67c:	f0 1f 00 43 	mcall	8000c788 <get_arg+0x320>
8000c680:	40 28       	lddsp	r8,sp[0x8]
8000c682:	40 19       	lddsp	r9,sp[0x4]
8000c684:	20 12       	sub	r2,1
8000c686:	30 0a       	mov	r10,0
8000c688:	0e 9b       	mov	r11,r7
8000c68a:	e2 02 09 2a 	st.w	r1[r2<<0x2],r10
8000c68e:	f2 02 0c 49 	max	r9,r9,r2
8000c692:	c2 58       	rjmp	8000c6dc <get_arg+0x274>
8000c694:	16 97       	mov	r7,r11
8000c696:	6c 0a       	ld.w	r10,r6[0x0]
8000c698:	f4 cb ff fc 	sub	r11,r10,-4
8000c69c:	8d 0b       	st.w	r6[0x0],r11
8000c69e:	74 0a       	ld.w	r10,r10[0x0]
8000c6a0:	0e 9b       	mov	r11,r7
8000c6a2:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
8000c6a6:	2f f5       	sub	r5,-1
8000c6a8:	c1 a8       	rjmp	8000c6dc <get_arg+0x274>
8000c6aa:	f4 c2 00 30 	sub	r2,r10,48
8000c6ae:	c0 68       	rjmp	8000c6ba <get_arg+0x252>
8000c6b0:	e4 02 00 22 	add	r2,r2,r2<<0x2
8000c6b4:	2f f7       	sub	r7,-1
8000c6b6:	f4 02 00 12 	add	r2,r10,r2<<0x1
8000c6ba:	0f 8a       	ld.ub	r10,r7[0x0]
8000c6bc:	58 0a       	cp.w	r10,0
8000c6be:	c0 e0       	breq	8000c6da <get_arg+0x272>
8000c6c0:	23 0a       	sub	r10,48
8000c6c2:	58 9a       	cp.w	r10,9
8000c6c4:	fe 98 ff f6 	brls	8000c6b0 <get_arg+0x248>
8000c6c8:	c0 98       	rjmp	8000c6da <get_arg+0x272>
8000c6ca:	2f f7       	sub	r7,-1
8000c6cc:	0f 8a       	ld.ub	r10,r7[0x0]
8000c6ce:	58 0a       	cp.w	r10,0
8000c6d0:	c0 50       	breq	8000c6da <get_arg+0x272>
8000c6d2:	23 0a       	sub	r10,48
8000c6d4:	58 9a       	cp.w	r10,9
8000c6d6:	fe 98 ff fa 	brls	8000c6ca <get_arg+0x262>
8000c6da:	0e 9b       	mov	r11,r7
8000c6dc:	40 7c       	lddsp	r12,sp[0x1c]
8000c6de:	30 ba       	mov	r10,11
8000c6e0:	f4 0c 18 00 	cp.b	r12,r10
8000c6e4:	fe 91 fe ec 	brne	8000c4bc <get_arg+0x54>
8000c6e8:	40 42       	lddsp	r2,sp[0x10]
8000c6ea:	17 8c       	ld.ub	r12,r11[0x0]
8000c6ec:	0a 32       	cp.w	r2,r5
8000c6ee:	5f 4a       	srge	r10
8000c6f0:	f0 0c 18 00 	cp.b	r12,r8
8000c6f4:	5f 1c       	srne	r12
8000c6f6:	f9 ea 00 0a 	and	r10,r12,r10
8000c6fa:	f0 0a 18 00 	cp.b	r10,r8
8000c6fe:	fe 91 fe c9 	brne	8000c490 <get_arg+0x28>
8000c702:	30 08       	mov	r8,0
8000c704:	40 4e       	lddsp	lr,sp[0x10]
8000c706:	17 8a       	ld.ub	r10,r11[0x0]
8000c708:	e2 05 00 21 	add	r1,r1,r5<<0x2
8000c70c:	f0 0a 18 00 	cp.b	r10,r8
8000c710:	fc 09 17 10 	movne	r9,lr
8000c714:	e6 05 00 38 	add	r8,r3,r5<<0x3
8000c718:	06 9e       	mov	lr,r3
8000c71a:	c2 a8       	rjmp	8000c76e <get_arg+0x306>
8000c71c:	62 0a       	ld.w	r10,r1[0x0]
8000c71e:	58 3a       	cp.w	r10,3
8000c720:	c1 e0       	breq	8000c75c <get_arg+0x2f4>
8000c722:	e0 89 00 07 	brgt	8000c730 <get_arg+0x2c8>
8000c726:	58 1a       	cp.w	r10,1
8000c728:	c1 a0       	breq	8000c75c <get_arg+0x2f4>
8000c72a:	58 2a       	cp.w	r10,2
8000c72c:	c1 81       	brne	8000c75c <get_arg+0x2f4>
8000c72e:	c0 58       	rjmp	8000c738 <get_arg+0x2d0>
8000c730:	58 5a       	cp.w	r10,5
8000c732:	c0 c0       	breq	8000c74a <get_arg+0x2e2>
8000c734:	c0 b5       	brlt	8000c74a <get_arg+0x2e2>
8000c736:	c1 38       	rjmp	8000c75c <get_arg+0x2f4>
8000c738:	6c 0a       	ld.w	r10,r6[0x0]
8000c73a:	f4 cc ff f8 	sub	r12,r10,-8
8000c73e:	8d 0c       	st.w	r6[0x0],r12
8000c740:	f4 e2 00 00 	ld.d	r2,r10[0]
8000c744:	f0 e3 00 00 	st.d	r8[0],r2
8000c748:	c1 08       	rjmp	8000c768 <get_arg+0x300>
8000c74a:	6c 0a       	ld.w	r10,r6[0x0]
8000c74c:	f4 cc ff f8 	sub	r12,r10,-8
8000c750:	8d 0c       	st.w	r6[0x0],r12
8000c752:	f4 e2 00 00 	ld.d	r2,r10[0]
8000c756:	f0 e3 00 00 	st.d	r8[0],r2
8000c75a:	c0 78       	rjmp	8000c768 <get_arg+0x300>
8000c75c:	6c 0a       	ld.w	r10,r6[0x0]
8000c75e:	f4 cc ff fc 	sub	r12,r10,-4
8000c762:	8d 0c       	st.w	r6[0x0],r12
8000c764:	74 0a       	ld.w	r10,r10[0x0]
8000c766:	91 0a       	st.w	r8[0x0],r10
8000c768:	2f f5       	sub	r5,-1
8000c76a:	2f 88       	sub	r8,-8
8000c76c:	2f c1       	sub	r1,-4
8000c76e:	12 35       	cp.w	r5,r9
8000c770:	fe 9a ff d6 	brle	8000c71c <get_arg+0x2b4>
8000c774:	1c 93       	mov	r3,lr
8000c776:	40 52       	lddsp	r2,sp[0x14]
8000c778:	40 6e       	lddsp	lr,sp[0x18]
8000c77a:	85 05       	st.w	r2[0x0],r5
8000c77c:	9d 0b       	st.w	lr[0x0],r11
8000c77e:	40 4b       	lddsp	r11,sp[0x10]
8000c780:	e6 0b 00 3c 	add	r12,r3,r11<<0x3
8000c784:	2f 8d       	sub	sp,-32
8000c786:	d8 32       	popm	r0-r7,pc
8000c788:	80 00       	ld.sh	r0,r0[0x0]
8000c78a:	c3 e2       	brcc	8000c806 <_vfprintf_r+0x5a>

8000c78c <__sprint_r>:
8000c78c:	d4 21       	pushm	r4-r7,lr
8000c78e:	14 97       	mov	r7,r10
8000c790:	74 28       	ld.w	r8,r10[0x8]
8000c792:	58 08       	cp.w	r8,0
8000c794:	c0 41       	brne	8000c79c <__sprint_r+0x10>
8000c796:	95 18       	st.w	r10[0x4],r8
8000c798:	10 9c       	mov	r12,r8
8000c79a:	d8 22       	popm	r4-r7,pc
8000c79c:	f0 1f 00 03 	mcall	8000c7a8 <__sprint_r+0x1c>
8000c7a0:	30 08       	mov	r8,0
8000c7a2:	8f 18       	st.w	r7[0x4],r8
8000c7a4:	8f 28       	st.w	r7[0x8],r8
8000c7a6:	d8 22       	popm	r4-r7,pc
8000c7a8:	80 00       	ld.sh	r0,r0[0x0]
8000c7aa:	fa b8       	*unknown*

8000c7ac <_vfprintf_r>:
8000c7ac:	d4 31       	pushm	r0-r7,lr
8000c7ae:	fa cd 06 bc 	sub	sp,sp,1724
8000c7b2:	51 09       	stdsp	sp[0x40],r9
8000c7b4:	16 91       	mov	r1,r11
8000c7b6:	14 97       	mov	r7,r10
8000c7b8:	18 95       	mov	r5,r12
8000c7ba:	f0 1f 00 56 	mcall	8000c910 <_vfprintf_r+0x164>
8000c7be:	78 0c       	ld.w	r12,r12[0x0]
8000c7c0:	50 cc       	stdsp	sp[0x30],r12
8000c7c2:	58 05       	cp.w	r5,0
8000c7c4:	c0 70       	breq	8000c7d2 <_vfprintf_r+0x26>
8000c7c6:	6a 68       	ld.w	r8,r5[0x18]
8000c7c8:	58 08       	cp.w	r8,0
8000c7ca:	c0 41       	brne	8000c7d2 <_vfprintf_r+0x26>
8000c7cc:	0a 9c       	mov	r12,r5
8000c7ce:	f0 1f 00 52 	mcall	8000c914 <_vfprintf_r+0x168>
8000c7d2:	4d 28       	lddpc	r8,8000c918 <_vfprintf_r+0x16c>
8000c7d4:	10 31       	cp.w	r1,r8
8000c7d6:	c0 31       	brne	8000c7dc <_vfprintf_r+0x30>
8000c7d8:	6a 01       	ld.w	r1,r5[0x0]
8000c7da:	c0 a8       	rjmp	8000c7ee <_vfprintf_r+0x42>
8000c7dc:	4d 08       	lddpc	r8,8000c91c <_vfprintf_r+0x170>
8000c7de:	10 31       	cp.w	r1,r8
8000c7e0:	c0 31       	brne	8000c7e6 <_vfprintf_r+0x3a>
8000c7e2:	6a 11       	ld.w	r1,r5[0x4]
8000c7e4:	c0 58       	rjmp	8000c7ee <_vfprintf_r+0x42>
8000c7e6:	4c f8       	lddpc	r8,8000c920 <_vfprintf_r+0x174>
8000c7e8:	10 31       	cp.w	r1,r8
8000c7ea:	eb f1 00 02 	ld.weq	r1,r5[0x8]
8000c7ee:	82 68       	ld.sh	r8,r1[0xc]
8000c7f0:	ed b8 00 03 	bld	r8,0x3
8000c7f4:	c0 41       	brne	8000c7fc <_vfprintf_r+0x50>
8000c7f6:	62 48       	ld.w	r8,r1[0x10]
8000c7f8:	58 08       	cp.w	r8,0
8000c7fa:	c0 71       	brne	8000c808 <_vfprintf_r+0x5c>
8000c7fc:	02 9b       	mov	r11,r1
8000c7fe:	0a 9c       	mov	r12,r5
8000c800:	f0 1f 00 49 	mcall	8000c924 <_vfprintf_r+0x178>
8000c804:	e0 81 0f 99 	brne	8000e736 <_vfprintf_r+0x1f8a>
8000c808:	82 68       	ld.sh	r8,r1[0xc]
8000c80a:	10 99       	mov	r9,r8
8000c80c:	e2 19 00 1a 	andl	r9,0x1a,COH
8000c810:	58 a9       	cp.w	r9,10
8000c812:	c3 d1       	brne	8000c88c <_vfprintf_r+0xe0>
8000c814:	82 79       	ld.sh	r9,r1[0xe]
8000c816:	30 0a       	mov	r10,0
8000c818:	f4 09 19 00 	cp.h	r9,r10
8000c81c:	c3 85       	brlt	8000c88c <_vfprintf_r+0xe0>
8000c81e:	a1 d8       	cbr	r8,0x1
8000c820:	fb 58 05 d0 	st.h	sp[1488],r8
8000c824:	62 88       	ld.w	r8,r1[0x20]
8000c826:	fb 48 05 e4 	st.w	sp[1508],r8
8000c82a:	62 a8       	ld.w	r8,r1[0x28]
8000c82c:	fb 48 05 ec 	st.w	sp[1516],r8
8000c830:	fa c8 ff bc 	sub	r8,sp,-68
8000c834:	fb 48 05 d4 	st.w	sp[1492],r8
8000c838:	fb 48 05 c4 	st.w	sp[1476],r8
8000c83c:	e0 68 04 00 	mov	r8,1024
8000c840:	fb 48 05 d8 	st.w	sp[1496],r8
8000c844:	fb 48 05 cc 	st.w	sp[1484],r8
8000c848:	30 08       	mov	r8,0
8000c84a:	fb 59 05 d2 	st.h	sp[1490],r9
8000c84e:	0e 9a       	mov	r10,r7
8000c850:	41 09       	lddsp	r9,sp[0x40]
8000c852:	fa c7 fa 3c 	sub	r7,sp,-1476
8000c856:	fb 48 05 dc 	st.w	sp[1500],r8
8000c85a:	0a 9c       	mov	r12,r5
8000c85c:	0e 9b       	mov	r11,r7
8000c85e:	f0 1f 00 33 	mcall	8000c928 <_vfprintf_r+0x17c>
8000c862:	50 bc       	stdsp	sp[0x2c],r12
8000c864:	c0 95       	brlt	8000c876 <_vfprintf_r+0xca>
8000c866:	0e 9b       	mov	r11,r7
8000c868:	0a 9c       	mov	r12,r5
8000c86a:	f0 1f 00 31 	mcall	8000c92c <_vfprintf_r+0x180>
8000c86e:	40 be       	lddsp	lr,sp[0x2c]
8000c870:	f9 be 01 ff 	movne	lr,-1
8000c874:	50 be       	stdsp	sp[0x2c],lr
8000c876:	fb 08 05 d0 	ld.sh	r8,sp[1488]
8000c87a:	ed b8 00 06 	bld	r8,0x6
8000c87e:	e0 81 0f 5e 	brne	8000e73a <_vfprintf_r+0x1f8e>
8000c882:	82 68       	ld.sh	r8,r1[0xc]
8000c884:	a7 a8       	sbr	r8,0x6
8000c886:	a2 68       	st.h	r1[0xc],r8
8000c888:	e0 8f 0f 59 	bral	8000e73a <_vfprintf_r+0x1f8e>
8000c88c:	30 08       	mov	r8,0
8000c88e:	fb 48 06 b4 	st.w	sp[1716],r8
8000c892:	fb 48 06 90 	st.w	sp[1680],r8
8000c896:	fb 48 06 8c 	st.w	sp[1676],r8
8000c89a:	fb 48 06 b0 	st.w	sp[1712],r8
8000c89e:	30 08       	mov	r8,0
8000c8a0:	30 09       	mov	r9,0
8000c8a2:	50 a7       	stdsp	sp[0x28],r7
8000c8a4:	50 78       	stdsp	sp[0x1c],r8
8000c8a6:	fa c3 f9 e0 	sub	r3,sp,-1568
8000c8aa:	3f f8       	mov	r8,-1
8000c8ac:	50 59       	stdsp	sp[0x14],r9
8000c8ae:	fb 43 06 88 	st.w	sp[1672],r3
8000c8b2:	fb 48 05 44 	st.w	sp[1348],r8
8000c8b6:	12 9c       	mov	r12,r9
8000c8b8:	50 69       	stdsp	sp[0x18],r9
8000c8ba:	50 d9       	stdsp	sp[0x34],r9
8000c8bc:	50 e9       	stdsp	sp[0x38],r9
8000c8be:	50 b9       	stdsp	sp[0x2c],r9
8000c8c0:	12 97       	mov	r7,r9
8000c8c2:	0a 94       	mov	r4,r5
8000c8c4:	40 a2       	lddsp	r2,sp[0x28]
8000c8c6:	32 5a       	mov	r10,37
8000c8c8:	30 08       	mov	r8,0
8000c8ca:	c0 28       	rjmp	8000c8ce <_vfprintf_r+0x122>
8000c8cc:	2f f2       	sub	r2,-1
8000c8ce:	05 89       	ld.ub	r9,r2[0x0]
8000c8d0:	f0 09 18 00 	cp.b	r9,r8
8000c8d4:	5f 1b       	srne	r11
8000c8d6:	f4 09 18 00 	cp.b	r9,r10
8000c8da:	5f 19       	srne	r9
8000c8dc:	f3 eb 00 0b 	and	r11,r9,r11
8000c8e0:	f0 0b 18 00 	cp.b	r11,r8
8000c8e4:	cf 41       	brne	8000c8cc <_vfprintf_r+0x120>
8000c8e6:	40 ab       	lddsp	r11,sp[0x28]
8000c8e8:	e4 0b 01 06 	sub	r6,r2,r11
8000c8ec:	c2 f0       	breq	8000c94a <_vfprintf_r+0x19e>
8000c8ee:	fa f8 06 90 	ld.w	r8,sp[1680]
8000c8f2:	0c 08       	add	r8,r6
8000c8f4:	87 0b       	st.w	r3[0x0],r11
8000c8f6:	fb 48 06 90 	st.w	sp[1680],r8
8000c8fa:	87 16       	st.w	r3[0x4],r6
8000c8fc:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000c900:	2f f8       	sub	r8,-1
8000c902:	fb 48 06 8c 	st.w	sp[1676],r8
8000c906:	58 78       	cp.w	r8,7
8000c908:	e0 89 00 14 	brgt	8000c930 <_vfprintf_r+0x184>
8000c90c:	2f 83       	sub	r3,-8
8000c90e:	c1 b8       	rjmp	8000c944 <_vfprintf_r+0x198>
8000c910:	80 00       	ld.sh	r0,r0[0x0]
8000c912:	fd d0 80 00 	ldswp.w	r0,lr[0]
8000c916:	f7 c0       	*unknown*
8000c918:	80 01       	ld.sh	r1,r0[0x0]
8000c91a:	21 38       	sub	r8,19
8000c91c:	80 01       	ld.sh	r1,r0[0x0]
8000c91e:	21 58       	sub	r8,21
8000c920:	80 01       	ld.sh	r1,r0[0x0]
8000c922:	21 78       	sub	r8,23
8000c924:	80 00       	ld.sh	r0,r0[0x0]
8000c926:	e7 48 80 00 	st.w	r3[-32768],r8
8000c92a:	c7 ac       	rcall	8000ca1e <_vfprintf_r+0x272>
8000c92c:	80 00       	ld.sh	r0,r0[0x0]
8000c92e:	f5 e4 fa ca 	sthh.w	r10[0x2b0],r10:t,r4:t
8000c932:	f9 78 02 9b 	stcond	r12[667],r8
8000c936:	08 9c       	mov	r12,r4
8000c938:	f0 1f 00 71 	mcall	8000cafc <_vfprintf_r+0x350>
8000c93c:	e0 81 0e f9 	brne	8000e72e <_vfprintf_r+0x1f82>
8000c940:	fa c3 f9 e0 	sub	r3,sp,-1568
8000c944:	40 ba       	lddsp	r10,sp[0x2c]
8000c946:	0c 0a       	add	r10,r6
8000c948:	50 ba       	stdsp	sp[0x2c],r10
8000c94a:	05 89       	ld.ub	r9,r2[0x0]
8000c94c:	30 08       	mov	r8,0
8000c94e:	f0 09 18 00 	cp.b	r9,r8
8000c952:	e0 80 0e dd 	breq	8000e70c <_vfprintf_r+0x1f60>
8000c956:	30 09       	mov	r9,0
8000c958:	fb 68 06 bb 	st.b	sp[1723],r8
8000c95c:	0e 96       	mov	r6,r7
8000c95e:	e4 c8 ff ff 	sub	r8,r2,-1
8000c962:	3f fe       	mov	lr,-1
8000c964:	50 93       	stdsp	sp[0x24],r3
8000c966:	50 41       	stdsp	sp[0x10],r1
8000c968:	0e 93       	mov	r3,r7
8000c96a:	04 91       	mov	r1,r2
8000c96c:	50 89       	stdsp	sp[0x20],r9
8000c96e:	50 a8       	stdsp	sp[0x28],r8
8000c970:	50 2e       	stdsp	sp[0x8],lr
8000c972:	50 39       	stdsp	sp[0xc],r9
8000c974:	12 95       	mov	r5,r9
8000c976:	12 90       	mov	r0,r9
8000c978:	10 97       	mov	r7,r8
8000c97a:	08 92       	mov	r2,r4
8000c97c:	c0 78       	rjmp	8000c98a <_vfprintf_r+0x1de>
8000c97e:	3f fc       	mov	r12,-1
8000c980:	08 97       	mov	r7,r4
8000c982:	50 2c       	stdsp	sp[0x8],r12
8000c984:	c0 38       	rjmp	8000c98a <_vfprintf_r+0x1de>
8000c986:	30 0b       	mov	r11,0
8000c988:	50 3b       	stdsp	sp[0xc],r11
8000c98a:	0f 38       	ld.ub	r8,r7++
8000c98c:	c0 28       	rjmp	8000c990 <_vfprintf_r+0x1e4>
8000c98e:	12 90       	mov	r0,r9
8000c990:	f0 c9 00 20 	sub	r9,r8,32
8000c994:	e0 49 00 58 	cp.w	r9,88
8000c998:	e0 8b 0a 4d 	brhi	8000de32 <_vfprintf_r+0x1686>
8000c99c:	4d 9a       	lddpc	r10,8000cb00 <_vfprintf_r+0x354>
8000c99e:	f4 09 03 2f 	ld.w	pc,r10[r9<<0x2]
8000c9a2:	50 a7       	stdsp	sp[0x28],r7
8000c9a4:	50 80       	stdsp	sp[0x20],r0
8000c9a6:	0c 97       	mov	r7,r6
8000c9a8:	04 94       	mov	r4,r2
8000c9aa:	06 96       	mov	r6,r3
8000c9ac:	02 92       	mov	r2,r1
8000c9ae:	4d 69       	lddpc	r9,8000cb04 <_vfprintf_r+0x358>
8000c9b0:	40 93       	lddsp	r3,sp[0x24]
8000c9b2:	10 90       	mov	r0,r8
8000c9b4:	40 41       	lddsp	r1,sp[0x10]
8000c9b6:	50 d9       	stdsp	sp[0x34],r9
8000c9b8:	e0 8f 08 aa 	bral	8000db0c <_vfprintf_r+0x1360>
8000c9bc:	30 08       	mov	r8,0
8000c9be:	fb 39 06 bb 	ld.ub	r9,sp[1723]
8000c9c2:	f0 09 18 00 	cp.b	r9,r8
8000c9c6:	ce 21       	brne	8000c98a <_vfprintf_r+0x1de>
8000c9c8:	32 08       	mov	r8,32
8000c9ca:	c6 e8       	rjmp	8000caa6 <_vfprintf_r+0x2fa>
8000c9cc:	a1 a5       	sbr	r5,0x0
8000c9ce:	cd eb       	rjmp	8000c98a <_vfprintf_r+0x1de>
8000c9d0:	0f 89       	ld.ub	r9,r7[0x0]
8000c9d2:	f2 c8 00 30 	sub	r8,r9,48
8000c9d6:	58 98       	cp.w	r8,9
8000c9d8:	e0 8b 00 1d 	brhi	8000ca12 <_vfprintf_r+0x266>
8000c9dc:	ee c8 ff ff 	sub	r8,r7,-1
8000c9e0:	30 0b       	mov	r11,0
8000c9e2:	23 09       	sub	r9,48
8000c9e4:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
8000c9e8:	f2 0b 00 1b 	add	r11,r9,r11<<0x1
8000c9ec:	11 39       	ld.ub	r9,r8++
8000c9ee:	f2 ca 00 30 	sub	r10,r9,48
8000c9f2:	58 9a       	cp.w	r10,9
8000c9f4:	fe 98 ff f7 	brls	8000c9e2 <_vfprintf_r+0x236>
8000c9f8:	e0 49 00 24 	cp.w	r9,36
8000c9fc:	cc 51       	brne	8000c986 <_vfprintf_r+0x1da>
8000c9fe:	e0 4b 00 20 	cp.w	r11,32
8000ca02:	e0 89 0e 95 	brgt	8000e72c <_vfprintf_r+0x1f80>
8000ca06:	20 1b       	sub	r11,1
8000ca08:	fa f9 06 b4 	ld.w	r9,sp[1716]
8000ca0c:	12 3b       	cp.w	r11,r9
8000ca0e:	c0 95       	brlt	8000ca20 <_vfprintf_r+0x274>
8000ca10:	c1 08       	rjmp	8000ca30 <_vfprintf_r+0x284>
8000ca12:	fa f9 06 b4 	ld.w	r9,sp[1716]
8000ca16:	ec ca ff ff 	sub	r10,r6,-1
8000ca1a:	12 36       	cp.w	r6,r9
8000ca1c:	c1 f5       	brlt	8000ca5a <_vfprintf_r+0x2ae>
8000ca1e:	c2 68       	rjmp	8000ca6a <_vfprintf_r+0x2be>
8000ca20:	fa ce f9 44 	sub	lr,sp,-1724
8000ca24:	10 97       	mov	r7,r8
8000ca26:	fc 0b 00 3b 	add	r11,lr,r11<<0x3
8000ca2a:	f6 f0 fd 88 	ld.w	r0,r11[-632]
8000ca2e:	c3 58       	rjmp	8000ca98 <_vfprintf_r+0x2ec>
8000ca30:	10 97       	mov	r7,r8
8000ca32:	fa c8 f9 50 	sub	r8,sp,-1712
8000ca36:	1a d8       	st.w	--sp,r8
8000ca38:	fa c8 fa b8 	sub	r8,sp,-1352
8000ca3c:	1a d8       	st.w	--sp,r8
8000ca3e:	fa c8 fb b4 	sub	r8,sp,-1100
8000ca42:	02 9a       	mov	r10,r1
8000ca44:	1a d8       	st.w	--sp,r8
8000ca46:	04 9c       	mov	r12,r2
8000ca48:	fa c8 f9 40 	sub	r8,sp,-1728
8000ca4c:	fa c9 ff b4 	sub	r9,sp,-76
8000ca50:	f0 1f 00 2e 	mcall	8000cb08 <_vfprintf_r+0x35c>
8000ca54:	2f dd       	sub	sp,-12
8000ca56:	78 00       	ld.w	r0,r12[0x0]
8000ca58:	c2 08       	rjmp	8000ca98 <_vfprintf_r+0x2ec>
8000ca5a:	fa cc f9 44 	sub	r12,sp,-1724
8000ca5e:	14 96       	mov	r6,r10
8000ca60:	f8 03 00 38 	add	r8,r12,r3<<0x3
8000ca64:	f0 f0 fd 88 	ld.w	r0,r8[-632]
8000ca68:	c1 88       	rjmp	8000ca98 <_vfprintf_r+0x2ec>
8000ca6a:	41 08       	lddsp	r8,sp[0x40]
8000ca6c:	59 f9       	cp.w	r9,31
8000ca6e:	e0 89 00 11 	brgt	8000ca90 <_vfprintf_r+0x2e4>
8000ca72:	f0 cb ff fc 	sub	r11,r8,-4
8000ca76:	51 0b       	stdsp	sp[0x40],r11
8000ca78:	70 00       	ld.w	r0,r8[0x0]
8000ca7a:	fa cb f9 44 	sub	r11,sp,-1724
8000ca7e:	f6 09 00 38 	add	r8,r11,r9<<0x3
8000ca82:	f1 40 fd 88 	st.w	r8[-632],r0
8000ca86:	2f f9       	sub	r9,-1
8000ca88:	14 96       	mov	r6,r10
8000ca8a:	fb 49 06 b4 	st.w	sp[1716],r9
8000ca8e:	c0 58       	rjmp	8000ca98 <_vfprintf_r+0x2ec>
8000ca90:	70 00       	ld.w	r0,r8[0x0]
8000ca92:	14 96       	mov	r6,r10
8000ca94:	2f c8       	sub	r8,-4
8000ca96:	51 08       	stdsp	sp[0x40],r8
8000ca98:	58 00       	cp.w	r0,0
8000ca9a:	fe 94 ff 78 	brge	8000c98a <_vfprintf_r+0x1de>
8000ca9e:	5c 30       	neg	r0
8000caa0:	a3 a5       	sbr	r5,0x2
8000caa2:	c7 4b       	rjmp	8000c98a <_vfprintf_r+0x1de>
8000caa4:	32 b8       	mov	r8,43
8000caa6:	fb 68 06 bb 	st.b	sp[1723],r8
8000caaa:	c7 0b       	rjmp	8000c98a <_vfprintf_r+0x1de>
8000caac:	0f 38       	ld.ub	r8,r7++
8000caae:	e0 48 00 2a 	cp.w	r8,42
8000cab2:	c0 30       	breq	8000cab8 <_vfprintf_r+0x30c>
8000cab4:	30 09       	mov	r9,0
8000cab6:	c8 08       	rjmp	8000cbb6 <_vfprintf_r+0x40a>
8000cab8:	0f 88       	ld.ub	r8,r7[0x0]
8000caba:	f0 c9 00 30 	sub	r9,r8,48
8000cabe:	58 99       	cp.w	r9,9
8000cac0:	e0 8b 00 26 	brhi	8000cb0c <_vfprintf_r+0x360>
8000cac4:	ee c4 ff ff 	sub	r4,r7,-1
8000cac8:	30 0b       	mov	r11,0
8000caca:	23 08       	sub	r8,48
8000cacc:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
8000cad0:	f0 0b 00 1b 	add	r11,r8,r11<<0x1
8000cad4:	09 38       	ld.ub	r8,r4++
8000cad6:	f0 c9 00 30 	sub	r9,r8,48
8000cada:	58 99       	cp.w	r9,9
8000cadc:	fe 98 ff f7 	brls	8000caca <_vfprintf_r+0x31e>
8000cae0:	e0 48 00 24 	cp.w	r8,36
8000cae4:	fe 91 ff 51 	brne	8000c986 <_vfprintf_r+0x1da>
8000cae8:	e0 4b 00 20 	cp.w	r11,32
8000caec:	e0 89 0e 20 	brgt	8000e72c <_vfprintf_r+0x1f80>
8000caf0:	20 1b       	sub	r11,1
8000caf2:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000caf6:	10 3b       	cp.w	r11,r8
8000caf8:	c1 15       	brlt	8000cb1a <_vfprintf_r+0x36e>
8000cafa:	c1 88       	rjmp	8000cb2a <_vfprintf_r+0x37e>
8000cafc:	80 00       	ld.sh	r0,r0[0x0]
8000cafe:	c7 8c       	rcall	8000cbee <_vfprintf_r+0x442>
8000cb00:	80 01       	ld.sh	r1,r0[0x0]
8000cb02:	1d 90       	ld.ub	r0,lr[0x1]
8000cb04:	80 01       	ld.sh	r1,r0[0x0]
8000cb06:	1f cc       	ld.ub	r12,pc[0x4]
8000cb08:	80 00       	ld.sh	r0,r0[0x0]
8000cb0a:	c4 68       	rjmp	8000cb96 <_vfprintf_r+0x3ea>
8000cb0c:	fa fa 06 b4 	ld.w	r10,sp[1716]
8000cb10:	ec c9 ff ff 	sub	r9,r6,-1
8000cb14:	14 36       	cp.w	r6,r10
8000cb16:	c1 f5       	brlt	8000cb54 <_vfprintf_r+0x3a8>
8000cb18:	c2 88       	rjmp	8000cb68 <_vfprintf_r+0x3bc>
8000cb1a:	fa ca f9 44 	sub	r10,sp,-1724
8000cb1e:	f4 0b 00 3b 	add	r11,r10,r11<<0x3
8000cb22:	f6 fb fd 88 	ld.w	r11,r11[-632]
8000cb26:	50 2b       	stdsp	sp[0x8],r11
8000cb28:	c3 c8       	rjmp	8000cba0 <_vfprintf_r+0x3f4>
8000cb2a:	fa c8 f9 50 	sub	r8,sp,-1712
8000cb2e:	1a d8       	st.w	--sp,r8
8000cb30:	fa c8 fa b8 	sub	r8,sp,-1352
8000cb34:	1a d8       	st.w	--sp,r8
8000cb36:	fa c8 fb b4 	sub	r8,sp,-1100
8000cb3a:	02 9a       	mov	r10,r1
8000cb3c:	1a d8       	st.w	--sp,r8
8000cb3e:	04 9c       	mov	r12,r2
8000cb40:	fa c8 f9 40 	sub	r8,sp,-1728
8000cb44:	fa c9 ff b4 	sub	r9,sp,-76
8000cb48:	f0 1f 01 9e 	mcall	8000d1c0 <_vfprintf_r+0xa14>
8000cb4c:	2f dd       	sub	sp,-12
8000cb4e:	78 0c       	ld.w	r12,r12[0x0]
8000cb50:	50 2c       	stdsp	sp[0x8],r12
8000cb52:	c2 78       	rjmp	8000cba0 <_vfprintf_r+0x3f4>
8000cb54:	12 96       	mov	r6,r9
8000cb56:	0e 94       	mov	r4,r7
8000cb58:	fa c9 f9 44 	sub	r9,sp,-1724
8000cb5c:	f2 03 00 38 	add	r8,r9,r3<<0x3
8000cb60:	f0 f8 fd 88 	ld.w	r8,r8[-632]
8000cb64:	50 28       	stdsp	sp[0x8],r8
8000cb66:	c1 d8       	rjmp	8000cba0 <_vfprintf_r+0x3f4>
8000cb68:	41 08       	lddsp	r8,sp[0x40]
8000cb6a:	59 fa       	cp.w	r10,31
8000cb6c:	e0 89 00 14 	brgt	8000cb94 <_vfprintf_r+0x3e8>
8000cb70:	f0 cb ff fc 	sub	r11,r8,-4
8000cb74:	70 08       	ld.w	r8,r8[0x0]
8000cb76:	51 0b       	stdsp	sp[0x40],r11
8000cb78:	50 28       	stdsp	sp[0x8],r8
8000cb7a:	fa c6 f9 44 	sub	r6,sp,-1724
8000cb7e:	40 2e       	lddsp	lr,sp[0x8]
8000cb80:	ec 0a 00 38 	add	r8,r6,r10<<0x3
8000cb84:	f1 4e fd 88 	st.w	r8[-632],lr
8000cb88:	2f fa       	sub	r10,-1
8000cb8a:	0e 94       	mov	r4,r7
8000cb8c:	fb 4a 06 b4 	st.w	sp[1716],r10
8000cb90:	12 96       	mov	r6,r9
8000cb92:	c0 78       	rjmp	8000cba0 <_vfprintf_r+0x3f4>
8000cb94:	70 0c       	ld.w	r12,r8[0x0]
8000cb96:	0e 94       	mov	r4,r7
8000cb98:	2f c8       	sub	r8,-4
8000cb9a:	50 2c       	stdsp	sp[0x8],r12
8000cb9c:	12 96       	mov	r6,r9
8000cb9e:	51 08       	stdsp	sp[0x40],r8
8000cba0:	40 2b       	lddsp	r11,sp[0x8]
8000cba2:	58 0b       	cp.w	r11,0
8000cba4:	fe 95 fe ed 	brlt	8000c97e <_vfprintf_r+0x1d2>
8000cba8:	08 97       	mov	r7,r4
8000cbaa:	cf 0a       	rjmp	8000c98a <_vfprintf_r+0x1de>
8000cbac:	f2 09 00 29 	add	r9,r9,r9<<0x2
8000cbb0:	0f 38       	ld.ub	r8,r7++
8000cbb2:	f4 09 00 19 	add	r9,r10,r9<<0x1
8000cbb6:	f0 ca 00 30 	sub	r10,r8,48
8000cbba:	58 9a       	cp.w	r10,9
8000cbbc:	fe 98 ff f8 	brls	8000cbac <_vfprintf_r+0x400>
8000cbc0:	3f fa       	mov	r10,-1
8000cbc2:	f2 0a 0c 49 	max	r9,r9,r10
8000cbc6:	50 29       	stdsp	sp[0x8],r9
8000cbc8:	ce 4a       	rjmp	8000c990 <_vfprintf_r+0x1e4>
8000cbca:	a7 b5       	sbr	r5,0x7
8000cbcc:	cd fa       	rjmp	8000c98a <_vfprintf_r+0x1de>
8000cbce:	30 09       	mov	r9,0
8000cbd0:	23 08       	sub	r8,48
8000cbd2:	f2 09 00 29 	add	r9,r9,r9<<0x2
8000cbd6:	f0 09 00 19 	add	r9,r8,r9<<0x1
8000cbda:	0f 38       	ld.ub	r8,r7++
8000cbdc:	f0 ca 00 30 	sub	r10,r8,48
8000cbe0:	58 9a       	cp.w	r10,9
8000cbe2:	fe 98 ff f7 	brls	8000cbd0 <_vfprintf_r+0x424>
8000cbe6:	e0 48 00 24 	cp.w	r8,36
8000cbea:	fe 91 fe d2 	brne	8000c98e <_vfprintf_r+0x1e2>
8000cbee:	e0 49 00 20 	cp.w	r9,32
8000cbf2:	e0 89 0d 9d 	brgt	8000e72c <_vfprintf_r+0x1f80>
8000cbf6:	f2 c3 00 01 	sub	r3,r9,1
8000cbfa:	30 19       	mov	r9,1
8000cbfc:	50 39       	stdsp	sp[0xc],r9
8000cbfe:	cc 6a       	rjmp	8000c98a <_vfprintf_r+0x1de>
8000cc00:	a3 b5       	sbr	r5,0x3
8000cc02:	cc 4a       	rjmp	8000c98a <_vfprintf_r+0x1de>
8000cc04:	a7 a5       	sbr	r5,0x6
8000cc06:	cc 2a       	rjmp	8000c98a <_vfprintf_r+0x1de>
8000cc08:	0a 98       	mov	r8,r5
8000cc0a:	a5 b5       	sbr	r5,0x5
8000cc0c:	a5 a8       	sbr	r8,0x4
8000cc0e:	0f 89       	ld.ub	r9,r7[0x0]
8000cc10:	36 ce       	mov	lr,108
8000cc12:	fc 09 18 00 	cp.b	r9,lr
8000cc16:	f7 b7 00 ff 	subeq	r7,-1
8000cc1a:	f0 05 17 10 	movne	r5,r8
8000cc1e:	cb 6a       	rjmp	8000c98a <_vfprintf_r+0x1de>
8000cc20:	a5 b5       	sbr	r5,0x5
8000cc22:	cb 4a       	rjmp	8000c98a <_vfprintf_r+0x1de>
8000cc24:	50 a7       	stdsp	sp[0x28],r7
8000cc26:	50 80       	stdsp	sp[0x20],r0
8000cc28:	0c 97       	mov	r7,r6
8000cc2a:	10 90       	mov	r0,r8
8000cc2c:	06 96       	mov	r6,r3
8000cc2e:	04 94       	mov	r4,r2
8000cc30:	40 93       	lddsp	r3,sp[0x24]
8000cc32:	02 92       	mov	r2,r1
8000cc34:	0e 99       	mov	r9,r7
8000cc36:	40 41       	lddsp	r1,sp[0x10]
8000cc38:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000cc3c:	40 3c       	lddsp	r12,sp[0xc]
8000cc3e:	58 0c       	cp.w	r12,0
8000cc40:	c1 d0       	breq	8000cc7a <_vfprintf_r+0x4ce>
8000cc42:	10 36       	cp.w	r6,r8
8000cc44:	c0 64       	brge	8000cc50 <_vfprintf_r+0x4a4>
8000cc46:	fa cb f9 44 	sub	r11,sp,-1724
8000cc4a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000cc4e:	c1 d8       	rjmp	8000cc88 <_vfprintf_r+0x4dc>
8000cc50:	fa c8 f9 50 	sub	r8,sp,-1712
8000cc54:	1a d8       	st.w	--sp,r8
8000cc56:	fa c8 fa b8 	sub	r8,sp,-1352
8000cc5a:	1a d8       	st.w	--sp,r8
8000cc5c:	fa c8 fb b4 	sub	r8,sp,-1100
8000cc60:	1a d8       	st.w	--sp,r8
8000cc62:	fa c8 f9 40 	sub	r8,sp,-1728
8000cc66:	fa c9 ff b4 	sub	r9,sp,-76
8000cc6a:	04 9a       	mov	r10,r2
8000cc6c:	0c 9b       	mov	r11,r6
8000cc6e:	08 9c       	mov	r12,r4
8000cc70:	f0 1f 01 54 	mcall	8000d1c0 <_vfprintf_r+0xa14>
8000cc74:	2f dd       	sub	sp,-12
8000cc76:	19 b8       	ld.ub	r8,r12[0x3]
8000cc78:	c2 28       	rjmp	8000ccbc <_vfprintf_r+0x510>
8000cc7a:	2f f7       	sub	r7,-1
8000cc7c:	10 39       	cp.w	r9,r8
8000cc7e:	c0 84       	brge	8000cc8e <_vfprintf_r+0x4e2>
8000cc80:	fa ca f9 44 	sub	r10,sp,-1724
8000cc84:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000cc88:	ed 38 fd 8b 	ld.ub	r8,r6[-629]
8000cc8c:	c1 88       	rjmp	8000ccbc <_vfprintf_r+0x510>
8000cc8e:	41 09       	lddsp	r9,sp[0x40]
8000cc90:	59 f8       	cp.w	r8,31
8000cc92:	e0 89 00 12 	brgt	8000ccb6 <_vfprintf_r+0x50a>
8000cc96:	f2 ca ff fc 	sub	r10,r9,-4
8000cc9a:	51 0a       	stdsp	sp[0x40],r10
8000cc9c:	72 09       	ld.w	r9,r9[0x0]
8000cc9e:	fa c6 f9 44 	sub	r6,sp,-1724
8000cca2:	ec 08 00 3a 	add	r10,r6,r8<<0x3
8000cca6:	2f f8       	sub	r8,-1
8000cca8:	f5 49 fd 88 	st.w	r10[-632],r9
8000ccac:	fb 48 06 b4 	st.w	sp[1716],r8
8000ccb0:	f1 d9 c0 08 	bfextu	r8,r9,0x0,0x8
8000ccb4:	c0 48       	rjmp	8000ccbc <_vfprintf_r+0x510>
8000ccb6:	13 b8       	ld.ub	r8,r9[0x3]
8000ccb8:	2f c9       	sub	r9,-4
8000ccba:	51 09       	stdsp	sp[0x40],r9
8000ccbc:	fb 68 06 60 	st.b	sp[1632],r8
8000ccc0:	30 0e       	mov	lr,0
8000ccc2:	30 08       	mov	r8,0
8000ccc4:	30 12       	mov	r2,1
8000ccc6:	fb 68 06 bb 	st.b	sp[1723],r8
8000ccca:	50 2e       	stdsp	sp[0x8],lr
8000cccc:	e0 8f 08 c5 	bral	8000de56 <_vfprintf_r+0x16aa>
8000ccd0:	50 a7       	stdsp	sp[0x28],r7
8000ccd2:	50 80       	stdsp	sp[0x20],r0
8000ccd4:	0c 97       	mov	r7,r6
8000ccd6:	04 94       	mov	r4,r2
8000ccd8:	06 96       	mov	r6,r3
8000ccda:	02 92       	mov	r2,r1
8000ccdc:	40 93       	lddsp	r3,sp[0x24]
8000ccde:	10 90       	mov	r0,r8
8000cce0:	40 41       	lddsp	r1,sp[0x10]
8000cce2:	a5 a5       	sbr	r5,0x4
8000cce4:	c0 a8       	rjmp	8000ccf8 <_vfprintf_r+0x54c>
8000cce6:	50 a7       	stdsp	sp[0x28],r7
8000cce8:	50 80       	stdsp	sp[0x20],r0
8000ccea:	0c 97       	mov	r7,r6
8000ccec:	04 94       	mov	r4,r2
8000ccee:	06 96       	mov	r6,r3
8000ccf0:	02 92       	mov	r2,r1
8000ccf2:	40 93       	lddsp	r3,sp[0x24]
8000ccf4:	10 90       	mov	r0,r8
8000ccf6:	40 41       	lddsp	r1,sp[0x10]
8000ccf8:	ed b5 00 05 	bld	r5,0x5
8000ccfc:	c5 11       	brne	8000cd9e <_vfprintf_r+0x5f2>
8000ccfe:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000cd02:	40 3c       	lddsp	r12,sp[0xc]
8000cd04:	58 0c       	cp.w	r12,0
8000cd06:	c1 e0       	breq	8000cd42 <_vfprintf_r+0x596>
8000cd08:	10 36       	cp.w	r6,r8
8000cd0a:	c0 64       	brge	8000cd16 <_vfprintf_r+0x56a>
8000cd0c:	fa cb f9 44 	sub	r11,sp,-1724
8000cd10:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000cd14:	c2 08       	rjmp	8000cd54 <_vfprintf_r+0x5a8>
8000cd16:	fa c8 f9 50 	sub	r8,sp,-1712
8000cd1a:	1a d8       	st.w	--sp,r8
8000cd1c:	fa c8 fa b8 	sub	r8,sp,-1352
8000cd20:	0c 9b       	mov	r11,r6
8000cd22:	1a d8       	st.w	--sp,r8
8000cd24:	fa c8 fb b4 	sub	r8,sp,-1100
8000cd28:	1a d8       	st.w	--sp,r8
8000cd2a:	fa c9 ff b4 	sub	r9,sp,-76
8000cd2e:	fa c8 f9 40 	sub	r8,sp,-1728
8000cd32:	04 9a       	mov	r10,r2
8000cd34:	08 9c       	mov	r12,r4
8000cd36:	f0 1f 01 23 	mcall	8000d1c0 <_vfprintf_r+0xa14>
8000cd3a:	2f dd       	sub	sp,-12
8000cd3c:	78 1b       	ld.w	r11,r12[0x4]
8000cd3e:	78 09       	ld.w	r9,r12[0x0]
8000cd40:	c2 b8       	rjmp	8000cd96 <_vfprintf_r+0x5ea>
8000cd42:	ee ca ff ff 	sub	r10,r7,-1
8000cd46:	10 37       	cp.w	r7,r8
8000cd48:	c0 b4       	brge	8000cd5e <_vfprintf_r+0x5b2>
8000cd4a:	fa c9 f9 44 	sub	r9,sp,-1724
8000cd4e:	14 97       	mov	r7,r10
8000cd50:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000cd54:	ec fb fd 8c 	ld.w	r11,r6[-628]
8000cd58:	ec f9 fd 88 	ld.w	r9,r6[-632]
8000cd5c:	c1 d8       	rjmp	8000cd96 <_vfprintf_r+0x5ea>
8000cd5e:	41 09       	lddsp	r9,sp[0x40]
8000cd60:	59 f8       	cp.w	r8,31
8000cd62:	e0 89 00 14 	brgt	8000cd8a <_vfprintf_r+0x5de>
8000cd66:	f2 cb ff f8 	sub	r11,r9,-8
8000cd6a:	51 0b       	stdsp	sp[0x40],r11
8000cd6c:	fa c6 f9 44 	sub	r6,sp,-1724
8000cd70:	72 1b       	ld.w	r11,r9[0x4]
8000cd72:	ec 08 00 3c 	add	r12,r6,r8<<0x3
8000cd76:	72 09       	ld.w	r9,r9[0x0]
8000cd78:	f9 4b fd 8c 	st.w	r12[-628],r11
8000cd7c:	f9 49 fd 88 	st.w	r12[-632],r9
8000cd80:	2f f8       	sub	r8,-1
8000cd82:	14 97       	mov	r7,r10
8000cd84:	fb 48 06 b4 	st.w	sp[1716],r8
8000cd88:	c0 78       	rjmp	8000cd96 <_vfprintf_r+0x5ea>
8000cd8a:	f2 c8 ff f8 	sub	r8,r9,-8
8000cd8e:	72 1b       	ld.w	r11,r9[0x4]
8000cd90:	14 97       	mov	r7,r10
8000cd92:	51 08       	stdsp	sp[0x40],r8
8000cd94:	72 09       	ld.w	r9,r9[0x0]
8000cd96:	16 98       	mov	r8,r11
8000cd98:	fa e9 00 00 	st.d	sp[0],r8
8000cd9c:	ca e8       	rjmp	8000cef8 <_vfprintf_r+0x74c>
8000cd9e:	ed b5 00 04 	bld	r5,0x4
8000cda2:	c1 71       	brne	8000cdd0 <_vfprintf_r+0x624>
8000cda4:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000cda8:	40 3e       	lddsp	lr,sp[0xc]
8000cdaa:	58 0e       	cp.w	lr,0
8000cdac:	c0 80       	breq	8000cdbc <_vfprintf_r+0x610>
8000cdae:	10 36       	cp.w	r6,r8
8000cdb0:	c6 94       	brge	8000ce82 <_vfprintf_r+0x6d6>
8000cdb2:	fa cc f9 44 	sub	r12,sp,-1724
8000cdb6:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000cdba:	c8 28       	rjmp	8000cebe <_vfprintf_r+0x712>
8000cdbc:	ee ca ff ff 	sub	r10,r7,-1
8000cdc0:	10 37       	cp.w	r7,r8
8000cdc2:	e0 84 00 81 	brge	8000cec4 <_vfprintf_r+0x718>
8000cdc6:	fa cb f9 44 	sub	r11,sp,-1724
8000cdca:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000cdce:	c7 78       	rjmp	8000cebc <_vfprintf_r+0x710>
8000cdd0:	ed b5 00 06 	bld	r5,0x6
8000cdd4:	c4 b1       	brne	8000ce6a <_vfprintf_r+0x6be>
8000cdd6:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000cdda:	40 3c       	lddsp	r12,sp[0xc]
8000cddc:	58 0c       	cp.w	r12,0
8000cdde:	c1 d0       	breq	8000ce18 <_vfprintf_r+0x66c>
8000cde0:	10 36       	cp.w	r6,r8
8000cde2:	c0 64       	brge	8000cdee <_vfprintf_r+0x642>
8000cde4:	fa cb f9 44 	sub	r11,sp,-1724
8000cde8:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000cdec:	c1 f8       	rjmp	8000ce2a <_vfprintf_r+0x67e>
8000cdee:	fa c8 f9 50 	sub	r8,sp,-1712
8000cdf2:	1a d8       	st.w	--sp,r8
8000cdf4:	fa c8 fa b8 	sub	r8,sp,-1352
8000cdf8:	1a d8       	st.w	--sp,r8
8000cdfa:	fa c8 fb b4 	sub	r8,sp,-1100
8000cdfe:	1a d8       	st.w	--sp,r8
8000ce00:	fa c8 f9 40 	sub	r8,sp,-1728
8000ce04:	fa c9 ff b4 	sub	r9,sp,-76
8000ce08:	04 9a       	mov	r10,r2
8000ce0a:	0c 9b       	mov	r11,r6
8000ce0c:	08 9c       	mov	r12,r4
8000ce0e:	f0 1f 00 ed 	mcall	8000d1c0 <_vfprintf_r+0xa14>
8000ce12:	2f dd       	sub	sp,-12
8000ce14:	98 18       	ld.sh	r8,r12[0x2]
8000ce16:	c2 68       	rjmp	8000ce62 <_vfprintf_r+0x6b6>
8000ce18:	ee ca ff ff 	sub	r10,r7,-1
8000ce1c:	10 37       	cp.w	r7,r8
8000ce1e:	c0 94       	brge	8000ce30 <_vfprintf_r+0x684>
8000ce20:	fa c9 f9 44 	sub	r9,sp,-1724
8000ce24:	14 97       	mov	r7,r10
8000ce26:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000ce2a:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
8000ce2e:	c1 a8       	rjmp	8000ce62 <_vfprintf_r+0x6b6>
8000ce30:	41 09       	lddsp	r9,sp[0x40]
8000ce32:	59 f8       	cp.w	r8,31
8000ce34:	e0 89 00 13 	brgt	8000ce5a <_vfprintf_r+0x6ae>
8000ce38:	f2 cb ff fc 	sub	r11,r9,-4
8000ce3c:	51 0b       	stdsp	sp[0x40],r11
8000ce3e:	72 09       	ld.w	r9,r9[0x0]
8000ce40:	fa c6 f9 44 	sub	r6,sp,-1724
8000ce44:	ec 08 00 3b 	add	r11,r6,r8<<0x3
8000ce48:	2f f8       	sub	r8,-1
8000ce4a:	f7 49 fd 88 	st.w	r11[-632],r9
8000ce4e:	fb 48 06 b4 	st.w	sp[1716],r8
8000ce52:	14 97       	mov	r7,r10
8000ce54:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
8000ce58:	c0 58       	rjmp	8000ce62 <_vfprintf_r+0x6b6>
8000ce5a:	92 18       	ld.sh	r8,r9[0x2]
8000ce5c:	14 97       	mov	r7,r10
8000ce5e:	2f c9       	sub	r9,-4
8000ce60:	51 09       	stdsp	sp[0x40],r9
8000ce62:	50 18       	stdsp	sp[0x4],r8
8000ce64:	bf 58       	asr	r8,0x1f
8000ce66:	50 08       	stdsp	sp[0x0],r8
8000ce68:	c4 88       	rjmp	8000cef8 <_vfprintf_r+0x74c>
8000ce6a:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000ce6e:	40 3c       	lddsp	r12,sp[0xc]
8000ce70:	58 0c       	cp.w	r12,0
8000ce72:	c1 d0       	breq	8000ceac <_vfprintf_r+0x700>
8000ce74:	10 36       	cp.w	r6,r8
8000ce76:	c0 64       	brge	8000ce82 <_vfprintf_r+0x6d6>
8000ce78:	fa cb f9 44 	sub	r11,sp,-1724
8000ce7c:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000ce80:	c1 f8       	rjmp	8000cebe <_vfprintf_r+0x712>
8000ce82:	fa c8 f9 50 	sub	r8,sp,-1712
8000ce86:	1a d8       	st.w	--sp,r8
8000ce88:	fa c8 fa b8 	sub	r8,sp,-1352
8000ce8c:	0c 9b       	mov	r11,r6
8000ce8e:	1a d8       	st.w	--sp,r8
8000ce90:	fa c8 fb b4 	sub	r8,sp,-1100
8000ce94:	04 9a       	mov	r10,r2
8000ce96:	1a d8       	st.w	--sp,r8
8000ce98:	08 9c       	mov	r12,r4
8000ce9a:	fa c8 f9 40 	sub	r8,sp,-1728
8000ce9e:	fa c9 ff b4 	sub	r9,sp,-76
8000cea2:	f0 1f 00 c8 	mcall	8000d1c0 <_vfprintf_r+0xa14>
8000cea6:	2f dd       	sub	sp,-12
8000cea8:	78 0b       	ld.w	r11,r12[0x0]
8000ceaa:	c2 48       	rjmp	8000cef2 <_vfprintf_r+0x746>
8000ceac:	ee ca ff ff 	sub	r10,r7,-1
8000ceb0:	10 37       	cp.w	r7,r8
8000ceb2:	c0 94       	brge	8000cec4 <_vfprintf_r+0x718>
8000ceb4:	fa c9 f9 44 	sub	r9,sp,-1724
8000ceb8:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000cebc:	14 97       	mov	r7,r10
8000cebe:	ec fb fd 88 	ld.w	r11,r6[-632]
8000cec2:	c1 88       	rjmp	8000cef2 <_vfprintf_r+0x746>
8000cec4:	41 09       	lddsp	r9,sp[0x40]
8000cec6:	59 f8       	cp.w	r8,31
8000cec8:	e0 89 00 11 	brgt	8000ceea <_vfprintf_r+0x73e>
8000cecc:	f2 cb ff fc 	sub	r11,r9,-4
8000ced0:	51 0b       	stdsp	sp[0x40],r11
8000ced2:	fa c6 f9 44 	sub	r6,sp,-1724
8000ced6:	72 0b       	ld.w	r11,r9[0x0]
8000ced8:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000cedc:	f3 4b fd 88 	st.w	r9[-632],r11
8000cee0:	2f f8       	sub	r8,-1
8000cee2:	14 97       	mov	r7,r10
8000cee4:	fb 48 06 b4 	st.w	sp[1716],r8
8000cee8:	c0 58       	rjmp	8000cef2 <_vfprintf_r+0x746>
8000ceea:	72 0b       	ld.w	r11,r9[0x0]
8000ceec:	14 97       	mov	r7,r10
8000ceee:	2f c9       	sub	r9,-4
8000cef0:	51 09       	stdsp	sp[0x40],r9
8000cef2:	50 1b       	stdsp	sp[0x4],r11
8000cef4:	bf 5b       	asr	r11,0x1f
8000cef6:	50 0b       	stdsp	sp[0x0],r11
8000cef8:	fa ea 00 00 	ld.d	r10,sp[0]
8000cefc:	58 0a       	cp.w	r10,0
8000cefe:	5c 2b       	cpc	r11
8000cf00:	c0 e4       	brge	8000cf1c <_vfprintf_r+0x770>
8000cf02:	30 08       	mov	r8,0
8000cf04:	fa ea 00 00 	ld.d	r10,sp[0]
8000cf08:	30 09       	mov	r9,0
8000cf0a:	f0 0a 01 0a 	sub	r10,r8,r10
8000cf0e:	f2 0b 01 4b 	sbc	r11,r9,r11
8000cf12:	32 d8       	mov	r8,45
8000cf14:	fa eb 00 00 	st.d	sp[0],r10
8000cf18:	fb 68 06 bb 	st.b	sp[1723],r8
8000cf1c:	30 18       	mov	r8,1
8000cf1e:	e0 8f 07 12 	bral	8000dd42 <_vfprintf_r+0x1596>
8000cf22:	50 a7       	stdsp	sp[0x28],r7
8000cf24:	50 80       	stdsp	sp[0x20],r0
8000cf26:	0c 97       	mov	r7,r6
8000cf28:	04 94       	mov	r4,r2
8000cf2a:	06 96       	mov	r6,r3
8000cf2c:	02 92       	mov	r2,r1
8000cf2e:	40 93       	lddsp	r3,sp[0x24]
8000cf30:	10 90       	mov	r0,r8
8000cf32:	40 41       	lddsp	r1,sp[0x10]
8000cf34:	0e 99       	mov	r9,r7
8000cf36:	ed b5 00 03 	bld	r5,0x3
8000cf3a:	c4 11       	brne	8000cfbc <_vfprintf_r+0x810>
8000cf3c:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000cf40:	40 3a       	lddsp	r10,sp[0xc]
8000cf42:	58 0a       	cp.w	r10,0
8000cf44:	c1 90       	breq	8000cf76 <_vfprintf_r+0x7ca>
8000cf46:	10 36       	cp.w	r6,r8
8000cf48:	c6 45       	brlt	8000d010 <_vfprintf_r+0x864>
8000cf4a:	fa c8 f9 50 	sub	r8,sp,-1712
8000cf4e:	1a d8       	st.w	--sp,r8
8000cf50:	fa c8 fa b8 	sub	r8,sp,-1352
8000cf54:	1a d8       	st.w	--sp,r8
8000cf56:	fa c8 fb b4 	sub	r8,sp,-1100
8000cf5a:	0c 9b       	mov	r11,r6
8000cf5c:	1a d8       	st.w	--sp,r8
8000cf5e:	04 9a       	mov	r10,r2
8000cf60:	fa c8 f9 40 	sub	r8,sp,-1728
8000cf64:	fa c9 ff b4 	sub	r9,sp,-76
8000cf68:	08 9c       	mov	r12,r4
8000cf6a:	f0 1f 00 96 	mcall	8000d1c0 <_vfprintf_r+0xa14>
8000cf6e:	2f dd       	sub	sp,-12
8000cf70:	78 16       	ld.w	r6,r12[0x4]
8000cf72:	50 76       	stdsp	sp[0x1c],r6
8000cf74:	c4 88       	rjmp	8000d004 <_vfprintf_r+0x858>
8000cf76:	2f f7       	sub	r7,-1
8000cf78:	10 39       	cp.w	r9,r8
8000cf7a:	c0 c4       	brge	8000cf92 <_vfprintf_r+0x7e6>
8000cf7c:	fa ce f9 44 	sub	lr,sp,-1724
8000cf80:	fc 06 00 36 	add	r6,lr,r6<<0x3
8000cf84:	ec fc fd 8c 	ld.w	r12,r6[-628]
8000cf88:	50 7c       	stdsp	sp[0x1c],r12
8000cf8a:	ec f6 fd 88 	ld.w	r6,r6[-632]
8000cf8e:	50 56       	stdsp	sp[0x14],r6
8000cf90:	c6 68       	rjmp	8000d05c <_vfprintf_r+0x8b0>
8000cf92:	41 09       	lddsp	r9,sp[0x40]
8000cf94:	59 f8       	cp.w	r8,31
8000cf96:	e0 89 00 10 	brgt	8000cfb6 <_vfprintf_r+0x80a>
8000cf9a:	f2 ca ff f8 	sub	r10,r9,-8
8000cf9e:	72 1b       	ld.w	r11,r9[0x4]
8000cfa0:	51 0a       	stdsp	sp[0x40],r10
8000cfa2:	72 09       	ld.w	r9,r9[0x0]
8000cfa4:	fa ca f9 44 	sub	r10,sp,-1724
8000cfa8:	50 7b       	stdsp	sp[0x1c],r11
8000cfaa:	50 59       	stdsp	sp[0x14],r9
8000cfac:	f4 08 00 39 	add	r9,r10,r8<<0x3
8000cfb0:	40 5b       	lddsp	r11,sp[0x14]
8000cfb2:	40 7a       	lddsp	r10,sp[0x1c]
8000cfb4:	c4 78       	rjmp	8000d042 <_vfprintf_r+0x896>
8000cfb6:	72 18       	ld.w	r8,r9[0x4]
8000cfb8:	50 78       	stdsp	sp[0x1c],r8
8000cfba:	c4 c8       	rjmp	8000d052 <_vfprintf_r+0x8a6>
8000cfbc:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000cfc0:	40 3e       	lddsp	lr,sp[0xc]
8000cfc2:	58 0e       	cp.w	lr,0
8000cfc4:	c2 30       	breq	8000d00a <_vfprintf_r+0x85e>
8000cfc6:	10 36       	cp.w	r6,r8
8000cfc8:	c0 94       	brge	8000cfda <_vfprintf_r+0x82e>
8000cfca:	fa cc f9 44 	sub	r12,sp,-1724
8000cfce:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000cfd2:	ec fb fd 8c 	ld.w	r11,r6[-628]
8000cfd6:	50 7b       	stdsp	sp[0x1c],r11
8000cfd8:	cd 9b       	rjmp	8000cf8a <_vfprintf_r+0x7de>
8000cfda:	fa c8 f9 50 	sub	r8,sp,-1712
8000cfde:	1a d8       	st.w	--sp,r8
8000cfe0:	fa c8 fa b8 	sub	r8,sp,-1352
8000cfe4:	04 9a       	mov	r10,r2
8000cfe6:	1a d8       	st.w	--sp,r8
8000cfe8:	fa c8 fb b4 	sub	r8,sp,-1100
8000cfec:	0c 9b       	mov	r11,r6
8000cfee:	1a d8       	st.w	--sp,r8
8000cff0:	08 9c       	mov	r12,r4
8000cff2:	fa c8 f9 40 	sub	r8,sp,-1728
8000cff6:	fa c9 ff b4 	sub	r9,sp,-76
8000cffa:	f0 1f 00 72 	mcall	8000d1c0 <_vfprintf_r+0xa14>
8000cffe:	2f dd       	sub	sp,-12
8000d000:	78 1a       	ld.w	r10,r12[0x4]
8000d002:	50 7a       	stdsp	sp[0x1c],r10
8000d004:	78 0c       	ld.w	r12,r12[0x0]
8000d006:	50 5c       	stdsp	sp[0x14],r12
8000d008:	c2 a8       	rjmp	8000d05c <_vfprintf_r+0x8b0>
8000d00a:	2f f7       	sub	r7,-1
8000d00c:	10 39       	cp.w	r9,r8
8000d00e:	c0 94       	brge	8000d020 <_vfprintf_r+0x874>
8000d010:	fa c9 f9 44 	sub	r9,sp,-1724
8000d014:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000d018:	ec f8 fd 8c 	ld.w	r8,r6[-628]
8000d01c:	50 78       	stdsp	sp[0x1c],r8
8000d01e:	cb 6b       	rjmp	8000cf8a <_vfprintf_r+0x7de>
8000d020:	41 09       	lddsp	r9,sp[0x40]
8000d022:	59 f8       	cp.w	r8,31
8000d024:	e0 89 00 15 	brgt	8000d04e <_vfprintf_r+0x8a2>
8000d028:	f2 ca ff f8 	sub	r10,r9,-8
8000d02c:	72 16       	ld.w	r6,r9[0x4]
8000d02e:	72 09       	ld.w	r9,r9[0x0]
8000d030:	51 0a       	stdsp	sp[0x40],r10
8000d032:	50 59       	stdsp	sp[0x14],r9
8000d034:	fa ce f9 44 	sub	lr,sp,-1724
8000d038:	50 76       	stdsp	sp[0x1c],r6
8000d03a:	fc 08 00 39 	add	r9,lr,r8<<0x3
8000d03e:	40 5b       	lddsp	r11,sp[0x14]
8000d040:	0c 9a       	mov	r10,r6
8000d042:	f2 eb fd 88 	st.d	r9[-632],r10
8000d046:	2f f8       	sub	r8,-1
8000d048:	fb 48 06 b4 	st.w	sp[1716],r8
8000d04c:	c0 88       	rjmp	8000d05c <_vfprintf_r+0x8b0>
8000d04e:	72 1c       	ld.w	r12,r9[0x4]
8000d050:	50 7c       	stdsp	sp[0x1c],r12
8000d052:	f2 c8 ff f8 	sub	r8,r9,-8
8000d056:	51 08       	stdsp	sp[0x40],r8
8000d058:	72 09       	ld.w	r9,r9[0x0]
8000d05a:	50 59       	stdsp	sp[0x14],r9
8000d05c:	40 5b       	lddsp	r11,sp[0x14]
8000d05e:	40 7a       	lddsp	r10,sp[0x1c]
8000d060:	f0 1f 00 59 	mcall	8000d1c4 <_vfprintf_r+0xa18>
8000d064:	18 96       	mov	r6,r12
8000d066:	c1 50       	breq	8000d090 <_vfprintf_r+0x8e4>
8000d068:	30 08       	mov	r8,0
8000d06a:	30 09       	mov	r9,0
8000d06c:	40 5b       	lddsp	r11,sp[0x14]
8000d06e:	40 7a       	lddsp	r10,sp[0x1c]
8000d070:	f0 1f 00 56 	mcall	8000d1c8 <_vfprintf_r+0xa1c>
8000d074:	c0 40       	breq	8000d07c <_vfprintf_r+0x8d0>
8000d076:	32 d8       	mov	r8,45
8000d078:	fb 68 06 bb 	st.b	sp[1723],r8
8000d07c:	4d 48       	lddpc	r8,8000d1cc <_vfprintf_r+0xa20>
8000d07e:	4d 56       	lddpc	r6,8000d1d0 <_vfprintf_r+0xa24>
8000d080:	a7 d5       	cbr	r5,0x7
8000d082:	e0 40 00 47 	cp.w	r0,71
8000d086:	f0 06 17 a0 	movle	r6,r8
8000d08a:	30 32       	mov	r2,3
8000d08c:	e0 8f 06 e8 	bral	8000de5c <_vfprintf_r+0x16b0>
8000d090:	40 5b       	lddsp	r11,sp[0x14]
8000d092:	40 7a       	lddsp	r10,sp[0x1c]
8000d094:	f0 1f 00 50 	mcall	8000d1d4 <_vfprintf_r+0xa28>
8000d098:	c0 c0       	breq	8000d0b0 <_vfprintf_r+0x904>
8000d09a:	50 26       	stdsp	sp[0x8],r6
8000d09c:	4c f8       	lddpc	r8,8000d1d8 <_vfprintf_r+0xa2c>
8000d09e:	4d 06       	lddpc	r6,8000d1dc <_vfprintf_r+0xa30>
8000d0a0:	a7 d5       	cbr	r5,0x7
8000d0a2:	e0 40 00 47 	cp.w	r0,71
8000d0a6:	f0 06 17 a0 	movle	r6,r8
8000d0aa:	30 32       	mov	r2,3
8000d0ac:	e0 8f 06 de 	bral	8000de68 <_vfprintf_r+0x16bc>
8000d0b0:	40 2a       	lddsp	r10,sp[0x8]
8000d0b2:	5b fa       	cp.w	r10,-1
8000d0b4:	c0 41       	brne	8000d0bc <_vfprintf_r+0x910>
8000d0b6:	30 69       	mov	r9,6
8000d0b8:	50 29       	stdsp	sp[0x8],r9
8000d0ba:	c1 18       	rjmp	8000d0dc <_vfprintf_r+0x930>
8000d0bc:	e0 40 00 47 	cp.w	r0,71
8000d0c0:	5f 09       	sreq	r9
8000d0c2:	e0 40 00 67 	cp.w	r0,103
8000d0c6:	5f 08       	sreq	r8
8000d0c8:	f3 e8 10 08 	or	r8,r9,r8
8000d0cc:	f8 08 18 00 	cp.b	r8,r12
8000d0d0:	c0 60       	breq	8000d0dc <_vfprintf_r+0x930>
8000d0d2:	40 28       	lddsp	r8,sp[0x8]
8000d0d4:	58 08       	cp.w	r8,0
8000d0d6:	f9 b8 00 01 	moveq	r8,1
8000d0da:	50 28       	stdsp	sp[0x8],r8
8000d0dc:	40 78       	lddsp	r8,sp[0x1c]
8000d0de:	40 59       	lddsp	r9,sp[0x14]
8000d0e0:	fa e9 06 94 	st.d	sp[1684],r8
8000d0e4:	a9 a5       	sbr	r5,0x8
8000d0e6:	fa f8 06 94 	ld.w	r8,sp[1684]
8000d0ea:	58 08       	cp.w	r8,0
8000d0ec:	c0 65       	brlt	8000d0f8 <_vfprintf_r+0x94c>
8000d0ee:	40 5e       	lddsp	lr,sp[0x14]
8000d0f0:	30 0c       	mov	r12,0
8000d0f2:	50 6e       	stdsp	sp[0x18],lr
8000d0f4:	50 9c       	stdsp	sp[0x24],r12
8000d0f6:	c0 78       	rjmp	8000d104 <_vfprintf_r+0x958>
8000d0f8:	40 5b       	lddsp	r11,sp[0x14]
8000d0fa:	32 da       	mov	r10,45
8000d0fc:	ee 1b 80 00 	eorh	r11,0x8000
8000d100:	50 9a       	stdsp	sp[0x24],r10
8000d102:	50 6b       	stdsp	sp[0x18],r11
8000d104:	e0 40 00 46 	cp.w	r0,70
8000d108:	5f 09       	sreq	r9
8000d10a:	e0 40 00 66 	cp.w	r0,102
8000d10e:	5f 08       	sreq	r8
8000d110:	f3 e8 10 08 	or	r8,r9,r8
8000d114:	50 48       	stdsp	sp[0x10],r8
8000d116:	c0 40       	breq	8000d11e <_vfprintf_r+0x972>
8000d118:	40 22       	lddsp	r2,sp[0x8]
8000d11a:	30 39       	mov	r9,3
8000d11c:	c1 08       	rjmp	8000d13c <_vfprintf_r+0x990>
8000d11e:	e0 40 00 45 	cp.w	r0,69
8000d122:	5f 09       	sreq	r9
8000d124:	e0 40 00 65 	cp.w	r0,101
8000d128:	5f 08       	sreq	r8
8000d12a:	40 22       	lddsp	r2,sp[0x8]
8000d12c:	10 49       	or	r9,r8
8000d12e:	2f f2       	sub	r2,-1
8000d130:	40 46       	lddsp	r6,sp[0x10]
8000d132:	ec 09 18 00 	cp.b	r9,r6
8000d136:	fb f2 00 02 	ld.weq	r2,sp[0x8]
8000d13a:	30 29       	mov	r9,2
8000d13c:	fa c8 f9 5c 	sub	r8,sp,-1700
8000d140:	1a d8       	st.w	--sp,r8
8000d142:	fa c8 f9 54 	sub	r8,sp,-1708
8000d146:	1a d8       	st.w	--sp,r8
8000d148:	fa c8 f9 4c 	sub	r8,sp,-1716
8000d14c:	08 9c       	mov	r12,r4
8000d14e:	1a d8       	st.w	--sp,r8
8000d150:	04 98       	mov	r8,r2
8000d152:	40 9b       	lddsp	r11,sp[0x24]
8000d154:	40 aa       	lddsp	r10,sp[0x28]
8000d156:	f0 1f 00 23 	mcall	8000d1e0 <_vfprintf_r+0xa34>
8000d15a:	e0 40 00 47 	cp.w	r0,71
8000d15e:	5f 19       	srne	r9
8000d160:	e0 40 00 67 	cp.w	r0,103
8000d164:	5f 18       	srne	r8
8000d166:	18 96       	mov	r6,r12
8000d168:	2f dd       	sub	sp,-12
8000d16a:	f3 e8 00 08 	and	r8,r9,r8
8000d16e:	c0 41       	brne	8000d176 <_vfprintf_r+0x9ca>
8000d170:	ed b5 00 00 	bld	r5,0x0
8000d174:	c4 41       	brne	8000d1fc <_vfprintf_r+0xa50>
8000d176:	ec 02 00 0e 	add	lr,r6,r2
8000d17a:	50 3e       	stdsp	sp[0xc],lr
8000d17c:	40 4c       	lddsp	r12,sp[0x10]
8000d17e:	58 0c       	cp.w	r12,0
8000d180:	c1 50       	breq	8000d1aa <_vfprintf_r+0x9fe>
8000d182:	0d 89       	ld.ub	r9,r6[0x0]
8000d184:	33 08       	mov	r8,48
8000d186:	f0 09 18 00 	cp.b	r9,r8
8000d18a:	c0 b1       	brne	8000d1a0 <_vfprintf_r+0x9f4>
8000d18c:	30 08       	mov	r8,0
8000d18e:	30 09       	mov	r9,0
8000d190:	40 6b       	lddsp	r11,sp[0x18]
8000d192:	40 7a       	lddsp	r10,sp[0x1c]
8000d194:	f0 1f 00 14 	mcall	8000d1e4 <_vfprintf_r+0xa38>
8000d198:	fb b2 00 01 	rsubeq	r2,1
8000d19c:	fb f2 0b ab 	st.weq	sp[0x6ac],r2
8000d1a0:	40 3b       	lddsp	r11,sp[0xc]
8000d1a2:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000d1a6:	10 0b       	add	r11,r8
8000d1a8:	50 3b       	stdsp	sp[0xc],r11
8000d1aa:	40 6b       	lddsp	r11,sp[0x18]
8000d1ac:	30 08       	mov	r8,0
8000d1ae:	30 09       	mov	r9,0
8000d1b0:	40 7a       	lddsp	r10,sp[0x1c]
8000d1b2:	f0 1f 00 0d 	mcall	8000d1e4 <_vfprintf_r+0xa38>
8000d1b6:	c1 d0       	breq	8000d1f0 <_vfprintf_r+0xa44>
8000d1b8:	40 3a       	lddsp	r10,sp[0xc]
8000d1ba:	fb 4a 06 a4 	st.w	sp[1700],r10
8000d1be:	c1 98       	rjmp	8000d1f0 <_vfprintf_r+0xa44>
8000d1c0:	80 00       	ld.sh	r0,r0[0x0]
8000d1c2:	c4 68       	rjmp	8000d24e <_vfprintf_r+0xaa2>
8000d1c4:	80 01       	ld.sh	r1,r0[0x0]
8000d1c6:	0c 88       	andn	r8,r6
8000d1c8:	80 01       	ld.sh	r1,r0[0x0]
8000d1ca:	11 90       	ld.ub	r0,r8[0x1]
8000d1cc:	80 01       	ld.sh	r1,r0[0x0]
8000d1ce:	1f e0       	ld.ub	r0,pc[0x6]
8000d1d0:	80 01       	ld.sh	r1,r0[0x0]
8000d1d2:	1f e4       	ld.ub	r4,pc[0x6]
8000d1d4:	80 01       	ld.sh	r1,r0[0x0]
8000d1d6:	0c b2       	st.h	r6++,r2
8000d1d8:	80 01       	ld.sh	r1,r0[0x0]
8000d1da:	1f e8       	ld.ub	r8,pc[0x6]
8000d1dc:	80 01       	ld.sh	r1,r0[0x0]
8000d1de:	1f ec       	ld.ub	r12,pc[0x6]
8000d1e0:	80 00       	ld.sh	r0,r0[0x0]
8000d1e2:	e9 54 80 01 	st.h	r4[-32767],r4
8000d1e6:	11 02       	ld.w	r2,r8++
8000d1e8:	10 c9       	st.b	r8++,r9
8000d1ea:	fb 48 06 a4 	st.w	sp[1700],r8
8000d1ee:	c0 28       	rjmp	8000d1f2 <_vfprintf_r+0xa46>
8000d1f0:	33 09       	mov	r9,48
8000d1f2:	fa f8 06 a4 	ld.w	r8,sp[1700]
8000d1f6:	40 3e       	lddsp	lr,sp[0xc]
8000d1f8:	1c 38       	cp.w	r8,lr
8000d1fa:	cf 73       	brcs	8000d1e8 <_vfprintf_r+0xa3c>
8000d1fc:	e0 40 00 47 	cp.w	r0,71
8000d200:	5f 09       	sreq	r9
8000d202:	e0 40 00 67 	cp.w	r0,103
8000d206:	5f 08       	sreq	r8
8000d208:	f3 e8 10 08 	or	r8,r9,r8
8000d20c:	fa f9 06 a4 	ld.w	r9,sp[1700]
8000d210:	0c 19       	sub	r9,r6
8000d212:	50 69       	stdsp	sp[0x18],r9
8000d214:	58 08       	cp.w	r8,0
8000d216:	c0 b0       	breq	8000d22c <_vfprintf_r+0xa80>
8000d218:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000d21c:	5b d8       	cp.w	r8,-3
8000d21e:	c0 55       	brlt	8000d228 <_vfprintf_r+0xa7c>
8000d220:	40 2c       	lddsp	r12,sp[0x8]
8000d222:	18 38       	cp.w	r8,r12
8000d224:	e0 8a 00 6a 	brle	8000d2f8 <_vfprintf_r+0xb4c>
8000d228:	20 20       	sub	r0,2
8000d22a:	c0 58       	rjmp	8000d234 <_vfprintf_r+0xa88>
8000d22c:	e0 40 00 65 	cp.w	r0,101
8000d230:	e0 89 00 46 	brgt	8000d2bc <_vfprintf_r+0xb10>
8000d234:	fa fb 06 ac 	ld.w	r11,sp[1708]
8000d238:	fb 60 06 9c 	st.b	sp[1692],r0
8000d23c:	20 1b       	sub	r11,1
8000d23e:	fb 4b 06 ac 	st.w	sp[1708],r11
8000d242:	c0 47       	brpl	8000d24a <_vfprintf_r+0xa9e>
8000d244:	5c 3b       	neg	r11
8000d246:	32 d8       	mov	r8,45
8000d248:	c0 28       	rjmp	8000d24c <_vfprintf_r+0xaa0>
8000d24a:	32 b8       	mov	r8,43
8000d24c:	fb 68 06 9d 	st.b	sp[1693],r8
8000d250:	58 9b       	cp.w	r11,9
8000d252:	e0 8a 00 1d 	brle	8000d28c <_vfprintf_r+0xae0>
8000d256:	fa c9 fa 35 	sub	r9,sp,-1483
8000d25a:	30 aa       	mov	r10,10
8000d25c:	12 98       	mov	r8,r9
8000d25e:	0e 9c       	mov	r12,r7
8000d260:	0c 92       	mov	r2,r6
8000d262:	f6 0a 0c 06 	divs	r6,r11,r10
8000d266:	0e 9b       	mov	r11,r7
8000d268:	2d 0b       	sub	r11,-48
8000d26a:	10 fb       	st.b	--r8,r11
8000d26c:	0c 9b       	mov	r11,r6
8000d26e:	58 96       	cp.w	r6,9
8000d270:	fe 99 ff f9 	brgt	8000d262 <_vfprintf_r+0xab6>
8000d274:	2d 0b       	sub	r11,-48
8000d276:	18 97       	mov	r7,r12
8000d278:	04 96       	mov	r6,r2
8000d27a:	10 fb       	st.b	--r8,r11
8000d27c:	fa ca f9 62 	sub	r10,sp,-1694
8000d280:	c0 38       	rjmp	8000d286 <_vfprintf_r+0xada>
8000d282:	11 3b       	ld.ub	r11,r8++
8000d284:	14 cb       	st.b	r10++,r11
8000d286:	12 38       	cp.w	r8,r9
8000d288:	cf d3       	brcs	8000d282 <_vfprintf_r+0xad6>
8000d28a:	c0 98       	rjmp	8000d29c <_vfprintf_r+0xaf0>
8000d28c:	2d 0b       	sub	r11,-48
8000d28e:	33 08       	mov	r8,48
8000d290:	fb 6b 06 9f 	st.b	sp[1695],r11
8000d294:	fb 68 06 9e 	st.b	sp[1694],r8
8000d298:	fa ca f9 60 	sub	r10,sp,-1696
8000d29c:	fa c8 f9 64 	sub	r8,sp,-1692
8000d2a0:	f4 08 01 08 	sub	r8,r10,r8
8000d2a4:	50 e8       	stdsp	sp[0x38],r8
8000d2a6:	10 92       	mov	r2,r8
8000d2a8:	40 6b       	lddsp	r11,sp[0x18]
8000d2aa:	16 02       	add	r2,r11
8000d2ac:	58 1b       	cp.w	r11,1
8000d2ae:	e0 89 00 05 	brgt	8000d2b8 <_vfprintf_r+0xb0c>
8000d2b2:	ed b5 00 00 	bld	r5,0x0
8000d2b6:	c3 51       	brne	8000d320 <_vfprintf_r+0xb74>
8000d2b8:	2f f2       	sub	r2,-1
8000d2ba:	c3 38       	rjmp	8000d320 <_vfprintf_r+0xb74>
8000d2bc:	e0 40 00 66 	cp.w	r0,102
8000d2c0:	c1 c1       	brne	8000d2f8 <_vfprintf_r+0xb4c>
8000d2c2:	fa f2 06 ac 	ld.w	r2,sp[1708]
8000d2c6:	58 02       	cp.w	r2,0
8000d2c8:	e0 8a 00 0c 	brle	8000d2e0 <_vfprintf_r+0xb34>
8000d2cc:	40 2a       	lddsp	r10,sp[0x8]
8000d2ce:	58 0a       	cp.w	r10,0
8000d2d0:	c0 41       	brne	8000d2d8 <_vfprintf_r+0xb2c>
8000d2d2:	ed b5 00 00 	bld	r5,0x0
8000d2d6:	c2 51       	brne	8000d320 <_vfprintf_r+0xb74>
8000d2d8:	2f f2       	sub	r2,-1
8000d2da:	40 29       	lddsp	r9,sp[0x8]
8000d2dc:	12 02       	add	r2,r9
8000d2de:	c0 b8       	rjmp	8000d2f4 <_vfprintf_r+0xb48>
8000d2e0:	40 28       	lddsp	r8,sp[0x8]
8000d2e2:	58 08       	cp.w	r8,0
8000d2e4:	c0 61       	brne	8000d2f0 <_vfprintf_r+0xb44>
8000d2e6:	ed b5 00 00 	bld	r5,0x0
8000d2ea:	c0 30       	breq	8000d2f0 <_vfprintf_r+0xb44>
8000d2ec:	30 12       	mov	r2,1
8000d2ee:	c1 98       	rjmp	8000d320 <_vfprintf_r+0xb74>
8000d2f0:	40 22       	lddsp	r2,sp[0x8]
8000d2f2:	2f e2       	sub	r2,-2
8000d2f4:	36 60       	mov	r0,102
8000d2f6:	c1 58       	rjmp	8000d320 <_vfprintf_r+0xb74>
8000d2f8:	fa f2 06 ac 	ld.w	r2,sp[1708]
8000d2fc:	40 6e       	lddsp	lr,sp[0x18]
8000d2fe:	1c 32       	cp.w	r2,lr
8000d300:	c0 65       	brlt	8000d30c <_vfprintf_r+0xb60>
8000d302:	ed b5 00 00 	bld	r5,0x0
8000d306:	f7 b2 00 ff 	subeq	r2,-1
8000d30a:	c0 a8       	rjmp	8000d31e <_vfprintf_r+0xb72>
8000d30c:	e4 08 11 02 	rsub	r8,r2,2
8000d310:	40 6c       	lddsp	r12,sp[0x18]
8000d312:	58 02       	cp.w	r2,0
8000d314:	f0 02 17 a0 	movle	r2,r8
8000d318:	f9 b2 09 01 	movgt	r2,1
8000d31c:	18 02       	add	r2,r12
8000d31e:	36 70       	mov	r0,103
8000d320:	40 9b       	lddsp	r11,sp[0x24]
8000d322:	58 0b       	cp.w	r11,0
8000d324:	e0 80 05 9c 	breq	8000de5c <_vfprintf_r+0x16b0>
8000d328:	32 d8       	mov	r8,45
8000d32a:	fb 68 06 bb 	st.b	sp[1723],r8
8000d32e:	e0 8f 05 9b 	bral	8000de64 <_vfprintf_r+0x16b8>
8000d332:	50 a7       	stdsp	sp[0x28],r7
8000d334:	04 94       	mov	r4,r2
8000d336:	0c 97       	mov	r7,r6
8000d338:	02 92       	mov	r2,r1
8000d33a:	06 96       	mov	r6,r3
8000d33c:	40 41       	lddsp	r1,sp[0x10]
8000d33e:	40 93       	lddsp	r3,sp[0x24]
8000d340:	0e 99       	mov	r9,r7
8000d342:	ed b5 00 05 	bld	r5,0x5
8000d346:	c4 81       	brne	8000d3d6 <_vfprintf_r+0xc2a>
8000d348:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000d34c:	40 3e       	lddsp	lr,sp[0xc]
8000d34e:	58 0e       	cp.w	lr,0
8000d350:	c1 d0       	breq	8000d38a <_vfprintf_r+0xbde>
8000d352:	10 36       	cp.w	r6,r8
8000d354:	c0 64       	brge	8000d360 <_vfprintf_r+0xbb4>
8000d356:	fa cc f9 44 	sub	r12,sp,-1724
8000d35a:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000d35e:	c1 d8       	rjmp	8000d398 <_vfprintf_r+0xbec>
8000d360:	fa c8 f9 50 	sub	r8,sp,-1712
8000d364:	1a d8       	st.w	--sp,r8
8000d366:	fa c8 fa b8 	sub	r8,sp,-1352
8000d36a:	04 9a       	mov	r10,r2
8000d36c:	1a d8       	st.w	--sp,r8
8000d36e:	fa c8 fb b4 	sub	r8,sp,-1100
8000d372:	0c 9b       	mov	r11,r6
8000d374:	1a d8       	st.w	--sp,r8
8000d376:	08 9c       	mov	r12,r4
8000d378:	fa c8 f9 40 	sub	r8,sp,-1728
8000d37c:	fa c9 ff b4 	sub	r9,sp,-76
8000d380:	f0 1f 01 5f 	mcall	8000d8fc <_vfprintf_r+0x1150>
8000d384:	2f dd       	sub	sp,-12
8000d386:	78 0a       	ld.w	r10,r12[0x0]
8000d388:	c2 08       	rjmp	8000d3c8 <_vfprintf_r+0xc1c>
8000d38a:	2f f7       	sub	r7,-1
8000d38c:	10 39       	cp.w	r9,r8
8000d38e:	c0 84       	brge	8000d39e <_vfprintf_r+0xbf2>
8000d390:	fa cb f9 44 	sub	r11,sp,-1724
8000d394:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000d398:	ec fa fd 88 	ld.w	r10,r6[-632]
8000d39c:	c1 68       	rjmp	8000d3c8 <_vfprintf_r+0xc1c>
8000d39e:	41 09       	lddsp	r9,sp[0x40]
8000d3a0:	59 f8       	cp.w	r8,31
8000d3a2:	e0 89 00 10 	brgt	8000d3c2 <_vfprintf_r+0xc16>
8000d3a6:	f2 ca ff fc 	sub	r10,r9,-4
8000d3aa:	51 0a       	stdsp	sp[0x40],r10
8000d3ac:	fa c6 f9 44 	sub	r6,sp,-1724
8000d3b0:	72 0a       	ld.w	r10,r9[0x0]
8000d3b2:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000d3b6:	f3 4a fd 88 	st.w	r9[-632],r10
8000d3ba:	2f f8       	sub	r8,-1
8000d3bc:	fb 48 06 b4 	st.w	sp[1716],r8
8000d3c0:	c0 48       	rjmp	8000d3c8 <_vfprintf_r+0xc1c>
8000d3c2:	72 0a       	ld.w	r10,r9[0x0]
8000d3c4:	2f c9       	sub	r9,-4
8000d3c6:	51 09       	stdsp	sp[0x40],r9
8000d3c8:	40 be       	lddsp	lr,sp[0x2c]
8000d3ca:	1c 98       	mov	r8,lr
8000d3cc:	95 1e       	st.w	r10[0x4],lr
8000d3ce:	bf 58       	asr	r8,0x1f
8000d3d0:	95 08       	st.w	r10[0x0],r8
8000d3d2:	fe 9f fa 79 	bral	8000c8c4 <_vfprintf_r+0x118>
8000d3d6:	ed b5 00 04 	bld	r5,0x4
8000d3da:	c4 80       	breq	8000d46a <_vfprintf_r+0xcbe>
8000d3dc:	e2 15 00 40 	andl	r5,0x40,COH
8000d3e0:	c4 50       	breq	8000d46a <_vfprintf_r+0xcbe>
8000d3e2:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000d3e6:	40 3c       	lddsp	r12,sp[0xc]
8000d3e8:	58 0c       	cp.w	r12,0
8000d3ea:	c1 d0       	breq	8000d424 <_vfprintf_r+0xc78>
8000d3ec:	10 36       	cp.w	r6,r8
8000d3ee:	c0 64       	brge	8000d3fa <_vfprintf_r+0xc4e>
8000d3f0:	fa cb f9 44 	sub	r11,sp,-1724
8000d3f4:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000d3f8:	c1 d8       	rjmp	8000d432 <_vfprintf_r+0xc86>
8000d3fa:	fa c8 f9 50 	sub	r8,sp,-1712
8000d3fe:	1a d8       	st.w	--sp,r8
8000d400:	fa c8 fa b8 	sub	r8,sp,-1352
8000d404:	04 9a       	mov	r10,r2
8000d406:	1a d8       	st.w	--sp,r8
8000d408:	fa c8 fb b4 	sub	r8,sp,-1100
8000d40c:	0c 9b       	mov	r11,r6
8000d40e:	1a d8       	st.w	--sp,r8
8000d410:	08 9c       	mov	r12,r4
8000d412:	fa c8 f9 40 	sub	r8,sp,-1728
8000d416:	fa c9 ff b4 	sub	r9,sp,-76
8000d41a:	f0 1f 01 39 	mcall	8000d8fc <_vfprintf_r+0x1150>
8000d41e:	2f dd       	sub	sp,-12
8000d420:	78 0a       	ld.w	r10,r12[0x0]
8000d422:	c2 08       	rjmp	8000d462 <_vfprintf_r+0xcb6>
8000d424:	2f f7       	sub	r7,-1
8000d426:	10 39       	cp.w	r9,r8
8000d428:	c0 84       	brge	8000d438 <_vfprintf_r+0xc8c>
8000d42a:	fa ca f9 44 	sub	r10,sp,-1724
8000d42e:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000d432:	ec fa fd 88 	ld.w	r10,r6[-632]
8000d436:	c1 68       	rjmp	8000d462 <_vfprintf_r+0xcb6>
8000d438:	41 09       	lddsp	r9,sp[0x40]
8000d43a:	59 f8       	cp.w	r8,31
8000d43c:	e0 89 00 10 	brgt	8000d45c <_vfprintf_r+0xcb0>
8000d440:	f2 ca ff fc 	sub	r10,r9,-4
8000d444:	51 0a       	stdsp	sp[0x40],r10
8000d446:	fa c6 f9 44 	sub	r6,sp,-1724
8000d44a:	72 0a       	ld.w	r10,r9[0x0]
8000d44c:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000d450:	f3 4a fd 88 	st.w	r9[-632],r10
8000d454:	2f f8       	sub	r8,-1
8000d456:	fb 48 06 b4 	st.w	sp[1716],r8
8000d45a:	c0 48       	rjmp	8000d462 <_vfprintf_r+0xcb6>
8000d45c:	72 0a       	ld.w	r10,r9[0x0]
8000d45e:	2f c9       	sub	r9,-4
8000d460:	51 09       	stdsp	sp[0x40],r9
8000d462:	40 be       	lddsp	lr,sp[0x2c]
8000d464:	b4 0e       	st.h	r10[0x0],lr
8000d466:	fe 9f fa 2f 	bral	8000c8c4 <_vfprintf_r+0x118>
8000d46a:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000d46e:	40 3c       	lddsp	r12,sp[0xc]
8000d470:	58 0c       	cp.w	r12,0
8000d472:	c1 d0       	breq	8000d4ac <_vfprintf_r+0xd00>
8000d474:	10 36       	cp.w	r6,r8
8000d476:	c0 64       	brge	8000d482 <_vfprintf_r+0xcd6>
8000d478:	fa cb f9 44 	sub	r11,sp,-1724
8000d47c:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000d480:	c1 d8       	rjmp	8000d4ba <_vfprintf_r+0xd0e>
8000d482:	fa c8 f9 50 	sub	r8,sp,-1712
8000d486:	1a d8       	st.w	--sp,r8
8000d488:	fa c8 fa b8 	sub	r8,sp,-1352
8000d48c:	04 9a       	mov	r10,r2
8000d48e:	1a d8       	st.w	--sp,r8
8000d490:	fa c8 fb b4 	sub	r8,sp,-1100
8000d494:	0c 9b       	mov	r11,r6
8000d496:	1a d8       	st.w	--sp,r8
8000d498:	08 9c       	mov	r12,r4
8000d49a:	fa c8 f9 40 	sub	r8,sp,-1728
8000d49e:	fa c9 ff b4 	sub	r9,sp,-76
8000d4a2:	f0 1f 01 17 	mcall	8000d8fc <_vfprintf_r+0x1150>
8000d4a6:	2f dd       	sub	sp,-12
8000d4a8:	78 0a       	ld.w	r10,r12[0x0]
8000d4aa:	c2 08       	rjmp	8000d4ea <_vfprintf_r+0xd3e>
8000d4ac:	2f f7       	sub	r7,-1
8000d4ae:	10 39       	cp.w	r9,r8
8000d4b0:	c0 84       	brge	8000d4c0 <_vfprintf_r+0xd14>
8000d4b2:	fa ca f9 44 	sub	r10,sp,-1724
8000d4b6:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000d4ba:	ec fa fd 88 	ld.w	r10,r6[-632]
8000d4be:	c1 68       	rjmp	8000d4ea <_vfprintf_r+0xd3e>
8000d4c0:	41 09       	lddsp	r9,sp[0x40]
8000d4c2:	59 f8       	cp.w	r8,31
8000d4c4:	e0 89 00 10 	brgt	8000d4e4 <_vfprintf_r+0xd38>
8000d4c8:	f2 ca ff fc 	sub	r10,r9,-4
8000d4cc:	51 0a       	stdsp	sp[0x40],r10
8000d4ce:	fa c6 f9 44 	sub	r6,sp,-1724
8000d4d2:	72 0a       	ld.w	r10,r9[0x0]
8000d4d4:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000d4d8:	f3 4a fd 88 	st.w	r9[-632],r10
8000d4dc:	2f f8       	sub	r8,-1
8000d4de:	fb 48 06 b4 	st.w	sp[1716],r8
8000d4e2:	c0 48       	rjmp	8000d4ea <_vfprintf_r+0xd3e>
8000d4e4:	72 0a       	ld.w	r10,r9[0x0]
8000d4e6:	2f c9       	sub	r9,-4
8000d4e8:	51 09       	stdsp	sp[0x40],r9
8000d4ea:	40 be       	lddsp	lr,sp[0x2c]
8000d4ec:	95 0e       	st.w	r10[0x0],lr
8000d4ee:	fe 9f f9 eb 	bral	8000c8c4 <_vfprintf_r+0x118>
8000d4f2:	50 a7       	stdsp	sp[0x28],r7
8000d4f4:	50 80       	stdsp	sp[0x20],r0
8000d4f6:	0c 97       	mov	r7,r6
8000d4f8:	04 94       	mov	r4,r2
8000d4fa:	06 96       	mov	r6,r3
8000d4fc:	02 92       	mov	r2,r1
8000d4fe:	40 93       	lddsp	r3,sp[0x24]
8000d500:	10 90       	mov	r0,r8
8000d502:	40 41       	lddsp	r1,sp[0x10]
8000d504:	a5 a5       	sbr	r5,0x4
8000d506:	c0 a8       	rjmp	8000d51a <_vfprintf_r+0xd6e>
8000d508:	50 a7       	stdsp	sp[0x28],r7
8000d50a:	50 80       	stdsp	sp[0x20],r0
8000d50c:	0c 97       	mov	r7,r6
8000d50e:	04 94       	mov	r4,r2
8000d510:	06 96       	mov	r6,r3
8000d512:	02 92       	mov	r2,r1
8000d514:	40 93       	lddsp	r3,sp[0x24]
8000d516:	10 90       	mov	r0,r8
8000d518:	40 41       	lddsp	r1,sp[0x10]
8000d51a:	ed b5 00 05 	bld	r5,0x5
8000d51e:	c5 d1       	brne	8000d5d8 <_vfprintf_r+0xe2c>
8000d520:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000d524:	40 3c       	lddsp	r12,sp[0xc]
8000d526:	58 0c       	cp.w	r12,0
8000d528:	c2 60       	breq	8000d574 <_vfprintf_r+0xdc8>
8000d52a:	10 36       	cp.w	r6,r8
8000d52c:	c0 a4       	brge	8000d540 <_vfprintf_r+0xd94>
8000d52e:	fa cb f9 44 	sub	r11,sp,-1724
8000d532:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000d536:	ec e8 fd 88 	ld.d	r8,r6[-632]
8000d53a:	fa e9 00 00 	st.d	sp[0],r8
8000d53e:	c1 88       	rjmp	8000d56e <_vfprintf_r+0xdc2>
8000d540:	fa c8 f9 50 	sub	r8,sp,-1712
8000d544:	1a d8       	st.w	--sp,r8
8000d546:	fa c8 fa b8 	sub	r8,sp,-1352
8000d54a:	04 9a       	mov	r10,r2
8000d54c:	1a d8       	st.w	--sp,r8
8000d54e:	0c 9b       	mov	r11,r6
8000d550:	fa c8 fb b4 	sub	r8,sp,-1100
8000d554:	08 9c       	mov	r12,r4
8000d556:	1a d8       	st.w	--sp,r8
8000d558:	fa c8 f9 40 	sub	r8,sp,-1728
8000d55c:	fa c9 ff b4 	sub	r9,sp,-76
8000d560:	f0 1f 00 e7 	mcall	8000d8fc <_vfprintf_r+0x1150>
8000d564:	2f dd       	sub	sp,-12
8000d566:	f8 ea 00 00 	ld.d	r10,r12[0]
8000d56a:	fa eb 00 00 	st.d	sp[0],r10
8000d56e:	30 08       	mov	r8,0
8000d570:	e0 8f 03 e6 	bral	8000dd3c <_vfprintf_r+0x1590>
8000d574:	ee ca ff ff 	sub	r10,r7,-1
8000d578:	10 37       	cp.w	r7,r8
8000d57a:	c0 b4       	brge	8000d590 <_vfprintf_r+0xde4>
8000d57c:	fa c9 f9 44 	sub	r9,sp,-1724
8000d580:	14 97       	mov	r7,r10
8000d582:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000d586:	ec ea fd 88 	ld.d	r10,r6[-632]
8000d58a:	fa eb 00 00 	st.d	sp[0],r10
8000d58e:	c1 88       	rjmp	8000d5be <_vfprintf_r+0xe12>
8000d590:	41 09       	lddsp	r9,sp[0x40]
8000d592:	59 f8       	cp.w	r8,31
8000d594:	e0 89 00 18 	brgt	8000d5c4 <_vfprintf_r+0xe18>
8000d598:	f2 e6 00 00 	ld.d	r6,r9[0]
8000d59c:	f2 cb ff f8 	sub	r11,r9,-8
8000d5a0:	fa e7 00 00 	st.d	sp[0],r6
8000d5a4:	51 0b       	stdsp	sp[0x40],r11
8000d5a6:	fa c6 f9 44 	sub	r6,sp,-1724
8000d5aa:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000d5ae:	fa e6 00 00 	ld.d	r6,sp[0]
8000d5b2:	f2 e7 fd 88 	st.d	r9[-632],r6
8000d5b6:	2f f8       	sub	r8,-1
8000d5b8:	14 97       	mov	r7,r10
8000d5ba:	fb 48 06 b4 	st.w	sp[1716],r8
8000d5be:	40 38       	lddsp	r8,sp[0xc]
8000d5c0:	e0 8f 03 be 	bral	8000dd3c <_vfprintf_r+0x1590>
8000d5c4:	f2 e6 00 00 	ld.d	r6,r9[0]
8000d5c8:	40 38       	lddsp	r8,sp[0xc]
8000d5ca:	fa e7 00 00 	st.d	sp[0],r6
8000d5ce:	2f 89       	sub	r9,-8
8000d5d0:	14 97       	mov	r7,r10
8000d5d2:	51 09       	stdsp	sp[0x40],r9
8000d5d4:	e0 8f 03 b4 	bral	8000dd3c <_vfprintf_r+0x1590>
8000d5d8:	ed b5 00 04 	bld	r5,0x4
8000d5dc:	c1 61       	brne	8000d608 <_vfprintf_r+0xe5c>
8000d5de:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000d5e2:	40 3e       	lddsp	lr,sp[0xc]
8000d5e4:	58 0e       	cp.w	lr,0
8000d5e6:	c0 80       	breq	8000d5f6 <_vfprintf_r+0xe4a>
8000d5e8:	10 36       	cp.w	r6,r8
8000d5ea:	c6 74       	brge	8000d6b8 <_vfprintf_r+0xf0c>
8000d5ec:	fa cc f9 44 	sub	r12,sp,-1724
8000d5f0:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000d5f4:	c8 08       	rjmp	8000d6f4 <_vfprintf_r+0xf48>
8000d5f6:	ee ca ff ff 	sub	r10,r7,-1
8000d5fa:	10 37       	cp.w	r7,r8
8000d5fc:	c7 f4       	brge	8000d6fa <_vfprintf_r+0xf4e>
8000d5fe:	fa cb f9 44 	sub	r11,sp,-1724
8000d602:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000d606:	c7 68       	rjmp	8000d6f2 <_vfprintf_r+0xf46>
8000d608:	ed b5 00 06 	bld	r5,0x6
8000d60c:	c4 a1       	brne	8000d6a0 <_vfprintf_r+0xef4>
8000d60e:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000d612:	40 3c       	lddsp	r12,sp[0xc]
8000d614:	58 0c       	cp.w	r12,0
8000d616:	c1 d0       	breq	8000d650 <_vfprintf_r+0xea4>
8000d618:	10 36       	cp.w	r6,r8
8000d61a:	c0 64       	brge	8000d626 <_vfprintf_r+0xe7a>
8000d61c:	fa cb f9 44 	sub	r11,sp,-1724
8000d620:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000d624:	c1 f8       	rjmp	8000d662 <_vfprintf_r+0xeb6>
8000d626:	fa c8 f9 50 	sub	r8,sp,-1712
8000d62a:	1a d8       	st.w	--sp,r8
8000d62c:	fa c8 fa b8 	sub	r8,sp,-1352
8000d630:	1a d8       	st.w	--sp,r8
8000d632:	fa c8 fb b4 	sub	r8,sp,-1100
8000d636:	1a d8       	st.w	--sp,r8
8000d638:	fa c8 f9 40 	sub	r8,sp,-1728
8000d63c:	fa c9 ff b4 	sub	r9,sp,-76
8000d640:	04 9a       	mov	r10,r2
8000d642:	0c 9b       	mov	r11,r6
8000d644:	08 9c       	mov	r12,r4
8000d646:	f0 1f 00 ae 	mcall	8000d8fc <_vfprintf_r+0x1150>
8000d64a:	2f dd       	sub	sp,-12
8000d64c:	98 18       	ld.sh	r8,r12[0x2]
8000d64e:	c2 68       	rjmp	8000d69a <_vfprintf_r+0xeee>
8000d650:	ee ca ff ff 	sub	r10,r7,-1
8000d654:	10 37       	cp.w	r7,r8
8000d656:	c0 94       	brge	8000d668 <_vfprintf_r+0xebc>
8000d658:	fa c9 f9 44 	sub	r9,sp,-1724
8000d65c:	14 97       	mov	r7,r10
8000d65e:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000d662:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
8000d666:	c1 a8       	rjmp	8000d69a <_vfprintf_r+0xeee>
8000d668:	41 09       	lddsp	r9,sp[0x40]
8000d66a:	59 f8       	cp.w	r8,31
8000d66c:	e0 89 00 13 	brgt	8000d692 <_vfprintf_r+0xee6>
8000d670:	f2 cb ff fc 	sub	r11,r9,-4
8000d674:	51 0b       	stdsp	sp[0x40],r11
8000d676:	72 09       	ld.w	r9,r9[0x0]
8000d678:	fa c6 f9 44 	sub	r6,sp,-1724
8000d67c:	ec 08 00 3b 	add	r11,r6,r8<<0x3
8000d680:	2f f8       	sub	r8,-1
8000d682:	f7 49 fd 88 	st.w	r11[-632],r9
8000d686:	fb 48 06 b4 	st.w	sp[1716],r8
8000d68a:	14 97       	mov	r7,r10
8000d68c:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
8000d690:	c0 58       	rjmp	8000d69a <_vfprintf_r+0xeee>
8000d692:	92 18       	ld.sh	r8,r9[0x2]
8000d694:	14 97       	mov	r7,r10
8000d696:	2f c9       	sub	r9,-4
8000d698:	51 09       	stdsp	sp[0x40],r9
8000d69a:	5c 78       	castu.h	r8
8000d69c:	50 18       	stdsp	sp[0x4],r8
8000d69e:	c4 68       	rjmp	8000d72a <_vfprintf_r+0xf7e>
8000d6a0:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000d6a4:	40 3c       	lddsp	r12,sp[0xc]
8000d6a6:	58 0c       	cp.w	r12,0
8000d6a8:	c1 d0       	breq	8000d6e2 <_vfprintf_r+0xf36>
8000d6aa:	10 36       	cp.w	r6,r8
8000d6ac:	c0 64       	brge	8000d6b8 <_vfprintf_r+0xf0c>
8000d6ae:	fa cb f9 44 	sub	r11,sp,-1724
8000d6b2:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000d6b6:	c1 f8       	rjmp	8000d6f4 <_vfprintf_r+0xf48>
8000d6b8:	fa c8 f9 50 	sub	r8,sp,-1712
8000d6bc:	1a d8       	st.w	--sp,r8
8000d6be:	fa c8 fa b8 	sub	r8,sp,-1352
8000d6c2:	0c 9b       	mov	r11,r6
8000d6c4:	1a d8       	st.w	--sp,r8
8000d6c6:	fa c8 fb b4 	sub	r8,sp,-1100
8000d6ca:	04 9a       	mov	r10,r2
8000d6cc:	1a d8       	st.w	--sp,r8
8000d6ce:	08 9c       	mov	r12,r4
8000d6d0:	fa c8 f9 40 	sub	r8,sp,-1728
8000d6d4:	fa c9 ff b4 	sub	r9,sp,-76
8000d6d8:	f0 1f 00 89 	mcall	8000d8fc <_vfprintf_r+0x1150>
8000d6dc:	2f dd       	sub	sp,-12
8000d6de:	78 0b       	ld.w	r11,r12[0x0]
8000d6e0:	c2 48       	rjmp	8000d728 <_vfprintf_r+0xf7c>
8000d6e2:	ee ca ff ff 	sub	r10,r7,-1
8000d6e6:	10 37       	cp.w	r7,r8
8000d6e8:	c0 94       	brge	8000d6fa <_vfprintf_r+0xf4e>
8000d6ea:	fa c9 f9 44 	sub	r9,sp,-1724
8000d6ee:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000d6f2:	14 97       	mov	r7,r10
8000d6f4:	ec fb fd 88 	ld.w	r11,r6[-632]
8000d6f8:	c1 88       	rjmp	8000d728 <_vfprintf_r+0xf7c>
8000d6fa:	41 09       	lddsp	r9,sp[0x40]
8000d6fc:	59 f8       	cp.w	r8,31
8000d6fe:	e0 89 00 11 	brgt	8000d720 <_vfprintf_r+0xf74>
8000d702:	f2 cb ff fc 	sub	r11,r9,-4
8000d706:	51 0b       	stdsp	sp[0x40],r11
8000d708:	fa c6 f9 44 	sub	r6,sp,-1724
8000d70c:	72 0b       	ld.w	r11,r9[0x0]
8000d70e:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000d712:	f3 4b fd 88 	st.w	r9[-632],r11
8000d716:	2f f8       	sub	r8,-1
8000d718:	14 97       	mov	r7,r10
8000d71a:	fb 48 06 b4 	st.w	sp[1716],r8
8000d71e:	c0 58       	rjmp	8000d728 <_vfprintf_r+0xf7c>
8000d720:	72 0b       	ld.w	r11,r9[0x0]
8000d722:	14 97       	mov	r7,r10
8000d724:	2f c9       	sub	r9,-4
8000d726:	51 09       	stdsp	sp[0x40],r9
8000d728:	50 1b       	stdsp	sp[0x4],r11
8000d72a:	30 0e       	mov	lr,0
8000d72c:	50 0e       	stdsp	sp[0x0],lr
8000d72e:	1c 98       	mov	r8,lr
8000d730:	e0 8f 03 06 	bral	8000dd3c <_vfprintf_r+0x1590>
8000d734:	50 a7       	stdsp	sp[0x28],r7
8000d736:	50 80       	stdsp	sp[0x20],r0
8000d738:	0c 97       	mov	r7,r6
8000d73a:	04 94       	mov	r4,r2
8000d73c:	06 96       	mov	r6,r3
8000d73e:	02 92       	mov	r2,r1
8000d740:	40 93       	lddsp	r3,sp[0x24]
8000d742:	40 41       	lddsp	r1,sp[0x10]
8000d744:	0e 99       	mov	r9,r7
8000d746:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000d74a:	40 3c       	lddsp	r12,sp[0xc]
8000d74c:	58 0c       	cp.w	r12,0
8000d74e:	c1 d0       	breq	8000d788 <_vfprintf_r+0xfdc>
8000d750:	10 36       	cp.w	r6,r8
8000d752:	c0 64       	brge	8000d75e <_vfprintf_r+0xfb2>
8000d754:	fa cb f9 44 	sub	r11,sp,-1724
8000d758:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000d75c:	c1 d8       	rjmp	8000d796 <_vfprintf_r+0xfea>
8000d75e:	fa c8 f9 50 	sub	r8,sp,-1712
8000d762:	1a d8       	st.w	--sp,r8
8000d764:	fa c8 fa b8 	sub	r8,sp,-1352
8000d768:	1a d8       	st.w	--sp,r8
8000d76a:	fa c8 fb b4 	sub	r8,sp,-1100
8000d76e:	1a d8       	st.w	--sp,r8
8000d770:	fa c9 ff b4 	sub	r9,sp,-76
8000d774:	fa c8 f9 40 	sub	r8,sp,-1728
8000d778:	04 9a       	mov	r10,r2
8000d77a:	0c 9b       	mov	r11,r6
8000d77c:	08 9c       	mov	r12,r4
8000d77e:	f0 1f 00 60 	mcall	8000d8fc <_vfprintf_r+0x1150>
8000d782:	2f dd       	sub	sp,-12
8000d784:	78 09       	ld.w	r9,r12[0x0]
8000d786:	c2 18       	rjmp	8000d7c8 <_vfprintf_r+0x101c>
8000d788:	2f f7       	sub	r7,-1
8000d78a:	10 39       	cp.w	r9,r8
8000d78c:	c0 84       	brge	8000d79c <_vfprintf_r+0xff0>
8000d78e:	fa ca f9 44 	sub	r10,sp,-1724
8000d792:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000d796:	ec f9 fd 88 	ld.w	r9,r6[-632]
8000d79a:	c1 78       	rjmp	8000d7c8 <_vfprintf_r+0x101c>
8000d79c:	41 09       	lddsp	r9,sp[0x40]
8000d79e:	59 f8       	cp.w	r8,31
8000d7a0:	e0 89 00 10 	brgt	8000d7c0 <_vfprintf_r+0x1014>
8000d7a4:	f2 ca ff fc 	sub	r10,r9,-4
8000d7a8:	51 0a       	stdsp	sp[0x40],r10
8000d7aa:	fa c6 f9 44 	sub	r6,sp,-1724
8000d7ae:	72 09       	ld.w	r9,r9[0x0]
8000d7b0:	ec 08 00 3a 	add	r10,r6,r8<<0x3
8000d7b4:	f5 49 fd 88 	st.w	r10[-632],r9
8000d7b8:	2f f8       	sub	r8,-1
8000d7ba:	fb 48 06 b4 	st.w	sp[1716],r8
8000d7be:	c0 58       	rjmp	8000d7c8 <_vfprintf_r+0x101c>
8000d7c0:	f2 c8 ff fc 	sub	r8,r9,-4
8000d7c4:	51 08       	stdsp	sp[0x40],r8
8000d7c6:	72 09       	ld.w	r9,r9[0x0]
8000d7c8:	33 08       	mov	r8,48
8000d7ca:	fb 68 06 b8 	st.b	sp[1720],r8
8000d7ce:	37 88       	mov	r8,120
8000d7d0:	30 0e       	mov	lr,0
8000d7d2:	fb 68 06 b9 	st.b	sp[1721],r8
8000d7d6:	4c bc       	lddpc	r12,8000d900 <_vfprintf_r+0x1154>
8000d7d8:	50 19       	stdsp	sp[0x4],r9
8000d7da:	a1 b5       	sbr	r5,0x1
8000d7dc:	50 0e       	stdsp	sp[0x0],lr
8000d7de:	50 dc       	stdsp	sp[0x34],r12
8000d7e0:	30 28       	mov	r8,2
8000d7e2:	37 80       	mov	r0,120
8000d7e4:	e0 8f 02 ac 	bral	8000dd3c <_vfprintf_r+0x1590>
8000d7e8:	50 a7       	stdsp	sp[0x28],r7
8000d7ea:	50 80       	stdsp	sp[0x20],r0
8000d7ec:	10 90       	mov	r0,r8
8000d7ee:	30 08       	mov	r8,0
8000d7f0:	fb 68 06 bb 	st.b	sp[1723],r8
8000d7f4:	0c 97       	mov	r7,r6
8000d7f6:	04 94       	mov	r4,r2
8000d7f8:	06 96       	mov	r6,r3
8000d7fa:	02 92       	mov	r2,r1
8000d7fc:	40 93       	lddsp	r3,sp[0x24]
8000d7fe:	40 41       	lddsp	r1,sp[0x10]
8000d800:	0e 99       	mov	r9,r7
8000d802:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000d806:	40 3b       	lddsp	r11,sp[0xc]
8000d808:	58 0b       	cp.w	r11,0
8000d80a:	c1 d0       	breq	8000d844 <_vfprintf_r+0x1098>
8000d80c:	10 36       	cp.w	r6,r8
8000d80e:	c0 64       	brge	8000d81a <_vfprintf_r+0x106e>
8000d810:	fa ca f9 44 	sub	r10,sp,-1724
8000d814:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000d818:	c1 d8       	rjmp	8000d852 <_vfprintf_r+0x10a6>
8000d81a:	fa c8 f9 50 	sub	r8,sp,-1712
8000d81e:	1a d8       	st.w	--sp,r8
8000d820:	fa c8 fa b8 	sub	r8,sp,-1352
8000d824:	1a d8       	st.w	--sp,r8
8000d826:	fa c8 fb b4 	sub	r8,sp,-1100
8000d82a:	0c 9b       	mov	r11,r6
8000d82c:	1a d8       	st.w	--sp,r8
8000d82e:	04 9a       	mov	r10,r2
8000d830:	fa c8 f9 40 	sub	r8,sp,-1728
8000d834:	fa c9 ff b4 	sub	r9,sp,-76
8000d838:	08 9c       	mov	r12,r4
8000d83a:	f0 1f 00 31 	mcall	8000d8fc <_vfprintf_r+0x1150>
8000d83e:	2f dd       	sub	sp,-12
8000d840:	78 06       	ld.w	r6,r12[0x0]
8000d842:	c2 08       	rjmp	8000d882 <_vfprintf_r+0x10d6>
8000d844:	2f f7       	sub	r7,-1
8000d846:	10 39       	cp.w	r9,r8
8000d848:	c0 84       	brge	8000d858 <_vfprintf_r+0x10ac>
8000d84a:	fa c9 f9 44 	sub	r9,sp,-1724
8000d84e:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000d852:	ec f6 fd 88 	ld.w	r6,r6[-632]
8000d856:	c1 68       	rjmp	8000d882 <_vfprintf_r+0x10d6>
8000d858:	41 09       	lddsp	r9,sp[0x40]
8000d85a:	59 f8       	cp.w	r8,31
8000d85c:	e0 89 00 10 	brgt	8000d87c <_vfprintf_r+0x10d0>
8000d860:	f2 ca ff fc 	sub	r10,r9,-4
8000d864:	51 0a       	stdsp	sp[0x40],r10
8000d866:	72 06       	ld.w	r6,r9[0x0]
8000d868:	fa ce f9 44 	sub	lr,sp,-1724
8000d86c:	fc 08 00 39 	add	r9,lr,r8<<0x3
8000d870:	f3 46 fd 88 	st.w	r9[-632],r6
8000d874:	2f f8       	sub	r8,-1
8000d876:	fb 48 06 b4 	st.w	sp[1716],r8
8000d87a:	c0 48       	rjmp	8000d882 <_vfprintf_r+0x10d6>
8000d87c:	72 06       	ld.w	r6,r9[0x0]
8000d87e:	2f c9       	sub	r9,-4
8000d880:	51 09       	stdsp	sp[0x40],r9
8000d882:	40 2c       	lddsp	r12,sp[0x8]
8000d884:	58 0c       	cp.w	r12,0
8000d886:	c1 05       	brlt	8000d8a6 <_vfprintf_r+0x10fa>
8000d888:	18 9a       	mov	r10,r12
8000d88a:	30 0b       	mov	r11,0
8000d88c:	0c 9c       	mov	r12,r6
8000d88e:	f0 1f 00 1e 	mcall	8000d904 <_vfprintf_r+0x1158>
8000d892:	e0 80 02 e8 	breq	8000de62 <_vfprintf_r+0x16b6>
8000d896:	f8 06 01 02 	sub	r2,r12,r6
8000d89a:	40 2b       	lddsp	r11,sp[0x8]
8000d89c:	16 32       	cp.w	r2,r11
8000d89e:	e0 89 02 e2 	brgt	8000de62 <_vfprintf_r+0x16b6>
8000d8a2:	e0 8f 02 dd 	bral	8000de5c <_vfprintf_r+0x16b0>
8000d8a6:	30 0a       	mov	r10,0
8000d8a8:	0c 9c       	mov	r12,r6
8000d8aa:	50 2a       	stdsp	sp[0x8],r10
8000d8ac:	f0 1f 00 17 	mcall	8000d908 <_vfprintf_r+0x115c>
8000d8b0:	18 92       	mov	r2,r12
8000d8b2:	e0 8f 02 db 	bral	8000de68 <_vfprintf_r+0x16bc>
8000d8b6:	50 a7       	stdsp	sp[0x28],r7
8000d8b8:	50 80       	stdsp	sp[0x20],r0
8000d8ba:	0c 97       	mov	r7,r6
8000d8bc:	04 94       	mov	r4,r2
8000d8be:	06 96       	mov	r6,r3
8000d8c0:	02 92       	mov	r2,r1
8000d8c2:	40 93       	lddsp	r3,sp[0x24]
8000d8c4:	10 90       	mov	r0,r8
8000d8c6:	40 41       	lddsp	r1,sp[0x10]
8000d8c8:	a5 a5       	sbr	r5,0x4
8000d8ca:	c0 a8       	rjmp	8000d8de <_vfprintf_r+0x1132>
8000d8cc:	50 a7       	stdsp	sp[0x28],r7
8000d8ce:	50 80       	stdsp	sp[0x20],r0
8000d8d0:	0c 97       	mov	r7,r6
8000d8d2:	04 94       	mov	r4,r2
8000d8d4:	06 96       	mov	r6,r3
8000d8d6:	02 92       	mov	r2,r1
8000d8d8:	40 93       	lddsp	r3,sp[0x24]
8000d8da:	10 90       	mov	r0,r8
8000d8dc:	40 41       	lddsp	r1,sp[0x10]
8000d8de:	ed b5 00 05 	bld	r5,0x5
8000d8e2:	c5 d1       	brne	8000d99c <_vfprintf_r+0x11f0>
8000d8e4:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000d8e8:	40 39       	lddsp	r9,sp[0xc]
8000d8ea:	58 09       	cp.w	r9,0
8000d8ec:	c2 80       	breq	8000d93c <_vfprintf_r+0x1190>
8000d8ee:	10 36       	cp.w	r6,r8
8000d8f0:	c0 e4       	brge	8000d90c <_vfprintf_r+0x1160>
8000d8f2:	fa c8 f9 44 	sub	r8,sp,-1724
8000d8f6:	f0 06 00 36 	add	r6,r8,r6<<0x3
8000d8fa:	c2 a8       	rjmp	8000d94e <_vfprintf_r+0x11a2>
8000d8fc:	80 00       	ld.sh	r0,r0[0x0]
8000d8fe:	c4 68       	rjmp	8000d98a <_vfprintf_r+0x11de>
8000d900:	80 01       	ld.sh	r1,r0[0x0]
8000d902:	1f f0       	ld.ub	r0,pc[0x7]
8000d904:	80 01       	ld.sh	r1,r0[0x0]
8000d906:	03 0c       	ld.w	r12,r1++
8000d908:	80 00       	ld.sh	r0,r0[0x0]
8000d90a:	c4 30       	breq	8000d990 <_vfprintf_r+0x11e4>
8000d90c:	fa c8 f9 50 	sub	r8,sp,-1712
8000d910:	1a d8       	st.w	--sp,r8
8000d912:	fa c8 fa b8 	sub	r8,sp,-1352
8000d916:	1a d8       	st.w	--sp,r8
8000d918:	fa c8 fb b4 	sub	r8,sp,-1100
8000d91c:	1a d8       	st.w	--sp,r8
8000d91e:	fa c8 f9 40 	sub	r8,sp,-1728
8000d922:	fa c9 ff b4 	sub	r9,sp,-76
8000d926:	04 9a       	mov	r10,r2
8000d928:	0c 9b       	mov	r11,r6
8000d92a:	08 9c       	mov	r12,r4
8000d92c:	f0 1f 00 c8 	mcall	8000dc4c <_vfprintf_r+0x14a0>
8000d930:	2f dd       	sub	sp,-12
8000d932:	f8 e8 00 00 	ld.d	r8,r12[0]
8000d936:	fa e9 00 00 	st.d	sp[0],r8
8000d93a:	c2 e8       	rjmp	8000d996 <_vfprintf_r+0x11ea>
8000d93c:	ee ca ff ff 	sub	r10,r7,-1
8000d940:	10 37       	cp.w	r7,r8
8000d942:	c0 b4       	brge	8000d958 <_vfprintf_r+0x11ac>
8000d944:	fa c8 f9 44 	sub	r8,sp,-1724
8000d948:	14 97       	mov	r7,r10
8000d94a:	f0 06 00 36 	add	r6,r8,r6<<0x3
8000d94e:	ec ea fd 88 	ld.d	r10,r6[-632]
8000d952:	fa eb 00 00 	st.d	sp[0],r10
8000d956:	c2 08       	rjmp	8000d996 <_vfprintf_r+0x11ea>
8000d958:	41 09       	lddsp	r9,sp[0x40]
8000d95a:	59 f8       	cp.w	r8,31
8000d95c:	e0 89 00 16 	brgt	8000d988 <_vfprintf_r+0x11dc>
8000d960:	f2 e6 00 00 	ld.d	r6,r9[0]
8000d964:	f2 cb ff f8 	sub	r11,r9,-8
8000d968:	fa e7 00 00 	st.d	sp[0],r6
8000d96c:	51 0b       	stdsp	sp[0x40],r11
8000d96e:	fa c6 f9 44 	sub	r6,sp,-1724
8000d972:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000d976:	fa e6 00 00 	ld.d	r6,sp[0]
8000d97a:	f2 e7 fd 88 	st.d	r9[-632],r6
8000d97e:	2f f8       	sub	r8,-1
8000d980:	14 97       	mov	r7,r10
8000d982:	fb 48 06 b4 	st.w	sp[1716],r8
8000d986:	c0 88       	rjmp	8000d996 <_vfprintf_r+0x11ea>
8000d988:	f2 e6 00 00 	ld.d	r6,r9[0]
8000d98c:	2f 89       	sub	r9,-8
8000d98e:	fa e7 00 00 	st.d	sp[0],r6
8000d992:	51 09       	stdsp	sp[0x40],r9
8000d994:	14 97       	mov	r7,r10
8000d996:	30 18       	mov	r8,1
8000d998:	e0 8f 01 d2 	bral	8000dd3c <_vfprintf_r+0x1590>
8000d99c:	ed b5 00 04 	bld	r5,0x4
8000d9a0:	c1 61       	brne	8000d9cc <_vfprintf_r+0x1220>
8000d9a2:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000d9a6:	40 3e       	lddsp	lr,sp[0xc]
8000d9a8:	58 0e       	cp.w	lr,0
8000d9aa:	c0 80       	breq	8000d9ba <_vfprintf_r+0x120e>
8000d9ac:	10 36       	cp.w	r6,r8
8000d9ae:	c6 74       	brge	8000da7c <_vfprintf_r+0x12d0>
8000d9b0:	fa cc f9 44 	sub	r12,sp,-1724
8000d9b4:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000d9b8:	c8 08       	rjmp	8000dab8 <_vfprintf_r+0x130c>
8000d9ba:	ee ca ff ff 	sub	r10,r7,-1
8000d9be:	10 37       	cp.w	r7,r8
8000d9c0:	c7 f4       	brge	8000dabe <_vfprintf_r+0x1312>
8000d9c2:	fa cb f9 44 	sub	r11,sp,-1724
8000d9c6:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000d9ca:	c7 68       	rjmp	8000dab6 <_vfprintf_r+0x130a>
8000d9cc:	ed b5 00 06 	bld	r5,0x6
8000d9d0:	c4 a1       	brne	8000da64 <_vfprintf_r+0x12b8>
8000d9d2:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000d9d6:	40 3c       	lddsp	r12,sp[0xc]
8000d9d8:	58 0c       	cp.w	r12,0
8000d9da:	c1 d0       	breq	8000da14 <_vfprintf_r+0x1268>
8000d9dc:	10 36       	cp.w	r6,r8
8000d9de:	c0 64       	brge	8000d9ea <_vfprintf_r+0x123e>
8000d9e0:	fa cb f9 44 	sub	r11,sp,-1724
8000d9e4:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000d9e8:	c1 f8       	rjmp	8000da26 <_vfprintf_r+0x127a>
8000d9ea:	fa c8 f9 50 	sub	r8,sp,-1712
8000d9ee:	1a d8       	st.w	--sp,r8
8000d9f0:	fa c8 fa b8 	sub	r8,sp,-1352
8000d9f4:	1a d8       	st.w	--sp,r8
8000d9f6:	fa c8 fb b4 	sub	r8,sp,-1100
8000d9fa:	1a d8       	st.w	--sp,r8
8000d9fc:	fa c8 f9 40 	sub	r8,sp,-1728
8000da00:	fa c9 ff b4 	sub	r9,sp,-76
8000da04:	04 9a       	mov	r10,r2
8000da06:	0c 9b       	mov	r11,r6
8000da08:	08 9c       	mov	r12,r4
8000da0a:	f0 1f 00 91 	mcall	8000dc4c <_vfprintf_r+0x14a0>
8000da0e:	2f dd       	sub	sp,-12
8000da10:	98 18       	ld.sh	r8,r12[0x2]
8000da12:	c2 68       	rjmp	8000da5e <_vfprintf_r+0x12b2>
8000da14:	ee ca ff ff 	sub	r10,r7,-1
8000da18:	10 37       	cp.w	r7,r8
8000da1a:	c0 94       	brge	8000da2c <_vfprintf_r+0x1280>
8000da1c:	fa c9 f9 44 	sub	r9,sp,-1724
8000da20:	14 97       	mov	r7,r10
8000da22:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000da26:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
8000da2a:	c1 a8       	rjmp	8000da5e <_vfprintf_r+0x12b2>
8000da2c:	41 09       	lddsp	r9,sp[0x40]
8000da2e:	59 f8       	cp.w	r8,31
8000da30:	e0 89 00 13 	brgt	8000da56 <_vfprintf_r+0x12aa>
8000da34:	f2 cb ff fc 	sub	r11,r9,-4
8000da38:	51 0b       	stdsp	sp[0x40],r11
8000da3a:	72 09       	ld.w	r9,r9[0x0]
8000da3c:	fa c6 f9 44 	sub	r6,sp,-1724
8000da40:	ec 08 00 3b 	add	r11,r6,r8<<0x3
8000da44:	2f f8       	sub	r8,-1
8000da46:	f7 49 fd 88 	st.w	r11[-632],r9
8000da4a:	fb 48 06 b4 	st.w	sp[1716],r8
8000da4e:	14 97       	mov	r7,r10
8000da50:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
8000da54:	c0 58       	rjmp	8000da5e <_vfprintf_r+0x12b2>
8000da56:	92 18       	ld.sh	r8,r9[0x2]
8000da58:	14 97       	mov	r7,r10
8000da5a:	2f c9       	sub	r9,-4
8000da5c:	51 09       	stdsp	sp[0x40],r9
8000da5e:	5c 78       	castu.h	r8
8000da60:	50 18       	stdsp	sp[0x4],r8
8000da62:	c4 68       	rjmp	8000daee <_vfprintf_r+0x1342>
8000da64:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000da68:	40 3c       	lddsp	r12,sp[0xc]
8000da6a:	58 0c       	cp.w	r12,0
8000da6c:	c1 d0       	breq	8000daa6 <_vfprintf_r+0x12fa>
8000da6e:	10 36       	cp.w	r6,r8
8000da70:	c0 64       	brge	8000da7c <_vfprintf_r+0x12d0>
8000da72:	fa cb f9 44 	sub	r11,sp,-1724
8000da76:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000da7a:	c1 f8       	rjmp	8000dab8 <_vfprintf_r+0x130c>
8000da7c:	fa c8 f9 50 	sub	r8,sp,-1712
8000da80:	1a d8       	st.w	--sp,r8
8000da82:	fa c8 fa b8 	sub	r8,sp,-1352
8000da86:	0c 9b       	mov	r11,r6
8000da88:	1a d8       	st.w	--sp,r8
8000da8a:	fa c8 fb b4 	sub	r8,sp,-1100
8000da8e:	04 9a       	mov	r10,r2
8000da90:	1a d8       	st.w	--sp,r8
8000da92:	08 9c       	mov	r12,r4
8000da94:	fa c8 f9 40 	sub	r8,sp,-1728
8000da98:	fa c9 ff b4 	sub	r9,sp,-76
8000da9c:	f0 1f 00 6c 	mcall	8000dc4c <_vfprintf_r+0x14a0>
8000daa0:	2f dd       	sub	sp,-12
8000daa2:	78 0b       	ld.w	r11,r12[0x0]
8000daa4:	c2 48       	rjmp	8000daec <_vfprintf_r+0x1340>
8000daa6:	ee ca ff ff 	sub	r10,r7,-1
8000daaa:	10 37       	cp.w	r7,r8
8000daac:	c0 94       	brge	8000dabe <_vfprintf_r+0x1312>
8000daae:	fa c9 f9 44 	sub	r9,sp,-1724
8000dab2:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000dab6:	14 97       	mov	r7,r10
8000dab8:	ec fb fd 88 	ld.w	r11,r6[-632]
8000dabc:	c1 88       	rjmp	8000daec <_vfprintf_r+0x1340>
8000dabe:	41 09       	lddsp	r9,sp[0x40]
8000dac0:	59 f8       	cp.w	r8,31
8000dac2:	e0 89 00 11 	brgt	8000dae4 <_vfprintf_r+0x1338>
8000dac6:	f2 cb ff fc 	sub	r11,r9,-4
8000daca:	51 0b       	stdsp	sp[0x40],r11
8000dacc:	fa c6 f9 44 	sub	r6,sp,-1724
8000dad0:	72 0b       	ld.w	r11,r9[0x0]
8000dad2:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000dad6:	f3 4b fd 88 	st.w	r9[-632],r11
8000dada:	2f f8       	sub	r8,-1
8000dadc:	14 97       	mov	r7,r10
8000dade:	fb 48 06 b4 	st.w	sp[1716],r8
8000dae2:	c0 58       	rjmp	8000daec <_vfprintf_r+0x1340>
8000dae4:	72 0b       	ld.w	r11,r9[0x0]
8000dae6:	14 97       	mov	r7,r10
8000dae8:	2f c9       	sub	r9,-4
8000daea:	51 09       	stdsp	sp[0x40],r9
8000daec:	50 1b       	stdsp	sp[0x4],r11
8000daee:	30 0e       	mov	lr,0
8000daf0:	30 18       	mov	r8,1
8000daf2:	50 0e       	stdsp	sp[0x0],lr
8000daf4:	c2 49       	rjmp	8000dd3c <_vfprintf_r+0x1590>
8000daf6:	50 a7       	stdsp	sp[0x28],r7
8000daf8:	50 80       	stdsp	sp[0x20],r0
8000dafa:	0c 97       	mov	r7,r6
8000dafc:	04 94       	mov	r4,r2
8000dafe:	06 96       	mov	r6,r3
8000db00:	02 92       	mov	r2,r1
8000db02:	4d 4c       	lddpc	r12,8000dc50 <_vfprintf_r+0x14a4>
8000db04:	40 93       	lddsp	r3,sp[0x24]
8000db06:	10 90       	mov	r0,r8
8000db08:	40 41       	lddsp	r1,sp[0x10]
8000db0a:	50 dc       	stdsp	sp[0x34],r12
8000db0c:	ed b5 00 05 	bld	r5,0x5
8000db10:	c5 51       	brne	8000dbba <_vfprintf_r+0x140e>
8000db12:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000db16:	40 3b       	lddsp	r11,sp[0xc]
8000db18:	58 0b       	cp.w	r11,0
8000db1a:	c2 20       	breq	8000db5e <_vfprintf_r+0x13b2>
8000db1c:	10 36       	cp.w	r6,r8
8000db1e:	c0 a4       	brge	8000db32 <_vfprintf_r+0x1386>
8000db20:	fa ca f9 44 	sub	r10,sp,-1724
8000db24:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000db28:	ec e8 fd 88 	ld.d	r8,r6[-632]
8000db2c:	fa e9 00 00 	st.d	sp[0],r8
8000db30:	cf 58       	rjmp	8000dd1a <_vfprintf_r+0x156e>
8000db32:	fa c8 f9 50 	sub	r8,sp,-1712
8000db36:	1a d8       	st.w	--sp,r8
8000db38:	fa c8 fa b8 	sub	r8,sp,-1352
8000db3c:	04 9a       	mov	r10,r2
8000db3e:	1a d8       	st.w	--sp,r8
8000db40:	0c 9b       	mov	r11,r6
8000db42:	fa c8 fb b4 	sub	r8,sp,-1100
8000db46:	08 9c       	mov	r12,r4
8000db48:	1a d8       	st.w	--sp,r8
8000db4a:	fa c8 f9 40 	sub	r8,sp,-1728
8000db4e:	fa c9 ff b4 	sub	r9,sp,-76
8000db52:	f0 1f 00 3f 	mcall	8000dc4c <_vfprintf_r+0x14a0>
8000db56:	2f dd       	sub	sp,-12
8000db58:	f8 ea 00 00 	ld.d	r10,r12[0]
8000db5c:	c0 c8       	rjmp	8000db74 <_vfprintf_r+0x13c8>
8000db5e:	ee ca ff ff 	sub	r10,r7,-1
8000db62:	10 37       	cp.w	r7,r8
8000db64:	c0 b4       	brge	8000db7a <_vfprintf_r+0x13ce>
8000db66:	fa c9 f9 44 	sub	r9,sp,-1724
8000db6a:	14 97       	mov	r7,r10
8000db6c:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000db70:	ec ea fd 88 	ld.d	r10,r6[-632]
8000db74:	fa eb 00 00 	st.d	sp[0],r10
8000db78:	cd 18       	rjmp	8000dd1a <_vfprintf_r+0x156e>
8000db7a:	41 09       	lddsp	r9,sp[0x40]
8000db7c:	59 f8       	cp.w	r8,31
8000db7e:	e0 89 00 16 	brgt	8000dbaa <_vfprintf_r+0x13fe>
8000db82:	f2 e6 00 00 	ld.d	r6,r9[0]
8000db86:	f2 cb ff f8 	sub	r11,r9,-8
8000db8a:	fa e7 00 00 	st.d	sp[0],r6
8000db8e:	51 0b       	stdsp	sp[0x40],r11
8000db90:	fa c6 f9 44 	sub	r6,sp,-1724
8000db94:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000db98:	fa e6 00 00 	ld.d	r6,sp[0]
8000db9c:	f2 e7 fd 88 	st.d	r9[-632],r6
8000dba0:	2f f8       	sub	r8,-1
8000dba2:	14 97       	mov	r7,r10
8000dba4:	fb 48 06 b4 	st.w	sp[1716],r8
8000dba8:	cb 98       	rjmp	8000dd1a <_vfprintf_r+0x156e>
8000dbaa:	f2 e6 00 00 	ld.d	r6,r9[0]
8000dbae:	2f 89       	sub	r9,-8
8000dbb0:	fa e7 00 00 	st.d	sp[0],r6
8000dbb4:	51 09       	stdsp	sp[0x40],r9
8000dbb6:	14 97       	mov	r7,r10
8000dbb8:	cb 18       	rjmp	8000dd1a <_vfprintf_r+0x156e>
8000dbba:	ed b5 00 04 	bld	r5,0x4
8000dbbe:	c1 71       	brne	8000dbec <_vfprintf_r+0x1440>
8000dbc0:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000dbc4:	40 3e       	lddsp	lr,sp[0xc]
8000dbc6:	58 0e       	cp.w	lr,0
8000dbc8:	c0 80       	breq	8000dbd8 <_vfprintf_r+0x142c>
8000dbca:	10 36       	cp.w	r6,r8
8000dbcc:	c6 c4       	brge	8000dca4 <_vfprintf_r+0x14f8>
8000dbce:	fa cc f9 44 	sub	r12,sp,-1724
8000dbd2:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000dbd6:	c8 58       	rjmp	8000dce0 <_vfprintf_r+0x1534>
8000dbd8:	ee ca ff ff 	sub	r10,r7,-1
8000dbdc:	10 37       	cp.w	r7,r8
8000dbde:	e0 84 00 84 	brge	8000dce6 <_vfprintf_r+0x153a>
8000dbe2:	fa cb f9 44 	sub	r11,sp,-1724
8000dbe6:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000dbea:	c7 a8       	rjmp	8000dcde <_vfprintf_r+0x1532>
8000dbec:	ed b5 00 06 	bld	r5,0x6
8000dbf0:	c4 e1       	brne	8000dc8c <_vfprintf_r+0x14e0>
8000dbf2:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000dbf6:	40 3c       	lddsp	r12,sp[0xc]
8000dbf8:	58 0c       	cp.w	r12,0
8000dbfa:	c1 d0       	breq	8000dc34 <_vfprintf_r+0x1488>
8000dbfc:	10 36       	cp.w	r6,r8
8000dbfe:	c0 64       	brge	8000dc0a <_vfprintf_r+0x145e>
8000dc00:	fa cb f9 44 	sub	r11,sp,-1724
8000dc04:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000dc08:	c1 f8       	rjmp	8000dc46 <_vfprintf_r+0x149a>
8000dc0a:	fa c8 f9 50 	sub	r8,sp,-1712
8000dc0e:	1a d8       	st.w	--sp,r8
8000dc10:	fa c8 fa b8 	sub	r8,sp,-1352
8000dc14:	1a d8       	st.w	--sp,r8
8000dc16:	fa c8 fb b4 	sub	r8,sp,-1100
8000dc1a:	1a d8       	st.w	--sp,r8
8000dc1c:	fa c8 f9 40 	sub	r8,sp,-1728
8000dc20:	fa c9 ff b4 	sub	r9,sp,-76
8000dc24:	04 9a       	mov	r10,r2
8000dc26:	0c 9b       	mov	r11,r6
8000dc28:	08 9c       	mov	r12,r4
8000dc2a:	f0 1f 00 09 	mcall	8000dc4c <_vfprintf_r+0x14a0>
8000dc2e:	2f dd       	sub	sp,-12
8000dc30:	98 18       	ld.sh	r8,r12[0x2]
8000dc32:	c2 a8       	rjmp	8000dc86 <_vfprintf_r+0x14da>
8000dc34:	ee ca ff ff 	sub	r10,r7,-1
8000dc38:	10 37       	cp.w	r7,r8
8000dc3a:	c0 d4       	brge	8000dc54 <_vfprintf_r+0x14a8>
8000dc3c:	fa c9 f9 44 	sub	r9,sp,-1724
8000dc40:	14 97       	mov	r7,r10
8000dc42:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000dc46:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
8000dc4a:	c1 e8       	rjmp	8000dc86 <_vfprintf_r+0x14da>
8000dc4c:	80 00       	ld.sh	r0,r0[0x0]
8000dc4e:	c4 68       	rjmp	8000dcda <_vfprintf_r+0x152e>
8000dc50:	80 01       	ld.sh	r1,r0[0x0]
8000dc52:	1f f0       	ld.ub	r0,pc[0x7]
8000dc54:	41 09       	lddsp	r9,sp[0x40]
8000dc56:	59 f8       	cp.w	r8,31
8000dc58:	e0 89 00 13 	brgt	8000dc7e <_vfprintf_r+0x14d2>
8000dc5c:	f2 cb ff fc 	sub	r11,r9,-4
8000dc60:	51 0b       	stdsp	sp[0x40],r11
8000dc62:	72 09       	ld.w	r9,r9[0x0]
8000dc64:	fa c6 f9 44 	sub	r6,sp,-1724
8000dc68:	ec 08 00 3b 	add	r11,r6,r8<<0x3
8000dc6c:	2f f8       	sub	r8,-1
8000dc6e:	f7 49 fd 88 	st.w	r11[-632],r9
8000dc72:	fb 48 06 b4 	st.w	sp[1716],r8
8000dc76:	14 97       	mov	r7,r10
8000dc78:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
8000dc7c:	c0 58       	rjmp	8000dc86 <_vfprintf_r+0x14da>
8000dc7e:	92 18       	ld.sh	r8,r9[0x2]
8000dc80:	14 97       	mov	r7,r10
8000dc82:	2f c9       	sub	r9,-4
8000dc84:	51 09       	stdsp	sp[0x40],r9
8000dc86:	5c 78       	castu.h	r8
8000dc88:	50 18       	stdsp	sp[0x4],r8
8000dc8a:	c4 68       	rjmp	8000dd16 <_vfprintf_r+0x156a>
8000dc8c:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000dc90:	40 3c       	lddsp	r12,sp[0xc]
8000dc92:	58 0c       	cp.w	r12,0
8000dc94:	c1 d0       	breq	8000dcce <_vfprintf_r+0x1522>
8000dc96:	10 36       	cp.w	r6,r8
8000dc98:	c0 64       	brge	8000dca4 <_vfprintf_r+0x14f8>
8000dc9a:	fa cb f9 44 	sub	r11,sp,-1724
8000dc9e:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000dca2:	c1 f8       	rjmp	8000dce0 <_vfprintf_r+0x1534>
8000dca4:	fa c8 f9 50 	sub	r8,sp,-1712
8000dca8:	1a d8       	st.w	--sp,r8
8000dcaa:	fa c8 fa b8 	sub	r8,sp,-1352
8000dcae:	0c 9b       	mov	r11,r6
8000dcb0:	1a d8       	st.w	--sp,r8
8000dcb2:	fa c8 fb b4 	sub	r8,sp,-1100
8000dcb6:	04 9a       	mov	r10,r2
8000dcb8:	1a d8       	st.w	--sp,r8
8000dcba:	08 9c       	mov	r12,r4
8000dcbc:	fa c8 f9 40 	sub	r8,sp,-1728
8000dcc0:	fa c9 ff b4 	sub	r9,sp,-76
8000dcc4:	f0 1f 00 cb 	mcall	8000dff0 <_vfprintf_r+0x1844>
8000dcc8:	2f dd       	sub	sp,-12
8000dcca:	78 0b       	ld.w	r11,r12[0x0]
8000dccc:	c2 48       	rjmp	8000dd14 <_vfprintf_r+0x1568>
8000dcce:	ee ca ff ff 	sub	r10,r7,-1
8000dcd2:	10 37       	cp.w	r7,r8
8000dcd4:	c0 94       	brge	8000dce6 <_vfprintf_r+0x153a>
8000dcd6:	fa c9 f9 44 	sub	r9,sp,-1724
8000dcda:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000dcde:	14 97       	mov	r7,r10
8000dce0:	ec fb fd 88 	ld.w	r11,r6[-632]
8000dce4:	c1 88       	rjmp	8000dd14 <_vfprintf_r+0x1568>
8000dce6:	41 09       	lddsp	r9,sp[0x40]
8000dce8:	59 f8       	cp.w	r8,31
8000dcea:	e0 89 00 11 	brgt	8000dd0c <_vfprintf_r+0x1560>
8000dcee:	f2 cb ff fc 	sub	r11,r9,-4
8000dcf2:	51 0b       	stdsp	sp[0x40],r11
8000dcf4:	fa c6 f9 44 	sub	r6,sp,-1724
8000dcf8:	72 0b       	ld.w	r11,r9[0x0]
8000dcfa:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000dcfe:	f3 4b fd 88 	st.w	r9[-632],r11
8000dd02:	2f f8       	sub	r8,-1
8000dd04:	14 97       	mov	r7,r10
8000dd06:	fb 48 06 b4 	st.w	sp[1716],r8
8000dd0a:	c0 58       	rjmp	8000dd14 <_vfprintf_r+0x1568>
8000dd0c:	72 0b       	ld.w	r11,r9[0x0]
8000dd0e:	14 97       	mov	r7,r10
8000dd10:	2f c9       	sub	r9,-4
8000dd12:	51 09       	stdsp	sp[0x40],r9
8000dd14:	50 1b       	stdsp	sp[0x4],r11
8000dd16:	30 0e       	mov	lr,0
8000dd18:	50 0e       	stdsp	sp[0x0],lr
8000dd1a:	40 08       	lddsp	r8,sp[0x0]
8000dd1c:	40 1c       	lddsp	r12,sp[0x4]
8000dd1e:	18 48       	or	r8,r12
8000dd20:	5f 19       	srne	r9
8000dd22:	0a 98       	mov	r8,r5
8000dd24:	eb e9 00 09 	and	r9,r5,r9
8000dd28:	a1 b8       	sbr	r8,0x1
8000dd2a:	58 09       	cp.w	r9,0
8000dd2c:	c0 70       	breq	8000dd3a <_vfprintf_r+0x158e>
8000dd2e:	10 95       	mov	r5,r8
8000dd30:	fb 60 06 b9 	st.b	sp[1721],r0
8000dd34:	33 08       	mov	r8,48
8000dd36:	fb 68 06 b8 	st.b	sp[1720],r8
8000dd3a:	30 28       	mov	r8,2
8000dd3c:	30 09       	mov	r9,0
8000dd3e:	fb 69 06 bb 	st.b	sp[1723],r9
8000dd42:	0a 99       	mov	r9,r5
8000dd44:	a7 d9       	cbr	r9,0x7
8000dd46:	40 2b       	lddsp	r11,sp[0x8]
8000dd48:	40 16       	lddsp	r6,sp[0x4]
8000dd4a:	58 0b       	cp.w	r11,0
8000dd4c:	5f 1a       	srne	r10
8000dd4e:	f2 05 17 40 	movge	r5,r9
8000dd52:	fa c2 f9 78 	sub	r2,sp,-1672
8000dd56:	40 09       	lddsp	r9,sp[0x0]
8000dd58:	0c 49       	or	r9,r6
8000dd5a:	5f 19       	srne	r9
8000dd5c:	f5 e9 10 09 	or	r9,r10,r9
8000dd60:	c5 c0       	breq	8000de18 <_vfprintf_r+0x166c>
8000dd62:	30 19       	mov	r9,1
8000dd64:	f2 08 18 00 	cp.b	r8,r9
8000dd68:	c0 60       	breq	8000dd74 <_vfprintf_r+0x15c8>
8000dd6a:	30 29       	mov	r9,2
8000dd6c:	f2 08 18 00 	cp.b	r8,r9
8000dd70:	c0 41       	brne	8000dd78 <_vfprintf_r+0x15cc>
8000dd72:	c3 c8       	rjmp	8000ddea <_vfprintf_r+0x163e>
8000dd74:	04 96       	mov	r6,r2
8000dd76:	c3 08       	rjmp	8000ddd6 <_vfprintf_r+0x162a>
8000dd78:	04 96       	mov	r6,r2
8000dd7a:	fa e8 00 00 	ld.d	r8,sp[0]
8000dd7e:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
8000dd82:	2d 0a       	sub	r10,-48
8000dd84:	0c fa       	st.b	--r6,r10
8000dd86:	f0 0b 16 03 	lsr	r11,r8,0x3
8000dd8a:	f2 0c 16 03 	lsr	r12,r9,0x3
8000dd8e:	f7 e9 11 db 	or	r11,r11,r9<<0x1d
8000dd92:	18 99       	mov	r9,r12
8000dd94:	16 98       	mov	r8,r11
8000dd96:	58 08       	cp.w	r8,0
8000dd98:	5c 29       	cpc	r9
8000dd9a:	cf 21       	brne	8000dd7e <_vfprintf_r+0x15d2>
8000dd9c:	fa e9 00 00 	st.d	sp[0],r8
8000dda0:	ed b5 00 00 	bld	r5,0x0
8000dda4:	c4 51       	brne	8000de2e <_vfprintf_r+0x1682>
8000dda6:	33 09       	mov	r9,48
8000dda8:	f2 0a 18 00 	cp.b	r10,r9
8000ddac:	c4 10       	breq	8000de2e <_vfprintf_r+0x1682>
8000ddae:	0c f9       	st.b	--r6,r9
8000ddb0:	c3 f8       	rjmp	8000de2e <_vfprintf_r+0x1682>
8000ddb2:	fa ea 00 00 	ld.d	r10,sp[0]
8000ddb6:	30 a8       	mov	r8,10
8000ddb8:	30 09       	mov	r9,0
8000ddba:	f0 1f 00 8f 	mcall	8000dff4 <_vfprintf_r+0x1848>
8000ddbe:	30 a8       	mov	r8,10
8000ddc0:	2d 0a       	sub	r10,-48
8000ddc2:	30 09       	mov	r9,0
8000ddc4:	ac 8a       	st.b	r6[0x0],r10
8000ddc6:	fa ea 00 00 	ld.d	r10,sp[0]
8000ddca:	f0 1f 00 8c 	mcall	8000dff8 <_vfprintf_r+0x184c>
8000ddce:	16 99       	mov	r9,r11
8000ddd0:	14 98       	mov	r8,r10
8000ddd2:	fa e9 00 00 	st.d	sp[0],r8
8000ddd6:	20 16       	sub	r6,1
8000ddd8:	fa ea 00 00 	ld.d	r10,sp[0]
8000dddc:	58 9a       	cp.w	r10,9
8000ddde:	5c 2b       	cpc	r11
8000dde0:	fe 9b ff e9 	brhi	8000ddb2 <_vfprintf_r+0x1606>
8000dde4:	1b f8       	ld.ub	r8,sp[0x7]
8000dde6:	2d 08       	sub	r8,-48
8000dde8:	c2 08       	rjmp	8000de28 <_vfprintf_r+0x167c>
8000ddea:	04 96       	mov	r6,r2
8000ddec:	fa e8 00 00 	ld.d	r8,sp[0]
8000ddf0:	f5 d8 c0 04 	bfextu	r10,r8,0x0,0x4
8000ddf4:	40 de       	lddsp	lr,sp[0x34]
8000ddf6:	fc 0a 07 0a 	ld.ub	r10,lr[r10]
8000ddfa:	0c fa       	st.b	--r6,r10
8000ddfc:	f2 0b 16 04 	lsr	r11,r9,0x4
8000de00:	f0 0a 16 04 	lsr	r10,r8,0x4
8000de04:	f5 e9 11 ca 	or	r10,r10,r9<<0x1c
8000de08:	16 99       	mov	r9,r11
8000de0a:	14 98       	mov	r8,r10
8000de0c:	58 08       	cp.w	r8,0
8000de0e:	5c 29       	cpc	r9
8000de10:	cf 01       	brne	8000ddf0 <_vfprintf_r+0x1644>
8000de12:	fa e9 00 00 	st.d	sp[0],r8
8000de16:	c0 c8       	rjmp	8000de2e <_vfprintf_r+0x1682>
8000de18:	58 08       	cp.w	r8,0
8000de1a:	c0 91       	brne	8000de2c <_vfprintf_r+0x1680>
8000de1c:	ed b5 00 00 	bld	r5,0x0
8000de20:	c0 61       	brne	8000de2c <_vfprintf_r+0x1680>
8000de22:	fa c6 f9 79 	sub	r6,sp,-1671
8000de26:	33 08       	mov	r8,48
8000de28:	ac 88       	st.b	r6[0x0],r8
8000de2a:	c0 28       	rjmp	8000de2e <_vfprintf_r+0x1682>
8000de2c:	04 96       	mov	r6,r2
8000de2e:	0c 12       	sub	r2,r6
8000de30:	c1 c8       	rjmp	8000de68 <_vfprintf_r+0x16bc>
8000de32:	50 a7       	stdsp	sp[0x28],r7
8000de34:	50 80       	stdsp	sp[0x20],r0
8000de36:	40 93       	lddsp	r3,sp[0x24]
8000de38:	0c 97       	mov	r7,r6
8000de3a:	10 90       	mov	r0,r8
8000de3c:	04 94       	mov	r4,r2
8000de3e:	40 41       	lddsp	r1,sp[0x10]
8000de40:	58 08       	cp.w	r8,0
8000de42:	e0 80 04 65 	breq	8000e70c <_vfprintf_r+0x1f60>
8000de46:	fb 68 06 60 	st.b	sp[1632],r8
8000de4a:	30 0c       	mov	r12,0
8000de4c:	30 08       	mov	r8,0
8000de4e:	30 12       	mov	r2,1
8000de50:	fb 68 06 bb 	st.b	sp[1723],r8
8000de54:	50 2c       	stdsp	sp[0x8],r12
8000de56:	fa c6 f9 a0 	sub	r6,sp,-1632
8000de5a:	c0 78       	rjmp	8000de68 <_vfprintf_r+0x16bc>
8000de5c:	30 0b       	mov	r11,0
8000de5e:	50 2b       	stdsp	sp[0x8],r11
8000de60:	c0 48       	rjmp	8000de68 <_vfprintf_r+0x16bc>
8000de62:	40 22       	lddsp	r2,sp[0x8]
8000de64:	30 0a       	mov	r10,0
8000de66:	50 2a       	stdsp	sp[0x8],r10
8000de68:	40 29       	lddsp	r9,sp[0x8]
8000de6a:	e4 09 0c 49 	max	r9,r2,r9
8000de6e:	fb 38 06 bb 	ld.ub	r8,sp[1723]
8000de72:	50 39       	stdsp	sp[0xc],r9
8000de74:	0a 9e       	mov	lr,r5
8000de76:	30 09       	mov	r9,0
8000de78:	e2 1e 00 02 	andl	lr,0x2,COH
8000de7c:	f2 08 18 00 	cp.b	r8,r9
8000de80:	fb f8 10 03 	ld.wne	r8,sp[0xc]
8000de84:	f7 b8 01 ff 	subne	r8,-1
8000de88:	fb f8 1a 03 	st.wne	sp[0xc],r8
8000de8c:	0a 9b       	mov	r11,r5
8000de8e:	58 0e       	cp.w	lr,0
8000de90:	fb fc 10 03 	ld.wne	r12,sp[0xc]
8000de94:	f7 bc 01 fe 	subne	r12,-2
8000de98:	fb fc 1a 03 	st.wne	sp[0xc],r12
8000de9c:	e2 1b 00 84 	andl	r11,0x84,COH
8000dea0:	50 fe       	stdsp	sp[0x3c],lr
8000dea2:	50 9b       	stdsp	sp[0x24],r11
8000dea4:	c4 51       	brne	8000df2e <_vfprintf_r+0x1782>
8000dea6:	40 8a       	lddsp	r10,sp[0x20]
8000dea8:	40 39       	lddsp	r9,sp[0xc]
8000deaa:	12 1a       	sub	r10,r9
8000deac:	50 4a       	stdsp	sp[0x10],r10
8000deae:	58 0a       	cp.w	r10,0
8000deb0:	e0 89 00 1f 	brgt	8000deee <_vfprintf_r+0x1742>
8000deb4:	c3 d8       	rjmp	8000df2e <_vfprintf_r+0x1782>
8000deb6:	2f 09       	sub	r9,-16
8000deb8:	2f f8       	sub	r8,-1
8000deba:	4d 1e       	lddpc	lr,8000dffc <_vfprintf_r+0x1850>
8000debc:	31 0c       	mov	r12,16
8000debe:	fb 49 06 90 	st.w	sp[1680],r9
8000dec2:	87 0e       	st.w	r3[0x0],lr
8000dec4:	87 1c       	st.w	r3[0x4],r12
8000dec6:	fb 48 06 8c 	st.w	sp[1676],r8
8000deca:	58 78       	cp.w	r8,7
8000decc:	e0 89 00 04 	brgt	8000ded4 <_vfprintf_r+0x1728>
8000ded0:	2f 83       	sub	r3,-8
8000ded2:	c0 b8       	rjmp	8000dee8 <_vfprintf_r+0x173c>
8000ded4:	fa ca f9 78 	sub	r10,sp,-1672
8000ded8:	02 9b       	mov	r11,r1
8000deda:	08 9c       	mov	r12,r4
8000dedc:	f0 1f 00 49 	mcall	8000e000 <_vfprintf_r+0x1854>
8000dee0:	e0 81 04 27 	brne	8000e72e <_vfprintf_r+0x1f82>
8000dee4:	fa c3 f9 e0 	sub	r3,sp,-1568
8000dee8:	40 4b       	lddsp	r11,sp[0x10]
8000deea:	21 0b       	sub	r11,16
8000deec:	50 4b       	stdsp	sp[0x10],r11
8000deee:	fa f9 06 90 	ld.w	r9,sp[1680]
8000def2:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000def6:	4c 2a       	lddpc	r10,8000dffc <_vfprintf_r+0x1850>
8000def8:	40 4e       	lddsp	lr,sp[0x10]
8000defa:	59 0e       	cp.w	lr,16
8000defc:	fe 99 ff dd 	brgt	8000deb6 <_vfprintf_r+0x170a>
8000df00:	1c 09       	add	r9,lr
8000df02:	2f f8       	sub	r8,-1
8000df04:	87 0a       	st.w	r3[0x0],r10
8000df06:	fb 49 06 90 	st.w	sp[1680],r9
8000df0a:	87 1e       	st.w	r3[0x4],lr
8000df0c:	fb 48 06 8c 	st.w	sp[1676],r8
8000df10:	58 78       	cp.w	r8,7
8000df12:	e0 89 00 04 	brgt	8000df1a <_vfprintf_r+0x176e>
8000df16:	2f 83       	sub	r3,-8
8000df18:	c0 b8       	rjmp	8000df2e <_vfprintf_r+0x1782>
8000df1a:	fa ca f9 78 	sub	r10,sp,-1672
8000df1e:	02 9b       	mov	r11,r1
8000df20:	08 9c       	mov	r12,r4
8000df22:	f0 1f 00 38 	mcall	8000e000 <_vfprintf_r+0x1854>
8000df26:	e0 81 04 04 	brne	8000e72e <_vfprintf_r+0x1f82>
8000df2a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000df2e:	30 09       	mov	r9,0
8000df30:	fb 38 06 bb 	ld.ub	r8,sp[1723]
8000df34:	f2 08 18 00 	cp.b	r8,r9
8000df38:	c1 f0       	breq	8000df76 <_vfprintf_r+0x17ca>
8000df3a:	fa f8 06 90 	ld.w	r8,sp[1680]
8000df3e:	fa c9 f9 45 	sub	r9,sp,-1723
8000df42:	2f f8       	sub	r8,-1
8000df44:	87 09       	st.w	r3[0x0],r9
8000df46:	fb 48 06 90 	st.w	sp[1680],r8
8000df4a:	30 19       	mov	r9,1
8000df4c:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000df50:	87 19       	st.w	r3[0x4],r9
8000df52:	2f f8       	sub	r8,-1
8000df54:	fb 48 06 8c 	st.w	sp[1676],r8
8000df58:	58 78       	cp.w	r8,7
8000df5a:	e0 89 00 04 	brgt	8000df62 <_vfprintf_r+0x17b6>
8000df5e:	2f 83       	sub	r3,-8
8000df60:	c0 b8       	rjmp	8000df76 <_vfprintf_r+0x17ca>
8000df62:	fa ca f9 78 	sub	r10,sp,-1672
8000df66:	02 9b       	mov	r11,r1
8000df68:	08 9c       	mov	r12,r4
8000df6a:	f0 1f 00 26 	mcall	8000e000 <_vfprintf_r+0x1854>
8000df6e:	e0 81 03 e0 	brne	8000e72e <_vfprintf_r+0x1f82>
8000df72:	fa c3 f9 e0 	sub	r3,sp,-1568
8000df76:	40 fc       	lddsp	r12,sp[0x3c]
8000df78:	58 0c       	cp.w	r12,0
8000df7a:	c1 f0       	breq	8000dfb8 <_vfprintf_r+0x180c>
8000df7c:	fa f8 06 90 	ld.w	r8,sp[1680]
8000df80:	fa c9 f9 48 	sub	r9,sp,-1720
8000df84:	2f e8       	sub	r8,-2
8000df86:	87 09       	st.w	r3[0x0],r9
8000df88:	fb 48 06 90 	st.w	sp[1680],r8
8000df8c:	30 29       	mov	r9,2
8000df8e:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000df92:	87 19       	st.w	r3[0x4],r9
8000df94:	2f f8       	sub	r8,-1
8000df96:	fb 48 06 8c 	st.w	sp[1676],r8
8000df9a:	58 78       	cp.w	r8,7
8000df9c:	e0 89 00 04 	brgt	8000dfa4 <_vfprintf_r+0x17f8>
8000dfa0:	2f 83       	sub	r3,-8
8000dfa2:	c0 b8       	rjmp	8000dfb8 <_vfprintf_r+0x180c>
8000dfa4:	fa ca f9 78 	sub	r10,sp,-1672
8000dfa8:	02 9b       	mov	r11,r1
8000dfaa:	08 9c       	mov	r12,r4
8000dfac:	f0 1f 00 15 	mcall	8000e000 <_vfprintf_r+0x1854>
8000dfb0:	e0 81 03 bf 	brne	8000e72e <_vfprintf_r+0x1f82>
8000dfb4:	fa c3 f9 e0 	sub	r3,sp,-1568
8000dfb8:	40 9b       	lddsp	r11,sp[0x24]
8000dfba:	e0 4b 00 80 	cp.w	r11,128
8000dfbe:	c5 21       	brne	8000e062 <_vfprintf_r+0x18b6>
8000dfc0:	40 8a       	lddsp	r10,sp[0x20]
8000dfc2:	40 39       	lddsp	r9,sp[0xc]
8000dfc4:	12 1a       	sub	r10,r9
8000dfc6:	50 4a       	stdsp	sp[0x10],r10
8000dfc8:	58 0a       	cp.w	r10,0
8000dfca:	e0 89 00 2c 	brgt	8000e022 <_vfprintf_r+0x1876>
8000dfce:	c4 a8       	rjmp	8000e062 <_vfprintf_r+0x18b6>
8000dfd0:	2f 09       	sub	r9,-16
8000dfd2:	2f f8       	sub	r8,-1
8000dfd4:	48 ce       	lddpc	lr,8000e004 <_vfprintf_r+0x1858>
8000dfd6:	31 0c       	mov	r12,16
8000dfd8:	fb 49 06 90 	st.w	sp[1680],r9
8000dfdc:	87 0e       	st.w	r3[0x0],lr
8000dfde:	87 1c       	st.w	r3[0x4],r12
8000dfe0:	fb 48 06 8c 	st.w	sp[1676],r8
8000dfe4:	58 78       	cp.w	r8,7
8000dfe6:	e0 89 00 11 	brgt	8000e008 <_vfprintf_r+0x185c>
8000dfea:	2f 83       	sub	r3,-8
8000dfec:	c1 88       	rjmp	8000e01c <_vfprintf_r+0x1870>
8000dfee:	00 00       	add	r0,r0
8000dff0:	80 00       	ld.sh	r0,r0[0x0]
8000dff2:	c4 68       	rjmp	8000e07e <_vfprintf_r+0x18d2>
8000dff4:	80 01       	ld.sh	r1,r0[0x0]
8000dff6:	15 10       	ld.sh	r0,r10++
8000dff8:	80 00       	ld.sh	r0,r0[0x0]
8000dffa:	c0 36       	brmi	8000e000 <_vfprintf_r+0x1854>
8000dffc:	80 01       	ld.sh	r1,r0[0x0]
8000dffe:	20 08       	sub	r8,0
8000e000:	80 00       	ld.sh	r0,r0[0x0]
8000e002:	c7 8c       	rcall	8000e0f2 <_vfprintf_r+0x1946>
8000e004:	80 01       	ld.sh	r1,r0[0x0]
8000e006:	20 18       	sub	r8,1
8000e008:	fa ca f9 78 	sub	r10,sp,-1672
8000e00c:	02 9b       	mov	r11,r1
8000e00e:	08 9c       	mov	r12,r4
8000e010:	f0 1f 00 4c 	mcall	8000e140 <_vfprintf_r+0x1994>
8000e014:	e0 81 03 8d 	brne	8000e72e <_vfprintf_r+0x1f82>
8000e018:	fa c3 f9 e0 	sub	r3,sp,-1568
8000e01c:	40 4b       	lddsp	r11,sp[0x10]
8000e01e:	21 0b       	sub	r11,16
8000e020:	50 4b       	stdsp	sp[0x10],r11
8000e022:	fa f9 06 90 	ld.w	r9,sp[1680]
8000e026:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000e02a:	4c 7a       	lddpc	r10,8000e144 <_vfprintf_r+0x1998>
8000e02c:	40 4e       	lddsp	lr,sp[0x10]
8000e02e:	59 0e       	cp.w	lr,16
8000e030:	fe 99 ff d0 	brgt	8000dfd0 <_vfprintf_r+0x1824>
8000e034:	1c 09       	add	r9,lr
8000e036:	2f f8       	sub	r8,-1
8000e038:	87 0a       	st.w	r3[0x0],r10
8000e03a:	fb 49 06 90 	st.w	sp[1680],r9
8000e03e:	87 1e       	st.w	r3[0x4],lr
8000e040:	fb 48 06 8c 	st.w	sp[1676],r8
8000e044:	58 78       	cp.w	r8,7
8000e046:	e0 89 00 04 	brgt	8000e04e <_vfprintf_r+0x18a2>
8000e04a:	2f 83       	sub	r3,-8
8000e04c:	c0 b8       	rjmp	8000e062 <_vfprintf_r+0x18b6>
8000e04e:	fa ca f9 78 	sub	r10,sp,-1672
8000e052:	02 9b       	mov	r11,r1
8000e054:	08 9c       	mov	r12,r4
8000e056:	f0 1f 00 3b 	mcall	8000e140 <_vfprintf_r+0x1994>
8000e05a:	e0 81 03 6a 	brne	8000e72e <_vfprintf_r+0x1f82>
8000e05e:	fa c3 f9 e0 	sub	r3,sp,-1568
8000e062:	40 2c       	lddsp	r12,sp[0x8]
8000e064:	04 1c       	sub	r12,r2
8000e066:	50 2c       	stdsp	sp[0x8],r12
8000e068:	58 0c       	cp.w	r12,0
8000e06a:	e0 89 00 1f 	brgt	8000e0a8 <_vfprintf_r+0x18fc>
8000e06e:	c3 d8       	rjmp	8000e0e8 <_vfprintf_r+0x193c>
8000e070:	2f 09       	sub	r9,-16
8000e072:	2f f8       	sub	r8,-1
8000e074:	4b 4b       	lddpc	r11,8000e144 <_vfprintf_r+0x1998>
8000e076:	31 0a       	mov	r10,16
8000e078:	fb 49 06 90 	st.w	sp[1680],r9
8000e07c:	87 0b       	st.w	r3[0x0],r11
8000e07e:	87 1a       	st.w	r3[0x4],r10
8000e080:	fb 48 06 8c 	st.w	sp[1676],r8
8000e084:	58 78       	cp.w	r8,7
8000e086:	e0 89 00 04 	brgt	8000e08e <_vfprintf_r+0x18e2>
8000e08a:	2f 83       	sub	r3,-8
8000e08c:	c0 b8       	rjmp	8000e0a2 <_vfprintf_r+0x18f6>
8000e08e:	fa ca f9 78 	sub	r10,sp,-1672
8000e092:	02 9b       	mov	r11,r1
8000e094:	08 9c       	mov	r12,r4
8000e096:	f0 1f 00 2b 	mcall	8000e140 <_vfprintf_r+0x1994>
8000e09a:	e0 81 03 4a 	brne	8000e72e <_vfprintf_r+0x1f82>
8000e09e:	fa c3 f9 e0 	sub	r3,sp,-1568
8000e0a2:	40 29       	lddsp	r9,sp[0x8]
8000e0a4:	21 09       	sub	r9,16
8000e0a6:	50 29       	stdsp	sp[0x8],r9
8000e0a8:	fa f9 06 90 	ld.w	r9,sp[1680]
8000e0ac:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000e0b0:	4a 5a       	lddpc	r10,8000e144 <_vfprintf_r+0x1998>
8000e0b2:	40 2e       	lddsp	lr,sp[0x8]
8000e0b4:	59 0e       	cp.w	lr,16
8000e0b6:	fe 99 ff dd 	brgt	8000e070 <_vfprintf_r+0x18c4>
8000e0ba:	1c 09       	add	r9,lr
8000e0bc:	2f f8       	sub	r8,-1
8000e0be:	87 0a       	st.w	r3[0x0],r10
8000e0c0:	fb 49 06 90 	st.w	sp[1680],r9
8000e0c4:	87 1e       	st.w	r3[0x4],lr
8000e0c6:	fb 48 06 8c 	st.w	sp[1676],r8
8000e0ca:	58 78       	cp.w	r8,7
8000e0cc:	e0 89 00 04 	brgt	8000e0d4 <_vfprintf_r+0x1928>
8000e0d0:	2f 83       	sub	r3,-8
8000e0d2:	c0 b8       	rjmp	8000e0e8 <_vfprintf_r+0x193c>
8000e0d4:	fa ca f9 78 	sub	r10,sp,-1672
8000e0d8:	02 9b       	mov	r11,r1
8000e0da:	08 9c       	mov	r12,r4
8000e0dc:	f0 1f 00 19 	mcall	8000e140 <_vfprintf_r+0x1994>
8000e0e0:	e0 81 03 27 	brne	8000e72e <_vfprintf_r+0x1f82>
8000e0e4:	fa c3 f9 e0 	sub	r3,sp,-1568
8000e0e8:	ed b5 00 08 	bld	r5,0x8
8000e0ec:	c0 b0       	breq	8000e102 <_vfprintf_r+0x1956>
8000e0ee:	fa f8 06 90 	ld.w	r8,sp[1680]
8000e0f2:	87 12       	st.w	r3[0x4],r2
8000e0f4:	87 06       	st.w	r3[0x0],r6
8000e0f6:	f0 02 00 02 	add	r2,r8,r2
8000e0fa:	fb 42 06 90 	st.w	sp[1680],r2
8000e0fe:	e0 8f 01 db 	bral	8000e4b4 <_vfprintf_r+0x1d08>
8000e102:	e0 40 00 65 	cp.w	r0,101
8000e106:	e0 8a 01 dd 	brle	8000e4c0 <_vfprintf_r+0x1d14>
8000e10a:	30 08       	mov	r8,0
8000e10c:	30 09       	mov	r9,0
8000e10e:	40 5b       	lddsp	r11,sp[0x14]
8000e110:	40 7a       	lddsp	r10,sp[0x1c]
8000e112:	f0 1f 00 0e 	mcall	8000e148 <_vfprintf_r+0x199c>
8000e116:	c7 e0       	breq	8000e212 <_vfprintf_r+0x1a66>
8000e118:	fa f8 06 90 	ld.w	r8,sp[1680]
8000e11c:	48 c9       	lddpc	r9,8000e14c <_vfprintf_r+0x19a0>
8000e11e:	2f f8       	sub	r8,-1
8000e120:	87 09       	st.w	r3[0x0],r9
8000e122:	fb 48 06 90 	st.w	sp[1680],r8
8000e126:	30 19       	mov	r9,1
8000e128:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000e12c:	87 19       	st.w	r3[0x4],r9
8000e12e:	2f f8       	sub	r8,-1
8000e130:	fb 48 06 8c 	st.w	sp[1676],r8
8000e134:	58 78       	cp.w	r8,7
8000e136:	e0 89 00 0d 	brgt	8000e150 <_vfprintf_r+0x19a4>
8000e13a:	2f 83       	sub	r3,-8
8000e13c:	c1 48       	rjmp	8000e164 <_vfprintf_r+0x19b8>
8000e13e:	00 00       	add	r0,r0
8000e140:	80 00       	ld.sh	r0,r0[0x0]
8000e142:	c7 8c       	rcall	8000e232 <_vfprintf_r+0x1a86>
8000e144:	80 01       	ld.sh	r1,r0[0x0]
8000e146:	20 18       	sub	r8,1
8000e148:	80 01       	ld.sh	r1,r0[0x0]
8000e14a:	11 02       	ld.w	r2,r8++
8000e14c:	80 01       	ld.sh	r1,r0[0x0]
8000e14e:	20 04       	sub	r4,0
8000e150:	fa ca f9 78 	sub	r10,sp,-1672
8000e154:	02 9b       	mov	r11,r1
8000e156:	08 9c       	mov	r12,r4
8000e158:	f0 1f 00 78 	mcall	8000e338 <_vfprintf_r+0x1b8c>
8000e15c:	e0 81 02 e9 	brne	8000e72e <_vfprintf_r+0x1f82>
8000e160:	fa c3 f9 e0 	sub	r3,sp,-1568
8000e164:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000e168:	40 6c       	lddsp	r12,sp[0x18]
8000e16a:	18 38       	cp.w	r8,r12
8000e16c:	c0 55       	brlt	8000e176 <_vfprintf_r+0x19ca>
8000e16e:	ed b5 00 00 	bld	r5,0x0
8000e172:	e0 81 02 6d 	brne	8000e64c <_vfprintf_r+0x1ea0>
8000e176:	fa f8 06 90 	ld.w	r8,sp[1680]
8000e17a:	2f f8       	sub	r8,-1
8000e17c:	40 cb       	lddsp	r11,sp[0x30]
8000e17e:	fb 48 06 90 	st.w	sp[1680],r8
8000e182:	30 19       	mov	r9,1
8000e184:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000e188:	87 0b       	st.w	r3[0x0],r11
8000e18a:	2f f8       	sub	r8,-1
8000e18c:	87 19       	st.w	r3[0x4],r9
8000e18e:	fb 48 06 8c 	st.w	sp[1676],r8
8000e192:	58 78       	cp.w	r8,7
8000e194:	e0 89 00 04 	brgt	8000e19c <_vfprintf_r+0x19f0>
8000e198:	2f 83       	sub	r3,-8
8000e19a:	c0 b8       	rjmp	8000e1b0 <_vfprintf_r+0x1a04>
8000e19c:	fa ca f9 78 	sub	r10,sp,-1672
8000e1a0:	02 9b       	mov	r11,r1
8000e1a2:	08 9c       	mov	r12,r4
8000e1a4:	f0 1f 00 65 	mcall	8000e338 <_vfprintf_r+0x1b8c>
8000e1a8:	e0 81 02 c3 	brne	8000e72e <_vfprintf_r+0x1f82>
8000e1ac:	fa c3 f9 e0 	sub	r3,sp,-1568
8000e1b0:	40 66       	lddsp	r6,sp[0x18]
8000e1b2:	20 16       	sub	r6,1
8000e1b4:	58 06       	cp.w	r6,0
8000e1b6:	e0 89 00 1d 	brgt	8000e1f0 <_vfprintf_r+0x1a44>
8000e1ba:	e0 8f 02 49 	bral	8000e64c <_vfprintf_r+0x1ea0>
8000e1be:	2f 09       	sub	r9,-16
8000e1c0:	2f f8       	sub	r8,-1
8000e1c2:	fb 49 06 90 	st.w	sp[1680],r9
8000e1c6:	87 02       	st.w	r3[0x0],r2
8000e1c8:	87 10       	st.w	r3[0x4],r0
8000e1ca:	fb 48 06 8c 	st.w	sp[1676],r8
8000e1ce:	58 78       	cp.w	r8,7
8000e1d0:	e0 89 00 04 	brgt	8000e1d8 <_vfprintf_r+0x1a2c>
8000e1d4:	2f 83       	sub	r3,-8
8000e1d6:	c0 b8       	rjmp	8000e1ec <_vfprintf_r+0x1a40>
8000e1d8:	fa ca f9 78 	sub	r10,sp,-1672
8000e1dc:	02 9b       	mov	r11,r1
8000e1de:	08 9c       	mov	r12,r4
8000e1e0:	f0 1f 00 56 	mcall	8000e338 <_vfprintf_r+0x1b8c>
8000e1e4:	e0 81 02 a5 	brne	8000e72e <_vfprintf_r+0x1f82>
8000e1e8:	fa c3 f9 e0 	sub	r3,sp,-1568
8000e1ec:	21 06       	sub	r6,16
8000e1ee:	c0 38       	rjmp	8000e1f4 <_vfprintf_r+0x1a48>
8000e1f0:	4d 32       	lddpc	r2,8000e33c <_vfprintf_r+0x1b90>
8000e1f2:	31 00       	mov	r0,16
8000e1f4:	fa f9 06 90 	ld.w	r9,sp[1680]
8000e1f8:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000e1fc:	4d 0a       	lddpc	r10,8000e33c <_vfprintf_r+0x1b90>
8000e1fe:	59 06       	cp.w	r6,16
8000e200:	fe 99 ff df 	brgt	8000e1be <_vfprintf_r+0x1a12>
8000e204:	0c 09       	add	r9,r6
8000e206:	87 0a       	st.w	r3[0x0],r10
8000e208:	fb 49 06 90 	st.w	sp[1680],r9
8000e20c:	2f f8       	sub	r8,-1
8000e20e:	87 16       	st.w	r3[0x4],r6
8000e210:	c5 59       	rjmp	8000e4ba <_vfprintf_r+0x1d0e>
8000e212:	fa fa 06 ac 	ld.w	r10,sp[1708]
8000e216:	58 0a       	cp.w	r10,0
8000e218:	e0 89 00 96 	brgt	8000e344 <_vfprintf_r+0x1b98>
8000e21c:	fa f8 06 90 	ld.w	r8,sp[1680]
8000e220:	4c 89       	lddpc	r9,8000e340 <_vfprintf_r+0x1b94>
8000e222:	2f f8       	sub	r8,-1
8000e224:	87 09       	st.w	r3[0x0],r9
8000e226:	fb 48 06 90 	st.w	sp[1680],r8
8000e22a:	30 19       	mov	r9,1
8000e22c:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000e230:	87 19       	st.w	r3[0x4],r9
8000e232:	2f f8       	sub	r8,-1
8000e234:	fb 48 06 8c 	st.w	sp[1676],r8
8000e238:	58 78       	cp.w	r8,7
8000e23a:	e0 89 00 04 	brgt	8000e242 <_vfprintf_r+0x1a96>
8000e23e:	2f 83       	sub	r3,-8
8000e240:	c0 b8       	rjmp	8000e256 <_vfprintf_r+0x1aaa>
8000e242:	fa ca f9 78 	sub	r10,sp,-1672
8000e246:	02 9b       	mov	r11,r1
8000e248:	08 9c       	mov	r12,r4
8000e24a:	f0 1f 00 3c 	mcall	8000e338 <_vfprintf_r+0x1b8c>
8000e24e:	e0 81 02 70 	brne	8000e72e <_vfprintf_r+0x1f82>
8000e252:	fa c3 f9 e0 	sub	r3,sp,-1568
8000e256:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000e25a:	58 08       	cp.w	r8,0
8000e25c:	c0 81       	brne	8000e26c <_vfprintf_r+0x1ac0>
8000e25e:	40 6a       	lddsp	r10,sp[0x18]
8000e260:	58 0a       	cp.w	r10,0
8000e262:	c0 51       	brne	8000e26c <_vfprintf_r+0x1ac0>
8000e264:	ed b5 00 00 	bld	r5,0x0
8000e268:	e0 81 01 f2 	brne	8000e64c <_vfprintf_r+0x1ea0>
8000e26c:	40 c9       	lddsp	r9,sp[0x30]
8000e26e:	fa f8 06 90 	ld.w	r8,sp[1680]
8000e272:	2f f8       	sub	r8,-1
8000e274:	87 09       	st.w	r3[0x0],r9
8000e276:	fb 48 06 90 	st.w	sp[1680],r8
8000e27a:	30 19       	mov	r9,1
8000e27c:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000e280:	87 19       	st.w	r3[0x4],r9
8000e282:	2f f8       	sub	r8,-1
8000e284:	fb 48 06 8c 	st.w	sp[1676],r8
8000e288:	58 78       	cp.w	r8,7
8000e28a:	e0 89 00 04 	brgt	8000e292 <_vfprintf_r+0x1ae6>
8000e28e:	2f 83       	sub	r3,-8
8000e290:	c0 b8       	rjmp	8000e2a6 <_vfprintf_r+0x1afa>
8000e292:	fa ca f9 78 	sub	r10,sp,-1672
8000e296:	02 9b       	mov	r11,r1
8000e298:	08 9c       	mov	r12,r4
8000e29a:	f0 1f 00 28 	mcall	8000e338 <_vfprintf_r+0x1b8c>
8000e29e:	e0 81 02 48 	brne	8000e72e <_vfprintf_r+0x1f82>
8000e2a2:	fa c3 f9 e0 	sub	r3,sp,-1568
8000e2a6:	fa f2 06 ac 	ld.w	r2,sp[1708]
8000e2aa:	5c 32       	neg	r2
8000e2ac:	58 02       	cp.w	r2,0
8000e2ae:	e0 89 00 1d 	brgt	8000e2e8 <_vfprintf_r+0x1b3c>
8000e2b2:	c3 b8       	rjmp	8000e328 <_vfprintf_r+0x1b7c>
8000e2b4:	2f 09       	sub	r9,-16
8000e2b6:	2f f8       	sub	r8,-1
8000e2b8:	31 0e       	mov	lr,16
8000e2ba:	fb 49 06 90 	st.w	sp[1680],r9
8000e2be:	87 00       	st.w	r3[0x0],r0
8000e2c0:	87 1e       	st.w	r3[0x4],lr
8000e2c2:	fb 48 06 8c 	st.w	sp[1676],r8
8000e2c6:	58 78       	cp.w	r8,7
8000e2c8:	e0 89 00 04 	brgt	8000e2d0 <_vfprintf_r+0x1b24>
8000e2cc:	2f 83       	sub	r3,-8
8000e2ce:	c0 b8       	rjmp	8000e2e4 <_vfprintf_r+0x1b38>
8000e2d0:	fa ca f9 78 	sub	r10,sp,-1672
8000e2d4:	02 9b       	mov	r11,r1
8000e2d6:	08 9c       	mov	r12,r4
8000e2d8:	f0 1f 00 18 	mcall	8000e338 <_vfprintf_r+0x1b8c>
8000e2dc:	e0 81 02 29 	brne	8000e72e <_vfprintf_r+0x1f82>
8000e2e0:	fa c3 f9 e0 	sub	r3,sp,-1568
8000e2e4:	21 02       	sub	r2,16
8000e2e6:	c0 28       	rjmp	8000e2ea <_vfprintf_r+0x1b3e>
8000e2e8:	49 50       	lddpc	r0,8000e33c <_vfprintf_r+0x1b90>
8000e2ea:	fa f9 06 90 	ld.w	r9,sp[1680]
8000e2ee:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000e2f2:	49 3a       	lddpc	r10,8000e33c <_vfprintf_r+0x1b90>
8000e2f4:	59 02       	cp.w	r2,16
8000e2f6:	fe 99 ff df 	brgt	8000e2b4 <_vfprintf_r+0x1b08>
8000e2fa:	04 09       	add	r9,r2
8000e2fc:	2f f8       	sub	r8,-1
8000e2fe:	87 0a       	st.w	r3[0x0],r10
8000e300:	fb 49 06 90 	st.w	sp[1680],r9
8000e304:	87 12       	st.w	r3[0x4],r2
8000e306:	fb 48 06 8c 	st.w	sp[1676],r8
8000e30a:	58 78       	cp.w	r8,7
8000e30c:	e0 89 00 04 	brgt	8000e314 <_vfprintf_r+0x1b68>
8000e310:	2f 83       	sub	r3,-8
8000e312:	c0 b8       	rjmp	8000e328 <_vfprintf_r+0x1b7c>
8000e314:	fa ca f9 78 	sub	r10,sp,-1672
8000e318:	02 9b       	mov	r11,r1
8000e31a:	08 9c       	mov	r12,r4
8000e31c:	f0 1f 00 07 	mcall	8000e338 <_vfprintf_r+0x1b8c>
8000e320:	e0 81 02 07 	brne	8000e72e <_vfprintf_r+0x1f82>
8000e324:	fa c3 f9 e0 	sub	r3,sp,-1568
8000e328:	40 6c       	lddsp	r12,sp[0x18]
8000e32a:	fa f8 06 90 	ld.w	r8,sp[1680]
8000e32e:	87 06       	st.w	r3[0x0],r6
8000e330:	87 1c       	st.w	r3[0x4],r12
8000e332:	18 08       	add	r8,r12
8000e334:	cb e8       	rjmp	8000e4b0 <_vfprintf_r+0x1d04>
8000e336:	00 00       	add	r0,r0
8000e338:	80 00       	ld.sh	r0,r0[0x0]
8000e33a:	c7 8c       	rcall	8000e42a <_vfprintf_r+0x1c7e>
8000e33c:	80 01       	ld.sh	r1,r0[0x0]
8000e33e:	20 18       	sub	r8,1
8000e340:	80 01       	ld.sh	r1,r0[0x0]
8000e342:	20 04       	sub	r4,0
8000e344:	fa f9 06 90 	ld.w	r9,sp[1680]
8000e348:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000e34c:	40 6b       	lddsp	r11,sp[0x18]
8000e34e:	16 3a       	cp.w	r10,r11
8000e350:	c6 d5       	brlt	8000e42a <_vfprintf_r+0x1c7e>
8000e352:	16 09       	add	r9,r11
8000e354:	2f f8       	sub	r8,-1
8000e356:	87 06       	st.w	r3[0x0],r6
8000e358:	fb 49 06 90 	st.w	sp[1680],r9
8000e35c:	87 1b       	st.w	r3[0x4],r11
8000e35e:	fb 48 06 8c 	st.w	sp[1676],r8
8000e362:	58 78       	cp.w	r8,7
8000e364:	e0 89 00 04 	brgt	8000e36c <_vfprintf_r+0x1bc0>
8000e368:	2f 83       	sub	r3,-8
8000e36a:	c0 b8       	rjmp	8000e380 <_vfprintf_r+0x1bd4>
8000e36c:	fa ca f9 78 	sub	r10,sp,-1672
8000e370:	02 9b       	mov	r11,r1
8000e372:	08 9c       	mov	r12,r4
8000e374:	f0 1f 00 6f 	mcall	8000e530 <_vfprintf_r+0x1d84>
8000e378:	e0 81 01 db 	brne	8000e72e <_vfprintf_r+0x1f82>
8000e37c:	fa c3 f9 e0 	sub	r3,sp,-1568
8000e380:	fa f6 06 ac 	ld.w	r6,sp[1708]
8000e384:	40 6a       	lddsp	r10,sp[0x18]
8000e386:	14 16       	sub	r6,r10
8000e388:	58 06       	cp.w	r6,0
8000e38a:	e0 89 00 1c 	brgt	8000e3c2 <_vfprintf_r+0x1c16>
8000e38e:	c3 b8       	rjmp	8000e404 <_vfprintf_r+0x1c58>
8000e390:	2f 09       	sub	r9,-16
8000e392:	2f f8       	sub	r8,-1
8000e394:	fb 49 06 90 	st.w	sp[1680],r9
8000e398:	87 02       	st.w	r3[0x0],r2
8000e39a:	87 10       	st.w	r3[0x4],r0
8000e39c:	fb 48 06 8c 	st.w	sp[1676],r8
8000e3a0:	58 78       	cp.w	r8,7
8000e3a2:	e0 89 00 04 	brgt	8000e3aa <_vfprintf_r+0x1bfe>
8000e3a6:	2f 83       	sub	r3,-8
8000e3a8:	c0 b8       	rjmp	8000e3be <_vfprintf_r+0x1c12>
8000e3aa:	fa ca f9 78 	sub	r10,sp,-1672
8000e3ae:	02 9b       	mov	r11,r1
8000e3b0:	08 9c       	mov	r12,r4
8000e3b2:	f0 1f 00 60 	mcall	8000e530 <_vfprintf_r+0x1d84>
8000e3b6:	e0 81 01 bc 	brne	8000e72e <_vfprintf_r+0x1f82>
8000e3ba:	fa c3 f9 e0 	sub	r3,sp,-1568
8000e3be:	21 06       	sub	r6,16
8000e3c0:	c0 38       	rjmp	8000e3c6 <_vfprintf_r+0x1c1a>
8000e3c2:	4d d2       	lddpc	r2,8000e534 <_vfprintf_r+0x1d88>
8000e3c4:	31 00       	mov	r0,16
8000e3c6:	fa f9 06 90 	ld.w	r9,sp[1680]
8000e3ca:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000e3ce:	4d aa       	lddpc	r10,8000e534 <_vfprintf_r+0x1d88>
8000e3d0:	59 06       	cp.w	r6,16
8000e3d2:	fe 99 ff df 	brgt	8000e390 <_vfprintf_r+0x1be4>
8000e3d6:	0c 09       	add	r9,r6
8000e3d8:	2f f8       	sub	r8,-1
8000e3da:	87 0a       	st.w	r3[0x0],r10
8000e3dc:	fb 49 06 90 	st.w	sp[1680],r9
8000e3e0:	87 16       	st.w	r3[0x4],r6
8000e3e2:	fb 48 06 8c 	st.w	sp[1676],r8
8000e3e6:	58 78       	cp.w	r8,7
8000e3e8:	e0 89 00 04 	brgt	8000e3f0 <_vfprintf_r+0x1c44>
8000e3ec:	2f 83       	sub	r3,-8
8000e3ee:	c0 b8       	rjmp	8000e404 <_vfprintf_r+0x1c58>
8000e3f0:	fa ca f9 78 	sub	r10,sp,-1672
8000e3f4:	02 9b       	mov	r11,r1
8000e3f6:	08 9c       	mov	r12,r4
8000e3f8:	f0 1f 00 4e 	mcall	8000e530 <_vfprintf_r+0x1d84>
8000e3fc:	e0 81 01 99 	brne	8000e72e <_vfprintf_r+0x1f82>
8000e400:	fa c3 f9 e0 	sub	r3,sp,-1568
8000e404:	ed b5 00 00 	bld	r5,0x0
8000e408:	e0 81 01 22 	brne	8000e64c <_vfprintf_r+0x1ea0>
8000e40c:	40 c9       	lddsp	r9,sp[0x30]
8000e40e:	fa f8 06 90 	ld.w	r8,sp[1680]
8000e412:	2f f8       	sub	r8,-1
8000e414:	87 09       	st.w	r3[0x0],r9
8000e416:	fb 48 06 90 	st.w	sp[1680],r8
8000e41a:	30 19       	mov	r9,1
8000e41c:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000e420:	87 19       	st.w	r3[0x4],r9
8000e422:	2f f8       	sub	r8,-1
8000e424:	fb 48 06 8c 	st.w	sp[1676],r8
8000e428:	c0 49       	rjmp	8000e630 <_vfprintf_r+0x1e84>
8000e42a:	14 09       	add	r9,r10
8000e42c:	2f f8       	sub	r8,-1
8000e42e:	fb 49 06 90 	st.w	sp[1680],r9
8000e432:	87 06       	st.w	r3[0x0],r6
8000e434:	87 1a       	st.w	r3[0x4],r10
8000e436:	fb 48 06 8c 	st.w	sp[1676],r8
8000e43a:	58 78       	cp.w	r8,7
8000e43c:	e0 89 00 04 	brgt	8000e444 <_vfprintf_r+0x1c98>
8000e440:	2f 83       	sub	r3,-8
8000e442:	c0 b8       	rjmp	8000e458 <_vfprintf_r+0x1cac>
8000e444:	fa ca f9 78 	sub	r10,sp,-1672
8000e448:	02 9b       	mov	r11,r1
8000e44a:	08 9c       	mov	r12,r4
8000e44c:	f0 1f 00 39 	mcall	8000e530 <_vfprintf_r+0x1d84>
8000e450:	e0 81 01 6f 	brne	8000e72e <_vfprintf_r+0x1f82>
8000e454:	fa c3 f9 e0 	sub	r3,sp,-1568
8000e458:	40 c8       	lddsp	r8,sp[0x30]
8000e45a:	87 08       	st.w	r3[0x0],r8
8000e45c:	fa f8 06 90 	ld.w	r8,sp[1680]
8000e460:	2f f8       	sub	r8,-1
8000e462:	30 19       	mov	r9,1
8000e464:	fb 48 06 90 	st.w	sp[1680],r8
8000e468:	87 19       	st.w	r3[0x4],r9
8000e46a:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000e46e:	2f f8       	sub	r8,-1
8000e470:	fb 48 06 8c 	st.w	sp[1676],r8
8000e474:	fa f2 06 ac 	ld.w	r2,sp[1708]
8000e478:	58 78       	cp.w	r8,7
8000e47a:	e0 89 00 04 	brgt	8000e482 <_vfprintf_r+0x1cd6>
8000e47e:	2f 83       	sub	r3,-8
8000e480:	c0 b8       	rjmp	8000e496 <_vfprintf_r+0x1cea>
8000e482:	fa ca f9 78 	sub	r10,sp,-1672
8000e486:	02 9b       	mov	r11,r1
8000e488:	08 9c       	mov	r12,r4
8000e48a:	f0 1f 00 2a 	mcall	8000e530 <_vfprintf_r+0x1d84>
8000e48e:	e0 81 01 50 	brne	8000e72e <_vfprintf_r+0x1f82>
8000e492:	fa c3 f9 e0 	sub	r3,sp,-1568
8000e496:	04 06       	add	r6,r2
8000e498:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000e49c:	87 06       	st.w	r3[0x0],r6
8000e49e:	fa f9 06 90 	ld.w	r9,sp[1680]
8000e4a2:	40 66       	lddsp	r6,sp[0x18]
8000e4a4:	40 6e       	lddsp	lr,sp[0x18]
8000e4a6:	10 16       	sub	r6,r8
8000e4a8:	f2 08 01 08 	sub	r8,r9,r8
8000e4ac:	87 16       	st.w	r3[0x4],r6
8000e4ae:	1c 08       	add	r8,lr
8000e4b0:	fb 48 06 90 	st.w	sp[1680],r8
8000e4b4:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000e4b8:	2f f8       	sub	r8,-1
8000e4ba:	fb 48 06 8c 	st.w	sp[1676],r8
8000e4be:	cb 98       	rjmp	8000e630 <_vfprintf_r+0x1e84>
8000e4c0:	40 6c       	lddsp	r12,sp[0x18]
8000e4c2:	58 1c       	cp.w	r12,1
8000e4c4:	e0 89 00 06 	brgt	8000e4d0 <_vfprintf_r+0x1d24>
8000e4c8:	ed b5 00 00 	bld	r5,0x0
8000e4cc:	e0 81 00 87 	brne	8000e5da <_vfprintf_r+0x1e2e>
8000e4d0:	fa f8 06 90 	ld.w	r8,sp[1680]
8000e4d4:	2f f8       	sub	r8,-1
8000e4d6:	30 19       	mov	r9,1
8000e4d8:	fb 48 06 90 	st.w	sp[1680],r8
8000e4dc:	87 06       	st.w	r3[0x0],r6
8000e4de:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000e4e2:	87 19       	st.w	r3[0x4],r9
8000e4e4:	2f f8       	sub	r8,-1
8000e4e6:	fb 48 06 8c 	st.w	sp[1676],r8
8000e4ea:	58 78       	cp.w	r8,7
8000e4ec:	e0 89 00 04 	brgt	8000e4f4 <_vfprintf_r+0x1d48>
8000e4f0:	2f 83       	sub	r3,-8
8000e4f2:	c0 b8       	rjmp	8000e508 <_vfprintf_r+0x1d5c>
8000e4f4:	fa ca f9 78 	sub	r10,sp,-1672
8000e4f8:	02 9b       	mov	r11,r1
8000e4fa:	08 9c       	mov	r12,r4
8000e4fc:	f0 1f 00 0d 	mcall	8000e530 <_vfprintf_r+0x1d84>
8000e500:	e0 81 01 17 	brne	8000e72e <_vfprintf_r+0x1f82>
8000e504:	fa c3 f9 e0 	sub	r3,sp,-1568
8000e508:	fa f8 06 90 	ld.w	r8,sp[1680]
8000e50c:	2f f8       	sub	r8,-1
8000e50e:	40 cb       	lddsp	r11,sp[0x30]
8000e510:	fb 48 06 90 	st.w	sp[1680],r8
8000e514:	30 19       	mov	r9,1
8000e516:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000e51a:	87 0b       	st.w	r3[0x0],r11
8000e51c:	2f f8       	sub	r8,-1
8000e51e:	87 19       	st.w	r3[0x4],r9
8000e520:	fb 48 06 8c 	st.w	sp[1676],r8
8000e524:	58 78       	cp.w	r8,7
8000e526:	e0 89 00 09 	brgt	8000e538 <_vfprintf_r+0x1d8c>
8000e52a:	2f 83       	sub	r3,-8
8000e52c:	c1 08       	rjmp	8000e54c <_vfprintf_r+0x1da0>
8000e52e:	00 00       	add	r0,r0
8000e530:	80 00       	ld.sh	r0,r0[0x0]
8000e532:	c7 8c       	rcall	8000e622 <_vfprintf_r+0x1e76>
8000e534:	80 01       	ld.sh	r1,r0[0x0]
8000e536:	20 18       	sub	r8,1
8000e538:	fa ca f9 78 	sub	r10,sp,-1672
8000e53c:	02 9b       	mov	r11,r1
8000e53e:	08 9c       	mov	r12,r4
8000e540:	f0 1f 00 6f 	mcall	8000e6fc <_vfprintf_r+0x1f50>
8000e544:	e0 81 00 f5 	brne	8000e72e <_vfprintf_r+0x1f82>
8000e548:	fa c3 f9 e0 	sub	r3,sp,-1568
8000e54c:	30 08       	mov	r8,0
8000e54e:	30 09       	mov	r9,0
8000e550:	40 5b       	lddsp	r11,sp[0x14]
8000e552:	40 7a       	lddsp	r10,sp[0x1c]
8000e554:	f0 1f 00 6b 	mcall	8000e700 <_vfprintf_r+0x1f54>
8000e558:	40 68       	lddsp	r8,sp[0x18]
8000e55a:	20 18       	sub	r8,1
8000e55c:	58 0c       	cp.w	r12,0
8000e55e:	c0 d1       	brne	8000e578 <_vfprintf_r+0x1dcc>
8000e560:	2f f6       	sub	r6,-1
8000e562:	87 18       	st.w	r3[0x4],r8
8000e564:	87 06       	st.w	r3[0x0],r6
8000e566:	fa f6 06 90 	ld.w	r6,sp[1680]
8000e56a:	10 06       	add	r6,r8
8000e56c:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000e570:	fb 46 06 90 	st.w	sp[1680],r6
8000e574:	2f f8       	sub	r8,-1
8000e576:	c2 f8       	rjmp	8000e5d4 <_vfprintf_r+0x1e28>
8000e578:	10 96       	mov	r6,r8
8000e57a:	58 08       	cp.w	r8,0
8000e57c:	e0 89 00 1c 	brgt	8000e5b4 <_vfprintf_r+0x1e08>
8000e580:	c4 98       	rjmp	8000e612 <_vfprintf_r+0x1e66>
8000e582:	2f 09       	sub	r9,-16
8000e584:	2f f8       	sub	r8,-1
8000e586:	fb 49 06 90 	st.w	sp[1680],r9
8000e58a:	87 02       	st.w	r3[0x0],r2
8000e58c:	87 10       	st.w	r3[0x4],r0
8000e58e:	fb 48 06 8c 	st.w	sp[1676],r8
8000e592:	58 78       	cp.w	r8,7
8000e594:	e0 89 00 04 	brgt	8000e59c <_vfprintf_r+0x1df0>
8000e598:	2f 83       	sub	r3,-8
8000e59a:	c0 b8       	rjmp	8000e5b0 <_vfprintf_r+0x1e04>
8000e59c:	fa ca f9 78 	sub	r10,sp,-1672
8000e5a0:	02 9b       	mov	r11,r1
8000e5a2:	08 9c       	mov	r12,r4
8000e5a4:	f0 1f 00 56 	mcall	8000e6fc <_vfprintf_r+0x1f50>
8000e5a8:	e0 81 00 c3 	brne	8000e72e <_vfprintf_r+0x1f82>
8000e5ac:	fa c3 f9 e0 	sub	r3,sp,-1568
8000e5b0:	21 06       	sub	r6,16
8000e5b2:	c0 38       	rjmp	8000e5b8 <_vfprintf_r+0x1e0c>
8000e5b4:	4d 42       	lddpc	r2,8000e704 <_vfprintf_r+0x1f58>
8000e5b6:	31 00       	mov	r0,16
8000e5b8:	fa f9 06 90 	ld.w	r9,sp[1680]
8000e5bc:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000e5c0:	4d 1a       	lddpc	r10,8000e704 <_vfprintf_r+0x1f58>
8000e5c2:	59 06       	cp.w	r6,16
8000e5c4:	fe 99 ff df 	brgt	8000e582 <_vfprintf_r+0x1dd6>
8000e5c8:	0c 09       	add	r9,r6
8000e5ca:	87 0a       	st.w	r3[0x0],r10
8000e5cc:	fb 49 06 90 	st.w	sp[1680],r9
8000e5d0:	2f f8       	sub	r8,-1
8000e5d2:	87 16       	st.w	r3[0x4],r6
8000e5d4:	fb 48 06 8c 	st.w	sp[1676],r8
8000e5d8:	c0 e8       	rjmp	8000e5f4 <_vfprintf_r+0x1e48>
8000e5da:	fa f8 06 90 	ld.w	r8,sp[1680]
8000e5de:	2f f8       	sub	r8,-1
8000e5e0:	30 19       	mov	r9,1
8000e5e2:	fb 48 06 90 	st.w	sp[1680],r8
8000e5e6:	87 06       	st.w	r3[0x0],r6
8000e5e8:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000e5ec:	87 19       	st.w	r3[0x4],r9
8000e5ee:	2f f8       	sub	r8,-1
8000e5f0:	fb 48 06 8c 	st.w	sp[1676],r8
8000e5f4:	58 78       	cp.w	r8,7
8000e5f6:	e0 89 00 04 	brgt	8000e5fe <_vfprintf_r+0x1e52>
8000e5fa:	2f 83       	sub	r3,-8
8000e5fc:	c0 b8       	rjmp	8000e612 <_vfprintf_r+0x1e66>
8000e5fe:	fa ca f9 78 	sub	r10,sp,-1672
8000e602:	02 9b       	mov	r11,r1
8000e604:	08 9c       	mov	r12,r4
8000e606:	f0 1f 00 3e 	mcall	8000e6fc <_vfprintf_r+0x1f50>
8000e60a:	e0 81 00 92 	brne	8000e72e <_vfprintf_r+0x1f82>
8000e60e:	fa c3 f9 e0 	sub	r3,sp,-1568
8000e612:	40 ea       	lddsp	r10,sp[0x38]
8000e614:	fa f8 06 90 	ld.w	r8,sp[1680]
8000e618:	14 08       	add	r8,r10
8000e61a:	fa c9 f9 64 	sub	r9,sp,-1692
8000e61e:	fb 48 06 90 	st.w	sp[1680],r8
8000e622:	87 1a       	st.w	r3[0x4],r10
8000e624:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000e628:	87 09       	st.w	r3[0x0],r9
8000e62a:	2f f8       	sub	r8,-1
8000e62c:	fb 48 06 8c 	st.w	sp[1676],r8
8000e630:	58 78       	cp.w	r8,7
8000e632:	e0 89 00 04 	brgt	8000e63a <_vfprintf_r+0x1e8e>
8000e636:	2f 83       	sub	r3,-8
8000e638:	c0 a8       	rjmp	8000e64c <_vfprintf_r+0x1ea0>
8000e63a:	fa ca f9 78 	sub	r10,sp,-1672
8000e63e:	02 9b       	mov	r11,r1
8000e640:	08 9c       	mov	r12,r4
8000e642:	f0 1f 00 2f 	mcall	8000e6fc <_vfprintf_r+0x1f50>
8000e646:	c7 41       	brne	8000e72e <_vfprintf_r+0x1f82>
8000e648:	fa c3 f9 e0 	sub	r3,sp,-1568
8000e64c:	e2 15 00 04 	andl	r5,0x4,COH
8000e650:	c3 d0       	breq	8000e6ca <_vfprintf_r+0x1f1e>
8000e652:	40 86       	lddsp	r6,sp[0x20]
8000e654:	40 39       	lddsp	r9,sp[0xc]
8000e656:	12 16       	sub	r6,r9
8000e658:	58 06       	cp.w	r6,0
8000e65a:	e0 89 00 1a 	brgt	8000e68e <_vfprintf_r+0x1ee2>
8000e65e:	c3 68       	rjmp	8000e6ca <_vfprintf_r+0x1f1e>
8000e660:	2f 09       	sub	r9,-16
8000e662:	2f f8       	sub	r8,-1
8000e664:	fb 49 06 90 	st.w	sp[1680],r9
8000e668:	87 05       	st.w	r3[0x0],r5
8000e66a:	87 12       	st.w	r3[0x4],r2
8000e66c:	fb 48 06 8c 	st.w	sp[1676],r8
8000e670:	58 78       	cp.w	r8,7
8000e672:	e0 89 00 04 	brgt	8000e67a <_vfprintf_r+0x1ece>
8000e676:	2f 83       	sub	r3,-8
8000e678:	c0 98       	rjmp	8000e68a <_vfprintf_r+0x1ede>
8000e67a:	00 9a       	mov	r10,r0
8000e67c:	02 9b       	mov	r11,r1
8000e67e:	08 9c       	mov	r12,r4
8000e680:	f0 1f 00 1f 	mcall	8000e6fc <_vfprintf_r+0x1f50>
8000e684:	c5 51       	brne	8000e72e <_vfprintf_r+0x1f82>
8000e686:	fa c3 f9 e0 	sub	r3,sp,-1568
8000e68a:	21 06       	sub	r6,16
8000e68c:	c0 58       	rjmp	8000e696 <_vfprintf_r+0x1eea>
8000e68e:	49 f5       	lddpc	r5,8000e708 <_vfprintf_r+0x1f5c>
8000e690:	31 02       	mov	r2,16
8000e692:	fa c0 f9 78 	sub	r0,sp,-1672
8000e696:	fa f9 06 90 	ld.w	r9,sp[1680]
8000e69a:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000e69e:	49 ba       	lddpc	r10,8000e708 <_vfprintf_r+0x1f5c>
8000e6a0:	59 06       	cp.w	r6,16
8000e6a2:	fe 99 ff df 	brgt	8000e660 <_vfprintf_r+0x1eb4>
8000e6a6:	0c 09       	add	r9,r6
8000e6a8:	2f f8       	sub	r8,-1
8000e6aa:	87 0a       	st.w	r3[0x0],r10
8000e6ac:	87 16       	st.w	r3[0x4],r6
8000e6ae:	fb 49 06 90 	st.w	sp[1680],r9
8000e6b2:	fb 48 06 8c 	st.w	sp[1676],r8
8000e6b6:	58 78       	cp.w	r8,7
8000e6b8:	e0 8a 00 09 	brle	8000e6ca <_vfprintf_r+0x1f1e>
8000e6bc:	fa ca f9 78 	sub	r10,sp,-1672
8000e6c0:	02 9b       	mov	r11,r1
8000e6c2:	08 9c       	mov	r12,r4
8000e6c4:	f0 1f 00 0e 	mcall	8000e6fc <_vfprintf_r+0x1f50>
8000e6c8:	c3 31       	brne	8000e72e <_vfprintf_r+0x1f82>
8000e6ca:	40 bc       	lddsp	r12,sp[0x2c]
8000e6cc:	40 36       	lddsp	r6,sp[0xc]
8000e6ce:	40 8e       	lddsp	lr,sp[0x20]
8000e6d0:	ec 0e 0c 48 	max	r8,r6,lr
8000e6d4:	10 0c       	add	r12,r8
8000e6d6:	50 bc       	stdsp	sp[0x2c],r12
8000e6d8:	fa f8 06 90 	ld.w	r8,sp[1680]
8000e6dc:	58 08       	cp.w	r8,0
8000e6de:	c0 80       	breq	8000e6ee <_vfprintf_r+0x1f42>
8000e6e0:	fa ca f9 78 	sub	r10,sp,-1672
8000e6e4:	02 9b       	mov	r11,r1
8000e6e6:	08 9c       	mov	r12,r4
8000e6e8:	f0 1f 00 05 	mcall	8000e6fc <_vfprintf_r+0x1f50>
8000e6ec:	c2 11       	brne	8000e72e <_vfprintf_r+0x1f82>
8000e6ee:	30 0b       	mov	r11,0
8000e6f0:	fa c3 f9 e0 	sub	r3,sp,-1568
8000e6f4:	fb 4b 06 8c 	st.w	sp[1676],r11
8000e6f8:	fe 9f f0 e6 	bral	8000c8c4 <_vfprintf_r+0x118>
8000e6fc:	80 00       	ld.sh	r0,r0[0x0]
8000e6fe:	c7 8c       	rcall	8000e7ee <__swsetup_r+0xa6>
8000e700:	80 01       	ld.sh	r1,r0[0x0]
8000e702:	11 02       	ld.w	r2,r8++
8000e704:	80 01       	ld.sh	r1,r0[0x0]
8000e706:	20 18       	sub	r8,1
8000e708:	80 01       	ld.sh	r1,r0[0x0]
8000e70a:	20 08       	sub	r8,0
8000e70c:	08 95       	mov	r5,r4
8000e70e:	fa f8 06 90 	ld.w	r8,sp[1680]
8000e712:	58 08       	cp.w	r8,0
8000e714:	c0 80       	breq	8000e724 <_vfprintf_r+0x1f78>
8000e716:	08 9c       	mov	r12,r4
8000e718:	fa ca f9 78 	sub	r10,sp,-1672
8000e71c:	02 9b       	mov	r11,r1
8000e71e:	f0 1f 00 0a 	mcall	8000e744 <_vfprintf_r+0x1f98>
8000e722:	c0 61       	brne	8000e72e <_vfprintf_r+0x1f82>
8000e724:	30 08       	mov	r8,0
8000e726:	fb 48 06 8c 	st.w	sp[1676],r8
8000e72a:	c0 28       	rjmp	8000e72e <_vfprintf_r+0x1f82>
8000e72c:	40 41       	lddsp	r1,sp[0x10]
8000e72e:	82 68       	ld.sh	r8,r1[0xc]
8000e730:	ed b8 00 06 	bld	r8,0x6
8000e734:	c0 31       	brne	8000e73a <_vfprintf_r+0x1f8e>
8000e736:	3f fa       	mov	r10,-1
8000e738:	50 ba       	stdsp	sp[0x2c],r10
8000e73a:	40 bc       	lddsp	r12,sp[0x2c]
8000e73c:	fe 3d f9 44 	sub	sp,-1724
8000e740:	d8 32       	popm	r0-r7,pc
8000e742:	00 00       	add	r0,r0
8000e744:	80 00       	ld.sh	r0,r0[0x0]
8000e746:	c7 8c       	rcall	8000e836 <quorem+0x6>

8000e748 <__swsetup_r>:
8000e748:	d4 21       	pushm	r4-r7,lr
8000e74a:	4b 38       	lddpc	r8,8000e814 <__swsetup_r+0xcc>
8000e74c:	18 96       	mov	r6,r12
8000e74e:	16 97       	mov	r7,r11
8000e750:	70 0c       	ld.w	r12,r8[0x0]
8000e752:	58 0c       	cp.w	r12,0
8000e754:	c0 60       	breq	8000e760 <__swsetup_r+0x18>
8000e756:	78 68       	ld.w	r8,r12[0x18]
8000e758:	58 08       	cp.w	r8,0
8000e75a:	c0 31       	brne	8000e760 <__swsetup_r+0x18>
8000e75c:	f0 1f 00 2f 	mcall	8000e818 <__swsetup_r+0xd0>
8000e760:	4a f8       	lddpc	r8,8000e81c <__swsetup_r+0xd4>
8000e762:	10 37       	cp.w	r7,r8
8000e764:	c0 51       	brne	8000e76e <__swsetup_r+0x26>
8000e766:	4a c8       	lddpc	r8,8000e814 <__swsetup_r+0xcc>
8000e768:	70 08       	ld.w	r8,r8[0x0]
8000e76a:	70 07       	ld.w	r7,r8[0x0]
8000e76c:	c0 e8       	rjmp	8000e788 <__swsetup_r+0x40>
8000e76e:	4a d8       	lddpc	r8,8000e820 <__swsetup_r+0xd8>
8000e770:	10 37       	cp.w	r7,r8
8000e772:	c0 51       	brne	8000e77c <__swsetup_r+0x34>
8000e774:	4a 88       	lddpc	r8,8000e814 <__swsetup_r+0xcc>
8000e776:	70 08       	ld.w	r8,r8[0x0]
8000e778:	70 17       	ld.w	r7,r8[0x4]
8000e77a:	c0 78       	rjmp	8000e788 <__swsetup_r+0x40>
8000e77c:	4a a8       	lddpc	r8,8000e824 <__swsetup_r+0xdc>
8000e77e:	10 37       	cp.w	r7,r8
8000e780:	c0 41       	brne	8000e788 <__swsetup_r+0x40>
8000e782:	4a 58       	lddpc	r8,8000e814 <__swsetup_r+0xcc>
8000e784:	70 08       	ld.w	r8,r8[0x0]
8000e786:	70 27       	ld.w	r7,r8[0x8]
8000e788:	8e 68       	ld.sh	r8,r7[0xc]
8000e78a:	ed b8 00 03 	bld	r8,0x3
8000e78e:	c1 e0       	breq	8000e7ca <__swsetup_r+0x82>
8000e790:	ed b8 00 04 	bld	r8,0x4
8000e794:	c3 e1       	brne	8000e810 <__swsetup_r+0xc8>
8000e796:	ed b8 00 02 	bld	r8,0x2
8000e79a:	c1 51       	brne	8000e7c4 <__swsetup_r+0x7c>
8000e79c:	6e db       	ld.w	r11,r7[0x34]
8000e79e:	58 0b       	cp.w	r11,0
8000e7a0:	c0 a0       	breq	8000e7b4 <__swsetup_r+0x6c>
8000e7a2:	ee c8 ff bc 	sub	r8,r7,-68
8000e7a6:	10 3b       	cp.w	r11,r8
8000e7a8:	c0 40       	breq	8000e7b0 <__swsetup_r+0x68>
8000e7aa:	0c 9c       	mov	r12,r6
8000e7ac:	f0 1f 00 1f 	mcall	8000e828 <__swsetup_r+0xe0>
8000e7b0:	30 08       	mov	r8,0
8000e7b2:	8f d8       	st.w	r7[0x34],r8
8000e7b4:	8e 68       	ld.sh	r8,r7[0xc]
8000e7b6:	e0 18 ff db 	andl	r8,0xffdb
8000e7ba:	ae 68       	st.h	r7[0xc],r8
8000e7bc:	30 08       	mov	r8,0
8000e7be:	8f 18       	st.w	r7[0x4],r8
8000e7c0:	6e 48       	ld.w	r8,r7[0x10]
8000e7c2:	8f 08       	st.w	r7[0x0],r8
8000e7c4:	8e 68       	ld.sh	r8,r7[0xc]
8000e7c6:	a3 b8       	sbr	r8,0x3
8000e7c8:	ae 68       	st.h	r7[0xc],r8
8000e7ca:	6e 48       	ld.w	r8,r7[0x10]
8000e7cc:	58 08       	cp.w	r8,0
8000e7ce:	c0 b1       	brne	8000e7e4 <__swsetup_r+0x9c>
8000e7d0:	8e 68       	ld.sh	r8,r7[0xc]
8000e7d2:	e2 18 02 80 	andl	r8,0x280,COH
8000e7d6:	e0 48 02 00 	cp.w	r8,512
8000e7da:	c0 50       	breq	8000e7e4 <__swsetup_r+0x9c>
8000e7dc:	0c 9c       	mov	r12,r6
8000e7de:	0e 9b       	mov	r11,r7
8000e7e0:	f0 1f 00 13 	mcall	8000e82c <__swsetup_r+0xe4>
8000e7e4:	8e 69       	ld.sh	r9,r7[0xc]
8000e7e6:	f1 d9 c0 01 	bfextu	r8,r9,0x0,0x1
8000e7ea:	c0 70       	breq	8000e7f8 <__swsetup_r+0xb0>
8000e7ec:	30 08       	mov	r8,0
8000e7ee:	8f 28       	st.w	r7[0x8],r8
8000e7f0:	6e 58       	ld.w	r8,r7[0x14]
8000e7f2:	5c 38       	neg	r8
8000e7f4:	8f 68       	st.w	r7[0x18],r8
8000e7f6:	c0 68       	rjmp	8000e802 <__swsetup_r+0xba>
8000e7f8:	ed b9 00 01 	bld	r9,0x1
8000e7fc:	ef f8 10 05 	ld.wne	r8,r7[0x14]
8000e800:	8f 28       	st.w	r7[0x8],r8
8000e802:	6e 48       	ld.w	r8,r7[0x10]
8000e804:	58 08       	cp.w	r8,0
8000e806:	c0 61       	brne	8000e812 <__swsetup_r+0xca>
8000e808:	8e 68       	ld.sh	r8,r7[0xc]
8000e80a:	ed b8 00 07 	bld	r8,0x7
8000e80e:	c0 21       	brne	8000e812 <__swsetup_r+0xca>
8000e810:	dc 2a       	popm	r4-r7,pc,r12=-1
8000e812:	d8 2a       	popm	r4-r7,pc,r12=0
8000e814:	00 00       	add	r0,r0
8000e816:	01 ac       	ld.ub	r12,r0[0x2]
8000e818:	80 00       	ld.sh	r0,r0[0x0]
8000e81a:	f7 c0       	*unknown*
8000e81c:	80 01       	ld.sh	r1,r0[0x0]
8000e81e:	21 38       	sub	r8,19
8000e820:	80 01       	ld.sh	r1,r0[0x0]
8000e822:	21 58       	sub	r8,21
8000e824:	80 01       	ld.sh	r1,r0[0x0]
8000e826:	21 78       	sub	r8,23
8000e828:	80 00       	ld.sh	r0,r0[0x0]
8000e82a:	f9 18 80 00 	ld.uh	r8,r12[-32768]
8000e82e:	fd d8       	*unknown*

8000e830 <quorem>:
8000e830:	d4 31       	pushm	r0-r7,lr
8000e832:	20 2d       	sub	sp,8
8000e834:	18 97       	mov	r7,r12
8000e836:	78 48       	ld.w	r8,r12[0x10]
8000e838:	76 46       	ld.w	r6,r11[0x10]
8000e83a:	0c 38       	cp.w	r8,r6
8000e83c:	c0 34       	brge	8000e842 <quorem+0x12>
8000e83e:	30 0c       	mov	r12,0
8000e840:	c8 58       	rjmp	8000e94a <quorem+0x11a>
8000e842:	ec c2 ff fc 	sub	r2,r6,-4
8000e846:	f6 c3 ff ec 	sub	r3,r11,-20
8000e84a:	f6 02 03 29 	ld.w	r9,r11[r2<<0x2]
8000e84e:	f8 02 03 2c 	ld.w	r12,r12[r2<<0x2]
8000e852:	2f f9       	sub	r9,-1
8000e854:	20 16       	sub	r6,1
8000e856:	f8 09 0d 08 	divu	r8,r12,r9
8000e85a:	f6 02 00 22 	add	r2,r11,r2<<0x2
8000e85e:	ee c4 ff ec 	sub	r4,r7,-20
8000e862:	10 95       	mov	r5,r8
8000e864:	58 08       	cp.w	r8,0
8000e866:	c4 10       	breq	8000e8e8 <quorem+0xb8>
8000e868:	30 09       	mov	r9,0
8000e86a:	06 9a       	mov	r10,r3
8000e86c:	08 98       	mov	r8,r4
8000e86e:	12 91       	mov	r1,r9
8000e870:	50 0b       	stdsp	sp[0x0],r11
8000e872:	70 0e       	ld.w	lr,r8[0x0]
8000e874:	b1 8e       	lsr	lr,0x10
8000e876:	50 1e       	stdsp	sp[0x4],lr
8000e878:	15 0e       	ld.w	lr,r10++
8000e87a:	fc 00 16 10 	lsr	r0,lr,0x10
8000e87e:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000e882:	ea 0e 03 41 	mac	r1,r5,lr
8000e886:	fd d1 c0 10 	bfextu	lr,r1,0x0,0x10
8000e88a:	b1 81       	lsr	r1,0x10
8000e88c:	40 1b       	lddsp	r11,sp[0x4]
8000e88e:	ea 00 02 40 	mul	r0,r5,r0
8000e892:	e2 00 00 00 	add	r0,r1,r0
8000e896:	e3 d0 c0 10 	bfextu	r1,r0,0x0,0x10
8000e89a:	02 1b       	sub	r11,r1
8000e89c:	50 1b       	stdsp	sp[0x4],r11
8000e89e:	70 0b       	ld.w	r11,r8[0x0]
8000e8a0:	e3 db c0 10 	bfextu	r1,r11,0x0,0x10
8000e8a4:	02 09       	add	r9,r1
8000e8a6:	f2 0e 01 0e 	sub	lr,r9,lr
8000e8aa:	b0 1e       	st.h	r8[0x2],lr
8000e8ac:	fc 09 14 10 	asr	r9,lr,0x10
8000e8b0:	40 1e       	lddsp	lr,sp[0x4]
8000e8b2:	fc 09 00 09 	add	r9,lr,r9
8000e8b6:	b0 09       	st.h	r8[0x0],r9
8000e8b8:	e0 01 16 10 	lsr	r1,r0,0x10
8000e8bc:	2f c8       	sub	r8,-4
8000e8be:	b1 49       	asr	r9,0x10
8000e8c0:	04 3a       	cp.w	r10,r2
8000e8c2:	fe 98 ff d8 	brls	8000e872 <quorem+0x42>
8000e8c6:	40 0b       	lddsp	r11,sp[0x0]
8000e8c8:	58 0c       	cp.w	r12,0
8000e8ca:	c0 f1       	brne	8000e8e8 <quorem+0xb8>
8000e8cc:	ec c8 ff fb 	sub	r8,r6,-5
8000e8d0:	ee 08 00 28 	add	r8,r7,r8<<0x2
8000e8d4:	c0 28       	rjmp	8000e8d8 <quorem+0xa8>
8000e8d6:	20 16       	sub	r6,1
8000e8d8:	20 48       	sub	r8,4
8000e8da:	08 38       	cp.w	r8,r4
8000e8dc:	e0 88 00 05 	brls	8000e8e6 <quorem+0xb6>
8000e8e0:	70 09       	ld.w	r9,r8[0x0]
8000e8e2:	58 09       	cp.w	r9,0
8000e8e4:	cf 90       	breq	8000e8d6 <quorem+0xa6>
8000e8e6:	8f 46       	st.w	r7[0x10],r6
8000e8e8:	0e 9c       	mov	r12,r7
8000e8ea:	f0 1f 00 1a 	mcall	8000e950 <quorem+0x120>
8000e8ee:	c2 d5       	brlt	8000e948 <quorem+0x118>
8000e8f0:	2f f5       	sub	r5,-1
8000e8f2:	08 98       	mov	r8,r4
8000e8f4:	30 09       	mov	r9,0
8000e8f6:	07 0b       	ld.w	r11,r3++
8000e8f8:	f6 0a 16 10 	lsr	r10,r11,0x10
8000e8fc:	70 0c       	ld.w	r12,r8[0x0]
8000e8fe:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000e902:	f8 0e 16 10 	lsr	lr,r12,0x10
8000e906:	14 1e       	sub	lr,r10
8000e908:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
8000e90c:	16 1a       	sub	r10,r11
8000e90e:	12 0a       	add	r10,r9
8000e910:	b0 1a       	st.h	r8[0x2],r10
8000e912:	b1 4a       	asr	r10,0x10
8000e914:	fc 0a 00 09 	add	r9,lr,r10
8000e918:	b0 09       	st.h	r8[0x0],r9
8000e91a:	2f c8       	sub	r8,-4
8000e91c:	b1 49       	asr	r9,0x10
8000e91e:	04 33       	cp.w	r3,r2
8000e920:	fe 98 ff eb 	brls	8000e8f6 <quorem+0xc6>
8000e924:	ec c8 ff fb 	sub	r8,r6,-5
8000e928:	ee 08 03 29 	ld.w	r9,r7[r8<<0x2]
8000e92c:	58 09       	cp.w	r9,0
8000e92e:	c0 d1       	brne	8000e948 <quorem+0x118>
8000e930:	ee 08 00 28 	add	r8,r7,r8<<0x2
8000e934:	c0 28       	rjmp	8000e938 <quorem+0x108>
8000e936:	20 16       	sub	r6,1
8000e938:	20 48       	sub	r8,4
8000e93a:	08 38       	cp.w	r8,r4
8000e93c:	e0 88 00 05 	brls	8000e946 <quorem+0x116>
8000e940:	70 09       	ld.w	r9,r8[0x0]
8000e942:	58 09       	cp.w	r9,0
8000e944:	cf 90       	breq	8000e936 <quorem+0x106>
8000e946:	8f 46       	st.w	r7[0x10],r6
8000e948:	0a 9c       	mov	r12,r5
8000e94a:	2f ed       	sub	sp,-8
8000e94c:	d8 32       	popm	r0-r7,pc
8000e94e:	00 00       	add	r0,r0
8000e950:	80 01       	ld.sh	r1,r0[0x0]
8000e952:	04 52       	eor	r2,r2

8000e954 <_dtoa_r>:
8000e954:	d4 31       	pushm	r0-r7,lr
8000e956:	21 ad       	sub	sp,104
8000e958:	fa c4 ff 74 	sub	r4,sp,-140
8000e95c:	18 97       	mov	r7,r12
8000e95e:	16 95       	mov	r5,r11
8000e960:	68 2c       	ld.w	r12,r4[0x8]
8000e962:	50 c9       	stdsp	sp[0x30],r9
8000e964:	68 16       	ld.w	r6,r4[0x4]
8000e966:	68 09       	ld.w	r9,r4[0x0]
8000e968:	50 e8       	stdsp	sp[0x38],r8
8000e96a:	14 94       	mov	r4,r10
8000e96c:	51 2c       	stdsp	sp[0x48],r12
8000e96e:	fa e5 00 08 	st.d	sp[8],r4
8000e972:	51 59       	stdsp	sp[0x54],r9
8000e974:	6e 95       	ld.w	r5,r7[0x24]
8000e976:	58 05       	cp.w	r5,0
8000e978:	c0 91       	brne	8000e98a <_dtoa_r+0x36>
8000e97a:	31 0c       	mov	r12,16
8000e97c:	f0 1f 00 47 	mcall	8000ea98 <_dtoa_r+0x144>
8000e980:	99 35       	st.w	r12[0xc],r5
8000e982:	8f 9c       	st.w	r7[0x24],r12
8000e984:	99 15       	st.w	r12[0x4],r5
8000e986:	99 25       	st.w	r12[0x8],r5
8000e988:	99 05       	st.w	r12[0x0],r5
8000e98a:	6e 99       	ld.w	r9,r7[0x24]
8000e98c:	72 08       	ld.w	r8,r9[0x0]
8000e98e:	58 08       	cp.w	r8,0
8000e990:	c0 f0       	breq	8000e9ae <_dtoa_r+0x5a>
8000e992:	72 1a       	ld.w	r10,r9[0x4]
8000e994:	91 1a       	st.w	r8[0x4],r10
8000e996:	30 1a       	mov	r10,1
8000e998:	72 19       	ld.w	r9,r9[0x4]
8000e99a:	f4 09 09 49 	lsl	r9,r10,r9
8000e99e:	10 9b       	mov	r11,r8
8000e9a0:	91 29       	st.w	r8[0x8],r9
8000e9a2:	0e 9c       	mov	r12,r7
8000e9a4:	f0 1f 00 3e 	mcall	8000ea9c <_dtoa_r+0x148>
8000e9a8:	6e 98       	ld.w	r8,r7[0x24]
8000e9aa:	30 09       	mov	r9,0
8000e9ac:	91 09       	st.w	r8[0x0],r9
8000e9ae:	40 28       	lddsp	r8,sp[0x8]
8000e9b0:	10 94       	mov	r4,r8
8000e9b2:	58 08       	cp.w	r8,0
8000e9b4:	c0 64       	brge	8000e9c0 <_dtoa_r+0x6c>
8000e9b6:	f1 d8 c0 1f 	bfextu	r8,r8,0x0,0x1f
8000e9ba:	50 28       	stdsp	sp[0x8],r8
8000e9bc:	30 18       	mov	r8,1
8000e9be:	c0 28       	rjmp	8000e9c2 <_dtoa_r+0x6e>
8000e9c0:	30 08       	mov	r8,0
8000e9c2:	8d 08       	st.w	r6[0x0],r8
8000e9c4:	fc 1c 7f f0 	movh	r12,0x7ff0
8000e9c8:	40 26       	lddsp	r6,sp[0x8]
8000e9ca:	0c 98       	mov	r8,r6
8000e9cc:	e6 18 7f f0 	andh	r8,0x7ff0,COH
8000e9d0:	18 38       	cp.w	r8,r12
8000e9d2:	c1 e1       	brne	8000ea0e <_dtoa_r+0xba>
8000e9d4:	e0 68 27 0f 	mov	r8,9999
8000e9d8:	41 5b       	lddsp	r11,sp[0x54]
8000e9da:	97 08       	st.w	r11[0x0],r8
8000e9dc:	40 3a       	lddsp	r10,sp[0xc]
8000e9de:	58 0a       	cp.w	r10,0
8000e9e0:	c0 61       	brne	8000e9ec <_dtoa_r+0x98>
8000e9e2:	ed d6 c0 14 	bfextu	r6,r6,0x0,0x14
8000e9e6:	c0 31       	brne	8000e9ec <_dtoa_r+0x98>
8000e9e8:	4a ec       	lddpc	r12,8000eaa0 <_dtoa_r+0x14c>
8000e9ea:	c0 28       	rjmp	8000e9ee <_dtoa_r+0x9a>
8000e9ec:	4a ec       	lddpc	r12,8000eaa4 <_dtoa_r+0x150>
8000e9ee:	41 29       	lddsp	r9,sp[0x48]
8000e9f0:	58 09       	cp.w	r9,0
8000e9f2:	e0 80 05 de 	breq	8000f5ae <_dtoa_r+0xc5a>
8000e9f6:	f8 c8 ff fd 	sub	r8,r12,-3
8000e9fa:	f8 c9 ff f8 	sub	r9,r12,-8
8000e9fe:	11 8b       	ld.ub	r11,r8[0x0]
8000ea00:	30 0a       	mov	r10,0
8000ea02:	41 25       	lddsp	r5,sp[0x48]
8000ea04:	f4 0b 18 00 	cp.b	r11,r10
8000ea08:	f2 08 17 10 	movne	r8,r9
8000ea0c:	c1 58       	rjmp	8000ea36 <_dtoa_r+0xe2>
8000ea0e:	fa ea 00 08 	ld.d	r10,sp[8]
8000ea12:	30 08       	mov	r8,0
8000ea14:	fa eb 00 3c 	st.d	sp[60],r10
8000ea18:	30 09       	mov	r9,0
8000ea1a:	f0 1f 00 24 	mcall	8000eaa8 <_dtoa_r+0x154>
8000ea1e:	c0 f0       	breq	8000ea3c <_dtoa_r+0xe8>
8000ea20:	30 18       	mov	r8,1
8000ea22:	41 5a       	lddsp	r10,sp[0x54]
8000ea24:	95 08       	st.w	r10[0x0],r8
8000ea26:	4a 2c       	lddpc	r12,8000eaac <_dtoa_r+0x158>
8000ea28:	41 29       	lddsp	r9,sp[0x48]
8000ea2a:	f8 08 00 08 	add	r8,r12,r8
8000ea2e:	58 09       	cp.w	r9,0
8000ea30:	e0 80 05 bf 	breq	8000f5ae <_dtoa_r+0xc5a>
8000ea34:	12 95       	mov	r5,r9
8000ea36:	8b 08       	st.w	r5[0x0],r8
8000ea38:	e0 8f 05 bb 	bral	8000f5ae <_dtoa_r+0xc5a>
8000ea3c:	fa c8 ff 9c 	sub	r8,sp,-100
8000ea40:	fa c9 ff a0 	sub	r9,sp,-96
8000ea44:	fa ea 00 3c 	ld.d	r10,sp[60]
8000ea48:	0e 9c       	mov	r12,r7
8000ea4a:	eb d6 c2 8b 	bfextu	r5,r6,0x14,0xb
8000ea4e:	f0 1f 00 19 	mcall	8000eab0 <_dtoa_r+0x15c>
8000ea52:	18 93       	mov	r3,r12
8000ea54:	58 05       	cp.w	r5,0
8000ea56:	c0 d0       	breq	8000ea70 <_dtoa_r+0x11c>
8000ea58:	fa ea 00 3c 	ld.d	r10,sp[60]
8000ea5c:	30 04       	mov	r4,0
8000ea5e:	f1 db c0 14 	bfextu	r8,r11,0x0,0x14
8000ea62:	ea c5 03 ff 	sub	r5,r5,1023
8000ea66:	10 9b       	mov	r11,r8
8000ea68:	51 74       	stdsp	sp[0x5c],r4
8000ea6a:	ea 1b 3f f0 	orh	r11,0x3ff0
8000ea6e:	c3 28       	rjmp	8000ead2 <_dtoa_r+0x17e>
8000ea70:	41 88       	lddsp	r8,sp[0x60]
8000ea72:	41 9c       	lddsp	r12,sp[0x64]
8000ea74:	10 0c       	add	r12,r8
8000ea76:	f8 c5 fb ce 	sub	r5,r12,-1074
8000ea7a:	e0 45 00 20 	cp.w	r5,32
8000ea7e:	e0 8a 00 1b 	brle	8000eab4 <_dtoa_r+0x160>
8000ea82:	f8 cc fb ee 	sub	r12,r12,-1042
8000ea86:	40 3b       	lddsp	r11,sp[0xc]
8000ea88:	ea 08 11 40 	rsub	r8,r5,64
8000ea8c:	f6 0c 0a 4c 	lsr	r12,r11,r12
8000ea90:	ec 08 09 46 	lsl	r6,r6,r8
8000ea94:	0c 4c       	or	r12,r6
8000ea96:	c1 48       	rjmp	8000eabe <_dtoa_r+0x16a>
8000ea98:	80 00       	ld.sh	r0,r0[0x0]
8000ea9a:	fe a4       	*unknown*
8000ea9c:	80 01       	ld.sh	r1,r0[0x0]
8000ea9e:	04 84       	andn	r4,r2
8000eaa0:	80 01       	ld.sh	r1,r0[0x0]
8000eaa2:	21 28       	sub	r8,18
8000eaa4:	80 01       	ld.sh	r1,r0[0x0]
8000eaa6:	21 34       	sub	r4,19
8000eaa8:	80 01       	ld.sh	r1,r0[0x0]
8000eaaa:	11 02       	ld.w	r2,r8++
8000eaac:	80 01       	ld.sh	r1,r0[0x0]
8000eaae:	20 04       	sub	r4,0
8000eab0:	80 01       	ld.sh	r1,r0[0x0]
8000eab2:	05 34       	ld.ub	r4,r2++
8000eab4:	ea 0c 11 20 	rsub	r12,r5,32
8000eab8:	40 3a       	lddsp	r10,sp[0xc]
8000eaba:	f4 0c 09 4c 	lsl	r12,r10,r12
8000eabe:	f0 1f 00 6b 	mcall	8000ec68 <_dtoa_r+0x314>
8000eac2:	fc 18 fe 10 	movh	r8,0xfe10
8000eac6:	30 19       	mov	r9,1
8000eac8:	ea c5 04 33 	sub	r5,r5,1075
8000eacc:	f0 0b 00 0b 	add	r11,r8,r11
8000ead0:	51 79       	stdsp	sp[0x5c],r9
8000ead2:	30 08       	mov	r8,0
8000ead4:	fc 19 3f f8 	movh	r9,0x3ff8
8000ead8:	f0 1f 00 65 	mcall	8000ec6c <_dtoa_r+0x318>
8000eadc:	e0 68 43 61 	mov	r8,17249
8000eae0:	ea 18 63 6f 	orh	r8,0x636f
8000eae4:	e0 69 87 a7 	mov	r9,34727
8000eae8:	ea 19 3f d2 	orh	r9,0x3fd2
8000eaec:	f0 1f 00 61 	mcall	8000ec70 <_dtoa_r+0x31c>
8000eaf0:	e0 68 c8 b3 	mov	r8,51379
8000eaf4:	ea 18 8b 60 	orh	r8,0x8b60
8000eaf8:	e0 69 8a 28 	mov	r9,35368
8000eafc:	ea 19 3f c6 	orh	r9,0x3fc6
8000eb00:	f0 1f 00 5d 	mcall	8000ec74 <_dtoa_r+0x320>
8000eb04:	0a 9c       	mov	r12,r5
8000eb06:	14 90       	mov	r0,r10
8000eb08:	16 91       	mov	r1,r11
8000eb0a:	f0 1f 00 5c 	mcall	8000ec78 <_dtoa_r+0x324>
8000eb0e:	e0 68 79 fb 	mov	r8,31227
8000eb12:	ea 18 50 9f 	orh	r8,0x509f
8000eb16:	e0 69 44 13 	mov	r9,17427
8000eb1a:	ea 19 3f d3 	orh	r9,0x3fd3
8000eb1e:	f0 1f 00 55 	mcall	8000ec70 <_dtoa_r+0x31c>
8000eb22:	14 98       	mov	r8,r10
8000eb24:	16 99       	mov	r9,r11
8000eb26:	00 9a       	mov	r10,r0
8000eb28:	02 9b       	mov	r11,r1
8000eb2a:	f0 1f 00 53 	mcall	8000ec74 <_dtoa_r+0x320>
8000eb2e:	14 90       	mov	r0,r10
8000eb30:	16 91       	mov	r1,r11
8000eb32:	f0 1f 00 53 	mcall	8000ec7c <_dtoa_r+0x328>
8000eb36:	30 08       	mov	r8,0
8000eb38:	18 96       	mov	r6,r12
8000eb3a:	30 09       	mov	r9,0
8000eb3c:	00 9a       	mov	r10,r0
8000eb3e:	02 9b       	mov	r11,r1
8000eb40:	f0 1f 00 50 	mcall	8000ec80 <_dtoa_r+0x32c>
8000eb44:	c0 c0       	breq	8000eb5c <_dtoa_r+0x208>
8000eb46:	0c 9c       	mov	r12,r6
8000eb48:	f0 1f 00 4c 	mcall	8000ec78 <_dtoa_r+0x324>
8000eb4c:	14 98       	mov	r8,r10
8000eb4e:	16 99       	mov	r9,r11
8000eb50:	00 9a       	mov	r10,r0
8000eb52:	02 9b       	mov	r11,r1
8000eb54:	f0 1f 00 4c 	mcall	8000ec84 <_dtoa_r+0x330>
8000eb58:	f7 b6 00 01 	subeq	r6,1
8000eb5c:	59 66       	cp.w	r6,22
8000eb5e:	e0 88 00 05 	brls	8000eb68 <_dtoa_r+0x214>
8000eb62:	30 18       	mov	r8,1
8000eb64:	51 48       	stdsp	sp[0x50],r8
8000eb66:	c1 28       	rjmp	8000eb8a <_dtoa_r+0x236>
8000eb68:	4c 88       	lddpc	r8,8000ec88 <_dtoa_r+0x334>
8000eb6a:	fa ea 00 3c 	ld.d	r10,sp[60]
8000eb6e:	f0 06 02 38 	ld.d	r8,r8[r6<<0x3]
8000eb72:	f0 1f 00 44 	mcall	8000ec80 <_dtoa_r+0x32c>
8000eb76:	f9 b4 00 00 	moveq	r4,0
8000eb7a:	fb f4 0a 14 	st.weq	sp[0x50],r4
8000eb7e:	f7 b6 01 01 	subne	r6,1
8000eb82:	f9 bc 01 00 	movne	r12,0
8000eb86:	fb fc 1a 14 	st.wne	sp[0x50],r12
8000eb8a:	41 90       	lddsp	r0,sp[0x64]
8000eb8c:	20 10       	sub	r0,1
8000eb8e:	0a 10       	sub	r0,r5
8000eb90:	c0 46       	brmi	8000eb98 <_dtoa_r+0x244>
8000eb92:	50 40       	stdsp	sp[0x10],r0
8000eb94:	30 00       	mov	r0,0
8000eb96:	c0 48       	rjmp	8000eb9e <_dtoa_r+0x24a>
8000eb98:	30 0b       	mov	r11,0
8000eb9a:	5c 30       	neg	r0
8000eb9c:	50 4b       	stdsp	sp[0x10],r11
8000eb9e:	ec 02 11 00 	rsub	r2,r6,0
8000eba2:	58 06       	cp.w	r6,0
8000eba4:	fb fa 40 04 	ld.wge	r10,sp[0x10]
8000eba8:	f5 d6 e4 0a 	addge	r10,r10,r6
8000ebac:	fb fa 4a 04 	st.wge	sp[0x10],r10
8000ebb0:	fb f6 4a 11 	st.wge	sp[0x44],r6
8000ebb4:	f9 b2 04 00 	movge	r2,0
8000ebb8:	e1 d6 e5 10 	sublt	r0,r0,r6
8000ebbc:	f9 b9 05 00 	movlt	r9,0
8000ebc0:	fb f9 5a 11 	st.wlt	sp[0x44],r9
8000ebc4:	40 c8       	lddsp	r8,sp[0x30]
8000ebc6:	58 98       	cp.w	r8,9
8000ebc8:	e0 8b 00 20 	brhi	8000ec08 <_dtoa_r+0x2b4>
8000ebcc:	58 58       	cp.w	r8,5
8000ebce:	f9 b4 0a 01 	movle	r4,1
8000ebd2:	fb f5 90 0c 	ld.wgt	r5,sp[0x30]
8000ebd6:	f7 b5 09 04 	subgt	r5,4
8000ebda:	fb f5 9a 0c 	st.wgt	sp[0x30],r5
8000ebde:	f9 b4 09 00 	movgt	r4,0
8000ebe2:	40 cc       	lddsp	r12,sp[0x30]
8000ebe4:	58 3c       	cp.w	r12,3
8000ebe6:	c2 d0       	breq	8000ec40 <_dtoa_r+0x2ec>
8000ebe8:	e0 89 00 05 	brgt	8000ebf2 <_dtoa_r+0x29e>
8000ebec:	58 2c       	cp.w	r12,2
8000ebee:	c1 01       	brne	8000ec0e <_dtoa_r+0x2ba>
8000ebf0:	c1 88       	rjmp	8000ec20 <_dtoa_r+0x2cc>
8000ebf2:	40 cb       	lddsp	r11,sp[0x30]
8000ebf4:	58 4b       	cp.w	r11,4
8000ebf6:	c0 60       	breq	8000ec02 <_dtoa_r+0x2ae>
8000ebf8:	58 5b       	cp.w	r11,5
8000ebfa:	c0 a1       	brne	8000ec0e <_dtoa_r+0x2ba>
8000ebfc:	30 1a       	mov	r10,1
8000ebfe:	50 da       	stdsp	sp[0x34],r10
8000ec00:	c2 28       	rjmp	8000ec44 <_dtoa_r+0x2f0>
8000ec02:	30 19       	mov	r9,1
8000ec04:	50 d9       	stdsp	sp[0x34],r9
8000ec06:	c0 f8       	rjmp	8000ec24 <_dtoa_r+0x2d0>
8000ec08:	30 08       	mov	r8,0
8000ec0a:	30 14       	mov	r4,1
8000ec0c:	50 c8       	stdsp	sp[0x30],r8
8000ec0e:	3f f5       	mov	r5,-1
8000ec10:	30 1c       	mov	r12,1
8000ec12:	30 0b       	mov	r11,0
8000ec14:	50 95       	stdsp	sp[0x24],r5
8000ec16:	50 dc       	stdsp	sp[0x34],r12
8000ec18:	0a 91       	mov	r1,r5
8000ec1a:	31 28       	mov	r8,18
8000ec1c:	50 eb       	stdsp	sp[0x38],r11
8000ec1e:	c2 08       	rjmp	8000ec5e <_dtoa_r+0x30a>
8000ec20:	30 0a       	mov	r10,0
8000ec22:	50 da       	stdsp	sp[0x34],r10
8000ec24:	40 e9       	lddsp	r9,sp[0x38]
8000ec26:	58 09       	cp.w	r9,0
8000ec28:	e0 89 00 07 	brgt	8000ec36 <_dtoa_r+0x2e2>
8000ec2c:	30 18       	mov	r8,1
8000ec2e:	50 98       	stdsp	sp[0x24],r8
8000ec30:	10 91       	mov	r1,r8
8000ec32:	50 e8       	stdsp	sp[0x38],r8
8000ec34:	c1 58       	rjmp	8000ec5e <_dtoa_r+0x30a>
8000ec36:	40 e5       	lddsp	r5,sp[0x38]
8000ec38:	50 95       	stdsp	sp[0x24],r5
8000ec3a:	0a 91       	mov	r1,r5
8000ec3c:	0a 98       	mov	r8,r5
8000ec3e:	c1 08       	rjmp	8000ec5e <_dtoa_r+0x30a>
8000ec40:	30 0c       	mov	r12,0
8000ec42:	50 dc       	stdsp	sp[0x34],r12
8000ec44:	40 eb       	lddsp	r11,sp[0x38]
8000ec46:	ec 0b 00 0b 	add	r11,r6,r11
8000ec4a:	50 9b       	stdsp	sp[0x24],r11
8000ec4c:	16 98       	mov	r8,r11
8000ec4e:	2f f8       	sub	r8,-1
8000ec50:	58 08       	cp.w	r8,0
8000ec52:	e0 89 00 05 	brgt	8000ec5c <_dtoa_r+0x308>
8000ec56:	10 91       	mov	r1,r8
8000ec58:	30 18       	mov	r8,1
8000ec5a:	c0 28       	rjmp	8000ec5e <_dtoa_r+0x30a>
8000ec5c:	10 91       	mov	r1,r8
8000ec5e:	30 09       	mov	r9,0
8000ec60:	6e 9a       	ld.w	r10,r7[0x24]
8000ec62:	95 19       	st.w	r10[0x4],r9
8000ec64:	30 49       	mov	r9,4
8000ec66:	c1 78       	rjmp	8000ec94 <_dtoa_r+0x340>
8000ec68:	80 00       	ld.sh	r0,r0[0x0]
8000ec6a:	bd 64       	lsl	r4,0x1c
8000ec6c:	80 00       	ld.sh	r0,r0[0x0]
8000ec6e:	ba b8       	st.b	sp[0x3],r8
8000ec70:	80 00       	ld.sh	r0,r0[0x0]
8000ec72:	b8 e0       	st.b	r12[0x6],r0
8000ec74:	80 00       	ld.sh	r0,r0[0x0]
8000ec76:	bc 54       	st.h	lr[0xa],r4
8000ec78:	80 00       	ld.sh	r0,r0[0x0]
8000ec7a:	bd 6c       	lsl	r12,0x1c
8000ec7c:	80 01       	ld.sh	r1,r0[0x0]
8000ec7e:	10 dc       	st.w	--r8,r12
8000ec80:	80 01       	ld.sh	r1,r0[0x0]
8000ec82:	11 90       	ld.ub	r0,r8[0x1]
8000ec84:	80 01       	ld.sh	r1,r0[0x0]
8000ec86:	11 02       	ld.w	r2,r8++
8000ec88:	80 01       	ld.sh	r1,r0[0x0]
8000ec8a:	21 ec       	sub	r12,30
8000ec8c:	6a 1a       	ld.w	r10,r5[0x4]
8000ec8e:	a1 79       	lsl	r9,0x1
8000ec90:	2f fa       	sub	r10,-1
8000ec92:	8b 1a       	st.w	r5[0x4],r10
8000ec94:	6e 95       	ld.w	r5,r7[0x24]
8000ec96:	f2 ca ff ec 	sub	r10,r9,-20
8000ec9a:	10 3a       	cp.w	r10,r8
8000ec9c:	fe 98 ff f8 	brls	8000ec8c <_dtoa_r+0x338>
8000eca0:	6a 1b       	ld.w	r11,r5[0x4]
8000eca2:	0e 9c       	mov	r12,r7
8000eca4:	f0 1f 00 53 	mcall	8000edf0 <_dtoa_r+0x49c>
8000eca8:	58 e1       	cp.w	r1,14
8000ecaa:	5f 88       	srls	r8
8000ecac:	8b 0c       	st.w	r5[0x0],r12
8000ecae:	f1 e4 00 04 	and	r4,r8,r4
8000ecb2:	6e 98       	ld.w	r8,r7[0x24]
8000ecb4:	70 08       	ld.w	r8,r8[0x0]
8000ecb6:	50 88       	stdsp	sp[0x20],r8
8000ecb8:	e0 80 01 98 	breq	8000efe8 <_dtoa_r+0x694>
8000ecbc:	58 06       	cp.w	r6,0
8000ecbe:	e0 8a 00 40 	brle	8000ed3e <_dtoa_r+0x3ea>
8000ecc2:	f3 d6 c0 04 	bfextu	r9,r6,0x0,0x4
8000ecc6:	4c c8       	lddpc	r8,8000edf4 <_dtoa_r+0x4a0>
8000ecc8:	f0 09 02 34 	ld.d	r4,r8[r9<<0x3]
8000eccc:	fa e5 00 18 	st.d	sp[24],r4
8000ecd0:	ec 04 14 04 	asr	r4,r6,0x4
8000ecd4:	ed b4 00 04 	bld	r4,0x4
8000ecd8:	c0 30       	breq	8000ecde <_dtoa_r+0x38a>
8000ecda:	30 25       	mov	r5,2
8000ecdc:	c0 f8       	rjmp	8000ecfa <_dtoa_r+0x3a6>
8000ecde:	4c 78       	lddpc	r8,8000edf8 <_dtoa_r+0x4a4>
8000ece0:	f0 e8 00 20 	ld.d	r8,r8[32]
8000ece4:	fa ea 00 3c 	ld.d	r10,sp[60]
8000ece8:	e9 d4 c0 04 	bfextu	r4,r4,0x0,0x4
8000ecec:	f0 1f 00 44 	mcall	8000edfc <_dtoa_r+0x4a8>
8000ecf0:	30 35       	mov	r5,3
8000ecf2:	14 98       	mov	r8,r10
8000ecf4:	16 99       	mov	r9,r11
8000ecf6:	fa e9 00 08 	st.d	sp[8],r8
8000ecfa:	4c 0c       	lddpc	r12,8000edf8 <_dtoa_r+0x4a4>
8000ecfc:	50 a3       	stdsp	sp[0x28],r3
8000ecfe:	0c 93       	mov	r3,r6
8000ed00:	18 96       	mov	r6,r12
8000ed02:	c0 f8       	rjmp	8000ed20 <_dtoa_r+0x3cc>
8000ed04:	fa ea 00 18 	ld.d	r10,sp[24]
8000ed08:	ed b4 00 00 	bld	r4,0x0
8000ed0c:	c0 81       	brne	8000ed1c <_dtoa_r+0x3c8>
8000ed0e:	ec e8 00 00 	ld.d	r8,r6[0]
8000ed12:	2f f5       	sub	r5,-1
8000ed14:	f0 1f 00 3b 	mcall	8000ee00 <_dtoa_r+0x4ac>
8000ed18:	fa eb 00 18 	st.d	sp[24],r10
8000ed1c:	a1 54       	asr	r4,0x1
8000ed1e:	2f 86       	sub	r6,-8
8000ed20:	58 04       	cp.w	r4,0
8000ed22:	cf 11       	brne	8000ed04 <_dtoa_r+0x3b0>
8000ed24:	fa e8 00 18 	ld.d	r8,sp[24]
8000ed28:	fa ea 00 08 	ld.d	r10,sp[8]
8000ed2c:	06 96       	mov	r6,r3
8000ed2e:	f0 1f 00 34 	mcall	8000edfc <_dtoa_r+0x4a8>
8000ed32:	40 a3       	lddsp	r3,sp[0x28]
8000ed34:	14 98       	mov	r8,r10
8000ed36:	16 99       	mov	r9,r11
8000ed38:	fa e9 00 08 	st.d	sp[8],r8
8000ed3c:	c2 d8       	rjmp	8000ed96 <_dtoa_r+0x442>
8000ed3e:	ec 08 11 00 	rsub	r8,r6,0
8000ed42:	c0 31       	brne	8000ed48 <_dtoa_r+0x3f4>
8000ed44:	30 25       	mov	r5,2
8000ed46:	c2 88       	rjmp	8000ed96 <_dtoa_r+0x442>
8000ed48:	4a cc       	lddpc	r12,8000edf8 <_dtoa_r+0x4a4>
8000ed4a:	f0 04 14 04 	asr	r4,r8,0x4
8000ed4e:	50 1c       	stdsp	sp[0x4],r12
8000ed50:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
8000ed54:	4a 89       	lddpc	r9,8000edf4 <_dtoa_r+0x4a0>
8000ed56:	fa ea 00 3c 	ld.d	r10,sp[60]
8000ed5a:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
8000ed5e:	f0 1f 00 29 	mcall	8000ee00 <_dtoa_r+0x4ac>
8000ed62:	40 1c       	lddsp	r12,sp[0x4]
8000ed64:	50 63       	stdsp	sp[0x18],r3
8000ed66:	30 25       	mov	r5,2
8000ed68:	0c 93       	mov	r3,r6
8000ed6a:	fa eb 00 08 	st.d	sp[8],r10
8000ed6e:	18 96       	mov	r6,r12
8000ed70:	c0 f8       	rjmp	8000ed8e <_dtoa_r+0x43a>
8000ed72:	fa ea 00 08 	ld.d	r10,sp[8]
8000ed76:	ed b4 00 00 	bld	r4,0x0
8000ed7a:	c0 81       	brne	8000ed8a <_dtoa_r+0x436>
8000ed7c:	ec e8 00 00 	ld.d	r8,r6[0]
8000ed80:	2f f5       	sub	r5,-1
8000ed82:	f0 1f 00 20 	mcall	8000ee00 <_dtoa_r+0x4ac>
8000ed86:	fa eb 00 08 	st.d	sp[8],r10
8000ed8a:	a1 54       	asr	r4,0x1
8000ed8c:	2f 86       	sub	r6,-8
8000ed8e:	58 04       	cp.w	r4,0
8000ed90:	cf 11       	brne	8000ed72 <_dtoa_r+0x41e>
8000ed92:	06 96       	mov	r6,r3
8000ed94:	40 63       	lddsp	r3,sp[0x18]
8000ed96:	41 4a       	lddsp	r10,sp[0x50]
8000ed98:	58 0a       	cp.w	r10,0
8000ed9a:	c3 70       	breq	8000ee08 <_dtoa_r+0x4b4>
8000ed9c:	fa e8 00 08 	ld.d	r8,sp[8]
8000eda0:	58 01       	cp.w	r1,0
8000eda2:	5f 94       	srgt	r4
8000eda4:	fa e9 00 18 	st.d	sp[24],r8
8000eda8:	30 08       	mov	r8,0
8000edaa:	fc 19 3f f0 	movh	r9,0x3ff0
8000edae:	fa ea 00 18 	ld.d	r10,sp[24]
8000edb2:	f0 1f 00 15 	mcall	8000ee04 <_dtoa_r+0x4b0>
8000edb6:	f9 bc 00 00 	moveq	r12,0
8000edba:	f9 bc 01 01 	movne	r12,1
8000edbe:	e9 ec 00 0c 	and	r12,r4,r12
8000edc2:	c2 30       	breq	8000ee08 <_dtoa_r+0x4b4>
8000edc4:	40 98       	lddsp	r8,sp[0x24]
8000edc6:	58 08       	cp.w	r8,0
8000edc8:	e0 8a 01 0c 	brle	8000efe0 <_dtoa_r+0x68c>
8000edcc:	30 08       	mov	r8,0
8000edce:	fc 19 40 24 	movh	r9,0x4024
8000edd2:	ec c4 00 01 	sub	r4,r6,1
8000edd6:	fa ea 00 18 	ld.d	r10,sp[24]
8000edda:	2f f5       	sub	r5,-1
8000eddc:	50 64       	stdsp	sp[0x18],r4
8000edde:	f0 1f 00 09 	mcall	8000ee00 <_dtoa_r+0x4ac>
8000ede2:	40 94       	lddsp	r4,sp[0x24]
8000ede4:	14 98       	mov	r8,r10
8000ede6:	16 99       	mov	r9,r11
8000ede8:	fa e9 00 08 	st.d	sp[8],r8
8000edec:	c1 08       	rjmp	8000ee0c <_dtoa_r+0x4b8>
8000edee:	00 00       	add	r0,r0
8000edf0:	80 01       	ld.sh	r1,r0[0x0]
8000edf2:	04 bc       	st.h	r2++,r12
8000edf4:	80 01       	ld.sh	r1,r0[0x0]
8000edf6:	21 ec       	sub	r12,30
8000edf8:	80 01       	ld.sh	r1,r0[0x0]
8000edfa:	22 b4       	sub	r4,43
8000edfc:	80 01       	ld.sh	r1,r0[0x0]
8000edfe:	11 f8       	ld.ub	r8,r8[0x7]
8000ee00:	80 00       	ld.sh	r0,r0[0x0]
8000ee02:	b8 e0       	st.b	r12[0x6],r0
8000ee04:	80 01       	ld.sh	r1,r0[0x0]
8000ee06:	11 90       	ld.ub	r0,r8[0x1]
8000ee08:	50 66       	stdsp	sp[0x18],r6
8000ee0a:	02 94       	mov	r4,r1
8000ee0c:	0a 9c       	mov	r12,r5
8000ee0e:	f0 1f 00 69 	mcall	8000efb0 <_dtoa_r+0x65c>
8000ee12:	fa e8 00 08 	ld.d	r8,sp[8]
8000ee16:	f0 1f 00 68 	mcall	8000efb4 <_dtoa_r+0x660>
8000ee1a:	30 08       	mov	r8,0
8000ee1c:	fc 19 40 1c 	movh	r9,0x401c
8000ee20:	f0 1f 00 66 	mcall	8000efb8 <_dtoa_r+0x664>
8000ee24:	14 98       	mov	r8,r10
8000ee26:	16 99       	mov	r9,r11
8000ee28:	fa e9 00 28 	st.d	sp[40],r8
8000ee2c:	fc 18 fc c0 	movh	r8,0xfcc0
8000ee30:	40 a5       	lddsp	r5,sp[0x28]
8000ee32:	10 05       	add	r5,r8
8000ee34:	50 a5       	stdsp	sp[0x28],r5
8000ee36:	58 04       	cp.w	r4,0
8000ee38:	c2 11       	brne	8000ee7a <_dtoa_r+0x526>
8000ee3a:	fa ea 00 08 	ld.d	r10,sp[8]
8000ee3e:	30 08       	mov	r8,0
8000ee40:	fc 19 40 14 	movh	r9,0x4014
8000ee44:	f0 1f 00 5e 	mcall	8000efbc <_dtoa_r+0x668>
8000ee48:	40 bc       	lddsp	r12,sp[0x2c]
8000ee4a:	fa eb 00 08 	st.d	sp[8],r10
8000ee4e:	14 98       	mov	r8,r10
8000ee50:	16 99       	mov	r9,r11
8000ee52:	18 9a       	mov	r10,r12
8000ee54:	0a 9b       	mov	r11,r5
8000ee56:	f0 1f 00 5b 	mcall	8000efc0 <_dtoa_r+0x66c>
8000ee5a:	e0 81 02 74 	brne	8000f342 <_dtoa_r+0x9ee>
8000ee5e:	0a 98       	mov	r8,r5
8000ee60:	40 b9       	lddsp	r9,sp[0x2c]
8000ee62:	ee 18 80 00 	eorh	r8,0x8000
8000ee66:	fa ea 00 08 	ld.d	r10,sp[8]
8000ee6a:	10 95       	mov	r5,r8
8000ee6c:	12 98       	mov	r8,r9
8000ee6e:	0a 99       	mov	r9,r5
8000ee70:	f0 1f 00 54 	mcall	8000efc0 <_dtoa_r+0x66c>
8000ee74:	e0 81 02 5e 	brne	8000f330 <_dtoa_r+0x9dc>
8000ee78:	cb 48       	rjmp	8000efe0 <_dtoa_r+0x68c>
8000ee7a:	4d 39       	lddpc	r9,8000efc4 <_dtoa_r+0x670>
8000ee7c:	e8 c8 00 01 	sub	r8,r4,1
8000ee80:	40 d5       	lddsp	r5,sp[0x34]
8000ee82:	58 05       	cp.w	r5,0
8000ee84:	c4 f0       	breq	8000ef22 <_dtoa_r+0x5ce>
8000ee86:	30 0c       	mov	r12,0
8000ee88:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
8000ee8c:	51 3c       	stdsp	sp[0x4c],r12
8000ee8e:	30 0a       	mov	r10,0
8000ee90:	fc 1b 3f e0 	movh	r11,0x3fe0
8000ee94:	f0 1f 00 4d 	mcall	8000efc8 <_dtoa_r+0x674>
8000ee98:	fa e8 00 28 	ld.d	r8,sp[40]
8000ee9c:	40 85       	lddsp	r5,sp[0x20]
8000ee9e:	f0 1f 00 48 	mcall	8000efbc <_dtoa_r+0x668>
8000eea2:	fa eb 00 28 	st.d	sp[40],r10
8000eea6:	fa ea 00 08 	ld.d	r10,sp[8]
8000eeaa:	f0 1f 00 49 	mcall	8000efcc <_dtoa_r+0x678>
8000eeae:	51 6c       	stdsp	sp[0x58],r12
8000eeb0:	f0 1f 00 40 	mcall	8000efb0 <_dtoa_r+0x65c>
8000eeb4:	14 98       	mov	r8,r10
8000eeb6:	16 99       	mov	r9,r11
8000eeb8:	fa ea 00 08 	ld.d	r10,sp[8]
8000eebc:	f0 1f 00 40 	mcall	8000efbc <_dtoa_r+0x668>
8000eec0:	fa eb 00 08 	st.d	sp[8],r10
8000eec4:	41 68       	lddsp	r8,sp[0x58]
8000eec6:	2d 08       	sub	r8,-48
8000eec8:	0a c8       	st.b	r5++,r8
8000eeca:	41 39       	lddsp	r9,sp[0x4c]
8000eecc:	2f f9       	sub	r9,-1
8000eece:	51 39       	stdsp	sp[0x4c],r9
8000eed0:	fa e8 00 28 	ld.d	r8,sp[40]
8000eed4:	f0 1f 00 3b 	mcall	8000efc0 <_dtoa_r+0x66c>
8000eed8:	e0 81 03 5a 	brne	8000f58c <_dtoa_r+0xc38>
8000eedc:	fa e8 00 08 	ld.d	r8,sp[8]
8000eee0:	30 0a       	mov	r10,0
8000eee2:	fc 1b 3f f0 	movh	r11,0x3ff0
8000eee6:	f0 1f 00 36 	mcall	8000efbc <_dtoa_r+0x668>
8000eeea:	fa e8 00 28 	ld.d	r8,sp[40]
8000eeee:	f0 1f 00 35 	mcall	8000efc0 <_dtoa_r+0x66c>
8000eef2:	fa ea 00 28 	ld.d	r10,sp[40]
8000eef6:	30 08       	mov	r8,0
8000eef8:	fc 19 40 24 	movh	r9,0x4024
8000eefc:	e0 81 00 e8 	brne	8000f0cc <_dtoa_r+0x778>
8000ef00:	41 3c       	lddsp	r12,sp[0x4c]
8000ef02:	08 3c       	cp.w	r12,r4
8000ef04:	c6 e4       	brge	8000efe0 <_dtoa_r+0x68c>
8000ef06:	f0 1f 00 2c 	mcall	8000efb4 <_dtoa_r+0x660>
8000ef0a:	30 08       	mov	r8,0
8000ef0c:	fa eb 00 28 	st.d	sp[40],r10
8000ef10:	fc 19 40 24 	movh	r9,0x4024
8000ef14:	fa ea 00 08 	ld.d	r10,sp[8]
8000ef18:	f0 1f 00 27 	mcall	8000efb4 <_dtoa_r+0x660>
8000ef1c:	fa eb 00 08 	st.d	sp[8],r10
8000ef20:	cc 3b       	rjmp	8000eea6 <_dtoa_r+0x552>
8000ef22:	40 85       	lddsp	r5,sp[0x20]
8000ef24:	08 05       	add	r5,r4
8000ef26:	f2 08 02 3a 	ld.d	r10,r9[r8<<0x3]
8000ef2a:	51 35       	stdsp	sp[0x4c],r5
8000ef2c:	fa e8 00 28 	ld.d	r8,sp[40]
8000ef30:	40 85       	lddsp	r5,sp[0x20]
8000ef32:	f0 1f 00 21 	mcall	8000efb4 <_dtoa_r+0x660>
8000ef36:	fa eb 00 28 	st.d	sp[40],r10
8000ef3a:	fa ea 00 08 	ld.d	r10,sp[8]
8000ef3e:	f0 1f 00 24 	mcall	8000efcc <_dtoa_r+0x678>
8000ef42:	51 6c       	stdsp	sp[0x58],r12
8000ef44:	f0 1f 00 1b 	mcall	8000efb0 <_dtoa_r+0x65c>
8000ef48:	14 98       	mov	r8,r10
8000ef4a:	16 99       	mov	r9,r11
8000ef4c:	fa ea 00 08 	ld.d	r10,sp[8]
8000ef50:	f0 1f 00 1b 	mcall	8000efbc <_dtoa_r+0x668>
8000ef54:	fa eb 00 08 	st.d	sp[8],r10
8000ef58:	41 68       	lddsp	r8,sp[0x58]
8000ef5a:	2d 08       	sub	r8,-48
8000ef5c:	0a c8       	st.b	r5++,r8
8000ef5e:	41 3c       	lddsp	r12,sp[0x4c]
8000ef60:	18 35       	cp.w	r5,r12
8000ef62:	c3 71       	brne	8000efd0 <_dtoa_r+0x67c>
8000ef64:	30 08       	mov	r8,0
8000ef66:	fc 19 3f e0 	movh	r9,0x3fe0
8000ef6a:	fa ea 00 28 	ld.d	r10,sp[40]
8000ef6e:	f0 1f 00 13 	mcall	8000efb8 <_dtoa_r+0x664>
8000ef72:	40 85       	lddsp	r5,sp[0x20]
8000ef74:	fa e8 00 08 	ld.d	r8,sp[8]
8000ef78:	08 05       	add	r5,r4
8000ef7a:	f0 1f 00 12 	mcall	8000efc0 <_dtoa_r+0x66c>
8000ef7e:	e0 81 00 a7 	brne	8000f0cc <_dtoa_r+0x778>
8000ef82:	fa e8 00 28 	ld.d	r8,sp[40]
8000ef86:	30 0a       	mov	r10,0
8000ef88:	fc 1b 3f e0 	movh	r11,0x3fe0
8000ef8c:	f0 1f 00 0c 	mcall	8000efbc <_dtoa_r+0x668>
8000ef90:	14 98       	mov	r8,r10
8000ef92:	16 99       	mov	r9,r11
8000ef94:	fa ea 00 08 	ld.d	r10,sp[8]
8000ef98:	f0 1f 00 0a 	mcall	8000efc0 <_dtoa_r+0x66c>
8000ef9c:	c2 20       	breq	8000efe0 <_dtoa_r+0x68c>
8000ef9e:	33 09       	mov	r9,48
8000efa0:	0a 98       	mov	r8,r5
8000efa2:	11 7a       	ld.ub	r10,--r8
8000efa4:	f2 0a 18 00 	cp.b	r10,r9
8000efa8:	e0 81 02 f2 	brne	8000f58c <_dtoa_r+0xc38>
8000efac:	10 95       	mov	r5,r8
8000efae:	cf 9b       	rjmp	8000efa0 <_dtoa_r+0x64c>
8000efb0:	80 00       	ld.sh	r0,r0[0x0]
8000efb2:	bd 6c       	lsl	r12,0x1c
8000efb4:	80 00       	ld.sh	r0,r0[0x0]
8000efb6:	b8 e0       	st.b	r12[0x6],r0
8000efb8:	80 00       	ld.sh	r0,r0[0x0]
8000efba:	bc 54       	st.h	lr[0xa],r4
8000efbc:	80 00       	ld.sh	r0,r0[0x0]
8000efbe:	ba b8       	st.b	sp[0x3],r8
8000efc0:	80 01       	ld.sh	r1,r0[0x0]
8000efc2:	11 90       	ld.ub	r0,r8[0x1]
8000efc4:	80 01       	ld.sh	r1,r0[0x0]
8000efc6:	21 ec       	sub	r12,30
8000efc8:	80 01       	ld.sh	r1,r0[0x0]
8000efca:	11 f8       	ld.ub	r8,r8[0x7]
8000efcc:	80 01       	ld.sh	r1,r0[0x0]
8000efce:	10 dc       	st.w	--r8,r12
8000efd0:	30 08       	mov	r8,0
8000efd2:	fc 19 40 24 	movh	r9,0x4024
8000efd6:	f0 1f 00 56 	mcall	8000f12c <_dtoa_r+0x7d8>
8000efda:	fa eb 00 08 	st.d	sp[8],r10
8000efde:	ca eb       	rjmp	8000ef3a <_dtoa_r+0x5e6>
8000efe0:	fa ea 00 3c 	ld.d	r10,sp[60]
8000efe4:	fa eb 00 08 	st.d	sp[8],r10
8000efe8:	58 e6       	cp.w	r6,14
8000efea:	5f ab       	srle	r11
8000efec:	41 8a       	lddsp	r10,sp[0x60]
8000efee:	30 08       	mov	r8,0
8000eff0:	f4 09 11 ff 	rsub	r9,r10,-1
8000eff4:	f7 e9 03 f9 	and	r9,r11,r9>>0x1f
8000eff8:	f0 09 18 00 	cp.b	r9,r8
8000effc:	e0 80 00 81 	breq	8000f0fe <_dtoa_r+0x7aa>
8000f000:	40 ea       	lddsp	r10,sp[0x38]
8000f002:	58 01       	cp.w	r1,0
8000f004:	5f a9       	srle	r9
8000f006:	f3 ea 03 f9 	and	r9,r9,r10>>0x1f
8000f00a:	4c aa       	lddpc	r10,8000f130 <_dtoa_r+0x7dc>
8000f00c:	f4 06 02 34 	ld.d	r4,r10[r6<<0x3]
8000f010:	fa e5 00 10 	st.d	sp[16],r4
8000f014:	f0 09 18 00 	cp.b	r9,r8
8000f018:	c1 40       	breq	8000f040 <_dtoa_r+0x6ec>
8000f01a:	58 01       	cp.w	r1,0
8000f01c:	e0 81 01 8a 	brne	8000f330 <_dtoa_r+0x9dc>
8000f020:	30 08       	mov	r8,0
8000f022:	fc 19 40 14 	movh	r9,0x4014
8000f026:	08 9a       	mov	r10,r4
8000f028:	0a 9b       	mov	r11,r5
8000f02a:	f0 1f 00 41 	mcall	8000f12c <_dtoa_r+0x7d8>
8000f02e:	fa e8 00 08 	ld.d	r8,sp[8]
8000f032:	f0 1f 00 41 	mcall	8000f134 <_dtoa_r+0x7e0>
8000f036:	e0 81 01 7d 	brne	8000f330 <_dtoa_r+0x9dc>
8000f03a:	02 92       	mov	r2,r1
8000f03c:	e0 8f 01 85 	bral	8000f346 <_dtoa_r+0x9f2>
8000f040:	40 85       	lddsp	r5,sp[0x20]
8000f042:	30 14       	mov	r4,1
8000f044:	fa e8 00 10 	ld.d	r8,sp[16]
8000f048:	fa ea 00 08 	ld.d	r10,sp[8]
8000f04c:	f0 1f 00 3b 	mcall	8000f138 <_dtoa_r+0x7e4>
8000f050:	f0 1f 00 3b 	mcall	8000f13c <_dtoa_r+0x7e8>
8000f054:	18 92       	mov	r2,r12
8000f056:	f0 1f 00 3b 	mcall	8000f140 <_dtoa_r+0x7ec>
8000f05a:	fa e8 00 10 	ld.d	r8,sp[16]
8000f05e:	f0 1f 00 34 	mcall	8000f12c <_dtoa_r+0x7d8>
8000f062:	14 98       	mov	r8,r10
8000f064:	16 99       	mov	r9,r11
8000f066:	fa ea 00 08 	ld.d	r10,sp[8]
8000f06a:	f0 1f 00 37 	mcall	8000f144 <_dtoa_r+0x7f0>
8000f06e:	fa eb 00 08 	st.d	sp[8],r10
8000f072:	e4 c8 ff d0 	sub	r8,r2,-48
8000f076:	0a c8       	st.b	r5++,r8
8000f078:	fc 19 40 24 	movh	r9,0x4024
8000f07c:	30 08       	mov	r8,0
8000f07e:	02 34       	cp.w	r4,r1
8000f080:	c3 31       	brne	8000f0e6 <_dtoa_r+0x792>
8000f082:	fa e8 00 08 	ld.d	r8,sp[8]
8000f086:	f0 1f 00 31 	mcall	8000f148 <_dtoa_r+0x7f4>
8000f08a:	16 91       	mov	r1,r11
8000f08c:	14 90       	mov	r0,r10
8000f08e:	14 98       	mov	r8,r10
8000f090:	02 99       	mov	r9,r1
8000f092:	fa ea 00 10 	ld.d	r10,sp[16]
8000f096:	f0 1f 00 2e 	mcall	8000f14c <_dtoa_r+0x7f8>
8000f09a:	c1 a1       	brne	8000f0ce <_dtoa_r+0x77a>
8000f09c:	fa e8 00 10 	ld.d	r8,sp[16]
8000f0a0:	00 9a       	mov	r10,r0
8000f0a2:	02 9b       	mov	r11,r1
8000f0a4:	f0 1f 00 2b 	mcall	8000f150 <_dtoa_r+0x7fc>
8000f0a8:	e0 80 02 71 	breq	8000f58a <_dtoa_r+0xc36>
8000f0ac:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
8000f0b0:	c0 f1       	brne	8000f0ce <_dtoa_r+0x77a>
8000f0b2:	e0 8f 02 6c 	bral	8000f58a <_dtoa_r+0xc36>
8000f0b6:	40 8a       	lddsp	r10,sp[0x20]
8000f0b8:	14 38       	cp.w	r8,r10
8000f0ba:	c0 30       	breq	8000f0c0 <_dtoa_r+0x76c>
8000f0bc:	10 95       	mov	r5,r8
8000f0be:	c0 98       	rjmp	8000f0d0 <_dtoa_r+0x77c>
8000f0c0:	33 08       	mov	r8,48
8000f0c2:	40 89       	lddsp	r9,sp[0x20]
8000f0c4:	2f f6       	sub	r6,-1
8000f0c6:	b2 88       	st.b	r9[0x0],r8
8000f0c8:	40 88       	lddsp	r8,sp[0x20]
8000f0ca:	c0 88       	rjmp	8000f0da <_dtoa_r+0x786>
8000f0cc:	40 66       	lddsp	r6,sp[0x18]
8000f0ce:	33 99       	mov	r9,57
8000f0d0:	0a 98       	mov	r8,r5
8000f0d2:	11 7a       	ld.ub	r10,--r8
8000f0d4:	f2 0a 18 00 	cp.b	r10,r9
8000f0d8:	ce f0       	breq	8000f0b6 <_dtoa_r+0x762>
8000f0da:	50 66       	stdsp	sp[0x18],r6
8000f0dc:	11 89       	ld.ub	r9,r8[0x0]
8000f0de:	2f f9       	sub	r9,-1
8000f0e0:	b0 89       	st.b	r8[0x0],r9
8000f0e2:	e0 8f 02 55 	bral	8000f58c <_dtoa_r+0xc38>
8000f0e6:	f0 1f 00 12 	mcall	8000f12c <_dtoa_r+0x7d8>
8000f0ea:	2f f4       	sub	r4,-1
8000f0ec:	fa eb 00 08 	st.d	sp[8],r10
8000f0f0:	30 08       	mov	r8,0
8000f0f2:	30 09       	mov	r9,0
8000f0f4:	f0 1f 00 17 	mcall	8000f150 <_dtoa_r+0x7fc>
8000f0f8:	ca 60       	breq	8000f044 <_dtoa_r+0x6f0>
8000f0fa:	e0 8f 02 48 	bral	8000f58a <_dtoa_r+0xc36>
8000f0fe:	40 d8       	lddsp	r8,sp[0x34]
8000f100:	58 08       	cp.w	r8,0
8000f102:	c0 51       	brne	8000f10c <_dtoa_r+0x7b8>
8000f104:	04 98       	mov	r8,r2
8000f106:	00 95       	mov	r5,r0
8000f108:	40 d4       	lddsp	r4,sp[0x34]
8000f10a:	c4 a8       	rjmp	8000f19e <_dtoa_r+0x84a>
8000f10c:	40 c5       	lddsp	r5,sp[0x30]
8000f10e:	58 15       	cp.w	r5,1
8000f110:	e0 89 00 22 	brgt	8000f154 <_dtoa_r+0x800>
8000f114:	41 74       	lddsp	r4,sp[0x5c]
8000f116:	58 04       	cp.w	r4,0
8000f118:	c0 40       	breq	8000f120 <_dtoa_r+0x7cc>
8000f11a:	f4 c9 fb cd 	sub	r9,r10,-1075
8000f11e:	c0 48       	rjmp	8000f126 <_dtoa_r+0x7d2>
8000f120:	41 99       	lddsp	r9,sp[0x64]
8000f122:	f2 09 11 36 	rsub	r9,r9,54
8000f126:	04 98       	mov	r8,r2
8000f128:	00 95       	mov	r5,r0
8000f12a:	c2 f8       	rjmp	8000f188 <_dtoa_r+0x834>
8000f12c:	80 00       	ld.sh	r0,r0[0x0]
8000f12e:	b8 e0       	st.b	r12[0x6],r0
8000f130:	80 01       	ld.sh	r1,r0[0x0]
8000f132:	21 ec       	sub	r12,30
8000f134:	80 01       	ld.sh	r1,r0[0x0]
8000f136:	11 28       	ld.uh	r8,r8++
8000f138:	80 01       	ld.sh	r1,r0[0x0]
8000f13a:	11 f8       	ld.ub	r8,r8[0x7]
8000f13c:	80 01       	ld.sh	r1,r0[0x0]
8000f13e:	10 dc       	st.w	--r8,r12
8000f140:	80 00       	ld.sh	r0,r0[0x0]
8000f142:	bd 6c       	lsl	r12,0x1c
8000f144:	80 00       	ld.sh	r0,r0[0x0]
8000f146:	ba b8       	st.b	sp[0x3],r8
8000f148:	80 00       	ld.sh	r0,r0[0x0]
8000f14a:	bc 54       	st.h	lr[0xa],r4
8000f14c:	80 01       	ld.sh	r1,r0[0x0]
8000f14e:	11 90       	ld.ub	r0,r8[0x1]
8000f150:	80 01       	ld.sh	r1,r0[0x0]
8000f152:	11 02       	ld.w	r2,r8++
8000f154:	e2 c8 00 01 	sub	r8,r1,1
8000f158:	58 01       	cp.w	r1,0
8000f15a:	e0 05 17 40 	movge	r5,r0
8000f15e:	e2 09 17 40 	movge	r9,r1
8000f162:	e1 d1 e5 15 	sublt	r5,r0,r1
8000f166:	f9 b9 05 00 	movlt	r9,0
8000f16a:	10 32       	cp.w	r2,r8
8000f16c:	e5 d8 e4 18 	subge	r8,r2,r8
8000f170:	f1 d2 e5 18 	sublt	r8,r8,r2
8000f174:	e5 d8 e5 02 	addlt	r2,r2,r8
8000f178:	fb fc 50 11 	ld.wlt	r12,sp[0x44]
8000f17c:	f9 d8 e5 0c 	addlt	r12,r12,r8
8000f180:	fb fc 5a 11 	st.wlt	sp[0x44],r12
8000f184:	f9 b8 05 00 	movlt	r8,0
8000f188:	40 4b       	lddsp	r11,sp[0x10]
8000f18a:	12 0b       	add	r11,r9
8000f18c:	50 08       	stdsp	sp[0x0],r8
8000f18e:	50 4b       	stdsp	sp[0x10],r11
8000f190:	12 00       	add	r0,r9
8000f192:	30 1b       	mov	r11,1
8000f194:	0e 9c       	mov	r12,r7
8000f196:	f0 1f 01 08 	mcall	8000f5b4 <_dtoa_r+0xc60>
8000f19a:	40 08       	lddsp	r8,sp[0x0]
8000f19c:	18 94       	mov	r4,r12
8000f19e:	40 4a       	lddsp	r10,sp[0x10]
8000f1a0:	58 05       	cp.w	r5,0
8000f1a2:	5f 99       	srgt	r9
8000f1a4:	58 0a       	cp.w	r10,0
8000f1a6:	5f 9a       	srgt	r10
8000f1a8:	f5 e9 00 09 	and	r9,r10,r9
8000f1ac:	c0 80       	breq	8000f1bc <_dtoa_r+0x868>
8000f1ae:	40 4c       	lddsp	r12,sp[0x10]
8000f1b0:	f8 05 0d 49 	min	r9,r12,r5
8000f1b4:	12 1c       	sub	r12,r9
8000f1b6:	12 10       	sub	r0,r9
8000f1b8:	50 4c       	stdsp	sp[0x10],r12
8000f1ba:	12 15       	sub	r5,r9
8000f1bc:	58 02       	cp.w	r2,0
8000f1be:	e0 8a 00 27 	brle	8000f20c <_dtoa_r+0x8b8>
8000f1c2:	40 db       	lddsp	r11,sp[0x34]
8000f1c4:	58 0b       	cp.w	r11,0
8000f1c6:	c1 d0       	breq	8000f200 <_dtoa_r+0x8ac>
8000f1c8:	58 08       	cp.w	r8,0
8000f1ca:	e0 8a 00 17 	brle	8000f1f8 <_dtoa_r+0x8a4>
8000f1ce:	10 9a       	mov	r10,r8
8000f1d0:	50 08       	stdsp	sp[0x0],r8
8000f1d2:	08 9b       	mov	r11,r4
8000f1d4:	0e 9c       	mov	r12,r7
8000f1d6:	f0 1f 00 f9 	mcall	8000f5b8 <_dtoa_r+0xc64>
8000f1da:	06 9a       	mov	r10,r3
8000f1dc:	18 9b       	mov	r11,r12
8000f1de:	18 94       	mov	r4,r12
8000f1e0:	0e 9c       	mov	r12,r7
8000f1e2:	f0 1f 00 f7 	mcall	8000f5bc <_dtoa_r+0xc68>
8000f1e6:	18 99       	mov	r9,r12
8000f1e8:	06 9b       	mov	r11,r3
8000f1ea:	50 19       	stdsp	sp[0x4],r9
8000f1ec:	0e 9c       	mov	r12,r7
8000f1ee:	f0 1f 00 f5 	mcall	8000f5c0 <_dtoa_r+0xc6c>
8000f1f2:	40 19       	lddsp	r9,sp[0x4]
8000f1f4:	40 08       	lddsp	r8,sp[0x0]
8000f1f6:	12 93       	mov	r3,r9
8000f1f8:	e4 08 01 0a 	sub	r10,r2,r8
8000f1fc:	c0 80       	breq	8000f20c <_dtoa_r+0x8b8>
8000f1fe:	c0 28       	rjmp	8000f202 <_dtoa_r+0x8ae>
8000f200:	04 9a       	mov	r10,r2
8000f202:	06 9b       	mov	r11,r3
8000f204:	0e 9c       	mov	r12,r7
8000f206:	f0 1f 00 ed 	mcall	8000f5b8 <_dtoa_r+0xc64>
8000f20a:	18 93       	mov	r3,r12
8000f20c:	30 1b       	mov	r11,1
8000f20e:	0e 9c       	mov	r12,r7
8000f210:	f0 1f 00 e9 	mcall	8000f5b4 <_dtoa_r+0xc60>
8000f214:	41 1a       	lddsp	r10,sp[0x44]
8000f216:	18 92       	mov	r2,r12
8000f218:	58 0a       	cp.w	r10,0
8000f21a:	e0 8a 00 07 	brle	8000f228 <_dtoa_r+0x8d4>
8000f21e:	18 9b       	mov	r11,r12
8000f220:	0e 9c       	mov	r12,r7
8000f222:	f0 1f 00 e6 	mcall	8000f5b8 <_dtoa_r+0xc64>
8000f226:	18 92       	mov	r2,r12
8000f228:	40 c9       	lddsp	r9,sp[0x30]
8000f22a:	58 19       	cp.w	r9,1
8000f22c:	e0 89 00 14 	brgt	8000f254 <_dtoa_r+0x900>
8000f230:	40 38       	lddsp	r8,sp[0xc]
8000f232:	58 08       	cp.w	r8,0
8000f234:	c1 01       	brne	8000f254 <_dtoa_r+0x900>
8000f236:	40 29       	lddsp	r9,sp[0x8]
8000f238:	f1 d9 c0 14 	bfextu	r8,r9,0x0,0x14
8000f23c:	c0 c1       	brne	8000f254 <_dtoa_r+0x900>
8000f23e:	12 98       	mov	r8,r9
8000f240:	e6 18 7f f0 	andh	r8,0x7ff0,COH
8000f244:	c0 80       	breq	8000f254 <_dtoa_r+0x900>
8000f246:	40 4c       	lddsp	r12,sp[0x10]
8000f248:	30 1b       	mov	r11,1
8000f24a:	2f fc       	sub	r12,-1
8000f24c:	2f f0       	sub	r0,-1
8000f24e:	50 4c       	stdsp	sp[0x10],r12
8000f250:	50 6b       	stdsp	sp[0x18],r11
8000f252:	c0 38       	rjmp	8000f258 <_dtoa_r+0x904>
8000f254:	30 0a       	mov	r10,0
8000f256:	50 6a       	stdsp	sp[0x18],r10
8000f258:	41 19       	lddsp	r9,sp[0x44]
8000f25a:	58 09       	cp.w	r9,0
8000f25c:	c0 31       	brne	8000f262 <_dtoa_r+0x90e>
8000f25e:	30 1c       	mov	r12,1
8000f260:	c0 98       	rjmp	8000f272 <_dtoa_r+0x91e>
8000f262:	64 48       	ld.w	r8,r2[0x10]
8000f264:	2f c8       	sub	r8,-4
8000f266:	e4 08 03 2c 	ld.w	r12,r2[r8<<0x2]
8000f26a:	f0 1f 00 d7 	mcall	8000f5c4 <_dtoa_r+0xc70>
8000f26e:	f8 0c 11 20 	rsub	r12,r12,32
8000f272:	40 4b       	lddsp	r11,sp[0x10]
8000f274:	f8 0b 00 08 	add	r8,r12,r11
8000f278:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000f27c:	c0 c0       	breq	8000f294 <_dtoa_r+0x940>
8000f27e:	f0 08 11 20 	rsub	r8,r8,32
8000f282:	58 48       	cp.w	r8,4
8000f284:	e0 8a 00 06 	brle	8000f290 <_dtoa_r+0x93c>
8000f288:	20 48       	sub	r8,4
8000f28a:	10 0b       	add	r11,r8
8000f28c:	50 4b       	stdsp	sp[0x10],r11
8000f28e:	c0 78       	rjmp	8000f29c <_dtoa_r+0x948>
8000f290:	58 48       	cp.w	r8,4
8000f292:	c0 70       	breq	8000f2a0 <_dtoa_r+0x94c>
8000f294:	40 4a       	lddsp	r10,sp[0x10]
8000f296:	2e 48       	sub	r8,-28
8000f298:	10 0a       	add	r10,r8
8000f29a:	50 4a       	stdsp	sp[0x10],r10
8000f29c:	10 00       	add	r0,r8
8000f29e:	10 05       	add	r5,r8
8000f2a0:	58 00       	cp.w	r0,0
8000f2a2:	e0 8a 00 08 	brle	8000f2b2 <_dtoa_r+0x95e>
8000f2a6:	06 9b       	mov	r11,r3
8000f2a8:	00 9a       	mov	r10,r0
8000f2aa:	0e 9c       	mov	r12,r7
8000f2ac:	f0 1f 00 c7 	mcall	8000f5c8 <_dtoa_r+0xc74>
8000f2b0:	18 93       	mov	r3,r12
8000f2b2:	40 49       	lddsp	r9,sp[0x10]
8000f2b4:	58 09       	cp.w	r9,0
8000f2b6:	e0 8a 00 08 	brle	8000f2c6 <_dtoa_r+0x972>
8000f2ba:	04 9b       	mov	r11,r2
8000f2bc:	12 9a       	mov	r10,r9
8000f2be:	0e 9c       	mov	r12,r7
8000f2c0:	f0 1f 00 c2 	mcall	8000f5c8 <_dtoa_r+0xc74>
8000f2c4:	18 92       	mov	r2,r12
8000f2c6:	41 48       	lddsp	r8,sp[0x50]
8000f2c8:	58 08       	cp.w	r8,0
8000f2ca:	c1 b0       	breq	8000f300 <_dtoa_r+0x9ac>
8000f2cc:	04 9b       	mov	r11,r2
8000f2ce:	06 9c       	mov	r12,r3
8000f2d0:	f0 1f 00 bf 	mcall	8000f5cc <_dtoa_r+0xc78>
8000f2d4:	c1 64       	brge	8000f300 <_dtoa_r+0x9ac>
8000f2d6:	06 9b       	mov	r11,r3
8000f2d8:	30 09       	mov	r9,0
8000f2da:	30 aa       	mov	r10,10
8000f2dc:	0e 9c       	mov	r12,r7
8000f2de:	f0 1f 00 bd 	mcall	8000f5d0 <_dtoa_r+0xc7c>
8000f2e2:	20 16       	sub	r6,1
8000f2e4:	18 93       	mov	r3,r12
8000f2e6:	40 dc       	lddsp	r12,sp[0x34]
8000f2e8:	58 0c       	cp.w	r12,0
8000f2ea:	c0 31       	brne	8000f2f0 <_dtoa_r+0x99c>
8000f2ec:	40 91       	lddsp	r1,sp[0x24]
8000f2ee:	c0 98       	rjmp	8000f300 <_dtoa_r+0x9ac>
8000f2f0:	08 9b       	mov	r11,r4
8000f2f2:	40 91       	lddsp	r1,sp[0x24]
8000f2f4:	30 09       	mov	r9,0
8000f2f6:	30 aa       	mov	r10,10
8000f2f8:	0e 9c       	mov	r12,r7
8000f2fa:	f0 1f 00 b6 	mcall	8000f5d0 <_dtoa_r+0xc7c>
8000f2fe:	18 94       	mov	r4,r12
8000f300:	58 01       	cp.w	r1,0
8000f302:	5f a9       	srle	r9
8000f304:	40 cb       	lddsp	r11,sp[0x30]
8000f306:	58 2b       	cp.w	r11,2
8000f308:	5f 98       	srgt	r8
8000f30a:	f3 e8 00 08 	and	r8,r9,r8
8000f30e:	c2 50       	breq	8000f358 <_dtoa_r+0xa04>
8000f310:	58 01       	cp.w	r1,0
8000f312:	c1 11       	brne	8000f334 <_dtoa_r+0x9e0>
8000f314:	04 9b       	mov	r11,r2
8000f316:	02 99       	mov	r9,r1
8000f318:	30 5a       	mov	r10,5
8000f31a:	0e 9c       	mov	r12,r7
8000f31c:	f0 1f 00 ad 	mcall	8000f5d0 <_dtoa_r+0xc7c>
8000f320:	18 92       	mov	r2,r12
8000f322:	18 9b       	mov	r11,r12
8000f324:	06 9c       	mov	r12,r3
8000f326:	f0 1f 00 aa 	mcall	8000f5cc <_dtoa_r+0xc78>
8000f32a:	e0 89 00 0f 	brgt	8000f348 <_dtoa_r+0x9f4>
8000f32e:	c0 38       	rjmp	8000f334 <_dtoa_r+0x9e0>
8000f330:	30 02       	mov	r2,0
8000f332:	04 94       	mov	r4,r2
8000f334:	40 ea       	lddsp	r10,sp[0x38]
8000f336:	30 09       	mov	r9,0
8000f338:	5c da       	com	r10
8000f33a:	40 85       	lddsp	r5,sp[0x20]
8000f33c:	50 6a       	stdsp	sp[0x18],r10
8000f33e:	50 49       	stdsp	sp[0x10],r9
8000f340:	c0 f9       	rjmp	8000f55e <_dtoa_r+0xc0a>
8000f342:	08 92       	mov	r2,r4
8000f344:	40 66       	lddsp	r6,sp[0x18]
8000f346:	04 94       	mov	r4,r2
8000f348:	2f f6       	sub	r6,-1
8000f34a:	50 66       	stdsp	sp[0x18],r6
8000f34c:	33 18       	mov	r8,49
8000f34e:	40 85       	lddsp	r5,sp[0x20]
8000f350:	0a c8       	st.b	r5++,r8
8000f352:	30 08       	mov	r8,0
8000f354:	50 48       	stdsp	sp[0x10],r8
8000f356:	c0 49       	rjmp	8000f55e <_dtoa_r+0xc0a>
8000f358:	40 dc       	lddsp	r12,sp[0x34]
8000f35a:	58 0c       	cp.w	r12,0
8000f35c:	e0 80 00 b5 	breq	8000f4c6 <_dtoa_r+0xb72>
8000f360:	58 05       	cp.w	r5,0
8000f362:	e0 8a 00 08 	brle	8000f372 <_dtoa_r+0xa1e>
8000f366:	08 9b       	mov	r11,r4
8000f368:	0a 9a       	mov	r10,r5
8000f36a:	0e 9c       	mov	r12,r7
8000f36c:	f0 1f 00 97 	mcall	8000f5c8 <_dtoa_r+0xc74>
8000f370:	18 94       	mov	r4,r12
8000f372:	40 6b       	lddsp	r11,sp[0x18]
8000f374:	58 0b       	cp.w	r11,0
8000f376:	c0 31       	brne	8000f37c <_dtoa_r+0xa28>
8000f378:	08 9c       	mov	r12,r4
8000f37a:	c1 38       	rjmp	8000f3a0 <_dtoa_r+0xa4c>
8000f37c:	68 1b       	ld.w	r11,r4[0x4]
8000f37e:	0e 9c       	mov	r12,r7
8000f380:	f0 1f 00 95 	mcall	8000f5d4 <_dtoa_r+0xc80>
8000f384:	68 4a       	ld.w	r10,r4[0x10]
8000f386:	18 95       	mov	r5,r12
8000f388:	e8 cb ff f4 	sub	r11,r4,-12
8000f38c:	2f ea       	sub	r10,-2
8000f38e:	2f 4c       	sub	r12,-12
8000f390:	a3 6a       	lsl	r10,0x2
8000f392:	f0 1f 00 92 	mcall	8000f5d8 <_dtoa_r+0xc84>
8000f396:	0a 9b       	mov	r11,r5
8000f398:	30 1a       	mov	r10,1
8000f39a:	0e 9c       	mov	r12,r7
8000f39c:	f0 1f 00 8b 	mcall	8000f5c8 <_dtoa_r+0xc74>
8000f3a0:	50 44       	stdsp	sp[0x10],r4
8000f3a2:	40 3a       	lddsp	r10,sp[0xc]
8000f3a4:	30 19       	mov	r9,1
8000f3a6:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
8000f3aa:	18 94       	mov	r4,r12
8000f3ac:	50 da       	stdsp	sp[0x34],r10
8000f3ae:	40 85       	lddsp	r5,sp[0x20]
8000f3b0:	50 99       	stdsp	sp[0x24],r9
8000f3b2:	50 26       	stdsp	sp[0x8],r6
8000f3b4:	50 e1       	stdsp	sp[0x38],r1
8000f3b6:	04 9b       	mov	r11,r2
8000f3b8:	06 9c       	mov	r12,r3
8000f3ba:	f0 1f 00 89 	mcall	8000f5dc <_dtoa_r+0xc88>
8000f3be:	40 4b       	lddsp	r11,sp[0x10]
8000f3c0:	f8 c0 ff d0 	sub	r0,r12,-48
8000f3c4:	06 9c       	mov	r12,r3
8000f3c6:	f0 1f 00 82 	mcall	8000f5cc <_dtoa_r+0xc78>
8000f3ca:	08 9a       	mov	r10,r4
8000f3cc:	50 6c       	stdsp	sp[0x18],r12
8000f3ce:	04 9b       	mov	r11,r2
8000f3d0:	0e 9c       	mov	r12,r7
8000f3d2:	f0 1f 00 84 	mcall	8000f5e0 <_dtoa_r+0xc8c>
8000f3d6:	18 91       	mov	r1,r12
8000f3d8:	78 38       	ld.w	r8,r12[0xc]
8000f3da:	58 08       	cp.w	r8,0
8000f3dc:	c0 30       	breq	8000f3e2 <_dtoa_r+0xa8e>
8000f3de:	30 16       	mov	r6,1
8000f3e0:	c0 68       	rjmp	8000f3ec <_dtoa_r+0xa98>
8000f3e2:	18 9b       	mov	r11,r12
8000f3e4:	06 9c       	mov	r12,r3
8000f3e6:	f0 1f 00 7a 	mcall	8000f5cc <_dtoa_r+0xc78>
8000f3ea:	18 96       	mov	r6,r12
8000f3ec:	0e 9c       	mov	r12,r7
8000f3ee:	02 9b       	mov	r11,r1
8000f3f0:	f0 1f 00 74 	mcall	8000f5c0 <_dtoa_r+0xc6c>
8000f3f4:	40 cc       	lddsp	r12,sp[0x30]
8000f3f6:	ed ec 10 08 	or	r8,r6,r12
8000f3fa:	c0 d1       	brne	8000f414 <_dtoa_r+0xac0>
8000f3fc:	40 db       	lddsp	r11,sp[0x34]
8000f3fe:	58 0b       	cp.w	r11,0
8000f400:	c0 a1       	brne	8000f414 <_dtoa_r+0xac0>
8000f402:	40 26       	lddsp	r6,sp[0x8]
8000f404:	e0 40 00 39 	cp.w	r0,57
8000f408:	c3 00       	breq	8000f468 <_dtoa_r+0xb14>
8000f40a:	40 6a       	lddsp	r10,sp[0x18]
8000f40c:	58 0a       	cp.w	r10,0
8000f40e:	e0 89 00 24 	brgt	8000f456 <_dtoa_r+0xb02>
8000f412:	c2 f8       	rjmp	8000f470 <_dtoa_r+0xb1c>
8000f414:	40 69       	lddsp	r9,sp[0x18]
8000f416:	58 09       	cp.w	r9,0
8000f418:	c0 85       	brlt	8000f428 <_dtoa_r+0xad4>
8000f41a:	12 98       	mov	r8,r9
8000f41c:	40 cc       	lddsp	r12,sp[0x30]
8000f41e:	18 48       	or	r8,r12
8000f420:	c1 d1       	brne	8000f45a <_dtoa_r+0xb06>
8000f422:	40 db       	lddsp	r11,sp[0x34]
8000f424:	58 0b       	cp.w	r11,0
8000f426:	c1 a1       	brne	8000f45a <_dtoa_r+0xb06>
8000f428:	0c 99       	mov	r9,r6
8000f42a:	40 26       	lddsp	r6,sp[0x8]
8000f42c:	58 09       	cp.w	r9,0
8000f42e:	e0 8a 00 21 	brle	8000f470 <_dtoa_r+0xb1c>
8000f432:	06 9b       	mov	r11,r3
8000f434:	30 1a       	mov	r10,1
8000f436:	0e 9c       	mov	r12,r7
8000f438:	f0 1f 00 64 	mcall	8000f5c8 <_dtoa_r+0xc74>
8000f43c:	04 9b       	mov	r11,r2
8000f43e:	18 93       	mov	r3,r12
8000f440:	f0 1f 00 63 	mcall	8000f5cc <_dtoa_r+0xc78>
8000f444:	e0 89 00 06 	brgt	8000f450 <_dtoa_r+0xafc>
8000f448:	c1 41       	brne	8000f470 <_dtoa_r+0xb1c>
8000f44a:	ed b0 00 00 	bld	r0,0x0
8000f44e:	c1 11       	brne	8000f470 <_dtoa_r+0xb1c>
8000f450:	e0 40 00 39 	cp.w	r0,57
8000f454:	c0 a0       	breq	8000f468 <_dtoa_r+0xb14>
8000f456:	2f f0       	sub	r0,-1
8000f458:	c0 c8       	rjmp	8000f470 <_dtoa_r+0xb1c>
8000f45a:	58 06       	cp.w	r6,0
8000f45c:	e0 8a 00 0c 	brle	8000f474 <_dtoa_r+0xb20>
8000f460:	40 26       	lddsp	r6,sp[0x8]
8000f462:	e0 40 00 39 	cp.w	r0,57
8000f466:	c0 41       	brne	8000f46e <_dtoa_r+0xb1a>
8000f468:	33 98       	mov	r8,57
8000f46a:	0a c8       	st.b	r5++,r8
8000f46c:	c6 78       	rjmp	8000f53a <_dtoa_r+0xbe6>
8000f46e:	2f f0       	sub	r0,-1
8000f470:	0a c0       	st.b	r5++,r0
8000f472:	c7 58       	rjmp	8000f55c <_dtoa_r+0xc08>
8000f474:	0a c0       	st.b	r5++,r0
8000f476:	40 9a       	lddsp	r10,sp[0x24]
8000f478:	40 e9       	lddsp	r9,sp[0x38]
8000f47a:	12 3a       	cp.w	r10,r9
8000f47c:	c4 30       	breq	8000f502 <_dtoa_r+0xbae>
8000f47e:	06 9b       	mov	r11,r3
8000f480:	30 09       	mov	r9,0
8000f482:	30 aa       	mov	r10,10
8000f484:	0e 9c       	mov	r12,r7
8000f486:	f0 1f 00 53 	mcall	8000f5d0 <_dtoa_r+0xc7c>
8000f48a:	40 48       	lddsp	r8,sp[0x10]
8000f48c:	18 93       	mov	r3,r12
8000f48e:	08 38       	cp.w	r8,r4
8000f490:	c0 91       	brne	8000f4a2 <_dtoa_r+0xb4e>
8000f492:	10 9b       	mov	r11,r8
8000f494:	30 09       	mov	r9,0
8000f496:	30 aa       	mov	r10,10
8000f498:	0e 9c       	mov	r12,r7
8000f49a:	f0 1f 00 4e 	mcall	8000f5d0 <_dtoa_r+0xc7c>
8000f49e:	50 4c       	stdsp	sp[0x10],r12
8000f4a0:	c0 e8       	rjmp	8000f4bc <_dtoa_r+0xb68>
8000f4a2:	40 4b       	lddsp	r11,sp[0x10]
8000f4a4:	30 09       	mov	r9,0
8000f4a6:	30 aa       	mov	r10,10
8000f4a8:	0e 9c       	mov	r12,r7
8000f4aa:	f0 1f 00 4a 	mcall	8000f5d0 <_dtoa_r+0xc7c>
8000f4ae:	08 9b       	mov	r11,r4
8000f4b0:	50 4c       	stdsp	sp[0x10],r12
8000f4b2:	30 09       	mov	r9,0
8000f4b4:	30 aa       	mov	r10,10
8000f4b6:	0e 9c       	mov	r12,r7
8000f4b8:	f0 1f 00 46 	mcall	8000f5d0 <_dtoa_r+0xc7c>
8000f4bc:	18 94       	mov	r4,r12
8000f4be:	40 9c       	lddsp	r12,sp[0x24]
8000f4c0:	2f fc       	sub	r12,-1
8000f4c2:	50 9c       	stdsp	sp[0x24],r12
8000f4c4:	c7 9b       	rjmp	8000f3b6 <_dtoa_r+0xa62>
8000f4c6:	30 18       	mov	r8,1
8000f4c8:	06 90       	mov	r0,r3
8000f4ca:	40 85       	lddsp	r5,sp[0x20]
8000f4cc:	08 93       	mov	r3,r4
8000f4ce:	0c 94       	mov	r4,r6
8000f4d0:	10 96       	mov	r6,r8
8000f4d2:	04 9b       	mov	r11,r2
8000f4d4:	00 9c       	mov	r12,r0
8000f4d6:	f0 1f 00 42 	mcall	8000f5dc <_dtoa_r+0xc88>
8000f4da:	2d 0c       	sub	r12,-48
8000f4dc:	0a cc       	st.b	r5++,r12
8000f4de:	02 36       	cp.w	r6,r1
8000f4e0:	c0 a4       	brge	8000f4f4 <_dtoa_r+0xba0>
8000f4e2:	00 9b       	mov	r11,r0
8000f4e4:	30 09       	mov	r9,0
8000f4e6:	30 aa       	mov	r10,10
8000f4e8:	0e 9c       	mov	r12,r7
8000f4ea:	2f f6       	sub	r6,-1
8000f4ec:	f0 1f 00 39 	mcall	8000f5d0 <_dtoa_r+0xc7c>
8000f4f0:	18 90       	mov	r0,r12
8000f4f2:	cf 0b       	rjmp	8000f4d2 <_dtoa_r+0xb7e>
8000f4f4:	08 96       	mov	r6,r4
8000f4f6:	30 0b       	mov	r11,0
8000f4f8:	06 94       	mov	r4,r3
8000f4fa:	50 4b       	stdsp	sp[0x10],r11
8000f4fc:	00 93       	mov	r3,r0
8000f4fe:	18 90       	mov	r0,r12
8000f500:	c0 28       	rjmp	8000f504 <_dtoa_r+0xbb0>
8000f502:	40 26       	lddsp	r6,sp[0x8]
8000f504:	06 9b       	mov	r11,r3
8000f506:	30 1a       	mov	r10,1
8000f508:	0e 9c       	mov	r12,r7
8000f50a:	f0 1f 00 30 	mcall	8000f5c8 <_dtoa_r+0xc74>
8000f50e:	04 9b       	mov	r11,r2
8000f510:	18 93       	mov	r3,r12
8000f512:	f0 1f 00 2f 	mcall	8000f5cc <_dtoa_r+0xc78>
8000f516:	e0 89 00 12 	brgt	8000f53a <_dtoa_r+0xbe6>
8000f51a:	c1 b1       	brne	8000f550 <_dtoa_r+0xbfc>
8000f51c:	e1 d0 c0 01 	bfextu	r0,r0,0x0,0x1
8000f520:	c0 d1       	brne	8000f53a <_dtoa_r+0xbe6>
8000f522:	c1 78       	rjmp	8000f550 <_dtoa_r+0xbfc>
8000f524:	40 89       	lddsp	r9,sp[0x20]
8000f526:	12 38       	cp.w	r8,r9
8000f528:	c0 30       	breq	8000f52e <_dtoa_r+0xbda>
8000f52a:	10 95       	mov	r5,r8
8000f52c:	c0 88       	rjmp	8000f53c <_dtoa_r+0xbe8>
8000f52e:	2f f6       	sub	r6,-1
8000f530:	50 66       	stdsp	sp[0x18],r6
8000f532:	33 18       	mov	r8,49
8000f534:	40 8c       	lddsp	r12,sp[0x20]
8000f536:	b8 88       	st.b	r12[0x0],r8
8000f538:	c1 38       	rjmp	8000f55e <_dtoa_r+0xc0a>
8000f53a:	33 9a       	mov	r10,57
8000f53c:	0a 98       	mov	r8,r5
8000f53e:	11 79       	ld.ub	r9,--r8
8000f540:	f4 09 18 00 	cp.b	r9,r10
8000f544:	cf 00       	breq	8000f524 <_dtoa_r+0xbd0>
8000f546:	2f f9       	sub	r9,-1
8000f548:	b0 89       	st.b	r8[0x0],r9
8000f54a:	c0 98       	rjmp	8000f55c <_dtoa_r+0xc08>
8000f54c:	10 95       	mov	r5,r8
8000f54e:	c0 28       	rjmp	8000f552 <_dtoa_r+0xbfe>
8000f550:	33 09       	mov	r9,48
8000f552:	0a 98       	mov	r8,r5
8000f554:	11 7a       	ld.ub	r10,--r8
8000f556:	f2 0a 18 00 	cp.b	r10,r9
8000f55a:	cf 90       	breq	8000f54c <_dtoa_r+0xbf8>
8000f55c:	50 66       	stdsp	sp[0x18],r6
8000f55e:	04 9b       	mov	r11,r2
8000f560:	0e 9c       	mov	r12,r7
8000f562:	f0 1f 00 18 	mcall	8000f5c0 <_dtoa_r+0xc6c>
8000f566:	58 04       	cp.w	r4,0
8000f568:	c1 20       	breq	8000f58c <_dtoa_r+0xc38>
8000f56a:	40 4b       	lddsp	r11,sp[0x10]
8000f56c:	08 3b       	cp.w	r11,r4
8000f56e:	5f 19       	srne	r9
8000f570:	58 0b       	cp.w	r11,0
8000f572:	5f 18       	srne	r8
8000f574:	f3 e8 00 08 	and	r8,r9,r8
8000f578:	c0 40       	breq	8000f580 <_dtoa_r+0xc2c>
8000f57a:	0e 9c       	mov	r12,r7
8000f57c:	f0 1f 00 11 	mcall	8000f5c0 <_dtoa_r+0xc6c>
8000f580:	08 9b       	mov	r11,r4
8000f582:	0e 9c       	mov	r12,r7
8000f584:	f0 1f 00 0f 	mcall	8000f5c0 <_dtoa_r+0xc6c>
8000f588:	c0 28       	rjmp	8000f58c <_dtoa_r+0xc38>
8000f58a:	50 66       	stdsp	sp[0x18],r6
8000f58c:	0e 9c       	mov	r12,r7
8000f58e:	06 9b       	mov	r11,r3
8000f590:	f0 1f 00 0c 	mcall	8000f5c0 <_dtoa_r+0xc6c>
8000f594:	30 08       	mov	r8,0
8000f596:	aa 88       	st.b	r5[0x0],r8
8000f598:	40 68       	lddsp	r8,sp[0x18]
8000f59a:	41 5a       	lddsp	r10,sp[0x54]
8000f59c:	2f f8       	sub	r8,-1
8000f59e:	41 29       	lddsp	r9,sp[0x48]
8000f5a0:	95 08       	st.w	r10[0x0],r8
8000f5a2:	40 8c       	lddsp	r12,sp[0x20]
8000f5a4:	58 09       	cp.w	r9,0
8000f5a6:	fb f8 10 12 	ld.wne	r8,sp[0x48]
8000f5aa:	f1 f5 1a 00 	st.wne	r8[0x0],r5
8000f5ae:	2e 6d       	sub	sp,-104
8000f5b0:	d8 32       	popm	r0-r7,pc
8000f5b2:	00 00       	add	r0,r0
8000f5b4:	80 01       	ld.sh	r1,r0[0x0]
8000f5b6:	08 5c       	eor	r12,r4
8000f5b8:	80 01       	ld.sh	r1,r0[0x0]
8000f5ba:	08 fc       	st.b	--r4,r12
8000f5bc:	80 01       	ld.sh	r1,r0[0x0]
8000f5be:	07 54       	ld.sh	r4,--r3
8000f5c0:	80 01       	ld.sh	r1,r0[0x0]
8000f5c2:	04 84       	andn	r4,r2
8000f5c4:	80 01       	ld.sh	r1,r0[0x0]
8000f5c6:	03 64       	ld.uh	r4,--r1
8000f5c8:	80 01       	ld.sh	r1,r0[0x0]
8000f5ca:	06 c0       	st.b	r3++,r0
8000f5cc:	80 01       	ld.sh	r1,r0[0x0]
8000f5ce:	04 52       	eor	r2,r2
8000f5d0:	80 01       	ld.sh	r1,r0[0x0]
8000f5d2:	08 74       	tst	r4,r4
8000f5d4:	80 01       	ld.sh	r1,r0[0x0]
8000f5d6:	04 bc       	st.h	r2++,r12
8000f5d8:	80 00       	ld.sh	r0,r0[0x0]
8000f5da:	c2 9a       	rjmp	8000f22c <_dtoa_r+0x8d8>
8000f5dc:	80 00       	ld.sh	r0,r0[0x0]
8000f5de:	e8 30 80 01 	sub	r0,622593
8000f5e2:	05 e8       	ld.ub	r8,r2[0x6]

8000f5e4 <_fflush_r>:
8000f5e4:	d4 21       	pushm	r4-r7,lr
8000f5e6:	16 97       	mov	r7,r11
8000f5e8:	18 96       	mov	r6,r12
8000f5ea:	76 48       	ld.w	r8,r11[0x10]
8000f5ec:	58 08       	cp.w	r8,0
8000f5ee:	c7 d0       	breq	8000f6e8 <_fflush_r+0x104>
8000f5f0:	58 0c       	cp.w	r12,0
8000f5f2:	c0 60       	breq	8000f5fe <_fflush_r+0x1a>
8000f5f4:	78 68       	ld.w	r8,r12[0x18]
8000f5f6:	58 08       	cp.w	r8,0
8000f5f8:	c0 31       	brne	8000f5fe <_fflush_r+0x1a>
8000f5fa:	f0 1f 00 3d 	mcall	8000f6ec <_fflush_r+0x108>
8000f5fe:	4b d8       	lddpc	r8,8000f6f0 <_fflush_r+0x10c>
8000f600:	10 37       	cp.w	r7,r8
8000f602:	c0 31       	brne	8000f608 <_fflush_r+0x24>
8000f604:	6c 07       	ld.w	r7,r6[0x0]
8000f606:	c0 a8       	rjmp	8000f61a <_fflush_r+0x36>
8000f608:	4b b8       	lddpc	r8,8000f6f4 <_fflush_r+0x110>
8000f60a:	10 37       	cp.w	r7,r8
8000f60c:	c0 31       	brne	8000f612 <_fflush_r+0x2e>
8000f60e:	6c 17       	ld.w	r7,r6[0x4]
8000f610:	c0 58       	rjmp	8000f61a <_fflush_r+0x36>
8000f612:	4b a8       	lddpc	r8,8000f6f8 <_fflush_r+0x114>
8000f614:	10 37       	cp.w	r7,r8
8000f616:	ed f7 00 02 	ld.weq	r7,r6[0x8]
8000f61a:	8e 6a       	ld.sh	r10,r7[0xc]
8000f61c:	14 98       	mov	r8,r10
8000f61e:	ed ba 00 03 	bld	r10,0x3
8000f622:	c4 20       	breq	8000f6a6 <_fflush_r+0xc2>
8000f624:	ab ba       	sbr	r10,0xb
8000f626:	ae 6a       	st.h	r7[0xc],r10
8000f628:	6e 18       	ld.w	r8,r7[0x4]
8000f62a:	58 08       	cp.w	r8,0
8000f62c:	e0 89 00 06 	brgt	8000f638 <_fflush_r+0x54>
8000f630:	6f 08       	ld.w	r8,r7[0x40]
8000f632:	58 08       	cp.w	r8,0
8000f634:	e0 8a 00 5a 	brle	8000f6e8 <_fflush_r+0x104>
8000f638:	6e b8       	ld.w	r8,r7[0x2c]
8000f63a:	58 08       	cp.w	r8,0
8000f63c:	c5 60       	breq	8000f6e8 <_fflush_r+0x104>
8000f63e:	e2 1a 10 00 	andl	r10,0x1000,COH
8000f642:	c0 30       	breq	8000f648 <_fflush_r+0x64>
8000f644:	6f 55       	ld.w	r5,r7[0x54]
8000f646:	c0 f8       	rjmp	8000f664 <_fflush_r+0x80>
8000f648:	30 19       	mov	r9,1
8000f64a:	6e 8b       	ld.w	r11,r7[0x20]
8000f64c:	0c 9c       	mov	r12,r6
8000f64e:	5d 18       	icall	r8
8000f650:	18 95       	mov	r5,r12
8000f652:	5b fc       	cp.w	r12,-1
8000f654:	c0 81       	brne	8000f664 <_fflush_r+0x80>
8000f656:	6c 38       	ld.w	r8,r6[0xc]
8000f658:	59 d8       	cp.w	r8,29
8000f65a:	c4 70       	breq	8000f6e8 <_fflush_r+0x104>
8000f65c:	8e 68       	ld.sh	r8,r7[0xc]
8000f65e:	a7 a8       	sbr	r8,0x6
8000f660:	ae 68       	st.h	r7[0xc],r8
8000f662:	d8 22       	popm	r4-r7,pc
8000f664:	8e 68       	ld.sh	r8,r7[0xc]
8000f666:	ed b8 00 02 	bld	r8,0x2
8000f66a:	c0 91       	brne	8000f67c <_fflush_r+0x98>
8000f66c:	6e 18       	ld.w	r8,r7[0x4]
8000f66e:	10 15       	sub	r5,r8
8000f670:	6e d8       	ld.w	r8,r7[0x34]
8000f672:	58 08       	cp.w	r8,0
8000f674:	ef f8 10 10 	ld.wne	r8,r7[0x40]
8000f678:	eb d8 e1 15 	subne	r5,r5,r8
8000f67c:	6e b8       	ld.w	r8,r7[0x2c]
8000f67e:	0c 9c       	mov	r12,r6
8000f680:	30 09       	mov	r9,0
8000f682:	0a 9a       	mov	r10,r5
8000f684:	6e 8b       	ld.w	r11,r7[0x20]
8000f686:	5d 18       	icall	r8
8000f688:	8e 68       	ld.sh	r8,r7[0xc]
8000f68a:	0a 3c       	cp.w	r12,r5
8000f68c:	c2 61       	brne	8000f6d8 <_fflush_r+0xf4>
8000f68e:	ab d8       	cbr	r8,0xb
8000f690:	30 0c       	mov	r12,0
8000f692:	6e 49       	ld.w	r9,r7[0x10]
8000f694:	ae 68       	st.h	r7[0xc],r8
8000f696:	8f 1c       	st.w	r7[0x4],r12
8000f698:	8f 09       	st.w	r7[0x0],r9
8000f69a:	ed b8 00 0c 	bld	r8,0xc
8000f69e:	c2 51       	brne	8000f6e8 <_fflush_r+0x104>
8000f6a0:	ef 45 00 54 	st.w	r7[84],r5
8000f6a4:	d8 22       	popm	r4-r7,pc
8000f6a6:	6e 45       	ld.w	r5,r7[0x10]
8000f6a8:	58 05       	cp.w	r5,0
8000f6aa:	c1 f0       	breq	8000f6e8 <_fflush_r+0x104>
8000f6ac:	6e 04       	ld.w	r4,r7[0x0]
8000f6ae:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
8000f6b2:	8f 05       	st.w	r7[0x0],r5
8000f6b4:	f9 b8 01 00 	movne	r8,0
8000f6b8:	ef f8 00 05 	ld.weq	r8,r7[0x14]
8000f6bc:	0a 14       	sub	r4,r5
8000f6be:	8f 28       	st.w	r7[0x8],r8
8000f6c0:	c1 18       	rjmp	8000f6e2 <_fflush_r+0xfe>
8000f6c2:	08 99       	mov	r9,r4
8000f6c4:	0a 9a       	mov	r10,r5
8000f6c6:	6e a8       	ld.w	r8,r7[0x28]
8000f6c8:	6e 8b       	ld.w	r11,r7[0x20]
8000f6ca:	0c 9c       	mov	r12,r6
8000f6cc:	5d 18       	icall	r8
8000f6ce:	18 14       	sub	r4,r12
8000f6d0:	58 0c       	cp.w	r12,0
8000f6d2:	e0 89 00 07 	brgt	8000f6e0 <_fflush_r+0xfc>
8000f6d6:	8e 68       	ld.sh	r8,r7[0xc]
8000f6d8:	a7 a8       	sbr	r8,0x6
8000f6da:	3f fc       	mov	r12,-1
8000f6dc:	ae 68       	st.h	r7[0xc],r8
8000f6de:	d8 22       	popm	r4-r7,pc
8000f6e0:	18 05       	add	r5,r12
8000f6e2:	58 04       	cp.w	r4,0
8000f6e4:	fe 99 ff ef 	brgt	8000f6c2 <_fflush_r+0xde>
8000f6e8:	d8 2a       	popm	r4-r7,pc,r12=0
8000f6ea:	00 00       	add	r0,r0
8000f6ec:	80 00       	ld.sh	r0,r0[0x0]
8000f6ee:	f7 c0       	*unknown*
8000f6f0:	80 01       	ld.sh	r1,r0[0x0]
8000f6f2:	21 38       	sub	r8,19
8000f6f4:	80 01       	ld.sh	r1,r0[0x0]
8000f6f6:	21 58       	sub	r8,21
8000f6f8:	80 01       	ld.sh	r1,r0[0x0]
8000f6fa:	21 78       	sub	r8,23

8000f6fc <__sfp_lock_acquire>:
8000f6fc:	5e fc       	retal	r12

8000f6fe <__sfp_lock_release>:
8000f6fe:	5e fc       	retal	r12

8000f700 <_cleanup_r>:
8000f700:	d4 01       	pushm	lr
8000f702:	48 3b       	lddpc	r11,8000f70c <_cleanup_r+0xc>
8000f704:	f0 1f 00 03 	mcall	8000f710 <_cleanup_r+0x10>
8000f708:	d8 02       	popm	pc
8000f70a:	00 00       	add	r0,r0
8000f70c:	80 01       	ld.sh	r1,r0[0x0]
8000f70e:	10 3c       	cp.w	r12,r8
8000f710:	80 00       	ld.sh	r0,r0[0x0]
8000f712:	fd 7c d4 21 	stcond	lr[-11231],r12

8000f714 <__sfmoreglue>:
8000f714:	d4 21       	pushm	r4-r7,lr
8000f716:	16 95       	mov	r5,r11
8000f718:	f6 06 10 5c 	mul	r6,r11,92
8000f71c:	ec cb ff f4 	sub	r11,r6,-12
8000f720:	f0 1f 00 07 	mcall	8000f73c <__sfmoreglue+0x28>
8000f724:	18 97       	mov	r7,r12
8000f726:	c0 90       	breq	8000f738 <__sfmoreglue+0x24>
8000f728:	99 15       	st.w	r12[0x4],r5
8000f72a:	30 0b       	mov	r11,0
8000f72c:	2f 4c       	sub	r12,-12
8000f72e:	0c 9a       	mov	r10,r6
8000f730:	8f 2c       	st.w	r7[0x8],r12
8000f732:	8f 0b       	st.w	r7[0x0],r11
8000f734:	f0 1f 00 03 	mcall	8000f740 <__sfmoreglue+0x2c>
8000f738:	0e 9c       	mov	r12,r7
8000f73a:	d8 22       	popm	r4-r7,pc
8000f73c:	80 00       	ld.sh	r0,r0[0x0]
8000f73e:	fe bc       	*unknown*
8000f740:	80 00       	ld.sh	r0,r0[0x0]
8000f742:	c3 e2       	brcc	8000f7be <__sfp+0x7a>

8000f744 <__sfp>:
8000f744:	d4 21       	pushm	r4-r7,lr
8000f746:	49 c8       	lddpc	r8,8000f7b4 <__sfp+0x70>
8000f748:	18 96       	mov	r6,r12
8000f74a:	70 07       	ld.w	r7,r8[0x0]
8000f74c:	6e 68       	ld.w	r8,r7[0x18]
8000f74e:	58 08       	cp.w	r8,0
8000f750:	c0 41       	brne	8000f758 <__sfp+0x14>
8000f752:	0e 9c       	mov	r12,r7
8000f754:	f0 1f 00 19 	mcall	8000f7b8 <__sfp+0x74>
8000f758:	ee c7 ff 28 	sub	r7,r7,-216
8000f75c:	30 05       	mov	r5,0
8000f75e:	6e 2c       	ld.w	r12,r7[0x8]
8000f760:	6e 18       	ld.w	r8,r7[0x4]
8000f762:	c0 68       	rjmp	8000f76e <__sfp+0x2a>
8000f764:	98 69       	ld.sh	r9,r12[0xc]
8000f766:	ea 09 19 00 	cp.h	r9,r5
8000f76a:	c1 20       	breq	8000f78e <__sfp+0x4a>
8000f76c:	2a 4c       	sub	r12,-92
8000f76e:	20 18       	sub	r8,1
8000f770:	cf a7       	brpl	8000f764 <__sfp+0x20>
8000f772:	6e 08       	ld.w	r8,r7[0x0]
8000f774:	58 08       	cp.w	r8,0
8000f776:	c0 71       	brne	8000f784 <__sfp+0x40>
8000f778:	30 4b       	mov	r11,4
8000f77a:	0c 9c       	mov	r12,r6
8000f77c:	f0 1f 00 10 	mcall	8000f7bc <__sfp+0x78>
8000f780:	8f 0c       	st.w	r7[0x0],r12
8000f782:	c0 30       	breq	8000f788 <__sfp+0x44>
8000f784:	6e 07       	ld.w	r7,r7[0x0]
8000f786:	ce cb       	rjmp	8000f75e <__sfp+0x1a>
8000f788:	30 c8       	mov	r8,12
8000f78a:	8d 38       	st.w	r6[0xc],r8
8000f78c:	d8 22       	popm	r4-r7,pc
8000f78e:	30 08       	mov	r8,0
8000f790:	f9 48 00 4c 	st.w	r12[76],r8
8000f794:	99 08       	st.w	r12[0x0],r8
8000f796:	99 28       	st.w	r12[0x8],r8
8000f798:	99 18       	st.w	r12[0x4],r8
8000f79a:	99 48       	st.w	r12[0x10],r8
8000f79c:	99 58       	st.w	r12[0x14],r8
8000f79e:	99 68       	st.w	r12[0x18],r8
8000f7a0:	99 d8       	st.w	r12[0x34],r8
8000f7a2:	99 e8       	st.w	r12[0x38],r8
8000f7a4:	f9 48 00 48 	st.w	r12[72],r8
8000f7a8:	3f f8       	mov	r8,-1
8000f7aa:	b8 78       	st.h	r12[0xe],r8
8000f7ac:	30 18       	mov	r8,1
8000f7ae:	b8 68       	st.h	r12[0xc],r8
8000f7b0:	d8 22       	popm	r4-r7,pc
8000f7b2:	00 00       	add	r0,r0
8000f7b4:	80 01       	ld.sh	r1,r0[0x0]
8000f7b6:	21 9c       	sub	r12,25
8000f7b8:	80 00       	ld.sh	r0,r0[0x0]
8000f7ba:	f7 c0       	*unknown*
8000f7bc:	80 00       	ld.sh	r0,r0[0x0]
8000f7be:	f7 14 d4 21 	ld.uh	r4,r11[-11231]

8000f7c0 <__sinit>:
8000f7c0:	d4 21       	pushm	r4-r7,lr
8000f7c2:	18 96       	mov	r6,r12
8000f7c4:	78 67       	ld.w	r7,r12[0x18]
8000f7c6:	58 07       	cp.w	r7,0
8000f7c8:	c4 71       	brne	8000f856 <__sinit+0x96>
8000f7ca:	4a 48       	lddpc	r8,8000f858 <__sinit+0x98>
8000f7cc:	30 15       	mov	r5,1
8000f7ce:	99 a8       	st.w	r12[0x28],r8
8000f7d0:	f9 47 00 d8 	st.w	r12[216],r7
8000f7d4:	f9 47 00 dc 	st.w	r12[220],r7
8000f7d8:	f9 47 00 e0 	st.w	r12[224],r7
8000f7dc:	99 65       	st.w	r12[0x18],r5
8000f7de:	f0 1f 00 20 	mcall	8000f85c <__sinit+0x9c>
8000f7e2:	8d 0c       	st.w	r6[0x0],r12
8000f7e4:	0c 9c       	mov	r12,r6
8000f7e6:	f0 1f 00 1e 	mcall	8000f85c <__sinit+0x9c>
8000f7ea:	8d 1c       	st.w	r6[0x4],r12
8000f7ec:	0c 9c       	mov	r12,r6
8000f7ee:	f0 1f 00 1c 	mcall	8000f85c <__sinit+0x9c>
8000f7f2:	6c 09       	ld.w	r9,r6[0x0]
8000f7f4:	30 48       	mov	r8,4
8000f7f6:	93 07       	st.w	r9[0x0],r7
8000f7f8:	b2 68       	st.h	r9[0xc],r8
8000f7fa:	93 17       	st.w	r9[0x4],r7
8000f7fc:	93 27       	st.w	r9[0x8],r7
8000f7fe:	6c 18       	ld.w	r8,r6[0x4]
8000f800:	b2 77       	st.h	r9[0xe],r7
8000f802:	93 47       	st.w	r9[0x10],r7
8000f804:	93 57       	st.w	r9[0x14],r7
8000f806:	93 67       	st.w	r9[0x18],r7
8000f808:	93 89       	st.w	r9[0x20],r9
8000f80a:	91 07       	st.w	r8[0x0],r7
8000f80c:	91 17       	st.w	r8[0x4],r7
8000f80e:	91 27       	st.w	r8[0x8],r7
8000f810:	49 4e       	lddpc	lr,8000f860 <__sinit+0xa0>
8000f812:	49 5b       	lddpc	r11,8000f864 <__sinit+0xa4>
8000f814:	93 9e       	st.w	r9[0x24],lr
8000f816:	93 ab       	st.w	r9[0x28],r11
8000f818:	49 4a       	lddpc	r10,8000f868 <__sinit+0xa8>
8000f81a:	49 54       	lddpc	r4,8000f86c <__sinit+0xac>
8000f81c:	93 ba       	st.w	r9[0x2c],r10
8000f81e:	93 c4       	st.w	r9[0x30],r4
8000f820:	30 99       	mov	r9,9
8000f822:	b0 69       	st.h	r8[0xc],r9
8000f824:	b0 75       	st.h	r8[0xe],r5
8000f826:	91 c4       	st.w	r8[0x30],r4
8000f828:	91 47       	st.w	r8[0x10],r7
8000f82a:	91 57       	st.w	r8[0x14],r7
8000f82c:	91 67       	st.w	r8[0x18],r7
8000f82e:	91 88       	st.w	r8[0x20],r8
8000f830:	91 9e       	st.w	r8[0x24],lr
8000f832:	91 ab       	st.w	r8[0x28],r11
8000f834:	91 ba       	st.w	r8[0x2c],r10
8000f836:	8d 2c       	st.w	r6[0x8],r12
8000f838:	31 28       	mov	r8,18
8000f83a:	99 07       	st.w	r12[0x0],r7
8000f83c:	b8 68       	st.h	r12[0xc],r8
8000f83e:	99 17       	st.w	r12[0x4],r7
8000f840:	99 27       	st.w	r12[0x8],r7
8000f842:	30 28       	mov	r8,2
8000f844:	b8 78       	st.h	r12[0xe],r8
8000f846:	99 c4       	st.w	r12[0x30],r4
8000f848:	99 67       	st.w	r12[0x18],r7
8000f84a:	99 9e       	st.w	r12[0x24],lr
8000f84c:	99 ab       	st.w	r12[0x28],r11
8000f84e:	99 ba       	st.w	r12[0x2c],r10
8000f850:	99 47       	st.w	r12[0x10],r7
8000f852:	99 57       	st.w	r12[0x14],r7
8000f854:	99 8c       	st.w	r12[0x20],r12
8000f856:	d8 22       	popm	r4-r7,pc
8000f858:	80 00       	ld.sh	r0,r0[0x0]
8000f85a:	f7 00 80 00 	ld.sh	r0,r11[-32768]
8000f85e:	f7 44 80 01 	st.w	r11[-32767],r4
8000f862:	0d 68       	ld.uh	r8,--r6
8000f864:	80 01       	ld.sh	r1,r0[0x0]
8000f866:	0d 30       	ld.ub	r0,r6++
8000f868:	80 01       	ld.sh	r1,r0[0x0]
8000f86a:	0d 08       	ld.w	r8,r6++
8000f86c:	80 01       	ld.sh	r1,r0[0x0]
8000f86e:	0c f8       	st.b	--r6,r8

8000f870 <_malloc_trim_r>:
8000f870:	d4 21       	pushm	r4-r7,lr
8000f872:	16 95       	mov	r5,r11
8000f874:	18 97       	mov	r7,r12
8000f876:	f0 1f 00 23 	mcall	8000f900 <_malloc_trim_r+0x90>
8000f87a:	4a 34       	lddpc	r4,8000f904 <_malloc_trim_r+0x94>
8000f87c:	68 28       	ld.w	r8,r4[0x8]
8000f87e:	70 16       	ld.w	r6,r8[0x4]
8000f880:	e0 16 ff fc 	andl	r6,0xfffc
8000f884:	ec c8 ff 91 	sub	r8,r6,-111
8000f888:	f0 05 01 05 	sub	r5,r8,r5
8000f88c:	e0 15 ff 80 	andl	r5,0xff80
8000f890:	ea c5 00 80 	sub	r5,r5,128
8000f894:	e0 45 00 7f 	cp.w	r5,127
8000f898:	e0 8a 00 23 	brle	8000f8de <_malloc_trim_r+0x6e>
8000f89c:	30 0b       	mov	r11,0
8000f89e:	0e 9c       	mov	r12,r7
8000f8a0:	f0 1f 00 1a 	mcall	8000f908 <_malloc_trim_r+0x98>
8000f8a4:	68 28       	ld.w	r8,r4[0x8]
8000f8a6:	0c 08       	add	r8,r6
8000f8a8:	10 3c       	cp.w	r12,r8
8000f8aa:	c1 a1       	brne	8000f8de <_malloc_trim_r+0x6e>
8000f8ac:	ea 0b 11 00 	rsub	r11,r5,0
8000f8b0:	0e 9c       	mov	r12,r7
8000f8b2:	f0 1f 00 16 	mcall	8000f908 <_malloc_trim_r+0x98>
8000f8b6:	5b fc       	cp.w	r12,-1
8000f8b8:	c1 71       	brne	8000f8e6 <_malloc_trim_r+0x76>
8000f8ba:	30 0b       	mov	r11,0
8000f8bc:	0e 9c       	mov	r12,r7
8000f8be:	f0 1f 00 13 	mcall	8000f908 <_malloc_trim_r+0x98>
8000f8c2:	68 28       	ld.w	r8,r4[0x8]
8000f8c4:	f8 08 01 09 	sub	r9,r12,r8
8000f8c8:	58 f9       	cp.w	r9,15
8000f8ca:	e0 8a 00 0a 	brle	8000f8de <_malloc_trim_r+0x6e>
8000f8ce:	a1 a9       	sbr	r9,0x0
8000f8d0:	91 19       	st.w	r8[0x4],r9
8000f8d2:	48 f8       	lddpc	r8,8000f90c <_malloc_trim_r+0x9c>
8000f8d4:	70 09       	ld.w	r9,r8[0x0]
8000f8d6:	48 f8       	lddpc	r8,8000f910 <_malloc_trim_r+0xa0>
8000f8d8:	f8 09 01 09 	sub	r9,r12,r9
8000f8dc:	91 09       	st.w	r8[0x0],r9
8000f8de:	0e 9c       	mov	r12,r7
8000f8e0:	f0 1f 00 0d 	mcall	8000f914 <_malloc_trim_r+0xa4>
8000f8e4:	d8 2a       	popm	r4-r7,pc,r12=0
8000f8e6:	68 28       	ld.w	r8,r4[0x8]
8000f8e8:	0a 16       	sub	r6,r5
8000f8ea:	a1 a6       	sbr	r6,0x0
8000f8ec:	91 16       	st.w	r8[0x4],r6
8000f8ee:	48 98       	lddpc	r8,8000f910 <_malloc_trim_r+0xa0>
8000f8f0:	70 09       	ld.w	r9,r8[0x0]
8000f8f2:	0a 19       	sub	r9,r5
8000f8f4:	0e 9c       	mov	r12,r7
8000f8f6:	91 09       	st.w	r8[0x0],r9
8000f8f8:	f0 1f 00 07 	mcall	8000f914 <_malloc_trim_r+0xa4>
8000f8fc:	da 2a       	popm	r4-r7,pc,r12=1
8000f8fe:	00 00       	add	r0,r0
8000f900:	80 01       	ld.sh	r1,r0[0x0]
8000f902:	03 60       	ld.uh	r0,--r1
8000f904:	00 00       	add	r0,r0
8000f906:	01 b0       	ld.ub	r0,r0[0x3]
8000f908:	80 01       	ld.sh	r1,r0[0x0]
8000f90a:	0c d0       	st.w	--r6,r0
8000f90c:	00 00       	add	r0,r0
8000f90e:	05 bc       	ld.ub	r12,r2[0x3]
8000f910:	00 00       	add	r0,r0
8000f912:	07 dc       	ld.ub	r12,r3[0x5]
8000f914:	80 01       	ld.sh	r1,r0[0x0]
8000f916:	03 62       	ld.uh	r2,--r1

8000f918 <_free_r>:
8000f918:	d4 21       	pushm	r4-r7,lr
8000f91a:	16 96       	mov	r6,r11
8000f91c:	18 97       	mov	r7,r12
8000f91e:	58 0b       	cp.w	r11,0
8000f920:	e0 80 00 c8 	breq	8000fab0 <_free_r+0x198>
8000f924:	f0 1f 00 4c 	mcall	8000fa54 <_free_r+0x13c>
8000f928:	20 86       	sub	r6,8
8000f92a:	4c ca       	lddpc	r10,8000fa58 <_free_r+0x140>
8000f92c:	6c 18       	ld.w	r8,r6[0x4]
8000f92e:	74 2e       	ld.w	lr,r10[0x8]
8000f930:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
8000f934:	a1 c8       	cbr	r8,0x0
8000f936:	ec 08 00 09 	add	r9,r6,r8
8000f93a:	72 1b       	ld.w	r11,r9[0x4]
8000f93c:	e0 1b ff fc 	andl	r11,0xfffc
8000f940:	1c 39       	cp.w	r9,lr
8000f942:	c1 d1       	brne	8000f97c <_free_r+0x64>
8000f944:	f6 08 00 08 	add	r8,r11,r8
8000f948:	58 0c       	cp.w	r12,0
8000f94a:	c0 81       	brne	8000f95a <_free_r+0x42>
8000f94c:	6c 09       	ld.w	r9,r6[0x0]
8000f94e:	12 16       	sub	r6,r9
8000f950:	12 08       	add	r8,r9
8000f952:	6c 3b       	ld.w	r11,r6[0xc]
8000f954:	6c 29       	ld.w	r9,r6[0x8]
8000f956:	97 29       	st.w	r11[0x8],r9
8000f958:	93 3b       	st.w	r9[0xc],r11
8000f95a:	10 99       	mov	r9,r8
8000f95c:	95 26       	st.w	r10[0x8],r6
8000f95e:	a1 a9       	sbr	r9,0x0
8000f960:	8d 19       	st.w	r6[0x4],r9
8000f962:	4b f9       	lddpc	r9,8000fa5c <_free_r+0x144>
8000f964:	72 09       	ld.w	r9,r9[0x0]
8000f966:	12 38       	cp.w	r8,r9
8000f968:	c0 63       	brcs	8000f974 <_free_r+0x5c>
8000f96a:	4b e8       	lddpc	r8,8000fa60 <_free_r+0x148>
8000f96c:	0e 9c       	mov	r12,r7
8000f96e:	70 0b       	ld.w	r11,r8[0x0]
8000f970:	f0 1f 00 3d 	mcall	8000fa64 <_free_r+0x14c>
8000f974:	0e 9c       	mov	r12,r7
8000f976:	f0 1f 00 3d 	mcall	8000fa68 <_free_r+0x150>
8000f97a:	d8 22       	popm	r4-r7,pc
8000f97c:	93 1b       	st.w	r9[0x4],r11
8000f97e:	58 0c       	cp.w	r12,0
8000f980:	c0 30       	breq	8000f986 <_free_r+0x6e>
8000f982:	30 0c       	mov	r12,0
8000f984:	c1 08       	rjmp	8000f9a4 <_free_r+0x8c>
8000f986:	6c 0e       	ld.w	lr,r6[0x0]
8000f988:	f4 c5 ff f8 	sub	r5,r10,-8
8000f98c:	1c 16       	sub	r6,lr
8000f98e:	1c 08       	add	r8,lr
8000f990:	6c 2e       	ld.w	lr,r6[0x8]
8000f992:	0a 3e       	cp.w	lr,r5
8000f994:	f9 bc 00 01 	moveq	r12,1
8000f998:	ed f5 10 03 	ld.wne	r5,r6[0xc]
8000f99c:	eb fe 1a 02 	st.wne	r5[0x8],lr
8000f9a0:	fd f5 1a 03 	st.wne	lr[0xc],r5
8000f9a4:	f2 0b 00 0e 	add	lr,r9,r11
8000f9a8:	7c 1e       	ld.w	lr,lr[0x4]
8000f9aa:	ed be 00 00 	bld	lr,0x0
8000f9ae:	c1 30       	breq	8000f9d4 <_free_r+0xbc>
8000f9b0:	16 08       	add	r8,r11
8000f9b2:	58 0c       	cp.w	r12,0
8000f9b4:	c0 c1       	brne	8000f9cc <_free_r+0xb4>
8000f9b6:	4a 9e       	lddpc	lr,8000fa58 <_free_r+0x140>
8000f9b8:	72 2b       	ld.w	r11,r9[0x8]
8000f9ba:	2f 8e       	sub	lr,-8
8000f9bc:	1c 3b       	cp.w	r11,lr
8000f9be:	c0 71       	brne	8000f9cc <_free_r+0xb4>
8000f9c0:	97 36       	st.w	r11[0xc],r6
8000f9c2:	97 26       	st.w	r11[0x8],r6
8000f9c4:	8d 2b       	st.w	r6[0x8],r11
8000f9c6:	8d 3b       	st.w	r6[0xc],r11
8000f9c8:	30 1c       	mov	r12,1
8000f9ca:	c0 58       	rjmp	8000f9d4 <_free_r+0xbc>
8000f9cc:	72 2b       	ld.w	r11,r9[0x8]
8000f9ce:	72 39       	ld.w	r9,r9[0xc]
8000f9d0:	93 2b       	st.w	r9[0x8],r11
8000f9d2:	97 39       	st.w	r11[0xc],r9
8000f9d4:	10 99       	mov	r9,r8
8000f9d6:	ec 08 09 08 	st.w	r6[r8],r8
8000f9da:	a1 a9       	sbr	r9,0x0
8000f9dc:	8d 19       	st.w	r6[0x4],r9
8000f9de:	58 0c       	cp.w	r12,0
8000f9e0:	c6 51       	brne	8000faaa <_free_r+0x192>
8000f9e2:	e0 48 01 ff 	cp.w	r8,511
8000f9e6:	e0 8b 00 13 	brhi	8000fa0c <_free_r+0xf4>
8000f9ea:	a3 98       	lsr	r8,0x3
8000f9ec:	f4 08 00 39 	add	r9,r10,r8<<0x3
8000f9f0:	72 2b       	ld.w	r11,r9[0x8]
8000f9f2:	8d 39       	st.w	r6[0xc],r9
8000f9f4:	8d 2b       	st.w	r6[0x8],r11
8000f9f6:	97 36       	st.w	r11[0xc],r6
8000f9f8:	93 26       	st.w	r9[0x8],r6
8000f9fa:	a3 48       	asr	r8,0x2
8000f9fc:	74 19       	ld.w	r9,r10[0x4]
8000f9fe:	30 1b       	mov	r11,1
8000fa00:	f6 08 09 48 	lsl	r8,r11,r8
8000fa04:	f3 e8 10 08 	or	r8,r9,r8
8000fa08:	95 18       	st.w	r10[0x4],r8
8000fa0a:	c5 08       	rjmp	8000faaa <_free_r+0x192>
8000fa0c:	f0 0b 16 09 	lsr	r11,r8,0x9
8000fa10:	58 4b       	cp.w	r11,4
8000fa12:	e0 8b 00 06 	brhi	8000fa1e <_free_r+0x106>
8000fa16:	f0 0b 16 06 	lsr	r11,r8,0x6
8000fa1a:	2c 8b       	sub	r11,-56
8000fa1c:	c2 b8       	rjmp	8000fa72 <_free_r+0x15a>
8000fa1e:	59 4b       	cp.w	r11,20
8000fa20:	e0 8b 00 04 	brhi	8000fa28 <_free_r+0x110>
8000fa24:	2a 5b       	sub	r11,-91
8000fa26:	c2 68       	rjmp	8000fa72 <_free_r+0x15a>
8000fa28:	e0 4b 00 54 	cp.w	r11,84
8000fa2c:	e0 8b 00 06 	brhi	8000fa38 <_free_r+0x120>
8000fa30:	f0 0b 16 0c 	lsr	r11,r8,0xc
8000fa34:	29 2b       	sub	r11,-110
8000fa36:	c1 e8       	rjmp	8000fa72 <_free_r+0x15a>
8000fa38:	e0 4b 01 54 	cp.w	r11,340
8000fa3c:	e0 8b 00 06 	brhi	8000fa48 <_free_r+0x130>
8000fa40:	f0 0b 16 0f 	lsr	r11,r8,0xf
8000fa44:	28 9b       	sub	r11,-119
8000fa46:	c1 68       	rjmp	8000fa72 <_free_r+0x15a>
8000fa48:	e0 4b 05 54 	cp.w	r11,1364
8000fa4c:	e0 88 00 10 	brls	8000fa6c <_free_r+0x154>
8000fa50:	37 eb       	mov	r11,126
8000fa52:	c1 08       	rjmp	8000fa72 <_free_r+0x15a>
8000fa54:	80 01       	ld.sh	r1,r0[0x0]
8000fa56:	03 60       	ld.uh	r0,--r1
8000fa58:	00 00       	add	r0,r0
8000fa5a:	01 b0       	ld.ub	r0,r0[0x3]
8000fa5c:	00 00       	add	r0,r0
8000fa5e:	05 b8       	ld.ub	r8,r2[0x3]
8000fa60:	00 00       	add	r0,r0
8000fa62:	07 d8       	ld.ub	r8,r3[0x5]
8000fa64:	80 00       	ld.sh	r0,r0[0x0]
8000fa66:	f8 70 80 01 	mov	r0,-425983
8000fa6a:	03 62       	ld.uh	r2,--r1
8000fa6c:	f0 0b 16 12 	lsr	r11,r8,0x12
8000fa70:	28 4b       	sub	r11,-124
8000fa72:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
8000fa76:	78 29       	ld.w	r9,r12[0x8]
8000fa78:	18 39       	cp.w	r9,r12
8000fa7a:	c0 e1       	brne	8000fa96 <_free_r+0x17e>
8000fa7c:	74 18       	ld.w	r8,r10[0x4]
8000fa7e:	a3 4b       	asr	r11,0x2
8000fa80:	30 1c       	mov	r12,1
8000fa82:	f8 0b 09 4b 	lsl	r11,r12,r11
8000fa86:	f1 eb 10 0b 	or	r11,r8,r11
8000fa8a:	12 98       	mov	r8,r9
8000fa8c:	95 1b       	st.w	r10[0x4],r11
8000fa8e:	c0 a8       	rjmp	8000faa2 <_free_r+0x18a>
8000fa90:	72 29       	ld.w	r9,r9[0x8]
8000fa92:	18 39       	cp.w	r9,r12
8000fa94:	c0 60       	breq	8000faa0 <_free_r+0x188>
8000fa96:	72 1a       	ld.w	r10,r9[0x4]
8000fa98:	e0 1a ff fc 	andl	r10,0xfffc
8000fa9c:	14 38       	cp.w	r8,r10
8000fa9e:	cf 93       	brcs	8000fa90 <_free_r+0x178>
8000faa0:	72 38       	ld.w	r8,r9[0xc]
8000faa2:	8d 38       	st.w	r6[0xc],r8
8000faa4:	8d 29       	st.w	r6[0x8],r9
8000faa6:	93 36       	st.w	r9[0xc],r6
8000faa8:	91 26       	st.w	r8[0x8],r6
8000faaa:	0e 9c       	mov	r12,r7
8000faac:	f0 1f 00 02 	mcall	8000fab4 <_free_r+0x19c>
8000fab0:	d8 22       	popm	r4-r7,pc
8000fab2:	00 00       	add	r0,r0
8000fab4:	80 01       	ld.sh	r1,r0[0x0]
8000fab6:	03 62       	ld.uh	r2,--r1

8000fab8 <__sfvwrite_r>:
8000fab8:	d4 31       	pushm	r0-r7,lr
8000faba:	20 3d       	sub	sp,12
8000fabc:	14 94       	mov	r4,r10
8000fabe:	18 95       	mov	r5,r12
8000fac0:	16 97       	mov	r7,r11
8000fac2:	74 28       	ld.w	r8,r10[0x8]
8000fac4:	58 08       	cp.w	r8,0
8000fac6:	e0 80 01 47 	breq	8000fd54 <__sfvwrite_r+0x29c>
8000faca:	96 68       	ld.sh	r8,r11[0xc]
8000facc:	ed b8 00 03 	bld	r8,0x3
8000fad0:	c0 41       	brne	8000fad8 <__sfvwrite_r+0x20>
8000fad2:	76 48       	ld.w	r8,r11[0x10]
8000fad4:	58 08       	cp.w	r8,0
8000fad6:	c0 c1       	brne	8000faee <__sfvwrite_r+0x36>
8000fad8:	0e 9b       	mov	r11,r7
8000fada:	0a 9c       	mov	r12,r5
8000fadc:	f0 1f 00 a0 	mcall	8000fd5c <__sfvwrite_r+0x2a4>
8000fae0:	c0 70       	breq	8000faee <__sfvwrite_r+0x36>
8000fae2:	8e 68       	ld.sh	r8,r7[0xc]
8000fae4:	a7 a8       	sbr	r8,0x6
8000fae6:	ae 68       	st.h	r7[0xc],r8
8000fae8:	30 98       	mov	r8,9
8000faea:	8b 38       	st.w	r5[0xc],r8
8000faec:	c3 29       	rjmp	8000fd50 <__sfvwrite_r+0x298>
8000faee:	8e 63       	ld.sh	r3,r7[0xc]
8000faf0:	68 00       	ld.w	r0,r4[0x0]
8000faf2:	06 96       	mov	r6,r3
8000faf4:	e2 16 00 02 	andl	r6,0x2,COH
8000faf8:	c2 10       	breq	8000fb3a <__sfvwrite_r+0x82>
8000fafa:	30 03       	mov	r3,0
8000fafc:	e0 62 04 00 	mov	r2,1024
8000fb00:	06 96       	mov	r6,r3
8000fb02:	c0 48       	rjmp	8000fb0a <__sfvwrite_r+0x52>
8000fb04:	60 03       	ld.w	r3,r0[0x0]
8000fb06:	60 16       	ld.w	r6,r0[0x4]
8000fb08:	2f 80       	sub	r0,-8
8000fb0a:	58 06       	cp.w	r6,0
8000fb0c:	cf c0       	breq	8000fb04 <__sfvwrite_r+0x4c>
8000fb0e:	e0 46 04 00 	cp.w	r6,1024
8000fb12:	ec 09 17 80 	movls	r9,r6
8000fb16:	e4 09 17 b0 	movhi	r9,r2
8000fb1a:	06 9a       	mov	r10,r3
8000fb1c:	6e a8       	ld.w	r8,r7[0x28]
8000fb1e:	6e 8b       	ld.w	r11,r7[0x20]
8000fb20:	0a 9c       	mov	r12,r5
8000fb22:	5d 18       	icall	r8
8000fb24:	18 16       	sub	r6,r12
8000fb26:	58 0c       	cp.w	r12,0
8000fb28:	e0 8a 01 11 	brle	8000fd4a <__sfvwrite_r+0x292>
8000fb2c:	68 28       	ld.w	r8,r4[0x8]
8000fb2e:	18 18       	sub	r8,r12
8000fb30:	89 28       	st.w	r4[0x8],r8
8000fb32:	e0 80 01 11 	breq	8000fd54 <__sfvwrite_r+0x29c>
8000fb36:	18 03       	add	r3,r12
8000fb38:	ce 9b       	rjmp	8000fb0a <__sfvwrite_r+0x52>
8000fb3a:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
8000fb3e:	c0 70       	breq	8000fb4c <__sfvwrite_r+0x94>
8000fb40:	50 06       	stdsp	sp[0x0],r6
8000fb42:	0c 93       	mov	r3,r6
8000fb44:	0c 91       	mov	r1,r6
8000fb46:	50 15       	stdsp	sp[0x4],r5
8000fb48:	08 92       	mov	r2,r4
8000fb4a:	ca 08       	rjmp	8000fc8a <__sfvwrite_r+0x1d2>
8000fb4c:	06 96       	mov	r6,r3
8000fb4e:	08 91       	mov	r1,r4
8000fb50:	c0 48       	rjmp	8000fb58 <__sfvwrite_r+0xa0>
8000fb52:	60 03       	ld.w	r3,r0[0x0]
8000fb54:	60 16       	ld.w	r6,r0[0x4]
8000fb56:	2f 80       	sub	r0,-8
8000fb58:	58 06       	cp.w	r6,0
8000fb5a:	cf c0       	breq	8000fb52 <__sfvwrite_r+0x9a>
8000fb5c:	8e 68       	ld.sh	r8,r7[0xc]
8000fb5e:	6e 24       	ld.w	r4,r7[0x8]
8000fb60:	10 99       	mov	r9,r8
8000fb62:	e2 19 02 00 	andl	r9,0x200,COH
8000fb66:	c5 70       	breq	8000fc14 <__sfvwrite_r+0x15c>
8000fb68:	08 36       	cp.w	r6,r4
8000fb6a:	c4 53       	brcs	8000fbf4 <__sfvwrite_r+0x13c>
8000fb6c:	10 99       	mov	r9,r8
8000fb6e:	e2 19 04 80 	andl	r9,0x480,COH
8000fb72:	c4 10       	breq	8000fbf4 <__sfvwrite_r+0x13c>
8000fb74:	6e 4b       	ld.w	r11,r7[0x10]
8000fb76:	6e 09       	ld.w	r9,r7[0x0]
8000fb78:	16 19       	sub	r9,r11
8000fb7a:	50 09       	stdsp	sp[0x0],r9
8000fb7c:	6e 59       	ld.w	r9,r7[0x14]
8000fb7e:	10 9c       	mov	r12,r8
8000fb80:	f2 09 00 1a 	add	r10,r9,r9<<0x1
8000fb84:	30 28       	mov	r8,2
8000fb86:	f4 08 0c 08 	divs	r8,r10,r8
8000fb8a:	fa e9 00 04 	st.d	sp[4],r8
8000fb8e:	10 94       	mov	r4,r8
8000fb90:	40 09       	lddsp	r9,sp[0x0]
8000fb92:	e2 1c 04 00 	andl	r12,0x400,COH
8000fb96:	2f f9       	sub	r9,-1
8000fb98:	0c 09       	add	r9,r6
8000fb9a:	12 38       	cp.w	r8,r9
8000fb9c:	f2 04 17 30 	movlo	r4,r9
8000fba0:	58 0c       	cp.w	r12,0
8000fba2:	c1 10       	breq	8000fbc4 <__sfvwrite_r+0x10c>
8000fba4:	08 9b       	mov	r11,r4
8000fba6:	0a 9c       	mov	r12,r5
8000fba8:	f0 1f 00 6e 	mcall	8000fd60 <__sfvwrite_r+0x2a8>
8000fbac:	18 92       	mov	r2,r12
8000fbae:	c1 50       	breq	8000fbd8 <__sfvwrite_r+0x120>
8000fbb0:	40 0a       	lddsp	r10,sp[0x0]
8000fbb2:	6e 4b       	ld.w	r11,r7[0x10]
8000fbb4:	f0 1f 00 6c 	mcall	8000fd64 <__sfvwrite_r+0x2ac>
8000fbb8:	8e 68       	ld.sh	r8,r7[0xc]
8000fbba:	e0 18 fb 7f 	andl	r8,0xfb7f
8000fbbe:	a7 b8       	sbr	r8,0x7
8000fbc0:	ae 68       	st.h	r7[0xc],r8
8000fbc2:	c0 e8       	rjmp	8000fbde <__sfvwrite_r+0x126>
8000fbc4:	08 9a       	mov	r10,r4
8000fbc6:	0a 9c       	mov	r12,r5
8000fbc8:	f0 1f 00 68 	mcall	8000fd68 <__sfvwrite_r+0x2b0>
8000fbcc:	18 92       	mov	r2,r12
8000fbce:	c0 81       	brne	8000fbde <__sfvwrite_r+0x126>
8000fbd0:	6e 4b       	ld.w	r11,r7[0x10]
8000fbd2:	0a 9c       	mov	r12,r5
8000fbd4:	f0 1f 00 66 	mcall	8000fd6c <__sfvwrite_r+0x2b4>
8000fbd8:	30 c8       	mov	r8,12
8000fbda:	8b 38       	st.w	r5[0xc],r8
8000fbdc:	cb 78       	rjmp	8000fd4a <__sfvwrite_r+0x292>
8000fbde:	40 0a       	lddsp	r10,sp[0x0]
8000fbe0:	40 09       	lddsp	r9,sp[0x0]
8000fbe2:	e8 0a 01 0a 	sub	r10,r4,r10
8000fbe6:	e4 09 00 08 	add	r8,r2,r9
8000fbea:	8f 54       	st.w	r7[0x14],r4
8000fbec:	8f 2a       	st.w	r7[0x8],r10
8000fbee:	8f 08       	st.w	r7[0x0],r8
8000fbf0:	8f 42       	st.w	r7[0x10],r2
8000fbf2:	0c 94       	mov	r4,r6
8000fbf4:	08 36       	cp.w	r6,r4
8000fbf6:	ec 04 17 30 	movlo	r4,r6
8000fbfa:	06 9b       	mov	r11,r3
8000fbfc:	08 9a       	mov	r10,r4
8000fbfe:	6e 0c       	ld.w	r12,r7[0x0]
8000fc00:	f0 1f 00 5c 	mcall	8000fd70 <__sfvwrite_r+0x2b8>
8000fc04:	6e 08       	ld.w	r8,r7[0x0]
8000fc06:	08 08       	add	r8,r4
8000fc08:	8f 08       	st.w	r7[0x0],r8
8000fc0a:	6e 28       	ld.w	r8,r7[0x8]
8000fc0c:	08 18       	sub	r8,r4
8000fc0e:	0c 94       	mov	r4,r6
8000fc10:	8f 28       	st.w	r7[0x8],r8
8000fc12:	c3 08       	rjmp	8000fc72 <__sfvwrite_r+0x1ba>
8000fc14:	08 36       	cp.w	r6,r4
8000fc16:	5f ba       	srhi	r10
8000fc18:	6e 0c       	ld.w	r12,r7[0x0]
8000fc1a:	6e 48       	ld.w	r8,r7[0x10]
8000fc1c:	10 3c       	cp.w	r12,r8
8000fc1e:	5f b8       	srhi	r8
8000fc20:	f5 e8 00 08 	and	r8,r10,r8
8000fc24:	f2 08 18 00 	cp.b	r8,r9
8000fc28:	c0 e0       	breq	8000fc44 <__sfvwrite_r+0x18c>
8000fc2a:	06 9b       	mov	r11,r3
8000fc2c:	08 9a       	mov	r10,r4
8000fc2e:	f0 1f 00 51 	mcall	8000fd70 <__sfvwrite_r+0x2b8>
8000fc32:	6e 08       	ld.w	r8,r7[0x0]
8000fc34:	08 08       	add	r8,r4
8000fc36:	0e 9b       	mov	r11,r7
8000fc38:	8f 08       	st.w	r7[0x0],r8
8000fc3a:	0a 9c       	mov	r12,r5
8000fc3c:	f0 1f 00 4e 	mcall	8000fd74 <__sfvwrite_r+0x2bc>
8000fc40:	c1 90       	breq	8000fc72 <__sfvwrite_r+0x1ba>
8000fc42:	c8 48       	rjmp	8000fd4a <__sfvwrite_r+0x292>
8000fc44:	6e 59       	ld.w	r9,r7[0x14]
8000fc46:	12 36       	cp.w	r6,r9
8000fc48:	c0 a3       	brcs	8000fc5c <__sfvwrite_r+0x1a4>
8000fc4a:	6e a8       	ld.w	r8,r7[0x28]
8000fc4c:	06 9a       	mov	r10,r3
8000fc4e:	6e 8b       	ld.w	r11,r7[0x20]
8000fc50:	0a 9c       	mov	r12,r5
8000fc52:	5d 18       	icall	r8
8000fc54:	18 94       	mov	r4,r12
8000fc56:	e0 89 00 0e 	brgt	8000fc72 <__sfvwrite_r+0x1ba>
8000fc5a:	c7 88       	rjmp	8000fd4a <__sfvwrite_r+0x292>
8000fc5c:	0c 9a       	mov	r10,r6
8000fc5e:	06 9b       	mov	r11,r3
8000fc60:	f0 1f 00 44 	mcall	8000fd70 <__sfvwrite_r+0x2b8>
8000fc64:	6e 08       	ld.w	r8,r7[0x0]
8000fc66:	0c 08       	add	r8,r6
8000fc68:	0c 94       	mov	r4,r6
8000fc6a:	8f 08       	st.w	r7[0x0],r8
8000fc6c:	6e 28       	ld.w	r8,r7[0x8]
8000fc6e:	0c 18       	sub	r8,r6
8000fc70:	8f 28       	st.w	r7[0x8],r8
8000fc72:	62 28       	ld.w	r8,r1[0x8]
8000fc74:	08 18       	sub	r8,r4
8000fc76:	83 28       	st.w	r1[0x8],r8
8000fc78:	c6 e0       	breq	8000fd54 <__sfvwrite_r+0x29c>
8000fc7a:	08 16       	sub	r6,r4
8000fc7c:	08 03       	add	r3,r4
8000fc7e:	c6 db       	rjmp	8000fb58 <__sfvwrite_r+0xa0>
8000fc80:	60 03       	ld.w	r3,r0[0x0]
8000fc82:	60 11       	ld.w	r1,r0[0x4]
8000fc84:	30 08       	mov	r8,0
8000fc86:	2f 80       	sub	r0,-8
8000fc88:	50 08       	stdsp	sp[0x0],r8
8000fc8a:	58 01       	cp.w	r1,0
8000fc8c:	cf a0       	breq	8000fc80 <__sfvwrite_r+0x1c8>
8000fc8e:	40 0a       	lddsp	r10,sp[0x0]
8000fc90:	58 0a       	cp.w	r10,0
8000fc92:	c1 51       	brne	8000fcbc <__sfvwrite_r+0x204>
8000fc94:	e2 c6 ff ff 	sub	r6,r1,-1
8000fc98:	02 9a       	mov	r10,r1
8000fc9a:	30 ab       	mov	r11,10
8000fc9c:	06 9c       	mov	r12,r3
8000fc9e:	f0 1f 00 37 	mcall	8000fd78 <__sfvwrite_r+0x2c0>
8000fca2:	f8 c8 ff ff 	sub	r8,r12,-1
8000fca6:	58 0c       	cp.w	r12,0
8000fca8:	f1 d3 e1 16 	subne	r6,r8,r3
8000fcac:	f9 b9 01 01 	movne	r9,1
8000fcb0:	fb f9 1a 00 	st.wne	sp[0x0],r9
8000fcb4:	f9 b8 00 01 	moveq	r8,1
8000fcb8:	fb f8 0a 00 	st.weq	sp[0x0],r8
8000fcbc:	02 36       	cp.w	r6,r1
8000fcbe:	ec 04 17 80 	movls	r4,r6
8000fcc2:	e2 04 17 b0 	movhi	r4,r1
8000fcc6:	6e 59       	ld.w	r9,r7[0x14]
8000fcc8:	6e 25       	ld.w	r5,r7[0x8]
8000fcca:	f2 05 00 05 	add	r5,r9,r5
8000fcce:	0a 34       	cp.w	r4,r5
8000fcd0:	5f 9a       	srgt	r10
8000fcd2:	6e 0c       	ld.w	r12,r7[0x0]
8000fcd4:	6e 48       	ld.w	r8,r7[0x10]
8000fcd6:	10 3c       	cp.w	r12,r8
8000fcd8:	5f b8       	srhi	r8
8000fcda:	f5 e8 00 08 	and	r8,r10,r8
8000fcde:	30 0a       	mov	r10,0
8000fce0:	f4 08 18 00 	cp.b	r8,r10
8000fce4:	c0 e0       	breq	8000fd00 <__sfvwrite_r+0x248>
8000fce6:	06 9b       	mov	r11,r3
8000fce8:	0a 9a       	mov	r10,r5
8000fcea:	f0 1f 00 22 	mcall	8000fd70 <__sfvwrite_r+0x2b8>
8000fcee:	6e 08       	ld.w	r8,r7[0x0]
8000fcf0:	0a 08       	add	r8,r5
8000fcf2:	0e 9b       	mov	r11,r7
8000fcf4:	8f 08       	st.w	r7[0x0],r8
8000fcf6:	40 1c       	lddsp	r12,sp[0x4]
8000fcf8:	f0 1f 00 1f 	mcall	8000fd74 <__sfvwrite_r+0x2bc>
8000fcfc:	c1 80       	breq	8000fd2c <__sfvwrite_r+0x274>
8000fcfe:	c2 68       	rjmp	8000fd4a <__sfvwrite_r+0x292>
8000fd00:	12 34       	cp.w	r4,r9
8000fd02:	c0 a5       	brlt	8000fd16 <__sfvwrite_r+0x25e>
8000fd04:	6e a8       	ld.w	r8,r7[0x28]
8000fd06:	06 9a       	mov	r10,r3
8000fd08:	6e 8b       	ld.w	r11,r7[0x20]
8000fd0a:	40 1c       	lddsp	r12,sp[0x4]
8000fd0c:	5d 18       	icall	r8
8000fd0e:	18 95       	mov	r5,r12
8000fd10:	e0 89 00 0e 	brgt	8000fd2c <__sfvwrite_r+0x274>
8000fd14:	c1 b8       	rjmp	8000fd4a <__sfvwrite_r+0x292>
8000fd16:	08 9a       	mov	r10,r4
8000fd18:	06 9b       	mov	r11,r3
8000fd1a:	f0 1f 00 16 	mcall	8000fd70 <__sfvwrite_r+0x2b8>
8000fd1e:	6e 08       	ld.w	r8,r7[0x0]
8000fd20:	08 08       	add	r8,r4
8000fd22:	08 95       	mov	r5,r4
8000fd24:	8f 08       	st.w	r7[0x0],r8
8000fd26:	6e 28       	ld.w	r8,r7[0x8]
8000fd28:	08 18       	sub	r8,r4
8000fd2a:	8f 28       	st.w	r7[0x8],r8
8000fd2c:	0a 16       	sub	r6,r5
8000fd2e:	c0 71       	brne	8000fd3c <__sfvwrite_r+0x284>
8000fd30:	0e 9b       	mov	r11,r7
8000fd32:	40 1c       	lddsp	r12,sp[0x4]
8000fd34:	f0 1f 00 10 	mcall	8000fd74 <__sfvwrite_r+0x2bc>
8000fd38:	c0 91       	brne	8000fd4a <__sfvwrite_r+0x292>
8000fd3a:	50 06       	stdsp	sp[0x0],r6
8000fd3c:	64 28       	ld.w	r8,r2[0x8]
8000fd3e:	0a 18       	sub	r8,r5
8000fd40:	85 28       	st.w	r2[0x8],r8
8000fd42:	c0 90       	breq	8000fd54 <__sfvwrite_r+0x29c>
8000fd44:	0a 11       	sub	r1,r5
8000fd46:	0a 03       	add	r3,r5
8000fd48:	ca 1b       	rjmp	8000fc8a <__sfvwrite_r+0x1d2>
8000fd4a:	8e 68       	ld.sh	r8,r7[0xc]
8000fd4c:	a7 a8       	sbr	r8,0x6
8000fd4e:	ae 68       	st.h	r7[0xc],r8
8000fd50:	3f fc       	mov	r12,-1
8000fd52:	c0 28       	rjmp	8000fd56 <__sfvwrite_r+0x29e>
8000fd54:	30 0c       	mov	r12,0
8000fd56:	2f dd       	sub	sp,-12
8000fd58:	d8 32       	popm	r0-r7,pc
8000fd5a:	00 00       	add	r0,r0
8000fd5c:	80 00       	ld.sh	r0,r0[0x0]
8000fd5e:	e7 48 80 00 	st.w	r3[-32768],r8
8000fd62:	fe bc       	*unknown*
8000fd64:	80 00       	ld.sh	r0,r0[0x0]
8000fd66:	c2 9a       	rjmp	8000f9b8 <_free_r+0xa0>
8000fd68:	80 01       	ld.sh	r1,r0[0x0]
8000fd6a:	09 a8       	ld.ub	r8,r4[0x2]
8000fd6c:	80 00       	ld.sh	r0,r0[0x0]
8000fd6e:	f9 18 80 01 	ld.uh	r8,r12[-32767]
8000fd72:	03 22       	ld.uh	r2,r1++
8000fd74:	80 00       	ld.sh	r0,r0[0x0]
8000fd76:	f5 e4 80 01 	sthh.w	r1[r0],r10:b,r4:b
8000fd7a:	03 0c       	ld.w	r12,r1++

8000fd7c <_fwalk>:
8000fd7c:	d4 31       	pushm	r0-r7,lr
8000fd7e:	30 05       	mov	r5,0
8000fd80:	16 91       	mov	r1,r11
8000fd82:	f8 c7 ff 28 	sub	r7,r12,-216
8000fd86:	0a 92       	mov	r2,r5
8000fd88:	f0 1f 00 10 	mcall	8000fdc8 <_fwalk+0x4c>
8000fd8c:	3f f3       	mov	r3,-1
8000fd8e:	c1 68       	rjmp	8000fdba <_fwalk+0x3e>
8000fd90:	6e 26       	ld.w	r6,r7[0x8]
8000fd92:	6e 14       	ld.w	r4,r7[0x4]
8000fd94:	2f 46       	sub	r6,-12
8000fd96:	c0 c8       	rjmp	8000fdae <_fwalk+0x32>
8000fd98:	8c 08       	ld.sh	r8,r6[0x0]
8000fd9a:	e4 08 19 00 	cp.h	r8,r2
8000fd9e:	c0 70       	breq	8000fdac <_fwalk+0x30>
8000fda0:	8c 18       	ld.sh	r8,r6[0x2]
8000fda2:	e6 08 19 00 	cp.h	r8,r3
8000fda6:	c0 30       	breq	8000fdac <_fwalk+0x30>
8000fda8:	5d 11       	icall	r1
8000fdaa:	18 45       	or	r5,r12
8000fdac:	2a 46       	sub	r6,-92
8000fdae:	20 14       	sub	r4,1
8000fdb0:	ec cc 00 0c 	sub	r12,r6,12
8000fdb4:	58 04       	cp.w	r4,0
8000fdb6:	cf 14       	brge	8000fd98 <_fwalk+0x1c>
8000fdb8:	6e 07       	ld.w	r7,r7[0x0]
8000fdba:	58 07       	cp.w	r7,0
8000fdbc:	ce a1       	brne	8000fd90 <_fwalk+0x14>
8000fdbe:	f0 1f 00 04 	mcall	8000fdcc <_fwalk+0x50>
8000fdc2:	0a 9c       	mov	r12,r5
8000fdc4:	d8 32       	popm	r0-r7,pc
8000fdc6:	00 00       	add	r0,r0
8000fdc8:	80 00       	ld.sh	r0,r0[0x0]
8000fdca:	f6 fc 80 00 	ld.w	r12,r11[-32768]
8000fdce:	f6 fe 48 1c 	ld.w	lr,r11[18460]

8000fdd0 <_localeconv_r>:
8000fdd0:	48 1c       	lddpc	r12,8000fdd4 <_localeconv_r+0x4>
8000fdd2:	5e fc       	retal	r12
8000fdd4:	80 01       	ld.sh	r1,r0[0x0]
8000fdd6:	21 a0       	sub	r0,26

8000fdd8 <__smakebuf_r>:
8000fdd8:	d4 21       	pushm	r4-r7,lr
8000fdda:	20 fd       	sub	sp,60
8000fddc:	96 68       	ld.sh	r8,r11[0xc]
8000fdde:	16 97       	mov	r7,r11
8000fde0:	18 96       	mov	r6,r12
8000fde2:	e2 18 00 02 	andl	r8,0x2,COH
8000fde6:	c3 c1       	brne	8000fe5e <__smakebuf_r+0x86>
8000fde8:	96 7b       	ld.sh	r11,r11[0xe]
8000fdea:	f0 0b 19 00 	cp.h	r11,r8
8000fdee:	c0 55       	brlt	8000fdf8 <__smakebuf_r+0x20>
8000fdf0:	1a 9a       	mov	r10,sp
8000fdf2:	f0 1f 00 28 	mcall	8000fe90 <__smakebuf_r+0xb8>
8000fdf6:	c0 f4       	brge	8000fe14 <__smakebuf_r+0x3c>
8000fdf8:	8e 65       	ld.sh	r5,r7[0xc]
8000fdfa:	0a 98       	mov	r8,r5
8000fdfc:	ab b8       	sbr	r8,0xb
8000fdfe:	e2 15 00 80 	andl	r5,0x80,COH
8000fe02:	ae 68       	st.h	r7[0xc],r8
8000fe04:	30 04       	mov	r4,0
8000fe06:	e0 68 04 00 	mov	r8,1024
8000fe0a:	f9 b5 01 40 	movne	r5,64
8000fe0e:	f0 05 17 00 	moveq	r5,r8
8000fe12:	c1 b8       	rjmp	8000fe48 <__smakebuf_r+0x70>
8000fe14:	40 18       	lddsp	r8,sp[0x4]
8000fe16:	e2 18 f0 00 	andl	r8,0xf000,COH
8000fe1a:	e0 48 20 00 	cp.w	r8,8192
8000fe1e:	5f 04       	sreq	r4
8000fe20:	e0 48 80 00 	cp.w	r8,32768
8000fe24:	c0 d1       	brne	8000fe3e <__smakebuf_r+0x66>
8000fe26:	6e b9       	ld.w	r9,r7[0x2c]
8000fe28:	49 b8       	lddpc	r8,8000fe94 <__smakebuf_r+0xbc>
8000fe2a:	10 39       	cp.w	r9,r8
8000fe2c:	c0 91       	brne	8000fe3e <__smakebuf_r+0x66>
8000fe2e:	8e 68       	ld.sh	r8,r7[0xc]
8000fe30:	e0 65 04 00 	mov	r5,1024
8000fe34:	ab a8       	sbr	r8,0xa
8000fe36:	ef 45 00 50 	st.w	r7[80],r5
8000fe3a:	ae 68       	st.h	r7[0xc],r8
8000fe3c:	c0 68       	rjmp	8000fe48 <__smakebuf_r+0x70>
8000fe3e:	8e 68       	ld.sh	r8,r7[0xc]
8000fe40:	e0 65 04 00 	mov	r5,1024
8000fe44:	ab b8       	sbr	r8,0xb
8000fe46:	ae 68       	st.h	r7[0xc],r8
8000fe48:	0a 9b       	mov	r11,r5
8000fe4a:	0c 9c       	mov	r12,r6
8000fe4c:	f0 1f 00 13 	mcall	8000fe98 <__smakebuf_r+0xc0>
8000fe50:	8e 68       	ld.sh	r8,r7[0xc]
8000fe52:	c0 d1       	brne	8000fe6c <__smakebuf_r+0x94>
8000fe54:	ed b8 00 09 	bld	r8,0x9
8000fe58:	c1 a0       	breq	8000fe8c <__smakebuf_r+0xb4>
8000fe5a:	a1 b8       	sbr	r8,0x1
8000fe5c:	ae 68       	st.h	r7[0xc],r8
8000fe5e:	ee c8 ff b9 	sub	r8,r7,-71
8000fe62:	8f 48       	st.w	r7[0x10],r8
8000fe64:	8f 08       	st.w	r7[0x0],r8
8000fe66:	30 18       	mov	r8,1
8000fe68:	8f 58       	st.w	r7[0x14],r8
8000fe6a:	c1 18       	rjmp	8000fe8c <__smakebuf_r+0xb4>
8000fe6c:	a7 b8       	sbr	r8,0x7
8000fe6e:	8f 4c       	st.w	r7[0x10],r12
8000fe70:	ae 68       	st.h	r7[0xc],r8
8000fe72:	8f 55       	st.w	r7[0x14],r5
8000fe74:	48 a8       	lddpc	r8,8000fe9c <__smakebuf_r+0xc4>
8000fe76:	8f 0c       	st.w	r7[0x0],r12
8000fe78:	8d a8       	st.w	r6[0x28],r8
8000fe7a:	58 04       	cp.w	r4,0
8000fe7c:	c0 80       	breq	8000fe8c <__smakebuf_r+0xb4>
8000fe7e:	8e 7c       	ld.sh	r12,r7[0xe]
8000fe80:	f0 1f 00 08 	mcall	8000fea0 <__smakebuf_r+0xc8>
8000fe84:	c0 40       	breq	8000fe8c <__smakebuf_r+0xb4>
8000fe86:	8e 68       	ld.sh	r8,r7[0xc]
8000fe88:	a1 a8       	sbr	r8,0x0
8000fe8a:	ae 68       	st.h	r7[0xc],r8
8000fe8c:	2f 1d       	sub	sp,-60
8000fe8e:	d8 22       	popm	r4-r7,pc
8000fe90:	80 01       	ld.sh	r1,r0[0x0]
8000fe92:	10 54       	eor	r4,r8
8000fe94:	80 01       	ld.sh	r1,r0[0x0]
8000fe96:	0d 08       	ld.w	r8,r6++
8000fe98:	80 00       	ld.sh	r0,r0[0x0]
8000fe9a:	fe bc       	*unknown*
8000fe9c:	80 00       	ld.sh	r0,r0[0x0]
8000fe9e:	f7 00 80 01 	ld.sh	r0,r11[-32767]
8000fea2:	0d ec       	ld.ub	r12,r6[0x6]

8000fea4 <malloc>:
8000fea4:	d4 01       	pushm	lr
8000fea6:	48 48       	lddpc	r8,8000feb4 <malloc+0x10>
8000fea8:	18 9b       	mov	r11,r12
8000feaa:	70 0c       	ld.w	r12,r8[0x0]
8000feac:	f0 1f 00 03 	mcall	8000feb8 <malloc+0x14>
8000feb0:	d8 02       	popm	pc
8000feb2:	00 00       	add	r0,r0
8000feb4:	00 00       	add	r0,r0
8000feb6:	01 ac       	ld.ub	r12,r0[0x2]
8000feb8:	80 00       	ld.sh	r0,r0[0x0]
8000feba:	fe bc       	*unknown*

8000febc <_malloc_r>:
8000febc:	d4 31       	pushm	r0-r7,lr
8000febe:	f6 c8 ff f5 	sub	r8,r11,-11
8000fec2:	18 95       	mov	r5,r12
8000fec4:	10 97       	mov	r7,r8
8000fec6:	e0 17 ff f8 	andl	r7,0xfff8
8000feca:	59 68       	cp.w	r8,22
8000fecc:	f9 b7 08 10 	movls	r7,16
8000fed0:	16 37       	cp.w	r7,r11
8000fed2:	5f 38       	srlo	r8
8000fed4:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
8000fed8:	c0 50       	breq	8000fee2 <_malloc_r+0x26>
8000feda:	30 c8       	mov	r8,12
8000fedc:	99 38       	st.w	r12[0xc],r8
8000fede:	e0 8f 01 f3 	bral	800102c4 <_malloc_r+0x408>
8000fee2:	f0 1f 00 50 	mcall	80010020 <_malloc_r+0x164>
8000fee6:	e0 47 01 f7 	cp.w	r7,503
8000feea:	e0 8b 00 1c 	brhi	8000ff22 <_malloc_r+0x66>
8000feee:	ee 03 16 03 	lsr	r3,r7,0x3
8000fef2:	4c d8       	lddpc	r8,80010024 <_malloc_r+0x168>
8000fef4:	f0 03 00 38 	add	r8,r8,r3<<0x3
8000fef8:	70 36       	ld.w	r6,r8[0xc]
8000fefa:	10 36       	cp.w	r6,r8
8000fefc:	c0 61       	brne	8000ff08 <_malloc_r+0x4c>
8000fefe:	ec c8 ff f8 	sub	r8,r6,-8
8000ff02:	70 36       	ld.w	r6,r8[0xc]
8000ff04:	10 36       	cp.w	r6,r8
8000ff06:	c0 c0       	breq	8000ff1e <_malloc_r+0x62>
8000ff08:	6c 18       	ld.w	r8,r6[0x4]
8000ff0a:	e0 18 ff fc 	andl	r8,0xfffc
8000ff0e:	6c 3a       	ld.w	r10,r6[0xc]
8000ff10:	ec 08 00 09 	add	r9,r6,r8
8000ff14:	0a 9c       	mov	r12,r5
8000ff16:	6c 28       	ld.w	r8,r6[0x8]
8000ff18:	95 28       	st.w	r10[0x8],r8
8000ff1a:	91 3a       	st.w	r8[0xc],r10
8000ff1c:	c4 68       	rjmp	8000ffa8 <_malloc_r+0xec>
8000ff1e:	2f e3       	sub	r3,-2
8000ff20:	c4 c8       	rjmp	8000ffb8 <_malloc_r+0xfc>
8000ff22:	ee 03 16 09 	lsr	r3,r7,0x9
8000ff26:	c0 41       	brne	8000ff2e <_malloc_r+0x72>
8000ff28:	ee 03 16 03 	lsr	r3,r7,0x3
8000ff2c:	c2 68       	rjmp	8000ff78 <_malloc_r+0xbc>
8000ff2e:	58 43       	cp.w	r3,4
8000ff30:	e0 8b 00 06 	brhi	8000ff3c <_malloc_r+0x80>
8000ff34:	ee 03 16 06 	lsr	r3,r7,0x6
8000ff38:	2c 83       	sub	r3,-56
8000ff3a:	c1 f8       	rjmp	8000ff78 <_malloc_r+0xbc>
8000ff3c:	59 43       	cp.w	r3,20
8000ff3e:	e0 8b 00 04 	brhi	8000ff46 <_malloc_r+0x8a>
8000ff42:	2a 53       	sub	r3,-91
8000ff44:	c1 a8       	rjmp	8000ff78 <_malloc_r+0xbc>
8000ff46:	e0 43 00 54 	cp.w	r3,84
8000ff4a:	e0 8b 00 06 	brhi	8000ff56 <_malloc_r+0x9a>
8000ff4e:	ee 03 16 0c 	lsr	r3,r7,0xc
8000ff52:	29 23       	sub	r3,-110
8000ff54:	c1 28       	rjmp	8000ff78 <_malloc_r+0xbc>
8000ff56:	e0 43 01 54 	cp.w	r3,340
8000ff5a:	e0 8b 00 06 	brhi	8000ff66 <_malloc_r+0xaa>
8000ff5e:	ee 03 16 0f 	lsr	r3,r7,0xf
8000ff62:	28 93       	sub	r3,-119
8000ff64:	c0 a8       	rjmp	8000ff78 <_malloc_r+0xbc>
8000ff66:	e0 43 05 54 	cp.w	r3,1364
8000ff6a:	e0 88 00 04 	brls	8000ff72 <_malloc_r+0xb6>
8000ff6e:	37 e3       	mov	r3,126
8000ff70:	c0 48       	rjmp	8000ff78 <_malloc_r+0xbc>
8000ff72:	ee 03 16 12 	lsr	r3,r7,0x12
8000ff76:	28 43       	sub	r3,-124
8000ff78:	4a ba       	lddpc	r10,80010024 <_malloc_r+0x168>
8000ff7a:	f4 03 00 3a 	add	r10,r10,r3<<0x3
8000ff7e:	74 36       	ld.w	r6,r10[0xc]
8000ff80:	c1 98       	rjmp	8000ffb2 <_malloc_r+0xf6>
8000ff82:	6c 19       	ld.w	r9,r6[0x4]
8000ff84:	e0 19 ff fc 	andl	r9,0xfffc
8000ff88:	f2 07 01 0b 	sub	r11,r9,r7
8000ff8c:	58 fb       	cp.w	r11,15
8000ff8e:	e0 8a 00 04 	brle	8000ff96 <_malloc_r+0xda>
8000ff92:	20 13       	sub	r3,1
8000ff94:	c1 18       	rjmp	8000ffb6 <_malloc_r+0xfa>
8000ff96:	6c 38       	ld.w	r8,r6[0xc]
8000ff98:	58 0b       	cp.w	r11,0
8000ff9a:	c0 b5       	brlt	8000ffb0 <_malloc_r+0xf4>
8000ff9c:	6c 2a       	ld.w	r10,r6[0x8]
8000ff9e:	ec 09 00 09 	add	r9,r6,r9
8000ffa2:	0a 9c       	mov	r12,r5
8000ffa4:	91 2a       	st.w	r8[0x8],r10
8000ffa6:	95 38       	st.w	r10[0xc],r8
8000ffa8:	72 18       	ld.w	r8,r9[0x4]
8000ffaa:	a1 a8       	sbr	r8,0x0
8000ffac:	93 18       	st.w	r9[0x4],r8
8000ffae:	cb c8       	rjmp	80010126 <_malloc_r+0x26a>
8000ffb0:	10 96       	mov	r6,r8
8000ffb2:	14 36       	cp.w	r6,r10
8000ffb4:	ce 71       	brne	8000ff82 <_malloc_r+0xc6>
8000ffb6:	2f f3       	sub	r3,-1
8000ffb8:	49 ba       	lddpc	r10,80010024 <_malloc_r+0x168>
8000ffba:	f4 cc ff f8 	sub	r12,r10,-8
8000ffbe:	78 26       	ld.w	r6,r12[0x8]
8000ffc0:	18 36       	cp.w	r6,r12
8000ffc2:	c6 e0       	breq	8001009e <_malloc_r+0x1e2>
8000ffc4:	6c 19       	ld.w	r9,r6[0x4]
8000ffc6:	e0 19 ff fc 	andl	r9,0xfffc
8000ffca:	f2 07 01 08 	sub	r8,r9,r7
8000ffce:	58 f8       	cp.w	r8,15
8000ffd0:	e0 89 00 90 	brgt	800100f0 <_malloc_r+0x234>
8000ffd4:	99 3c       	st.w	r12[0xc],r12
8000ffd6:	99 2c       	st.w	r12[0x8],r12
8000ffd8:	58 08       	cp.w	r8,0
8000ffda:	c0 55       	brlt	8000ffe4 <_malloc_r+0x128>
8000ffdc:	ec 09 00 09 	add	r9,r6,r9
8000ffe0:	0a 9c       	mov	r12,r5
8000ffe2:	ce 3b       	rjmp	8000ffa8 <_malloc_r+0xec>
8000ffe4:	e0 49 01 ff 	cp.w	r9,511
8000ffe8:	e0 8b 00 13 	brhi	8001000e <_malloc_r+0x152>
8000ffec:	a3 99       	lsr	r9,0x3
8000ffee:	f4 09 00 38 	add	r8,r10,r9<<0x3
8000fff2:	70 2b       	ld.w	r11,r8[0x8]
8000fff4:	8d 38       	st.w	r6[0xc],r8
8000fff6:	8d 2b       	st.w	r6[0x8],r11
8000fff8:	97 36       	st.w	r11[0xc],r6
8000fffa:	91 26       	st.w	r8[0x8],r6
8000fffc:	a3 49       	asr	r9,0x2
8000fffe:	74 18       	ld.w	r8,r10[0x4]
80010000:	30 1b       	mov	r11,1
80010002:	f6 09 09 49 	lsl	r9,r11,r9
80010006:	f1 e9 10 09 	or	r9,r8,r9
8001000a:	95 19       	st.w	r10[0x4],r9
8001000c:	c4 98       	rjmp	8001009e <_malloc_r+0x1e2>
8001000e:	f2 0a 16 09 	lsr	r10,r9,0x9
80010012:	58 4a       	cp.w	r10,4
80010014:	e0 8b 00 0a 	brhi	80010028 <_malloc_r+0x16c>
80010018:	f2 0a 16 06 	lsr	r10,r9,0x6
8001001c:	2c 8a       	sub	r10,-56
8001001e:	c2 38       	rjmp	80010064 <_malloc_r+0x1a8>
80010020:	80 01       	ld.sh	r1,r0[0x0]
80010022:	03 60       	ld.uh	r0,--r1
80010024:	00 00       	add	r0,r0
80010026:	01 b0       	ld.ub	r0,r0[0x3]
80010028:	59 4a       	cp.w	r10,20
8001002a:	e0 8b 00 04 	brhi	80010032 <_malloc_r+0x176>
8001002e:	2a 5a       	sub	r10,-91
80010030:	c1 a8       	rjmp	80010064 <_malloc_r+0x1a8>
80010032:	e0 4a 00 54 	cp.w	r10,84
80010036:	e0 8b 00 06 	brhi	80010042 <_malloc_r+0x186>
8001003a:	f2 0a 16 0c 	lsr	r10,r9,0xc
8001003e:	29 2a       	sub	r10,-110
80010040:	c1 28       	rjmp	80010064 <_malloc_r+0x1a8>
80010042:	e0 4a 01 54 	cp.w	r10,340
80010046:	e0 8b 00 06 	brhi	80010052 <_malloc_r+0x196>
8001004a:	f2 0a 16 0f 	lsr	r10,r9,0xf
8001004e:	28 9a       	sub	r10,-119
80010050:	c0 a8       	rjmp	80010064 <_malloc_r+0x1a8>
80010052:	e0 4a 05 54 	cp.w	r10,1364
80010056:	e0 88 00 04 	brls	8001005e <_malloc_r+0x1a2>
8001005a:	37 ea       	mov	r10,126
8001005c:	c0 48       	rjmp	80010064 <_malloc_r+0x1a8>
8001005e:	f2 0a 16 12 	lsr	r10,r9,0x12
80010062:	28 4a       	sub	r10,-124
80010064:	4c 8b       	lddpc	r11,80010184 <_malloc_r+0x2c8>
80010066:	f6 0a 00 34 	add	r4,r11,r10<<0x3
8001006a:	68 28       	ld.w	r8,r4[0x8]
8001006c:	08 38       	cp.w	r8,r4
8001006e:	c0 e1       	brne	8001008a <_malloc_r+0x1ce>
80010070:	76 19       	ld.w	r9,r11[0x4]
80010072:	a3 4a       	asr	r10,0x2
80010074:	30 1e       	mov	lr,1
80010076:	fc 0a 09 4a 	lsl	r10,lr,r10
8001007a:	f3 ea 10 0a 	or	r10,r9,r10
8001007e:	10 99       	mov	r9,r8
80010080:	97 1a       	st.w	r11[0x4],r10
80010082:	c0 a8       	rjmp	80010096 <_malloc_r+0x1da>
80010084:	70 28       	ld.w	r8,r8[0x8]
80010086:	08 38       	cp.w	r8,r4
80010088:	c0 60       	breq	80010094 <_malloc_r+0x1d8>
8001008a:	70 1a       	ld.w	r10,r8[0x4]
8001008c:	e0 1a ff fc 	andl	r10,0xfffc
80010090:	14 39       	cp.w	r9,r10
80010092:	cf 93       	brcs	80010084 <_malloc_r+0x1c8>
80010094:	70 39       	ld.w	r9,r8[0xc]
80010096:	8d 39       	st.w	r6[0xc],r9
80010098:	8d 28       	st.w	r6[0x8],r8
8001009a:	91 36       	st.w	r8[0xc],r6
8001009c:	93 26       	st.w	r9[0x8],r6
8001009e:	e6 08 14 02 	asr	r8,r3,0x2
800100a2:	30 1b       	mov	r11,1
800100a4:	4b 84       	lddpc	r4,80010184 <_malloc_r+0x2c8>
800100a6:	f6 08 09 4b 	lsl	r11,r11,r8
800100aa:	68 18       	ld.w	r8,r4[0x4]
800100ac:	10 3b       	cp.w	r11,r8
800100ae:	e0 8b 00 6f 	brhi	8001018c <_malloc_r+0x2d0>
800100b2:	f7 e8 00 09 	and	r9,r11,r8
800100b6:	c0 b1       	brne	800100cc <_malloc_r+0x210>
800100b8:	e0 13 ff fc 	andl	r3,0xfffc
800100bc:	a1 7b       	lsl	r11,0x1
800100be:	2f c3       	sub	r3,-4
800100c0:	c0 38       	rjmp	800100c6 <_malloc_r+0x20a>
800100c2:	2f c3       	sub	r3,-4
800100c4:	a1 7b       	lsl	r11,0x1
800100c6:	f7 e8 00 09 	and	r9,r11,r8
800100ca:	cf c0       	breq	800100c2 <_malloc_r+0x206>
800100cc:	e8 03 00 3e 	add	lr,r4,r3<<0x3
800100d0:	06 92       	mov	r2,r3
800100d2:	1c 91       	mov	r1,lr
800100d4:	62 36       	ld.w	r6,r1[0xc]
800100d6:	c2 e8       	rjmp	80010132 <_malloc_r+0x276>
800100d8:	6c 1a       	ld.w	r10,r6[0x4]
800100da:	e0 1a ff fc 	andl	r10,0xfffc
800100de:	f4 07 01 08 	sub	r8,r10,r7
800100e2:	58 f8       	cp.w	r8,15
800100e4:	e0 8a 00 15 	brle	8001010e <_malloc_r+0x252>
800100e8:	6c 3a       	ld.w	r10,r6[0xc]
800100ea:	6c 29       	ld.w	r9,r6[0x8]
800100ec:	95 29       	st.w	r10[0x8],r9
800100ee:	93 3a       	st.w	r9[0xc],r10
800100f0:	0e 99       	mov	r9,r7
800100f2:	ec 07 00 07 	add	r7,r6,r7
800100f6:	a1 a9       	sbr	r9,0x0
800100f8:	99 37       	st.w	r12[0xc],r7
800100fa:	99 27       	st.w	r12[0x8],r7
800100fc:	8d 19       	st.w	r6[0x4],r9
800100fe:	ee 08 09 08 	st.w	r7[r8],r8
80010102:	8f 2c       	st.w	r7[0x8],r12
80010104:	8f 3c       	st.w	r7[0xc],r12
80010106:	a1 a8       	sbr	r8,0x0
80010108:	0a 9c       	mov	r12,r5
8001010a:	8f 18       	st.w	r7[0x4],r8
8001010c:	c0 d8       	rjmp	80010126 <_malloc_r+0x26a>
8001010e:	6c 39       	ld.w	r9,r6[0xc]
80010110:	58 08       	cp.w	r8,0
80010112:	c0 f5       	brlt	80010130 <_malloc_r+0x274>
80010114:	ec 0a 00 0a 	add	r10,r6,r10
80010118:	74 18       	ld.w	r8,r10[0x4]
8001011a:	a1 a8       	sbr	r8,0x0
8001011c:	0a 9c       	mov	r12,r5
8001011e:	95 18       	st.w	r10[0x4],r8
80010120:	6c 28       	ld.w	r8,r6[0x8]
80010122:	93 28       	st.w	r9[0x8],r8
80010124:	91 39       	st.w	r8[0xc],r9
80010126:	f0 1f 00 19 	mcall	80010188 <_malloc_r+0x2cc>
8001012a:	ec cc ff f8 	sub	r12,r6,-8
8001012e:	d8 32       	popm	r0-r7,pc
80010130:	12 96       	mov	r6,r9
80010132:	02 36       	cp.w	r6,r1
80010134:	cd 21       	brne	800100d8 <_malloc_r+0x21c>
80010136:	2f f2       	sub	r2,-1
80010138:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
8001013c:	c0 30       	breq	80010142 <_malloc_r+0x286>
8001013e:	2f 81       	sub	r1,-8
80010140:	cc ab       	rjmp	800100d4 <_malloc_r+0x218>
80010142:	1c 98       	mov	r8,lr
80010144:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
80010148:	c0 81       	brne	80010158 <_malloc_r+0x29c>
8001014a:	68 19       	ld.w	r9,r4[0x4]
8001014c:	f6 08 11 ff 	rsub	r8,r11,-1
80010150:	f3 e8 00 08 	and	r8,r9,r8
80010154:	89 18       	st.w	r4[0x4],r8
80010156:	c0 78       	rjmp	80010164 <_malloc_r+0x2a8>
80010158:	f0 c9 00 08 	sub	r9,r8,8
8001015c:	20 13       	sub	r3,1
8001015e:	70 08       	ld.w	r8,r8[0x0]
80010160:	12 38       	cp.w	r8,r9
80010162:	cf 10       	breq	80010144 <_malloc_r+0x288>
80010164:	a1 7b       	lsl	r11,0x1
80010166:	68 18       	ld.w	r8,r4[0x4]
80010168:	10 3b       	cp.w	r11,r8
8001016a:	e0 8b 00 11 	brhi	8001018c <_malloc_r+0x2d0>
8001016e:	58 0b       	cp.w	r11,0
80010170:	c0 e0       	breq	8001018c <_malloc_r+0x2d0>
80010172:	04 93       	mov	r3,r2
80010174:	c0 38       	rjmp	8001017a <_malloc_r+0x2be>
80010176:	2f c3       	sub	r3,-4
80010178:	a1 7b       	lsl	r11,0x1
8001017a:	f7 e8 00 09 	and	r9,r11,r8
8001017e:	ca 71       	brne	800100cc <_malloc_r+0x210>
80010180:	cf bb       	rjmp	80010176 <_malloc_r+0x2ba>
80010182:	00 00       	add	r0,r0
80010184:	00 00       	add	r0,r0
80010186:	01 b0       	ld.ub	r0,r0[0x3]
80010188:	80 01       	ld.sh	r1,r0[0x0]
8001018a:	03 62       	ld.uh	r2,--r1
8001018c:	68 23       	ld.w	r3,r4[0x8]
8001018e:	66 12       	ld.w	r2,r3[0x4]
80010190:	e0 12 ff fc 	andl	r2,0xfffc
80010194:	0e 32       	cp.w	r2,r7
80010196:	5f 39       	srlo	r9
80010198:	e4 07 01 08 	sub	r8,r2,r7
8001019c:	58 f8       	cp.w	r8,15
8001019e:	5f aa       	srle	r10
800101a0:	f5 e9 10 09 	or	r9,r10,r9
800101a4:	e0 80 00 a2 	breq	800102e8 <_malloc_r+0x42c>
800101a8:	4c 88       	lddpc	r8,800102c8 <_malloc_r+0x40c>
800101aa:	70 01       	ld.w	r1,r8[0x0]
800101ac:	4c 88       	lddpc	r8,800102cc <_malloc_r+0x410>
800101ae:	2f 01       	sub	r1,-16
800101b0:	70 08       	ld.w	r8,r8[0x0]
800101b2:	0e 01       	add	r1,r7
800101b4:	5b f8       	cp.w	r8,-1
800101b6:	c0 40       	breq	800101be <_malloc_r+0x302>
800101b8:	28 11       	sub	r1,-127
800101ba:	e0 11 ff 80 	andl	r1,0xff80
800101be:	02 9b       	mov	r11,r1
800101c0:	0a 9c       	mov	r12,r5
800101c2:	f0 1f 00 44 	mcall	800102d0 <_malloc_r+0x414>
800101c6:	18 96       	mov	r6,r12
800101c8:	5b fc       	cp.w	r12,-1
800101ca:	c6 e0       	breq	800102a6 <_malloc_r+0x3ea>
800101cc:	e6 02 00 08 	add	r8,r3,r2
800101d0:	10 3c       	cp.w	r12,r8
800101d2:	c0 32       	brcc	800101d8 <_malloc_r+0x31c>
800101d4:	08 33       	cp.w	r3,r4
800101d6:	c6 81       	brne	800102a6 <_malloc_r+0x3ea>
800101d8:	4b fa       	lddpc	r10,800102d4 <_malloc_r+0x418>
800101da:	74 09       	ld.w	r9,r10[0x0]
800101dc:	e2 09 00 09 	add	r9,r1,r9
800101e0:	95 09       	st.w	r10[0x0],r9
800101e2:	10 36       	cp.w	r6,r8
800101e4:	c0 a1       	brne	800101f8 <_malloc_r+0x33c>
800101e6:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
800101ea:	c0 71       	brne	800101f8 <_malloc_r+0x33c>
800101ec:	e2 02 00 02 	add	r2,r1,r2
800101f0:	68 28       	ld.w	r8,r4[0x8]
800101f2:	a1 a2       	sbr	r2,0x0
800101f4:	91 12       	st.w	r8[0x4],r2
800101f6:	c4 c8       	rjmp	8001028e <_malloc_r+0x3d2>
800101f8:	4b 5a       	lddpc	r10,800102cc <_malloc_r+0x410>
800101fa:	74 0b       	ld.w	r11,r10[0x0]
800101fc:	5b fb       	cp.w	r11,-1
800101fe:	c0 31       	brne	80010204 <_malloc_r+0x348>
80010200:	95 06       	st.w	r10[0x0],r6
80010202:	c0 68       	rjmp	8001020e <_malloc_r+0x352>
80010204:	ec 09 00 09 	add	r9,r6,r9
80010208:	4b 3a       	lddpc	r10,800102d4 <_malloc_r+0x418>
8001020a:	10 19       	sub	r9,r8
8001020c:	95 09       	st.w	r10[0x0],r9
8001020e:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
80010212:	f0 09 11 08 	rsub	r9,r8,8
80010216:	58 08       	cp.w	r8,0
80010218:	f2 08 17 10 	movne	r8,r9
8001021c:	ed d8 e1 06 	addne	r6,r6,r8
80010220:	28 08       	sub	r8,-128
80010222:	ec 01 00 01 	add	r1,r6,r1
80010226:	0a 9c       	mov	r12,r5
80010228:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
8001022c:	f0 01 01 01 	sub	r1,r8,r1
80010230:	02 9b       	mov	r11,r1
80010232:	f0 1f 00 28 	mcall	800102d0 <_malloc_r+0x414>
80010236:	4a 88       	lddpc	r8,800102d4 <_malloc_r+0x418>
80010238:	5b fc       	cp.w	r12,-1
8001023a:	ec 0c 17 00 	moveq	r12,r6
8001023e:	f9 b1 00 00 	moveq	r1,0
80010242:	70 09       	ld.w	r9,r8[0x0]
80010244:	0c 1c       	sub	r12,r6
80010246:	89 26       	st.w	r4[0x8],r6
80010248:	02 0c       	add	r12,r1
8001024a:	12 01       	add	r1,r9
8001024c:	a1 ac       	sbr	r12,0x0
8001024e:	91 01       	st.w	r8[0x0],r1
80010250:	8d 1c       	st.w	r6[0x4],r12
80010252:	08 33       	cp.w	r3,r4
80010254:	c1 d0       	breq	8001028e <_malloc_r+0x3d2>
80010256:	58 f2       	cp.w	r2,15
80010258:	e0 8b 00 05 	brhi	80010262 <_malloc_r+0x3a6>
8001025c:	30 18       	mov	r8,1
8001025e:	8d 18       	st.w	r6[0x4],r8
80010260:	c2 38       	rjmp	800102a6 <_malloc_r+0x3ea>
80010262:	30 59       	mov	r9,5
80010264:	20 c2       	sub	r2,12
80010266:	e0 12 ff f8 	andl	r2,0xfff8
8001026a:	e6 02 00 08 	add	r8,r3,r2
8001026e:	91 29       	st.w	r8[0x8],r9
80010270:	91 19       	st.w	r8[0x4],r9
80010272:	66 18       	ld.w	r8,r3[0x4]
80010274:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80010278:	e5 e8 10 08 	or	r8,r2,r8
8001027c:	87 18       	st.w	r3[0x4],r8
8001027e:	58 f2       	cp.w	r2,15
80010280:	e0 88 00 07 	brls	8001028e <_malloc_r+0x3d2>
80010284:	e6 cb ff f8 	sub	r11,r3,-8
80010288:	0a 9c       	mov	r12,r5
8001028a:	f0 1f 00 14 	mcall	800102d8 <_malloc_r+0x41c>
8001028e:	49 49       	lddpc	r9,800102dc <_malloc_r+0x420>
80010290:	72 0a       	ld.w	r10,r9[0x0]
80010292:	49 18       	lddpc	r8,800102d4 <_malloc_r+0x418>
80010294:	70 08       	ld.w	r8,r8[0x0]
80010296:	14 38       	cp.w	r8,r10
80010298:	f3 f8 ba 00 	st.whi	r9[0x0],r8
8001029c:	49 19       	lddpc	r9,800102e0 <_malloc_r+0x424>
8001029e:	72 0a       	ld.w	r10,r9[0x0]
800102a0:	14 38       	cp.w	r8,r10
800102a2:	f3 f8 ba 00 	st.whi	r9[0x0],r8
800102a6:	68 28       	ld.w	r8,r4[0x8]
800102a8:	70 18       	ld.w	r8,r8[0x4]
800102aa:	e0 18 ff fc 	andl	r8,0xfffc
800102ae:	0e 38       	cp.w	r8,r7
800102b0:	5f 39       	srlo	r9
800102b2:	0e 18       	sub	r8,r7
800102b4:	58 f8       	cp.w	r8,15
800102b6:	5f aa       	srle	r10
800102b8:	f5 e9 10 09 	or	r9,r10,r9
800102bc:	c1 60       	breq	800102e8 <_malloc_r+0x42c>
800102be:	0a 9c       	mov	r12,r5
800102c0:	f0 1f 00 09 	mcall	800102e4 <_malloc_r+0x428>
800102c4:	d8 3a       	popm	r0-r7,pc,r12=0
800102c6:	00 00       	add	r0,r0
800102c8:	00 00       	add	r0,r0
800102ca:	07 d8       	ld.ub	r8,r3[0x5]
800102cc:	00 00       	add	r0,r0
800102ce:	05 bc       	ld.ub	r12,r2[0x3]
800102d0:	80 01       	ld.sh	r1,r0[0x0]
800102d2:	0c d0       	st.w	--r6,r0
800102d4:	00 00       	add	r0,r0
800102d6:	07 dc       	ld.ub	r12,r3[0x5]
800102d8:	80 00       	ld.sh	r0,r0[0x0]
800102da:	f9 18 00 00 	ld.uh	r8,r12[0]
800102de:	07 d4       	ld.ub	r4,r3[0x5]
800102e0:	00 00       	add	r0,r0
800102e2:	07 d0       	ld.ub	r0,r3[0x5]
800102e4:	80 01       	ld.sh	r1,r0[0x0]
800102e6:	03 62       	ld.uh	r2,--r1
800102e8:	68 26       	ld.w	r6,r4[0x8]
800102ea:	a1 a8       	sbr	r8,0x0
800102ec:	0e 99       	mov	r9,r7
800102ee:	a1 a9       	sbr	r9,0x0
800102f0:	8d 19       	st.w	r6[0x4],r9
800102f2:	ec 07 00 07 	add	r7,r6,r7
800102f6:	0a 9c       	mov	r12,r5
800102f8:	89 27       	st.w	r4[0x8],r7
800102fa:	8f 18       	st.w	r7[0x4],r8
800102fc:	f0 1f 00 03 	mcall	80010308 <_malloc_r+0x44c>
80010300:	ec cc ff f8 	sub	r12,r6,-8
80010304:	d8 32       	popm	r0-r7,pc
80010306:	00 00       	add	r0,r0
80010308:	80 01       	ld.sh	r1,r0[0x0]
8001030a:	03 62       	ld.uh	r2,--r1

8001030c <memchr>:
8001030c:	f7 db c0 08 	bfextu	r11,r11,0x0,0x8
80010310:	c0 68       	rjmp	8001031c <memchr+0x10>
80010312:	20 1a       	sub	r10,1
80010314:	19 88       	ld.ub	r8,r12[0x0]
80010316:	16 38       	cp.w	r8,r11
80010318:	5e 0c       	reteq	r12
8001031a:	2f fc       	sub	r12,-1
8001031c:	58 0a       	cp.w	r10,0
8001031e:	cf a1       	brne	80010312 <memchr+0x6>
80010320:	5e fa       	retal	r10

80010322 <memmove>:
80010322:	d4 01       	pushm	lr
80010324:	18 3b       	cp.w	r11,r12
80010326:	c1 92       	brcc	80010358 <memmove+0x36>
80010328:	f6 0a 00 09 	add	r9,r11,r10
8001032c:	12 3c       	cp.w	r12,r9
8001032e:	c1 52       	brcc	80010358 <memmove+0x36>
80010330:	f8 0a 00 0b 	add	r11,r12,r10
80010334:	30 08       	mov	r8,0
80010336:	c0 68       	rjmp	80010342 <memmove+0x20>
80010338:	f2 08 07 0e 	ld.ub	lr,r9[r8]
8001033c:	20 1a       	sub	r10,1
8001033e:	f6 08 0b 0e 	st.b	r11[r8],lr
80010342:	20 18       	sub	r8,1
80010344:	58 0a       	cp.w	r10,0
80010346:	cf 91       	brne	80010338 <memmove+0x16>
80010348:	d8 02       	popm	pc
8001034a:	f6 08 07 09 	ld.ub	r9,r11[r8]
8001034e:	20 1a       	sub	r10,1
80010350:	f8 08 0b 09 	st.b	r12[r8],r9
80010354:	2f f8       	sub	r8,-1
80010356:	c0 28       	rjmp	8001035a <memmove+0x38>
80010358:	30 08       	mov	r8,0
8001035a:	58 0a       	cp.w	r10,0
8001035c:	cf 71       	brne	8001034a <memmove+0x28>
8001035e:	d8 02       	popm	pc

80010360 <__malloc_lock>:
80010360:	5e fc       	retal	r12

80010362 <__malloc_unlock>:
80010362:	5e fc       	retal	r12

80010364 <__hi0bits>:
80010364:	18 98       	mov	r8,r12
80010366:	e0 1c 00 00 	andl	r12,0x0
8001036a:	f0 09 15 10 	lsl	r9,r8,0x10
8001036e:	58 0c       	cp.w	r12,0
80010370:	f2 08 17 00 	moveq	r8,r9
80010374:	f9 bc 00 10 	moveq	r12,16
80010378:	f9 bc 01 00 	movne	r12,0
8001037c:	10 9a       	mov	r10,r8
8001037e:	f0 09 15 08 	lsl	r9,r8,0x8
80010382:	e6 1a ff 00 	andh	r10,0xff00,COH
80010386:	f7 bc 00 f8 	subeq	r12,-8
8001038a:	f2 08 17 00 	moveq	r8,r9
8001038e:	10 9a       	mov	r10,r8
80010390:	f0 09 15 04 	lsl	r9,r8,0x4
80010394:	e6 1a f0 00 	andh	r10,0xf000,COH
80010398:	f7 bc 00 fc 	subeq	r12,-4
8001039c:	f2 08 17 00 	moveq	r8,r9
800103a0:	10 9a       	mov	r10,r8
800103a2:	f0 09 15 02 	lsl	r9,r8,0x2
800103a6:	e6 1a c0 00 	andh	r10,0xc000,COH
800103aa:	f7 bc 00 fe 	subeq	r12,-2
800103ae:	f2 08 17 00 	moveq	r8,r9
800103b2:	58 08       	cp.w	r8,0
800103b4:	5e 5c       	retlt	r12
800103b6:	ed b8 00 1e 	bld	r8,0x1e
800103ba:	f9 bc 01 20 	movne	r12,32
800103be:	f7 bc 00 ff 	subeq	r12,-1
800103c2:	5e fc       	retal	r12

800103c4 <__lo0bits>:
800103c4:	18 99       	mov	r9,r12
800103c6:	78 08       	ld.w	r8,r12[0x0]
800103c8:	f9 d8 c0 03 	bfextu	r12,r8,0x0,0x3
800103cc:	c1 50       	breq	800103f6 <__lo0bits+0x32>
800103ce:	ed b8 00 00 	bld	r8,0x0
800103d2:	c0 21       	brne	800103d6 <__lo0bits+0x12>
800103d4:	5e fd       	retal	0
800103d6:	10 9b       	mov	r11,r8
800103d8:	f0 0a 16 01 	lsr	r10,r8,0x1
800103dc:	e2 1b 00 02 	andl	r11,0x2,COH
800103e0:	a3 88       	lsr	r8,0x2
800103e2:	58 0b       	cp.w	r11,0
800103e4:	f3 fa 1a 00 	st.wne	r9[0x0],r10
800103e8:	f9 bc 01 01 	movne	r12,1
800103ec:	f3 f8 0a 00 	st.weq	r9[0x0],r8
800103f0:	f9 bc 00 02 	moveq	r12,2
800103f4:	5e fc       	retal	r12
800103f6:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
800103fa:	f0 0b 16 10 	lsr	r11,r8,0x10
800103fe:	58 0a       	cp.w	r10,0
80010400:	f6 08 17 00 	moveq	r8,r11
80010404:	f9 bc 00 10 	moveq	r12,16
80010408:	f7 d8 c0 08 	bfextu	r11,r8,0x0,0x8
8001040c:	f0 0a 16 08 	lsr	r10,r8,0x8
80010410:	58 0b       	cp.w	r11,0
80010412:	f7 bc 00 f8 	subeq	r12,-8
80010416:	f4 08 17 00 	moveq	r8,r10
8001041a:	f7 d8 c0 04 	bfextu	r11,r8,0x0,0x4
8001041e:	f0 0a 16 04 	lsr	r10,r8,0x4
80010422:	58 0b       	cp.w	r11,0
80010424:	f7 bc 00 fc 	subeq	r12,-4
80010428:	f4 08 17 00 	moveq	r8,r10
8001042c:	f7 d8 c0 02 	bfextu	r11,r8,0x0,0x2
80010430:	f0 0a 16 02 	lsr	r10,r8,0x2
80010434:	58 0b       	cp.w	r11,0
80010436:	f7 bc 00 fe 	subeq	r12,-2
8001043a:	f4 08 17 00 	moveq	r8,r10
8001043e:	ed b8 00 00 	bld	r8,0x0
80010442:	c0 60       	breq	8001044e <__lo0bits+0x8a>
80010444:	a1 98       	lsr	r8,0x1
80010446:	c0 31       	brne	8001044c <__lo0bits+0x88>
80010448:	32 0c       	mov	r12,32
8001044a:	5e fc       	retal	r12
8001044c:	2f fc       	sub	r12,-1
8001044e:	93 08       	st.w	r9[0x0],r8
80010450:	5e fc       	retal	r12

80010452 <__mcmp>:
80010452:	d4 01       	pushm	lr
80010454:	18 98       	mov	r8,r12
80010456:	76 49       	ld.w	r9,r11[0x10]
80010458:	78 4c       	ld.w	r12,r12[0x10]
8001045a:	12 1c       	sub	r12,r9
8001045c:	c1 31       	brne	80010482 <__mcmp+0x30>
8001045e:	2f b9       	sub	r9,-5
80010460:	a3 69       	lsl	r9,0x2
80010462:	12 0b       	add	r11,r9
80010464:	f0 09 00 09 	add	r9,r8,r9
80010468:	2e c8       	sub	r8,-20
8001046a:	13 4e       	ld.w	lr,--r9
8001046c:	17 4a       	ld.w	r10,--r11
8001046e:	14 3e       	cp.w	lr,r10
80010470:	c0 60       	breq	8001047c <__mcmp+0x2a>
80010472:	f9 bc 03 ff 	movlo	r12,-1
80010476:	f9 bc 02 01 	movhs	r12,1
8001047a:	d8 02       	popm	pc
8001047c:	10 39       	cp.w	r9,r8
8001047e:	fe 9b ff f6 	brhi	8001046a <__mcmp+0x18>
80010482:	d8 02       	popm	pc

80010484 <_Bfree>:
80010484:	d4 21       	pushm	r4-r7,lr
80010486:	18 97       	mov	r7,r12
80010488:	16 95       	mov	r5,r11
8001048a:	78 96       	ld.w	r6,r12[0x24]
8001048c:	58 06       	cp.w	r6,0
8001048e:	c0 91       	brne	800104a0 <_Bfree+0x1c>
80010490:	31 0c       	mov	r12,16
80010492:	f0 1f 00 0a 	mcall	800104b8 <_Bfree+0x34>
80010496:	99 36       	st.w	r12[0xc],r6
80010498:	8f 9c       	st.w	r7[0x24],r12
8001049a:	99 16       	st.w	r12[0x4],r6
8001049c:	99 26       	st.w	r12[0x8],r6
8001049e:	99 06       	st.w	r12[0x0],r6
800104a0:	58 05       	cp.w	r5,0
800104a2:	c0 90       	breq	800104b4 <_Bfree+0x30>
800104a4:	6a 19       	ld.w	r9,r5[0x4]
800104a6:	6e 98       	ld.w	r8,r7[0x24]
800104a8:	70 38       	ld.w	r8,r8[0xc]
800104aa:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
800104ae:	8b 0a       	st.w	r5[0x0],r10
800104b0:	f0 09 09 25 	st.w	r8[r9<<0x2],r5
800104b4:	d8 22       	popm	r4-r7,pc
800104b6:	00 00       	add	r0,r0
800104b8:	80 00       	ld.sh	r0,r0[0x0]
800104ba:	fe a4       	*unknown*

800104bc <_Balloc>:
800104bc:	d4 21       	pushm	r4-r7,lr
800104be:	18 97       	mov	r7,r12
800104c0:	16 96       	mov	r6,r11
800104c2:	78 95       	ld.w	r5,r12[0x24]
800104c4:	58 05       	cp.w	r5,0
800104c6:	c0 91       	brne	800104d8 <_Balloc+0x1c>
800104c8:	31 0c       	mov	r12,16
800104ca:	f0 1f 00 19 	mcall	8001052c <_Balloc+0x70>
800104ce:	99 35       	st.w	r12[0xc],r5
800104d0:	8f 9c       	st.w	r7[0x24],r12
800104d2:	99 15       	st.w	r12[0x4],r5
800104d4:	99 25       	st.w	r12[0x8],r5
800104d6:	99 05       	st.w	r12[0x0],r5
800104d8:	6e 95       	ld.w	r5,r7[0x24]
800104da:	6a 38       	ld.w	r8,r5[0xc]
800104dc:	58 08       	cp.w	r8,0
800104de:	c0 b1       	brne	800104f4 <_Balloc+0x38>
800104e0:	31 0a       	mov	r10,16
800104e2:	30 4b       	mov	r11,4
800104e4:	0e 9c       	mov	r12,r7
800104e6:	f0 1f 00 13 	mcall	80010530 <_Balloc+0x74>
800104ea:	8b 3c       	st.w	r5[0xc],r12
800104ec:	6e 98       	ld.w	r8,r7[0x24]
800104ee:	70 3c       	ld.w	r12,r8[0xc]
800104f0:	58 0c       	cp.w	r12,0
800104f2:	c1 b0       	breq	80010528 <_Balloc+0x6c>
800104f4:	6e 98       	ld.w	r8,r7[0x24]
800104f6:	70 38       	ld.w	r8,r8[0xc]
800104f8:	f0 06 00 28 	add	r8,r8,r6<<0x2
800104fc:	70 0c       	ld.w	r12,r8[0x0]
800104fe:	58 0c       	cp.w	r12,0
80010500:	c0 40       	breq	80010508 <_Balloc+0x4c>
80010502:	78 09       	ld.w	r9,r12[0x0]
80010504:	91 09       	st.w	r8[0x0],r9
80010506:	c0 e8       	rjmp	80010522 <_Balloc+0x66>
80010508:	0e 9c       	mov	r12,r7
8001050a:	30 17       	mov	r7,1
8001050c:	0e 9b       	mov	r11,r7
8001050e:	ee 06 09 47 	lsl	r7,r7,r6
80010512:	ee ca ff fb 	sub	r10,r7,-5
80010516:	a3 6a       	lsl	r10,0x2
80010518:	f0 1f 00 06 	mcall	80010530 <_Balloc+0x74>
8001051c:	c0 60       	breq	80010528 <_Balloc+0x6c>
8001051e:	99 16       	st.w	r12[0x4],r6
80010520:	99 27       	st.w	r12[0x8],r7
80010522:	30 08       	mov	r8,0
80010524:	99 38       	st.w	r12[0xc],r8
80010526:	99 48       	st.w	r12[0x10],r8
80010528:	d8 22       	popm	r4-r7,pc
8001052a:	00 00       	add	r0,r0
8001052c:	80 00       	ld.sh	r0,r0[0x0]
8001052e:	fe a4       	*unknown*
80010530:	80 01       	ld.sh	r1,r0[0x0]
80010532:	0e d8       	st.w	--r7,r8

80010534 <__d2b>:
80010534:	d4 31       	pushm	r0-r7,lr
80010536:	20 2d       	sub	sp,8
80010538:	16 93       	mov	r3,r11
8001053a:	12 96       	mov	r6,r9
8001053c:	10 95       	mov	r5,r8
8001053e:	14 92       	mov	r2,r10
80010540:	30 1b       	mov	r11,1
80010542:	f0 1f 00 27 	mcall	800105dc <__d2b+0xa8>
80010546:	f3 d3 c0 14 	bfextu	r9,r3,0x0,0x14
8001054a:	50 09       	stdsp	sp[0x0],r9
8001054c:	f1 d3 c0 1f 	bfextu	r8,r3,0x0,0x1f
80010550:	b5 a9       	sbr	r9,0x14
80010552:	f0 01 16 14 	lsr	r1,r8,0x14
80010556:	fb f9 1a 00 	st.wne	sp[0x0],r9
8001055a:	18 94       	mov	r4,r12
8001055c:	58 02       	cp.w	r2,0
8001055e:	c1 e0       	breq	8001059a <__d2b+0x66>
80010560:	fa cc ff f8 	sub	r12,sp,-8
80010564:	18 d2       	st.w	--r12,r2
80010566:	f0 1f 00 1f 	mcall	800105e0 <__d2b+0xac>
8001056a:	40 18       	lddsp	r8,sp[0x4]
8001056c:	c0 d0       	breq	80010586 <__d2b+0x52>
8001056e:	40 09       	lddsp	r9,sp[0x0]
80010570:	f8 0a 11 20 	rsub	r10,r12,32
80010574:	f2 0a 09 4a 	lsl	r10,r9,r10
80010578:	f5 e8 10 08 	or	r8,r10,r8
8001057c:	89 58       	st.w	r4[0x14],r8
8001057e:	f2 0c 0a 49 	lsr	r9,r9,r12
80010582:	50 09       	stdsp	sp[0x0],r9
80010584:	c0 28       	rjmp	80010588 <__d2b+0x54>
80010586:	89 58       	st.w	r4[0x14],r8
80010588:	40 08       	lddsp	r8,sp[0x0]
8001058a:	58 08       	cp.w	r8,0
8001058c:	f9 b3 01 02 	movne	r3,2
80010590:	f9 b3 00 01 	moveq	r3,1
80010594:	89 68       	st.w	r4[0x18],r8
80010596:	89 43       	st.w	r4[0x10],r3
80010598:	c0 98       	rjmp	800105aa <__d2b+0x76>
8001059a:	1a 9c       	mov	r12,sp
8001059c:	f0 1f 00 11 	mcall	800105e0 <__d2b+0xac>
800105a0:	30 13       	mov	r3,1
800105a2:	40 08       	lddsp	r8,sp[0x0]
800105a4:	2e 0c       	sub	r12,-32
800105a6:	89 43       	st.w	r4[0x10],r3
800105a8:	89 58       	st.w	r4[0x14],r8
800105aa:	58 01       	cp.w	r1,0
800105ac:	c0 90       	breq	800105be <__d2b+0x8a>
800105ae:	e2 c1 04 33 	sub	r1,r1,1075
800105b2:	18 01       	add	r1,r12
800105b4:	8d 01       	st.w	r6[0x0],r1
800105b6:	f8 0c 11 35 	rsub	r12,r12,53
800105ba:	8b 0c       	st.w	r5[0x0],r12
800105bc:	c0 d8       	rjmp	800105d6 <__d2b+0xa2>
800105be:	e6 c8 ff fc 	sub	r8,r3,-4
800105c2:	f8 cc 04 32 	sub	r12,r12,1074
800105c6:	a5 73       	lsl	r3,0x5
800105c8:	8d 0c       	st.w	r6[0x0],r12
800105ca:	e8 08 03 2c 	ld.w	r12,r4[r8<<0x2]
800105ce:	f0 1f 00 06 	mcall	800105e4 <__d2b+0xb0>
800105d2:	18 13       	sub	r3,r12
800105d4:	8b 03       	st.w	r5[0x0],r3
800105d6:	08 9c       	mov	r12,r4
800105d8:	2f ed       	sub	sp,-8
800105da:	d8 32       	popm	r0-r7,pc
800105dc:	80 01       	ld.sh	r1,r0[0x0]
800105de:	04 bc       	st.h	r2++,r12
800105e0:	80 01       	ld.sh	r1,r0[0x0]
800105e2:	03 c4       	ld.ub	r4,r1[0x4]
800105e4:	80 01       	ld.sh	r1,r0[0x0]
800105e6:	03 64       	ld.uh	r4,--r1

800105e8 <__mdiff>:
800105e8:	d4 31       	pushm	r0-r7,lr
800105ea:	74 48       	ld.w	r8,r10[0x10]
800105ec:	76 45       	ld.w	r5,r11[0x10]
800105ee:	16 97       	mov	r7,r11
800105f0:	14 96       	mov	r6,r10
800105f2:	10 15       	sub	r5,r8
800105f4:	c1 31       	brne	8001061a <__mdiff+0x32>
800105f6:	2f b8       	sub	r8,-5
800105f8:	ee ce ff ec 	sub	lr,r7,-20
800105fc:	a3 68       	lsl	r8,0x2
800105fe:	f4 08 00 0b 	add	r11,r10,r8
80010602:	ee 08 00 08 	add	r8,r7,r8
80010606:	11 4a       	ld.w	r10,--r8
80010608:	17 49       	ld.w	r9,--r11
8001060a:	12 3a       	cp.w	r10,r9
8001060c:	c0 30       	breq	80010612 <__mdiff+0x2a>
8001060e:	c0 e2       	brcc	8001062a <__mdiff+0x42>
80010610:	c0 78       	rjmp	8001061e <__mdiff+0x36>
80010612:	1c 38       	cp.w	r8,lr
80010614:	fe 9b ff f9 	brhi	80010606 <__mdiff+0x1e>
80010618:	c4 a8       	rjmp	800106ac <__mdiff+0xc4>
8001061a:	58 05       	cp.w	r5,0
8001061c:	c0 64       	brge	80010628 <__mdiff+0x40>
8001061e:	0e 98       	mov	r8,r7
80010620:	30 15       	mov	r5,1
80010622:	0c 97       	mov	r7,r6
80010624:	10 96       	mov	r6,r8
80010626:	c0 28       	rjmp	8001062a <__mdiff+0x42>
80010628:	30 05       	mov	r5,0
8001062a:	6e 1b       	ld.w	r11,r7[0x4]
8001062c:	f0 1f 00 24 	mcall	800106bc <__mdiff+0xd4>
80010630:	6e 49       	ld.w	r9,r7[0x10]
80010632:	6c 44       	ld.w	r4,r6[0x10]
80010634:	99 35       	st.w	r12[0xc],r5
80010636:	2f b4       	sub	r4,-5
80010638:	f2 c5 ff fb 	sub	r5,r9,-5
8001063c:	ec 04 00 24 	add	r4,r6,r4<<0x2
80010640:	ee 05 00 25 	add	r5,r7,r5<<0x2
80010644:	2e c6       	sub	r6,-20
80010646:	2e c7       	sub	r7,-20
80010648:	f8 c8 ff ec 	sub	r8,r12,-20
8001064c:	30 0a       	mov	r10,0
8001064e:	0f 0e       	ld.w	lr,r7++
80010650:	0d 0b       	ld.w	r11,r6++
80010652:	fc 02 16 10 	lsr	r2,lr,0x10
80010656:	f6 03 16 10 	lsr	r3,r11,0x10
8001065a:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8001065e:	e4 03 01 03 	sub	r3,r2,r3
80010662:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80010666:	fc 0b 01 0b 	sub	r11,lr,r11
8001066a:	f6 0a 00 0a 	add	r10,r11,r10
8001066e:	b0 1a       	st.h	r8[0x2],r10
80010670:	b1 4a       	asr	r10,0x10
80010672:	e6 0a 00 0a 	add	r10,r3,r10
80010676:	b0 0a       	st.h	r8[0x0],r10
80010678:	2f c8       	sub	r8,-4
8001067a:	b1 4a       	asr	r10,0x10
8001067c:	08 36       	cp.w	r6,r4
8001067e:	ce 83       	brcs	8001064e <__mdiff+0x66>
80010680:	c0 d8       	rjmp	8001069a <__mdiff+0xb2>
80010682:	0f 0b       	ld.w	r11,r7++
80010684:	f6 0e 16 10 	lsr	lr,r11,0x10
80010688:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8001068c:	16 0a       	add	r10,r11
8001068e:	b0 1a       	st.h	r8[0x2],r10
80010690:	b1 4a       	asr	r10,0x10
80010692:	1c 0a       	add	r10,lr
80010694:	b0 0a       	st.h	r8[0x0],r10
80010696:	2f c8       	sub	r8,-4
80010698:	b1 4a       	asr	r10,0x10
8001069a:	0a 37       	cp.w	r7,r5
8001069c:	cf 33       	brcs	80010682 <__mdiff+0x9a>
8001069e:	c0 28       	rjmp	800106a2 <__mdiff+0xba>
800106a0:	20 19       	sub	r9,1
800106a2:	11 4a       	ld.w	r10,--r8
800106a4:	58 0a       	cp.w	r10,0
800106a6:	cf d0       	breq	800106a0 <__mdiff+0xb8>
800106a8:	99 49       	st.w	r12[0x10],r9
800106aa:	d8 32       	popm	r0-r7,pc
800106ac:	30 0b       	mov	r11,0
800106ae:	f0 1f 00 04 	mcall	800106bc <__mdiff+0xd4>
800106b2:	30 18       	mov	r8,1
800106b4:	99 48       	st.w	r12[0x10],r8
800106b6:	30 08       	mov	r8,0
800106b8:	99 58       	st.w	r12[0x14],r8
800106ba:	d8 32       	popm	r0-r7,pc
800106bc:	80 01       	ld.sh	r1,r0[0x0]
800106be:	04 bc       	st.h	r2++,r12

800106c0 <__lshift>:
800106c0:	d4 31       	pushm	r0-r7,lr
800106c2:	16 97       	mov	r7,r11
800106c4:	76 46       	ld.w	r6,r11[0x10]
800106c6:	f4 02 14 05 	asr	r2,r10,0x5
800106ca:	2f f6       	sub	r6,-1
800106cc:	14 93       	mov	r3,r10
800106ce:	18 94       	mov	r4,r12
800106d0:	04 06       	add	r6,r2
800106d2:	76 1b       	ld.w	r11,r11[0x4]
800106d4:	6e 28       	ld.w	r8,r7[0x8]
800106d6:	c0 38       	rjmp	800106dc <__lshift+0x1c>
800106d8:	2f fb       	sub	r11,-1
800106da:	a1 78       	lsl	r8,0x1
800106dc:	10 36       	cp.w	r6,r8
800106de:	fe 99 ff fd 	brgt	800106d8 <__lshift+0x18>
800106e2:	08 9c       	mov	r12,r4
800106e4:	f0 1f 00 1a 	mcall	8001074c <__lshift+0x8c>
800106e8:	30 09       	mov	r9,0
800106ea:	18 95       	mov	r5,r12
800106ec:	f8 c8 ff ec 	sub	r8,r12,-20
800106f0:	12 9a       	mov	r10,r9
800106f2:	c0 38       	rjmp	800106f8 <__lshift+0x38>
800106f4:	10 aa       	st.w	r8++,r10
800106f6:	2f f9       	sub	r9,-1
800106f8:	04 39       	cp.w	r9,r2
800106fa:	cf d5       	brlt	800106f4 <__lshift+0x34>
800106fc:	6e 4b       	ld.w	r11,r7[0x10]
800106fe:	e7 d3 c0 05 	bfextu	r3,r3,0x0,0x5
80010702:	2f bb       	sub	r11,-5
80010704:	ee c9 ff ec 	sub	r9,r7,-20
80010708:	ee 0b 00 2b 	add	r11,r7,r11<<0x2
8001070c:	58 03       	cp.w	r3,0
8001070e:	c1 30       	breq	80010734 <__lshift+0x74>
80010710:	e6 0c 11 20 	rsub	r12,r3,32
80010714:	30 0a       	mov	r10,0
80010716:	72 02       	ld.w	r2,r9[0x0]
80010718:	e4 03 09 42 	lsl	r2,r2,r3
8001071c:	04 4a       	or	r10,r2
8001071e:	10 aa       	st.w	r8++,r10
80010720:	13 0a       	ld.w	r10,r9++
80010722:	f4 0c 0a 4a 	lsr	r10,r10,r12
80010726:	16 39       	cp.w	r9,r11
80010728:	cf 73       	brcs	80010716 <__lshift+0x56>
8001072a:	91 0a       	st.w	r8[0x0],r10
8001072c:	58 0a       	cp.w	r10,0
8001072e:	c0 70       	breq	8001073c <__lshift+0x7c>
80010730:	2f f6       	sub	r6,-1
80010732:	c0 58       	rjmp	8001073c <__lshift+0x7c>
80010734:	13 0a       	ld.w	r10,r9++
80010736:	10 aa       	st.w	r8++,r10
80010738:	16 39       	cp.w	r9,r11
8001073a:	cf d3       	brcs	80010734 <__lshift+0x74>
8001073c:	08 9c       	mov	r12,r4
8001073e:	20 16       	sub	r6,1
80010740:	0e 9b       	mov	r11,r7
80010742:	8b 46       	st.w	r5[0x10],r6
80010744:	f0 1f 00 03 	mcall	80010750 <__lshift+0x90>
80010748:	0a 9c       	mov	r12,r5
8001074a:	d8 32       	popm	r0-r7,pc
8001074c:	80 01       	ld.sh	r1,r0[0x0]
8001074e:	04 bc       	st.h	r2++,r12
80010750:	80 01       	ld.sh	r1,r0[0x0]
80010752:	04 84       	andn	r4,r2

80010754 <__multiply>:
80010754:	d4 31       	pushm	r0-r7,lr
80010756:	20 2d       	sub	sp,8
80010758:	76 49       	ld.w	r9,r11[0x10]
8001075a:	74 48       	ld.w	r8,r10[0x10]
8001075c:	16 96       	mov	r6,r11
8001075e:	14 95       	mov	r5,r10
80010760:	10 39       	cp.w	r9,r8
80010762:	ec 08 17 50 	movlt	r8,r6
80010766:	ea 06 17 50 	movlt	r6,r5
8001076a:	f0 05 17 50 	movlt	r5,r8
8001076e:	6c 28       	ld.w	r8,r6[0x8]
80010770:	76 43       	ld.w	r3,r11[0x10]
80010772:	74 42       	ld.w	r2,r10[0x10]
80010774:	76 1b       	ld.w	r11,r11[0x4]
80010776:	e4 03 00 07 	add	r7,r2,r3
8001077a:	10 37       	cp.w	r7,r8
8001077c:	f7 bb 09 ff 	subgt	r11,-1
80010780:	f0 1f 00 36 	mcall	80010858 <__multiply+0x104>
80010784:	ee c4 ff fb 	sub	r4,r7,-5
80010788:	f8 c9 ff ec 	sub	r9,r12,-20
8001078c:	f8 04 00 24 	add	r4,r12,r4<<0x2
80010790:	30 0a       	mov	r10,0
80010792:	12 98       	mov	r8,r9
80010794:	c0 28       	rjmp	80010798 <__multiply+0x44>
80010796:	10 aa       	st.w	r8++,r10
80010798:	08 38       	cp.w	r8,r4
8001079a:	cf e3       	brcs	80010796 <__multiply+0x42>
8001079c:	2f b3       	sub	r3,-5
8001079e:	2f b2       	sub	r2,-5
800107a0:	ec 03 00 23 	add	r3,r6,r3<<0x2
800107a4:	ea 02 00 22 	add	r2,r5,r2<<0x2
800107a8:	ec cb ff ec 	sub	r11,r6,-20
800107ac:	50 12       	stdsp	sp[0x4],r2
800107ae:	ea ca ff ec 	sub	r10,r5,-20
800107b2:	c4 48       	rjmp	8001083a <__multiply+0xe6>
800107b4:	94 95       	ld.uh	r5,r10[0x2]
800107b6:	58 05       	cp.w	r5,0
800107b8:	c2 00       	breq	800107f8 <__multiply+0xa4>
800107ba:	12 98       	mov	r8,r9
800107bc:	16 96       	mov	r6,r11
800107be:	30 0e       	mov	lr,0
800107c0:	50 09       	stdsp	sp[0x0],r9
800107c2:	0d 02       	ld.w	r2,r6++
800107c4:	e4 00 16 10 	lsr	r0,r2,0x10
800107c8:	70 01       	ld.w	r1,r8[0x0]
800107ca:	70 09       	ld.w	r9,r8[0x0]
800107cc:	b1 81       	lsr	r1,0x10
800107ce:	e5 d2 c0 10 	bfextu	r2,r2,0x0,0x10
800107d2:	e0 05 03 41 	mac	r1,r0,r5
800107d6:	ab 32       	mul	r2,r5
800107d8:	e1 d9 c0 10 	bfextu	r0,r9,0x0,0x10
800107dc:	00 02       	add	r2,r0
800107de:	e4 0e 00 0e 	add	lr,r2,lr
800107e2:	b0 1e       	st.h	r8[0x2],lr
800107e4:	b1 8e       	lsr	lr,0x10
800107e6:	1c 01       	add	r1,lr
800107e8:	b0 01       	st.h	r8[0x0],r1
800107ea:	e2 0e 16 10 	lsr	lr,r1,0x10
800107ee:	2f c8       	sub	r8,-4
800107f0:	06 36       	cp.w	r6,r3
800107f2:	ce 83       	brcs	800107c2 <__multiply+0x6e>
800107f4:	40 09       	lddsp	r9,sp[0x0]
800107f6:	91 0e       	st.w	r8[0x0],lr
800107f8:	94 86       	ld.uh	r6,r10[0x0]
800107fa:	58 06       	cp.w	r6,0
800107fc:	c1 d0       	breq	80010836 <__multiply+0xe2>
800107fe:	72 02       	ld.w	r2,r9[0x0]
80010800:	12 98       	mov	r8,r9
80010802:	16 9e       	mov	lr,r11
80010804:	30 05       	mov	r5,0
80010806:	b0 12       	st.h	r8[0x2],r2
80010808:	1d 01       	ld.w	r1,lr++
8001080a:	90 82       	ld.uh	r2,r8[0x0]
8001080c:	e1 d1 c0 10 	bfextu	r0,r1,0x0,0x10
80010810:	ad 30       	mul	r0,r6
80010812:	e0 02 00 02 	add	r2,r0,r2
80010816:	e4 05 00 05 	add	r5,r2,r5
8001081a:	b0 05       	st.h	r8[0x0],r5
8001081c:	b1 85       	lsr	r5,0x10
8001081e:	b1 81       	lsr	r1,0x10
80010820:	2f c8       	sub	r8,-4
80010822:	ad 31       	mul	r1,r6
80010824:	90 92       	ld.uh	r2,r8[0x2]
80010826:	e2 02 00 02 	add	r2,r1,r2
8001082a:	0a 02       	add	r2,r5
8001082c:	e4 05 16 10 	lsr	r5,r2,0x10
80010830:	06 3e       	cp.w	lr,r3
80010832:	ce a3       	brcs	80010806 <__multiply+0xb2>
80010834:	91 02       	st.w	r8[0x0],r2
80010836:	2f ca       	sub	r10,-4
80010838:	2f c9       	sub	r9,-4
8001083a:	40 18       	lddsp	r8,sp[0x4]
8001083c:	10 3a       	cp.w	r10,r8
8001083e:	cb b3       	brcs	800107b4 <__multiply+0x60>
80010840:	c0 28       	rjmp	80010844 <__multiply+0xf0>
80010842:	20 17       	sub	r7,1
80010844:	58 07       	cp.w	r7,0
80010846:	e0 8a 00 05 	brle	80010850 <__multiply+0xfc>
8001084a:	09 48       	ld.w	r8,--r4
8001084c:	58 08       	cp.w	r8,0
8001084e:	cf a0       	breq	80010842 <__multiply+0xee>
80010850:	99 47       	st.w	r12[0x10],r7
80010852:	2f ed       	sub	sp,-8
80010854:	d8 32       	popm	r0-r7,pc
80010856:	00 00       	add	r0,r0
80010858:	80 01       	ld.sh	r1,r0[0x0]
8001085a:	04 bc       	st.h	r2++,r12

8001085c <__i2b>:
8001085c:	d4 21       	pushm	r4-r7,lr
8001085e:	16 97       	mov	r7,r11
80010860:	30 1b       	mov	r11,1
80010862:	f0 1f 00 04 	mcall	80010870 <__i2b+0x14>
80010866:	30 19       	mov	r9,1
80010868:	99 57       	st.w	r12[0x14],r7
8001086a:	99 49       	st.w	r12[0x10],r9
8001086c:	d8 22       	popm	r4-r7,pc
8001086e:	00 00       	add	r0,r0
80010870:	80 01       	ld.sh	r1,r0[0x0]
80010872:	04 bc       	st.h	r2++,r12

80010874 <__multadd>:
80010874:	d4 31       	pushm	r0-r7,lr
80010876:	30 08       	mov	r8,0
80010878:	12 95       	mov	r5,r9
8001087a:	16 97       	mov	r7,r11
8001087c:	18 96       	mov	r6,r12
8001087e:	76 44       	ld.w	r4,r11[0x10]
80010880:	f6 c9 ff ec 	sub	r9,r11,-20
80010884:	72 0b       	ld.w	r11,r9[0x0]
80010886:	f6 0c 16 10 	lsr	r12,r11,0x10
8001088a:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8001088e:	f4 0c 02 4c 	mul	r12,r10,r12
80010892:	f4 0b 03 45 	mac	r5,r10,r11
80010896:	f7 d5 c0 10 	bfextu	r11,r5,0x0,0x10
8001089a:	b1 85       	lsr	r5,0x10
8001089c:	18 05       	add	r5,r12
8001089e:	ea 0c 15 10 	lsl	r12,r5,0x10
800108a2:	f8 0b 00 0b 	add	r11,r12,r11
800108a6:	12 ab       	st.w	r9++,r11
800108a8:	2f f8       	sub	r8,-1
800108aa:	b1 85       	lsr	r5,0x10
800108ac:	08 38       	cp.w	r8,r4
800108ae:	ce b5       	brlt	80010884 <__multadd+0x10>
800108b0:	58 05       	cp.w	r5,0
800108b2:	c1 d0       	breq	800108ec <__multadd+0x78>
800108b4:	6e 28       	ld.w	r8,r7[0x8]
800108b6:	10 34       	cp.w	r4,r8
800108b8:	c1 45       	brlt	800108e0 <__multadd+0x6c>
800108ba:	6e 1b       	ld.w	r11,r7[0x4]
800108bc:	0c 9c       	mov	r12,r6
800108be:	2f fb       	sub	r11,-1
800108c0:	f0 1f 00 0c 	mcall	800108f0 <__multadd+0x7c>
800108c4:	6e 4a       	ld.w	r10,r7[0x10]
800108c6:	ee cb ff f4 	sub	r11,r7,-12
800108ca:	18 93       	mov	r3,r12
800108cc:	2f ea       	sub	r10,-2
800108ce:	2f 4c       	sub	r12,-12
800108d0:	a3 6a       	lsl	r10,0x2
800108d2:	f0 1f 00 09 	mcall	800108f4 <__multadd+0x80>
800108d6:	0e 9b       	mov	r11,r7
800108d8:	0c 9c       	mov	r12,r6
800108da:	f0 1f 00 08 	mcall	800108f8 <__multadd+0x84>
800108de:	06 97       	mov	r7,r3
800108e0:	e8 c8 ff ff 	sub	r8,r4,-1
800108e4:	2f b4       	sub	r4,-5
800108e6:	8f 48       	st.w	r7[0x10],r8
800108e8:	ee 04 09 25 	st.w	r7[r4<<0x2],r5
800108ec:	0e 9c       	mov	r12,r7
800108ee:	d8 32       	popm	r0-r7,pc
800108f0:	80 01       	ld.sh	r1,r0[0x0]
800108f2:	04 bc       	st.h	r2++,r12
800108f4:	80 00       	ld.sh	r0,r0[0x0]
800108f6:	c2 9a       	rjmp	80010548 <__d2b+0x14>
800108f8:	80 01       	ld.sh	r1,r0[0x0]
800108fa:	04 84       	andn	r4,r2

800108fc <__pow5mult>:
800108fc:	d4 31       	pushm	r0-r7,lr
800108fe:	14 96       	mov	r6,r10
80010900:	18 97       	mov	r7,r12
80010902:	16 94       	mov	r4,r11
80010904:	f1 da c0 02 	bfextu	r8,r10,0x0,0x2
80010908:	c0 90       	breq	8001091a <__pow5mult+0x1e>
8001090a:	20 18       	sub	r8,1
8001090c:	4a 19       	lddpc	r9,80010990 <__pow5mult+0x94>
8001090e:	f2 08 03 2a 	ld.w	r10,r9[r8<<0x2]
80010912:	30 09       	mov	r9,0
80010914:	f0 1f 00 20 	mcall	80010994 <__pow5mult+0x98>
80010918:	18 94       	mov	r4,r12
8001091a:	a3 46       	asr	r6,0x2
8001091c:	c3 70       	breq	8001098a <__pow5mult+0x8e>
8001091e:	6e 95       	ld.w	r5,r7[0x24]
80010920:	58 05       	cp.w	r5,0
80010922:	c0 91       	brne	80010934 <__pow5mult+0x38>
80010924:	31 0c       	mov	r12,16
80010926:	f0 1f 00 1d 	mcall	80010998 <__pow5mult+0x9c>
8001092a:	99 35       	st.w	r12[0xc],r5
8001092c:	8f 9c       	st.w	r7[0x24],r12
8001092e:	99 15       	st.w	r12[0x4],r5
80010930:	99 25       	st.w	r12[0x8],r5
80010932:	99 05       	st.w	r12[0x0],r5
80010934:	6e 93       	ld.w	r3,r7[0x24]
80010936:	66 25       	ld.w	r5,r3[0x8]
80010938:	58 05       	cp.w	r5,0
8001093a:	c0 d1       	brne	80010954 <__pow5mult+0x58>
8001093c:	e0 6b 02 71 	mov	r11,625
80010940:	0e 9c       	mov	r12,r7
80010942:	f0 1f 00 17 	mcall	8001099c <__pow5mult+0xa0>
80010946:	87 2c       	st.w	r3[0x8],r12
80010948:	30 08       	mov	r8,0
8001094a:	18 95       	mov	r5,r12
8001094c:	99 08       	st.w	r12[0x0],r8
8001094e:	c0 38       	rjmp	80010954 <__pow5mult+0x58>
80010950:	06 9c       	mov	r12,r3
80010952:	18 95       	mov	r5,r12
80010954:	ed b6 00 00 	bld	r6,0x0
80010958:	c0 c1       	brne	80010970 <__pow5mult+0x74>
8001095a:	08 9b       	mov	r11,r4
8001095c:	0a 9a       	mov	r10,r5
8001095e:	0e 9c       	mov	r12,r7
80010960:	f0 1f 00 10 	mcall	800109a0 <__pow5mult+0xa4>
80010964:	08 9b       	mov	r11,r4
80010966:	18 93       	mov	r3,r12
80010968:	0e 9c       	mov	r12,r7
8001096a:	06 94       	mov	r4,r3
8001096c:	f0 1f 00 0e 	mcall	800109a4 <__pow5mult+0xa8>
80010970:	a1 56       	asr	r6,0x1
80010972:	c0 c0       	breq	8001098a <__pow5mult+0x8e>
80010974:	6a 03       	ld.w	r3,r5[0x0]
80010976:	58 03       	cp.w	r3,0
80010978:	ce c1       	brne	80010950 <__pow5mult+0x54>
8001097a:	0a 9a       	mov	r10,r5
8001097c:	0a 9b       	mov	r11,r5
8001097e:	0e 9c       	mov	r12,r7
80010980:	f0 1f 00 08 	mcall	800109a0 <__pow5mult+0xa4>
80010984:	8b 0c       	st.w	r5[0x0],r12
80010986:	99 03       	st.w	r12[0x0],r3
80010988:	ce 5b       	rjmp	80010952 <__pow5mult+0x56>
8001098a:	08 9c       	mov	r12,r4
8001098c:	d8 32       	popm	r0-r7,pc
8001098e:	00 00       	add	r0,r0
80010990:	80 01       	ld.sh	r1,r0[0x0]
80010992:	21 e0       	sub	r0,30
80010994:	80 01       	ld.sh	r1,r0[0x0]
80010996:	08 74       	tst	r4,r4
80010998:	80 00       	ld.sh	r0,r0[0x0]
8001099a:	fe a4       	*unknown*
8001099c:	80 01       	ld.sh	r1,r0[0x0]
8001099e:	08 5c       	eor	r12,r4
800109a0:	80 01       	ld.sh	r1,r0[0x0]
800109a2:	07 54       	ld.sh	r4,--r3
800109a4:	80 01       	ld.sh	r1,r0[0x0]
800109a6:	04 84       	andn	r4,r2

800109a8 <_realloc_r>:
800109a8:	d4 31       	pushm	r0-r7,lr
800109aa:	20 1d       	sub	sp,4
800109ac:	16 94       	mov	r4,r11
800109ae:	18 92       	mov	r2,r12
800109b0:	14 9b       	mov	r11,r10
800109b2:	58 04       	cp.w	r4,0
800109b4:	c0 51       	brne	800109be <_realloc_r+0x16>
800109b6:	f0 1f 00 5b 	mcall	80010b20 <_realloc_r+0x178>
800109ba:	18 95       	mov	r5,r12
800109bc:	c5 b9       	rjmp	80010c72 <_realloc_r+0x2ca>
800109be:	50 0a       	stdsp	sp[0x0],r10
800109c0:	f0 1f 00 59 	mcall	80010b24 <_realloc_r+0x17c>
800109c4:	40 0b       	lddsp	r11,sp[0x0]
800109c6:	f6 c8 ff f5 	sub	r8,r11,-11
800109ca:	e8 c1 00 08 	sub	r1,r4,8
800109ce:	10 96       	mov	r6,r8
800109d0:	62 1c       	ld.w	r12,r1[0x4]
800109d2:	e0 16 ff f8 	andl	r6,0xfff8
800109d6:	59 68       	cp.w	r8,22
800109d8:	f9 b6 08 10 	movls	r6,16
800109dc:	16 36       	cp.w	r6,r11
800109de:	5f 38       	srlo	r8
800109e0:	f1 e6 13 f8 	or	r8,r8,r6>>0x1f
800109e4:	c0 50       	breq	800109ee <_realloc_r+0x46>
800109e6:	30 c8       	mov	r8,12
800109e8:	30 05       	mov	r5,0
800109ea:	85 38       	st.w	r2[0xc],r8
800109ec:	c4 39       	rjmp	80010c72 <_realloc_r+0x2ca>
800109ee:	18 90       	mov	r0,r12
800109f0:	e0 10 ff fc 	andl	r0,0xfffc
800109f4:	0c 30       	cp.w	r0,r6
800109f6:	e0 84 01 13 	brge	80010c1c <_realloc_r+0x274>
800109fa:	4c c8       	lddpc	r8,80010b28 <_realloc_r+0x180>
800109fc:	e2 00 00 09 	add	r9,r1,r0
80010a00:	70 25       	ld.w	r5,r8[0x8]
80010a02:	0a 39       	cp.w	r9,r5
80010a04:	c0 90       	breq	80010a16 <_realloc_r+0x6e>
80010a06:	72 1a       	ld.w	r10,r9[0x4]
80010a08:	a1 ca       	cbr	r10,0x0
80010a0a:	f2 0a 00 0a 	add	r10,r9,r10
80010a0e:	74 1a       	ld.w	r10,r10[0x4]
80010a10:	ed ba 00 00 	bld	r10,0x0
80010a14:	c2 20       	breq	80010a58 <_realloc_r+0xb0>
80010a16:	72 1a       	ld.w	r10,r9[0x4]
80010a18:	e0 1a ff fc 	andl	r10,0xfffc
80010a1c:	f4 00 00 03 	add	r3,r10,r0
80010a20:	0a 39       	cp.w	r9,r5
80010a22:	c1 31       	brne	80010a48 <_realloc_r+0xa0>
80010a24:	ec c7 ff f0 	sub	r7,r6,-16
80010a28:	0e 33       	cp.w	r3,r7
80010a2a:	c1 95       	brlt	80010a5c <_realloc_r+0xb4>
80010a2c:	e2 06 00 09 	add	r9,r1,r6
80010a30:	0c 13       	sub	r3,r6
80010a32:	a1 a3       	sbr	r3,0x0
80010a34:	93 13       	st.w	r9[0x4],r3
80010a36:	91 29       	st.w	r8[0x8],r9
80010a38:	04 9c       	mov	r12,r2
80010a3a:	62 18       	ld.w	r8,r1[0x4]
80010a3c:	08 95       	mov	r5,r4
80010a3e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80010a42:	10 46       	or	r6,r8
80010a44:	83 16       	st.w	r1[0x4],r6
80010a46:	c1 49       	rjmp	80010c6e <_realloc_r+0x2c6>
80010a48:	0c 33       	cp.w	r3,r6
80010a4a:	c0 95       	brlt	80010a5c <_realloc_r+0xb4>
80010a4c:	72 28       	ld.w	r8,r9[0x8]
80010a4e:	02 97       	mov	r7,r1
80010a50:	72 39       	ld.w	r9,r9[0xc]
80010a52:	93 28       	st.w	r9[0x8],r8
80010a54:	91 39       	st.w	r8[0xc],r9
80010a56:	ce 58       	rjmp	80010c20 <_realloc_r+0x278>
80010a58:	30 0a       	mov	r10,0
80010a5a:	14 99       	mov	r9,r10
80010a5c:	ed bc 00 00 	bld	r12,0x0
80010a60:	e0 80 00 9e 	breq	80010b9c <_realloc_r+0x1f4>
80010a64:	62 07       	ld.w	r7,r1[0x0]
80010a66:	e2 07 01 07 	sub	r7,r1,r7
80010a6a:	6e 1c       	ld.w	r12,r7[0x4]
80010a6c:	e0 1c ff fc 	andl	r12,0xfffc
80010a70:	58 09       	cp.w	r9,0
80010a72:	c5 f0       	breq	80010b30 <_realloc_r+0x188>
80010a74:	f8 00 00 03 	add	r3,r12,r0
80010a78:	0a 39       	cp.w	r9,r5
80010a7a:	c4 81       	brne	80010b0a <_realloc_r+0x162>
80010a7c:	14 03       	add	r3,r10
80010a7e:	ec c9 ff f0 	sub	r9,r6,-16
80010a82:	12 33       	cp.w	r3,r9
80010a84:	c5 65       	brlt	80010b30 <_realloc_r+0x188>
80010a86:	6e 3a       	ld.w	r10,r7[0xc]
80010a88:	6e 29       	ld.w	r9,r7[0x8]
80010a8a:	95 29       	st.w	r10[0x8],r9
80010a8c:	93 3a       	st.w	r9[0xc],r10
80010a8e:	ee c5 ff f8 	sub	r5,r7,-8
80010a92:	e0 ca 00 04 	sub	r10,r0,4
80010a96:	e0 4a 00 24 	cp.w	r10,36
80010a9a:	e0 8b 00 25 	brhi	80010ae4 <_realloc_r+0x13c>
80010a9e:	0a 99       	mov	r9,r5
80010aa0:	59 3a       	cp.w	r10,19
80010aa2:	e0 88 00 1a 	brls	80010ad6 <_realloc_r+0x12e>
80010aa6:	09 09       	ld.w	r9,r4++
80010aa8:	8b 09       	st.w	r5[0x0],r9
80010aaa:	09 09       	ld.w	r9,r4++
80010aac:	8f 39       	st.w	r7[0xc],r9
80010aae:	ee c9 ff f0 	sub	r9,r7,-16
80010ab2:	59 ba       	cp.w	r10,27
80010ab4:	e0 88 00 11 	brls	80010ad6 <_realloc_r+0x12e>
80010ab8:	09 0b       	ld.w	r11,r4++
80010aba:	93 0b       	st.w	r9[0x0],r11
80010abc:	09 09       	ld.w	r9,r4++
80010abe:	8f 59       	st.w	r7[0x14],r9
80010ac0:	ee c9 ff e8 	sub	r9,r7,-24
80010ac4:	e0 4a 00 24 	cp.w	r10,36
80010ac8:	c0 71       	brne	80010ad6 <_realloc_r+0x12e>
80010aca:	09 0a       	ld.w	r10,r4++
80010acc:	93 0a       	st.w	r9[0x0],r10
80010ace:	ee c9 ff e0 	sub	r9,r7,-32
80010ad2:	09 0a       	ld.w	r10,r4++
80010ad4:	8f 7a       	st.w	r7[0x1c],r10
80010ad6:	09 0a       	ld.w	r10,r4++
80010ad8:	12 aa       	st.w	r9++,r10
80010ada:	68 0a       	ld.w	r10,r4[0x0]
80010adc:	93 0a       	st.w	r9[0x0],r10
80010ade:	68 1a       	ld.w	r10,r4[0x4]
80010ae0:	93 1a       	st.w	r9[0x4],r10
80010ae2:	c0 78       	rjmp	80010af0 <_realloc_r+0x148>
80010ae4:	50 08       	stdsp	sp[0x0],r8
80010ae6:	08 9b       	mov	r11,r4
80010ae8:	0a 9c       	mov	r12,r5
80010aea:	f0 1f 00 11 	mcall	80010b2c <_realloc_r+0x184>
80010aee:	40 08       	lddsp	r8,sp[0x0]
80010af0:	ee 06 00 09 	add	r9,r7,r6
80010af4:	0c 13       	sub	r3,r6
80010af6:	a1 a3       	sbr	r3,0x0
80010af8:	93 13       	st.w	r9[0x4],r3
80010afa:	91 29       	st.w	r8[0x8],r9
80010afc:	04 9c       	mov	r12,r2
80010afe:	6e 18       	ld.w	r8,r7[0x4]
80010b00:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80010b04:	10 46       	or	r6,r8
80010b06:	8f 16       	st.w	r7[0x4],r6
80010b08:	cb 38       	rjmp	80010c6e <_realloc_r+0x2c6>
80010b0a:	14 03       	add	r3,r10
80010b0c:	0c 33       	cp.w	r3,r6
80010b0e:	c1 15       	brlt	80010b30 <_realloc_r+0x188>
80010b10:	72 28       	ld.w	r8,r9[0x8]
80010b12:	72 39       	ld.w	r9,r9[0xc]
80010b14:	93 28       	st.w	r9[0x8],r8
80010b16:	91 39       	st.w	r8[0xc],r9
80010b18:	6e 28       	ld.w	r8,r7[0x8]
80010b1a:	6e 39       	ld.w	r9,r7[0xc]
80010b1c:	c1 08       	rjmp	80010b3c <_realloc_r+0x194>
80010b1e:	00 00       	add	r0,r0
80010b20:	80 00       	ld.sh	r0,r0[0x0]
80010b22:	fe bc       	*unknown*
80010b24:	80 01       	ld.sh	r1,r0[0x0]
80010b26:	03 60       	ld.uh	r0,--r1
80010b28:	00 00       	add	r0,r0
80010b2a:	01 b0       	ld.ub	r0,r0[0x3]
80010b2c:	80 01       	ld.sh	r1,r0[0x0]
80010b2e:	03 22       	ld.uh	r2,r1++
80010b30:	f8 00 00 03 	add	r3,r12,r0
80010b34:	0c 33       	cp.w	r3,r6
80010b36:	c3 35       	brlt	80010b9c <_realloc_r+0x1f4>
80010b38:	6e 39       	ld.w	r9,r7[0xc]
80010b3a:	6e 28       	ld.w	r8,r7[0x8]
80010b3c:	93 28       	st.w	r9[0x8],r8
80010b3e:	91 39       	st.w	r8[0xc],r9
80010b40:	e0 ca 00 04 	sub	r10,r0,4
80010b44:	ee cc ff f8 	sub	r12,r7,-8
80010b48:	e0 4a 00 24 	cp.w	r10,36
80010b4c:	e0 8b 00 24 	brhi	80010b94 <_realloc_r+0x1ec>
80010b50:	59 3a       	cp.w	r10,19
80010b52:	e0 88 00 1a 	brls	80010b86 <_realloc_r+0x1de>
80010b56:	09 08       	ld.w	r8,r4++
80010b58:	99 08       	st.w	r12[0x0],r8
80010b5a:	09 08       	ld.w	r8,r4++
80010b5c:	8f 38       	st.w	r7[0xc],r8
80010b5e:	ee cc ff f0 	sub	r12,r7,-16
80010b62:	59 ba       	cp.w	r10,27
80010b64:	e0 88 00 11 	brls	80010b86 <_realloc_r+0x1de>
80010b68:	09 08       	ld.w	r8,r4++
80010b6a:	99 08       	st.w	r12[0x0],r8
80010b6c:	09 08       	ld.w	r8,r4++
80010b6e:	8f 58       	st.w	r7[0x14],r8
80010b70:	ee cc ff e8 	sub	r12,r7,-24
80010b74:	e0 4a 00 24 	cp.w	r10,36
80010b78:	c0 71       	brne	80010b86 <_realloc_r+0x1de>
80010b7a:	09 08       	ld.w	r8,r4++
80010b7c:	99 08       	st.w	r12[0x0],r8
80010b7e:	ee cc ff e0 	sub	r12,r7,-32
80010b82:	09 08       	ld.w	r8,r4++
80010b84:	8f 78       	st.w	r7[0x1c],r8
80010b86:	09 08       	ld.w	r8,r4++
80010b88:	18 a8       	st.w	r12++,r8
80010b8a:	68 08       	ld.w	r8,r4[0x0]
80010b8c:	99 08       	st.w	r12[0x0],r8
80010b8e:	68 18       	ld.w	r8,r4[0x4]
80010b90:	99 18       	st.w	r12[0x4],r8
80010b92:	c4 78       	rjmp	80010c20 <_realloc_r+0x278>
80010b94:	08 9b       	mov	r11,r4
80010b96:	f0 1f 00 39 	mcall	80010c78 <_realloc_r+0x2d0>
80010b9a:	c4 38       	rjmp	80010c20 <_realloc_r+0x278>
80010b9c:	04 9c       	mov	r12,r2
80010b9e:	f0 1f 00 38 	mcall	80010c7c <_realloc_r+0x2d4>
80010ba2:	18 95       	mov	r5,r12
80010ba4:	c3 a0       	breq	80010c18 <_realloc_r+0x270>
80010ba6:	62 18       	ld.w	r8,r1[0x4]
80010ba8:	f8 c9 00 08 	sub	r9,r12,8
80010bac:	a1 c8       	cbr	r8,0x0
80010bae:	e2 08 00 08 	add	r8,r1,r8
80010bb2:	10 39       	cp.w	r9,r8
80010bb4:	c0 71       	brne	80010bc2 <_realloc_r+0x21a>
80010bb6:	72 13       	ld.w	r3,r9[0x4]
80010bb8:	02 97       	mov	r7,r1
80010bba:	e0 13 ff fc 	andl	r3,0xfffc
80010bbe:	00 03       	add	r3,r0
80010bc0:	c3 08       	rjmp	80010c20 <_realloc_r+0x278>
80010bc2:	e0 ca 00 04 	sub	r10,r0,4
80010bc6:	e0 4a 00 24 	cp.w	r10,36
80010bca:	e0 8b 00 20 	brhi	80010c0a <_realloc_r+0x262>
80010bce:	08 99       	mov	r9,r4
80010bd0:	18 98       	mov	r8,r12
80010bd2:	59 3a       	cp.w	r10,19
80010bd4:	e0 88 00 14 	brls	80010bfc <_realloc_r+0x254>
80010bd8:	13 0b       	ld.w	r11,r9++
80010bda:	10 ab       	st.w	r8++,r11
80010bdc:	13 0b       	ld.w	r11,r9++
80010bde:	10 ab       	st.w	r8++,r11
80010be0:	59 ba       	cp.w	r10,27
80010be2:	e0 88 00 0d 	brls	80010bfc <_realloc_r+0x254>
80010be6:	13 0b       	ld.w	r11,r9++
80010be8:	10 ab       	st.w	r8++,r11
80010bea:	13 0b       	ld.w	r11,r9++
80010bec:	10 ab       	st.w	r8++,r11
80010bee:	e0 4a 00 24 	cp.w	r10,36
80010bf2:	c0 51       	brne	80010bfc <_realloc_r+0x254>
80010bf4:	13 0a       	ld.w	r10,r9++
80010bf6:	10 aa       	st.w	r8++,r10
80010bf8:	13 0a       	ld.w	r10,r9++
80010bfa:	10 aa       	st.w	r8++,r10
80010bfc:	13 0a       	ld.w	r10,r9++
80010bfe:	10 aa       	st.w	r8++,r10
80010c00:	72 0a       	ld.w	r10,r9[0x0]
80010c02:	91 0a       	st.w	r8[0x0],r10
80010c04:	72 19       	ld.w	r9,r9[0x4]
80010c06:	91 19       	st.w	r8[0x4],r9
80010c08:	c0 48       	rjmp	80010c10 <_realloc_r+0x268>
80010c0a:	08 9b       	mov	r11,r4
80010c0c:	f0 1f 00 1b 	mcall	80010c78 <_realloc_r+0x2d0>
80010c10:	08 9b       	mov	r11,r4
80010c12:	04 9c       	mov	r12,r2
80010c14:	f0 1f 00 1b 	mcall	80010c80 <_realloc_r+0x2d8>
80010c18:	04 9c       	mov	r12,r2
80010c1a:	c2 a8       	rjmp	80010c6e <_realloc_r+0x2c6>
80010c1c:	00 93       	mov	r3,r0
80010c1e:	02 97       	mov	r7,r1
80010c20:	e6 06 01 09 	sub	r9,r3,r6
80010c24:	6e 18       	ld.w	r8,r7[0x4]
80010c26:	58 f9       	cp.w	r9,15
80010c28:	e0 88 00 16 	brls	80010c54 <_realloc_r+0x2ac>
80010c2c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80010c30:	ed e8 10 08 	or	r8,r6,r8
80010c34:	8f 18       	st.w	r7[0x4],r8
80010c36:	12 98       	mov	r8,r9
80010c38:	a1 a8       	sbr	r8,0x0
80010c3a:	ee 06 00 0b 	add	r11,r7,r6
80010c3e:	f6 09 00 09 	add	r9,r11,r9
80010c42:	97 18       	st.w	r11[0x4],r8
80010c44:	72 18       	ld.w	r8,r9[0x4]
80010c46:	a1 a8       	sbr	r8,0x0
80010c48:	2f 8b       	sub	r11,-8
80010c4a:	93 18       	st.w	r9[0x4],r8
80010c4c:	04 9c       	mov	r12,r2
80010c4e:	f0 1f 00 0d 	mcall	80010c80 <_realloc_r+0x2d8>
80010c52:	c0 b8       	rjmp	80010c68 <_realloc_r+0x2c0>
80010c54:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80010c58:	e7 e8 10 08 	or	r8,r3,r8
80010c5c:	8f 18       	st.w	r7[0x4],r8
80010c5e:	ee 03 00 03 	add	r3,r7,r3
80010c62:	66 18       	ld.w	r8,r3[0x4]
80010c64:	a1 a8       	sbr	r8,0x0
80010c66:	87 18       	st.w	r3[0x4],r8
80010c68:	04 9c       	mov	r12,r2
80010c6a:	ee c5 ff f8 	sub	r5,r7,-8
80010c6e:	f0 1f 00 06 	mcall	80010c84 <_realloc_r+0x2dc>
80010c72:	0a 9c       	mov	r12,r5
80010c74:	2f fd       	sub	sp,-4
80010c76:	d8 32       	popm	r0-r7,pc
80010c78:	80 01       	ld.sh	r1,r0[0x0]
80010c7a:	03 22       	ld.uh	r2,r1++
80010c7c:	80 00       	ld.sh	r0,r0[0x0]
80010c7e:	fe bc       	*unknown*
80010c80:	80 00       	ld.sh	r0,r0[0x0]
80010c82:	f9 18 80 01 	ld.uh	r8,r12[-32767]
80010c86:	03 62       	ld.uh	r2,--r1

80010c88 <__isinfd>:
80010c88:	14 98       	mov	r8,r10
80010c8a:	fc 19 7f f0 	movh	r9,0x7ff0
80010c8e:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
80010c92:	f0 0b 11 00 	rsub	r11,r8,0
80010c96:	f7 e8 10 08 	or	r8,r11,r8
80010c9a:	f5 e8 13 f8 	or	r8,r10,r8>>0x1f
80010c9e:	f2 08 01 08 	sub	r8,r9,r8
80010ca2:	f0 0c 11 00 	rsub	r12,r8,0
80010ca6:	f9 e8 10 08 	or	r8,r12,r8
80010caa:	f0 0c 14 1f 	asr	r12,r8,0x1f
80010cae:	2f fc       	sub	r12,-1
80010cb0:	5e fc       	retal	r12

80010cb2 <__isnand>:
80010cb2:	14 98       	mov	r8,r10
80010cb4:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
80010cb8:	f0 0c 11 00 	rsub	r12,r8,0
80010cbc:	10 4c       	or	r12,r8
80010cbe:	fc 18 7f f0 	movh	r8,0x7ff0
80010cc2:	f5 ec 13 fc 	or	r12,r10,r12>>0x1f
80010cc6:	f0 0c 01 0c 	sub	r12,r8,r12
80010cca:	bf 9c       	lsr	r12,0x1f
80010ccc:	5e fc       	retal	r12
80010cce:	d7 03       	nop

80010cd0 <_sbrk_r>:
80010cd0:	d4 21       	pushm	r4-r7,lr
80010cd2:	30 08       	mov	r8,0
80010cd4:	18 97       	mov	r7,r12
80010cd6:	48 76       	lddpc	r6,80010cf0 <_sbrk_r+0x20>
80010cd8:	16 9c       	mov	r12,r11
80010cda:	8d 08       	st.w	r6[0x0],r8
80010cdc:	f0 1f 00 06 	mcall	80010cf4 <_sbrk_r+0x24>
80010ce0:	5b fc       	cp.w	r12,-1
80010ce2:	c0 51       	brne	80010cec <_sbrk_r+0x1c>
80010ce4:	6c 08       	ld.w	r8,r6[0x0]
80010ce6:	58 08       	cp.w	r8,0
80010ce8:	ef f8 1a 03 	st.wne	r7[0xc],r8
80010cec:	d8 22       	popm	r4-r7,pc
80010cee:	00 00       	add	r0,r0
80010cf0:	00 00       	add	r0,r0
80010cf2:	0c b8       	st.h	r6++,r8
80010cf4:	80 01       	ld.sh	r1,r0[0x0]
80010cf6:	0e 6c       	and	r12,r7

80010cf8 <__sclose>:
80010cf8:	d4 01       	pushm	lr
80010cfa:	96 7b       	ld.sh	r11,r11[0xe]
80010cfc:	f0 1f 00 02 	mcall	80010d04 <__sclose+0xc>
80010d00:	d8 02       	popm	pc
80010d02:	00 00       	add	r0,r0
80010d04:	80 01       	ld.sh	r1,r0[0x0]
80010d06:	0f 38       	ld.ub	r8,r7++

80010d08 <__sseek>:
80010d08:	d4 21       	pushm	r4-r7,lr
80010d0a:	16 97       	mov	r7,r11
80010d0c:	96 7b       	ld.sh	r11,r11[0xe]
80010d0e:	f0 1f 00 08 	mcall	80010d2c <__sseek+0x24>
80010d12:	8e 68       	ld.sh	r8,r7[0xc]
80010d14:	10 99       	mov	r9,r8
80010d16:	ad c8       	cbr	r8,0xc
80010d18:	ad a9       	sbr	r9,0xc
80010d1a:	5b fc       	cp.w	r12,-1
80010d1c:	ef f8 0c 06 	st.heq	r7[0xc],r8
80010d20:	ef f9 1c 06 	st.hne	r7[0xc],r9
80010d24:	ef fc 1a 15 	st.wne	r7[0x54],r12
80010d28:	d8 22       	popm	r4-r7,pc
80010d2a:	00 00       	add	r0,r0
80010d2c:	80 01       	ld.sh	r1,r0[0x0]
80010d2e:	10 80       	andn	r0,r8

80010d30 <__swrite>:
80010d30:	d4 21       	pushm	r4-r7,lr
80010d32:	96 68       	ld.sh	r8,r11[0xc]
80010d34:	16 97       	mov	r7,r11
80010d36:	14 95       	mov	r5,r10
80010d38:	12 94       	mov	r4,r9
80010d3a:	e2 18 01 00 	andl	r8,0x100,COH
80010d3e:	18 96       	mov	r6,r12
80010d40:	c0 60       	breq	80010d4c <__swrite+0x1c>
80010d42:	30 29       	mov	r9,2
80010d44:	30 0a       	mov	r10,0
80010d46:	96 7b       	ld.sh	r11,r11[0xe]
80010d48:	f0 1f 00 06 	mcall	80010d60 <__swrite+0x30>
80010d4c:	8e 68       	ld.sh	r8,r7[0xc]
80010d4e:	ad c8       	cbr	r8,0xc
80010d50:	08 99       	mov	r9,r4
80010d52:	0a 9a       	mov	r10,r5
80010d54:	8e 7b       	ld.sh	r11,r7[0xe]
80010d56:	0c 9c       	mov	r12,r6
80010d58:	ae 68       	st.h	r7[0xc],r8
80010d5a:	f0 1f 00 03 	mcall	80010d64 <__swrite+0x34>
80010d5e:	d8 22       	popm	r4-r7,pc
80010d60:	80 01       	ld.sh	r1,r0[0x0]
80010d62:	10 80       	andn	r0,r8
80010d64:	80 01       	ld.sh	r1,r0[0x0]
80010d66:	0e ac       	st.w	r7++,r12

80010d68 <__sread>:
80010d68:	d4 21       	pushm	r4-r7,lr
80010d6a:	16 97       	mov	r7,r11
80010d6c:	96 7b       	ld.sh	r11,r11[0xe]
80010d6e:	f0 1f 00 07 	mcall	80010d88 <__sread+0x20>
80010d72:	c0 65       	brlt	80010d7e <__sread+0x16>
80010d74:	6f 58       	ld.w	r8,r7[0x54]
80010d76:	18 08       	add	r8,r12
80010d78:	ef 48 00 54 	st.w	r7[84],r8
80010d7c:	d8 22       	popm	r4-r7,pc
80010d7e:	8e 68       	ld.sh	r8,r7[0xc]
80010d80:	ad c8       	cbr	r8,0xc
80010d82:	ae 68       	st.h	r7[0xc],r8
80010d84:	d8 22       	popm	r4-r7,pc
80010d86:	00 00       	add	r0,r0
80010d88:	80 01       	ld.sh	r1,r0[0x0]
80010d8a:	10 ac       	st.w	r8++,r12

80010d8c <_close>:
80010d8c:	30 28       	mov	r8,2
80010d8e:	d6 73       	breakpoint
80010d90:	3f fc       	mov	r12,-1
80010d92:	35 8b       	mov	r11,88
80010d94:	58 0c       	cp.w	r12,0
80010d96:	5e 4c       	retge	r12
80010d98:	48 2a       	lddpc	r10,80010da0 <_close+0x14>
80010d9a:	95 0b       	st.w	r10[0x0],r11
80010d9c:	5e fc       	retal	r12
80010d9e:	00 00       	add	r0,r0
80010da0:	00 00       	add	r0,r0
80010da2:	0c b8       	st.h	r6++,r8

80010da4 <_lseek>:
80010da4:	30 58       	mov	r8,5
80010da6:	d6 73       	breakpoint
80010da8:	3f fc       	mov	r12,-1
80010daa:	35 8b       	mov	r11,88
80010dac:	58 0c       	cp.w	r12,0
80010dae:	5e 4c       	retge	r12
80010db0:	48 2a       	lddpc	r10,80010db8 <_lseek+0x14>
80010db2:	95 0b       	st.w	r10[0x0],r11
80010db4:	5e fc       	retal	r12
80010db6:	00 00       	add	r0,r0
80010db8:	00 00       	add	r0,r0
80010dba:	0c b8       	st.h	r6++,r8

80010dbc <_read>:
80010dbc:	30 38       	mov	r8,3
80010dbe:	d6 73       	breakpoint
80010dc0:	3f fc       	mov	r12,-1
80010dc2:	35 8b       	mov	r11,88
80010dc4:	58 0c       	cp.w	r12,0
80010dc6:	5e 4c       	retge	r12
80010dc8:	48 2a       	lddpc	r10,80010dd0 <_read+0x14>
80010dca:	95 0b       	st.w	r10[0x0],r11
80010dcc:	5e fc       	retal	r12
80010dce:	00 00       	add	r0,r0
80010dd0:	00 00       	add	r0,r0
80010dd2:	0c b8       	st.h	r6++,r8

80010dd4 <_write>:
80010dd4:	30 48       	mov	r8,4
80010dd6:	d6 73       	breakpoint
80010dd8:	3f fc       	mov	r12,-1
80010dda:	35 8b       	mov	r11,88
80010ddc:	58 0c       	cp.w	r12,0
80010dde:	5e 4c       	retge	r12
80010de0:	48 2a       	lddpc	r10,80010de8 <_write+0x14>
80010de2:	95 0b       	st.w	r10[0x0],r11
80010de4:	5e fc       	retal	r12
80010de6:	00 00       	add	r0,r0
80010de8:	00 00       	add	r0,r0
80010dea:	0c b8       	st.h	r6++,r8

80010dec <isatty>:
80010dec:	30 b8       	mov	r8,11
80010dee:	d6 73       	breakpoint
80010df0:	3f fc       	mov	r12,-1
80010df2:	35 8b       	mov	r11,88
80010df4:	58 0c       	cp.w	r12,0
80010df6:	5e 4c       	retge	r12
80010df8:	48 2a       	lddpc	r10,80010e00 <isatty+0x14>
80010dfa:	95 0b       	st.w	r10[0x0],r11
80010dfc:	5e fc       	retal	r12
80010dfe:	00 00       	add	r0,r0
80010e00:	00 00       	add	r0,r0
80010e02:	0c b8       	st.h	r6++,r8

80010e04 <_fstat_host>:
80010e04:	30 98       	mov	r8,9
80010e06:	d6 73       	breakpoint
80010e08:	3f fc       	mov	r12,-1
80010e0a:	35 8b       	mov	r11,88
80010e0c:	58 0c       	cp.w	r12,0
80010e0e:	5e 4c       	retge	r12
80010e10:	48 2a       	lddpc	r10,80010e18 <_fstat_host+0x14>
80010e12:	95 0b       	st.w	r10[0x0],r11
80010e14:	5e fc       	retal	r12
80010e16:	00 00       	add	r0,r0
80010e18:	00 00       	add	r0,r0
80010e1a:	0c b8       	st.h	r6++,r8

80010e1c <_fstat>:
80010e1c:	d4 21       	pushm	r4-r7,lr
80010e1e:	21 0d       	sub	sp,64
80010e20:	16 97       	mov	r7,r11
80010e22:	1a 9b       	mov	r11,sp
80010e24:	f0 1f 00 11 	mcall	80010e68 <_fstat+0x4c>
80010e28:	c0 34       	brge	80010e2e <_fstat+0x12>
80010e2a:	3f fc       	mov	r12,-1
80010e2c:	c1 c8       	rjmp	80010e64 <_fstat+0x48>
80010e2e:	40 08       	lddsp	r8,sp[0x0]
80010e30:	ae 08       	st.h	r7[0x0],r8
80010e32:	40 18       	lddsp	r8,sp[0x4]
80010e34:	ae 18       	st.h	r7[0x2],r8
80010e36:	40 28       	lddsp	r8,sp[0x8]
80010e38:	8f 18       	st.w	r7[0x4],r8
80010e3a:	40 38       	lddsp	r8,sp[0xc]
80010e3c:	ae 48       	st.h	r7[0x8],r8
80010e3e:	40 48       	lddsp	r8,sp[0x10]
80010e40:	ae 58       	st.h	r7[0xa],r8
80010e42:	40 58       	lddsp	r8,sp[0x14]
80010e44:	ae 68       	st.h	r7[0xc],r8
80010e46:	40 68       	lddsp	r8,sp[0x18]
80010e48:	ae 78       	st.h	r7[0xe],r8
80010e4a:	40 88       	lddsp	r8,sp[0x20]
80010e4c:	8f 48       	st.w	r7[0x10],r8
80010e4e:	40 a8       	lddsp	r8,sp[0x28]
80010e50:	8f b8       	st.w	r7[0x2c],r8
80010e52:	40 c8       	lddsp	r8,sp[0x30]
80010e54:	8f c8       	st.w	r7[0x30],r8
80010e56:	40 d8       	lddsp	r8,sp[0x34]
80010e58:	8f 58       	st.w	r7[0x14],r8
80010e5a:	40 e8       	lddsp	r8,sp[0x38]
80010e5c:	30 0c       	mov	r12,0
80010e5e:	8f 78       	st.w	r7[0x1c],r8
80010e60:	40 f8       	lddsp	r8,sp[0x3c]
80010e62:	8f 98       	st.w	r7[0x24],r8
80010e64:	2f 0d       	sub	sp,-64
80010e66:	d8 22       	popm	r4-r7,pc
80010e68:	80 01       	ld.sh	r1,r0[0x0]
80010e6a:	0e 04       	add	r4,r7

80010e6c <_sbrk>:
80010e6c:	d4 01       	pushm	lr
80010e6e:	48 c8       	lddpc	r8,80010e9c <_sbrk+0x30>
80010e70:	70 09       	ld.w	r9,r8[0x0]
80010e72:	58 09       	cp.w	r9,0
80010e74:	c0 31       	brne	80010e7a <_sbrk+0xe>
80010e76:	48 b9       	lddpc	r9,80010ea0 <_sbrk+0x34>
80010e78:	91 09       	st.w	r8[0x0],r9
80010e7a:	48 99       	lddpc	r9,80010e9c <_sbrk+0x30>
80010e7c:	48 aa       	lddpc	r10,80010ea4 <_sbrk+0x38>
80010e7e:	72 08       	ld.w	r8,r9[0x0]
80010e80:	f0 0c 00 0c 	add	r12,r8,r12
80010e84:	14 3c       	cp.w	r12,r10
80010e86:	e0 8b 00 04 	brhi	80010e8e <_sbrk+0x22>
80010e8a:	93 0c       	st.w	r9[0x0],r12
80010e8c:	c0 68       	rjmp	80010e98 <_sbrk+0x2c>
80010e8e:	f0 1f 00 07 	mcall	80010ea8 <_sbrk+0x3c>
80010e92:	30 c8       	mov	r8,12
80010e94:	99 08       	st.w	r12[0x0],r8
80010e96:	3f f8       	mov	r8,-1
80010e98:	10 9c       	mov	r12,r8
80010e9a:	d8 02       	popm	pc
80010e9c:	00 00       	add	r0,r0
80010e9e:	08 04       	add	r4,r4
80010ea0:	00 00       	add	r0,r0
80010ea2:	0c c0       	st.b	r6++,r0
80010ea4:	00 00       	add	r0,r0
80010ea6:	f0 00       	*unknown*
80010ea8:	80 01       	ld.sh	r1,r0[0x0]
80010eaa:	0f 60       	ld.uh	r0,--r7

80010eac <_write_r>:
80010eac:	d4 21       	pushm	r4-r7,lr
80010eae:	16 98       	mov	r8,r11
80010eb0:	18 97       	mov	r7,r12
80010eb2:	10 9c       	mov	r12,r8
80010eb4:	30 08       	mov	r8,0
80010eb6:	14 9b       	mov	r11,r10
80010eb8:	48 66       	lddpc	r6,80010ed0 <_write_r+0x24>
80010eba:	12 9a       	mov	r10,r9
80010ebc:	8d 08       	st.w	r6[0x0],r8
80010ebe:	f0 1f 00 06 	mcall	80010ed4 <_write_r+0x28>
80010ec2:	5b fc       	cp.w	r12,-1
80010ec4:	c0 51       	brne	80010ece <_write_r+0x22>
80010ec6:	6c 08       	ld.w	r8,r6[0x0]
80010ec8:	58 08       	cp.w	r8,0
80010eca:	ef f8 1a 03 	st.wne	r7[0xc],r8
80010ece:	d8 22       	popm	r4-r7,pc
80010ed0:	00 00       	add	r0,r0
80010ed2:	0c b8       	st.h	r6++,r8
80010ed4:	80 01       	ld.sh	r1,r0[0x0]
80010ed6:	0d d4       	ld.ub	r4,r6[0x5]

80010ed8 <_calloc_r>:
80010ed8:	d4 21       	pushm	r4-r7,lr
80010eda:	f4 0b 02 4b 	mul	r11,r10,r11
80010ede:	f0 1f 00 15 	mcall	80010f30 <_calloc_r+0x58>
80010ee2:	18 97       	mov	r7,r12
80010ee4:	c2 30       	breq	80010f2a <_calloc_r+0x52>
80010ee6:	f8 fa ff fc 	ld.w	r10,r12[-4]
80010eea:	e0 1a ff fc 	andl	r10,0xfffc
80010eee:	20 4a       	sub	r10,4
80010ef0:	e0 4a 00 24 	cp.w	r10,36
80010ef4:	e0 8b 00 18 	brhi	80010f24 <_calloc_r+0x4c>
80010ef8:	18 98       	mov	r8,r12
80010efa:	59 3a       	cp.w	r10,19
80010efc:	e0 88 00 0f 	brls	80010f1a <_calloc_r+0x42>
80010f00:	30 09       	mov	r9,0
80010f02:	10 a9       	st.w	r8++,r9
80010f04:	10 a9       	st.w	r8++,r9
80010f06:	59 ba       	cp.w	r10,27
80010f08:	e0 88 00 09 	brls	80010f1a <_calloc_r+0x42>
80010f0c:	10 a9       	st.w	r8++,r9
80010f0e:	10 a9       	st.w	r8++,r9
80010f10:	e0 4a 00 24 	cp.w	r10,36
80010f14:	c0 31       	brne	80010f1a <_calloc_r+0x42>
80010f16:	10 a9       	st.w	r8++,r9
80010f18:	10 a9       	st.w	r8++,r9
80010f1a:	30 09       	mov	r9,0
80010f1c:	10 a9       	st.w	r8++,r9
80010f1e:	91 19       	st.w	r8[0x4],r9
80010f20:	91 09       	st.w	r8[0x0],r9
80010f22:	c0 48       	rjmp	80010f2a <_calloc_r+0x52>
80010f24:	30 0b       	mov	r11,0
80010f26:	f0 1f 00 04 	mcall	80010f34 <_calloc_r+0x5c>
80010f2a:	0e 9c       	mov	r12,r7
80010f2c:	d8 22       	popm	r4-r7,pc
80010f2e:	00 00       	add	r0,r0
80010f30:	80 00       	ld.sh	r0,r0[0x0]
80010f32:	fe bc       	*unknown*
80010f34:	80 00       	ld.sh	r0,r0[0x0]
80010f36:	c3 e2       	brcc	80010fb2 <_fclose_r+0x46>

80010f38 <_close_r>:
80010f38:	d4 21       	pushm	r4-r7,lr
80010f3a:	30 08       	mov	r8,0
80010f3c:	18 97       	mov	r7,r12
80010f3e:	48 76       	lddpc	r6,80010f58 <_close_r+0x20>
80010f40:	16 9c       	mov	r12,r11
80010f42:	8d 08       	st.w	r6[0x0],r8
80010f44:	f0 1f 00 06 	mcall	80010f5c <_close_r+0x24>
80010f48:	5b fc       	cp.w	r12,-1
80010f4a:	c0 51       	brne	80010f54 <_close_r+0x1c>
80010f4c:	6c 08       	ld.w	r8,r6[0x0]
80010f4e:	58 08       	cp.w	r8,0
80010f50:	ef f8 1a 03 	st.wne	r7[0xc],r8
80010f54:	d8 22       	popm	r4-r7,pc
80010f56:	00 00       	add	r0,r0
80010f58:	00 00       	add	r0,r0
80010f5a:	0c b8       	st.h	r6++,r8
80010f5c:	80 01       	ld.sh	r1,r0[0x0]
80010f5e:	0d 8c       	ld.ub	r12,r6[0x0]

80010f60 <__errno>:
80010f60:	48 28       	lddpc	r8,80010f68 <__errno+0x8>
80010f62:	70 0c       	ld.w	r12,r8[0x0]
80010f64:	2f 4c       	sub	r12,-12
80010f66:	5e fc       	retal	r12
80010f68:	00 00       	add	r0,r0
80010f6a:	01 ac       	ld.ub	r12,r0[0x2]

80010f6c <_fclose_r>:
80010f6c:	d4 21       	pushm	r4-r7,lr
80010f6e:	18 96       	mov	r6,r12
80010f70:	16 97       	mov	r7,r11
80010f72:	58 0b       	cp.w	r11,0
80010f74:	c0 31       	brne	80010f7a <_fclose_r+0xe>
80010f76:	16 95       	mov	r5,r11
80010f78:	c5 08       	rjmp	80011018 <_fclose_r+0xac>
80010f7a:	f0 1f 00 29 	mcall	8001101c <_fclose_r+0xb0>
80010f7e:	58 06       	cp.w	r6,0
80010f80:	c0 70       	breq	80010f8e <_fclose_r+0x22>
80010f82:	6c 68       	ld.w	r8,r6[0x18]
80010f84:	58 08       	cp.w	r8,0
80010f86:	c0 41       	brne	80010f8e <_fclose_r+0x22>
80010f88:	0c 9c       	mov	r12,r6
80010f8a:	f0 1f 00 26 	mcall	80011020 <_fclose_r+0xb4>
80010f8e:	4a 68       	lddpc	r8,80011024 <_fclose_r+0xb8>
80010f90:	10 37       	cp.w	r7,r8
80010f92:	c0 31       	brne	80010f98 <_fclose_r+0x2c>
80010f94:	6c 07       	ld.w	r7,r6[0x0]
80010f96:	c0 a8       	rjmp	80010faa <_fclose_r+0x3e>
80010f98:	4a 48       	lddpc	r8,80011028 <_fclose_r+0xbc>
80010f9a:	10 37       	cp.w	r7,r8
80010f9c:	c0 31       	brne	80010fa2 <_fclose_r+0x36>
80010f9e:	6c 17       	ld.w	r7,r6[0x4]
80010fa0:	c0 58       	rjmp	80010faa <_fclose_r+0x3e>
80010fa2:	4a 38       	lddpc	r8,8001102c <_fclose_r+0xc0>
80010fa4:	10 37       	cp.w	r7,r8
80010fa6:	ed f7 00 02 	ld.weq	r7,r6[0x8]
80010faa:	8e 69       	ld.sh	r9,r7[0xc]
80010fac:	30 08       	mov	r8,0
80010fae:	f0 09 19 00 	cp.h	r9,r8
80010fb2:	c0 51       	brne	80010fbc <_fclose_r+0x50>
80010fb4:	f0 1f 00 1f 	mcall	80011030 <_fclose_r+0xc4>
80010fb8:	30 05       	mov	r5,0
80010fba:	c2 f8       	rjmp	80011018 <_fclose_r+0xac>
80010fbc:	0e 9b       	mov	r11,r7
80010fbe:	0c 9c       	mov	r12,r6
80010fc0:	f0 1f 00 1d 	mcall	80011034 <_fclose_r+0xc8>
80010fc4:	6e c8       	ld.w	r8,r7[0x30]
80010fc6:	18 95       	mov	r5,r12
80010fc8:	58 08       	cp.w	r8,0
80010fca:	c0 60       	breq	80010fd6 <_fclose_r+0x6a>
80010fcc:	6e 8b       	ld.w	r11,r7[0x20]
80010fce:	0c 9c       	mov	r12,r6
80010fd0:	5d 18       	icall	r8
80010fd2:	f9 b5 05 ff 	movlt	r5,-1
80010fd6:	8e 68       	ld.sh	r8,r7[0xc]
80010fd8:	ed b8 00 07 	bld	r8,0x7
80010fdc:	c0 51       	brne	80010fe6 <_fclose_r+0x7a>
80010fde:	6e 4b       	ld.w	r11,r7[0x10]
80010fe0:	0c 9c       	mov	r12,r6
80010fe2:	f0 1f 00 16 	mcall	80011038 <_fclose_r+0xcc>
80010fe6:	6e db       	ld.w	r11,r7[0x34]
80010fe8:	58 0b       	cp.w	r11,0
80010fea:	c0 a0       	breq	80010ffe <_fclose_r+0x92>
80010fec:	ee c8 ff bc 	sub	r8,r7,-68
80010ff0:	10 3b       	cp.w	r11,r8
80010ff2:	c0 40       	breq	80010ffa <_fclose_r+0x8e>
80010ff4:	0c 9c       	mov	r12,r6
80010ff6:	f0 1f 00 11 	mcall	80011038 <_fclose_r+0xcc>
80010ffa:	30 08       	mov	r8,0
80010ffc:	8f d8       	st.w	r7[0x34],r8
80010ffe:	6f 2b       	ld.w	r11,r7[0x48]
80011000:	58 0b       	cp.w	r11,0
80011002:	c0 70       	breq	80011010 <_fclose_r+0xa4>
80011004:	0c 9c       	mov	r12,r6
80011006:	f0 1f 00 0d 	mcall	80011038 <_fclose_r+0xcc>
8001100a:	30 08       	mov	r8,0
8001100c:	ef 48 00 48 	st.w	r7[72],r8
80011010:	30 08       	mov	r8,0
80011012:	ae 68       	st.h	r7[0xc],r8
80011014:	f0 1f 00 07 	mcall	80011030 <_fclose_r+0xc4>
80011018:	0a 9c       	mov	r12,r5
8001101a:	d8 22       	popm	r4-r7,pc
8001101c:	80 00       	ld.sh	r0,r0[0x0]
8001101e:	f6 fc 80 00 	ld.w	r12,r11[-32768]
80011022:	f7 c0       	*unknown*
80011024:	80 01       	ld.sh	r1,r0[0x0]
80011026:	21 38       	sub	r8,19
80011028:	80 01       	ld.sh	r1,r0[0x0]
8001102a:	21 58       	sub	r8,21
8001102c:	80 01       	ld.sh	r1,r0[0x0]
8001102e:	21 78       	sub	r8,23
80011030:	80 00       	ld.sh	r0,r0[0x0]
80011032:	f6 fe 80 00 	ld.w	lr,r11[-32768]
80011036:	f5 e4 80 00 	sthh.w	r0[r0],r10:b,r4:b
8001103a:	f9 18 d4 01 	ld.uh	r8,r12[-11263]

8001103c <fclose>:
8001103c:	d4 01       	pushm	lr
8001103e:	48 48       	lddpc	r8,8001104c <fclose+0x10>
80011040:	18 9b       	mov	r11,r12
80011042:	70 0c       	ld.w	r12,r8[0x0]
80011044:	f0 1f 00 03 	mcall	80011050 <fclose+0x14>
80011048:	d8 02       	popm	pc
8001104a:	00 00       	add	r0,r0
8001104c:	00 00       	add	r0,r0
8001104e:	01 ac       	ld.ub	r12,r0[0x2]
80011050:	80 01       	ld.sh	r1,r0[0x0]
80011052:	0f 6c       	ld.uh	r12,--r7

80011054 <_fstat_r>:
80011054:	d4 21       	pushm	r4-r7,lr
80011056:	16 98       	mov	r8,r11
80011058:	18 97       	mov	r7,r12
8001105a:	10 9c       	mov	r12,r8
8001105c:	30 08       	mov	r8,0
8001105e:	48 76       	lddpc	r6,80011078 <_fstat_r+0x24>
80011060:	14 9b       	mov	r11,r10
80011062:	8d 08       	st.w	r6[0x0],r8
80011064:	f0 1f 00 06 	mcall	8001107c <_fstat_r+0x28>
80011068:	5b fc       	cp.w	r12,-1
8001106a:	c0 51       	brne	80011074 <_fstat_r+0x20>
8001106c:	6c 08       	ld.w	r8,r6[0x0]
8001106e:	58 08       	cp.w	r8,0
80011070:	ef f8 1a 03 	st.wne	r7[0xc],r8
80011074:	d8 22       	popm	r4-r7,pc
80011076:	00 00       	add	r0,r0
80011078:	00 00       	add	r0,r0
8001107a:	0c b8       	st.h	r6++,r8
8001107c:	80 01       	ld.sh	r1,r0[0x0]
8001107e:	0e 1c       	sub	r12,r7

80011080 <_lseek_r>:
80011080:	d4 21       	pushm	r4-r7,lr
80011082:	16 98       	mov	r8,r11
80011084:	18 97       	mov	r7,r12
80011086:	10 9c       	mov	r12,r8
80011088:	30 08       	mov	r8,0
8001108a:	14 9b       	mov	r11,r10
8001108c:	48 66       	lddpc	r6,800110a4 <_lseek_r+0x24>
8001108e:	12 9a       	mov	r10,r9
80011090:	8d 08       	st.w	r6[0x0],r8
80011092:	f0 1f 00 06 	mcall	800110a8 <_lseek_r+0x28>
80011096:	5b fc       	cp.w	r12,-1
80011098:	c0 51       	brne	800110a2 <_lseek_r+0x22>
8001109a:	6c 08       	ld.w	r8,r6[0x0]
8001109c:	58 08       	cp.w	r8,0
8001109e:	ef f8 1a 03 	st.wne	r7[0xc],r8
800110a2:	d8 22       	popm	r4-r7,pc
800110a4:	00 00       	add	r0,r0
800110a6:	0c b8       	st.h	r6++,r8
800110a8:	80 01       	ld.sh	r1,r0[0x0]
800110aa:	0d a4       	ld.ub	r4,r6[0x2]

800110ac <_read_r>:
800110ac:	d4 21       	pushm	r4-r7,lr
800110ae:	16 98       	mov	r8,r11
800110b0:	18 97       	mov	r7,r12
800110b2:	10 9c       	mov	r12,r8
800110b4:	30 08       	mov	r8,0
800110b6:	14 9b       	mov	r11,r10
800110b8:	48 66       	lddpc	r6,800110d0 <_read_r+0x24>
800110ba:	12 9a       	mov	r10,r9
800110bc:	8d 08       	st.w	r6[0x0],r8
800110be:	f0 1f 00 06 	mcall	800110d4 <_read_r+0x28>
800110c2:	5b fc       	cp.w	r12,-1
800110c4:	c0 51       	brne	800110ce <_read_r+0x22>
800110c6:	6c 08       	ld.w	r8,r6[0x0]
800110c8:	58 08       	cp.w	r8,0
800110ca:	ef f8 1a 03 	st.wne	r7[0xc],r8
800110ce:	d8 22       	popm	r4-r7,pc
800110d0:	00 00       	add	r0,r0
800110d2:	0c b8       	st.h	r6++,r8
800110d4:	80 01       	ld.sh	r1,r0[0x0]
800110d6:	0d bc       	ld.ub	r12,r6[0x3]

800110d8 <__avr32_f64_to_u32>:
800110d8:	58 0b       	cp.w	r11,0
800110da:	5e 6d       	retmi	0

800110dc <__avr32_f64_to_s32>:
800110dc:	f6 0c 15 01 	lsl	r12,r11,0x1
800110e0:	b5 9c       	lsr	r12,0x15
800110e2:	e0 2c 03 ff 	sub	r12,1023
800110e6:	5e 3d       	retlo	0
800110e8:	f8 0c 11 1f 	rsub	r12,r12,31
800110ec:	16 99       	mov	r9,r11
800110ee:	ab 7b       	lsl	r11,0xb
800110f0:	bf bb       	sbr	r11,0x1f
800110f2:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
800110f6:	f6 0c 0a 4b 	lsr	r11,r11,r12
800110fa:	a1 79       	lsl	r9,0x1
800110fc:	5e 2b       	reths	r11
800110fe:	5c 3b       	neg	r11
80011100:	5e fb       	retal	r11

80011102 <__avr32_f64_cmp_eq>:
80011102:	10 3a       	cp.w	r10,r8
80011104:	f2 0b 13 00 	cpc	r11,r9
80011108:	c0 80       	breq	80011118 <__avr32_f64_cmp_eq+0x16>
8001110a:	a1 7b       	lsl	r11,0x1
8001110c:	a1 79       	lsl	r9,0x1
8001110e:	14 4b       	or	r11,r10
80011110:	12 4b       	or	r11,r9
80011112:	10 4b       	or	r11,r8
80011114:	5e 0f       	reteq	1
80011116:	5e fd       	retal	0
80011118:	a1 7b       	lsl	r11,0x1
8001111a:	fc 1c ff e0 	movh	r12,0xffe0
8001111e:	58 0a       	cp.w	r10,0
80011120:	f8 0b 13 00 	cpc	r11,r12
80011124:	5e 8f       	retls	1
80011126:	5e fd       	retal	0

80011128 <__avr32_f64_cmp_ge>:
80011128:	1a de       	st.w	--sp,lr
8001112a:	1a d7       	st.w	--sp,r7
8001112c:	a1 7b       	lsl	r11,0x1
8001112e:	5f 3c       	srlo	r12
80011130:	a1 79       	lsl	r9,0x1
80011132:	5f 37       	srlo	r7
80011134:	5c fc       	rol	r12
80011136:	fc 1e ff e0 	movh	lr,0xffe0
8001113a:	58 0a       	cp.w	r10,0
8001113c:	fc 0b 13 00 	cpc	r11,lr
80011140:	e0 8b 00 1d 	brhi	8001117a <__avr32_f64_cmp_ge+0x52>
80011144:	58 08       	cp.w	r8,0
80011146:	fc 09 13 00 	cpc	r9,lr
8001114a:	e0 8b 00 18 	brhi	8001117a <__avr32_f64_cmp_ge+0x52>
8001114e:	58 0b       	cp.w	r11,0
80011150:	f5 ba 00 00 	subfeq	r10,0
80011154:	c1 50       	breq	8001117e <__avr32_f64_cmp_ge+0x56>
80011156:	1b 07       	ld.w	r7,sp++
80011158:	1b 0e       	ld.w	lr,sp++
8001115a:	58 3c       	cp.w	r12,3
8001115c:	c0 a0       	breq	80011170 <__avr32_f64_cmp_ge+0x48>
8001115e:	58 1c       	cp.w	r12,1
80011160:	c0 33       	brcs	80011166 <__avr32_f64_cmp_ge+0x3e>
80011162:	5e 0f       	reteq	1
80011164:	5e 1d       	retne	0
80011166:	10 3a       	cp.w	r10,r8
80011168:	f2 0b 13 00 	cpc	r11,r9
8001116c:	5e 2f       	reths	1
8001116e:	5e 3d       	retlo	0
80011170:	14 38       	cp.w	r8,r10
80011172:	f6 09 13 00 	cpc	r9,r11
80011176:	5e 2f       	reths	1
80011178:	5e 3d       	retlo	0
8001117a:	1b 07       	ld.w	r7,sp++
8001117c:	d8 0a       	popm	pc,r12=0
8001117e:	58 17       	cp.w	r7,1
80011180:	5f 0c       	sreq	r12
80011182:	58 09       	cp.w	r9,0
80011184:	f5 b8 00 00 	subfeq	r8,0
80011188:	1b 07       	ld.w	r7,sp++
8001118a:	1b 0e       	ld.w	lr,sp++
8001118c:	5e 0f       	reteq	1
8001118e:	5e fc       	retal	r12

80011190 <__avr32_f64_cmp_lt>:
80011190:	1a de       	st.w	--sp,lr
80011192:	1a d7       	st.w	--sp,r7
80011194:	a1 7b       	lsl	r11,0x1
80011196:	5f 3c       	srlo	r12
80011198:	a1 79       	lsl	r9,0x1
8001119a:	5f 37       	srlo	r7
8001119c:	5c fc       	rol	r12
8001119e:	fc 1e ff e0 	movh	lr,0xffe0
800111a2:	58 0a       	cp.w	r10,0
800111a4:	fc 0b 13 00 	cpc	r11,lr
800111a8:	e0 8b 00 1d 	brhi	800111e2 <__avr32_f64_cmp_lt+0x52>
800111ac:	58 08       	cp.w	r8,0
800111ae:	fc 09 13 00 	cpc	r9,lr
800111b2:	e0 8b 00 18 	brhi	800111e2 <__avr32_f64_cmp_lt+0x52>
800111b6:	58 0b       	cp.w	r11,0
800111b8:	f5 ba 00 00 	subfeq	r10,0
800111bc:	c1 50       	breq	800111e6 <__avr32_f64_cmp_lt+0x56>
800111be:	1b 07       	ld.w	r7,sp++
800111c0:	1b 0e       	ld.w	lr,sp++
800111c2:	58 3c       	cp.w	r12,3
800111c4:	c0 a0       	breq	800111d8 <__avr32_f64_cmp_lt+0x48>
800111c6:	58 1c       	cp.w	r12,1
800111c8:	c0 33       	brcs	800111ce <__avr32_f64_cmp_lt+0x3e>
800111ca:	5e 0d       	reteq	0
800111cc:	5e 1f       	retne	1
800111ce:	10 3a       	cp.w	r10,r8
800111d0:	f2 0b 13 00 	cpc	r11,r9
800111d4:	5e 2d       	reths	0
800111d6:	5e 3f       	retlo	1
800111d8:	14 38       	cp.w	r8,r10
800111da:	f6 09 13 00 	cpc	r9,r11
800111de:	5e 2d       	reths	0
800111e0:	5e 3f       	retlo	1
800111e2:	1b 07       	ld.w	r7,sp++
800111e4:	d8 0a       	popm	pc,r12=0
800111e6:	58 17       	cp.w	r7,1
800111e8:	5f 1c       	srne	r12
800111ea:	58 09       	cp.w	r9,0
800111ec:	f5 b8 00 00 	subfeq	r8,0
800111f0:	1b 07       	ld.w	r7,sp++
800111f2:	1b 0e       	ld.w	lr,sp++
800111f4:	5e 0d       	reteq	0
800111f6:	5e fc       	retal	r12

800111f8 <__avr32_f64_div>:
800111f8:	eb cd 40 ff 	pushm	r0-r7,lr
800111fc:	f7 e9 20 0e 	eor	lr,r11,r9
80011200:	f6 07 16 14 	lsr	r7,r11,0x14
80011204:	a9 7b       	lsl	r11,0x9
80011206:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
8001120a:	a9 7a       	lsl	r10,0x9
8001120c:	bd bb       	sbr	r11,0x1d
8001120e:	e4 1b 3f ff 	andh	r11,0x3fff
80011212:	ab d7       	cbr	r7,0xb
80011214:	e0 80 00 cc 	breq	800113ac <__avr32_f64_div_round_subnormal+0x54>
80011218:	e0 47 07 ff 	cp.w	r7,2047
8001121c:	e0 84 00 b5 	brge	80011386 <__avr32_f64_div_round_subnormal+0x2e>
80011220:	f2 06 16 14 	lsr	r6,r9,0x14
80011224:	a9 79       	lsl	r9,0x9
80011226:	f3 e8 13 79 	or	r9,r9,r8>>0x17
8001122a:	a9 78       	lsl	r8,0x9
8001122c:	bd b9       	sbr	r9,0x1d
8001122e:	e4 19 3f ff 	andh	r9,0x3fff
80011232:	ab d6       	cbr	r6,0xb
80011234:	e0 80 00 e2 	breq	800113f8 <__avr32_f64_div_round_subnormal+0xa0>
80011238:	e0 46 07 ff 	cp.w	r6,2047
8001123c:	e0 84 00 b2 	brge	800113a0 <__avr32_f64_div_round_subnormal+0x48>
80011240:	0c 17       	sub	r7,r6
80011242:	fe 37 fc 01 	sub	r7,-1023
80011246:	fc 1c 80 00 	movh	r12,0x8000
8001124a:	f8 03 16 01 	lsr	r3,r12,0x1
8001124e:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
80011252:	5c d4       	com	r4
80011254:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
80011258:	e6 09 06 44 	mulu.d	r4,r3,r9
8001125c:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80011260:	e6 05 06 44 	mulu.d	r4,r3,r5
80011264:	ea 03 15 02 	lsl	r3,r5,0x2
80011268:	e6 09 06 44 	mulu.d	r4,r3,r9
8001126c:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80011270:	e6 05 06 44 	mulu.d	r4,r3,r5
80011274:	ea 03 15 02 	lsl	r3,r5,0x2
80011278:	e6 09 06 44 	mulu.d	r4,r3,r9
8001127c:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80011280:	e6 05 06 44 	mulu.d	r4,r3,r5
80011284:	ea 03 15 02 	lsl	r3,r5,0x2
80011288:	e6 08 06 40 	mulu.d	r0,r3,r8
8001128c:	e4 09 07 40 	macu.d	r0,r2,r9
80011290:	e6 09 06 44 	mulu.d	r4,r3,r9
80011294:	02 04       	add	r4,r1
80011296:	5c 05       	acr	r5
80011298:	a3 65       	lsl	r5,0x2
8001129a:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
8001129e:	a3 64       	lsl	r4,0x2
800112a0:	5c 34       	neg	r4
800112a2:	f8 05 01 45 	sbc	r5,r12,r5
800112a6:	e6 04 06 40 	mulu.d	r0,r3,r4
800112aa:	e4 05 07 40 	macu.d	r0,r2,r5
800112ae:	e6 05 06 44 	mulu.d	r4,r3,r5
800112b2:	02 04       	add	r4,r1
800112b4:	5c 05       	acr	r5
800112b6:	ea 03 15 02 	lsl	r3,r5,0x2
800112ba:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
800112be:	e8 02 15 02 	lsl	r2,r4,0x2
800112c2:	e6 08 06 40 	mulu.d	r0,r3,r8
800112c6:	e4 09 07 40 	macu.d	r0,r2,r9
800112ca:	e6 09 06 44 	mulu.d	r4,r3,r9
800112ce:	02 04       	add	r4,r1
800112d0:	5c 05       	acr	r5
800112d2:	a3 65       	lsl	r5,0x2
800112d4:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
800112d8:	a3 64       	lsl	r4,0x2
800112da:	5c 34       	neg	r4
800112dc:	f8 05 01 45 	sbc	r5,r12,r5
800112e0:	e6 04 06 40 	mulu.d	r0,r3,r4
800112e4:	e4 05 07 40 	macu.d	r0,r2,r5
800112e8:	e6 05 06 44 	mulu.d	r4,r3,r5
800112ec:	02 04       	add	r4,r1
800112ee:	5c 05       	acr	r5
800112f0:	ea 03 15 02 	lsl	r3,r5,0x2
800112f4:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
800112f8:	e8 02 15 02 	lsl	r2,r4,0x2
800112fc:	e6 0a 06 40 	mulu.d	r0,r3,r10
80011300:	e4 0b 07 40 	macu.d	r0,r2,r11
80011304:	e6 0b 06 42 	mulu.d	r2,r3,r11
80011308:	02 02       	add	r2,r1
8001130a:	5c 03       	acr	r3
8001130c:	ed b3 00 1c 	bld	r3,0x1c
80011310:	c0 90       	breq	80011322 <__avr32_f64_div+0x12a>
80011312:	a1 72       	lsl	r2,0x1
80011314:	5c f3       	rol	r3
80011316:	20 17       	sub	r7,1
80011318:	a3 9a       	lsr	r10,0x3
8001131a:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
8001131e:	a3 9b       	lsr	r11,0x3
80011320:	c0 58       	rjmp	8001132a <__avr32_f64_div+0x132>
80011322:	a5 8a       	lsr	r10,0x4
80011324:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
80011328:	a5 8b       	lsr	r11,0x4
8001132a:	58 07       	cp.w	r7,0
8001132c:	e0 8a 00 8b 	brle	80011442 <__avr32_f64_div_res_subnormal>
80011330:	e0 12 ff 00 	andl	r2,0xff00
80011334:	e8 12 00 80 	orl	r2,0x80
80011338:	e6 08 06 40 	mulu.d	r0,r3,r8
8001133c:	e4 09 07 40 	macu.d	r0,r2,r9
80011340:	e4 08 06 44 	mulu.d	r4,r2,r8
80011344:	e6 09 06 48 	mulu.d	r8,r3,r9
80011348:	00 05       	add	r5,r0
8001134a:	f0 01 00 48 	adc	r8,r8,r1
8001134e:	5c 09       	acr	r9
80011350:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
80011354:	58 04       	cp.w	r4,0
80011356:	5c 25       	cpc	r5

80011358 <__avr32_f64_div_round_subnormal>:
80011358:	f4 08 13 00 	cpc	r8,r10
8001135c:	f6 09 13 00 	cpc	r9,r11
80011360:	5f 36       	srlo	r6
80011362:	f8 06 17 00 	moveq	r6,r12
80011366:	e4 0a 16 08 	lsr	r10,r2,0x8
8001136a:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
8001136e:	e6 0b 16 08 	lsr	r11,r3,0x8
80011372:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80011376:	ed be 00 1f 	bld	lr,0x1f
8001137a:	ef bb 00 1f 	bst	r11,0x1f
8001137e:	0c 0a       	add	r10,r6
80011380:	5c 0b       	acr	r11
80011382:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80011386:	e4 1b 00 0f 	andh	r11,0xf
8001138a:	14 4b       	or	r11,r10
8001138c:	e0 81 00 a7 	brne	800114da <__avr32_f64_div_res_subnormal+0x98>
80011390:	f2 06 16 14 	lsr	r6,r9,0x14
80011394:	ab d6       	cbr	r6,0xb
80011396:	e0 46 07 ff 	cp.w	r6,2047
8001139a:	e0 81 00 a4 	brne	800114e2 <__avr32_f64_div_res_subnormal+0xa0>
8001139e:	c9 e8       	rjmp	800114da <__avr32_f64_div_res_subnormal+0x98>
800113a0:	e4 19 00 0f 	andh	r9,0xf
800113a4:	10 49       	or	r9,r8
800113a6:	e0 81 00 9a 	brne	800114da <__avr32_f64_div_res_subnormal+0x98>
800113aa:	c9 28       	rjmp	800114ce <__avr32_f64_div_res_subnormal+0x8c>
800113ac:	a3 7b       	lsl	r11,0x3
800113ae:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
800113b2:	a3 7a       	lsl	r10,0x3
800113b4:	f5 eb 10 04 	or	r4,r10,r11
800113b8:	e0 80 00 a0 	breq	800114f8 <__avr32_f64_div_op1_zero>
800113bc:	f6 04 12 00 	clz	r4,r11
800113c0:	c1 70       	breq	800113ee <__avr32_f64_div_round_subnormal+0x96>
800113c2:	c0 c3       	brcs	800113da <__avr32_f64_div_round_subnormal+0x82>
800113c4:	e8 05 11 20 	rsub	r5,r4,32
800113c8:	f6 04 09 4b 	lsl	r11,r11,r4
800113cc:	f4 05 0a 45 	lsr	r5,r10,r5
800113d0:	0a 4b       	or	r11,r5
800113d2:	f4 04 09 4a 	lsl	r10,r10,r4
800113d6:	08 17       	sub	r7,r4
800113d8:	c0 b8       	rjmp	800113ee <__avr32_f64_div_round_subnormal+0x96>
800113da:	f4 04 12 00 	clz	r4,r10
800113de:	f9 b4 03 00 	movlo	r4,0
800113e2:	f7 b4 02 e0 	subhs	r4,-32
800113e6:	f4 04 09 4b 	lsl	r11,r10,r4
800113ea:	30 0a       	mov	r10,0
800113ec:	08 17       	sub	r7,r4
800113ee:	a3 8a       	lsr	r10,0x2
800113f0:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
800113f4:	a3 8b       	lsr	r11,0x2
800113f6:	c1 1b       	rjmp	80011218 <__avr32_f64_div+0x20>
800113f8:	a3 79       	lsl	r9,0x3
800113fa:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
800113fe:	a3 78       	lsl	r8,0x3
80011400:	f3 e8 10 04 	or	r4,r9,r8
80011404:	c6 f0       	breq	800114e2 <__avr32_f64_div_res_subnormal+0xa0>
80011406:	f2 04 12 00 	clz	r4,r9
8001140a:	c1 70       	breq	80011438 <__avr32_f64_div_round_subnormal+0xe0>
8001140c:	c0 c3       	brcs	80011424 <__avr32_f64_div_round_subnormal+0xcc>
8001140e:	e8 05 11 20 	rsub	r5,r4,32
80011412:	f2 04 09 49 	lsl	r9,r9,r4
80011416:	f0 05 0a 45 	lsr	r5,r8,r5
8001141a:	0a 49       	or	r9,r5
8001141c:	f0 04 09 48 	lsl	r8,r8,r4
80011420:	08 16       	sub	r6,r4
80011422:	c0 b8       	rjmp	80011438 <__avr32_f64_div_round_subnormal+0xe0>
80011424:	f0 04 12 00 	clz	r4,r8
80011428:	f9 b4 03 00 	movlo	r4,0
8001142c:	f7 b4 02 e0 	subhs	r4,-32
80011430:	f0 04 09 49 	lsl	r9,r8,r4
80011434:	30 08       	mov	r8,0
80011436:	08 16       	sub	r6,r4
80011438:	a3 88       	lsr	r8,0x2
8001143a:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
8001143e:	a3 89       	lsr	r9,0x2
80011440:	cf ca       	rjmp	80011238 <__avr32_f64_div+0x40>

80011442 <__avr32_f64_div_res_subnormal>:
80011442:	5c 37       	neg	r7
80011444:	2f f7       	sub	r7,-1
80011446:	f1 b7 04 c0 	satu	r7,0x6
8001144a:	e0 47 00 20 	cp.w	r7,32
8001144e:	c1 54       	brge	80011478 <__avr32_f64_div_res_subnormal+0x36>
80011450:	ee 06 11 20 	rsub	r6,r7,32
80011454:	e4 07 0a 42 	lsr	r2,r2,r7
80011458:	e6 06 09 4c 	lsl	r12,r3,r6
8001145c:	18 42       	or	r2,r12
8001145e:	e6 07 0a 43 	lsr	r3,r3,r7
80011462:	f4 06 09 41 	lsl	r1,r10,r6
80011466:	f4 07 0a 4a 	lsr	r10,r10,r7
8001146a:	f6 06 09 4c 	lsl	r12,r11,r6
8001146e:	18 4a       	or	r10,r12
80011470:	f6 07 0a 4b 	lsr	r11,r11,r7
80011474:	30 00       	mov	r0,0
80011476:	c1 58       	rjmp	800114a0 <__avr32_f64_div_res_subnormal+0x5e>
80011478:	ee 06 11 20 	rsub	r6,r7,32
8001147c:	f9 b0 00 00 	moveq	r0,0
80011480:	f9 bc 00 00 	moveq	r12,0
80011484:	c0 50       	breq	8001148e <__avr32_f64_div_res_subnormal+0x4c>
80011486:	f4 06 09 40 	lsl	r0,r10,r6
8001148a:	f6 06 09 4c 	lsl	r12,r11,r6
8001148e:	e6 07 0a 42 	lsr	r2,r3,r7
80011492:	30 03       	mov	r3,0
80011494:	f4 07 0a 41 	lsr	r1,r10,r7
80011498:	18 41       	or	r1,r12
8001149a:	f6 07 0a 4a 	lsr	r10,r11,r7
8001149e:	30 0b       	mov	r11,0
800114a0:	e0 12 ff 00 	andl	r2,0xff00
800114a4:	e8 12 00 80 	orl	r2,0x80
800114a8:	e6 08 06 46 	mulu.d	r6,r3,r8
800114ac:	e4 09 07 46 	macu.d	r6,r2,r9
800114b0:	e4 08 06 44 	mulu.d	r4,r2,r8
800114b4:	e6 09 06 48 	mulu.d	r8,r3,r9
800114b8:	0c 05       	add	r5,r6
800114ba:	f0 07 00 48 	adc	r8,r8,r7
800114be:	5c 09       	acr	r9
800114c0:	30 07       	mov	r7,0
800114c2:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
800114c6:	00 34       	cp.w	r4,r0
800114c8:	e2 05 13 00 	cpc	r5,r1
800114cc:	c4 6b       	rjmp	80011358 <__avr32_f64_div_round_subnormal>
800114ce:	1c 9b       	mov	r11,lr
800114d0:	e6 1b 80 00 	andh	r11,0x8000,COH
800114d4:	30 0a       	mov	r10,0
800114d6:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
800114da:	3f fb       	mov	r11,-1
800114dc:	30 0a       	mov	r10,0
800114de:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
800114e2:	f5 eb 10 04 	or	r4,r10,r11
800114e6:	c0 90       	breq	800114f8 <__avr32_f64_div_op1_zero>
800114e8:	1c 9b       	mov	r11,lr
800114ea:	e6 1b 80 00 	andh	r11,0x8000,COH
800114ee:	ea 1b 7f f0 	orh	r11,0x7ff0
800114f2:	30 0a       	mov	r10,0
800114f4:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

800114f8 <__avr32_f64_div_op1_zero>:
800114f8:	f1 e9 10 15 	or	r5,r8,r9<<0x1
800114fc:	ce f0       	breq	800114da <__avr32_f64_div_res_subnormal+0x98>
800114fe:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
80011502:	e0 44 07 ff 	cp.w	r4,2047
80011506:	ce 41       	brne	800114ce <__avr32_f64_div_res_subnormal+0x8c>
80011508:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
8001150c:	ce 10       	breq	800114ce <__avr32_f64_div_res_subnormal+0x8c>
8001150e:	ce 6b       	rjmp	800114da <__avr32_f64_div_res_subnormal+0x98>

80011510 <__avr32_umod64>:
80011510:	d4 31       	pushm	r0-r7,lr
80011512:	1a 97       	mov	r7,sp
80011514:	20 3d       	sub	sp,12
80011516:	10 9c       	mov	r12,r8
80011518:	12 95       	mov	r5,r9
8001151a:	14 9e       	mov	lr,r10
8001151c:	16 91       	mov	r1,r11
8001151e:	16 96       	mov	r6,r11
80011520:	58 09       	cp.w	r9,0
80011522:	e0 81 00 81 	brne	80011624 <__avr32_umod64+0x114>
80011526:	16 38       	cp.w	r8,r11
80011528:	e0 88 00 12 	brls	8001154c <__avr32_umod64+0x3c>
8001152c:	f0 08 12 00 	clz	r8,r8
80011530:	c4 e0       	breq	800115cc <__avr32_umod64+0xbc>
80011532:	f6 08 09 46 	lsl	r6,r11,r8
80011536:	f8 08 09 4c 	lsl	r12,r12,r8
8001153a:	f0 0b 11 20 	rsub	r11,r8,32
8001153e:	f4 08 09 4e 	lsl	lr,r10,r8
80011542:	f4 0b 0a 4b 	lsr	r11,r10,r11
80011546:	f7 e6 10 06 	or	r6,r11,r6
8001154a:	c4 18       	rjmp	800115cc <__avr32_umod64+0xbc>
8001154c:	58 08       	cp.w	r8,0
8001154e:	c0 51       	brne	80011558 <__avr32_umod64+0x48>
80011550:	30 19       	mov	r9,1
80011552:	f2 08 0d 08 	divu	r8,r9,r8
80011556:	10 9c       	mov	r12,r8
80011558:	f8 08 12 00 	clz	r8,r12
8001155c:	c0 31       	brne	80011562 <__avr32_umod64+0x52>
8001155e:	18 16       	sub	r6,r12
80011560:	c3 68       	rjmp	800115cc <__avr32_umod64+0xbc>
80011562:	f0 03 11 20 	rsub	r3,r8,32
80011566:	f4 03 0a 4b 	lsr	r11,r10,r3
8001156a:	f8 08 09 4c 	lsl	r12,r12,r8
8001156e:	ec 08 09 49 	lsl	r9,r6,r8
80011572:	ec 03 0a 43 	lsr	r3,r6,r3
80011576:	f7 e9 10 09 	or	r9,r11,r9
8001157a:	f8 05 16 10 	lsr	r5,r12,0x10
8001157e:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80011582:	e6 05 0d 02 	divu	r2,r3,r5
80011586:	f2 0e 16 10 	lsr	lr,r9,0x10
8001158a:	ec 02 02 4b 	mul	r11,r6,r2
8001158e:	fd e3 11 0e 	or	lr,lr,r3<<0x10
80011592:	16 3e       	cp.w	lr,r11
80011594:	c0 72       	brcc	800115a2 <__avr32_umod64+0x92>
80011596:	18 0e       	add	lr,r12
80011598:	18 3e       	cp.w	lr,r12
8001159a:	c0 43       	brcs	800115a2 <__avr32_umod64+0x92>
8001159c:	16 3e       	cp.w	lr,r11
8001159e:	fd dc e3 0e 	addcs	lr,lr,r12
800115a2:	fc 0b 01 03 	sub	r3,lr,r11
800115a6:	f3 d9 c0 10 	bfextu	r9,r9,0x0,0x10
800115aa:	e6 05 0d 02 	divu	r2,r3,r5
800115ae:	f3 e3 11 09 	or	r9,r9,r3<<0x10
800115b2:	a5 36       	mul	r6,r2
800115b4:	0c 39       	cp.w	r9,r6
800115b6:	c0 72       	brcc	800115c4 <__avr32_umod64+0xb4>
800115b8:	18 09       	add	r9,r12
800115ba:	18 39       	cp.w	r9,r12
800115bc:	c0 43       	brcs	800115c4 <__avr32_umod64+0xb4>
800115be:	0c 39       	cp.w	r9,r6
800115c0:	f3 dc e3 09 	addcs	r9,r9,r12
800115c4:	f2 06 01 06 	sub	r6,r9,r6
800115c8:	f4 08 09 4e 	lsl	lr,r10,r8
800115cc:	f8 0a 16 10 	lsr	r10,r12,0x10
800115d0:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
800115d4:	ec 0a 0d 02 	divu	r2,r6,r10
800115d8:	fc 09 16 10 	lsr	r9,lr,0x10
800115dc:	ea 02 02 4b 	mul	r11,r5,r2
800115e0:	f3 e3 11 09 	or	r9,r9,r3<<0x10
800115e4:	16 39       	cp.w	r9,r11
800115e6:	c0 72       	brcc	800115f4 <__avr32_umod64+0xe4>
800115e8:	18 09       	add	r9,r12
800115ea:	18 39       	cp.w	r9,r12
800115ec:	c0 43       	brcs	800115f4 <__avr32_umod64+0xe4>
800115ee:	16 39       	cp.w	r9,r11
800115f0:	f3 dc e3 09 	addcs	r9,r9,r12
800115f4:	f2 0b 01 0b 	sub	r11,r9,r11
800115f8:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
800115fc:	f6 0a 0d 0a 	divu	r10,r11,r10
80011600:	fd eb 11 0e 	or	lr,lr,r11<<0x10
80011604:	ea 0a 02 4a 	mul	r10,r5,r10
80011608:	14 3e       	cp.w	lr,r10
8001160a:	c0 72       	brcc	80011618 <__avr32_umod64+0x108>
8001160c:	18 0e       	add	lr,r12
8001160e:	18 3e       	cp.w	lr,r12
80011610:	c0 43       	brcs	80011618 <__avr32_umod64+0x108>
80011612:	14 3e       	cp.w	lr,r10
80011614:	fd dc e3 0e 	addcs	lr,lr,r12
80011618:	fc 0a 01 0a 	sub	r10,lr,r10
8001161c:	30 0b       	mov	r11,0
8001161e:	f4 08 0a 4a 	lsr	r10,r10,r8
80011622:	c7 b8       	rjmp	80011718 <__avr32_umod64+0x208>
80011624:	16 39       	cp.w	r9,r11
80011626:	e0 8b 00 79 	brhi	80011718 <__avr32_umod64+0x208>
8001162a:	f2 09 12 00 	clz	r9,r9
8001162e:	c1 21       	brne	80011652 <__avr32_umod64+0x142>
80011630:	10 3a       	cp.w	r10,r8
80011632:	5f 2b       	srhs	r11
80011634:	0a 31       	cp.w	r1,r5
80011636:	5f ba       	srhi	r10
80011638:	f7 ea 10 0a 	or	r10,r11,r10
8001163c:	f2 0a 18 00 	cp.b	r10,r9
80011640:	c0 60       	breq	8001164c <__avr32_umod64+0x13c>
80011642:	fc 08 01 0c 	sub	r12,lr,r8
80011646:	e2 05 01 46 	sbc	r6,r1,r5
8001164a:	18 9e       	mov	lr,r12
8001164c:	0c 9b       	mov	r11,r6
8001164e:	1c 9a       	mov	r10,lr
80011650:	c6 48       	rjmp	80011718 <__avr32_umod64+0x208>
80011652:	ea 09 09 4c 	lsl	r12,r5,r9
80011656:	f2 06 11 20 	rsub	r6,r9,32
8001165a:	f6 09 09 4b 	lsl	r11,r11,r9
8001165e:	f0 09 09 42 	lsl	r2,r8,r9
80011662:	ef 46 ff f4 	st.w	r7[-12],r6
80011666:	f0 06 0a 48 	lsr	r8,r8,r6
8001166a:	18 48       	or	r8,r12
8001166c:	e2 06 0a 4c 	lsr	r12,r1,r6
80011670:	f4 09 09 43 	lsl	r3,r10,r9
80011674:	fd d8 c0 10 	bfextu	lr,r8,0x0,0x10
80011678:	f4 06 0a 4a 	lsr	r10,r10,r6
8001167c:	16 4a       	or	r10,r11
8001167e:	f0 0b 16 10 	lsr	r11,r8,0x10
80011682:	f8 0b 0d 04 	divu	r4,r12,r11
80011686:	f4 0c 16 10 	lsr	r12,r10,0x10
8001168a:	08 91       	mov	r1,r4
8001168c:	f9 e5 11 0c 	or	r12,r12,r5<<0x10
80011690:	e8 0e 02 46 	mul	r6,r4,lr
80011694:	0c 3c       	cp.w	r12,r6
80011696:	c0 a2       	brcc	800116aa <__avr32_umod64+0x19a>
80011698:	20 11       	sub	r1,1
8001169a:	10 0c       	add	r12,r8
8001169c:	10 3c       	cp.w	r12,r8
8001169e:	c0 63       	brcs	800116aa <__avr32_umod64+0x19a>
800116a0:	0c 3c       	cp.w	r12,r6
800116a2:	f7 b1 03 01 	sublo	r1,1
800116a6:	f9 d8 e3 0c 	addcs	r12,r12,r8
800116aa:	0c 1c       	sub	r12,r6
800116ac:	f5 da c0 10 	bfextu	r10,r10,0x0,0x10
800116b0:	f8 0b 0d 04 	divu	r4,r12,r11
800116b4:	f5 e5 11 0b 	or	r11,r10,r5<<0x10
800116b8:	08 96       	mov	r6,r4
800116ba:	e8 0e 02 4e 	mul	lr,r4,lr
800116be:	1c 3b       	cp.w	r11,lr
800116c0:	c0 a2       	brcc	800116d4 <__avr32_umod64+0x1c4>
800116c2:	20 16       	sub	r6,1
800116c4:	10 0b       	add	r11,r8
800116c6:	10 3b       	cp.w	r11,r8
800116c8:	c0 63       	brcs	800116d4 <__avr32_umod64+0x1c4>
800116ca:	1c 3b       	cp.w	r11,lr
800116cc:	f7 b6 03 01 	sublo	r6,1
800116d0:	f7 d8 e3 0b 	addcs	r11,r11,r8
800116d4:	ed e1 11 01 	or	r1,r6,r1<<0x10
800116d8:	1c 1b       	sub	r11,lr
800116da:	e2 02 06 40 	mulu.d	r0,r1,r2
800116de:	00 9e       	mov	lr,r0
800116e0:	02 9c       	mov	r12,r1
800116e2:	16 3c       	cp.w	r12,r11
800116e4:	e0 8b 00 08 	brhi	800116f4 <__avr32_umod64+0x1e4>
800116e8:	5f 06       	sreq	r6
800116ea:	06 30       	cp.w	r0,r3
800116ec:	5f ba       	srhi	r10
800116ee:	ed ea 00 0a 	and	r10,r6,r10
800116f2:	c0 60       	breq	800116fe <__avr32_umod64+0x1ee>
800116f4:	fc 02 01 04 	sub	r4,lr,r2
800116f8:	f8 08 01 4c 	sbc	r12,r12,r8
800116fc:	08 9e       	mov	lr,r4
800116fe:	e6 0e 01 0a 	sub	r10,r3,lr
80011702:	f6 0c 01 4c 	sbc	r12,r11,r12
80011706:	ee f1 ff f4 	ld.w	r1,r7[-12]
8001170a:	f8 09 0a 4b 	lsr	r11,r12,r9
8001170e:	f4 09 0a 4a 	lsr	r10,r10,r9
80011712:	f8 01 09 4c 	lsl	r12,r12,r1
80011716:	18 4a       	or	r10,r12
80011718:	2f dd       	sub	sp,-12
8001171a:	d8 32       	popm	r0-r7,pc

Disassembly of section .exception:

80011800 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80011800:	c0 08       	rjmp	80011800 <_evba>
	...

80011804 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80011804:	c0 08       	rjmp	80011804 <_handle_TLB_Multiple_Hit>
	...

80011808 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80011808:	c0 08       	rjmp	80011808 <_handle_Bus_Error_Data_Fetch>
	...

8001180c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8001180c:	c0 08       	rjmp	8001180c <_handle_Bus_Error_Instruction_Fetch>
	...

80011810 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80011810:	c0 08       	rjmp	80011810 <_handle_NMI>
	...

80011814 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80011814:	c0 08       	rjmp	80011814 <_handle_Instruction_Address>
	...

80011818 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80011818:	c0 08       	rjmp	80011818 <_handle_ITLB_Protection>
	...

8001181c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8001181c:	c0 08       	rjmp	8001181c <_handle_Breakpoint>
	...

80011820 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80011820:	c0 08       	rjmp	80011820 <_handle_Illegal_Opcode>
	...

80011824 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80011824:	c0 08       	rjmp	80011824 <_handle_Unimplemented_Instruction>
	...

80011828 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80011828:	c0 08       	rjmp	80011828 <_handle_Privilege_Violation>
	...

8001182c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8001182c:	c0 08       	rjmp	8001182c <_handle_Floating_Point>
	...

80011830 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80011830:	c0 08       	rjmp	80011830 <_handle_Coprocessor_Absent>
	...

80011834 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80011834:	c0 08       	rjmp	80011834 <_handle_Data_Address_Read>
	...

80011838 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80011838:	c0 08       	rjmp	80011838 <_handle_Data_Address_Write>
	...

8001183c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8001183c:	c0 08       	rjmp	8001183c <_handle_DTLB_Protection_Read>
	...

80011840 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80011840:	c0 08       	rjmp	80011840 <_handle_DTLB_Protection_Write>
	...

80011844 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80011844:	c0 08       	rjmp	80011844 <_handle_DTLB_Modified>
	...

80011850 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80011850:	c0 08       	rjmp	80011850 <_handle_ITLB_Miss>
	...

80011860 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80011860:	c0 08       	rjmp	80011860 <_handle_DTLB_Miss_Read>
	...

80011870 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80011870:	c0 08       	rjmp	80011870 <_handle_DTLB_Miss_Write>
	...

80011900 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80011900:	c0 08       	rjmp	80011900 <_handle_Supervisor_Call>
	...

80011904 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80011904:	30 0c       	mov	r12,0
80011906:	f0 1f 00 0e 	mcall	8001193c <_int3+0xe>
8001190a:	58 0c       	cp.w	r12,0
8001190c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80011910:	d6 03       	rete

80011912 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80011912:	30 1c       	mov	r12,1
80011914:	f0 1f 00 0a 	mcall	8001193c <_int3+0xe>
80011918:	58 0c       	cp.w	r12,0
8001191a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8001191e:	d6 03       	rete

80011920 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80011920:	30 2c       	mov	r12,2
80011922:	f0 1f 00 07 	mcall	8001193c <_int3+0xe>
80011926:	58 0c       	cp.w	r12,0
80011928:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8001192c:	d6 03       	rete

8001192e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8001192e:	30 3c       	mov	r12,3
80011930:	f0 1f 00 03 	mcall	8001193c <_int3+0xe>
80011934:	58 0c       	cp.w	r12,0
80011936:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8001193a:	d6 03       	rete
8001193c:	80 00       	ld.sh	r0,r0[0x0]
8001193e:	4b b8       	lddpc	r8,80011a28 <C.35.14269+0x8>
	...
