

================================================================
== Vivado HLS Report for 'digitrec'
================================================================
* Date:           Wed Oct  2 01:16:10 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        digitrec.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.199 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1050424|  1050436| 10.504 ms | 10.504 ms |  1050424|  1050436|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+-----------+-----------+------+------+---------+
        |                     |          |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |       Instance      |  Module  |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------+----------+---------+---------+-----------+-----------+------+------+---------+
        |grp_knn_vote_fu_237  |knn_vote  |     2771|     2783| 27.710 us | 27.830 us |  2771|  2783|   none  |
        +---------------------+----------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |       50|       50|         5|          -|          -|    10|    no    |
        | + Loop 1.1      |        3|        3|         1|          -|          -|     3|    no    |
        |- LOOP_I_1800    |  1047600|  1047600|       582|          -|          -|  1800|    no    |
        | + LOOP_J_10     |      580|      580|        58|          -|          -|    10|    no    |
        |  ++ popcount    |       49|       49|         1|          -|          -|    49|    no    |
        |  ++ search_max  |        4|        4|         2|          -|          -|     2|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 11 5 
5 --> 6 4 
6 --> 7 
7 --> 7 8 
8 --> 9 10 
9 --> 8 
10 --> 5 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %input_V)"   --->   Operation 12 'read' 'input_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.32ns)   --->   "%knn_set_V = alloca [30 x i6], align 1" [digitrec.cpp:48]   --->   Operation 13 'alloca' 'knn_set_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br label %.preheader15" [digitrec.cpp:51]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %.preheader15.preheader ], [ %i, %.preheader15.loopexit ]"   --->   Operation 15 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.30ns)   --->   "%icmp_ln51 = icmp eq i4 %i_0, -6" [digitrec.cpp:51]   --->   Operation 16 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [digitrec.cpp:51]   --->   Operation 18 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %.preheader.preheader, label %.preheader14.preheader" [digitrec.cpp:51]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i4 %i_0 to i6" [digitrec.cpp:54]   --->   Operation 20 'zext' 'zext_ln321' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_3 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i_0, i2 0)" [digitrec.cpp:54]   --->   Operation 21 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.82ns)   --->   "%sub_ln321 = sub i6 %tmp_3, %zext_ln321" [digitrec.cpp:54]   --->   Operation 22 'sub' 'sub_ln321' <Predicate = (!icmp_ln51)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.76ns)   --->   "br label %.preheader14" [digitrec.cpp:52]   --->   Operation 23 'br' <Predicate = (!icmp_ln51)> <Delay = 1.76>
ST_2 : Operation 24 [1/1] (1.76ns)   --->   "br label %.preheader" [digitrec.cpp:57]   --->   Operation 24 'br' <Predicate = (icmp_ln51)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%k_0 = phi i2 [ %k, %0 ], [ 0, %.preheader14.preheader ]"   --->   Operation 25 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.95ns)   --->   "%icmp_ln52 = icmp eq i2 %k_0, -1" [digitrec.cpp:52]   --->   Operation 26 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 27 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.56ns)   --->   "%k = add i2 %k_0, 1" [digitrec.cpp:52]   --->   Operation 28 'add' 'k' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln52, label %.preheader15.loopexit, label %0" [digitrec.cpp:52]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln321_2 = zext i2 %k_0 to i6" [digitrec.cpp:54]   --->   Operation 30 'zext' 'zext_ln321_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.82ns)   --->   "%add_ln321 = add i6 %sub_ln321, %zext_ln321_2" [digitrec.cpp:54]   --->   Operation 31 'add' 'add_ln321' <Predicate = (!icmp_ln52)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln321 = sext i6 %add_ln321 to i64" [digitrec.cpp:54]   --->   Operation 32 'sext' 'sext_ln321' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%knn_set_V_addr = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 %sext_ln321" [digitrec.cpp:54]   --->   Operation 33 'getelementptr' 'knn_set_V_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (2.32ns)   --->   "store i6 -14, i6* %knn_set_V_addr, align 1" [digitrec.cpp:54]   --->   Operation 34 'store' <Predicate = (!icmp_ln52)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br label %.preheader14" [digitrec.cpp:52]   --->   Operation 35 'br' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %.preheader15"   --->   Operation 36 'br' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.88>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%i4_0 = phi i11 [ %i_3, %LOOP_I_1800_end ], [ 0, %.preheader.preheader ]"   --->   Operation 37 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.88ns)   --->   "%icmp_ln57 = icmp eq i11 %i4_0, -248" [digitrec.cpp:57]   --->   Operation 38 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1800, i64 1800, i64 1800)"   --->   Operation 39 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.63ns)   --->   "%i_3 = add i11 %i4_0, 1" [digitrec.cpp:57]   --->   Operation 40 'add' 'i_3' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %8, label %LOOP_I_1800_begin" [digitrec.cpp:57]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind" [digitrec.cpp:57]   --->   Operation 42 'specloopname' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [digitrec.cpp:57]   --->   Operation 43 'specregionbegin' 'tmp' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i11 %i4_0 to i15" [digitrec.cpp:59]   --->   Operation 44 'zext' 'zext_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.76ns)   --->   "br label %1" [digitrec.cpp:59]   --->   Operation 45 'br' <Predicate = (!icmp_ln57)> <Delay = 1.76>
ST_4 : Operation 46 [2/2] (0.00ns)   --->   "%agg_result_V1 = call fastcc i4 @knn_vote([30 x i6]* %knn_set_V)" [digitrec.cpp:68]   --->   Operation 46 'call' 'agg_result_V1' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 5.19>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ 0, %LOOP_I_1800_begin ], [ %j, %update_knn.exit ]"   --->   Operation 47 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%phi_mul = phi i15 [ 0, %LOOP_I_1800_begin ], [ %add_ln59, %update_knn.exit ]" [digitrec.cpp:59]   --->   Operation 48 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.94ns)   --->   "%add_ln59 = add i15 %phi_mul, 1800" [digitrec.cpp:59]   --->   Operation 49 'add' 'add_ln59' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (1.30ns)   --->   "%icmp_ln59 = icmp eq i4 %j_0, -6" [digitrec.cpp:59]   --->   Operation 50 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 51 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.73ns)   --->   "%j = add i4 %j_0, 1" [digitrec.cpp:59]   --->   Operation 52 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln59, label %LOOP_I_1800_end, label %2" [digitrec.cpp:59]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.94ns)   --->   "%add_ln61 = add i15 %phi_mul, %zext_ln59" [digitrec.cpp:61]   --->   Operation 54 'add' 'add_ln61' <Predicate = (!icmp_ln59)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i15 %add_ln61 to i64" [digitrec.cpp:61]   --->   Operation 55 'zext' 'zext_ln61_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%training_data_V_addr = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %zext_ln61_1" [digitrec.cpp:61]   --->   Operation 56 'getelementptr' 'training_data_V_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_5 : Operation 57 [2/2] (3.25ns)   --->   "%training_instance_V = load i48* %training_data_V_addr, align 8" [digitrec.cpp:61]   --->   Operation 57 'load' 'training_instance_V' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 48> <Depth = 18000> <ROM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)" [digitrec.cpp:65]   --->   Operation 58 'specregionend' 'empty_19' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br label %.preheader" [digitrec.cpp:57]   --->   Operation 59 'br' <Predicate = (icmp_ln59)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 4.28>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str1) nounwind" [digitrec.cpp:59]   --->   Operation 60 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i4 %j_0 to i6" [digitrec.cpp:61]   --->   Operation 61 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_4 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %j_0, i2 0)" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 62 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (1.82ns)   --->   "%sub_ln895 = sub i6 %tmp_4, %zext_ln61" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 63 'sub' 'sub_ln895' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/2] (3.25ns)   --->   "%training_instance_V = load i48* %training_data_V_addr, align 8" [digitrec.cpp:61]   --->   Operation 64 'load' 'training_instance_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 48> <Depth = 18000> <ROM>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i48 %training_instance_V to i49" [digitrec.cpp:61]   --->   Operation 65 'zext' 'zext_ln61_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (1.02ns)   --->   "%ret_V = xor i49 %zext_ln61_2, %input_V_read" [digitrec.cpp:86->digitrec.cpp:63]   --->   Operation 66 'xor' 'ret_V' <Predicate = true> <Delay = 1.02> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (1.76ns)   --->   "br label %3" [digitrec.cpp:89->digitrec.cpp:63]   --->   Operation 67 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 5> <Delay = 1.82>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%p_053_0_i = phi i6 [ 0, %2 ], [ %dist_V, %4 ]"   --->   Operation 68 'phi' 'p_053_0_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%bvh_d_index = phi i6 [ 0, %2 ], [ %i_4, %4 ]"   --->   Operation 69 'phi' 'bvh_d_index' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i6 %bvh_d_index to i32" [digitrec.cpp:89->digitrec.cpp:63]   --->   Operation 70 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (1.42ns)   --->   "%icmp_ln89 = icmp eq i6 %bvh_d_index, -15" [digitrec.cpp:89->digitrec.cpp:63]   --->   Operation 71 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)"   --->   Operation 72 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (1.82ns)   --->   "%i_4 = add i6 %bvh_d_index, 1" [digitrec.cpp:89->digitrec.cpp:63]   --->   Operation 73 'add' 'i_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln89, label %.preheader.i.preheader, label %4" [digitrec.cpp:89->digitrec.cpp:63]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [digitrec.cpp:89->digitrec.cpp:63]   --->   Operation 75 'specloopname' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %ret_V, i32 %zext_ln89)" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 76 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i1 %p_Result_s to i6" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 77 'zext' 'zext_ln700' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (1.82ns)   --->   "%dist_V = add i6 %zext_ln700, %p_053_0_i" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 78 'add' 'dist_V' <Predicate = (!icmp_ln89)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "br label %3" [digitrec.cpp:89->digitrec.cpp:63]   --->   Operation 79 'br' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (1.76ns)   --->   "br label %.preheader.i" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 80 'br' <Predicate = (icmp_ln89)> <Delay = 1.76>

State 8 <SV = 6> <Delay = 4.14>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%p_032_0_i = phi i4 [ %select_ln96, %5 ], [ 0, %.preheader.i.preheader ]" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 81 'phi' 'p_032_0_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%val_assign = phi i2 [ %i_5, %5 ], [ 1, %.preheader.i.preheader ]"   --->   Operation 82 'phi' 'val_assign' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.95ns)   --->   "%icmp_ln95 = icmp eq i2 %val_assign, -1" [digitrec.cpp:95->digitrec.cpp:63]   --->   Operation 83 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 84 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %icmp_ln95, label %6, label %5" [digitrec.cpp:95->digitrec.cpp:63]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln895_1 = zext i2 %val_assign to i6" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 86 'zext' 'zext_ln895_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (1.82ns)   --->   "%add_ln895_1 = add i6 %sub_ln895, %zext_ln895_1" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 87 'add' 'add_ln895_1' <Predicate = (!icmp_ln95)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln895_1 = sext i6 %add_ln895_1 to i64" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 88 'sext' 'sext_ln895_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%knn_set_V_addr_2 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 %sext_ln895_1" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 89 'getelementptr' 'knn_set_V_addr_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln895_2 = zext i4 %p_032_0_i to i6" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 90 'zext' 'zext_ln895_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (1.82ns)   --->   "%add_ln895_2 = add i6 %sub_ln895, %zext_ln895_2" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 91 'add' 'add_ln895_2' <Predicate = (!icmp_ln95)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln895_2 = sext i6 %add_ln895_2 to i64" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 92 'sext' 'sext_ln895_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%knn_set_V_addr_3 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 %sext_ln895_2" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 93 'getelementptr' 'knn_set_V_addr_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 94 [2/2] (2.32ns)   --->   "%knn_set_V_load_1 = load i6* %knn_set_V_addr_2, align 1" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 94 'load' 'knn_set_V_load_1' <Predicate = (!icmp_ln95)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_8 : Operation 95 [2/2] (2.32ns)   --->   "%knn_set_V_load_2 = load i6* %knn_set_V_addr_3, align 1" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 95 'load' 'knn_set_V_load_2' <Predicate = (!icmp_ln95)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln895 = zext i4 %p_032_0_i to i6" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 96 'zext' 'zext_ln895' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (1.82ns)   --->   "%add_ln895 = add i6 %sub_ln895, %zext_ln895" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 97 'add' 'add_ln895' <Predicate = (icmp_ln95)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln895 = sext i6 %add_ln895 to i64" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 98 'sext' 'sext_ln895' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%knn_set_V_addr_1 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 %sext_ln895" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 99 'getelementptr' 'knn_set_V_addr_1' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 100 [2/2] (2.32ns)   --->   "%knn_set_V_load = load i6* %knn_set_V_addr_1, align 1" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 100 'load' 'knn_set_V_load' <Predicate = (icmp_ln95)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>

State 9 <SV = 7> <Delay = 4.77>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [digitrec.cpp:95->digitrec.cpp:63]   --->   Operation 101 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/2] (2.32ns)   --->   "%knn_set_V_load_1 = load i6* %knn_set_V_addr_2, align 1" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 102 'load' 'knn_set_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_9 : Operation 103 [1/2] (2.32ns)   --->   "%knn_set_V_load_2 = load i6* %knn_set_V_addr_3, align 1" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 103 'load' 'knn_set_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_9 : Operation 104 [1/1] (1.42ns)   --->   "%icmp_ln895_2 = icmp ugt i6 %knn_set_V_load_1, %knn_set_V_load_2" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 104 'icmp' 'icmp_ln895_2' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%max_idx_V = zext i2 %val_assign to i4" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 105 'zext' 'max_idx_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (1.02ns)   --->   "%select_ln96 = select i1 %icmp_ln895_2, i4 %max_idx_V, i4 %p_032_0_i" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 106 'select' 'select_ln96' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (1.56ns)   --->   "%i_5 = add i2 %val_assign, 1" [digitrec.cpp:95->digitrec.cpp:63]   --->   Operation 107 'add' 'i_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "br label %.preheader.i" [digitrec.cpp:95->digitrec.cpp:63]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 7> <Delay = 3.74>
ST_10 : Operation 109 [1/2] (2.32ns)   --->   "%knn_set_V_load = load i6* %knn_set_V_addr_1, align 1" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 109 'load' 'knn_set_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_10 : Operation 110 [1/1] (1.42ns)   --->   "%icmp_ln895 = icmp ugt i6 %knn_set_V_load, %p_053_0_i" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 110 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895, label %7, label %update_knn.exit" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (2.32ns)   --->   "store i6 %p_053_0_i, i6* %knn_set_V_addr_1, align 1" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 112 'store' <Predicate = (icmp_ln895)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "br label %update_knn.exit" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 113 'br' <Predicate = (icmp_ln895)> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "br label %1" [digitrec.cpp:59]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 3> <Delay = 2.32>
ST_11 : Operation 115 [1/2] (2.32ns)   --->   "%agg_result_V1 = call fastcc i4 @knn_vote([30 x i6]* %knn_set_V)" [digitrec.cpp:68]   --->   Operation 115 'call' 'agg_result_V1' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "ret i4 %agg_result_V1" [digitrec.cpp:68]   --->   Operation 116 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ training_data_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_V_read         (read             ) [ 001111111110]
knn_set_V            (alloca           ) [ 001111111111]
br_ln51              (br               ) [ 011100000000]
i_0                  (phi              ) [ 001000000000]
icmp_ln51            (icmp             ) [ 001100000000]
empty                (speclooptripcount) [ 000000000000]
i                    (add              ) [ 011100000000]
br_ln51              (br               ) [ 000000000000]
zext_ln321           (zext             ) [ 000000000000]
tmp_3                (bitconcatenate   ) [ 000000000000]
sub_ln321            (sub              ) [ 000100000000]
br_ln52              (br               ) [ 001100000000]
br_ln57              (br               ) [ 001111111110]
k_0                  (phi              ) [ 000100000000]
icmp_ln52            (icmp             ) [ 001100000000]
empty_14             (speclooptripcount) [ 000000000000]
k                    (add              ) [ 001100000000]
br_ln52              (br               ) [ 000000000000]
zext_ln321_2         (zext             ) [ 000000000000]
add_ln321            (add              ) [ 000000000000]
sext_ln321           (sext             ) [ 000000000000]
knn_set_V_addr       (getelementptr    ) [ 000000000000]
store_ln54           (store            ) [ 000000000000]
br_ln52              (br               ) [ 001100000000]
br_ln0               (br               ) [ 011100000000]
i4_0                 (phi              ) [ 000010000000]
icmp_ln57            (icmp             ) [ 000011111110]
empty_15             (speclooptripcount) [ 000000000000]
i_3                  (add              ) [ 001011111110]
br_ln57              (br               ) [ 000000000000]
specloopname_ln57    (specloopname     ) [ 000000000000]
tmp                  (specregionbegin  ) [ 000001111110]
zext_ln59            (zext             ) [ 000001111110]
br_ln59              (br               ) [ 000011111110]
j_0                  (phi              ) [ 000001100000]
phi_mul              (phi              ) [ 000001000000]
add_ln59             (add              ) [ 000011111110]
icmp_ln59            (icmp             ) [ 000011111110]
empty_16             (speclooptripcount) [ 000000000000]
j                    (add              ) [ 000011111110]
br_ln59              (br               ) [ 000000000000]
add_ln61             (add              ) [ 000000000000]
zext_ln61_1          (zext             ) [ 000000000000]
training_data_V_addr (getelementptr    ) [ 000000100000]
empty_19             (specregionend    ) [ 000000000000]
br_ln57              (br               ) [ 001011111110]
specloopname_ln59    (specloopname     ) [ 000000000000]
zext_ln61            (zext             ) [ 000000000000]
tmp_4                (bitconcatenate   ) [ 000000000000]
sub_ln895            (sub              ) [ 000000011100]
training_instance_V  (load             ) [ 000000000000]
zext_ln61_2          (zext             ) [ 000000000000]
ret_V                (xor              ) [ 000000010000]
br_ln89              (br               ) [ 000011111110]
p_053_0_i            (phi              ) [ 000000011110]
bvh_d_index          (phi              ) [ 000000010000]
zext_ln89            (zext             ) [ 000000000000]
icmp_ln89            (icmp             ) [ 000011111110]
empty_17             (speclooptripcount) [ 000000000000]
i_4                  (add              ) [ 000011111110]
br_ln89              (br               ) [ 000000000000]
specloopname_ln89    (specloopname     ) [ 000000000000]
p_Result_s           (bitselect        ) [ 000000000000]
zext_ln700           (zext             ) [ 000000000000]
dist_V               (add              ) [ 000011111110]
br_ln89              (br               ) [ 000011111110]
br_ln96              (br               ) [ 000011111110]
p_032_0_i            (phi              ) [ 000000001100]
val_assign           (phi              ) [ 000000001100]
icmp_ln95            (icmp             ) [ 000011111110]
empty_18             (speclooptripcount) [ 000000000000]
br_ln95              (br               ) [ 000000000000]
zext_ln895_1         (zext             ) [ 000000000000]
add_ln895_1          (add              ) [ 000000000000]
sext_ln895_1         (sext             ) [ 000000000000]
knn_set_V_addr_2     (getelementptr    ) [ 000000000100]
zext_ln895_2         (zext             ) [ 000000000000]
add_ln895_2          (add              ) [ 000000000000]
sext_ln895_2         (sext             ) [ 000000000000]
knn_set_V_addr_3     (getelementptr    ) [ 000000000100]
zext_ln895           (zext             ) [ 000000000000]
add_ln895            (add              ) [ 000000000000]
sext_ln895           (sext             ) [ 000000000000]
knn_set_V_addr_1     (getelementptr    ) [ 000000000010]
specloopname_ln95    (specloopname     ) [ 000000000000]
knn_set_V_load_1     (load             ) [ 000000000000]
knn_set_V_load_2     (load             ) [ 000000000000]
icmp_ln895_2         (icmp             ) [ 000000000000]
max_idx_V            (zext             ) [ 000000000000]
select_ln96          (select           ) [ 000011111110]
i_5                  (add              ) [ 000011111110]
br_ln95              (br               ) [ 000011111110]
knn_set_V_load       (load             ) [ 000000000000]
icmp_ln895           (icmp             ) [ 000011111110]
br_ln100             (br               ) [ 000000000000]
store_ln100          (store            ) [ 000000000000]
br_ln100             (br               ) [ 000000000000]
br_ln59              (br               ) [ 000011111110]
agg_result_V1        (call             ) [ 000000000000]
ret_ln68             (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="training_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_data_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i49"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_vote"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i49.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="knn_set_V_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="knn_set_V/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="input_V_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="49" slack="0"/>
<pin id="78" dir="0" index="1" bw="49" slack="0"/>
<pin id="79" dir="1" index="2" bw="49" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_V_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="knn_set_V_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="6" slack="0"/>
<pin id="86" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="knn_set_V_addr/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="5" slack="0"/>
<pin id="90" dir="0" index="1" bw="6" slack="0"/>
<pin id="91" dir="0" index="2" bw="0" slack="0"/>
<pin id="121" dir="0" index="4" bw="5" slack="2"/>
<pin id="122" dir="0" index="5" bw="6" slack="2147483647"/>
<pin id="123" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="6" slack="0"/>
<pin id="124" dir="1" index="7" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln54/3 knn_set_V_load_1/8 knn_set_V_load_2/8 knn_set_V_load/8 store_ln100/10 "/>
</bind>
</comp>

<comp id="95" class="1004" name="training_data_V_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="48" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="15" slack="0"/>
<pin id="99" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_data_V_addr/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="15" slack="0"/>
<pin id="104" dir="0" index="1" bw="48" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="training_instance_V/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="knn_set_V_addr_2_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="6" slack="0"/>
<pin id="112" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="knn_set_V_addr_2/8 "/>
</bind>
</comp>

<comp id="114" class="1004" name="knn_set_V_addr_3_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="6" slack="0"/>
<pin id="118" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="knn_set_V_addr_3/8 "/>
</bind>
</comp>

<comp id="126" class="1004" name="knn_set_V_addr_1_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="6" slack="0"/>
<pin id="130" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="knn_set_V_addr_1/8 "/>
</bind>
</comp>

<comp id="133" class="1005" name="i_0_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="1"/>
<pin id="135" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_0_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="144" class="1005" name="k_0_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2" slack="1"/>
<pin id="146" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="k_0_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="2" slack="0"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="1" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/3 "/>
</bind>
</comp>

<comp id="155" class="1005" name="i4_0_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="11" slack="1"/>
<pin id="157" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i4_0 (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="i4_0_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="11" slack="0"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="1" slack="1"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4_0/4 "/>
</bind>
</comp>

<comp id="166" class="1005" name="j_0_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="1"/>
<pin id="168" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="j_0_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="4" slack="0"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/5 "/>
</bind>
</comp>

<comp id="178" class="1005" name="phi_mul_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="15" slack="1"/>
<pin id="180" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="phi_mul_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="15" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/5 "/>
</bind>
</comp>

<comp id="189" class="1005" name="p_053_0_i_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="6" slack="1"/>
<pin id="191" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_053_0_i (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_053_0_i_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="6" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_053_0_i/7 "/>
</bind>
</comp>

<comp id="202" class="1005" name="bvh_d_index_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="1"/>
<pin id="204" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="bvh_d_index (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="bvh_d_index_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="6" slack="0"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bvh_d_index/7 "/>
</bind>
</comp>

<comp id="213" class="1005" name="p_032_0_i_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="1"/>
<pin id="215" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_032_0_i (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="p_032_0_i_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="1" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_032_0_i/8 "/>
</bind>
</comp>

<comp id="225" class="1005" name="val_assign_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="2" slack="1"/>
<pin id="227" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="val_assign (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="val_assign_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="2" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="1" slack="1"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_assign/8 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_knn_vote_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="240" dir="1" index="2" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="agg_result_V1/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln51_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="0" index="1" bw="4" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="i_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln321_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_3_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="0"/>
<pin id="260" dir="0" index="1" bw="4" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sub_ln321_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="0" index="1" bw="4" slack="0"/>
<pin id="269" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln321/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="icmp_ln52_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="2" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="k_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln321_2_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="2" slack="0"/>
<pin id="286" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_2/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln321_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="6" slack="1"/>
<pin id="290" dir="0" index="1" bw="2" slack="0"/>
<pin id="291" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="sext_ln321_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="6" slack="0"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln321/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln57_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="11" slack="0"/>
<pin id="300" dir="0" index="1" bw="9" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="i_3_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="11" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln59_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="11" slack="0"/>
<pin id="312" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln59_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="15" slack="0"/>
<pin id="316" dir="0" index="1" bw="12" slack="0"/>
<pin id="317" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="icmp_ln59_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="0"/>
<pin id="322" dir="0" index="1" bw="4" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="j_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln61_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="15" slack="0"/>
<pin id="334" dir="0" index="1" bw="11" slack="1"/>
<pin id="335" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln61_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="15" slack="0"/>
<pin id="339" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_1/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln61_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="1"/>
<pin id="344" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_4_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="6" slack="0"/>
<pin id="348" dir="0" index="1" bw="4" slack="1"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sub_ln895_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="6" slack="0"/>
<pin id="356" dir="0" index="1" bw="4" slack="0"/>
<pin id="357" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln895/6 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln61_2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="48" slack="0"/>
<pin id="362" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_2/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="ret_V_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="48" slack="0"/>
<pin id="366" dir="0" index="1" bw="49" slack="4"/>
<pin id="367" dir="1" index="2" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln89_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="6" slack="0"/>
<pin id="371" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/7 "/>
</bind>
</comp>

<comp id="373" class="1004" name="icmp_ln89_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="6" slack="0"/>
<pin id="375" dir="0" index="1" bw="5" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/7 "/>
</bind>
</comp>

<comp id="379" class="1004" name="i_4_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="6" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/7 "/>
</bind>
</comp>

<comp id="385" class="1004" name="p_Result_s_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="49" slack="1"/>
<pin id="388" dir="0" index="2" bw="6" slack="0"/>
<pin id="389" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln700_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700/7 "/>
</bind>
</comp>

<comp id="396" class="1004" name="dist_V_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="6" slack="0"/>
<pin id="399" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="dist_V/7 "/>
</bind>
</comp>

<comp id="402" class="1004" name="icmp_ln95_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="2" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/8 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln895_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="2" slack="0"/>
<pin id="410" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln895_1/8 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln895_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="6" slack="2"/>
<pin id="414" dir="0" index="1" bw="2" slack="0"/>
<pin id="415" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln895_1/8 "/>
</bind>
</comp>

<comp id="417" class="1004" name="sext_ln895_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="6" slack="0"/>
<pin id="419" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln895_1/8 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln895_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="0"/>
<pin id="424" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln895_2/8 "/>
</bind>
</comp>

<comp id="426" class="1004" name="add_ln895_2_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="6" slack="2"/>
<pin id="428" dir="0" index="1" bw="4" slack="0"/>
<pin id="429" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln895_2/8 "/>
</bind>
</comp>

<comp id="431" class="1004" name="sext_ln895_2_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="6" slack="0"/>
<pin id="433" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln895_2/8 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln895_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="0"/>
<pin id="438" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln895/8 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln895_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="6" slack="2"/>
<pin id="442" dir="0" index="1" bw="4" slack="0"/>
<pin id="443" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln895/8 "/>
</bind>
</comp>

<comp id="445" class="1004" name="sext_ln895_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="6" slack="0"/>
<pin id="447" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln895/8 "/>
</bind>
</comp>

<comp id="450" class="1004" name="icmp_ln895_2_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="6" slack="0"/>
<pin id="452" dir="0" index="1" bw="6" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_2/9 "/>
</bind>
</comp>

<comp id="456" class="1004" name="max_idx_V_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="2" slack="1"/>
<pin id="458" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="max_idx_V/9 "/>
</bind>
</comp>

<comp id="460" class="1004" name="select_ln96_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="2" slack="0"/>
<pin id="463" dir="0" index="2" bw="4" slack="1"/>
<pin id="464" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96/9 "/>
</bind>
</comp>

<comp id="468" class="1004" name="i_5_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="2" slack="1"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/9 "/>
</bind>
</comp>

<comp id="474" class="1004" name="icmp_ln895_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="6" slack="0"/>
<pin id="476" dir="0" index="1" bw="6" slack="2"/>
<pin id="477" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/10 "/>
</bind>
</comp>

<comp id="480" class="1005" name="input_V_read_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="49" slack="4"/>
<pin id="482" dir="1" index="1" bw="49" slack="4"/>
</pin_list>
<bind>
<opset="input_V_read "/>
</bind>
</comp>

<comp id="488" class="1005" name="i_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="4" slack="0"/>
<pin id="490" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="493" class="1005" name="sub_ln321_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="6" slack="1"/>
<pin id="495" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln321 "/>
</bind>
</comp>

<comp id="501" class="1005" name="k_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="2" slack="0"/>
<pin id="503" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="509" class="1005" name="i_3_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="11" slack="0"/>
<pin id="511" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="514" class="1005" name="zext_ln59_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="15" slack="1"/>
<pin id="516" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln59 "/>
</bind>
</comp>

<comp id="519" class="1005" name="add_ln59_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="15" slack="0"/>
<pin id="521" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln59 "/>
</bind>
</comp>

<comp id="527" class="1005" name="j_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="4" slack="0"/>
<pin id="529" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="532" class="1005" name="training_data_V_addr_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="15" slack="1"/>
<pin id="534" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="training_data_V_addr "/>
</bind>
</comp>

<comp id="537" class="1005" name="sub_ln895_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="6" slack="2"/>
<pin id="539" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln895 "/>
</bind>
</comp>

<comp id="544" class="1005" name="ret_V_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="49" slack="1"/>
<pin id="546" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="552" class="1005" name="i_4_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="6" slack="0"/>
<pin id="554" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="557" class="1005" name="dist_V_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="6" slack="0"/>
<pin id="559" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="dist_V "/>
</bind>
</comp>

<comp id="565" class="1005" name="knn_set_V_addr_2_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="5" slack="1"/>
<pin id="567" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="knn_set_V_addr_2 "/>
</bind>
</comp>

<comp id="570" class="1005" name="knn_set_V_addr_3_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="5" slack="1"/>
<pin id="572" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="knn_set_V_addr_3 "/>
</bind>
</comp>

<comp id="575" class="1005" name="knn_set_V_addr_1_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="5" slack="1"/>
<pin id="577" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="knn_set_V_addr_1 "/>
</bind>
</comp>

<comp id="581" class="1005" name="select_ln96_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="4" slack="1"/>
<pin id="583" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln96 "/>
</bind>
</comp>

<comp id="586" class="1005" name="i_5_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="2" slack="1"/>
<pin id="588" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="30" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="28" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="125"><net_src comp="114" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="132"><net_src comp="126" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="158"><net_src comp="32" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="170" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="181"><net_src comp="48" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="56" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="88" pin=4"/></net>

<net id="200"><net_src comp="189" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="194" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="205"><net_src comp="56" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="8" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="224"><net_src comp="217" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="228"><net_src comp="26" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="236"><net_src comp="229" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="241"><net_src comp="46" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="137" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="10" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="137" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="16" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="137" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="18" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="137" pin="4"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="20" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="270"><net_src comp="258" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="254" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="148" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="22" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="148" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="26" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="148" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="284" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="288" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="302"><net_src comp="159" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="34" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="159" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="38" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="159" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="182" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="50" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="170" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="10" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="170" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="16" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="182" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="332" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="345"><net_src comp="166" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="18" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="166" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="20" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="358"><net_src comp="346" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="342" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="102" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="206" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="206" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="58" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="206" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="62" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="390"><net_src comp="66" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="369" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="395"><net_src comp="385" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="392" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="194" pin="4"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="229" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="22" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="229" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="408" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="420"><net_src comp="412" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="425"><net_src comp="217" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="422" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="426" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="439"><net_src comp="217" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="436" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="448"><net_src comp="440" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="454"><net_src comp="88" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="88" pin="7"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="225" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="450" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="456" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="213" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="472"><net_src comp="225" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="26" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="88" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="189" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="76" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="491"><net_src comp="248" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="496"><net_src comp="266" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="504"><net_src comp="278" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="512"><net_src comp="304" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="517"><net_src comp="310" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="522"><net_src comp="314" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="530"><net_src comp="326" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="535"><net_src comp="95" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="540"><net_src comp="354" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="542"><net_src comp="537" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="543"><net_src comp="537" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="547"><net_src comp="364" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="555"><net_src comp="379" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="560"><net_src comp="396" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="568"><net_src comp="108" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="573"><net_src comp="114" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="578"><net_src comp="126" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="580"><net_src comp="575" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="584"><net_src comp="460" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="589"><net_src comp="468" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="229" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: digitrec : input_V | {1 }
	Port: digitrec : training_data_V | {5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln51 : 1
		i : 1
		br_ln51 : 2
		zext_ln321 : 1
		tmp_3 : 1
		sub_ln321 : 2
	State 3
		icmp_ln52 : 1
		k : 1
		br_ln52 : 2
		zext_ln321_2 : 1
		add_ln321 : 2
		sext_ln321 : 3
		knn_set_V_addr : 4
		store_ln54 : 5
	State 4
		icmp_ln57 : 1
		i_3 : 1
		br_ln57 : 2
		zext_ln59 : 1
	State 5
		add_ln59 : 1
		icmp_ln59 : 1
		j : 1
		br_ln59 : 2
		add_ln61 : 1
		zext_ln61_1 : 2
		training_data_V_addr : 3
		training_instance_V : 4
	State 6
		sub_ln895 : 1
		zext_ln61_2 : 1
		ret_V : 2
	State 7
		zext_ln89 : 1
		icmp_ln89 : 1
		i_4 : 1
		br_ln89 : 2
		p_Result_s : 2
		zext_ln700 : 3
		dist_V : 4
	State 8
		icmp_ln95 : 1
		br_ln95 : 2
		zext_ln895_1 : 1
		add_ln895_1 : 2
		sext_ln895_1 : 3
		knn_set_V_addr_2 : 4
		zext_ln895_2 : 1
		add_ln895_2 : 2
		sext_ln895_2 : 3
		knn_set_V_addr_3 : 4
		knn_set_V_load_1 : 5
		knn_set_V_load_2 : 5
		zext_ln895 : 1
		add_ln895 : 2
		sext_ln895 : 3
		knn_set_V_addr_1 : 4
		knn_set_V_load : 5
	State 9
		icmp_ln895_2 : 1
		select_ln96 : 2
	State 10
		icmp_ln895 : 1
		br_ln100 : 2
	State 11
		ret_ln68 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|---------|
| Operation|     Functional Unit     |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------|---------|---------|---------|---------|---------|
|   call   |   grp_knn_vote_fu_237   |    2    |  19.825 |   483   |   629   |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|          |         i_fu_248        |    0    |    0    |    0    |    13   |    0    |
|          |         k_fu_278        |    0    |    0    |    0    |    10   |    0    |
|          |     add_ln321_fu_288    |    0    |    0    |    0    |    15   |    0    |
|          |        i_3_fu_304       |    0    |    0    |    0    |    13   |    0    |
|          |     add_ln59_fu_314     |    0    |    0    |    0    |    21   |    0    |
|          |         j_fu_326        |    0    |    0    |    0    |    13   |    0    |
|    add   |     add_ln61_fu_332     |    0    |    0    |    0    |    21   |    0    |
|          |        i_4_fu_379       |    0    |    0    |    0    |    15   |    0    |
|          |      dist_V_fu_396      |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln895_1_fu_412   |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln895_2_fu_426   |    0    |    0    |    0    |    15   |    0    |
|          |     add_ln895_fu_440    |    0    |    0    |    0    |    15   |    0    |
|          |        i_5_fu_468       |    0    |    0    |    0    |    10   |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|          |     icmp_ln51_fu_242    |    0    |    0    |    0    |    9    |    0    |
|          |     icmp_ln52_fu_272    |    0    |    0    |    0    |    8    |    0    |
|          |     icmp_ln57_fu_298    |    0    |    0    |    0    |    13   |    0    |
|   icmp   |     icmp_ln59_fu_320    |    0    |    0    |    0    |    9    |    0    |
|          |     icmp_ln89_fu_373    |    0    |    0    |    0    |    11   |    0    |
|          |     icmp_ln95_fu_402    |    0    |    0    |    0    |    8    |    0    |
|          |   icmp_ln895_2_fu_450   |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln895_fu_474    |    0    |    0    |    0    |    11   |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|    xor   |       ret_V_fu_364      |    0    |    0    |    0    |    49   |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|    sub   |     sub_ln321_fu_266    |    0    |    0    |    0    |    15   |    0    |
|          |     sub_ln895_fu_354    |    0    |    0    |    0    |    15   |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|  select  |    select_ln96_fu_460   |    0    |    0    |    0    |    4    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|   read   | input_V_read_read_fu_76 |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|          |    zext_ln321_fu_254    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln321_2_fu_284   |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln59_fu_310    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln61_1_fu_337   |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln61_fu_342    |    0    |    0    |    0    |    0    |    0    |
|   zext   |    zext_ln61_2_fu_360   |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln89_fu_369    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln700_fu_392    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln895_1_fu_408   |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln895_2_fu_422   |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln895_fu_436    |    0    |    0    |    0    |    0    |    0    |
|          |     max_idx_V_fu_456    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|       tmp_3_fu_258      |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_4_fu_346      |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|          |    sext_ln321_fu_293    |    0    |    0    |    0    |    0    |    0    |
|   sext   |   sext_ln895_1_fu_417   |    0    |    0    |    0    |    0    |    0    |
|          |   sext_ln895_2_fu_431   |    0    |    0    |    0    |    0    |    0    |
|          |    sext_ln895_fu_445    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
| bitselect|    p_Result_s_fu_385    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|   Total  |                         |    2    |  19.825 |   483   |   983   |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|knn_set_V|    1   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    1   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln59_reg_519      |   15   |
|     bvh_d_index_reg_202    |    6   |
|       dist_V_reg_557       |    6   |
|        i4_0_reg_155        |   11   |
|         i_0_reg_133        |    4   |
|         i_3_reg_509        |   11   |
|         i_4_reg_552        |    6   |
|         i_5_reg_586        |    2   |
|          i_reg_488         |    4   |
|    input_V_read_reg_480    |   49   |
|         j_0_reg_166        |    4   |
|          j_reg_527         |    4   |
|         k_0_reg_144        |    2   |
|          k_reg_501         |    2   |
|  knn_set_V_addr_1_reg_575  |    5   |
|  knn_set_V_addr_2_reg_565  |    5   |
|  knn_set_V_addr_3_reg_570  |    5   |
|      p_032_0_i_reg_213     |    4   |
|      p_053_0_i_reg_189     |    6   |
|       phi_mul_reg_178      |   15   |
|        ret_V_reg_544       |   49   |
|     select_ln96_reg_581    |    4   |
|      sub_ln321_reg_493     |    6   |
|      sub_ln895_reg_537     |    6   |
|training_data_V_addr_reg_532|   15   |
|     val_assign_reg_225     |    2   |
|      zext_ln59_reg_514     |   15   |
+----------------------------+--------+
|            Total           |   263  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_88  |  p0  |   5  |   5  |   25   ||    27   |
|  grp_access_fu_88  |  p2  |   3  |   0  |    0   ||    15   |
|  grp_access_fu_102 |  p0  |   2  |  15  |   30   ||    9    |
|     j_0_reg_166    |  p0  |   2  |   4  |    8   ||    9    |
|  p_053_0_i_reg_189 |  p0  |   2  |   6  |   12   ||    9    |
|  p_032_0_i_reg_213 |  p0  |   2  |   4  |    8   ||    9    |
| val_assign_reg_225 |  p0  |   2  |   2  |    4   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   87   ||  12.566 ||    87   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |   19   |   483  |   983  |    0   |
|   Memory  |    1   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   12   |    -   |   87   |    -   |
|  Register |    -   |    -   |   263  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |   32   |   746  |  1070  |    0   |
+-----------+--------+--------+--------+--------+--------+
