
*** Running vivado
    with args -log customip_lab_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source customip_lab_v1_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source customip_lab_v1_0.tcl -notrace
Command: synth_design -top customip_lab_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15472 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 310.707 ; gain = 77.109
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'customip_lab_v1_0' [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/ip_repo/customip_lab_1.0/hdl/customip_lab_v1_0.vhd:50]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AXI_CTRL' [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/AXI.vhd:74]
INFO: [Synth 8-4471] merging register 'reg_wready_reg' into 'WREADY_reg' [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/AXI.vhd:181]
WARNING: [Synth 8-6014] Unused sequential element reg_wready_reg was removed.  [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/AXI.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'AXI_CTRL' (1#1) [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/AXI.vhd:74]
INFO: [Synth 8-3491] module 'vecmult' declared at 'C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/vecmult.vhd:35' bound to instance 'vecmult_inst' of component 'vecmult' [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/ip_repo/customip_lab_1.0/hdl/customip_lab_v1_0.vhd:315]
INFO: [Synth 8-638] synthesizing module 'vecmult' [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/vecmult.vhd:46]
	Parameter bit_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'xnor_sum' declared at 'C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/ip_repo/customip_lab_1.0/hdl/xnor_sum.vhd:34' bound to instance 'xnor_sum_inst' of component 'xnor_sum' [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/vecmult.vhd:71]
INFO: [Synth 8-638] synthesizing module 'xnor_sum' [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/ip_repo/customip_lab_1.0/hdl/xnor_sum.vhd:44]
	Parameter bit_width bound to: 16 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/ip_repo/customip_lab_1.0/hdl/xnor_sum.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'xnor_sum' (2#1) [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/ip_repo/customip_lab_1.0/hdl/xnor_sum.vhd:44]
INFO: [Synth 8-3491] module 'accumulator' declared at 'C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/ip_repo/customip_lab_1.0/hdl/accumulator.vhd:34' bound to instance 'acc_inst' of component 'accumulator' [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/vecmult.vhd:75]
INFO: [Synth 8-638] synthesizing module 'accumulator' [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/ip_repo/customip_lab_1.0/hdl/accumulator.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'accumulator' (3#1) [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/ip_repo/customip_lab_1.0/hdl/accumulator.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'vecmult' (4#1) [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/vecmult.vhd:46]
INFO: [Synth 8-3491] module 'IO_RAM' declared at 'C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/imports/new/IO_RAM.vhd:8' bound to instance 'io_ram_inst' of component 'IO_RAM' [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/ip_repo/customip_lab_1.0/hdl/customip_lab_v1_0.vhd:334]
INFO: [Synth 8-638] synthesizing module 'IO_RAM' [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/imports/new/IO_RAM.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'IO_RAM' (5#1) [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/imports/new/IO_RAM.vhd:22]
INFO: [Synth 8-3491] module 'out_registers' declared at 'C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/register.vhd:35' bound to instance 'output_regs' of component 'out_registers' [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/ip_repo/customip_lab_1.0/hdl/customip_lab_v1_0.vhd:362]
INFO: [Synth 8-638] synthesizing module 'out_registers' [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/register.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'out_registers' (6#1) [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/register.vhd:45]
INFO: [Synth 8-3491] module 'weight_RAM' declared at 'C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/imports/new/rams_dist.vhd:13' bound to instance 'weight_ram_inst' of component 'weight_RAM' [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/ip_repo/customip_lab_1.0/hdl/customip_lab_v1_0.vhd:373]
INFO: [Synth 8-638] synthesizing module 'weight_RAM' [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/imports/new/rams_dist.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element regB_reg was removed.  [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/imports/new/rams_dist.vhd:102]
WARNING: [Synth 8-4767] Trying to implement RAM 'my_ram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "my_ram_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'weight_RAM' (7#1) [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/imports/new/rams_dist.vhd:28]
INFO: [Synth 8-3491] module 'binarised_buffer' declared at 'C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/imports/new/binarised_buffer.vhd:35' bound to instance 'binarised_buffer_inst' of component 'binarised_buffer' [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/ip_repo/customip_lab_1.0/hdl/customip_lab_v1_0.vhd:386]
INFO: [Synth 8-638] synthesizing module 'binarised_buffer' [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/imports/new/binarised_buffer.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'binarised_buffer' (8#1) [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/imports/new/binarised_buffer.vhd:42]
INFO: [Synth 8-3491] module 'control' declared at 'C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/control.vhd:34' bound to instance 'control_module' of component 'control' [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/ip_repo/customip_lab_1.0/hdl/customip_lab_v1_0.vhd:394]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/control.vhd:62]
	Parameter count_limit bound to: 54 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/counter.vhd:34' bound to instance 'input_counter' of component 'counter' [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/control.vhd:118]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/counter.vhd:44]
	Parameter count_limit bound to: 54 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (9#1) [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/counter.vhd:44]
	Parameter count_limit bound to: 1653 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/counter.vhd:34' bound to instance 'weight_counter' of component 'counter' [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/control.vhd:126]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized1' [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/counter.vhd:44]
	Parameter count_limit bound to: 1653 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized1' (9#1) [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/counter.vhd:44]
	Parameter count_limit bound to: 54 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/counter.vhd:34' bound to instance 'output_counter' of component 'counter' [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/control.vhd:135]
	Parameter count_limit bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/counter.vhd:34' bound to instance 'non_binarised_output_counter' of component 'counter' [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/control.vhd:143]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized4' [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/counter.vhd:44]
	Parameter count_limit bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized4' (9#1) [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/counter.vhd:44]
	Parameter count_limit bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/counter.vhd:34' bound to instance 'bb_counter' of component 'counter' [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/control.vhd:152]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized6' [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/counter.vhd:44]
	Parameter count_limit bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized6' (9#1) [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/counter.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element weight_RAM_rst_reg was removed.  [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/control.vhd:170]
WARNING: [Synth 8-6014] Unused sequential element output_RAM_rst_reg was removed.  [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/control.vhd:173]
WARNING: [Synth 8-6014] Unused sequential element w_count_enable_reg was removed.  [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/control.vhd:130]
WARNING: [Synth 8-6014] Unused sequential element i_count_enable_reg was removed.  [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/control.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element nbo_count_enable_reg was removed.  [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/control.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'control' (10#1) [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/control.vhd:62]
WARNING: [Synth 8-3848] Net s00_axi_bresp in module/entity customip_lab_v1_0 does not have driver. [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/ip_repo/customip_lab_1.0/hdl/customip_lab_v1_0.vhd:36]
WARNING: [Synth 8-3848] Net s00_axi_rresp in module/entity customip_lab_v1_0 does not have driver. [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/ip_repo/customip_lab_1.0/hdl/customip_lab_v1_0.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'customip_lab_v1_0' (11#1) [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/ip_repo/customip_lab_1.0/hdl/customip_lab_v1_0.vhd:50]
WARNING: [Synth 8-3331] design vecmult has unconnected port bias[31]
WARNING: [Synth 8-3331] design vecmult has unconnected port bias[30]
WARNING: [Synth 8-3331] design vecmult has unconnected port bias[29]
WARNING: [Synth 8-3331] design vecmult has unconnected port bias[28]
WARNING: [Synth 8-3331] design vecmult has unconnected port bias[27]
WARNING: [Synth 8-3331] design vecmult has unconnected port bias[26]
WARNING: [Synth 8-3331] design vecmult has unconnected port bias[25]
WARNING: [Synth 8-3331] design vecmult has unconnected port bias[24]
WARNING: [Synth 8-3331] design vecmult has unconnected port bias[23]
WARNING: [Synth 8-3331] design vecmult has unconnected port bias[22]
WARNING: [Synth 8-3331] design vecmult has unconnected port bias[21]
WARNING: [Synth 8-3331] design vecmult has unconnected port bias[20]
WARNING: [Synth 8-3331] design vecmult has unconnected port bias[19]
WARNING: [Synth 8-3331] design vecmult has unconnected port bias[18]
WARNING: [Synth 8-3331] design vecmult has unconnected port bias[17]
WARNING: [Synth 8-3331] design vecmult has unconnected port bias[16]
WARNING: [Synth 8-3331] design counter__parameterized6 has unconnected port increment[10]
WARNING: [Synth 8-3331] design counter__parameterized6 has unconnected port increment[9]
WARNING: [Synth 8-3331] design counter__parameterized6 has unconnected port increment[8]
WARNING: [Synth 8-3331] design counter__parameterized6 has unconnected port increment[7]
WARNING: [Synth 8-3331] design counter__parameterized6 has unconnected port increment[6]
WARNING: [Synth 8-3331] design counter__parameterized6 has unconnected port increment[5]
WARNING: [Synth 8-3331] design counter__parameterized6 has unconnected port increment[4]
WARNING: [Synth 8-3331] design counter__parameterized4 has unconnected port increment[10]
WARNING: [Synth 8-3331] design counter__parameterized4 has unconnected port increment[9]
WARNING: [Synth 8-3331] design counter__parameterized4 has unconnected port increment[8]
WARNING: [Synth 8-3331] design counter__parameterized4 has unconnected port increment[7]
WARNING: [Synth 8-3331] design counter__parameterized4 has unconnected port increment[6]
WARNING: [Synth 8-3331] design counter__parameterized4 has unconnected port increment[5]
WARNING: [Synth 8-3331] design counter__parameterized4 has unconnected port increment[4]
WARNING: [Synth 8-3331] design counter has unconnected port increment[10]
WARNING: [Synth 8-3331] design counter has unconnected port increment[9]
WARNING: [Synth 8-3331] design counter has unconnected port increment[8]
WARNING: [Synth 8-3331] design counter has unconnected port increment[7]
WARNING: [Synth 8-3331] design counter has unconnected port increment[6]
WARNING: [Synth 8-3331] design weight_RAM has unconnected port addrB[31]
WARNING: [Synth 8-3331] design weight_RAM has unconnected port addrB[30]
WARNING: [Synth 8-3331] design weight_RAM has unconnected port addrB[29]
WARNING: [Synth 8-3331] design weight_RAM has unconnected port addrB[28]
WARNING: [Synth 8-3331] design weight_RAM has unconnected port addrB[27]
WARNING: [Synth 8-3331] design weight_RAM has unconnected port addrB[26]
WARNING: [Synth 8-3331] design weight_RAM has unconnected port addrB[25]
WARNING: [Synth 8-3331] design weight_RAM has unconnected port addrB[24]
WARNING: [Synth 8-3331] design weight_RAM has unconnected port addrB[23]
WARNING: [Synth 8-3331] design weight_RAM has unconnected port addrB[22]
WARNING: [Synth 8-3331] design weight_RAM has unconnected port addrB[21]
WARNING: [Synth 8-3331] design weight_RAM has unconnected port addrB[20]
WARNING: [Synth 8-3331] design weight_RAM has unconnected port addrB[19]
WARNING: [Synth 8-3331] design weight_RAM has unconnected port addrB[18]
WARNING: [Synth 8-3331] design weight_RAM has unconnected port addrB[17]
WARNING: [Synth 8-3331] design weight_RAM has unconnected port addrB[16]
WARNING: [Synth 8-3331] design weight_RAM has unconnected port addrB[15]
WARNING: [Synth 8-3331] design weight_RAM has unconnected port addrB[14]
WARNING: [Synth 8-3331] design weight_RAM has unconnected port addrB[13]
WARNING: [Synth 8-3331] design weight_RAM has unconnected port addrB[12]
WARNING: [Synth 8-3331] design weight_RAM has unconnected port addrB[11]
WARNING: [Synth 8-3331] design weight_RAM has unconnected port addrB[10]
WARNING: [Synth 8-3331] design out_registers has unconnected port addro[31]
WARNING: [Synth 8-3331] design out_registers has unconnected port addro[30]
WARNING: [Synth 8-3331] design out_registers has unconnected port addro[29]
WARNING: [Synth 8-3331] design out_registers has unconnected port addro[28]
WARNING: [Synth 8-3331] design out_registers has unconnected port addro[27]
WARNING: [Synth 8-3331] design out_registers has unconnected port addro[26]
WARNING: [Synth 8-3331] design out_registers has unconnected port addro[25]
WARNING: [Synth 8-3331] design out_registers has unconnected port addro[24]
WARNING: [Synth 8-3331] design out_registers has unconnected port addro[23]
WARNING: [Synth 8-3331] design out_registers has unconnected port addro[22]
WARNING: [Synth 8-3331] design out_registers has unconnected port addro[21]
WARNING: [Synth 8-3331] design out_registers has unconnected port addro[20]
WARNING: [Synth 8-3331] design out_registers has unconnected port addro[19]
WARNING: [Synth 8-3331] design out_registers has unconnected port addro[18]
WARNING: [Synth 8-3331] design out_registers has unconnected port addro[17]
WARNING: [Synth 8-3331] design out_registers has unconnected port addro[16]
WARNING: [Synth 8-3331] design out_registers has unconnected port addro[15]
WARNING: [Synth 8-3331] design out_registers has unconnected port addro[14]
WARNING: [Synth 8-3331] design out_registers has unconnected port addro[13]
WARNING: [Synth 8-3331] design out_registers has unconnected port addro[12]
WARNING: [Synth 8-3331] design out_registers has unconnected port addro[11]
WARNING: [Synth 8-3331] design out_registers has unconnected port addro[10]
WARNING: [Synth 8-3331] design out_registers has unconnected port addro[9]
WARNING: [Synth 8-3331] design out_registers has unconnected port addro[8]
WARNING: [Synth 8-3331] design out_registers has unconnected port addro[7]
WARNING: [Synth 8-3331] design out_registers has unconnected port addro[6]
WARNING: [Synth 8-3331] design out_registers has unconnected port addro[5]
WARNING: [Synth 8-3331] design out_registers has unconnected port addro[4]
WARNING: [Synth 8-3331] design AXI_CTRL has unconnected port ctrl_R
WARNING: [Synth 8-3331] design customip_lab_v1_0 has unconnected port s00_axi_bresp[1]
WARNING: [Synth 8-3331] design customip_lab_v1_0 has unconnected port s00_axi_bresp[0]
WARNING: [Synth 8-3331] design customip_lab_v1_0 has unconnected port s00_axi_rresp[1]
WARNING: [Synth 8-3331] design customip_lab_v1_0 has unconnected port s00_axi_rresp[0]
WARNING: [Synth 8-3331] design customip_lab_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design customip_lab_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design customip_lab_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design customip_lab_v1_0 has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design customip_lab_v1_0 has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design customip_lab_v1_0 has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design customip_lab_v1_0 has unconnected port s00_axi_wstrb[0]
WARNING: [Synth 8-3331] design customip_lab_v1_0 has unconnected port s00_axi_bready
WARNING: [Synth 8-3331] design customip_lab_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design customip_lab_v1_0 has unconnected port s00_axi_arprot[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 504.590 ; gain = 270.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 504.590 ; gain = 270.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 504.590 ; gain = 270.992
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-4471] merging register 'AWREADY_reg' into 'WREADY_reg' [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/AXI.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element AWREADY_reg was removed.  [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/AXI.vhd:111]
INFO: [Synth 8-5544] ROM "sig_RVALID" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element wram_count_reg was removed.  [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/AXI.vhd:151]
WARNING: [Synth 8-6014] Unused sequential element oreg_count_reg was removed.  [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/AXI.vhd:197]
INFO: [Synth 8-5546] ROM "Q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Q" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/counter.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/counter.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/counter.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/counter.vhd:53]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/control.vhd:255]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/control.vhd:255]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/control.vhd:255]
INFO: [Synth 8-5544] ROM "IO_RAM_w_enable" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "o_count_reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_count_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "IO_RAM_w_enable" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "o_count_reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_count_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "layer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LAYER_LAST_IDX[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_count_in" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LAYER_FIRST_IDX[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WEIGHT_FIRST_IDX[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WEIGHT_LAST_IDX[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/ip_repo/customip_lab_1.0/hdl/accumulator.vhd:53]
