#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018c45df88a0 .scope module, "ieee754_natural_exponential" "ieee754_natural_exponential" 2 297;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /OUTPUT 32 "result";
P_0000018c45df1c40 .param/l "ITER" 0 2 297, +C4<00000000000000000000000000000100>;
o0000018c45e1ed88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000018c45e7c150_0 .net "A", 31 0, o0000018c45e1ed88;  0 drivers
v0000018c45e7d870_0 .net "A1_M2", 31 0, v0000018c45e722e0_0;  1 drivers
v0000018c45e7cb50_0 .net "A2_OUT", 31 0, v0000018c45e73c80_0;  1 drivers
v0000018c45e7dcd0_0 .net "D1_A2", 31 0, v0000018c45e7a140_0;  1 drivers
v0000018c45e7d4b0_0 .net "M1_D1", 31 0, L_0000018c45ecb6a0;  1 drivers
v0000018c45e7d550_0 .net "M2_D1", 31 0, L_0000018c45ecd7c0;  1 drivers
v0000018c45e7dd70_0 .var/i "clk", 31 0;
o0000018c45e1eba8 .functor BUFZ 1, C4<z>; HiZ drive
v0000018c45e7c1f0_0 .net "clock", 0 0, o0000018c45e1eba8;  0 drivers
v0000018c45e7de10_0 .var "div_enable", 0 0;
v0000018c45e7deb0_0 .var "fatorial_count", 31 0;
v0000018c45e7c470_0 .var "fatorial_mul", 31 0;
v0000018c45e7c510_0 .var/i "index_division", 31 0;
v0000018c45e7d050_0 .var/i "index_fatorial", 31 0;
v0000018c45e7cbf0_0 .var "natural_exponential_counter", 2 0;
v0000018c45e7c5b0_0 .var "natural_exponential_sum", 31 0;
v0000018c45e80620_0 .var "pontential_mul", 31 0;
v0000018c45e80a80_0 .var "result", 31 0;
S_0000018c45b66570 .scope module, "A1" "ieee754_adder" 2 317, 2 61 0, S_0000018c45df88a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000018c45df1bc0 .param/l "XLEN" 0 2 61, +C4<00000000000000000000000000100000>;
L_0000018c45e83248 .functor BUFT 1, C4<00111111100000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018c45e07ec0_0 .net "A", 31 0, L_0000018c45e83248;  1 drivers
v0000018c45e08d20_0 .net "A_Exponent", 7 0, L_0000018c45ecb880;  1 drivers
v0000018c45e08dc0_0 .net "A_Mantissa", 23 0, L_0000018c45ecb7e0;  1 drivers
v0000018c45e07a60_0 .net "A_sign", 0 0, L_0000018c45eccd20;  1 drivers
v0000018c45e08e60_0 .var "A_swap", 31 0;
v0000018c45e071a0_0 .net "B", 31 0, v0000018c45e7deb0_0;  1 drivers
v0000018c45e07240_0 .net "B_Exponent", 7 0, L_0000018c45ecd860;  1 drivers
v0000018c45e07b00_0 .net "B_Mantissa", 23 0, L_0000018c45ecb920;  1 drivers
v0000018c45e07ba0_0 .var "B_shifted_mantissa", 23 0;
v0000018c45e07420_0 .net "B_sign", 0 0, L_0000018c45ecd0e0;  1 drivers
v0000018c45e074c0_0 .var "B_swap", 31 0;
v0000018c45e07560_0 .var "Exponent", 7 0;
v0000018c45e07600_0 .var "Temp_Mantissa", 23 0;
L_0000018c45e83128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018c45e07740_0 .net/2u *"_ivl_0", 0 0, L_0000018c45e83128;  1 drivers
L_0000018c45e831b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018c45e07c40_0 .net/2u *"_ivl_20", 0 0, L_0000018c45e831b8;  1 drivers
v0000018c45e077e0_0 .net *"_ivl_23", 30 0, L_0000018c45ecc500;  1 drivers
L_0000018c45e83200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018c45e07880_0 .net/2u *"_ivl_26", 0 0, L_0000018c45e83200;  1 drivers
v0000018c45e07d80_0 .net *"_ivl_29", 30 0, L_0000018c45ecb560;  1 drivers
v0000018c45e07e20_0 .net *"_ivl_3", 22 0, L_0000018c45ecbce0;  1 drivers
L_0000018c45e83170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018c45dd9ee0_0 .net/2u *"_ivl_6", 0 0, L_0000018c45e83170;  1 drivers
v0000018c45e73140_0 .net *"_ivl_9", 22 0, L_0000018c45ecc6e0;  1 drivers
v0000018c45e731e0_0 .var "carry", 0 0;
v0000018c45e72240_0 .net "comp", 0 0, v0000018c45e08c80_0;  1 drivers
v0000018c45e738c0_0 .var "diff_Exponent", 7 0;
v0000018c45e73a00_0 .var/i "i", 31 0;
v0000018c45e722e0_0 .var "result", 31 0;
E_0000018c45df1700/0 .event anyedge, v0000018c45e08c80_0, v0000018c45e07ec0_0, v0000018c45e071a0_0, v0000018c45e08d20_0;
E_0000018c45df1700/1 .event anyedge, v0000018c45e07240_0, v0000018c45e07b00_0, v0000018c45e738c0_0, v0000018c45e07a60_0;
E_0000018c45df1700/2 .event anyedge, v0000018c45e07420_0, v0000018c45e08dc0_0, v0000018c45e07ba0_0, v0000018c45e731e0_0;
E_0000018c45df1700/3 .event anyedge, v0000018c45e07600_0, v0000018c45e07560_0;
E_0000018c45df1700 .event/or E_0000018c45df1700/0, E_0000018c45df1700/1, E_0000018c45df1700/2, E_0000018c45df1700/3;
L_0000018c45ecbce0 .part v0000018c45e08e60_0, 0, 23;
L_0000018c45ecb7e0 .concat [ 23 1 0 0], L_0000018c45ecbce0, L_0000018c45e83128;
L_0000018c45ecc6e0 .part v0000018c45e074c0_0, 0, 23;
L_0000018c45ecb920 .concat [ 23 1 0 0], L_0000018c45ecc6e0, L_0000018c45e83170;
L_0000018c45ecb880 .part v0000018c45e08e60_0, 23, 8;
L_0000018c45ecd860 .part v0000018c45e074c0_0, 23, 8;
L_0000018c45eccd20 .part v0000018c45e08e60_0, 31, 1;
L_0000018c45ecd0e0 .part v0000018c45e074c0_0, 31, 1;
L_0000018c45ecc500 .part L_0000018c45e83248, 0, 31;
L_0000018c45ecd2c0 .concat [ 31 1 0 0], L_0000018c45ecc500, L_0000018c45e831b8;
L_0000018c45ecb560 .part v0000018c45e7deb0_0, 0, 31;
L_0000018c45ecc0a0 .concat [ 31 1 0 0], L_0000018c45ecb560, L_0000018c45e83200;
S_0000018c45d4b380 .scope module, "comp_abs" "ieee754_compare" 2 84, 2 35 0, S_0000018c45b66570;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000018c45e08be0_0 .net "A", 31 0, L_0000018c45ecd2c0;  1 drivers
v0000018c45e079c0_0 .net "B", 31 0, L_0000018c45ecc0a0;  1 drivers
v0000018c45e08c80_0 .var "result", 0 0;
E_0000018c45df1740 .event anyedge, v0000018c45e08be0_0, v0000018c45e079c0_0, v0000018c45e08c80_0;
S_0000018c45d4b510 .scope module, "A2" "ieee754_adder" 2 340, 2 61 0, S_0000018c45df88a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000018c45df17c0 .param/l "XLEN" 0 2 61, +C4<00000000000000000000000000100000>;
v0000018c45e72420_0 .net "A", 31 0, v0000018c45e7a140_0;  alias, 1 drivers
v0000018c45e73960_0 .net "A_Exponent", 7 0, L_0000018c45ee4210;  1 drivers
v0000018c45e72c40_0 .net "A_Mantissa", 23 0, L_0000018c45ee54d0;  1 drivers
v0000018c45e73aa0_0 .net "A_sign", 0 0, L_0000018c45ee40d0;  1 drivers
v0000018c45e72740_0 .var "A_swap", 31 0;
v0000018c45e72560_0 .net "B", 31 0, v0000018c45e7c5b0_0;  1 drivers
v0000018c45e73640_0 .net "B_Exponent", 7 0, L_0000018c45ee3810;  1 drivers
v0000018c45e73b40_0 .net "B_Mantissa", 23 0, L_0000018c45ee36d0;  1 drivers
v0000018c45e72ec0_0 .var "B_shifted_mantissa", 23 0;
v0000018c45e73500_0 .net "B_sign", 0 0, L_0000018c45ee4170;  1 drivers
v0000018c45e72d80_0 .var "B_swap", 31 0;
v0000018c45e73780_0 .var "Exponent", 7 0;
v0000018c45e72f60_0 .var "Temp_Mantissa", 23 0;
L_0000018c45e83a28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018c45e735a0_0 .net/2u *"_ivl_0", 0 0, L_0000018c45e83a28;  1 drivers
L_0000018c45e83ab8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018c45e73d20_0 .net/2u *"_ivl_20", 0 0, L_0000018c45e83ab8;  1 drivers
v0000018c45e72b00_0 .net *"_ivl_23", 30 0, L_0000018c45ee33b0;  1 drivers
L_0000018c45e83b00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018c45e72e20_0 .net/2u *"_ivl_26", 0 0, L_0000018c45e83b00;  1 drivers
v0000018c45e736e0_0 .net *"_ivl_29", 30 0, L_0000018c45ee39f0;  1 drivers
v0000018c45e727e0_0 .net *"_ivl_3", 22 0, L_0000018c45ee3ef0;  1 drivers
L_0000018c45e83a70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018c45e73000_0 .net/2u *"_ivl_6", 0 0, L_0000018c45e83a70;  1 drivers
v0000018c45e73dc0_0 .net *"_ivl_9", 22 0, L_0000018c45ee5070;  1 drivers
v0000018c45e729c0_0 .var "carry", 0 0;
v0000018c45e730a0_0 .net "comp", 0 0, v0000018c45e73320_0;  1 drivers
v0000018c45e73be0_0 .var "diff_Exponent", 7 0;
v0000018c45e73820_0 .var/i "i", 31 0;
v0000018c45e73c80_0 .var "result", 31 0;
E_0000018c45df2040/0 .event anyedge, v0000018c45e73320_0, v0000018c45e72420_0, v0000018c45e72560_0, v0000018c45e73960_0;
E_0000018c45df2040/1 .event anyedge, v0000018c45e73640_0, v0000018c45e73b40_0, v0000018c45e73be0_0, v0000018c45e73aa0_0;
E_0000018c45df2040/2 .event anyedge, v0000018c45e73500_0, v0000018c45e72c40_0, v0000018c45e72ec0_0, v0000018c45e729c0_0;
E_0000018c45df2040/3 .event anyedge, v0000018c45e72f60_0, v0000018c45e73780_0;
E_0000018c45df2040 .event/or E_0000018c45df2040/0, E_0000018c45df2040/1, E_0000018c45df2040/2, E_0000018c45df2040/3;
L_0000018c45ee3ef0 .part v0000018c45e72740_0, 0, 23;
L_0000018c45ee54d0 .concat [ 23 1 0 0], L_0000018c45ee3ef0, L_0000018c45e83a28;
L_0000018c45ee5070 .part v0000018c45e72d80_0, 0, 23;
L_0000018c45ee36d0 .concat [ 23 1 0 0], L_0000018c45ee5070, L_0000018c45e83a70;
L_0000018c45ee4210 .part v0000018c45e72740_0, 23, 8;
L_0000018c45ee3810 .part v0000018c45e72d80_0, 23, 8;
L_0000018c45ee40d0 .part v0000018c45e72740_0, 31, 1;
L_0000018c45ee4170 .part v0000018c45e72d80_0, 31, 1;
L_0000018c45ee33b0 .part v0000018c45e7a140_0, 0, 31;
L_0000018c45ee4850 .concat [ 31 1 0 0], L_0000018c45ee33b0, L_0000018c45e83ab8;
L_0000018c45ee39f0 .part v0000018c45e7c5b0_0, 0, 31;
L_0000018c45ee5610 .concat [ 31 1 0 0], L_0000018c45ee39f0, L_0000018c45e83b00;
S_0000018c45d78a70 .scope module, "comp_abs" "ieee754_compare" 2 84, 2 35 0, S_0000018c45d4b510;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000018c45e72380_0 .net "A", 31 0, L_0000018c45ee4850;  1 drivers
v0000018c45e724c0_0 .net "B", 31 0, L_0000018c45ee5610;  1 drivers
v0000018c45e73320_0 .var "result", 0 0;
E_0000018c45df2080 .event anyedge, v0000018c45e72380_0, v0000018c45e724c0_0, v0000018c45e73320_0;
S_0000018c45d78c00 .scope module, "D1" "ieee754_divider" 2 332, 2 180 0, S_0000018c45df88a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "B";
    .port_info 4 /OUTPUT 32 "result";
P_0000018c45b69170 .param/l "ITER" 0 2 180, +C4<00000000000000000000000000000011>;
P_0000018c45b691a8 .param/l "USE_ENABLE" 0 2 180, +C4<00000000000000000000000000000001>;
L_0000018c45e061d0 .functor BUFZ 1, v0000018c45e7de10_0, C4<0>, C4<0>, C4<0>;
v0000018c45e7bcc0_0 .net "A", 31 0, L_0000018c45ecb6a0;  alias, 1 drivers
v0000018c45e7b680_0 .net "A1_Xn", 31 0, v0000018c45e75a10_0;  1 drivers
v0000018c45e7a280_0 .net "A2_M3", 31 0, v0000018c45e75290_0;  1 drivers
v0000018c45e7bb80_0 .net "B", 31 0, L_0000018c45ecd7c0;  alias, 1 drivers
v0000018c45e7b7c0_0 .net "M1_A1", 31 0, L_0000018c45ecc8c0;  1 drivers
v0000018c45e7af00_0 .net "M2_A2", 31 0, L_0000018c45ecd540;  1 drivers
v0000018c45e7a960_0 .net "M3_M4", 31 0, L_0000018c45ecdae0;  1 drivers
v0000018c45e7a640_0 .net "M4_OUT", 31 0, L_0000018c45ecdcc0;  1 drivers
v0000018c45e7b540_0 .var "Xn", 31 0;
L_0000018c45e835f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018c45e7b2c0_0 .net/2u *"_ivl_14", 0 0, L_0000018c45e835f0;  1 drivers
v0000018c45e7aa00_0 .net *"_ivl_17", 30 0, L_0000018c45ecbe20;  1 drivers
L_0000018c45e833b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018c45e7ae60_0 .net/2u *"_ivl_2", 0 0, L_0000018c45e833b0;  1 drivers
L_0000018c45e836c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018c45e7a320_0 .net/2u *"_ivl_20", 0 0, L_0000018c45e836c8;  1 drivers
L_0000018c45e83710 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0000018c45e7ab40_0 .net/2u *"_ivl_22", 7 0, L_0000018c45e83710;  1 drivers
v0000018c45e7b4a0_0 .net *"_ivl_25", 22 0, L_0000018c45ecd680;  1 drivers
v0000018c45e7b720_0 .net *"_ivl_31", 0 0, L_0000018c45ecd900;  1 drivers
v0000018c45e7a3c0_0 .net *"_ivl_33", 0 0, L_0000018c45ece260;  1 drivers
v0000018c45e7b5e0_0 .net *"_ivl_35", 30 0, L_0000018c45eced00;  1 drivers
v0000018c45e7afa0_0 .net *"_ivl_39", 0 0, L_0000018c45ecea80;  1 drivers
L_0000018c45e833f8 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0000018c45e7b040_0 .net/2u *"_ivl_4", 7 0, L_0000018c45e833f8;  1 drivers
v0000018c45e7b860_0 .net *"_ivl_41", 7 0, L_0000018c45ecde00;  1 drivers
L_0000018c45e839e0 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0000018c45e7a460_0 .net/2u *"_ivl_42", 7 0, L_0000018c45e839e0;  1 drivers
v0000018c45e7b0e0_0 .net *"_ivl_44", 7 0, L_0000018c45ecdfe0;  1 drivers
v0000018c45e7b900_0 .net *"_ivl_47", 7 0, L_0000018c45ee4fd0;  1 drivers
v0000018c45e7b9a0_0 .net *"_ivl_48", 7 0, L_0000018c45ee4a30;  1 drivers
v0000018c45e7ba40_0 .net *"_ivl_51", 22 0, L_0000018c45ee4030;  1 drivers
v0000018c45e7bae0_0 .net *"_ivl_7", 22 0, L_0000018c45eccf00;  1 drivers
v0000018c45e7a500_0 .var/i "clk", 31 0;
v0000018c45e7bd60_0 .net "clock", 0 0, o0000018c45e1eba8;  alias, 0 drivers
v0000018c45e7be00_0 .var "divider_counter", 2 0;
v0000018c45e7bea0_0 .net "effective_enable", 0 0, L_0000018c45e061d0;  1 drivers
v0000018c45e7bf40_0 .net "enable", 0 0, v0000018c45e7de10_0;  1 drivers
v0000018c45e7a0a0_0 .var/i "index", 31 0;
v0000018c45e7a140_0 .var "result", 31 0;
E_0000018c45df2d80 .event posedge, v0000018c45e7bd60_0;
L_0000018c45eccf00 .part L_0000018c45ecd7c0, 0, 23;
L_0000018c45ecb380 .concat [ 23 8 1 0], L_0000018c45eccf00, L_0000018c45e833f8, L_0000018c45e833b0;
L_0000018c45ecbe20 .part L_0000018c45ecc8c0, 0, 31;
L_0000018c45ecc1e0 .concat [ 31 1 0 0], L_0000018c45ecbe20, L_0000018c45e835f0;
L_0000018c45ecd680 .part L_0000018c45ecd7c0, 0, 23;
L_0000018c45ecd720 .concat [ 23 8 1 0], L_0000018c45ecd680, L_0000018c45e83710, L_0000018c45e836c8;
L_0000018c45ecd900 .part L_0000018c45ecd540, 31, 1;
L_0000018c45ece260 .reduce/nor L_0000018c45ecd900;
L_0000018c45eced00 .part L_0000018c45ecd540, 0, 31;
L_0000018c45ece300 .concat [ 31 1 0 0], L_0000018c45eced00, L_0000018c45ece260;
L_0000018c45ecea80 .part L_0000018c45ecd7c0, 31, 1;
L_0000018c45ecde00 .part L_0000018c45ecdae0, 23, 8;
L_0000018c45ecdfe0 .arith/sum 8, L_0000018c45ecde00, L_0000018c45e839e0;
L_0000018c45ee4fd0 .part L_0000018c45ecd7c0, 23, 8;
L_0000018c45ee4a30 .arith/sub 8, L_0000018c45ecdfe0, L_0000018c45ee4fd0;
L_0000018c45ee4030 .part L_0000018c45ecdae0, 0, 23;
L_0000018c45ee5750 .concat [ 23 8 1 0], L_0000018c45ee4030, L_0000018c45ee4a30, L_0000018c45ecea80;
S_0000018c45d63b80 .scope module, "A1" "ieee754_adder" 2 208, 2 61 0, S_0000018c45d78c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000018c45df2700 .param/l "XLEN" 0 2 61, +C4<00000000000000000000000000100000>;
L_0000018c45e835a8 .functor BUFT 1, C4<01000000001101001011010010110101>, C4<0>, C4<0>, C4<0>;
v0000018c45e73e60_0 .net "A", 31 0, L_0000018c45e835a8;  1 drivers
v0000018c45e73460_0 .net "A_Exponent", 7 0, L_0000018c45ecc320;  1 drivers
v0000018c45e72920_0 .net "A_Mantissa", 23 0, L_0000018c45ecbc40;  1 drivers
v0000018c45e73f00_0 .net "A_sign", 0 0, L_0000018c45ecd220;  1 drivers
v0000018c45e72a60_0 .var "A_swap", 31 0;
v0000018c45e72060_0 .net "B", 31 0, L_0000018c45ecc1e0;  1 drivers
v0000018c45e72100_0 .net "B_Exponent", 7 0, L_0000018c45ecc3c0;  1 drivers
v0000018c45e721a0_0 .net "B_Mantissa", 23 0, L_0000018c45eccb40;  1 drivers
v0000018c45e72ba0_0 .var "B_shifted_mantissa", 23 0;
v0000018c45e72ce0_0 .net "B_sign", 0 0, L_0000018c45ecb2e0;  1 drivers
v0000018c45e726a0_0 .var "B_swap", 31 0;
v0000018c45e72880_0 .var "Exponent", 7 0;
v0000018c45e74570_0 .var "Temp_Mantissa", 23 0;
L_0000018c45e83488 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018c45e74930_0 .net/2u *"_ivl_0", 0 0, L_0000018c45e83488;  1 drivers
L_0000018c45e83518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018c45e75970_0 .net/2u *"_ivl_20", 0 0, L_0000018c45e83518;  1 drivers
v0000018c45e749d0_0 .net *"_ivl_23", 30 0, L_0000018c45eccaa0;  1 drivers
L_0000018c45e83560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018c45e75150_0 .net/2u *"_ivl_26", 0 0, L_0000018c45e83560;  1 drivers
v0000018c45e74750_0 .net *"_ivl_29", 30 0, L_0000018c45ecbec0;  1 drivers
v0000018c45e74a70_0 .net *"_ivl_3", 22 0, L_0000018c45ecd040;  1 drivers
L_0000018c45e834d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018c45e747f0_0 .net/2u *"_ivl_6", 0 0, L_0000018c45e834d0;  1 drivers
v0000018c45e74ed0_0 .net *"_ivl_9", 22 0, L_0000018c45eccbe0;  1 drivers
v0000018c45e75f10_0 .var "carry", 0 0;
v0000018c45e74890_0 .net "comp", 0 0, v0000018c45e73280_0;  1 drivers
v0000018c45e742f0_0 .var "diff_Exponent", 7 0;
v0000018c45e74b10_0 .var/i "i", 31 0;
v0000018c45e75a10_0 .var "result", 31 0;
E_0000018c45df3240/0 .event anyedge, v0000018c45e73280_0, v0000018c45e73e60_0, v0000018c45e72060_0, v0000018c45e73460_0;
E_0000018c45df3240/1 .event anyedge, v0000018c45e72100_0, v0000018c45e721a0_0, v0000018c45e742f0_0, v0000018c45e73f00_0;
E_0000018c45df3240/2 .event anyedge, v0000018c45e72ce0_0, v0000018c45e72920_0, v0000018c45e72ba0_0, v0000018c45e75f10_0;
E_0000018c45df3240/3 .event anyedge, v0000018c45e74570_0, v0000018c45e72880_0;
E_0000018c45df3240 .event/or E_0000018c45df3240/0, E_0000018c45df3240/1, E_0000018c45df3240/2, E_0000018c45df3240/3;
L_0000018c45ecd040 .part v0000018c45e72a60_0, 0, 23;
L_0000018c45ecbc40 .concat [ 23 1 0 0], L_0000018c45ecd040, L_0000018c45e83488;
L_0000018c45eccbe0 .part v0000018c45e726a0_0, 0, 23;
L_0000018c45eccb40 .concat [ 23 1 0 0], L_0000018c45eccbe0, L_0000018c45e834d0;
L_0000018c45ecc320 .part v0000018c45e72a60_0, 23, 8;
L_0000018c45ecc3c0 .part v0000018c45e726a0_0, 23, 8;
L_0000018c45ecd220 .part v0000018c45e72a60_0, 31, 1;
L_0000018c45ecb2e0 .part v0000018c45e726a0_0, 31, 1;
L_0000018c45eccaa0 .part L_0000018c45e835a8, 0, 31;
L_0000018c45ecc140 .concat [ 31 1 0 0], L_0000018c45eccaa0, L_0000018c45e83518;
L_0000018c45ecbec0 .part L_0000018c45ecc1e0, 0, 31;
L_0000018c45ecd4a0 .concat [ 31 1 0 0], L_0000018c45ecbec0, L_0000018c45e83560;
S_0000018c45d63d10 .scope module, "comp_abs" "ieee754_compare" 2 84, 2 35 0, S_0000018c45d63b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000018c45e72600_0 .net "A", 31 0, L_0000018c45ecc140;  1 drivers
v0000018c45e733c0_0 .net "B", 31 0, L_0000018c45ecd4a0;  1 drivers
v0000018c45e73280_0 .var "result", 0 0;
E_0000018c45df3340 .event anyedge, v0000018c45e72600_0, v0000018c45e733c0_0, v0000018c45e73280_0;
S_0000018c45d51450 .scope module, "A2" "ieee754_adder" 2 221, 2 61 0, S_0000018c45d78c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000018c45df3380 .param/l "XLEN" 0 2 61, +C4<00000000000000000000000000100000>;
L_0000018c45e83878 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018c45e75e70_0 .net "A", 31 0, L_0000018c45e83878;  1 drivers
v0000018c45e74430_0 .net "A_Exponent", 7 0, L_0000018c45ecec60;  1 drivers
v0000018c45e74110_0 .net "A_Mantissa", 23 0, L_0000018c45ece4e0;  1 drivers
v0000018c45e744d0_0 .net "A_sign", 0 0, L_0000018c45ece940;  1 drivers
v0000018c45e74390_0 .var "A_swap", 31 0;
v0000018c45e74070_0 .net "B", 31 0, L_0000018c45ece300;  1 drivers
v0000018c45e755b0_0 .net "B_Exponent", 7 0, L_0000018c45ecdea0;  1 drivers
v0000018c45e74610_0 .net "B_Mantissa", 23 0, L_0000018c45ece3a0;  1 drivers
v0000018c45e74d90_0 .var "B_shifted_mantissa", 23 0;
v0000018c45e741b0_0 .net "B_sign", 0 0, L_0000018c45ece1c0;  1 drivers
v0000018c45e746b0_0 .var "B_swap", 31 0;
v0000018c45e74bb0_0 .var "Exponent", 7 0;
v0000018c45e75b50_0 .var "Temp_Mantissa", 23 0;
L_0000018c45e83758 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018c45e75bf0_0 .net/2u *"_ivl_0", 0 0, L_0000018c45e83758;  1 drivers
L_0000018c45e837e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018c45e74c50_0 .net/2u *"_ivl_20", 0 0, L_0000018c45e837e8;  1 drivers
v0000018c45e74e30_0 .net *"_ivl_23", 30 0, L_0000018c45ece080;  1 drivers
L_0000018c45e83830 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018c45e75650_0 .net/2u *"_ivl_26", 0 0, L_0000018c45e83830;  1 drivers
v0000018c45e74f70_0 .net *"_ivl_29", 30 0, L_0000018c45ecdd60;  1 drivers
v0000018c45e75010_0 .net *"_ivl_3", 22 0, L_0000018c45eceb20;  1 drivers
L_0000018c45e837a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018c45e750b0_0 .net/2u *"_ivl_6", 0 0, L_0000018c45e837a0;  1 drivers
v0000018c45e756f0_0 .net *"_ivl_9", 22 0, L_0000018c45ecdb80;  1 drivers
v0000018c45e758d0_0 .var "carry", 0 0;
v0000018c45e74250_0 .net "comp", 0 0, v0000018c45e75470_0;  1 drivers
v0000018c45e751f0_0 .var "diff_Exponent", 7 0;
v0000018c45e75790_0 .var/i "i", 31 0;
v0000018c45e75290_0 .var "result", 31 0;
E_0000018c45df33c0/0 .event anyedge, v0000018c45e75470_0, v0000018c45e75e70_0, v0000018c45e74070_0, v0000018c45e74430_0;
E_0000018c45df33c0/1 .event anyedge, v0000018c45e755b0_0, v0000018c45e74610_0, v0000018c45e751f0_0, v0000018c45e744d0_0;
E_0000018c45df33c0/2 .event anyedge, v0000018c45e741b0_0, v0000018c45e74110_0, v0000018c45e74d90_0, v0000018c45e758d0_0;
E_0000018c45df33c0/3 .event anyedge, v0000018c45e75b50_0, v0000018c45e74bb0_0;
E_0000018c45df33c0 .event/or E_0000018c45df33c0/0, E_0000018c45df33c0/1, E_0000018c45df33c0/2, E_0000018c45df33c0/3;
L_0000018c45eceb20 .part v0000018c45e74390_0, 0, 23;
L_0000018c45ece4e0 .concat [ 23 1 0 0], L_0000018c45eceb20, L_0000018c45e83758;
L_0000018c45ecdb80 .part v0000018c45e746b0_0, 0, 23;
L_0000018c45ece3a0 .concat [ 23 1 0 0], L_0000018c45ecdb80, L_0000018c45e837a0;
L_0000018c45ecec60 .part v0000018c45e74390_0, 23, 8;
L_0000018c45ecdea0 .part v0000018c45e746b0_0, 23, 8;
L_0000018c45ece940 .part v0000018c45e74390_0, 31, 1;
L_0000018c45ece1c0 .part v0000018c45e746b0_0, 31, 1;
L_0000018c45ece080 .part L_0000018c45e83878, 0, 31;
L_0000018c45ecebc0 .concat [ 31 1 0 0], L_0000018c45ece080, L_0000018c45e837e8;
L_0000018c45ecdd60 .part L_0000018c45ece300, 0, 31;
L_0000018c45ece120 .concat [ 31 1 0 0], L_0000018c45ecdd60, L_0000018c45e83830;
S_0000018c45d515e0 .scope module, "comp_abs" "ieee754_compare" 2 84, 2 35 0, S_0000018c45d51450;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000018c45e75ab0_0 .net "A", 31 0, L_0000018c45ecebc0;  1 drivers
v0000018c45e74cf0_0 .net "B", 31 0, L_0000018c45ece120;  1 drivers
v0000018c45e75470_0 .var "result", 0 0;
E_0000018c45df34c0 .event anyedge, v0000018c45e75ab0_0, v0000018c45e74cf0_0, v0000018c45e75470_0;
S_0000018c45d544c0 .scope module, "M1" "ieee754_multiplier" 2 201, 2 122 0, S_0000018c45d78c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000018c45df4f00 .param/l "XLEN" 0 2 122, +C4<00000000000000000000000000100000>;
v0000018c45e75c90_0 .net "A", 31 0, L_0000018c45ecb380;  1 drivers
v0000018c45e75d30_0 .net "A_Exponent", 7 0, L_0000018c45ecb240;  1 drivers
v0000018c45e75830_0 .net "A_Mantissa", 23 0, L_0000018c45ecca00;  1 drivers
v0000018c45e75330_0 .net "A_sign", 0 0, L_0000018c45ecc820;  1 drivers
L_0000018c45e83440 .functor BUFT 1, C4<00111111111100001111000011110001>, C4<0>, C4<0>, C4<0>;
v0000018c45e753d0_0 .net "B", 31 0, L_0000018c45e83440;  1 drivers
v0000018c45e75510_0 .net "B_Exponent", 7 0, L_0000018c45ecb420;  1 drivers
v0000018c45e75dd0_0 .net "B_Mantissa", 23 0, L_0000018c45ecbba0;  1 drivers
v0000018c45e77020_0 .net "B_sign", 0 0, L_0000018c45ecd180;  1 drivers
v0000018c45e76800_0 .var "Exponent", 7 0;
v0000018c45e77660_0 .var "Mantissa", 22 0;
v0000018c45e76c60_0 .var "Sign", 0 0;
v0000018c45e773e0_0 .var "Temp_Exponent", 8 0;
v0000018c45e76f80_0 .var "Temp_Mantissa", 47 0;
L_0000018c45e83320 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018c45e77a20_0 .net/2u *"_ivl_0", 0 0, L_0000018c45e83320;  1 drivers
v0000018c45e77520_0 .net *"_ivl_3", 22 0, L_0000018c45ecba60;  1 drivers
L_0000018c45e83368 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018c45e768a0_0 .net/2u *"_ivl_6", 0 0, L_0000018c45e83368;  1 drivers
v0000018c45e770c0_0 .net *"_ivl_9", 22 0, L_0000018c45ecbb00;  1 drivers
v0000018c45e77700_0 .net "result", 31 0, L_0000018c45ecc8c0;  alias, 1 drivers
E_0000018c45df4500/0 .event anyedge, v0000018c45e75d30_0, v0000018c45e75510_0, v0000018c45e75830_0, v0000018c45e75dd0_0;
E_0000018c45df4500/1 .event anyedge, v0000018c45e76f80_0, v0000018c45e773e0_0, v0000018c45e75330_0, v0000018c45e77020_0;
E_0000018c45df4500 .event/or E_0000018c45df4500/0, E_0000018c45df4500/1;
L_0000018c45ecba60 .part L_0000018c45ecb380, 0, 23;
L_0000018c45ecca00 .concat [ 23 1 0 0], L_0000018c45ecba60, L_0000018c45e83320;
L_0000018c45ecbb00 .part L_0000018c45e83440, 0, 23;
L_0000018c45ecbba0 .concat [ 23 1 0 0], L_0000018c45ecbb00, L_0000018c45e83368;
L_0000018c45ecb240 .part L_0000018c45ecb380, 23, 8;
L_0000018c45ecb420 .part L_0000018c45e83440, 23, 8;
L_0000018c45ecc820 .part L_0000018c45ecb380, 31, 1;
L_0000018c45ecd180 .part L_0000018c45e83440, 31, 1;
L_0000018c45ecc8c0 .concat [ 23 8 1 0], v0000018c45e77660_0, v0000018c45e76800_0, v0000018c45e76c60_0;
S_0000018c45d54650 .scope module, "M2" "ieee754_multiplier" 2 215, 2 122 0, S_0000018c45d78c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000018c45df4f80 .param/l "XLEN" 0 2 122, +C4<00000000000000000000000000100000>;
v0000018c45e77e80_0 .net "A", 31 0, L_0000018c45ecd720;  1 drivers
v0000018c45e76260_0 .net "A_Exponent", 7 0, L_0000018c45ecc460;  1 drivers
v0000018c45e77160_0 .net "A_Mantissa", 23 0, L_0000018c45eccc80;  1 drivers
v0000018c45e77200_0 .net "A_sign", 0 0, L_0000018c45ecd5e0;  1 drivers
v0000018c45e76b20_0 .net "B", 31 0, v0000018c45e7b540_0;  1 drivers
v0000018c45e77c00_0 .net "B_Exponent", 7 0, L_0000018c45ecd360;  1 drivers
v0000018c45e76080_0 .net "B_Mantissa", 23 0, L_0000018c45ecb4c0;  1 drivers
v0000018c45e766c0_0 .net "B_sign", 0 0, L_0000018c45ecd400;  1 drivers
v0000018c45e76ee0_0 .var "Exponent", 7 0;
v0000018c45e76bc0_0 .var "Mantissa", 22 0;
v0000018c45e77ca0_0 .var "Sign", 0 0;
v0000018c45e76e40_0 .var "Temp_Exponent", 8 0;
v0000018c45e76300_0 .var "Temp_Mantissa", 47 0;
L_0000018c45e83638 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018c45e76940_0 .net/2u *"_ivl_0", 0 0, L_0000018c45e83638;  1 drivers
v0000018c45e775c0_0 .net *"_ivl_3", 22 0, L_0000018c45ecc280;  1 drivers
L_0000018c45e83680 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018c45e777a0_0 .net/2u *"_ivl_6", 0 0, L_0000018c45e83680;  1 drivers
v0000018c45e763a0_0 .net *"_ivl_9", 22 0, L_0000018c45eccfa0;  1 drivers
v0000018c45e76580_0 .net "result", 31 0, L_0000018c45ecd540;  alias, 1 drivers
E_0000018c45df4580/0 .event anyedge, v0000018c45e76260_0, v0000018c45e77c00_0, v0000018c45e77160_0, v0000018c45e76080_0;
E_0000018c45df4580/1 .event anyedge, v0000018c45e76300_0, v0000018c45e76e40_0, v0000018c45e77200_0, v0000018c45e766c0_0;
E_0000018c45df4580 .event/or E_0000018c45df4580/0, E_0000018c45df4580/1;
L_0000018c45ecc280 .part L_0000018c45ecd720, 0, 23;
L_0000018c45eccc80 .concat [ 23 1 0 0], L_0000018c45ecc280, L_0000018c45e83638;
L_0000018c45eccfa0 .part v0000018c45e7b540_0, 0, 23;
L_0000018c45ecb4c0 .concat [ 23 1 0 0], L_0000018c45eccfa0, L_0000018c45e83680;
L_0000018c45ecc460 .part L_0000018c45ecd720, 23, 8;
L_0000018c45ecd360 .part v0000018c45e7b540_0, 23, 8;
L_0000018c45ecd5e0 .part L_0000018c45ecd720, 31, 1;
L_0000018c45ecd400 .part v0000018c45e7b540_0, 31, 1;
L_0000018c45ecd540 .concat [ 23 8 1 0], v0000018c45e76bc0_0, v0000018c45e76ee0_0, v0000018c45e77ca0_0;
S_0000018c45b6cf50 .scope module, "M3" "ieee754_multiplier" 2 228, 2 122 0, S_0000018c45d78c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000018c45df5040 .param/l "XLEN" 0 2 122, +C4<00000000000000000000000000100000>;
v0000018c45e761c0_0 .net "A", 31 0, v0000018c45e7b540_0;  alias, 1 drivers
v0000018c45e76760_0 .net "A_Exponent", 7 0, L_0000018c45ece620;  1 drivers
v0000018c45e772a0_0 .net "A_Mantissa", 23 0, L_0000018c45ece440;  1 drivers
v0000018c45e77340_0 .net "A_sign", 0 0, L_0000018c45ecda40;  1 drivers
v0000018c45e77840_0 .net "B", 31 0, v0000018c45e75290_0;  alias, 1 drivers
v0000018c45e77480_0 .net "B_Exponent", 7 0, L_0000018c45ecdf40;  1 drivers
v0000018c45e778e0_0 .net "B_Mantissa", 23 0, L_0000018c45ecd9a0;  1 drivers
v0000018c45e76440_0 .net "B_sign", 0 0, L_0000018c45ece580;  1 drivers
v0000018c45e77b60_0 .var "Exponent", 7 0;
v0000018c45e769e0_0 .var "Mantissa", 22 0;
v0000018c45e764e0_0 .var "Sign", 0 0;
v0000018c45e77980_0 .var "Temp_Exponent", 8 0;
v0000018c45e77de0_0 .var "Temp_Mantissa", 47 0;
L_0000018c45e838c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018c45e76d00_0 .net/2u *"_ivl_0", 0 0, L_0000018c45e838c0;  1 drivers
v0000018c45e77ac0_0 .net *"_ivl_3", 22 0, L_0000018c45ecef80;  1 drivers
L_0000018c45e83908 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018c45e77d40_0 .net/2u *"_ivl_6", 0 0, L_0000018c45e83908;  1 drivers
v0000018c45e76620_0 .net *"_ivl_9", 22 0, L_0000018c45ece800;  1 drivers
v0000018c45e77f20_0 .net "result", 31 0, L_0000018c45ecdae0;  alias, 1 drivers
E_0000018c45df4640/0 .event anyedge, v0000018c45e76760_0, v0000018c45e77480_0, v0000018c45e772a0_0, v0000018c45e778e0_0;
E_0000018c45df4640/1 .event anyedge, v0000018c45e77de0_0, v0000018c45e77980_0, v0000018c45e77340_0, v0000018c45e76440_0;
E_0000018c45df4640 .event/or E_0000018c45df4640/0, E_0000018c45df4640/1;
L_0000018c45ecef80 .part v0000018c45e7b540_0, 0, 23;
L_0000018c45ece440 .concat [ 23 1 0 0], L_0000018c45ecef80, L_0000018c45e838c0;
L_0000018c45ece800 .part v0000018c45e75290_0, 0, 23;
L_0000018c45ecd9a0 .concat [ 23 1 0 0], L_0000018c45ece800, L_0000018c45e83908;
L_0000018c45ece620 .part v0000018c45e7b540_0, 23, 8;
L_0000018c45ecdf40 .part v0000018c45e75290_0, 23, 8;
L_0000018c45ecda40 .part v0000018c45e7b540_0, 31, 1;
L_0000018c45ece580 .part v0000018c45e75290_0, 31, 1;
L_0000018c45ecdae0 .concat [ 23 8 1 0], v0000018c45e769e0_0, v0000018c45e77b60_0, v0000018c45e764e0_0;
S_0000018c45b6d0e0 .scope module, "M4" "ieee754_multiplier" 2 234, 2 122 0, S_0000018c45d78c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000018c45df4680 .param/l "XLEN" 0 2 122, +C4<00000000000000000000000000100000>;
v0000018c45e76120_0 .net "A", 31 0, L_0000018c45ecb6a0;  alias, 1 drivers
v0000018c45e76a80_0 .net "A_Exponent", 7 0, L_0000018c45ece760;  1 drivers
v0000018c45e76da0_0 .net "A_Mantissa", 23 0, L_0000018c45eceee0;  1 drivers
v0000018c45e7ac80_0 .net "A_sign", 0 0, L_0000018c45ecdc20;  1 drivers
v0000018c45e7abe0_0 .net "B", 31 0, L_0000018c45ee5750;  1 drivers
v0000018c45e7a6e0_0 .net "B_Exponent", 7 0, L_0000018c45ecee40;  1 drivers
v0000018c45e7a5a0_0 .net "B_Mantissa", 23 0, L_0000018c45eceda0;  1 drivers
v0000018c45e7ad20_0 .net "B_sign", 0 0, L_0000018c45ece9e0;  1 drivers
v0000018c45e7b180_0 .var "Exponent", 7 0;
v0000018c45e7a780_0 .var "Mantissa", 22 0;
v0000018c45e7aaa0_0 .var "Sign", 0 0;
v0000018c45e7b400_0 .var "Temp_Exponent", 8 0;
v0000018c45e7adc0_0 .var "Temp_Mantissa", 47 0;
L_0000018c45e83950 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018c45e7b360_0 .net/2u *"_ivl_0", 0 0, L_0000018c45e83950;  1 drivers
v0000018c45e7a820_0 .net *"_ivl_3", 22 0, L_0000018c45ece8a0;  1 drivers
L_0000018c45e83998 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018c45e7a8c0_0 .net/2u *"_ivl_6", 0 0, L_0000018c45e83998;  1 drivers
v0000018c45e7b220_0 .net *"_ivl_9", 22 0, L_0000018c45ece6c0;  1 drivers
v0000018c45e7bc20_0 .net "result", 31 0, L_0000018c45ecdcc0;  alias, 1 drivers
E_0000018c45df5f80/0 .event anyedge, v0000018c45e76a80_0, v0000018c45e7a6e0_0, v0000018c45e76da0_0, v0000018c45e7a5a0_0;
E_0000018c45df5f80/1 .event anyedge, v0000018c45e7adc0_0, v0000018c45e7b400_0, v0000018c45e7ac80_0, v0000018c45e7ad20_0;
E_0000018c45df5f80 .event/or E_0000018c45df5f80/0, E_0000018c45df5f80/1;
L_0000018c45ece8a0 .part L_0000018c45ecb6a0, 0, 23;
L_0000018c45eceee0 .concat [ 23 1 0 0], L_0000018c45ece8a0, L_0000018c45e83950;
L_0000018c45ece6c0 .part L_0000018c45ee5750, 0, 23;
L_0000018c45eceda0 .concat [ 23 1 0 0], L_0000018c45ece6c0, L_0000018c45e83998;
L_0000018c45ece760 .part L_0000018c45ecb6a0, 23, 8;
L_0000018c45ecee40 .part L_0000018c45ee5750, 23, 8;
L_0000018c45ecdc20 .part L_0000018c45ecb6a0, 31, 1;
L_0000018c45ece9e0 .part L_0000018c45ee5750, 31, 1;
L_0000018c45ecdcc0 .concat [ 23 8 1 0], v0000018c45e7a780_0, v0000018c45e7b180_0, v0000018c45e7aaa0_0;
S_0000018c45dfb450 .scope module, "M1" "ieee754_multiplier" 2 311, 2 122 0, S_0000018c45df88a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000018c45df5380 .param/l "XLEN" 0 2 122, +C4<00000000000000000000000000100000>;
v0000018c45e7a1e0_0 .net "A", 31 0, o0000018c45e1ed88;  alias, 0 drivers
v0000018c45e7ce70_0 .net "A_Exponent", 7 0, L_0000018c45ecc000;  1 drivers
v0000018c45e7c0b0_0 .net "A_Mantissa", 23 0, L_0000018c45e81d40;  1 drivers
v0000018c45e7db90_0 .net "A_sign", 0 0, L_0000018c45ecc640;  1 drivers
v0000018c45e7cab0_0 .net "B", 31 0, v0000018c45e80620_0;  1 drivers
v0000018c45e7d9b0_0 .net "B_Exponent", 7 0, L_0000018c45ecc5a0;  1 drivers
v0000018c45e7d7d0_0 .net "B_Mantissa", 23 0, L_0000018c45ecc960;  1 drivers
v0000018c45e7d910_0 .net "B_sign", 0 0, L_0000018c45ecb740;  1 drivers
v0000018c45e7d0f0_0 .var "Exponent", 7 0;
v0000018c45e7c650_0 .var "Mantissa", 22 0;
v0000018c45e7cc90_0 .var "Sign", 0 0;
v0000018c45e7df50_0 .var "Temp_Exponent", 8 0;
v0000018c45e7cd30_0 .var "Temp_Mantissa", 47 0;
L_0000018c45e83098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018c45e7c290_0 .net/2u *"_ivl_0", 0 0, L_0000018c45e83098;  1 drivers
v0000018c45e7c790_0 .net *"_ivl_3", 22 0, L_0000018c45e81ac0;  1 drivers
L_0000018c45e830e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018c45e7c6f0_0 .net/2u *"_ivl_6", 0 0, L_0000018c45e830e0;  1 drivers
v0000018c45e7cdd0_0 .net *"_ivl_9", 22 0, L_0000018c45ecbf60;  1 drivers
v0000018c45e7d190_0 .net "result", 31 0, L_0000018c45ecb6a0;  alias, 1 drivers
E_0000018c45df58c0/0 .event anyedge, v0000018c45e7ce70_0, v0000018c45e7d9b0_0, v0000018c45e7c0b0_0, v0000018c45e7d7d0_0;
E_0000018c45df58c0/1 .event anyedge, v0000018c45e7cd30_0, v0000018c45e7df50_0, v0000018c45e7db90_0, v0000018c45e7d910_0;
E_0000018c45df58c0 .event/or E_0000018c45df58c0/0, E_0000018c45df58c0/1;
L_0000018c45e81ac0 .part o0000018c45e1ed88, 0, 23;
L_0000018c45e81d40 .concat [ 23 1 0 0], L_0000018c45e81ac0, L_0000018c45e83098;
L_0000018c45ecbf60 .part v0000018c45e80620_0, 0, 23;
L_0000018c45ecc960 .concat [ 23 1 0 0], L_0000018c45ecbf60, L_0000018c45e830e0;
L_0000018c45ecc000 .part o0000018c45e1ed88, 23, 8;
L_0000018c45ecc5a0 .part v0000018c45e80620_0, 23, 8;
L_0000018c45ecc640 .part o0000018c45e1ed88, 31, 1;
L_0000018c45ecb740 .part v0000018c45e80620_0, 31, 1;
L_0000018c45ecb6a0 .concat [ 23 8 1 0], v0000018c45e7c650_0, v0000018c45e7d0f0_0, v0000018c45e7cc90_0;
S_0000018c45e7e250 .scope module, "M2" "ieee754_multiplier" 2 323, 2 122 0, S_0000018c45df88a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000018c45df5800 .param/l "XLEN" 0 2 122, +C4<00000000000000000000000000100000>;
v0000018c45e7d410_0 .net "A", 31 0, v0000018c45e722e0_0;  alias, 1 drivers
v0000018c45e7da50_0 .net "A_Exponent", 7 0, L_0000018c45eccdc0;  1 drivers
v0000018c45e7d230_0 .net "A_Mantissa", 23 0, L_0000018c45ecc780;  1 drivers
v0000018c45e7ca10_0 .net "A_sign", 0 0, L_0000018c45ecbd80;  1 drivers
v0000018c45e7d2d0_0 .net "B", 31 0, v0000018c45e7c470_0;  1 drivers
v0000018c45e7c8d0_0 .net "B_Exponent", 7 0, L_0000018c45ecb1a0;  1 drivers
v0000018c45e7c330_0 .net "B_Mantissa", 23 0, L_0000018c45ecb9c0;  1 drivers
v0000018c45e7dc30_0 .net "B_sign", 0 0, L_0000018c45ecb600;  1 drivers
v0000018c45e7d690_0 .var "Exponent", 7 0;
v0000018c45e7daf0_0 .var "Mantissa", 22 0;
v0000018c45e7cf10_0 .var "Sign", 0 0;
v0000018c45e7c830_0 .var "Temp_Exponent", 8 0;
v0000018c45e7c970_0 .var "Temp_Mantissa", 47 0;
L_0000018c45e83290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018c45e7d5f0_0 .net/2u *"_ivl_0", 0 0, L_0000018c45e83290;  1 drivers
v0000018c45e7d370_0 .net *"_ivl_3", 22 0, L_0000018c45ecce60;  1 drivers
L_0000018c45e832d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018c45e7d730_0 .net/2u *"_ivl_6", 0 0, L_0000018c45e832d8;  1 drivers
v0000018c45e7cfb0_0 .net *"_ivl_9", 22 0, L_0000018c45ecb100;  1 drivers
v0000018c45e7c3d0_0 .net "result", 31 0, L_0000018c45ecd7c0;  alias, 1 drivers
E_0000018c45df59c0/0 .event anyedge, v0000018c45e7da50_0, v0000018c45e7c8d0_0, v0000018c45e7d230_0, v0000018c45e7c330_0;
E_0000018c45df59c0/1 .event anyedge, v0000018c45e7c970_0, v0000018c45e7c830_0, v0000018c45e7ca10_0, v0000018c45e7dc30_0;
E_0000018c45df59c0 .event/or E_0000018c45df59c0/0, E_0000018c45df59c0/1;
L_0000018c45ecce60 .part v0000018c45e722e0_0, 0, 23;
L_0000018c45ecc780 .concat [ 23 1 0 0], L_0000018c45ecce60, L_0000018c45e83290;
L_0000018c45ecb100 .part v0000018c45e7c470_0, 0, 23;
L_0000018c45ecb9c0 .concat [ 23 1 0 0], L_0000018c45ecb100, L_0000018c45e832d8;
L_0000018c45eccdc0 .part v0000018c45e722e0_0, 23, 8;
L_0000018c45ecb1a0 .part v0000018c45e7c470_0, 23, 8;
L_0000018c45ecbd80 .part v0000018c45e722e0_0, 31, 1;
L_0000018c45ecb600 .part v0000018c45e7c470_0, 31, 1;
L_0000018c45ecd7c0 .concat [ 23 8 1 0], v0000018c45e7daf0_0, v0000018c45e7d690_0, v0000018c45e7cf10_0;
S_0000018c45df8a30 .scope module, "ieee754_to_parts" "ieee754_to_parts" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ieee754";
    .port_info 1 /OUTPUT 32 "integer_part";
    .port_info 2 /OUTPUT 32 "fractional_part";
    .port_info 3 /OUTPUT 1 "sign";
v0000018c45e7f360_0 .var "exponent", 7 0;
v0000018c45e80da0_0 .var "fractional_part", 31 0;
o0000018c45e1f6b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000018c45e80120_0 .net "ieee754", 31 0, o0000018c45e1f6b8;  0 drivers
v0000018c45e7f400_0 .var "integer_part", 31 0;
v0000018c45e80800_0 .var "mantissa", 23 0;
v0000018c45e80b20_0 .var "sign", 0 0;
E_0000018c45df57c0 .event anyedge, v0000018c45e80120_0, v0000018c45e7f360_0, v0000018c45e80800_0, v0000018c45e80da0_0;
S_0000018c45b663e0 .scope module, "tb_Z" "tb_Z" 3 3;
 .timescale -9 -12;
P_0000018c45df12c0 .param/l "ITER" 0 3 5, +C4<00000000000000000000000000000100>;
v0000018c45e82ce0_0 .var "bias", 31 0;
v0000018c45e82380_0 .var "clock", 0 0;
v0000018c45e82420_0 .var "neuron_input", 31 0;
v0000018c45e82e20_0 .net "result", 31 0, v0000018c45e822e0_0;  1 drivers
v0000018c45e81980_0 .var "weight", 31 0;
S_0000018c45e7eed0 .scope module, "uut" "Z" 3 12, 4 1 0, S_0000018c45b663e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "neuron_input";
    .port_info 2 /INPUT 32 "weight";
    .port_info 3 /INPUT 32 "bias";
    .port_info 4 /OUTPUT 32 "result";
P_0000018c45df5d00 .param/l "ITER" 0 4 1, +C4<00000000000000000000000000000100>;
v0000018c45e829c0_0 .net "A1_Z", 31 0, v0000018c45e7fae0_0;  1 drivers
v0000018c45e81f20_0 .net "A2_OUT", 31 0, v0000018c45e82600_0;  1 drivers
v0000018c45e82a60_0 .net "M1_A1", 31 0, L_0000018c45ee4350;  1 drivers
v0000018c45e82b00_0 .var "Z", 31 0;
v0000018c45e82ba0_0 .net "bias", 31 0, v0000018c45e82ce0_0;  1 drivers
v0000018c45e821a0_0 .net "clock", 0 0, v0000018c45e82380_0;  1 drivers
v0000018c45e81fc0_0 .var "index", 31 0;
v0000018c45e82060_0 .net "neuron_input", 31 0, v0000018c45e82420_0;  1 drivers
v0000018c45e822e0_0 .var "result", 31 0;
v0000018c45e82c40_0 .net "weight", 31 0, v0000018c45e81980_0;  1 drivers
E_0000018c45df5700 .event posedge, v0000018c45e821a0_0;
S_0000018c45e7e3e0 .scope module, "A1" "ieee754_adder" 4 22, 2 61 0, S_0000018c45e7eed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000018c45df54c0 .param/l "XLEN" 0 2 61, +C4<00000000000000000000000000100000>;
v0000018c45e809e0_0 .net "A", 31 0, v0000018c45e82b00_0;  1 drivers
v0000018c45e7f180_0 .net "A_Exponent", 7 0, L_0000018c45ee3450;  1 drivers
v0000018c45e81520_0 .net "A_Mantissa", 23 0, L_0000018c45ee3d10;  1 drivers
v0000018c45e7f720_0 .net "A_sign", 0 0, L_0000018c45ee4990;  1 drivers
v0000018c45e80260_0 .var "A_swap", 31 0;
v0000018c45e81700_0 .net "B", 31 0, L_0000018c45ee4350;  alias, 1 drivers
v0000018c45e7fd60_0 .net "B_Exponent", 7 0, L_0000018c45ee3b30;  1 drivers
v0000018c45e81160_0 .net "B_Mantissa", 23 0, L_0000018c45ee47b0;  1 drivers
v0000018c45e7ff40_0 .var "B_shifted_mantissa", 23 0;
v0000018c45e80f80_0 .net "B_sign", 0 0, L_0000018c45ee34f0;  1 drivers
v0000018c45e80580_0 .var "B_swap", 31 0;
v0000018c45e806c0_0 .var "Exponent", 7 0;
v0000018c45e80080_0 .var "Temp_Mantissa", 23 0;
L_0000018c45e83bd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018c45e817a0_0 .net/2u *"_ivl_0", 0 0, L_0000018c45e83bd8;  1 drivers
L_0000018c45e83c68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018c45e801c0_0 .net/2u *"_ivl_20", 0 0, L_0000018c45e83c68;  1 drivers
v0000018c45e7f2c0_0 .net *"_ivl_23", 30 0, L_0000018c45ee31d0;  1 drivers
L_0000018c45e83cb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018c45e7f900_0 .net/2u *"_ivl_26", 0 0, L_0000018c45e83cb0;  1 drivers
v0000018c45e7f220_0 .net *"_ivl_29", 30 0, L_0000018c45ee4d50;  1 drivers
v0000018c45e80940_0 .net *"_ivl_3", 22 0, L_0000018c45ee4ad0;  1 drivers
L_0000018c45e83c20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018c45e80760_0 .net/2u *"_ivl_6", 0 0, L_0000018c45e83c20;  1 drivers
v0000018c45e7f9a0_0 .net *"_ivl_9", 22 0, L_0000018c45ee3a90;  1 drivers
v0000018c45e808a0_0 .var "carry", 0 0;
v0000018c45e7f5e0_0 .net "comp", 0 0, v0000018c45e80300_0;  1 drivers
v0000018c45e7f860_0 .var "diff_Exponent", 7 0;
v0000018c45e80bc0_0 .var/i "i", 31 0;
v0000018c45e7fae0_0 .var "result", 31 0;
E_0000018c45df6080/0 .event anyedge, v0000018c45e80300_0, v0000018c45e809e0_0, v0000018c45e81700_0, v0000018c45e7f180_0;
E_0000018c45df6080/1 .event anyedge, v0000018c45e7fd60_0, v0000018c45e81160_0, v0000018c45e7f860_0, v0000018c45e7f720_0;
E_0000018c45df6080/2 .event anyedge, v0000018c45e80f80_0, v0000018c45e81520_0, v0000018c45e7ff40_0, v0000018c45e808a0_0;
E_0000018c45df6080/3 .event anyedge, v0000018c45e80080_0, v0000018c45e806c0_0;
E_0000018c45df6080 .event/or E_0000018c45df6080/0, E_0000018c45df6080/1, E_0000018c45df6080/2, E_0000018c45df6080/3;
L_0000018c45ee4ad0 .part v0000018c45e80260_0, 0, 23;
L_0000018c45ee3d10 .concat [ 23 1 0 0], L_0000018c45ee4ad0, L_0000018c45e83bd8;
L_0000018c45ee3a90 .part v0000018c45e80580_0, 0, 23;
L_0000018c45ee47b0 .concat [ 23 1 0 0], L_0000018c45ee3a90, L_0000018c45e83c20;
L_0000018c45ee3450 .part v0000018c45e80260_0, 23, 8;
L_0000018c45ee3b30 .part v0000018c45e80580_0, 23, 8;
L_0000018c45ee4990 .part v0000018c45e80260_0, 31, 1;
L_0000018c45ee34f0 .part v0000018c45e80580_0, 31, 1;
L_0000018c45ee31d0 .part v0000018c45e82b00_0, 0, 31;
L_0000018c45ee5890 .concat [ 31 1 0 0], L_0000018c45ee31d0, L_0000018c45e83c68;
L_0000018c45ee4d50 .part L_0000018c45ee4350, 0, 31;
L_0000018c45ee3590 .concat [ 31 1 0 0], L_0000018c45ee4d50, L_0000018c45e83cb0;
S_0000018c45e7e570 .scope module, "comp_abs" "ieee754_compare" 2 84, 2 35 0, S_0000018c45e7e3e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000018c45e7f4a0_0 .net "A", 31 0, L_0000018c45ee5890;  1 drivers
v0000018c45e804e0_0 .net "B", 31 0, L_0000018c45ee3590;  1 drivers
v0000018c45e80300_0 .var "result", 0 0;
E_0000018c45df5bc0 .event anyedge, v0000018c45e7f4a0_0, v0000018c45e804e0_0, v0000018c45e80300_0;
S_0000018c45e7e0c0 .scope module, "A2" "ieee754_adder" 4 28, 2 61 0, S_0000018c45e7eed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000018c45df5f40 .param/l "XLEN" 0 2 61, +C4<00000000000000000000000000100000>;
v0000018c45e7f7c0_0 .net "A", 31 0, v0000018c45e82b00_0;  alias, 1 drivers
v0000018c45e80ee0_0 .net "A_Exponent", 7 0, L_0000018c45ee4b70;  1 drivers
v0000018c45e810c0_0 .net "A_Mantissa", 23 0, L_0000018c45ee43f0;  1 drivers
v0000018c45e803a0_0 .net "A_sign", 0 0, L_0000018c45ee5250;  1 drivers
v0000018c45e7f680_0 .var "A_swap", 31 0;
v0000018c45e7fa40_0 .net "B", 31 0, v0000018c45e82ce0_0;  alias, 1 drivers
v0000018c45e81020_0 .net "B_Exponent", 7 0, L_0000018c45ee52f0;  1 drivers
v0000018c45e81840_0 .net "B_Mantissa", 23 0, L_0000018c45ee3950;  1 drivers
v0000018c45e80c60_0 .var "B_shifted_mantissa", 23 0;
v0000018c45e7fcc0_0 .net "B_sign", 0 0, L_0000018c45ee4c10;  1 drivers
v0000018c45e80d00_0 .var "B_swap", 31 0;
v0000018c45e7fe00_0 .var "Exponent", 7 0;
v0000018c45e7fea0_0 .var "Temp_Mantissa", 23 0;
L_0000018c45e83cf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018c45e81200_0 .net/2u *"_ivl_0", 0 0, L_0000018c45e83cf8;  1 drivers
L_0000018c45e83d88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018c45e7f0e0_0 .net/2u *"_ivl_20", 0 0, L_0000018c45e83d88;  1 drivers
v0000018c45e7ffe0_0 .net *"_ivl_23", 30 0, L_0000018c45ee3270;  1 drivers
L_0000018c45e83dd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018c45e815c0_0 .net/2u *"_ivl_26", 0 0, L_0000018c45e83dd0;  1 drivers
v0000018c45e80e40_0 .net *"_ivl_29", 30 0, L_0000018c45ee3310;  1 drivers
v0000018c45e812a0_0 .net *"_ivl_3", 22 0, L_0000018c45ee4f30;  1 drivers
L_0000018c45e83d40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018c45e80440_0 .net/2u *"_ivl_6", 0 0, L_0000018c45e83d40;  1 drivers
v0000018c45e81340_0 .net *"_ivl_9", 22 0, L_0000018c45ee48f0;  1 drivers
v0000018c45e813e0_0 .var "carry", 0 0;
v0000018c45e81480_0 .net "comp", 0 0, v0000018c45e7f540_0;  1 drivers
v0000018c45e81660_0 .var "diff_Exponent", 7 0;
v0000018c45e82920_0 .var/i "i", 31 0;
v0000018c45e82600_0 .var "result", 31 0;
E_0000018c45df5580/0 .event anyedge, v0000018c45e7f540_0, v0000018c45e809e0_0, v0000018c45e7fa40_0, v0000018c45e80ee0_0;
E_0000018c45df5580/1 .event anyedge, v0000018c45e81020_0, v0000018c45e81840_0, v0000018c45e81660_0, v0000018c45e803a0_0;
E_0000018c45df5580/2 .event anyedge, v0000018c45e7fcc0_0, v0000018c45e810c0_0, v0000018c45e80c60_0, v0000018c45e813e0_0;
E_0000018c45df5580/3 .event anyedge, v0000018c45e7fea0_0, v0000018c45e7fe00_0;
E_0000018c45df5580 .event/or E_0000018c45df5580/0, E_0000018c45df5580/1, E_0000018c45df5580/2, E_0000018c45df5580/3;
L_0000018c45ee4f30 .part v0000018c45e7f680_0, 0, 23;
L_0000018c45ee43f0 .concat [ 23 1 0 0], L_0000018c45ee4f30, L_0000018c45e83cf8;
L_0000018c45ee48f0 .part v0000018c45e80d00_0, 0, 23;
L_0000018c45ee3950 .concat [ 23 1 0 0], L_0000018c45ee48f0, L_0000018c45e83d40;
L_0000018c45ee4b70 .part v0000018c45e7f680_0, 23, 8;
L_0000018c45ee52f0 .part v0000018c45e80d00_0, 23, 8;
L_0000018c45ee5250 .part v0000018c45e7f680_0, 31, 1;
L_0000018c45ee4c10 .part v0000018c45e80d00_0, 31, 1;
L_0000018c45ee3270 .part v0000018c45e82b00_0, 0, 31;
L_0000018c45ee3630 .concat [ 31 1 0 0], L_0000018c45ee3270, L_0000018c45e83d88;
L_0000018c45ee3310 .part v0000018c45e82ce0_0, 0, 31;
L_0000018c45ee3f90 .concat [ 31 1 0 0], L_0000018c45ee3310, L_0000018c45e83dd0;
S_0000018c45e7e700 .scope module, "comp_abs" "ieee754_compare" 2 84, 2 35 0, S_0000018c45e7e0c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000018c45e7fb80_0 .net "A", 31 0, L_0000018c45ee3630;  1 drivers
v0000018c45e7fc20_0 .net "B", 31 0, L_0000018c45ee3f90;  1 drivers
v0000018c45e7f540_0 .var "result", 0 0;
E_0000018c45df5d80 .event anyedge, v0000018c45e7fb80_0, v0000018c45e7fc20_0, v0000018c45e7f540_0;
S_0000018c45e7e890 .scope module, "M1" "ieee754_multiplier" 4 15, 2 122 0, S_0000018c45e7eed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000018c45df5ac0 .param/l "XLEN" 0 2 122, +C4<00000000000000000000000000100000>;
v0000018c45e81b60_0 .net "A", 31 0, v0000018c45e81980_0;  alias, 1 drivers
v0000018c45e82ec0_0 .net "A_Exponent", 7 0, L_0000018c45ee51b0;  1 drivers
v0000018c45e82100_0 .net "A_Mantissa", 23 0, L_0000018c45ee3130;  1 drivers
v0000018c45e82f60_0 .net "A_sign", 0 0, L_0000018c45ee42b0;  1 drivers
v0000018c45e824c0_0 .net "B", 31 0, v0000018c45e82420_0;  alias, 1 drivers
v0000018c45e82560_0 .net "B_Exponent", 7 0, L_0000018c45ee3db0;  1 drivers
v0000018c45e826a0_0 .net "B_Mantissa", 23 0, L_0000018c45ee5110;  1 drivers
v0000018c45e82d80_0 .net "B_sign", 0 0, L_0000018c45ee57f0;  1 drivers
v0000018c45e81c00_0 .var "Exponent", 7 0;
v0000018c45e82740_0 .var "Mantissa", 22 0;
v0000018c45e827e0_0 .var "Sign", 0 0;
v0000018c45e81ca0_0 .var "Temp_Exponent", 8 0;
v0000018c45e81de0_0 .var "Temp_Mantissa", 47 0;
L_0000018c45e83b48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018c45e82240_0 .net/2u *"_ivl_0", 0 0, L_0000018c45e83b48;  1 drivers
v0000018c45e81a20_0 .net *"_ivl_3", 22 0, L_0000018c45ee3770;  1 drivers
L_0000018c45e83b90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018c45e81e80_0 .net/2u *"_ivl_6", 0 0, L_0000018c45e83b90;  1 drivers
v0000018c45e82880_0 .net *"_ivl_9", 22 0, L_0000018c45ee38b0;  1 drivers
v0000018c45e818e0_0 .net "result", 31 0, L_0000018c45ee4350;  alias, 1 drivers
E_0000018c45df5880/0 .event anyedge, v0000018c45e82ec0_0, v0000018c45e82560_0, v0000018c45e82100_0, v0000018c45e826a0_0;
E_0000018c45df5880/1 .event anyedge, v0000018c45e81de0_0, v0000018c45e81ca0_0, v0000018c45e82f60_0, v0000018c45e82d80_0;
E_0000018c45df5880 .event/or E_0000018c45df5880/0, E_0000018c45df5880/1;
L_0000018c45ee3770 .part v0000018c45e81980_0, 0, 23;
L_0000018c45ee3130 .concat [ 23 1 0 0], L_0000018c45ee3770, L_0000018c45e83b48;
L_0000018c45ee38b0 .part v0000018c45e82420_0, 0, 23;
L_0000018c45ee5110 .concat [ 23 1 0 0], L_0000018c45ee38b0, L_0000018c45e83b90;
L_0000018c45ee51b0 .part v0000018c45e81980_0, 23, 8;
L_0000018c45ee3db0 .part v0000018c45e82420_0, 23, 8;
L_0000018c45ee42b0 .part v0000018c45e81980_0, 31, 1;
L_0000018c45ee57f0 .part v0000018c45e82420_0, 31, 1;
L_0000018c45ee4350 .concat [ 23 8 1 0], v0000018c45e82740_0, v0000018c45e81c00_0, v0000018c45e827e0_0;
    .scope S_0000018c45dfb450;
T_0 ;
    %wait E_0000018c45df58c0;
    %load/vec4 v0000018c45e7ce70_0;
    %pad/u 9;
    %load/vec4 v0000018c45e7d9b0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000018c45e7df50_0, 0, 9;
    %load/vec4 v0000018c45e7c0b0_0;
    %pad/u 48;
    %load/vec4 v0000018c45e7d7d0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000018c45e7cd30_0, 0, 48;
    %load/vec4 v0000018c45e7cd30_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000018c45e7cd30_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000018c45e7c650_0, 0, 23;
    %load/vec4 v0000018c45e7df50_0;
    %addi 1, 0, 9;
    %store/vec4 v0000018c45e7df50_0, 0, 9;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018c45e7cd30_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000018c45e7c650_0, 0, 23;
T_0.1 ;
    %load/vec4 v0000018c45e7df50_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000018c45e7d0f0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000018c45e7c650_0, 0, 23;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000018c45e7df50_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_0.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018c45e7d0f0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000018c45e7c650_0, 0, 23;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000018c45e7df50_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000018c45e7d0f0_0, 0, 8;
T_0.5 ;
T_0.3 ;
    %load/vec4 v0000018c45e7db90_0;
    %load/vec4 v0000018c45e7d910_0;
    %xor;
    %store/vec4 v0000018c45e7cc90_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000018c45d4b380;
T_1 ;
    %wait E_0000018c45df1740;
    %load/vec4 v0000018c45e08be0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000018c45e079c0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0000018c45e08be0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000018c45e08c80_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000018c45e08be0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000018c45e079c0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0000018c45e079c0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000018c45e08be0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %store/vec4 v0000018c45e08c80_0, 0, 1;
    %load/vec4 v0000018c45e08be0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0000018c45e08c80_0;
    %inv;
    %store/vec4 v0000018c45e08c80_0, 0, 1;
T_1.6 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000018c45e079c0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000018c45e08be0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %store/vec4 v0000018c45e08c80_0, 0, 1;
    %load/vec4 v0000018c45e08be0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0000018c45e08c80_0;
    %inv;
    %store/vec4 v0000018c45e08c80_0, 0, 1;
T_1.10 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000018c45b66570;
T_2 ;
    %wait E_0000018c45df1700;
    %load/vec4 v0000018c45e72240_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %load/vec4 v0000018c45e07ec0_0;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0000018c45e071a0_0;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %store/vec4 v0000018c45e08e60_0, 0, 32;
    %load/vec4 v0000018c45e72240_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.2, 8;
    %load/vec4 v0000018c45e071a0_0;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v0000018c45e07ec0_0;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %store/vec4 v0000018c45e074c0_0, 0, 32;
    %load/vec4 v0000018c45e08d20_0;
    %load/vec4 v0000018c45e07240_0;
    %sub;
    %store/vec4 v0000018c45e738c0_0, 0, 8;
    %load/vec4 v0000018c45e07b00_0;
    %ix/getv 4, v0000018c45e738c0_0;
    %shiftr 4;
    %store/vec4 v0000018c45e07ba0_0, 0, 24;
    %load/vec4 v0000018c45e07a60_0;
    %load/vec4 v0000018c45e07420_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_2.4, 8;
    %load/vec4 v0000018c45e08dc0_0;
    %pad/u 25;
    %load/vec4 v0000018c45e07ba0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %load/vec4 v0000018c45e08dc0_0;
    %pad/u 25;
    %load/vec4 v0000018c45e07ba0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %split/vec4 24;
    %store/vec4 v0000018c45e07600_0, 0, 24;
    %store/vec4 v0000018c45e731e0_0, 0, 1;
    %load/vec4 v0000018c45e08d20_0;
    %store/vec4 v0000018c45e07560_0, 0, 8;
    %load/vec4 v0000018c45e731e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0000018c45e07600_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018c45e07600_0, 0, 24;
    %load/vec4 v0000018c45e07560_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_2.8, 8;
    %load/vec4 v0000018c45e07560_0;
    %addi 1, 0, 8;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %store/vec4 v0000018c45e07560_0, 0, 8;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0000018c45e07600_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000018c45e07600_0, 0, 24;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018c45e73a00_0, 0, 32;
T_2.12 ;
    %load/vec4 v0000018c45e07600_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_2.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000018c45e07560_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.14, 9;
    %load/vec4 v0000018c45e73a00_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.14;
    %flag_set/vec4 8;
    %jmp/0xz T_2.13, 8;
    %load/vec4 v0000018c45e07600_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000018c45e07600_0, 0, 24;
    %load/vec4 v0000018c45e07560_0;
    %subi 1, 0, 8;
    %store/vec4 v0000018c45e07560_0, 0, 8;
    %load/vec4 v0000018c45e73a00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018c45e73a00_0, 0, 32;
    %jmp T_2.12;
T_2.13 ;
T_2.11 ;
T_2.7 ;
    %load/vec4 v0000018c45e07a60_0;
    %load/vec4 v0000018c45e07560_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018c45e07600_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000018c45e722e0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000018c45e7e250;
T_3 ;
    %wait E_0000018c45df59c0;
    %load/vec4 v0000018c45e7da50_0;
    %pad/u 9;
    %load/vec4 v0000018c45e7c8d0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000018c45e7c830_0, 0, 9;
    %load/vec4 v0000018c45e7d230_0;
    %pad/u 48;
    %load/vec4 v0000018c45e7c330_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000018c45e7c970_0, 0, 48;
    %load/vec4 v0000018c45e7c970_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000018c45e7c970_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000018c45e7daf0_0, 0, 23;
    %load/vec4 v0000018c45e7c830_0;
    %addi 1, 0, 9;
    %store/vec4 v0000018c45e7c830_0, 0, 9;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000018c45e7c970_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000018c45e7daf0_0, 0, 23;
T_3.1 ;
    %load/vec4 v0000018c45e7c830_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000018c45e7d690_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000018c45e7daf0_0, 0, 23;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000018c45e7c830_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_3.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018c45e7d690_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000018c45e7daf0_0, 0, 23;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0000018c45e7c830_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000018c45e7d690_0, 0, 8;
T_3.5 ;
T_3.3 ;
    %load/vec4 v0000018c45e7ca10_0;
    %load/vec4 v0000018c45e7dc30_0;
    %xor;
    %store/vec4 v0000018c45e7cf10_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000018c45d544c0;
T_4 ;
    %wait E_0000018c45df4500;
    %load/vec4 v0000018c45e75d30_0;
    %pad/u 9;
    %load/vec4 v0000018c45e75510_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000018c45e773e0_0, 0, 9;
    %load/vec4 v0000018c45e75830_0;
    %pad/u 48;
    %load/vec4 v0000018c45e75dd0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000018c45e76f80_0, 0, 48;
    %load/vec4 v0000018c45e76f80_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000018c45e76f80_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000018c45e77660_0, 0, 23;
    %load/vec4 v0000018c45e773e0_0;
    %addi 1, 0, 9;
    %store/vec4 v0000018c45e773e0_0, 0, 9;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000018c45e76f80_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000018c45e77660_0, 0, 23;
T_4.1 ;
    %load/vec4 v0000018c45e773e0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000018c45e76800_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000018c45e77660_0, 0, 23;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000018c45e773e0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_4.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018c45e76800_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000018c45e77660_0, 0, 23;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0000018c45e773e0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000018c45e76800_0, 0, 8;
T_4.5 ;
T_4.3 ;
    %load/vec4 v0000018c45e75330_0;
    %load/vec4 v0000018c45e77020_0;
    %xor;
    %store/vec4 v0000018c45e76c60_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000018c45d63d10;
T_5 ;
    %wait E_0000018c45df3340;
    %load/vec4 v0000018c45e72600_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000018c45e733c0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0000018c45e72600_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000018c45e73280_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000018c45e72600_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000018c45e733c0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0000018c45e733c0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000018c45e72600_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.5, 8;
T_5.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.5, 8;
 ; End of false expr.
    %blend;
T_5.5;
    %store/vec4 v0000018c45e73280_0, 0, 1;
    %load/vec4 v0000018c45e72600_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0000018c45e73280_0;
    %inv;
    %store/vec4 v0000018c45e73280_0, 0, 1;
T_5.6 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000018c45e733c0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000018c45e72600_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %store/vec4 v0000018c45e73280_0, 0, 1;
    %load/vec4 v0000018c45e72600_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %load/vec4 v0000018c45e73280_0;
    %inv;
    %store/vec4 v0000018c45e73280_0, 0, 1;
T_5.10 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000018c45d63b80;
T_6 ;
    %wait E_0000018c45df3240;
    %load/vec4 v0000018c45e74890_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %load/vec4 v0000018c45e73e60_0;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0000018c45e72060_0;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0000018c45e72a60_0, 0, 32;
    %load/vec4 v0000018c45e74890_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.2, 8;
    %load/vec4 v0000018c45e72060_0;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %load/vec4 v0000018c45e73e60_0;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %store/vec4 v0000018c45e726a0_0, 0, 32;
    %load/vec4 v0000018c45e73460_0;
    %load/vec4 v0000018c45e72100_0;
    %sub;
    %store/vec4 v0000018c45e742f0_0, 0, 8;
    %load/vec4 v0000018c45e721a0_0;
    %ix/getv 4, v0000018c45e742f0_0;
    %shiftr 4;
    %store/vec4 v0000018c45e72ba0_0, 0, 24;
    %load/vec4 v0000018c45e73f00_0;
    %load/vec4 v0000018c45e72ce0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_6.4, 8;
    %load/vec4 v0000018c45e72920_0;
    %pad/u 25;
    %load/vec4 v0000018c45e72ba0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %load/vec4 v0000018c45e72920_0;
    %pad/u 25;
    %load/vec4 v0000018c45e72ba0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_6.5, 8;
 ; End of false expr.
    %blend;
T_6.5;
    %split/vec4 24;
    %store/vec4 v0000018c45e74570_0, 0, 24;
    %store/vec4 v0000018c45e75f10_0, 0, 1;
    %load/vec4 v0000018c45e73460_0;
    %store/vec4 v0000018c45e72880_0, 0, 8;
    %load/vec4 v0000018c45e75f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0000018c45e74570_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018c45e74570_0, 0, 24;
    %load/vec4 v0000018c45e72880_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %load/vec4 v0000018c45e72880_0;
    %addi 1, 0, 8;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %store/vec4 v0000018c45e72880_0, 0, 8;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0000018c45e74570_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000018c45e74570_0, 0, 24;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018c45e74b10_0, 0, 32;
T_6.12 ;
    %load/vec4 v0000018c45e74570_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_6.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000018c45e72880_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.14, 9;
    %load/vec4 v0000018c45e74b10_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_6.14;
    %flag_set/vec4 8;
    %jmp/0xz T_6.13, 8;
    %load/vec4 v0000018c45e74570_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000018c45e74570_0, 0, 24;
    %load/vec4 v0000018c45e72880_0;
    %subi 1, 0, 8;
    %store/vec4 v0000018c45e72880_0, 0, 8;
    %load/vec4 v0000018c45e74b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018c45e74b10_0, 0, 32;
    %jmp T_6.12;
T_6.13 ;
T_6.11 ;
T_6.7 ;
    %load/vec4 v0000018c45e73f00_0;
    %load/vec4 v0000018c45e72880_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018c45e74570_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000018c45e75a10_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000018c45d54650;
T_7 ;
    %wait E_0000018c45df4580;
    %load/vec4 v0000018c45e76260_0;
    %pad/u 9;
    %load/vec4 v0000018c45e77c00_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000018c45e76e40_0, 0, 9;
    %load/vec4 v0000018c45e77160_0;
    %pad/u 48;
    %load/vec4 v0000018c45e76080_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000018c45e76300_0, 0, 48;
    %load/vec4 v0000018c45e76300_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000018c45e76300_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000018c45e76bc0_0, 0, 23;
    %load/vec4 v0000018c45e76e40_0;
    %addi 1, 0, 9;
    %store/vec4 v0000018c45e76e40_0, 0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000018c45e76300_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000018c45e76bc0_0, 0, 23;
T_7.1 ;
    %load/vec4 v0000018c45e76e40_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_7.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000018c45e76ee0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000018c45e76bc0_0, 0, 23;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0000018c45e76e40_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_7.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018c45e76ee0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000018c45e76bc0_0, 0, 23;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0000018c45e76e40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000018c45e76ee0_0, 0, 8;
T_7.5 ;
T_7.3 ;
    %load/vec4 v0000018c45e77200_0;
    %load/vec4 v0000018c45e766c0_0;
    %xor;
    %store/vec4 v0000018c45e77ca0_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000018c45d515e0;
T_8 ;
    %wait E_0000018c45df34c0;
    %load/vec4 v0000018c45e75ab0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000018c45e74cf0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0000018c45e75ab0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000018c45e75470_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000018c45e75ab0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000018c45e74cf0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000018c45e74cf0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000018c45e75ab0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %store/vec4 v0000018c45e75470_0, 0, 1;
    %load/vec4 v0000018c45e75ab0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0000018c45e75470_0;
    %inv;
    %store/vec4 v0000018c45e75470_0, 0, 1;
T_8.6 ;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000018c45e74cf0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000018c45e75ab0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %store/vec4 v0000018c45e75470_0, 0, 1;
    %load/vec4 v0000018c45e75ab0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v0000018c45e75470_0;
    %inv;
    %store/vec4 v0000018c45e75470_0, 0, 1;
T_8.10 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000018c45d51450;
T_9 ;
    %wait E_0000018c45df33c0;
    %load/vec4 v0000018c45e74250_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %load/vec4 v0000018c45e75e70_0;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v0000018c45e74070_0;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v0000018c45e74390_0, 0, 32;
    %load/vec4 v0000018c45e74250_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.2, 8;
    %load/vec4 v0000018c45e74070_0;
    %jmp/1 T_9.3, 8;
T_9.2 ; End of true expr.
    %load/vec4 v0000018c45e75e70_0;
    %jmp/0 T_9.3, 8;
 ; End of false expr.
    %blend;
T_9.3;
    %store/vec4 v0000018c45e746b0_0, 0, 32;
    %load/vec4 v0000018c45e74430_0;
    %load/vec4 v0000018c45e755b0_0;
    %sub;
    %store/vec4 v0000018c45e751f0_0, 0, 8;
    %load/vec4 v0000018c45e74610_0;
    %ix/getv 4, v0000018c45e751f0_0;
    %shiftr 4;
    %store/vec4 v0000018c45e74d90_0, 0, 24;
    %load/vec4 v0000018c45e744d0_0;
    %load/vec4 v0000018c45e741b0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_9.4, 8;
    %load/vec4 v0000018c45e74110_0;
    %pad/u 25;
    %load/vec4 v0000018c45e74d90_0;
    %pad/u 25;
    %add;
    %jmp/1 T_9.5, 8;
T_9.4 ; End of true expr.
    %load/vec4 v0000018c45e74110_0;
    %pad/u 25;
    %load/vec4 v0000018c45e74d90_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_9.5, 8;
 ; End of false expr.
    %blend;
T_9.5;
    %split/vec4 24;
    %store/vec4 v0000018c45e75b50_0, 0, 24;
    %store/vec4 v0000018c45e758d0_0, 0, 1;
    %load/vec4 v0000018c45e74430_0;
    %store/vec4 v0000018c45e74bb0_0, 0, 8;
    %load/vec4 v0000018c45e758d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0000018c45e75b50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018c45e75b50_0, 0, 24;
    %load/vec4 v0000018c45e74bb0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_9.8, 8;
    %load/vec4 v0000018c45e74bb0_0;
    %addi 1, 0, 8;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %store/vec4 v0000018c45e74bb0_0, 0, 8;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0000018c45e75b50_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000018c45e75b50_0, 0, 24;
    %jmp T_9.11;
T_9.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018c45e75790_0, 0, 32;
T_9.12 ;
    %load/vec4 v0000018c45e75b50_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_9.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000018c45e74bb0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_9.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.14, 9;
    %load/vec4 v0000018c45e75790_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_9.14;
    %flag_set/vec4 8;
    %jmp/0xz T_9.13, 8;
    %load/vec4 v0000018c45e75b50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000018c45e75b50_0, 0, 24;
    %load/vec4 v0000018c45e74bb0_0;
    %subi 1, 0, 8;
    %store/vec4 v0000018c45e74bb0_0, 0, 8;
    %load/vec4 v0000018c45e75790_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018c45e75790_0, 0, 32;
    %jmp T_9.12;
T_9.13 ;
T_9.11 ;
T_9.7 ;
    %load/vec4 v0000018c45e744d0_0;
    %load/vec4 v0000018c45e74bb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018c45e75b50_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000018c45e75290_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000018c45b6cf50;
T_10 ;
    %wait E_0000018c45df4640;
    %load/vec4 v0000018c45e76760_0;
    %pad/u 9;
    %load/vec4 v0000018c45e77480_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000018c45e77980_0, 0, 9;
    %load/vec4 v0000018c45e772a0_0;
    %pad/u 48;
    %load/vec4 v0000018c45e778e0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000018c45e77de0_0, 0, 48;
    %load/vec4 v0000018c45e77de0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000018c45e77de0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000018c45e769e0_0, 0, 23;
    %load/vec4 v0000018c45e77980_0;
    %addi 1, 0, 9;
    %store/vec4 v0000018c45e77980_0, 0, 9;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000018c45e77de0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000018c45e769e0_0, 0, 23;
T_10.1 ;
    %load/vec4 v0000018c45e77980_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000018c45e77b60_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000018c45e769e0_0, 0, 23;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000018c45e77980_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_10.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018c45e77b60_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000018c45e769e0_0, 0, 23;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0000018c45e77980_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000018c45e77b60_0, 0, 8;
T_10.5 ;
T_10.3 ;
    %load/vec4 v0000018c45e77340_0;
    %load/vec4 v0000018c45e76440_0;
    %xor;
    %store/vec4 v0000018c45e764e0_0, 0, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000018c45b6d0e0;
T_11 ;
    %wait E_0000018c45df5f80;
    %load/vec4 v0000018c45e76a80_0;
    %pad/u 9;
    %load/vec4 v0000018c45e7a6e0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000018c45e7b400_0, 0, 9;
    %load/vec4 v0000018c45e76da0_0;
    %pad/u 48;
    %load/vec4 v0000018c45e7a5a0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000018c45e7adc0_0, 0, 48;
    %load/vec4 v0000018c45e7adc0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000018c45e7adc0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000018c45e7a780_0, 0, 23;
    %load/vec4 v0000018c45e7b400_0;
    %addi 1, 0, 9;
    %store/vec4 v0000018c45e7b400_0, 0, 9;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000018c45e7adc0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000018c45e7a780_0, 0, 23;
T_11.1 ;
    %load/vec4 v0000018c45e7b400_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000018c45e7b180_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000018c45e7a780_0, 0, 23;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000018c45e7b400_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_11.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018c45e7b180_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000018c45e7a780_0, 0, 23;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0000018c45e7b400_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000018c45e7b180_0, 0, 8;
T_11.5 ;
T_11.3 ;
    %load/vec4 v0000018c45e7ac80_0;
    %load/vec4 v0000018c45e7ad20_0;
    %xor;
    %store/vec4 v0000018c45e7aaa0_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000018c45d78c00;
T_12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000018c45e7be00_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018c45e7a0a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018c45e7a500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018c45e7a140_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0000018c45d78c00;
T_13 ;
    %wait E_0000018c45df2d80;
    %load/vec4 v0000018c45e7bea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000018c45e7be00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000018c45e7be00_0, 0, 3;
    %jmp T_13.6;
T_13.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000018c45e7be00_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018c45e7a0a0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000018c45e7a500_0, 0, 32;
    %jmp T_13.6;
T_13.3 ;
    %load/vec4 v0000018c45e7b680_0;
    %store/vec4 v0000018c45e7b540_0, 0, 32;
    %load/vec4 v0000018c45e7be00_0;
    %addi 1, 0, 3;
    %store/vec4 v0000018c45e7be00_0, 0, 3;
    %load/vec4 v0000018c45e7a500_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018c45e7a500_0, 0, 32;
    %jmp T_13.6;
T_13.4 ;
    %load/vec4 v0000018c45e7a0a0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz  T_13.7, 5;
    %load/vec4 v0000018c45e7a960_0;
    %store/vec4 v0000018c45e7b540_0, 0, 32;
    %load/vec4 v0000018c45e7a500_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018c45e7a500_0, 0, 32;
    %jmp T_13.8;
T_13.7 ;
    %load/vec4 v0000018c45e7a640_0;
    %store/vec4 v0000018c45e7a140_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000018c45e7be00_0, 0, 3;
    %load/vec4 v0000018c45e7a500_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018c45e7a500_0, 0, 32;
T_13.8 ;
    %load/vec4 v0000018c45e7a0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018c45e7a0a0_0, 0, 32;
    %jmp T_13.6;
T_13.6 ;
    %pop/vec4 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000018c45d78a70;
T_14 ;
    %wait E_0000018c45df2080;
    %load/vec4 v0000018c45e72380_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000018c45e724c0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0000018c45e72380_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000018c45e73320_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000018c45e72380_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000018c45e724c0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0000018c45e724c0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000018c45e72380_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_14.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_14.5, 8;
T_14.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_14.5, 8;
 ; End of false expr.
    %blend;
T_14.5;
    %store/vec4 v0000018c45e73320_0, 0, 1;
    %load/vec4 v0000018c45e72380_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0000018c45e73320_0;
    %inv;
    %store/vec4 v0000018c45e73320_0, 0, 1;
T_14.6 ;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0000018c45e724c0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000018c45e72380_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_14.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_14.9, 8;
T_14.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_14.9, 8;
 ; End of false expr.
    %blend;
T_14.9;
    %store/vec4 v0000018c45e73320_0, 0, 1;
    %load/vec4 v0000018c45e72380_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %load/vec4 v0000018c45e73320_0;
    %inv;
    %store/vec4 v0000018c45e73320_0, 0, 1;
T_14.10 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000018c45d4b510;
T_15 ;
    %wait E_0000018c45df2040;
    %load/vec4 v0000018c45e730a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %load/vec4 v0000018c45e72420_0;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0000018c45e72560_0;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %store/vec4 v0000018c45e72740_0, 0, 32;
    %load/vec4 v0000018c45e730a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.2, 8;
    %load/vec4 v0000018c45e72560_0;
    %jmp/1 T_15.3, 8;
T_15.2 ; End of true expr.
    %load/vec4 v0000018c45e72420_0;
    %jmp/0 T_15.3, 8;
 ; End of false expr.
    %blend;
T_15.3;
    %store/vec4 v0000018c45e72d80_0, 0, 32;
    %load/vec4 v0000018c45e73960_0;
    %load/vec4 v0000018c45e73640_0;
    %sub;
    %store/vec4 v0000018c45e73be0_0, 0, 8;
    %load/vec4 v0000018c45e73b40_0;
    %ix/getv 4, v0000018c45e73be0_0;
    %shiftr 4;
    %store/vec4 v0000018c45e72ec0_0, 0, 24;
    %load/vec4 v0000018c45e73aa0_0;
    %load/vec4 v0000018c45e73500_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_15.4, 8;
    %load/vec4 v0000018c45e72c40_0;
    %pad/u 25;
    %load/vec4 v0000018c45e72ec0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_15.5, 8;
T_15.4 ; End of true expr.
    %load/vec4 v0000018c45e72c40_0;
    %pad/u 25;
    %load/vec4 v0000018c45e72ec0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_15.5, 8;
 ; End of false expr.
    %blend;
T_15.5;
    %split/vec4 24;
    %store/vec4 v0000018c45e72f60_0, 0, 24;
    %store/vec4 v0000018c45e729c0_0, 0, 1;
    %load/vec4 v0000018c45e73960_0;
    %store/vec4 v0000018c45e73780_0, 0, 8;
    %load/vec4 v0000018c45e729c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0000018c45e72f60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018c45e72f60_0, 0, 24;
    %load/vec4 v0000018c45e73780_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_15.8, 8;
    %load/vec4 v0000018c45e73780_0;
    %addi 1, 0, 8;
    %jmp/1 T_15.9, 8;
T_15.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_15.9, 8;
 ; End of false expr.
    %blend;
T_15.9;
    %store/vec4 v0000018c45e73780_0, 0, 8;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0000018c45e72f60_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_15.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000018c45e72f60_0, 0, 24;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018c45e73820_0, 0, 32;
T_15.12 ;
    %load/vec4 v0000018c45e72f60_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_15.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000018c45e73780_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_15.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.14, 9;
    %load/vec4 v0000018c45e73820_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_15.14;
    %flag_set/vec4 8;
    %jmp/0xz T_15.13, 8;
    %load/vec4 v0000018c45e72f60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000018c45e72f60_0, 0, 24;
    %load/vec4 v0000018c45e73780_0;
    %subi 1, 0, 8;
    %store/vec4 v0000018c45e73780_0, 0, 8;
    %load/vec4 v0000018c45e73820_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018c45e73820_0, 0, 32;
    %jmp T_15.12;
T_15.13 ;
T_15.11 ;
T_15.7 ;
    %load/vec4 v0000018c45e73aa0_0;
    %load/vec4 v0000018c45e73780_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018c45e72f60_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000018c45e73c80_0, 0, 32;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000018c45df88a0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c45e7de10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000018c45e7cbf0_0, 0, 3;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000018c45e7c5b0_0, 0, 32;
    %end;
    .thread T_16;
    .scope S_0000018c45df88a0;
T_17 ;
    %wait E_0000018c45df2d80;
    %load/vec4 v0000018c45e7cbf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %vpi_call 2 440 "$display", "Default State: Natural exponential invalid state encountered." {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000018c45e7cbf0_0, 0, 3;
    %jmp T_17.5;
T_17.0 ;
    %vpi_call 2 359 "$display", "State %d: A = %h ", v0000018c45e7cbf0_0, v0000018c45e7c150_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000018c45e7cbf0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018c45e7d050_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018c45e7c510_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000018c45e7dd70_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000018c45e80620_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018c45e7deb0_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000018c45e7c470_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000018c45e7c5b0_0, 0, 32;
    %jmp T_17.5;
T_17.1 ;
    %load/vec4 v0000018c45e7dd70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018c45e7dd70_0, 0, 32;
    %vpi_call 2 373 "$display", "State: %d Clock: %d", v0000018c45e7cbf0_0, v0000018c45e7dd70_0 {0 0 0};
    %vpi_call 2 374 "$display", "State: %d inA_M1 = %h | inB_M1 = %h -> M1 = %h", v0000018c45e7cbf0_0, v0000018c45e7c150_0, v0000018c45e80620_0, v0000018c45e7d4b0_0 {0 0 0};
    %vpi_call 2 375 "$display", "State: %d inA_A1 = %h | inB_A1 = %h -> A1 = %h", v0000018c45e7cbf0_0, 32'b00111111100000000000000000000000, v0000018c45e7deb0_0, v0000018c45e7d870_0 {0 0 0};
    %vpi_call 2 376 "$display", "State: %d inA_M2 = %h | inB_M2 = %h -> M2 = %h", v0000018c45e7cbf0_0, v0000018c45e7d870_0, v0000018c45e7c470_0, v0000018c45e7d550_0 {0 0 0};
    %vpi_call 2 377 "$display", "State: %d inA_D1 = %h | inB_D1 = %h -> D1 = %h", v0000018c45e7cbf0_0, v0000018c45e7d4b0_0, v0000018c45e7d550_0, v0000018c45e7dcd0_0 {0 0 0};
    %vpi_call 2 378 "$display", "State: %d: inA_D1 = %h | inB_D1 = %h -> A2 = %h", v0000018c45e7cbf0_0, v0000018c45e7dcd0_0, v0000018c45e7c5b0_0, v0000018c45e7cb50_0 {0 0 0};
    %load/vec4 v0000018c45e7cbf0_0;
    %addi 1, 0, 3;
    %store/vec4 v0000018c45e7cbf0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c45e7de10_0, 0, 1;
    %jmp T_17.5;
T_17.2 ;
    %vpi_call 2 389 "$display", "clock: %d\012", v0000018c45e7dd70_0 {0 0 0};
    %load/vec4 v0000018c45e7d050_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_17.6, 5;
    %load/vec4 v0000018c45e7c510_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz  T_17.8, 5;
    %vpi_call 2 394 "$display", "index_division: %d\012", v0000018c45e7c510_0 {0 0 0};
    %load/vec4 v0000018c45e7dd70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018c45e7dd70_0, 0, 32;
    %load/vec4 v0000018c45e7c510_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018c45e7c510_0, 0, 32;
    %jmp T_17.9;
T_17.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c45e7de10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018c45e7c510_0, 0, 32;
    %load/vec4 v0000018c45e7d050_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018c45e7d050_0, 0, 32;
    %load/vec4 v0000018c45e7dd70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018c45e7dd70_0, 0, 32;
    %load/vec4 v0000018c45e7cbf0_0;
    %addi 1, 0, 3;
    %store/vec4 v0000018c45e7cbf0_0, 0, 3;
T_17.9 ;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0000018c45e7dd70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018c45e7dd70_0, 0, 32;
    %load/vec4 v0000018c45e7cb50_0;
    %store/vec4 v0000018c45e80a80_0, 0, 32;
    %load/vec4 v0000018c45e7dd70_0;
    %addi 1, 0, 32;
    %vpi_call 2 416 "$display", "State %d: clk = %d", v0000018c45e7cbf0_0, S<0,vec4,s32> {1 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000018c45e7cbf0_0, 0, 3;
T_17.7 ;
    %jmp T_17.5;
T_17.3 ;
    %load/vec4 v0000018c45e7d4b0_0;
    %store/vec4 v0000018c45e80620_0, 0, 32;
    %load/vec4 v0000018c45e7d870_0;
    %store/vec4 v0000018c45e7deb0_0, 0, 32;
    %load/vec4 v0000018c45e7d550_0;
    %store/vec4 v0000018c45e7c470_0, 0, 32;
    %load/vec4 v0000018c45e7cb50_0;
    %store/vec4 v0000018c45e7c5b0_0, 0, 32;
    %vpi_call 2 428 "$display", "State: %d inA_M1 = %h | inB_M1 = %h -> M1 = %h", v0000018c45e7cbf0_0, v0000018c45e7c150_0, v0000018c45e80620_0, v0000018c45e7d4b0_0 {0 0 0};
    %vpi_call 2 429 "$display", "State: %d inA_A1 = %h | inB_A1 = %h -> A1 = %h", v0000018c45e7cbf0_0, 32'b00111111100000000000000000000000, v0000018c45e7deb0_0, v0000018c45e7d870_0 {0 0 0};
    %vpi_call 2 430 "$display", "State: %d inA_M2 = %h | inB_M2 = %h -> M2 = %h", v0000018c45e7cbf0_0, v0000018c45e7d870_0, v0000018c45e7c470_0, v0000018c45e7d550_0 {0 0 0};
    %vpi_call 2 431 "$display", "State: %d inA_D1 = %h | inB_D1 = %h -> D1 = %h", v0000018c45e7cbf0_0, v0000018c45e7d4b0_0, v0000018c45e7d550_0, v0000018c45e7dcd0_0 {0 0 0};
    %vpi_call 2 432 "$display", "State: %d: inA_D1 = %h | inB_D1 = %h -> A2 = %h", v0000018c45e7cbf0_0, v0000018c45e7dcd0_0, v0000018c45e7c5b0_0, v0000018c45e7cb50_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000018c45e7cbf0_0, 0, 3;
    %jmp T_17.5;
T_17.5 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0000018c45df8a30;
T_18 ;
    %wait E_0000018c45df57c0;
    %load/vec4 v0000018c45e80120_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000018c45e80b20_0, 0, 1;
    %load/vec4 v0000018c45e80120_0;
    %parti/s 8, 23, 6;
    %subi 127, 0, 8;
    %store/vec4 v0000018c45e7f360_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000018c45e80120_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000018c45e80800_0, 0, 24;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018c45e7f400_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018c45e80da0_0, 0, 32;
    %load/vec4 v0000018c45e7f360_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018c45e7f400_0, 4, 8;
    %load/vec4 v0000018c45e80800_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018c45e80da0_0, 4, 24;
    %load/vec4 v0000018c45e7f360_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.0, 5;
    %load/vec4 v0000018c45e80800_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0000018c45e7f360_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000018c45e7f400_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000018c45e7f360_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.2, 5;
    %load/vec4 v0000018c45e80800_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0000018c45e7f360_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %store/vec4 v0000018c45e80da0_0, 0, 32;
    %load/vec4 v0000018c45e80da0_0;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v0000018c45e7f360_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000018c45e80da0_0, 0, 32;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0000018c45e80800_0;
    %pad/u 32;
    %load/vec4 v0000018c45e7f360_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000018c45e80da0_0, 0, 32;
T_18.3 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000018c45e7e890;
T_19 ;
    %wait E_0000018c45df5880;
    %load/vec4 v0000018c45e82ec0_0;
    %pad/u 9;
    %load/vec4 v0000018c45e82560_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000018c45e81ca0_0, 0, 9;
    %load/vec4 v0000018c45e82100_0;
    %pad/u 48;
    %load/vec4 v0000018c45e826a0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000018c45e81de0_0, 0, 48;
    %load/vec4 v0000018c45e81de0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000018c45e81de0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000018c45e82740_0, 0, 23;
    %load/vec4 v0000018c45e81ca0_0;
    %addi 1, 0, 9;
    %store/vec4 v0000018c45e81ca0_0, 0, 9;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000018c45e81de0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000018c45e82740_0, 0, 23;
T_19.1 ;
    %load/vec4 v0000018c45e81ca0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_19.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000018c45e81c00_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000018c45e82740_0, 0, 23;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0000018c45e81ca0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_19.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018c45e81c00_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000018c45e82740_0, 0, 23;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0000018c45e81ca0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000018c45e81c00_0, 0, 8;
T_19.5 ;
T_19.3 ;
    %load/vec4 v0000018c45e82f60_0;
    %load/vec4 v0000018c45e82d80_0;
    %xor;
    %store/vec4 v0000018c45e827e0_0, 0, 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000018c45e7e570;
T_20 ;
    %wait E_0000018c45df5bc0;
    %load/vec4 v0000018c45e7f4a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000018c45e804e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0000018c45e7f4a0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000018c45e80300_0, 0, 1;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000018c45e7f4a0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000018c45e804e0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_20.2, 4;
    %load/vec4 v0000018c45e804e0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000018c45e7f4a0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_20.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.5, 8;
T_20.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.5, 8;
 ; End of false expr.
    %blend;
T_20.5;
    %store/vec4 v0000018c45e80300_0, 0, 1;
    %load/vec4 v0000018c45e7f4a0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0000018c45e80300_0;
    %inv;
    %store/vec4 v0000018c45e80300_0, 0, 1;
T_20.6 ;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0000018c45e804e0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000018c45e7f4a0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_20.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.9, 8;
T_20.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.9, 8;
 ; End of false expr.
    %blend;
T_20.9;
    %store/vec4 v0000018c45e80300_0, 0, 1;
    %load/vec4 v0000018c45e7f4a0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.10, 8;
    %load/vec4 v0000018c45e80300_0;
    %inv;
    %store/vec4 v0000018c45e80300_0, 0, 1;
T_20.10 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000018c45e7e3e0;
T_21 ;
    %wait E_0000018c45df6080;
    %load/vec4 v0000018c45e7f5e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.0, 8;
    %load/vec4 v0000018c45e809e0_0;
    %jmp/1 T_21.1, 8;
T_21.0 ; End of true expr.
    %load/vec4 v0000018c45e81700_0;
    %jmp/0 T_21.1, 8;
 ; End of false expr.
    %blend;
T_21.1;
    %store/vec4 v0000018c45e80260_0, 0, 32;
    %load/vec4 v0000018c45e7f5e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.2, 8;
    %load/vec4 v0000018c45e81700_0;
    %jmp/1 T_21.3, 8;
T_21.2 ; End of true expr.
    %load/vec4 v0000018c45e809e0_0;
    %jmp/0 T_21.3, 8;
 ; End of false expr.
    %blend;
T_21.3;
    %store/vec4 v0000018c45e80580_0, 0, 32;
    %load/vec4 v0000018c45e7f180_0;
    %load/vec4 v0000018c45e7fd60_0;
    %sub;
    %store/vec4 v0000018c45e7f860_0, 0, 8;
    %load/vec4 v0000018c45e81160_0;
    %ix/getv 4, v0000018c45e7f860_0;
    %shiftr 4;
    %store/vec4 v0000018c45e7ff40_0, 0, 24;
    %load/vec4 v0000018c45e7f720_0;
    %load/vec4 v0000018c45e80f80_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_21.4, 8;
    %load/vec4 v0000018c45e81520_0;
    %pad/u 25;
    %load/vec4 v0000018c45e7ff40_0;
    %pad/u 25;
    %add;
    %jmp/1 T_21.5, 8;
T_21.4 ; End of true expr.
    %load/vec4 v0000018c45e81520_0;
    %pad/u 25;
    %load/vec4 v0000018c45e7ff40_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_21.5, 8;
 ; End of false expr.
    %blend;
T_21.5;
    %split/vec4 24;
    %store/vec4 v0000018c45e80080_0, 0, 24;
    %store/vec4 v0000018c45e808a0_0, 0, 1;
    %load/vec4 v0000018c45e7f180_0;
    %store/vec4 v0000018c45e806c0_0, 0, 8;
    %load/vec4 v0000018c45e808a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0000018c45e80080_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018c45e80080_0, 0, 24;
    %load/vec4 v0000018c45e806c0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_21.8, 8;
    %load/vec4 v0000018c45e806c0_0;
    %addi 1, 0, 8;
    %jmp/1 T_21.9, 8;
T_21.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_21.9, 8;
 ; End of false expr.
    %blend;
T_21.9;
    %store/vec4 v0000018c45e806c0_0, 0, 8;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0000018c45e80080_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_21.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000018c45e80080_0, 0, 24;
    %jmp T_21.11;
T_21.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018c45e80bc0_0, 0, 32;
T_21.12 ;
    %load/vec4 v0000018c45e80080_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_21.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000018c45e806c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_21.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.14, 9;
    %load/vec4 v0000018c45e80bc0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_21.14;
    %flag_set/vec4 8;
    %jmp/0xz T_21.13, 8;
    %load/vec4 v0000018c45e80080_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000018c45e80080_0, 0, 24;
    %load/vec4 v0000018c45e806c0_0;
    %subi 1, 0, 8;
    %store/vec4 v0000018c45e806c0_0, 0, 8;
    %load/vec4 v0000018c45e80bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018c45e80bc0_0, 0, 32;
    %jmp T_21.12;
T_21.13 ;
T_21.11 ;
T_21.7 ;
    %load/vec4 v0000018c45e7f720_0;
    %load/vec4 v0000018c45e806c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018c45e80080_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000018c45e7fae0_0, 0, 32;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000018c45e7e700;
T_22 ;
    %wait E_0000018c45df5d80;
    %load/vec4 v0000018c45e7fb80_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000018c45e7fc20_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v0000018c45e7fb80_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000018c45e7f540_0, 0, 1;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000018c45e7fb80_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000018c45e7fc20_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_22.2, 4;
    %load/vec4 v0000018c45e7fc20_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000018c45e7fb80_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_22.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_22.5, 8;
T_22.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_22.5, 8;
 ; End of false expr.
    %blend;
T_22.5;
    %store/vec4 v0000018c45e7f540_0, 0, 1;
    %load/vec4 v0000018c45e7fb80_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0000018c45e7f540_0;
    %inv;
    %store/vec4 v0000018c45e7f540_0, 0, 1;
T_22.6 ;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0000018c45e7fc20_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000018c45e7fb80_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_22.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_22.9, 8;
T_22.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_22.9, 8;
 ; End of false expr.
    %blend;
T_22.9;
    %store/vec4 v0000018c45e7f540_0, 0, 1;
    %load/vec4 v0000018c45e7fb80_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.10, 8;
    %load/vec4 v0000018c45e7f540_0;
    %inv;
    %store/vec4 v0000018c45e7f540_0, 0, 1;
T_22.10 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000018c45e7e0c0;
T_23 ;
    %wait E_0000018c45df5580;
    %load/vec4 v0000018c45e81480_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.0, 8;
    %load/vec4 v0000018c45e7f7c0_0;
    %jmp/1 T_23.1, 8;
T_23.0 ; End of true expr.
    %load/vec4 v0000018c45e7fa40_0;
    %jmp/0 T_23.1, 8;
 ; End of false expr.
    %blend;
T_23.1;
    %store/vec4 v0000018c45e7f680_0, 0, 32;
    %load/vec4 v0000018c45e81480_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.2, 8;
    %load/vec4 v0000018c45e7fa40_0;
    %jmp/1 T_23.3, 8;
T_23.2 ; End of true expr.
    %load/vec4 v0000018c45e7f7c0_0;
    %jmp/0 T_23.3, 8;
 ; End of false expr.
    %blend;
T_23.3;
    %store/vec4 v0000018c45e80d00_0, 0, 32;
    %load/vec4 v0000018c45e80ee0_0;
    %load/vec4 v0000018c45e81020_0;
    %sub;
    %store/vec4 v0000018c45e81660_0, 0, 8;
    %load/vec4 v0000018c45e81840_0;
    %ix/getv 4, v0000018c45e81660_0;
    %shiftr 4;
    %store/vec4 v0000018c45e80c60_0, 0, 24;
    %load/vec4 v0000018c45e803a0_0;
    %load/vec4 v0000018c45e7fcc0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_23.4, 8;
    %load/vec4 v0000018c45e810c0_0;
    %pad/u 25;
    %load/vec4 v0000018c45e80c60_0;
    %pad/u 25;
    %add;
    %jmp/1 T_23.5, 8;
T_23.4 ; End of true expr.
    %load/vec4 v0000018c45e810c0_0;
    %pad/u 25;
    %load/vec4 v0000018c45e80c60_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_23.5, 8;
 ; End of false expr.
    %blend;
T_23.5;
    %split/vec4 24;
    %store/vec4 v0000018c45e7fea0_0, 0, 24;
    %store/vec4 v0000018c45e813e0_0, 0, 1;
    %load/vec4 v0000018c45e80ee0_0;
    %store/vec4 v0000018c45e7fe00_0, 0, 8;
    %load/vec4 v0000018c45e813e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0000018c45e7fea0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018c45e7fea0_0, 0, 24;
    %load/vec4 v0000018c45e7fe00_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_23.8, 8;
    %load/vec4 v0000018c45e7fe00_0;
    %addi 1, 0, 8;
    %jmp/1 T_23.9, 8;
T_23.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_23.9, 8;
 ; End of false expr.
    %blend;
T_23.9;
    %store/vec4 v0000018c45e7fe00_0, 0, 8;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0000018c45e7fea0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_23.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000018c45e7fea0_0, 0, 24;
    %jmp T_23.11;
T_23.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018c45e82920_0, 0, 32;
T_23.12 ;
    %load/vec4 v0000018c45e7fea0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_23.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000018c45e7fe00_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_23.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.14, 9;
    %load/vec4 v0000018c45e82920_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_23.14;
    %flag_set/vec4 8;
    %jmp/0xz T_23.13, 8;
    %load/vec4 v0000018c45e7fea0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000018c45e7fea0_0, 0, 24;
    %load/vec4 v0000018c45e7fe00_0;
    %subi 1, 0, 8;
    %store/vec4 v0000018c45e7fe00_0, 0, 8;
    %load/vec4 v0000018c45e82920_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018c45e82920_0, 0, 32;
    %jmp T_23.12;
T_23.13 ;
T_23.11 ;
T_23.7 ;
    %load/vec4 v0000018c45e803a0_0;
    %load/vec4 v0000018c45e7fe00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018c45e7fea0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000018c45e82600_0, 0, 32;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000018c45e7eed0;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018c45e82b00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018c45e81fc0_0, 0, 32;
    %end;
    .thread T_24;
    .scope S_0000018c45e7eed0;
T_25 ;
    %wait E_0000018c45df5700;
    %load/vec4 v0000018c45e81fc0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_25.0, 5;
    %vpi_call 4 43 "$display", "Index: %d | M1_A1 = %h | A1_Z = %h | M1_A1 = %h | A2_OUT = %h", v0000018c45e81fc0_0, v0000018c45e82a60_0, v0000018c45e829c0_0, v0000018c45e82a60_0, v0000018c45e81f20_0 {0 0 0};
    %load/vec4 v0000018c45e829c0_0;
    %store/vec4 v0000018c45e82b00_0, 0, 32;
    %load/vec4 v0000018c45e81fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018c45e81fc0_0, 0, 32;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000018c45e81f20_0;
    %store/vec4 v0000018c45e822e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018c45e82b00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018c45e81fc0_0, 0, 32;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000018c45b663e0;
T_26 ;
    %delay 5000, 0;
    %load/vec4 v0000018c45e82380_0;
    %inv;
    %store/vec4 v0000018c45e82380_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0000018c45b663e0;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c45e82380_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018c45e82420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018c45e81980_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018c45e82ce0_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000018c45e82ce0_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0000018c45e82420_0, 0, 32;
    %pushi/vec4 1069547520, 0, 32;
    %store/vec4 v0000018c45e81980_0, 0, 32;
    %delay 50000, 0;
    %vpi_call 3 39 "$display", "Caso 1: Resultado esperado com bias somado, Z = %h", v0000018c45e82e20_0 {0 0 0};
    %vpi_call 3 42 "$finish" {0 0 0};
    %end;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    ".\alu.v";
    ".\testbench\tb_neuron\tb_Z.v";
    ".\neuron.v";
