INFO: [VRFC 10-2263] Analyzing Verilog file "D:/200111205/cache/cache.srcs/sources_1/ip/blk_mem/sim/blk_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/200111205/cache/cache.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/200111205/cache/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
WARNING: [VRFC 10-3380] identifier 'offset' is used before its declaration [D:/200111205/cache/cache.v:35]
WARNING: [VRFC 10-3380] identifier 'tag_from_cpu' is used before its declaration [D:/200111205/cache/cache.v:36]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/200111205/cache/cache.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/200111205/cache/mem_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wrap
