<module name="CORE_PRM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PM_CORE_PWRSTCTRL" acronym="PM_CORE_PWRSTCTRL" offset="0x0" width="32" description="This register controls the CORE power state to reach upon a domain sleep transition">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OCP_NRET_BANK_ONSTATE" width="2" begin="25" end="24" resetval="0x3" description="OCP_NRET_BANK state when domain is ON." range="" rwaccess="R">
      <bitenum value="3" id="Mem_on" token="OCP_NRET_BANK_ONSTATE_3_r" description="Memory bank is on when the domain is ON."/>
    </bitfield>
    <bitfield id="IPU_SCACHE_ONSTATE" width="2" begin="23" end="22" resetval="0x3" description="IPU SCACHE bank state when domain is ON." range="" rwaccess="R">
      <bitenum value="3" id="ON._3" token="IPU_SCACHE_ONSTATE_3_r" description="Memory bank is on when the domain is ON."/>
    </bitfield>
    <bitfield id="IPU_L2RAM_ONSTATE" width="2" begin="21" end="20" resetval="0x3" description="IPU L2 bank state when domain is ON." range="" rwaccess="R">
      <bitenum value="3" id="Mem_on" token="IPU_L2RAM_ONSTATE_3_r" description="Memory bank is on when the domain is ON."/>
    </bitfield>
    <bitfield id="CORE_OCMRAM_ONSTATE" width="2" begin="19" end="18" resetval="0x3" description="OCMRAM bank state when domain is ON." range="" rwaccess="R">
      <bitenum value="3" id="Mem_on" token="CORE_OCMRAM_ONSTATE_3_r" description="Memory bank is on when the domain is ON."/>
    </bitfield>
    <bitfield id="CORE_OTHER_BANK_ONSTATE" width="2" begin="17" end="16" resetval="0x3" description="CORE_OTHER_BANK state when domain is ON." range="" rwaccess="R">
      <bitenum value="3" id="Mem_on" token="CORE_OTHER_BANK_ONSTATE_3_r" description="Memory bank is on when the domain is ON."/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OCP_NRET_BANK_RETSTATE" width="1" begin="12" end="12" resetval="0" description="OCP_NRET_BANK state when domain is RETENTION." range="" rwaccess="R">
      <bitenum value="0" id="mem_off" token="OCP_NRET_BANK_RETSTATE_0_r" description="Memory bank is off when the domain is in the RETENTION state."/>
    </bitfield>
    <bitfield id="IPU_SCACHE_RETSTATE" width="1" begin="11" end="11" resetval="1" description="IPU SCACHE bank state when domain is RETENTION." range="" rwaccess="RW">
      <bitenum value="0" id="RETENTION_0" token="IPU_SCACHE_RETSTATE_0" description="Memory bank is off when the domain is in the RETENTION state."/>
      <bitenum value="1" id="RETENTION_1" token="IPU_SCACHE_RETSTATE_1" description="Memory bank is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="IPU_L2RAM_RETSTATE" width="1" begin="10" end="10" resetval="1" description="IPU L2 bank state when domain is RETENTION." range="" rwaccess="RW">
      <bitenum value="0" id="mem_off" token="IPU_L2RAM_RETSTATE_0" description="Memory bank is off when the domain is in the RETENTION state."/>
      <bitenum value="1" id="mem_ret" token="IPU_L2RAM_RETSTATE_1" description="Memory bank is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="CORE_OCMRAM_RETSTATE" width="1" begin="9" end="9" resetval="1" description="OCMRAM bank state when domain is RETENTION." range="" rwaccess="R">
      <bitenum value="1" id="mem_ret" token="CORE_OCMRAM_RETSTATE_1_r" description="Memory bank is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="CORE_OTHER_BANK_RETSTATE" width="1" begin="8" end="8" resetval="1" description="CORE_OTHER_BANK state when domain is RETENTION." range="" rwaccess="R">
      <bitenum value="1" id="mem_ret" token="CORE_OTHER_BANK_RETSTATE_1_r" description="Memory bank is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOWPOWERSTATECHANGE" width="1" begin="4" end="4" resetval="0" description="Power state change request when domain has already performed a sleep transition. Allows going into deeper low power state without waking up the power domain." range="" rwaccess="RW WSpecial">
      <bitenum value="0" id="DIS" token="LOWPOWERSTATECHANGE_0" description="Do not request a low power state change."/>
      <bitenum value="1" id="EN" token="LOWPOWERSTATECHANGE_1" description="Request a low power state change. This bit is automatically cleared when the power state is effectively changed or when power state is ON."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="LOGICRETSTATE" width="1" begin="2" end="2" resetval="1" description="Logic state when power domain is RETENTION" range="" rwaccess="RW">
      <bitenum value="0" id="logic_off" token="LOGICRETSTATE_0" description="Only retention registers are retained and remaing logic is off when the domain is in RETENTION state."/>
      <bitenum value="1" id="logic_ret" token="LOGICRETSTATE_1" description="Whole logic is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="POWERSTATE" width="2" begin="1" end="0" resetval="0x3" description="Power state control" range="" rwaccess="RW">
      <bitenum value="0" id="Reserved" token="POWERSTATE_0_r" description="Reserved"/>
      <bitenum value="1" id="RET" token="POWERSTATE_1" description="RETENTION state"/>
      <bitenum value="2" id="INACT" token="POWERSTATE_2" description="INACTIVE state"/>
      <bitenum value="3" id="ON" token="POWERSTATE_3" description="ON State"/>
    </bitfield>
  </register>
  <register id="PM_CORE_PWRSTST" acronym="PM_CORE_PWRSTST" offset="0x4" width="32" description="This register provides a status on the current CORE power domain state. [warm reset insensitive]">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LASTPOWERSTATEENTERED" width="2" begin="25" end="24" resetval="0x0" description="Last low power state entered. Set to 0x3 upon write of the same only. This register is intended for debug purpose only." range="" rwaccess="RW W1toSet">
      <bitenum value="3" id="ON" token="LASTPOWERSTATEENTERED_3_r" description="Power domain was previously ON-ACTIVE"/>
      <bitenum value="2" id="INACTIVE" token="LASTPOWERSTATEENTERED_2_r" description="Power domain was previously ON-INACTIVE"/>
      <bitenum value="1" id="RET" token="LASTPOWERSTATEENTERED_1_r" description="Power domain was previously in RETENTION"/>
      <bitenum value="0" id="OFF" token="LASTPOWERSTATEENTERED_0_r" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INTRANSITION" width="1" begin="20" end="20" resetval="0" description="Domain transition status" range="" rwaccess="R">
      <bitenum value="0" id="No" token="INTRANSITION_0_r" description="No on-going transition on power domain"/>
      <bitenum value="1" id="Ongoing" token="INTRANSITION_1_r" description="Power domain transition is in progress."/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="19" end="14" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OCP_NRET_BANK_STATEST" width="2" begin="13" end="12" resetval="0x3" description="OCP_NRET_BANK bank state status" range="" rwaccess="R">
      <bitenum value="0" id="Mem_off" token="OCP_NRET_BANK_STATEST_0_r" description="Reserved"/>
      <bitenum value="1" id="Reserved1" token="OCP_NRET_BANK_STATEST_1_r" description="Reserved"/>
      <bitenum value="2" id="Reserved" token="OCP_NRET_BANK_STATEST_2_r" description="Reserved"/>
      <bitenum value="3" id="Mem_on" token="OCP_NRET_BANK_STATEST_3_r" description="Memory is ON"/>
    </bitfield>
    <bitfield id="IPU_SCACHE_STATEST" width="2" begin="11" end="10" resetval="0x3" description="IPU SCACHE bank state status" range="" rwaccess="R">
      <bitenum value="0" id="Reserved" token="IPU_SCACHE_STATEST_0_r" description="Reserved"/>
      <bitenum value="1" id="Memory_is_RETENTION" token="IPU_SCACHE_STATEST_1_r" description="Memory is RETENTION"/>
      <bitenum value="2" id="Reserved" token="IPU_SCACHE_STATEST_2_r" description="Reserved"/>
      <bitenum value="3" id="Memory_is_ON" token="IPU_SCACHE_STATEST_3_r" description="Memory is ON"/>
    </bitfield>
    <bitfield id="IPU_L2RAM_STATEST" width="2" begin="9" end="8" resetval="0x3" description="IPU L2 bank state status" range="" rwaccess="R">
      <bitenum value="0" id="Mem_off" token="IPU_L2RAM_STATEST_0_r" description="Reserved"/>
      <bitenum value="1" id="Mem_ret" token="IPU_L2RAM_STATEST_1_r" description="Memory is RETENTION"/>
      <bitenum value="2" id="Reserved" token="IPU_L2RAM_STATEST_2_r" description="Reserved"/>
      <bitenum value="3" id="Mem_on" token="IPU_L2RAM_STATEST_3_r" description="Memory is ON"/>
    </bitfield>
    <bitfield id="CORE_OCMRAM_STATEST" width="2" begin="7" end="6" resetval="0x3" description="OCMRAM bank state status" range="" rwaccess="R">
      <bitenum value="0" id="Mem_off" token="CORE_OCMRAM_STATEST_0_r" description="Reserved"/>
      <bitenum value="1" id="Mem_ret" token="CORE_OCMRAM_STATEST_1_r" description="Memory is RETENTION"/>
      <bitenum value="2" id="Reserved" token="CORE_OCMRAM_STATEST_2_r" description="Reserved"/>
      <bitenum value="3" id="Mem_on" token="CORE_OCMRAM_STATEST_3_r" description="Memory is ON"/>
    </bitfield>
    <bitfield id="CORE_OTHER_BANK_STATEST" width="2" begin="5" end="4" resetval="0x3" description="CORE_OTHER_BANK state status" range="" rwaccess="R">
      <bitenum value="0" id="Mem_off" token="CORE_OTHER_BANK_STATEST_0_r" description="Reserved"/>
      <bitenum value="1" id="Mem_ret" token="CORE_OTHER_BANK_STATEST_1_r" description="Memory is RETENTION"/>
      <bitenum value="2" id="Reserved" token="CORE_OTHER_BANK_STATEST_2_r" description="Reserved"/>
      <bitenum value="3" id="Mem_on" token="CORE_OTHER_BANK_STATEST_3_r" description="Memory is ON"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="LOGICSTATEST" width="1" begin="2" end="2" resetval="1" description="Logic state status" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="LOGICSTATEST_0_r" description="Logic in domain is OFF"/>
      <bitenum value="1" id="ON" token="LOGICSTATEST_1_r" description="Logic in domain is ON"/>
    </bitfield>
    <bitfield id="POWERSTATEST" width="2" begin="1" end="0" resetval="0x3" description="Current power state status" range="" rwaccess="R">
      <bitenum value="0" id="Reserved" token="POWERSTATEST_0_r" description="Reserved"/>
      <bitenum value="1" id="RET" token="POWERSTATEST_1_r" description="Power domain is in RETENTION"/>
      <bitenum value="2" id="INACTIVE" token="POWERSTATEST_2_r" description="Power domain is ON-INACTIVE"/>
      <bitenum value="3" id="ON" token="POWERSTATEST_3_r" description="Power domain is ON-ACTIVE"/>
    </bitfield>
  </register>
  <register id="RM_L3MAIN1_L3_MAIN_1_CONTEXT" acronym="RM_L3MAIN1_L3_MAIN_1_CONTEXT" offset="0x24" width="32" description="This register contains dedicated L3_MAIN1 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L3MAIN2_L3_MAIN_2_CONTEXT" acronym="RM_L3MAIN2_L3_MAIN_2_CONTEXT" offset="0x124" width="32" description="This register contains dedicated L3_MAIN2 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L3MAIN2_GPMC_CONTEXT" acronym="RM_L3MAIN2_GPMC_CONTEXT" offset="0x12C" width="32" description="This register contains dedicated GPMC context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_L3MAIN2_OCMC_RAM_CONTEXT" acronym="RM_L3MAIN2_OCMC_RAM_CONTEXT" offset="0x134" width="32" description="This register contains dedicated OCMC_RAM context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_CORE_OCMRAM" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in CORE_OCMRAM memory bank has been lost due to a previous power transition or other reset source (not affected by a global warm reset)." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTMEM_CORE_OCMRAM_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTMEM_CORE_OCMRAM_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_IPU_RSTCTRL" acronym="RM_IPU_RSTCTRL" offset="0x210" width="32" description="This register controls the release of the IPU sub-system resets.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="RST_IPU_MMU_CACHE" width="1" begin="2" end="2" resetval="1" description="IPU MMU and CACHE interface reset control." range="" rwaccess="RW">
      <bitenum value="0" id="CLEAR" token="RST_IPU_MMU_CACHE_0" description="Reset is cleared for IPU CACHE and MMU"/>
      <bitenum value="1" id="ASSERT" token="RST_IPU_MMU_CACHE_1" description="Reset is asserted for the IPU CACHE and MMU"/>
    </bitfield>
    <bitfield id="RST_CPU1" width="1" begin="1" end="1" resetval="1" description="IPU CPU1 reset control." range="" rwaccess="RW">
      <bitenum value="0" id="CLEAR" token="RST_CPU1_0" description="Reset is cleared for the IPU CPU1"/>
      <bitenum value="1" id="ASSERT" token="RST_CPU1_1" description="Reset is asserted for the IPU CPU1"/>
    </bitfield>
    <bitfield id="RST_CPU0" width="1" begin="0" end="0" resetval="1" description="IPU CPU0 reset control." range="" rwaccess="RW">
      <bitenum value="0" id="CLEAR" token="RST_CPU0_0" description="Reset is cleared for the IPU CPU0"/>
      <bitenum value="1" id="ASSERT" token="RST_CPU0_1" description="Reset is asserted for the IPU CPU0"/>
    </bitfield>
  </register>
  <register id="RM_IPU_RSTST" acronym="RM_IPU_RSTST" offset="0x214" width="32" description="This register logs the different reset sources of the IPU SS. Each bit is set upon release of the domain reset signal. Must be cleared by software. [warm reset insensitive]">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="RST_ICECRUSHER_CPU1" width="1" begin="6" end="6" resetval="0" description="IPU CPU1 has been reset due to IPU ICECRUSHER1 reset source" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="RESET_NO" token="RST_ICECRUSHER_CPU1_0" description="No icecrusher reset"/>
      <bitenum value="1" id="RESET_YES" token="RST_ICECRUSHER_CPU1_1" description="IPU CPU1 has been reset upon icecrusher reset"/>
    </bitfield>
    <bitfield id="RST_ICECRUSHER_CPU0" width="1" begin="5" end="5" resetval="0" description="IPU CPU0 has been reset due to IPU ICECRUSHER0 reset source" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="RESET_NO" token="RST_ICECRUSHER_CPU0_0" description="No icecrusher reset"/>
      <bitenum value="1" id="RESET_YES" token="RST_ICECRUSHER_CPU0_1" description="CPU0 has been reset upon icecrusher reset"/>
    </bitfield>
    <bitfield id="RST_EMULATION_CPU1" width="1" begin="4" end="4" resetval="0" description="IPU CPU1 has been reset due to emulation reset source e.g. assert reset command initiated by the icepick module" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="RESET_NO" token="RST_EMULATION_CPU1_0" description="No emulation reset"/>
      <bitenum value="1" id="RESET_YES" token="RST_EMULATION_CPU1_1" description="IPU CPU1 has been reset upon emulation reset"/>
    </bitfield>
    <bitfield id="RST_EMULATION_CPU0" width="1" begin="3" end="3" resetval="0" description="IPU CPU0 has been reset due to emulation reset source e.g. assert reset command initiated by the icepick module" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="RESET_NO" token="RST_EMULATION_CPU0_0" description="No emulation reset"/>
      <bitenum value="1" id="RESET_YES" token="RST_EMULATION_CPU0_1" description="IPU CPU0 has been reset upon emulation reset"/>
    </bitfield>
    <bitfield id="RST_IPU_MMU_CACHE" width="1" begin="2" end="2" resetval="0" description="IPU MMU and CACHE interface SW reset status" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="RESET_NO" token="RST_IPU_MMU_CACHE_0" description="No SW reset occured"/>
      <bitenum value="1" id="RESET_YES" token="RST_IPU_MMU_CACHE_1" description="IPU MMU and CACHE interface has been reset upon SW reset"/>
    </bitfield>
    <bitfield id="RST_CPU1" width="1" begin="1" end="1" resetval="0" description="IPU CPU1 SW reset status" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="RESET_NO" token="RST_CPU1_0" description="No SW reset occured"/>
      <bitenum value="1" id="RESET_YES" token="RST_CPU1_1" description="IPU CPU1 has been reset upon SW reset"/>
    </bitfield>
    <bitfield id="RST_CPU0" width="1" begin="0" end="0" resetval="0" description="IPU CPU0 SW reset status" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="RESET_NO" token="RST_CPU0_0" description="No SW reset occured"/>
      <bitenum value="1" id="RESET_YES" token="RST_CPU0_1" description="IPU CPU0 has been reset upon SW reset"/>
    </bitfield>
  </register>
  <register id="RM_IPU_IPU_CONTEXT" acronym="RM_IPU_IPU_CONTEXT" offset="0x224" width="32" description="This register contains dedicated IPU context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_IPU_L2RAM" width="1" begin="9" end="9" resetval="1" description="Specify if memory-based context in IPU_L2RAM memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTMEM_IPU_L2RAM_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTMEM_IPU_L2RAM_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTMEM_IPU_SCACHE" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in IPU_SCACHE memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Context_has_been_maintained" token="LOSTMEM_IPU_SCACHE_0" description="Context has been maintained"/>
      <bitenum value="1" id="Context_has_been_lost" token="LOSTMEM_IPU_SCACHE_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of IPU_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of IPU_RST3 signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_DMA_DMA_SYSTEM_CONTEXT" acronym="RM_DMA_DMA_SYSTEM_CONTEXT" offset="0x324" width="32" description="This register contains dedicated DMA_SYSTEM context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_CORE_OTHER_BANK" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in CORE_OTHER_BANK memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTMEM_CORE_OTHER_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTMEM_CORE_OTHER_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of SDMA_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_EMIF_DMM_CONTEXT" acronym="RM_EMIF_DMM_CONTEXT" offset="0x424" width="32" description="This register contains dedicated DMM context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_CORE_NRET_BANK" width="1" begin="9" end="9" resetval="1" description="Specify if memory-based context in CORE_NRET_BANK memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTMEM_CORE_NRET_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTMEM_CORE_NRET_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTMEM_CORE_OTHER_BANK" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in CORE_OTHER_BANK memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTMEM_CORE_OTHER_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTMEM_CORE_OTHER_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_EMIF_EMIF_FW_CONTEXT" acronym="RM_EMIF_EMIF_FW_CONTEXT" offset="0x42C" width="32" description="This register contains dedicated EMIF_FW context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Context_has_been_maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Context_has_been_lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Context_has_been_maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Context_has_been_lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_EMIF_EMIF1_CONTEXT" acronym="RM_EMIF_EMIF1_CONTEXT" offset="0x434" width="32" description="This register contains dedicated EMIF1 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_EMIF_EMIF2_CONTEXT" acronym="RM_EMIF_EMIF2_CONTEXT" offset="0x43C" width="32" description="This register contains dedicated EMIF2 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_EMIF_EMIF_DLL_CONTEXT" acronym="RM_EMIF_EMIF_DLL_CONTEXT" offset="0x444" width="32" description="This register contains dedicated DLL context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of DLL_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L4CFG_L4_CFG_CONTEXT" acronym="RM_L4CFG_L4_CFG_CONTEXT" offset="0x624" width="32" description="This register contains dedicated L4_CFG context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L4CFG_SPINLOCK_CONTEXT" acronym="RM_L4CFG_SPINLOCK_CONTEXT" offset="0x62C" width="32" description="This register contains dedicated HW_SEM context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_L4CFG_MAILBOX_CONTEXT" acronym="RM_L4CFG_MAILBOX_CONTEXT" offset="0x634" width="32" description="This register contains dedicated MAILBOX context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_L4CFG_SAR_ROM_CONTEXT" acronym="RM_L4CFG_SAR_ROM_CONTEXT" offset="0x63C" width="32" description="This register contains dedicated SAR_ROM context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L3INSTR_L3_MAIN_3_CONTEXT" acronym="RM_L3INSTR_L3_MAIN_3_CONTEXT" offset="0x724" width="32" description="This register contains dedicated L3_MAIN3 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L3INSTR_L3_INSTR_CONTEXT" acronym="RM_L3INSTR_L3_INSTR_CONTEXT" offset="0x72C" width="32" description="This register contains dedicated L3_INSTR context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L3INSTR_OCP_WP_NOC_CONTEXT" acronym="RM_L3INSTR_OCP_WP_NOC_CONTEXT" offset="0x744" width="32" description="This register contains dedicated OCP_WP_NOC context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_CORE_NRET_BANK" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in CORE_NRET_BANK memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTMEM_CORE_NRET_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTMEM_CORE_NRET_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_TIMER10_WKDEP" acronym="PM_L4PER_TIMER10_WKDEP" offset="0x928" width="32" description="This register controls wakeup dependency based on TIMER10 service requests.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_TIMER10_MPU" width="1" begin="0" end="0" resetval="1" description="Wakeup dependency from TIMER10 module (SWakeup signal) towards MPU + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_TIMER10_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_TIMER10_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_TIMER10_CONTEXT" acronym="RM_L4PER_TIMER10_CONTEXT" offset="0x92C" width="32" description="This register contains dedicated TIMER10 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_TIMER11_WKDEP" acronym="PM_L4PER_TIMER11_WKDEP" offset="0x930" width="32" description="This register controls wakeup dependency based on TIMER11 service requests.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_TIMER11_IPU" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from TIMER11 module (SWakeup signal) towards IPU + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_TIMER11_IPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_TIMER11_IPU_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_TIMER11_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from TIMER11 module (SWakeup signal) towards MPU + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_TIMER11_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_TIMER11_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_TIMER11_CONTEXT" acronym="RM_L4PER_TIMER11_CONTEXT" offset="0x934" width="32" description="This register contains dedicated TIMER11 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_TIMER2_WKDEP" acronym="PM_L4PER_TIMER2_WKDEP" offset="0x938" width="32" description="This register controls wakeup dependency based on TIMER2 service requests.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_TIMER2_MPU" width="1" begin="0" end="0" resetval="1" description="Wakeup dependency from TIMER2 module (SWakeup signal) towards MPU + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_TIMER2_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_TIMER2_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_TIMER2_CONTEXT" acronym="RM_L4PER_TIMER2_CONTEXT" offset="0x93C" width="32" description="This register contains dedicated TIMER2 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_TIMER3_WKDEP" acronym="PM_L4PER_TIMER3_WKDEP" offset="0x940" width="32" description="This register controls wakeup dependency based on TIMER3 service requests.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_TIMER3_IPU" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from TIMER3 module (SWakeup signal) towards IPU + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_TIMER3_IPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_TIMER3_IPU_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_TIMER3_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from TIMER3 module (SWakeup signal) towards MPU + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_TIMER3_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_TIMER3_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_TIMER3_CONTEXT" acronym="RM_L4PER_TIMER3_CONTEXT" offset="0x944" width="32" description="This register contains dedicated TIMER3 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_TIMER4_WKDEP" acronym="PM_L4PER_TIMER4_WKDEP" offset="0x948" width="32" description="This register controls wakeup dependency based on TIMER4 service requests.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_TIMER4_IPU" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from TIMER4 module (SWakeup signal) towards IPU + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_TIMER4_IPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_TIMER4_IPU_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_TIMER4_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from TIMER4 module (SWakeup signal) towards MPU + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_TIMER4_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_TIMER4_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_TIMER4_CONTEXT" acronym="RM_L4PER_TIMER4_CONTEXT" offset="0x94C" width="32" description="This register contains dedicated TIMER4 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_TIMER9_WKDEP" acronym="PM_L4PER_TIMER9_WKDEP" offset="0x950" width="32" description="This register controls wakeup dependency based on TIMER9 service requests.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_TIMER9_IPU" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from TIMER9 module (SWakeup signal) towards IPU + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_TIMER9_IPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_TIMER9_IPU_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_TIMER9_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from TIMER9 module (SWakeup signal) towards MPU + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_TIMER9_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_TIMER9_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_TIMER9_CONTEXT" acronym="RM_L4PER_TIMER9_CONTEXT" offset="0x954" width="32" description="This register contains dedicated TIMER9 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_ELM_CONTEXT" acronym="RM_L4PER_ELM_CONTEXT" offset="0x95C" width="32" description="This register contains dedicated ELM context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_GPIO2_WKDEP" acronym="PM_L4PER_GPIO2_WKDEP" offset="0x960" width="32" description="This register controls wakeup dependency based on GPIO2 service requests.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_GPIO2_IRQ2_DSP" width="1" begin="6" end="6" resetval="1" description="Wakeup dependency from GPIO2 module (POINTRSWAKEUP2 signal) towards DSP + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_GPIO2_IRQ2_DSP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_GPIO2_IRQ2_DSP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_GPIO2_IRQ1_IPU" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from GPIO2 module (POINTRSWAKEUP1 signal) module towards IPU + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_GPIO2_IRQ1_IPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_GPIO2_IRQ1_IPU_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_GPIO2_IRQ1_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from GPIO2 module (POINTRSWAKEUP1 signal) towards MPU + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_GPIO2_IRQ1_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_GPIO2_IRQ1_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_GPIO2_CONTEXT" acronym="RM_L4PER_GPIO2_CONTEXT" offset="0x964" width="32" description="This register contains dedicated GPIO2 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PM_L4PER_GPIO3_WKDEP" acronym="PM_L4PER_GPIO3_WKDEP" offset="0x968" width="32" description="This register controls wakeup dependency based on GPIO3 service requests.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_GPIO3_IRQ2_DSP" width="1" begin="6" end="6" resetval="1" description="Wakeup dependency from GPIO3 module (POINTRSWAKEUP2 signal) towards DSP + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_GPIO3_IRQ2_DSP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_GPIO3_IRQ2_DSP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="5" end="1" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_GPIO3_IRQ1_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from GPIO3 module (POINTRSWAKEUP1 signal) towards MPU + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_GPIO3_IRQ1_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_GPIO3_IRQ1_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_GPIO3_CONTEXT" acronym="RM_L4PER_GPIO3_CONTEXT" offset="0x96C" width="32" description="This register contains dedicated GPIO3 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PM_L4PER_GPIO4_WKDEP" acronym="PM_L4PER_GPIO4_WKDEP" offset="0x970" width="32" description="This register controls wakeup dependency based on GPIO4 service requests.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_GPIO4_IRQ2_DSP" width="1" begin="6" end="6" resetval="1" description="Wakeup dependency from GPIO4 module (POINTRSWAKEUP2 signal) towards DSP + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_GPIO4_IRQ2_DSP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_GPIO4_IRQ2_DSP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="5" end="1" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_GPIO4_IRQ1_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from GPIO4 module (POINTRSWAKEUP1 signal) towards MPU + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_GPIO4_IRQ1_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_GPIO4_IRQ1_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_GPIO4_CONTEXT" acronym="RM_L4PER_GPIO4_CONTEXT" offset="0x974" width="32" description="This register contains dedicated GPIO4 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PM_L4PER_GPIO5_WKDEP" acronym="PM_L4PER_GPIO5_WKDEP" offset="0x978" width="32" description="This register controls wakeup dependency based on GPIO5 service requests.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_GPIO5_IRQ2_DSP" width="1" begin="6" end="6" resetval="1" description="Wakeup dependency from GPIO5 module (POINTRSWAKEUP2 signal) towards DSP + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_GPIO5_IRQ2_DSP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_GPIO5_IRQ2_DSP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="5" end="1" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_GPIO5_IRQ1_MPU" width="1" begin="0" end="0" resetval="1" description="Wakeup dependency from GPIO5 module (POINTRSWAKEUP1 signal) towards MPU + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_GPIO5_IRQ1_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_GPIO5_IRQ1_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_GPIO5_CONTEXT" acronym="RM_L4PER_GPIO5_CONTEXT" offset="0x97C" width="32" description="This register contains dedicated GPIO5 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PM_L4PER_GPIO6_WKDEP" acronym="PM_L4PER_GPIO6_WKDEP" offset="0x980" width="32" description="This register controls wakeup dependency based on GPIO6 service requests.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_GPIO6_IRQ2_DSP" width="1" begin="6" end="6" resetval="1" description="Wakeup dependency from GPIO6 module (POINTRSWAKEUP2 signal) towards DSP + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_GPIO6_IRQ2_DSP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_GPIO6_IRQ2_DSP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="5" end="1" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_GPIO6_IRQ1_MPU" width="1" begin="0" end="0" resetval="1" description="Wakeup dependency from GPIO6 module (POINTRSWAKEUP1 signal) towards MPU + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_GPIO6_IRQ1_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_GPIO6_IRQ1_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_GPIO6_CONTEXT" acronym="RM_L4PER_GPIO6_CONTEXT" offset="0x984" width="32" description="This register contains dedicated GPIO6 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_L4PER_HDQ1W_CONTEXT" acronym="RM_L4PER_HDQ1W_CONTEXT" offset="0x98C" width="32" description="This register contains dedicated HDQ1W context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_I2C1_WKDEP" acronym="PM_L4PER_I2C1_WKDEP" offset="0x9A0" width="32" description="This register controls wakeup dependency based on I2C1 service requests.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_I2C1_DMA_SDMA" width="1" begin="7" end="7" resetval="1" description="Wakeup dependency from I2C1 module (SWakeup_dma signal) towards SDMA + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_I2C1_DMA_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_I2C1_DMA_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="6" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_I2C1_IRQ_IPU" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from I2C1 module (SWakeup_irq signal) towards IPU + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_I2C1_IRQ_IPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_I2C1_IRQ_IPU_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_I2C1_IRQ_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from I2C1 module (SWakeup_irq signal) towards MPU + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_I2C1_IRQ_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_I2C1_IRQ_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_I2C1_CONTEXT" acronym="RM_L4PER_I2C1_CONTEXT" offset="0x9A4" width="32" description="This register contains dedicated I2C1 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PM_L4PER_I2C2_WKDEP" acronym="PM_L4PER_I2C2_WKDEP" offset="0x9A8" width="32" description="This register controls wakeup dependency based on I2C2 service requests.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_I2C2_DMA_SDMA" width="1" begin="7" end="7" resetval="1" description="Wakeup dependency from I2C2 module (SWakeup_dma signal) towards SDMA + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_I2C2_DMA_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_I2C2_DMA_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="6" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_I2C2_IRQ_IPU" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from I2C2 module (SWakeup_irq signal) towards IPU + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_I2C2_IRQ_IPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_I2C2_IRQ_IPU_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_I2C2_IRQ_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from I2C2 module (SWakeup_irq signal) towards MPU + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_I2C2_IRQ_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_I2C2_IRQ_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_I2C2_CONTEXT" acronym="RM_L4PER_I2C2_CONTEXT" offset="0x9AC" width="32" description="This register contains dedicated I2C2 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_I2C3_WKDEP" acronym="PM_L4PER_I2C3_WKDEP" offset="0x9B0" width="32" description="This register controls wakeup dependency based on I2C3 service requests.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_I2C3_DMA_SDMA" width="1" begin="7" end="7" resetval="1" description="Wakeup dependency from I2C3 module (SWakeup_dma signal) towards SDMA + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_I2C3_DMA_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_I2C3_DMA_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="6" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_I2C3_IRQ_IPU" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from I2C3 module (SWakeup_irq signal) towards IPU + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_I2C3_IRQ_IPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_I2C3_IRQ_IPU_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_I2C3_IRQ_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from I2C3 module (SWakeup_irq signal) towards MPU + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_I2C3_IRQ_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_I2C3_IRQ_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_I2C3_CONTEXT" acronym="RM_L4PER_I2C3_CONTEXT" offset="0x9B4" width="32" description="This register contains dedicated I2C3 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_I2C4_WKDEP" acronym="PM_L4PER_I2C4_WKDEP" offset="0x9B8" width="32" description="This register controls wakeup dependency based on I2C4 service requests.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_I2C4_DMA_SDMA" width="1" begin="7" end="7" resetval="1" description="Wakeup dependency from I2C4 module (SWakeup_dma signal) towards SDMA + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_I2C4_DMA_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_I2C4_DMA_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="6" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_I2C4_IRQ_IPU" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from I2C4 module (SWakeup_irq signal) towards IPU + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_I2C4_IRQ_IPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_I2C4_IRQ_IPU_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_I2C4_IRQ_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from I2C4 module (SWakeup_irq signal) towards MPU + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_I2C4_IRQ_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_I2C4_IRQ_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_I2C4_CONTEXT" acronym="RM_L4PER_I2C4_CONTEXT" offset="0x9BC" width="32" description="This register contains dedicated I2C4 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_L4_PER_CONTEXT" acronym="RM_L4PER_L4_PER_CONTEXT" offset="0x9C0" width="32" description="This register contains dedicated L4_PER context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_MCSPI1_WKDEP" acronym="PM_L4PER_MCSPI1_WKDEP" offset="0x9F0" width="32" description="This register controls wakeup dependency based on MCSPI1 service requests.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_MCSPI1_SDMA" width="1" begin="3" end="3" resetval="0" description="Wakeup dependency from MCSPI1 module (SWakeup signal) towards SDMA + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_MCSPI1_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_MCSPI1_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_MCSPI1_DSP" width="1" begin="2" end="2" resetval="0" description="Wakeup dependency from MCSPI1 module (SWakeup signal) towards DSP + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_MCSPI1_DSP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_MCSPI1_DSP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_MCSPI1_IPU" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from MCSPI1 module (SWakeup signal) towards IPU + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_MCSPI1_IPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_MCSPI1_IPU_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_MCSPI1_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from MCSPI1 module (SWakeup signal) towards MPU + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_MCSPI1_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_MCSPI1_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_MCSPI1_CONTEXT" acronym="RM_L4PER_MCSPI1_CONTEXT" offset="0x9F4" width="32" description="This register contains dedicated MCSPI1 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_MCSPI2_WKDEP" acronym="PM_L4PER_MCSPI2_WKDEP" offset="0x9F8" width="32" description="This register controls wakeup dependency based on MCSPI2 service requests.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_MCSPI2_SDMA" width="1" begin="3" end="3" resetval="0" description="Wakeup dependency from MCSPI2 module (SWakeup signal) towards SDMA + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_MCSPI2_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_MCSPI2_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_MCSPI2_IPU" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from MCSPI2 module (SWakeup signal) towards IPU + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_MCSPI2_IPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_MCSPI2_IPU_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_MCSPI2_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from MCSPI2 module (SWakeup signal) towards MPU + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_MCSPI2_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_MCSPI2_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_MCSPI2_CONTEXT" acronym="RM_L4PER_MCSPI2_CONTEXT" offset="0x9FC" width="32" description="This register contains dedicated MCSPI2 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_MCSPI3_WKDEP" acronym="PM_L4PER_MCSPI3_WKDEP" offset="0xA00" width="32" description="This register controls wakeup dependency based on MCSPI3 service requests.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_MCSPI3_SDMA" width="1" begin="3" end="3" resetval="0" description="Wakeup dependency from MCSPI3 module (SWakeup signal) towards SDMA + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_MCSPI3_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_MCSPI3_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_MCSPI3_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from MCSPI3 module (SWakeup signal) towards MPU + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_MCSPI3_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_MCSPI3_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_MCSPI3_CONTEXT" acronym="RM_L4PER_MCSPI3_CONTEXT" offset="0xA04" width="32" description="This register contains dedicated MCSPI3 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_MCSPI4_WKDEP" acronym="PM_L4PER_MCSPI4_WKDEP" offset="0xA08" width="32" description="This register controls wakeup dependency based on MCSPI4 service requests.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_MCSPI4_SDMA" width="1" begin="3" end="3" resetval="0" description="Wakeup dependency from MCSPI4 module (SWakeup signal) towards SDMA + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_MCSPI4_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_MCSPI4_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_MCSPI4_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from MCSPI4 module (SWakeup signal) towards MPU + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_MCSPI4_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_MCSPI4_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_MCSPI4_CONTEXT" acronym="RM_L4PER_MCSPI4_CONTEXT" offset="0xA0C" width="32" description="This register contains dedicated MCSPI4 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_GPIO7_WKDEP" acronym="PM_L4PER_GPIO7_WKDEP" offset="0xA10" width="32" description="This register controls wakeup dependency based on GPIO7 service requests.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_GPIO7_IRQ1_MPU" width="1" begin="0" end="0" resetval="1" description="Wakeup dependency from GPIO7 module (POINTRSWAKEUP1 signal) towards MPU + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_GPIO7_IRQ1_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_GPIO7_IRQ1_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_GPIO7_CONTEXT" acronym="RM_L4PER_GPIO7_CONTEXT" offset="0xA14" width="32" description="This register contains dedicated GPIO7 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PM_L4PER_GPIO8_WKDEP" acronym="PM_L4PER_GPIO8_WKDEP" offset="0xA18" width="32" description="This register controls wakeup dependency based on GPIO8 service requests.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_GPIO8_IRQ1_MPU" width="1" begin="0" end="0" resetval="1" description="Wakeup dependency from GPIO8 module (POINTRSWAKEUP1 signal) towards MPU + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_GPIO8_IRQ1_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_GPIO8_IRQ1_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_GPIO8_CONTEXT" acronym="RM_L4PER_GPIO8_CONTEXT" offset="0xA1C" width="32" description="This register contains dedicated GPIO8 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PM_L4PER_MMC3_WKDEP" acronym="PM_L4PER_MMC3_WKDEP" offset="0xA20" width="32" description="This register controls wakeup dependency based on MMC3 service requests.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_MMC3_SDMA" width="1" begin="3" end="3" resetval="0" description="Wakeup dependency from MMCSD3 module (SWakeup signal) towards SDMA + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_MMC3_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_MMC3_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_MMC3_IPU" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from MMCSD3 module (SWakeup signal) towards IPU + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_MMC3_IPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_MMC3_IPU_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_MMC3_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from MMCSD3 module (SWakeup signal) towards MPU + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_MMC3_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_MMC3_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_MMC3_CONTEXT" acronym="RM_L4PER_MMC3_CONTEXT" offset="0xA24" width="32" description="This register contains dedicated MMC3 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_NONRETAINED_BANK" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in NONRETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTMEM_NONRETAINED_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTMEM_NONRETAINED_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_MMC4_WKDEP" acronym="PM_L4PER_MMC4_WKDEP" offset="0xA28" width="32" description="This register controls wakeup dependency based on MMC4 service requests.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_MMC4_SDMA" width="1" begin="3" end="3" resetval="0" description="Wakeup dependency from MMCSD4 module (SWakeup signal) towards SDMA + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_MMC4_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_MMC4_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_MMC4_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from MMCSD4 module (SWakeup signal) towards MPU + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_MMC4_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_MMC4_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_MMC4_CONTEXT" acronym="RM_L4PER_MMC4_CONTEXT" offset="0xA2C" width="32" description="This register contains dedicated MMC4 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_NONRETAINED_BANK" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in NONRETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTMEM_NONRETAINED_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTMEM_NONRETAINED_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_UART1_WKDEP" acronym="PM_L4PER_UART1_WKDEP" offset="0xA40" width="32" description="This register controls wakeup dependency based on UART1 service requests.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_UART1_SDMA" width="1" begin="3" end="3" resetval="0" description="Wakeup dependency from UART1 module (SWakeup signal) towards SDMA + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_UART1_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_UART1_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_UART1_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from UART1 module (SWakeup signal) towards MPU + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_UART1_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_UART1_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_UART1_CONTEXT" acronym="RM_L4PER_UART1_CONTEXT" offset="0xA44" width="32" description="This register contains dedicated UART1 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_RETAINED_BANK" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in RETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTMEM_RETAINED_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTMEM_RETAINED_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PM_L4PER_UART2_WKDEP" acronym="PM_L4PER_UART2_WKDEP" offset="0xA48" width="32" description="This register controls wakeup dependency based on UART2 service requests.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_UART2_SDMA" width="1" begin="3" end="3" resetval="0" description="Wakeup dependency from UART2 module (SWakeup signal) towards SDMA + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_UART2_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_UART2_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_UART2_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from UART2 module (SWakeup signal) towards MPU + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_UART2_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_UART2_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_UART2_CONTEXT" acronym="RM_L4PER_UART2_CONTEXT" offset="0xA4C" width="32" description="This register contains dedicated UART2 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_RETAINED_BANK" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in RETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTMEM_RETAINED_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTMEM_RETAINED_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PM_L4PER_UART3_WKDEP" acronym="PM_L4PER_UART3_WKDEP" offset="0xA50" width="32" description="This register controls wakeup dependency based on UART3 service requests.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_UART3_SDMA" width="1" begin="3" end="3" resetval="0" description="Wakeup dependency from UART3 module (SWakeup signal) towards SDMA + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_UART3_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_UART3_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_UART3_DSP" width="1" begin="2" end="2" resetval="0" description="Wakeup dependency from UART3 module (SWakeup signal) towards DSP + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_UART3_DSP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_UART3_DSP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_UART3_IPU" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from UART3 module (SWakeup signal) towards IPU + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_UART3_IPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_UART3_IPU_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_UART3_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from UART3 module (SWakeup signal) towards MPU + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_UART3_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_UART3_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_UART3_CONTEXT" acronym="RM_L4PER_UART3_CONTEXT" offset="0xA54" width="32" description="This register contains dedicated UART3 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_RETAINED_BANK" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in RETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTMEM_RETAINED_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTMEM_RETAINED_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_L4PER_UART4_CONTEXT" acronym="RM_L4PER_UART4_CONTEXT" offset="0xA58" width="32" description="This register contains dedicated UART4 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_RETAINED_BANK" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in RETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTMEM_RETAINED_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTMEM_RETAINED_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PM_L4PER_UART4_WKDEP" acronym="PM_L4PER_UART4_WKDEP" offset="0xA5C" width="32" description="This register controls wakeup dependency based on UART4 service requests.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_UART4_SDMA" width="1" begin="3" end="3" resetval="0" description="Wakeup dependency from UART4 module (SWakeup signal) towards SDMA + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_UART4_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_UART4_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_UART4_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from UART4 module (SWakeup signal) towards MPU + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_UART4_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_UART4_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_MMC5_WKDEP" acronym="PM_L4PER_MMC5_WKDEP" offset="0xA60" width="32" description="This register controls wakeup dependency based on MMC5 service requests.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_MMC5_SDMA" width="1" begin="3" end="3" resetval="0" description="Wakeup dependency from MMCSD5 module (SWakeup signal) towards SDMA + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_MMC5_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_MMC5_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_MMC5_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from MMCSD5 module (SWakeup signal) towards MPU + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_MMC5_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_MMC5_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_MMC5_CONTEXT" acronym="RM_L4PER_MMC5_CONTEXT" offset="0xA64" width="32" description="This register contains dedicated MMC5 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_NONRETAINED_BANK" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in NONRETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTMEM_NONRETAINED_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTMEM_NONRETAINED_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_I2C5_WKDEP" acronym="PM_L4PER_I2C5_WKDEP" offset="0xA68" width="32" description="This register controls wakeup dependency based on I2C5 service requests.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_I2C5_IRQ_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from I2C5 module (SWakeup_irq signal) towards MPU + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_I2C5_IRQ_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_I2C5_IRQ_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_I2C5_CONTEXT" acronym="RM_L4PER_I2C5_CONTEXT" offset="0xA6C" width="32" description="This register contains dedicated I2C5 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_UART5_WKDEP" acronym="PM_L4PER_UART5_WKDEP" offset="0xA70" width="32" description="This register controls wakeup dependency based on UART5 service requests.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_UART5_SDMA" width="1" begin="3" end="3" resetval="0" description="Wakeup dependency from UART5 module (SWakeup signal) towards SDMA + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_UART5_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_UART5_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_UART5_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from UART5 module (SWakeup signal) towards MPU + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_UART5_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_UART5_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_UART5_CONTEXT" acronym="RM_L4PER_UART5_CONTEXT" offset="0xA74" width="32" description="This register contains dedicated UART5 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_RETAINED_BANK" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in RETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTMEM_RETAINED_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTMEM_RETAINED_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PM_L4PER_UART6_WKDEP" acronym="PM_L4PER_UART6_WKDEP" offset="0xA78" width="32" description="This register controls wakeup dependency based on UART6 service requests.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_UART6_SDMA" width="1" begin="3" end="3" resetval="0" description="Wakeup dependency from UART6 module (SWakeup signal) towards SDMA + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_UART6_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_UART6_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_UART6_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from UART6 module (SWakeup signal) towards MPU + L3MAIN1 + L3MAIN2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_UART6_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_UART6_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_UART6_CONTEXT" acronym="RM_L4PER_UART6_CONTEXT" offset="0xA7C" width="32" description="This register contains dedicated UART6 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_RETAINED_BANK" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in RETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTMEM_RETAINED_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTMEM_RETAINED_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_L4SEC_AES1_CONTEXT" acronym="RM_L4SEC_AES1_CONTEXT" offset="0xAA4" width="32" description="This register contains dedicated AES1 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_L4SEC_AES2_CONTEXT" acronym="RM_L4SEC_AES2_CONTEXT" offset="0xAAC" width="32" description="This register contains dedicated AES2 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_L4SEC_DES3DES_CONTEXT" acronym="RM_L4SEC_DES3DES_CONTEXT" offset="0xAB4" width="32" description="This register contains dedicated DES3DES context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_L4SEC_FPKA_CONTEXT" acronym="RM_L4SEC_FPKA_CONTEXT" offset="0xABC" width="32" description="This register contains dedicated FPKA context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_NONRETAINED_BANK" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in NONRETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTMEM_NONRETAINED_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTMEM_NONRETAINED_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L4SEC_RNG_CONTEXT" acronym="RM_L4SEC_RNG_CONTEXT" offset="0xAC4" width="32" description="This register contains dedicated RNG context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_L4SEC_SHA2MD5_CONTEXT" acronym="RM_L4SEC_SHA2MD5_CONTEXT" offset="0xACC" width="32" description="This register contains dedicated SHA2MD5 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_L4SEC_DMA_CRYPTO_CONTEXT" acronym="RM_L4SEC_DMA_CRYPTO_CONTEXT" offset="0xADC" width="32" description="This register contains dedicated DMA_CRYPTO context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_RETAINED_BANK" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in RETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTMEM_RETAINED_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTMEM_RETAINED_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
</module>
