#! /mingw64/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1391-gd480c4d7d)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
S_0000022d966dee00 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0000022d967dc4d0_0 .net "DataAdr", 31 0, v0000022d967d1b90_0;  1 drivers
v0000022d967dc750_0 .net "MemWrite", 0 0, v0000022d966db510_0;  1 drivers
v0000022d967dc930_0 .net "WriteData", 31 0, v0000022d967d2520_0;  1 drivers
v0000022d967dc7f0_0 .var "clk", 0 0;
v0000022d967dcf70_0 .var "reset", 0 0;
E_0000022d96742a80 .event negedge, v0000022d9675a830_0;
S_0000022d9668ee00 .scope module, "dut" "top" 2 7, 3 1 0, S_0000022d966dee00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0000022d967dc6b0_0 .net "DataAdr", 31 0, v0000022d967d1b90_0;  alias, 1 drivers
v0000022d967dc110_0 .net "Instr", 31 0, L_0000022d967619f0;  1 drivers
v0000022d967dc250_0 .net "MemWrite", 0 0, v0000022d966db510_0;  alias, 1 drivers
v0000022d967dce30_0 .net "PC", 31 0, v0000022d967d4350_0;  1 drivers
v0000022d967dc2f0_0 .net "ReadData", 31 0, L_0000022d966d9160;  1 drivers
v0000022d967dc390_0 .net "WriteData", 31 0, v0000022d967d2520_0;  alias, 1 drivers
v0000022d967dc430_0 .net "clk", 0 0, v0000022d967dc7f0_0;  1 drivers
v0000022d967dd650_0 .net "reset", 0 0, v0000022d967dcf70_0;  1 drivers
S_0000022d9668ef90 .scope module, "arm" "arm" 3 16, 4 1 0, S_0000022d9668ee00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v0000022d967dbe40_0 .net "ALUControl", 1 0, v0000022d9675a8d0_0;  1 drivers
v0000022d967db940_0 .net "ALUFlags", 3 0, L_0000022d9683b2a0;  1 drivers
v0000022d967db760_0 .net "ALUResult", 31 0, v0000022d967d1b90_0;  alias, 1 drivers
v0000022d967dbee0_0 .net "ALUSrc", 0 0, v0000022d9675c130_0;  1 drivers
v0000022d967da900_0 .net "BranchTakenE", 0 0, L_0000022d96761c90;  1 drivers
v0000022d967daea0_0 .net "FlushD", 0 0, L_0000022d96761980;  1 drivers
v0000022d967da9a0_0 .net "FlushE", 0 0, L_0000022d967624e0;  1 drivers
v0000022d967db580_0 .net "ForwardAE", 1 0, v0000022d967db4e0_0;  1 drivers
v0000022d967db9e0_0 .net "ForwardBE", 1 0, v0000022d967db120_0;  1 drivers
v0000022d967db6c0_0 .net "ImmSrc", 1 0, L_0000022d967dc9d0;  1 drivers
v0000022d967dba80_0 .net "Instr", 31 0, L_0000022d967619f0;  alias, 1 drivers
v0000022d967dbb20_0 .net "InstrD", 31 0, v0000022d967d1e10_0;  1 drivers
v0000022d967db800_0 .net "Match_12D_E", 0 0, L_0000022d9683abc0;  1 drivers
v0000022d967de050_0 .net "Match_1E_M", 0 0, L_0000022d9683b340;  1 drivers
v0000022d967dddd0_0 .net "Match_1E_W", 0 0, L_0000022d9683aa80;  1 drivers
v0000022d967ddc90_0 .net "Match_2E_M", 0 0, L_0000022d9683bfc0;  1 drivers
v0000022d967dcc50_0 .net "Match_2E_W", 0 0, L_0000022d9683a9e0;  1 drivers
v0000022d967de4b0_0 .net "MemWrite", 0 0, v0000022d966db510_0;  alias, 1 drivers
v0000022d967de5f0_0 .net "MemtoRegE", 0 0, v0000022d966daf70_0;  1 drivers
v0000022d967dde70_0 .net "MemtoRegW", 0 0, v0000022d966de6b0_0;  1 drivers
v0000022d967ddf10_0 .net "PC", 31 0, v0000022d967d4350_0;  alias, 1 drivers
v0000022d967dcd90_0 .net "PCSrcW", 0 0, v0000022d966ddcb0_0;  1 drivers
v0000022d967dc890_0 .net "PCWrPendingF", 0 0, L_0000022d967df630;  1 drivers
v0000022d967ddd30_0 .net "ReadData", 31 0, L_0000022d966d9160;  alias, 1 drivers
v0000022d967dd8d0_0 .net "RegSrc", 1 0, L_0000022d967dd6f0;  1 drivers
v0000022d967dd790_0 .net "RegWriteM", 0 0, v0000022d9674caa0_0;  1 drivers
v0000022d967ddfb0_0 .net "RegWriteW", 0 0, v0000022d967cbf20_0;  1 drivers
v0000022d967dc610_0 .net "StallD", 0 0, L_0000022d96761830;  1 drivers
v0000022d967de0f0_0 .net "StallF", 0 0, L_0000022d96762470;  1 drivers
v0000022d967de190_0 .net "WriteData", 31 0, v0000022d967d2520_0;  alias, 1 drivers
v0000022d967de690_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d967dccf0_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
L_0000022d967dfa90 .part v0000022d967d1e10_0, 12, 20;
S_0000022d966835a0 .scope module, "c" "controller" 4 44, 5 1 0, S_0000022d9668ef90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 2 "RegSrcD";
    .port_info 5 /OUTPUT 1 "RegWriteW";
    .port_info 6 /OUTPUT 2 "ImmSrcD";
    .port_info 7 /OUTPUT 1 "ALUSrcE";
    .port_info 8 /OUTPUT 2 "ALUControlE";
    .port_info 9 /OUTPUT 1 "MemWriteM";
    .port_info 10 /OUTPUT 1 "MemtoRegE";
    .port_info 11 /OUTPUT 1 "MemtoRegW";
    .port_info 12 /OUTPUT 1 "PCSrcW";
    .port_info 13 /OUTPUT 1 "RegWriteM";
    .port_info 14 /OUTPUT 1 "BranchTakenE";
    .port_info 15 /OUTPUT 1 "PCWrPendingF";
    .port_info 16 /INPUT 1 "FlushE";
v0000022d967cd2b0_0 .net "ALUControlD", 1 0, v0000022d967cae40_0;  1 drivers
v0000022d967cc6d0_0 .net "ALUControlE", 1 0, v0000022d9675a8d0_0;  alias, 1 drivers
v0000022d967cdd50_0 .net "ALUFlags", 3 0, L_0000022d9683b2a0;  alias, 1 drivers
v0000022d967cdad0_0 .net "ALUFlagsResult", 3 0, L_0000022d967df770;  1 drivers
v0000022d967cd210_0 .net "ALUSrcD", 0 0, L_0000022d967dca70;  1 drivers
v0000022d967cce50_0 .net "ALUSrcE", 0 0, v0000022d9675c130_0;  alias, 1 drivers
v0000022d967cdc10_0 .net "BranchD", 0 0, L_0000022d967dd010;  1 drivers
v0000022d967ccbd0_0 .net "BranchE", 0 0, v0000022d9675ae70_0;  1 drivers
v0000022d967cd3f0_0 .net "BranchTakenE", 0 0, L_0000022d96761c90;  alias, 1 drivers
v0000022d967cddf0_0 .net "CondE", 3 0, v0000022d9675af10_0;  1 drivers
v0000022d967cdcb0_0 .net "FlagWriteD", 1 0, v0000022d967cabc0_0;  1 drivers
v0000022d967cda30_0 .net "FlagWriteE", 1 0, v0000022d9675bc30_0;  1 drivers
v0000022d967cc4f0_0 .net "FlagsE", 3 0, v0000022d9675ba50_0;  1 drivers
v0000022d967cd7b0_0 .net "FlushE", 0 0, L_0000022d967624e0;  alias, 1 drivers
v0000022d967cc090_0 .net "ImmSrcD", 1 0, L_0000022d967dc9d0;  alias, 1 drivers
v0000022d967cd850_0 .net "Instr", 31 12, L_0000022d967dfa90;  1 drivers
v0000022d967cc9f0_0 .net "MemWriteBM", 0 0, L_0000022d96762240;  1 drivers
v0000022d967cdb70_0 .net "MemWriteD", 0 0, L_0000022d967dced0;  1 drivers
v0000022d967cd490_0 .net "MemWriteE", 0 0, v0000022d966db150_0;  1 drivers
v0000022d967cc770_0 .net "MemWriteM", 0 0, v0000022d966db510_0;  alias, 1 drivers
v0000022d967cd030_0 .net "MemtoRegD", 0 0, L_0000022d967dcb10;  1 drivers
v0000022d967cc590_0 .net "MemtoRegE", 0 0, v0000022d966daf70_0;  alias, 1 drivers
v0000022d967cd8f0_0 .net "MemtoRegM", 0 0, v0000022d966dae30_0;  1 drivers
v0000022d967cd170_0 .net "MemtoRegW", 0 0, v0000022d966de6b0_0;  alias, 1 drivers
v0000022d967cc1d0_0 .net "PCSD", 0 0, L_0000022d96761a60;  1 drivers
v0000022d967cc810_0 .net "PCSE", 0 0, v0000022d966de430_0;  1 drivers
v0000022d967cde90_0 .net "PCSrcE", 0 0, L_0000022d96761910;  1 drivers
v0000022d967cc8b0_0 .net "PCSrcM", 0 0, v0000022d966de930_0;  1 drivers
v0000022d967cd990_0 .net "PCSrcW", 0 0, v0000022d966ddcb0_0;  alias, 1 drivers
v0000022d967ccc70_0 .net "PCWrPendingF", 0 0, L_0000022d967df630;  alias, 1 drivers
v0000022d967cdf30_0 .net "RegSrcD", 1 0, L_0000022d967dd6f0;  alias, 1 drivers
v0000022d967cc950_0 .net "RegWriteBM", 0 0, L_0000022d96761d00;  1 drivers
v0000022d967ccd10_0 .net "RegWriteD", 0 0, L_0000022d967dcbb0;  1 drivers
v0000022d967cc130_0 .net "RegWriteE", 0 0, v0000022d9674d2c0_0;  1 drivers
v0000022d967cc3b0_0 .net "RegWriteM", 0 0, v0000022d9674caa0_0;  alias, 1 drivers
v0000022d967cc450_0 .net "RegWriteW", 0 0, v0000022d967cbf20_0;  alias, 1 drivers
v0000022d967cca90_0 .net *"_ivl_8", 0 0, L_0000022d967df9f0;  1 drivers
v0000022d967cc270_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d967cc310_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
L_0000022d967dd290 .part L_0000022d967dfa90, 14, 2;
L_0000022d967dd330 .part L_0000022d967dfa90, 8, 6;
L_0000022d967dd3d0 .part L_0000022d967dfa90, 0, 4;
L_0000022d967dd830 .part L_0000022d967dfa90, 16, 4;
L_0000022d967df9f0 .arith/sum 1, L_0000022d96761a60, v0000022d966de430_0;
L_0000022d967df630 .arith/sum 1, L_0000022d967df9f0, v0000022d966de930_0;
S_0000022d96683730 .scope module, "ModAluControlE" "floperFlush" 5 125, 6 1 0, S_0000022d966835a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0000022d96742ec0 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000010>;
v0000022d9675a830_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d9675beb0_0 .net "d", 1 0, v0000022d967cae40_0;  alias, 1 drivers
v0000022d9675ac90_0 .net "en", 0 0, L_0000022d967624e0;  alias, 1 drivers
v0000022d9675a8d0_0 .var "q", 1 0;
v0000022d9675c450_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
E_0000022d96742940 .event posedge, v0000022d9675c450_0, v0000022d9675a830_0;
S_0000022d96680b90 .scope module, "ModAluSrcE" "floperFlush" 5 141, 6 1 0, S_0000022d966835a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
P_0000022d96742e80 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0000022d9675a970_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d9675b370_0 .net "d", 0 0, L_0000022d967dca70;  alias, 1 drivers
v0000022d9675b190_0 .net "en", 0 0, L_0000022d967624e0;  alias, 1 drivers
v0000022d9675c130_0 .var "q", 0 0;
v0000022d9675a5b0_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
S_0000022d96680d20 .scope module, "ModBranchE" "floperFlush" 5 133, 6 1 0, S_0000022d966835a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
P_0000022d96743040 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0000022d9675aa10_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d9675abf0_0 .net "d", 0 0, L_0000022d967dd010;  alias, 1 drivers
v0000022d9675ad30_0 .net "en", 0 0, L_0000022d967624e0;  alias, 1 drivers
v0000022d9675ae70_0 .var "q", 0 0;
v0000022d9675b2d0_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
S_0000022d966830a0 .scope module, "ModCondE" "floperFlush" 5 157, 6 1 0, S_0000022d966835a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 4 "d";
    .port_info 4 /OUTPUT 4 "q";
P_0000022d96743480 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000100>;
v0000022d9675b4b0_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d9675b730_0 .net "d", 3 0, L_0000022d967dd830;  1 drivers
v0000022d9675b230_0 .net "en", 0 0, L_0000022d967624e0;  alias, 1 drivers
v0000022d9675af10_0 .var "q", 3 0;
v0000022d9675b690_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
S_0000022d96683230 .scope module, "ModFlagWriteE" "floperFlush" 5 149, 6 1 0, S_0000022d966835a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0000022d96742c40 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000010>;
v0000022d9675afb0_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d9675b050_0 .net "d", 1 0, v0000022d967cabc0_0;  alias, 1 drivers
v0000022d9675bb90_0 .net "en", 0 0, L_0000022d967624e0;  alias, 1 drivers
v0000022d9675bc30_0 .var "q", 1 0;
v0000022d9675b0f0_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
S_0000022d9667f680 .scope module, "ModFlagsE" "floperFlush" 5 165, 6 1 0, S_0000022d966835a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 4 "d";
    .port_info 4 /OUTPUT 4 "q";
P_0000022d96742680 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000100>;
v0000022d9675b5f0_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d9675b7d0_0 .net "d", 3 0, L_0000022d967df770;  alias, 1 drivers
v0000022d9675b9b0_0 .net "en", 0 0, L_0000022d967624e0;  alias, 1 drivers
v0000022d9675ba50_0 .var "q", 3 0;
v0000022d9675baf0_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
S_0000022d9667f810 .scope module, "ModMemWriteE" "floperFlush" 5 117, 6 1 0, S_0000022d966835a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
P_0000022d96742880 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0000022d966dbb50_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d966db0b0_0 .net "d", 0 0, L_0000022d967dced0;  alias, 1 drivers
v0000022d966db3d0_0 .net "en", 0 0, L_0000022d967624e0;  alias, 1 drivers
v0000022d966db150_0 .var "q", 0 0;
v0000022d966daed0_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
S_0000022d9667d170 .scope module, "ModMemWriteM" "flopr" 5 209, 7 1 0, S_0000022d966835a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_0000022d967425c0 .param/l "WIDTH" 0 7 7, +C4<00000000000000000000000000000001>;
v0000022d966db790_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d966db290_0 .net "d", 0 0, L_0000022d96762240;  alias, 1 drivers
v0000022d966db510_0 .var "q", 0 0;
v0000022d966db8d0_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
S_0000022d9667d300 .scope module, "ModMemtoRegE" "floperFlush" 5 109, 6 1 0, S_0000022d966835a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
P_0000022d96743240 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0000022d966db970_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d966dba10_0 .net "d", 0 0, L_0000022d967dcb10;  alias, 1 drivers
v0000022d966dbab0_0 .net "en", 0 0, L_0000022d967624e0;  alias, 1 drivers
v0000022d966daf70_0 .var "q", 0 0;
v0000022d966dac50_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
S_0000022d96679840 .scope module, "ModMemtoregM" "flopr" 5 217, 7 1 0, S_0000022d966835a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_0000022d96742840 .param/l "WIDTH" 0 7 7, +C4<00000000000000000000000000000001>;
v0000022d966dacf0_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d966dad90_0 .net "d", 0 0, v0000022d966daf70_0;  alias, 1 drivers
v0000022d966dae30_0 .var "q", 0 0;
v0000022d966db010_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
S_0000022d966799d0 .scope module, "ModPCSE" "floperFlush" 5 93, 6 1 0, S_0000022d966835a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
P_0000022d967434c0 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0000022d966de2f0_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d966de570_0 .net "d", 0 0, L_0000022d96761a60;  alias, 1 drivers
v0000022d966dd210_0 .net "en", 0 0, L_0000022d967624e0;  alias, 1 drivers
v0000022d966de430_0 .var "q", 0 0;
v0000022d966dcd10_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
S_0000022d9666f8e0 .scope module, "ModPCSrcM" "flopr" 5 195, 7 1 0, S_0000022d966835a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_0000022d96743100 .param/l "WIDTH" 0 7 7, +C4<00000000000000000000000000000001>;
v0000022d966de4d0_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d966dd350_0 .net "d", 0 0, L_0000022d96761910;  alias, 1 drivers
v0000022d966de930_0 .var "q", 0 0;
v0000022d966dd530_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
S_0000022d967c9cf0 .scope module, "ModRegMemtoRegW" "flopr" 5 240, 7 1 0, S_0000022d966835a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_0000022d967433c0 .param/l "WIDTH" 0 7 7, +C4<00000000000000000000000000000001>;
v0000022d966dd8f0_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d966ddb70_0 .net "d", 0 0, v0000022d966dae30_0;  alias, 1 drivers
v0000022d966de6b0_0 .var "q", 0 0;
v0000022d966dd5d0_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
S_0000022d967c9070 .scope module, "ModRegPCSrcW" "flopr" 5 226, 7 1 0, S_0000022d966835a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_0000022d967426c0 .param/l "WIDTH" 0 7 7, +C4<00000000000000000000000000000001>;
v0000022d966dce50_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d966ddc10_0 .net "d", 0 0, v0000022d966de930_0;  alias, 1 drivers
v0000022d966ddcb0_0 .var "q", 0 0;
v0000022d966ddd50_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
S_0000022d967c96b0 .scope module, "ModRegWriteE" "floperFlush" 5 101, 6 1 0, S_0000022d966835a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
P_0000022d96743140 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0000022d966dddf0_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d9674c460_0 .net "d", 0 0, L_0000022d967dcbb0;  alias, 1 drivers
v0000022d9674c6e0_0 .net "en", 0 0, L_0000022d967624e0;  alias, 1 drivers
v0000022d9674d2c0_0 .var "q", 0 0;
v0000022d9674d360_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
S_0000022d967c9840 .scope module, "ModRegWriteM" "flopr" 5 202, 7 1 0, S_0000022d966835a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_0000022d967429c0 .param/l "WIDTH" 0 7 7, +C4<00000000000000000000000000000001>;
v0000022d9674c280_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d9674c320_0 .net "d", 0 0, L_0000022d96761d00;  alias, 1 drivers
v0000022d9674caa0_0 .var "q", 0 0;
v0000022d9674c3c0_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
S_0000022d967c9e80 .scope module, "ModRegWriteW" "flopr" 5 233, 7 1 0, S_0000022d966835a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_0000022d96742700 .param/l "WIDTH" 0 7 7, +C4<00000000000000000000000000000001>;
v0000022d967cb0c0_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d967cbd40_0 .net "d", 0 0, v0000022d9674caa0_0;  alias, 1 drivers
v0000022d967cbf20_0 .var "q", 0 0;
v0000022d967cbde0_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
S_0000022d967c99d0 .scope module, "cl" "condunit" 5 174, 8 1 0, S_0000022d966835a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "FlagsE";
    .port_info 4 /INPUT 4 "ALUFlags";
    .port_info 5 /INPUT 2 "FlagW";
    .port_info 6 /OUTPUT 4 "ALUFlagsResult";
    .port_info 7 /INPUT 1 "PCS";
    .port_info 8 /INPUT 1 "RegW";
    .port_info 9 /INPUT 1 "MemW";
    .port_info 10 /INPUT 1 "Branch";
    .port_info 11 /OUTPUT 1 "PCSrc";
    .port_info 12 /OUTPUT 1 "RegWrite";
    .port_info 13 /OUTPUT 1 "MemWrite";
    .port_info 14 /OUTPUT 1 "BranchTakenE";
L_0000022d96761bb0 .functor AND 2, v0000022d9675bc30_0, L_0000022d967ddb50, C4<11>, C4<11>;
L_0000022d96761910 .functor AND 1, v0000022d966de430_0, v0000022d967cb340_0, C4<1>, C4<1>;
L_0000022d96761c90 .functor AND 1, v0000022d9675ae70_0, v0000022d967cb340_0, C4<1>, C4<1>;
L_0000022d96761d00 .functor AND 1, v0000022d9674d2c0_0, v0000022d967cb340_0, C4<1>, C4<1>;
L_0000022d96762240 .functor AND 1, v0000022d966db150_0, v0000022d967cb340_0, C4<1>, C4<1>;
v0000022d967cac60_0 .net "ALUFlags", 3 0, L_0000022d9683b2a0;  alias, 1 drivers
v0000022d967caa80_0 .net "ALUFlagsResult", 3 0, L_0000022d967df770;  alias, 1 drivers
v0000022d967cb980_0 .net "Branch", 0 0, v0000022d9675ae70_0;  alias, 1 drivers
v0000022d967ca260_0 .net "BranchTakenE", 0 0, L_0000022d96761c90;  alias, 1 drivers
v0000022d967cad00_0 .net "Cond", 3 0, v0000022d9675af10_0;  alias, 1 drivers
v0000022d967cba20_0 .net "CondEx", 0 0, v0000022d967cb340_0;  1 drivers
v0000022d967ca6c0_0 .net "FlagW", 1 0, v0000022d9675bc30_0;  alias, 1 drivers
v0000022d967cb2a0_0 .net "FlagWrite", 0 0, L_0000022d967ddbf0;  1 drivers
v0000022d967cb660_0 .net "FlagsE", 3 0, v0000022d9675ba50_0;  alias, 1 drivers
v0000022d967cbb60_0 .net "MemW", 0 0, v0000022d966db150_0;  alias, 1 drivers
v0000022d967ca4e0_0 .net "MemWrite", 0 0, L_0000022d96762240;  alias, 1 drivers
v0000022d967cb480_0 .net "PCS", 0 0, v0000022d966de430_0;  alias, 1 drivers
v0000022d967cbc00_0 .net "PCSrc", 0 0, L_0000022d96761910;  alias, 1 drivers
v0000022d967cbca0_0 .net "RegW", 0 0, v0000022d9674d2c0_0;  alias, 1 drivers
v0000022d967ca080_0 .net "RegWrite", 0 0, L_0000022d96761d00;  alias, 1 drivers
v0000022d967ca120_0 .net *"_ivl_0", 1 0, L_0000022d967ddb50;  1 drivers
v0000022d967ca800_0 .net *"_ivl_2", 1 0, L_0000022d96761bb0;  1 drivers
v0000022d967cada0_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d967ca3a0_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
L_0000022d967ddb50 .concat [ 1 1 0 0], v0000022d967cb340_0, v0000022d967cb340_0;
L_0000022d967ddbf0 .part L_0000022d96761bb0, 0, 1;
L_0000022d967deeb0 .part v0000022d9675ba50_0, 2, 2;
L_0000022d967df810 .part L_0000022d9683b2a0, 2, 2;
L_0000022d967df950 .part v0000022d9675bc30_0, 1, 1;
L_0000022d967df8b0 .part v0000022d9675ba50_0, 0, 2;
L_0000022d967dfb30 .part L_0000022d9683b2a0, 0, 2;
L_0000022d967def50 .part v0000022d9675bc30_0, 0, 1;
L_0000022d967df770 .concat8 [ 2 2 0 0], L_0000022d967de910, L_0000022d967dfd10;
S_0000022d967c9b60 .scope module, "Flags_first" "mux2" 8 45, 9 1 0, S_0000022d967c99d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "d0";
    .port_info 1 /INPUT 2 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 2 "y";
P_0000022d96742740 .param/l "WIDTH" 0 9 7, +C4<00000000000000000000000000000010>;
v0000022d967cb5c0_0 .net "d0", 1 0, L_0000022d967deeb0;  1 drivers
v0000022d967cb840_0 .net "d1", 1 0, L_0000022d967df810;  1 drivers
v0000022d967cb8e0_0 .net "s", 0 0, L_0000022d967df950;  1 drivers
v0000022d967cb3e0_0 .net "y", 1 0, L_0000022d967dfd10;  1 drivers
L_0000022d967dfd10 .functor MUXZ 2, L_0000022d967deeb0, L_0000022d967df810, L_0000022d967df950, C4<>;
S_0000022d967c9200 .scope module, "Flags_second" "mux2" 8 52, 9 1 0, S_0000022d967c99d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "d0";
    .port_info 1 /INPUT 2 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 2 "y";
P_0000022d96743500 .param/l "WIDTH" 0 9 7, +C4<00000000000000000000000000000010>;
v0000022d967ca440_0 .net "d0", 1 0, L_0000022d967df8b0;  1 drivers
v0000022d967cb160_0 .net "d1", 1 0, L_0000022d967dfb30;  1 drivers
v0000022d967cbe80_0 .net "s", 0 0, L_0000022d967def50;  1 drivers
v0000022d967cb520_0 .net "y", 1 0, L_0000022d967de910;  1 drivers
L_0000022d967de910 .functor MUXZ 2, L_0000022d967df8b0, L_0000022d967dfb30, L_0000022d967def50, C4<>;
S_0000022d967c9390 .scope module, "cc" "condcheck" 8 37, 10 1 0, S_0000022d967c99d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_0000022d96761fa0 .functor BUFZ 4, L_0000022d967df770, C4<0000>, C4<0000>, C4<0000>;
L_0000022d96761c20 .functor XNOR 1, L_0000022d967dd470, L_0000022d967ddab0, C4<0>, C4<0>;
v0000022d967ca760_0 .net "Cond", 3 0, v0000022d9675af10_0;  alias, 1 drivers
v0000022d967cb340_0 .var "CondEx", 0 0;
v0000022d967cbac0_0 .net "Flags", 3 0, L_0000022d967df770;  alias, 1 drivers
v0000022d967caf80_0 .net *"_ivl_6", 3 0, L_0000022d96761fa0;  1 drivers
v0000022d967cb200_0 .net "carry", 0 0, L_0000022d967dd5b0;  1 drivers
v0000022d967cb700_0 .net "ge", 0 0, L_0000022d96761c20;  1 drivers
v0000022d967cb7a0_0 .net "neg", 0 0, L_0000022d967dd470;  1 drivers
v0000022d967ca9e0_0 .net "overflow", 0 0, L_0000022d967ddab0;  1 drivers
v0000022d967cab20_0 .net "zero", 0 0, L_0000022d967dd510;  1 drivers
E_0000022d96742f80/0 .event anyedge, v0000022d9675af10_0, v0000022d967cab20_0, v0000022d967cb200_0, v0000022d967cb7a0_0;
E_0000022d96742f80/1 .event anyedge, v0000022d967ca9e0_0, v0000022d967cb700_0;
E_0000022d96742f80 .event/or E_0000022d96742f80/0, E_0000022d96742f80/1;
L_0000022d967dd470 .part L_0000022d96761fa0, 3, 1;
L_0000022d967dd510 .part L_0000022d96761fa0, 2, 1;
L_0000022d967dd5b0 .part L_0000022d96761fa0, 1, 1;
L_0000022d967ddab0 .part L_0000022d96761fa0, 0, 1;
S_0000022d967c9520 .scope module, "dec" "decode" 5 73, 11 1 0, S_0000022d966835a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Op";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /INPUT 4 "Rd";
    .port_info 3 /OUTPUT 2 "FlagW";
    .port_info 4 /OUTPUT 1 "PCS";
    .port_info 5 /OUTPUT 1 "RegW";
    .port_info 6 /OUTPUT 1 "MemW";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 2 "RegSrc";
    .port_info 11 /OUTPUT 2 "ALUControl";
    .port_info 12 /OUTPUT 1 "Branch";
L_0000022d96761d70 .functor AND 1, L_0000022d967dd150, L_0000022d967dcbb0, C4<1>, C4<1>;
L_0000022d96761a60 .functor OR 1, L_0000022d96761d70, L_0000022d967dd010, C4<0>, C4<0>;
v0000022d967cae40_0 .var "ALUControl", 1 0;
v0000022d967ca8a0_0 .net "ALUOp", 0 0, L_0000022d967dd0b0;  1 drivers
v0000022d967ca1c0_0 .net "ALUSrc", 0 0, L_0000022d967dca70;  alias, 1 drivers
v0000022d967ca300_0 .net "Branch", 0 0, L_0000022d967dd010;  alias, 1 drivers
v0000022d967cabc0_0 .var "FlagW", 1 0;
v0000022d967ca580_0 .net "Funct", 5 0, L_0000022d967dd330;  1 drivers
v0000022d967caee0_0 .net "ImmSrc", 1 0, L_0000022d967dc9d0;  alias, 1 drivers
v0000022d967ca620_0 .net "MemW", 0 0, L_0000022d967dced0;  alias, 1 drivers
v0000022d967ca940_0 .net "MemtoReg", 0 0, L_0000022d967dcb10;  alias, 1 drivers
v0000022d967cb020_0 .net "Op", 1 0, L_0000022d967dd290;  1 drivers
v0000022d967cd530_0 .net "PCS", 0 0, L_0000022d96761a60;  alias, 1 drivers
v0000022d967cd350_0 .net "Rd", 3 0, L_0000022d967dd3d0;  1 drivers
v0000022d967cd5d0_0 .net "RegSrc", 1 0, L_0000022d967dd6f0;  alias, 1 drivers
v0000022d967ccb30_0 .net "RegW", 0 0, L_0000022d967dcbb0;  alias, 1 drivers
v0000022d967cd710_0 .net *"_ivl_10", 9 0, v0000022d967cc630_0;  1 drivers
L_0000022d967e00c8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000022d967cd670_0 .net/2u *"_ivl_11", 3 0, L_0000022d967e00c8;  1 drivers
v0000022d967ccef0_0 .net *"_ivl_13", 0 0, L_0000022d967dd150;  1 drivers
v0000022d967ccf90_0 .net *"_ivl_15", 0 0, L_0000022d96761d70;  1 drivers
v0000022d967cc630_0 .var "controls", 9 0;
E_0000022d96742fc0 .event anyedge, v0000022d967ca8a0_0, v0000022d967ca580_0, v0000022d9675beb0_0;
E_0000022d96742780 .event anyedge, v0000022d967cb020_0, v0000022d967ca580_0;
L_0000022d967dd6f0 .part v0000022d967cc630_0, 8, 2;
L_0000022d967dc9d0 .part v0000022d967cc630_0, 6, 2;
L_0000022d967dca70 .part v0000022d967cc630_0, 5, 1;
L_0000022d967dcb10 .part v0000022d967cc630_0, 4, 1;
L_0000022d967dcbb0 .part v0000022d967cc630_0, 3, 1;
L_0000022d967dced0 .part v0000022d967cc630_0, 2, 1;
L_0000022d967dd010 .part v0000022d967cc630_0, 1, 1;
L_0000022d967dd0b0 .part v0000022d967cc630_0, 0, 1;
L_0000022d967dd150 .cmp/eq 4, L_0000022d967dd3d0, L_0000022d967e00c8;
S_0000022d967ceeb0 .scope module, "dp" "datapath" 4 63, 12 1 0, S_0000022d9668ef90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrcD";
    .port_info 3 /INPUT 1 "RegWriteW";
    .port_info 4 /INPUT 2 "ImmSrcD";
    .port_info 5 /INPUT 1 "ALUSrcE";
    .port_info 6 /INPUT 2 "ALUControlE";
    .port_info 7 /INPUT 1 "MemtoRegW";
    .port_info 8 /INPUT 1 "PCSrcW";
    .port_info 9 /OUTPUT 4 "ALUFlags";
    .port_info 10 /OUTPUT 32 "PCF";
    .port_info 11 /INPUT 32 "InstrF";
    .port_info 12 /OUTPUT 32 "InstrD";
    .port_info 13 /OUTPUT 32 "ALUOutM";
    .port_info 14 /OUTPUT 32 "WriteDataM";
    .port_info 15 /INPUT 32 "ReadDataM";
    .port_info 16 /OUTPUT 1 "Match_1E_M";
    .port_info 17 /OUTPUT 1 "Match_1E_W";
    .port_info 18 /OUTPUT 1 "Match_2E_M";
    .port_info 19 /OUTPUT 1 "Match_2E_W";
    .port_info 20 /OUTPUT 1 "Match_12D_E";
    .port_info 21 /INPUT 2 "ForwardAE";
    .port_info 22 /INPUT 2 "ForwardBE";
    .port_info 23 /INPUT 1 "StallD";
    .port_info 24 /INPUT 1 "StallF";
    .port_info 25 /INPUT 1 "FlushE";
    .port_info 26 /INPUT 1 "FlushD";
    .port_info 27 /INPUT 1 "BranchTakenE";
L_0000022d96761de0 .functor NOT 1, v0000022d967dc7f0_0, C4<0>, C4<0>, C4<0>;
L_0000022d96761e50 .functor NOT 1, L_0000022d96762470, C4<0>, C4<0>, C4<0>;
L_0000022d967625c0 .functor NOT 1, L_0000022d96761830, C4<0>, C4<0>, C4<0>;
v0000022d967d8420_0 .net "ALUControlE", 1 0, v0000022d9675a8d0_0;  alias, 1 drivers
v0000022d967da180_0 .net "ALUFlags", 3 0, L_0000022d9683b2a0;  alias, 1 drivers
v0000022d967da220_0 .net "ALUOutM", 31 0, v0000022d967d1b90_0;  alias, 1 drivers
v0000022d967d8920_0 .net "ALUOutW", 31 0, v0000022d967d0510_0;  1 drivers
v0000022d967d9dc0_0 .net "ALUResultE", 31 0, v0000022d967d3ce0_0;  1 drivers
v0000022d967da2c0_0 .net "ALUSrcE", 0 0, v0000022d9675c130_0;  alias, 1 drivers
v0000022d967d9e60_0 .net "BranchTakenE", 0 0, L_0000022d96761c90;  alias, 1 drivers
v0000022d967d9280_0 .net "ExtImmD", 31 0, v0000022d967d5930_0;  1 drivers
v0000022d967d9780_0 .net "ExtImmE", 31 0, v0000022d967d0dd0_0;  1 drivers
v0000022d967d8c40_0 .net "FlushD", 0 0, L_0000022d96761980;  alias, 1 drivers
v0000022d967da5e0_0 .net "FlushE", 0 0, L_0000022d967624e0;  alias, 1 drivers
v0000022d967d9aa0_0 .net "ForwardAE", 1 0, v0000022d967db4e0_0;  alias, 1 drivers
v0000022d967d9f00_0 .net "ForwardBE", 1 0, v0000022d967db120_0;  alias, 1 drivers
v0000022d967d8600_0 .net "ImmSrcD", 1 0, L_0000022d967dc9d0;  alias, 1 drivers
v0000022d967d9140_0 .net "InstrD", 31 0, v0000022d967d1e10_0;  alias, 1 drivers
v0000022d967d8ec0_0 .net "InstrF", 31 0, L_0000022d967619f0;  alias, 1 drivers
v0000022d967d8560_0 .net "Match_12D_E", 0 0, L_0000022d9683abc0;  alias, 1 drivers
v0000022d967d8380_0 .net "Match_1E_M", 0 0, L_0000022d9683b340;  alias, 1 drivers
v0000022d967d86a0_0 .net "Match_1E_W", 0 0, L_0000022d9683aa80;  alias, 1 drivers
v0000022d967d9000_0 .net "Match_2E_M", 0 0, L_0000022d9683bfc0;  alias, 1 drivers
v0000022d967d9fa0_0 .net "Match_2E_W", 0 0, L_0000022d9683a9e0;  alias, 1 drivers
v0000022d967da360_0 .net "MemtoRegW", 0 0, v0000022d966de6b0_0;  alias, 1 drivers
v0000022d967d87e0_0 .net "PCF", 31 0, v0000022d967d4350_0;  alias, 1 drivers
v0000022d967d89c0_0 .net "PCNext", 31 0, L_0000022d967dfbd0;  1 drivers
v0000022d967da400_0 .net "PCPlus4F8D", 31 0, L_0000022d967dec30;  1 drivers
v0000022d967da4a0_0 .net "PCPlusNext", 31 0, L_0000022d967df4f0;  1 drivers
v0000022d967d9320_0 .net "PCSrcW", 0 0, v0000022d966ddcb0_0;  alias, 1 drivers
v0000022d967d8740_0 .net "RA1", 3 0, L_0000022d967de9b0;  1 drivers
v0000022d967d9820_0 .net "RA1E", 3 0, v0000022d967d01f0_0;  1 drivers
v0000022d967d93c0_0 .net "RA2", 3 0, L_0000022d967decd0;  1 drivers
v0000022d967d8a60_0 .net "RA2E", 3 0, v0000022d967d1910_0;  1 drivers
v0000022d967da540_0 .net "RD1E", 31 0, v0000022d967d12d0_0;  1 drivers
v0000022d967d8b00_0 .net "RD2E", 31 0, v0000022d967d27a0_0;  1 drivers
v0000022d967da7c0_0 .net "ReadDataM", 31 0, L_0000022d966d9160;  alias, 1 drivers
v0000022d967d9b40_0 .net "ReadDataW", 31 0, v0000022d967d3920_0;  1 drivers
v0000022d967d8240_0 .net "RegSrcD", 1 0, L_0000022d967dd6f0;  alias, 1 drivers
v0000022d967d91e0_0 .net "RegWriteW", 0 0, v0000022d967cbf20_0;  alias, 1 drivers
v0000022d967da860_0 .net "ResultW", 31 0, L_0000022d9683ab20;  1 drivers
v0000022d967d81a0_0 .net "SrcAD", 31 0, L_0000022d967df3b0;  1 drivers
v0000022d967d82e0_0 .net "SrcAE", 31 0, L_0000022d967df1d0;  1 drivers
v0000022d967d9460_0 .net "SrcBE", 31 0, L_0000022d9683b980;  1 drivers
v0000022d967d8ba0_0 .net "StallD", 0 0, L_0000022d96761830;  alias, 1 drivers
v0000022d967d8d80_0 .net "StallF", 0 0, L_0000022d96762470;  alias, 1 drivers
v0000022d967d9960_0 .net "WA3E", 3 0, v0000022d967d3420_0;  1 drivers
v0000022d967d9500_0 .net "WA3M", 3 0, v0000022d967d2b60_0;  1 drivers
v0000022d967d95a0_0 .net "WA3W", 3 0, v0000022d967d2c00_0;  1 drivers
v0000022d967d98c0_0 .net "WriteDataD", 31 0, L_0000022d967df310;  1 drivers
v0000022d967d9640_0 .net "WriteDataE", 31 0, L_0000022d9683b0c0;  1 drivers
v0000022d967d96e0_0 .net "WriteDataM", 31 0, v0000022d967d2520_0;  alias, 1 drivers
v0000022d967dbc60_0 .net *"_ivl_32", 0 0, L_0000022d9683a940;  1 drivers
v0000022d967db080_0 .net *"_ivl_34", 0 0, L_0000022d9683af80;  1 drivers
v0000022d967daf40_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d967dbf80_0 .net "n_clk", 0 0, L_0000022d96761de0;  1 drivers
v0000022d967dafe0_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
L_0000022d967deb90 .part v0000022d967d1e10_0, 16, 4;
L_0000022d967df270 .part L_0000022d967dd6f0, 0, 1;
L_0000022d967df6d0 .part v0000022d967d1e10_0, 0, 4;
L_0000022d967dfc70 .part v0000022d967d1e10_0, 12, 4;
L_0000022d967deaf0 .part L_0000022d967dd6f0, 1, 1;
L_0000022d967ded70 .part v0000022d967d1e10_0, 12, 4;
L_0000022d967df450 .part v0000022d967d1e10_0, 0, 24;
L_0000022d9683b340 .cmp/eq 4, v0000022d967d01f0_0, v0000022d967d2b60_0;
L_0000022d9683aa80 .cmp/eq 4, v0000022d967d01f0_0, v0000022d967d2c00_0;
L_0000022d9683bfc0 .cmp/eq 4, v0000022d967d1910_0, v0000022d967d2b60_0;
L_0000022d9683a9e0 .cmp/eq 4, v0000022d967d1910_0, v0000022d967d2c00_0;
L_0000022d9683a940 .cmp/eq 4, L_0000022d967de9b0, v0000022d967d3420_0;
L_0000022d9683af80 .cmp/eq 4, L_0000022d967decd0, v0000022d967d3420_0;
L_0000022d9683abc0 .arith/sum 1, L_0000022d9683a940, L_0000022d9683af80;
S_0000022d967cfcc0 .scope module, "ForwardAEMux" "mux3" 12 197, 13 1 0, S_0000022d967ceeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0000022d96743280 .param/l "WIDTH" 0 13 8, +C4<00000000000000000000000000100000>;
v0000022d967ccdb0_0 .net *"_ivl_1", 0 0, L_0000022d967dee10;  1 drivers
v0000022d967cd0d0_0 .net *"_ivl_3", 0 0, L_0000022d967df090;  1 drivers
v0000022d967d1eb0_0 .net *"_ivl_4", 31 0, L_0000022d967df130;  1 drivers
v0000022d967d08d0_0 .net "d0", 31 0, v0000022d967d12d0_0;  alias, 1 drivers
v0000022d967d19b0_0 .net "d1", 31 0, L_0000022d9683ab20;  alias, 1 drivers
v0000022d967d1550_0 .net "d2", 31 0, v0000022d967d1b90_0;  alias, 1 drivers
v0000022d967d1410_0 .net "s", 1 0, v0000022d967db4e0_0;  alias, 1 drivers
v0000022d967d0f10_0 .net "y", 31 0, L_0000022d967df1d0;  alias, 1 drivers
L_0000022d967dee10 .part v0000022d967db4e0_0, 1, 1;
L_0000022d967df090 .part v0000022d967db4e0_0, 0, 1;
L_0000022d967df130 .functor MUXZ 32, v0000022d967d12d0_0, L_0000022d9683ab20, L_0000022d967df090, C4<>;
L_0000022d967df1d0 .functor MUXZ 32, L_0000022d967df130, v0000022d967d1b90_0, L_0000022d967dee10, C4<>;
S_0000022d967cf680 .scope module, "ForwardBEMux" "mux3" 12 205, 13 1 0, S_0000022d967ceeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0000022d967432c0 .param/l "WIDTH" 0 13 8, +C4<00000000000000000000000000100000>;
v0000022d967d0c90_0 .net *"_ivl_1", 0 0, L_0000022d967df590;  1 drivers
v0000022d967d0a10_0 .net *"_ivl_3", 0 0, L_0000022d9683bb60;  1 drivers
v0000022d967d0fb0_0 .net *"_ivl_4", 31 0, L_0000022d9683b840;  1 drivers
v0000022d967d0970_0 .net "d0", 31 0, v0000022d967d27a0_0;  alias, 1 drivers
v0000022d967d15f0_0 .net "d1", 31 0, L_0000022d9683ab20;  alias, 1 drivers
v0000022d967d1690_0 .net "d2", 31 0, v0000022d967d1b90_0;  alias, 1 drivers
v0000022d967d0150_0 .net "s", 1 0, v0000022d967db120_0;  alias, 1 drivers
v0000022d967d1730_0 .net "y", 31 0, L_0000022d9683b0c0;  alias, 1 drivers
L_0000022d967df590 .part v0000022d967db120_0, 1, 1;
L_0000022d9683bb60 .part v0000022d967db120_0, 0, 1;
L_0000022d9683b840 .functor MUXZ 32, v0000022d967d27a0_0, L_0000022d9683ab20, L_0000022d9683bb60, C4<>;
L_0000022d9683b0c0 .functor MUXZ 32, L_0000022d9683b840, v0000022d967d1b90_0, L_0000022d967df590, C4<>;
S_0000022d967cf040 .scope module, "PcOrAluResult" "mux2" 12 101, 9 1 0, S_0000022d967ceeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000022d967428c0 .param/l "WIDTH" 0 9 7, +C4<00000000000000000000000000100000>;
v0000022d967d0790_0 .net "d0", 31 0, L_0000022d967df4f0;  alias, 1 drivers
v0000022d967d0470_0 .net "d1", 31 0, v0000022d967d3ce0_0;  alias, 1 drivers
v0000022d967d17d0_0 .net "s", 0 0, L_0000022d96761c90;  alias, 1 drivers
v0000022d967d1d70_0 .net "y", 31 0, L_0000022d967dfbd0;  alias, 1 drivers
L_0000022d967dfbd0 .functor MUXZ 32, L_0000022d967df4f0, v0000022d967d3ce0_0, L_0000022d96761c90, C4<>;
S_0000022d967cfe50 .scope module, "RA1ERet" "flopr" 12 283, 7 1 0, S_0000022d967ceeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0000022d96742600 .param/l "WIDTH" 0 7 7, +C4<00000000000000000000000000000100>;
v0000022d967d0290_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d967d05b0_0 .net "d", 3 0, L_0000022d967de9b0;  alias, 1 drivers
v0000022d967d01f0_0 .var "q", 3 0;
v0000022d967d0ab0_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
S_0000022d967ce550 .scope module, "RA2ERet" "flopr" 12 290, 7 1 0, S_0000022d967ceeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0000022d96742900 .param/l "WIDTH" 0 7 7, +C4<00000000000000000000000000000100>;
v0000022d967d0bf0_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d967d1870_0 .net "d", 3 0, L_0000022d967decd0;  alias, 1 drivers
v0000022d967d1910_0 .var "q", 3 0;
v0000022d967d1a50_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
S_0000022d967ce6e0 .scope module, "RegALUOutM" "flopr" 12 255, 7 1 0, S_0000022d967ceeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0000022d96742a00 .param/l "WIDTH" 0 7 7, +C4<00000000000000000000000000100000>;
v0000022d967d1af0_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d967d1230_0 .net "d", 31 0, v0000022d967d1b90_0;  alias, 1 drivers
v0000022d967d0510_0 .var "q", 31 0;
v0000022d967d1190_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
S_0000022d967ce0a0 .scope module, "RegAlu" "flopr" 12 227, 7 1 0, S_0000022d967ceeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0000022d967427c0 .param/l "WIDTH" 0 7 7, +C4<00000000000000000000000000100000>;
v0000022d967d0b50_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d967d00b0_0 .net "d", 31 0, v0000022d967d3ce0_0;  alias, 1 drivers
v0000022d967d1b90_0 .var "q", 31 0;
v0000022d967d0d30_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
S_0000022d967ce870 .scope module, "RegExtend" "floperFlush" 12 181, 6 1 0, S_0000022d967ceeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0000022d96742cc0 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000100000>;
v0000022d967d1370_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d967d03d0_0 .net "d", 31 0, v0000022d967d5930_0;  alias, 1 drivers
v0000022d967d1f50_0 .net "en", 0 0, L_0000022d967624e0;  alias, 1 drivers
v0000022d967d0dd0_0 .var "q", 31 0;
v0000022d967d0330_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
S_0000022d967ceb90 .scope module, "RegInsr" "flopenrDouble" 12 122, 14 1 0, S_0000022d967ceeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en0";
    .port_info 3 /INPUT 1 "en1";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_0000022d96742800 .param/l "WIDTH" 0 14 9, +C4<00000000000000000000000000100000>;
v0000022d967d06f0_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d967d0650_0 .net "d", 31 0, L_0000022d967619f0;  alias, 1 drivers
v0000022d967d0e70_0 .net "en0", 0 0, L_0000022d967625c0;  1 drivers
v0000022d967d1050_0 .net "en1", 0 0, L_0000022d96761980;  alias, 1 drivers
v0000022d967d1e10_0 .var "q", 31 0;
v0000022d967d0830_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
S_0000022d967cf1d0 .scope module, "RegRD1" "floperFlush" 12 157, 6 1 0, S_0000022d967ceeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0000022d96742980 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000100000>;
v0000022d967d1c30_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d967d14b0_0 .net "d", 31 0, L_0000022d967df3b0;  alias, 1 drivers
v0000022d967d10f0_0 .net "en", 0 0, L_0000022d967624e0;  alias, 1 drivers
v0000022d967d12d0_0 .var "q", 31 0;
v0000022d967d1cd0_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
S_0000022d967ced20 .scope module, "RegRD2" "floperFlush" 12 165, 6 1 0, S_0000022d967ceeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0000022d96742c00 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000100000>;
v0000022d967d3d80_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d967d3c40_0 .net "d", 31 0, L_0000022d967df310;  alias, 1 drivers
v0000022d967d3060_0 .net "en", 0 0, L_0000022d967624e0;  alias, 1 drivers
v0000022d967d27a0_0 .var "q", 31 0;
v0000022d967d36a0_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
S_0000022d967cf360 .scope module, "RegReadData" "flopr" 12 249, 7 1 0, S_0000022d967ceeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0000022d96742b40 .param/l "WIDTH" 0 7 7, +C4<00000000000000000000000000100000>;
v0000022d967d34c0_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d967d2ac0_0 .net "d", 31 0, L_0000022d966d9160;  alias, 1 drivers
v0000022d967d3920_0 .var "q", 31 0;
v0000022d967d3380_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
S_0000022d967cf4f0 .scope module, "RegWA3E" "floperFlush" 12 173, 6 1 0, S_0000022d967ceeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 4 "d";
    .port_info 4 /OUTPUT 4 "q";
P_0000022d96743540 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000100>;
v0000022d967d2f20_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d967d37e0_0 .net "d", 3 0, L_0000022d967ded70;  1 drivers
v0000022d967d2660_0 .net "en", 0 0, L_0000022d967624e0;  alias, 1 drivers
v0000022d967d3420_0 .var "q", 3 0;
v0000022d967d2840_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
S_0000022d967cfb30 .scope module, "RegWA3M" "flopr" 12 240, 7 1 0, S_0000022d967ceeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0000022d96742640 .param/l "WIDTH" 0 7 7, +C4<00000000000000000000000000000100>;
v0000022d967d3f60_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d967d20c0_0 .net "d", 3 0, v0000022d967d3420_0;  alias, 1 drivers
v0000022d967d2b60_0 .var "q", 3 0;
v0000022d967d28e0_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
S_0000022d967cf810 .scope module, "RegWA3W" "flopr" 12 262, 7 1 0, S_0000022d967ceeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0000022d96742b80 .param/l "WIDTH" 0 7 7, +C4<00000000000000000000000000000100>;
v0000022d967d3560_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d967d3600_0 .net "d", 3 0, v0000022d967d2b60_0;  alias, 1 drivers
v0000022d967d2c00_0 .var "q", 3 0;
v0000022d967d3740_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
S_0000022d967cf9a0 .scope module, "RegWriteDataM" "flopr" 12 234, 7 1 0, S_0000022d967ceeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0000022d96742bc0 .param/l "WIDTH" 0 7 7, +C4<00000000000000000000000000100000>;
v0000022d967d2ca0_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d967d2980_0 .net "d", 31 0, L_0000022d9683b0c0;  alias, 1 drivers
v0000022d967d2520_0 .var "q", 31 0;
v0000022d967d3880_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
S_0000022d967ce230 .scope module, "alu" "alu" 12 219, 15 1 0, S_0000022d967ceeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 2 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 4 "ALUFlags";
L_0000022d96761f30 .functor NOT 33, L_0000022d9683b8e0, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>;
L_0000022d96762010 .functor NOT 1, L_0000022d9683b5c0, C4<0>, C4<0>, C4<0>;
L_0000022d96762630 .functor AND 1, L_0000022d96762010, L_0000022d9683b660, C4<1>, C4<1>;
L_0000022d967626a0 .functor NOT 1, L_0000022d9683b160, C4<0>, C4<0>, C4<0>;
L_0000022d967620f0 .functor XOR 1, L_0000022d9683ba20, L_0000022d9683ae40, C4<0>, C4<0>;
L_0000022d967617c0 .functor XOR 1, L_0000022d967620f0, L_0000022d9683bac0, C4<0>, C4<0>;
L_0000022d96762080 .functor NOT 1, L_0000022d967617c0, C4<0>, C4<0>, C4<0>;
L_0000022d96762160 .functor AND 1, L_0000022d967626a0, L_0000022d96762080, C4<1>, C4<1>;
L_0000022d967622b0 .functor XOR 1, L_0000022d9683bde0, L_0000022d9683bf20, C4<0>, C4<0>;
L_0000022d96762390 .functor AND 1, L_0000022d96762160, L_0000022d967622b0, C4<1>, C4<1>;
v0000022d967d22a0_0 .net "ALUControl", 1 0, v0000022d9675a8d0_0;  alias, 1 drivers
v0000022d967d2700_0 .net "ALUFlags", 3 0, L_0000022d9683b2a0;  alias, 1 drivers
v0000022d967d3ce0_0 .var "ALUResult", 31 0;
v0000022d967d3e20_0 .net "SrcA", 31 0, L_0000022d967df1d0;  alias, 1 drivers
v0000022d967d39c0_0 .net "SrcB", 31 0, L_0000022d9683b980;  alias, 1 drivers
v0000022d967d3a60_0 .net *"_ivl_0", 32 0, L_0000022d9683b200;  1 drivers
v0000022d967d2200_0 .net *"_ivl_10", 32 0, L_0000022d96761f30;  1 drivers
L_0000022d967e0350 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000022d967d3b00_0 .net/2u *"_ivl_12", 32 0, L_0000022d967e0350;  1 drivers
v0000022d967d2340_0 .net *"_ivl_14", 32 0, L_0000022d9683be80;  1 drivers
v0000022d967d3ba0_0 .net *"_ivl_16", 32 0, L_0000022d9683bca0;  1 drivers
L_0000022d967e0398 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022d967d2fc0_0 .net *"_ivl_19", 0 0, L_0000022d967e0398;  1 drivers
v0000022d967d3ec0_0 .net *"_ivl_20", 32 0, L_0000022d9683b020;  1 drivers
L_0000022d967e03e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022d967d2160_0 .net/2u *"_ivl_26", 31 0, L_0000022d967e03e0;  1 drivers
L_0000022d967e02c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022d967d23e0_0 .net *"_ivl_3", 0 0, L_0000022d967e02c0;  1 drivers
v0000022d967d2480_0 .net *"_ivl_31", 0 0, L_0000022d9683b5c0;  1 drivers
v0000022d967d2a20_0 .net *"_ivl_32", 0 0, L_0000022d96762010;  1 drivers
v0000022d967d25c0_0 .net *"_ivl_35", 0 0, L_0000022d9683b660;  1 drivers
v0000022d967d2d40_0 .net *"_ivl_39", 0 0, L_0000022d9683b160;  1 drivers
v0000022d967d2de0_0 .net *"_ivl_40", 0 0, L_0000022d967626a0;  1 drivers
v0000022d967d2e80_0 .net *"_ivl_43", 0 0, L_0000022d9683ba20;  1 drivers
v0000022d967d3100_0 .net *"_ivl_45", 0 0, L_0000022d9683ae40;  1 drivers
v0000022d967d31a0_0 .net *"_ivl_46", 0 0, L_0000022d967620f0;  1 drivers
v0000022d967d3240_0 .net *"_ivl_49", 0 0, L_0000022d9683bac0;  1 drivers
v0000022d967d32e0_0 .net *"_ivl_5", 0 0, L_0000022d9683aee0;  1 drivers
v0000022d967d5110_0 .net *"_ivl_50", 0 0, L_0000022d967617c0;  1 drivers
v0000022d967d5a70_0 .net *"_ivl_52", 0 0, L_0000022d96762080;  1 drivers
v0000022d967d5d90_0 .net *"_ivl_54", 0 0, L_0000022d96762160;  1 drivers
v0000022d967d4710_0 .net *"_ivl_57", 0 0, L_0000022d9683bde0;  1 drivers
v0000022d967d4a30_0 .net *"_ivl_59", 0 0, L_0000022d9683bf20;  1 drivers
v0000022d967d56b0_0 .net *"_ivl_6", 32 0, L_0000022d9683b8e0;  1 drivers
v0000022d967d52f0_0 .net *"_ivl_60", 0 0, L_0000022d967622b0;  1 drivers
L_0000022d967e0308 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022d967d4cb0_0 .net *"_ivl_9", 0 0, L_0000022d967e0308;  1 drivers
v0000022d967d4ad0_0 .net "carry", 0 0, L_0000022d96762630;  1 drivers
v0000022d967d5e30_0 .net "neg", 0 0, L_0000022d9683bd40;  1 drivers
v0000022d967d4210_0 .net "overflow", 0 0, L_0000022d96762390;  1 drivers
v0000022d967d42b0_0 .net "sum", 32 0, L_0000022d9683bc00;  1 drivers
v0000022d967d4170_0 .net "zero", 0 0, L_0000022d9683b7a0;  1 drivers
E_0000022d96742d80 .event anyedge, v0000022d9675a8d0_0, v0000022d967d42b0_0, v0000022d967d0f10_0, v0000022d967d39c0_0;
L_0000022d9683b200 .concat [ 32 1 0 0], L_0000022d967df1d0, L_0000022d967e02c0;
L_0000022d9683aee0 .part v0000022d9675a8d0_0, 0, 1;
L_0000022d9683b8e0 .concat [ 32 1 0 0], L_0000022d9683b980, L_0000022d967e0308;
L_0000022d9683be80 .arith/sum 33, L_0000022d96761f30, L_0000022d967e0350;
L_0000022d9683bca0 .concat [ 32 1 0 0], L_0000022d9683b980, L_0000022d967e0398;
L_0000022d9683b020 .functor MUXZ 33, L_0000022d9683bca0, L_0000022d9683be80, L_0000022d9683aee0, C4<>;
L_0000022d9683bc00 .arith/sum 33, L_0000022d9683b200, L_0000022d9683b020;
L_0000022d9683bd40 .part v0000022d967d3ce0_0, 31, 1;
L_0000022d9683b7a0 .cmp/eq 32, v0000022d967d3ce0_0, L_0000022d967e03e0;
L_0000022d9683b5c0 .part v0000022d9675a8d0_0, 1, 1;
L_0000022d9683b660 .part L_0000022d9683bc00, 32, 1;
L_0000022d9683b160 .part v0000022d9675a8d0_0, 1, 1;
L_0000022d9683ba20 .part L_0000022d967df1d0, 31, 1;
L_0000022d9683ae40 .part L_0000022d9683b980, 31, 1;
L_0000022d9683bac0 .part v0000022d9675a8d0_0, 0, 1;
L_0000022d9683bde0 .part L_0000022d967df1d0, 31, 1;
L_0000022d9683bf20 .part L_0000022d9683bc00, 31, 1;
L_0000022d9683b2a0 .concat [ 1 1 1 1], L_0000022d96762390, L_0000022d96762630, L_0000022d9683b7a0, L_0000022d9683bd40;
S_0000022d967ce3c0 .scope module, "ext" "extend" 12 189, 16 1 0, S_0000022d967ceeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v0000022d967d5930_0 .var "ExtImm", 31 0;
v0000022d967d4c10_0 .net "ImmSrc", 1 0, L_0000022d967dc9d0;  alias, 1 drivers
v0000022d967d4f30_0 .net "Instr", 23 0, L_0000022d967df450;  1 drivers
E_0000022d967440c0 .event anyedge, v0000022d967caee0_0, v0000022d967d4f30_0;
S_0000022d967cea00 .scope module, "pcadd" "adder" 12 116, 17 1 0, S_0000022d967ceeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0000022d96743780 .param/l "WIDTH" 0 17 6, +C4<00000000000000000000000000100000>;
v0000022d967d5390_0 .net "a", 31 0, v0000022d967d4350_0;  alias, 1 drivers
L_0000022d967e0110 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000022d967d4d50_0 .net "b", 31 0, L_0000022d967e0110;  1 drivers
v0000022d967d4850_0 .net "y", 31 0, L_0000022d967dec30;  alias, 1 drivers
L_0000022d967dec30 .arith/sum 32, v0000022d967d4350_0, L_0000022d967e0110;
S_0000022d967d6bd0 .scope module, "pcmux" "mux2" 12 92, 9 1 0, S_0000022d967ceeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000022d96743600 .param/l "WIDTH" 0 9 7, +C4<00000000000000000000000000100000>;
v0000022d967d4990_0 .net "d0", 31 0, L_0000022d967dec30;  alias, 1 drivers
v0000022d967d5250_0 .net "d1", 31 0, L_0000022d9683ab20;  alias, 1 drivers
v0000022d967d5ed0_0 .net "s", 0 0, v0000022d966ddcb0_0;  alias, 1 drivers
v0000022d967d4670_0 .net "y", 31 0, L_0000022d967df4f0;  alias, 1 drivers
L_0000022d967df4f0 .functor MUXZ 32, L_0000022d967dec30, L_0000022d9683ab20, v0000022d966ddcb0_0, C4<>;
S_0000022d967d7080 .scope module, "pcreg" "flopenr" 12 108, 18 1 0, S_0000022d967ceeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0000022d96743bc0 .param/l "WIDTH" 0 18 8, +C4<00000000000000000000000000100000>;
v0000022d967d5bb0_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d967d59d0_0 .net "d", 31 0, L_0000022d967dfbd0;  alias, 1 drivers
v0000022d967d5430_0 .net "en", 0 0, L_0000022d96761e50;  1 drivers
v0000022d967d4350_0 .var "q", 31 0;
v0000022d967d5f70_0 .net "reset", 0 0, v0000022d967dcf70_0;  alias, 1 drivers
S_0000022d967d73a0 .scope module, "ra1mux" "mux2" 12 133, 9 1 0, S_0000022d967ceeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0000022d96743fc0 .param/l "WIDTH" 0 9 7, +C4<00000000000000000000000000000100>;
v0000022d967d47b0_0 .net "d0", 3 0, L_0000022d967deb90;  1 drivers
L_0000022d967e0158 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000022d967d40d0_0 .net "d1", 3 0, L_0000022d967e0158;  1 drivers
v0000022d967d4fd0_0 .net "s", 0 0, L_0000022d967df270;  1 drivers
v0000022d967d4df0_0 .net "y", 3 0, L_0000022d967de9b0;  alias, 1 drivers
L_0000022d967de9b0 .functor MUXZ 4, L_0000022d967deb90, L_0000022d967e0158, L_0000022d967df270, C4<>;
S_0000022d967d7530 .scope module, "ra2mux" "mux2" 12 139, 9 1 0, S_0000022d967ceeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0000022d96744040 .param/l "WIDTH" 0 9 7, +C4<00000000000000000000000000000100>;
v0000022d967d5b10_0 .net "d0", 3 0, L_0000022d967df6d0;  1 drivers
v0000022d967d5890_0 .net "d1", 3 0, L_0000022d967dfc70;  1 drivers
v0000022d967d5c50_0 .net "s", 0 0, L_0000022d967deaf0;  1 drivers
v0000022d967d4b70_0 .net "y", 3 0, L_0000022d967decd0;  alias, 1 drivers
L_0000022d967decd0 .functor MUXZ 4, L_0000022d967df6d0, L_0000022d967dfc70, L_0000022d967deaf0, C4<>;
S_0000022d967d6270 .scope module, "resmux" "mux2" 12 271, 9 1 0, S_0000022d967ceeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000022d967441c0 .param/l "WIDTH" 0 9 7, +C4<00000000000000000000000000100000>;
v0000022d967d54d0_0 .net "d0", 31 0, v0000022d967d0510_0;  alias, 1 drivers
v0000022d967d4e90_0 .net "d1", 31 0, v0000022d967d3920_0;  alias, 1 drivers
v0000022d967d43f0_0 .net "s", 0 0, v0000022d966de6b0_0;  alias, 1 drivers
v0000022d967d5070_0 .net "y", 31 0, L_0000022d9683ab20;  alias, 1 drivers
L_0000022d9683ab20 .functor MUXZ 32, v0000022d967d0510_0, v0000022d967d3920_0, v0000022d966de6b0_0, C4<>;
S_0000022d967d6400 .scope module, "rf" "regfile" 12 145, 19 1 0, S_0000022d967ceeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_0000022d967e01a0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000022d967d4530_0 .net/2u *"_ivl_0", 3 0, L_0000022d967e01a0;  1 drivers
L_0000022d967e0230 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000022d967d5610_0 .net/2u *"_ivl_12", 3 0, L_0000022d967e0230;  1 drivers
v0000022d967d48f0_0 .net *"_ivl_14", 0 0, L_0000022d967dff90;  1 drivers
v0000022d967d45d0_0 .net *"_ivl_16", 31 0, L_0000022d967dea50;  1 drivers
v0000022d967d51b0_0 .net *"_ivl_18", 5 0, L_0000022d967deff0;  1 drivers
v0000022d967d5570_0 .net *"_ivl_2", 0 0, L_0000022d967dfdb0;  1 drivers
L_0000022d967e0278 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022d967d5750_0 .net *"_ivl_21", 1 0, L_0000022d967e0278;  1 drivers
v0000022d967d57f0_0 .net *"_ivl_4", 31 0, L_0000022d967dfe50;  1 drivers
v0000022d967d5cf0_0 .net *"_ivl_6", 5 0, L_0000022d967dfef0;  1 drivers
L_0000022d967e01e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022d967d84c0_0 .net *"_ivl_9", 1 0, L_0000022d967e01e8;  1 drivers
v0000022d967da720_0 .net "clk", 0 0, L_0000022d96761de0;  alias, 1 drivers
v0000022d967d9a00_0 .net "r15", 31 0, L_0000022d967dec30;  alias, 1 drivers
v0000022d967da680_0 .net "ra1", 3 0, L_0000022d967de9b0;  alias, 1 drivers
v0000022d967d9be0_0 .net "ra2", 3 0, L_0000022d967decd0;  alias, 1 drivers
v0000022d967da040_0 .net "rd1", 31 0, L_0000022d967df3b0;  alias, 1 drivers
v0000022d967d9c80_0 .net "rd2", 31 0, L_0000022d967df310;  alias, 1 drivers
v0000022d967d8100 .array "rf", 0 14, 31 0;
v0000022d967d9d20_0 .net "wa3", 3 0, v0000022d967d2c00_0;  alias, 1 drivers
v0000022d967d8ce0_0 .net "wd3", 31 0, L_0000022d9683ab20;  alias, 1 drivers
v0000022d967da0e0_0 .net "we3", 0 0, v0000022d967cbf20_0;  alias, 1 drivers
E_0000022d96743740 .event posedge, v0000022d967da720_0;
L_0000022d967dfdb0 .cmp/eq 4, L_0000022d967de9b0, L_0000022d967e01a0;
L_0000022d967dfe50 .array/port v0000022d967d8100, L_0000022d967dfef0;
L_0000022d967dfef0 .concat [ 4 2 0 0], L_0000022d967de9b0, L_0000022d967e01e8;
L_0000022d967df3b0 .functor MUXZ 32, L_0000022d967dfe50, L_0000022d967dec30, L_0000022d967dfdb0, C4<>;
L_0000022d967dff90 .cmp/eq 4, L_0000022d967decd0, L_0000022d967e0230;
L_0000022d967dea50 .array/port v0000022d967d8100, L_0000022d967deff0;
L_0000022d967deff0 .concat [ 4 2 0 0], L_0000022d967decd0, L_0000022d967e0278;
L_0000022d967df310 .functor MUXZ 32, L_0000022d967dea50, L_0000022d967dec30, L_0000022d967dff90, C4<>;
S_0000022d967d6720 .scope module, "srcbmux" "mux2" 12 213, 9 1 0, S_0000022d967ceeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000022d96744300 .param/l "WIDTH" 0 9 7, +C4<00000000000000000000000000100000>;
v0000022d967d8880_0 .net "d0", 31 0, L_0000022d9683b0c0;  alias, 1 drivers
v0000022d967d8f60_0 .net "d1", 31 0, v0000022d967d0dd0_0;  alias, 1 drivers
v0000022d967d90a0_0 .net "s", 0 0, v0000022d9675c130_0;  alias, 1 drivers
v0000022d967d8e20_0 .net "y", 31 0, L_0000022d9683b980;  alias, 1 drivers
L_0000022d9683b980 .functor MUXZ 32, L_0000022d9683b0c0, v0000022d967d0dd0_0, v0000022d9675c130_0, C4<>;
S_0000022d967d7850 .scope module, "hU" "hazardUnit" 4 94, 20 1 0, S_0000022d9668ef90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Match_1E_M";
    .port_info 1 /INPUT 1 "Match_1E_W";
    .port_info 2 /INPUT 1 "Match_2E_M";
    .port_info 3 /INPUT 1 "Match_2E_W";
    .port_info 4 /INPUT 1 "Match_12D_E";
    .port_info 5 /INPUT 1 "RegWriteM";
    .port_info 6 /INPUT 1 "RegWriteW";
    .port_info 7 /INPUT 1 "MemtoRegE";
    .port_info 8 /INPUT 1 "PCWrPendingF";
    .port_info 9 /INPUT 1 "BranchTakenE";
    .port_info 10 /INPUT 1 "PCSrcW";
    .port_info 11 /OUTPUT 2 "ForwardAE";
    .port_info 12 /OUTPUT 2 "ForwardBE";
    .port_info 13 /OUTPUT 1 "StallF";
    .port_info 14 /OUTPUT 1 "StallD";
    .port_info 15 /OUTPUT 1 "FlushE";
    .port_info 16 /OUTPUT 1 "FlushD";
L_0000022d96762400 .functor AND 1, L_0000022d9683abc0, v0000022d966daf70_0, C4<1>, C4<1>;
L_0000022d96762470 .functor OR 1, L_0000022d96762400, L_0000022d967df630, C4<0>, C4<0>;
L_0000022d96761830 .functor BUFZ 1, L_0000022d96762400, C4<0>, C4<0>, C4<0>;
L_0000022d967624e0 .functor OR 1, L_0000022d96762400, L_0000022d96761c90, C4<0>, C4<0>;
L_0000022d96762550 .functor OR 1, L_0000022d967df630, v0000022d966ddcb0_0, C4<0>, C4<0>;
L_0000022d96761980 .functor OR 1, L_0000022d96762550, L_0000022d96761c90, C4<0>, C4<0>;
v0000022d967daae0_0 .net "BranchTakenE", 0 0, L_0000022d96761c90;  alias, 1 drivers
v0000022d967dab80_0 .net "FlushD", 0 0, L_0000022d96761980;  alias, 1 drivers
v0000022d967dbbc0_0 .net "FlushE", 0 0, L_0000022d967624e0;  alias, 1 drivers
v0000022d967db4e0_0 .var "ForwardAE", 1 0;
v0000022d967db120_0 .var "ForwardBE", 1 0;
v0000022d967db620_0 .net "LDRstall", 0 0, L_0000022d96762400;  1 drivers
v0000022d967dae00_0 .net "Match_12D_E", 0 0, L_0000022d9683abc0;  alias, 1 drivers
v0000022d967db1c0_0 .net "Match_1E_M", 0 0, L_0000022d9683b340;  alias, 1 drivers
v0000022d967daa40_0 .net "Match_1E_W", 0 0, L_0000022d9683aa80;  alias, 1 drivers
v0000022d967db300_0 .net "Match_2E_M", 0 0, L_0000022d9683bfc0;  alias, 1 drivers
v0000022d967dac20_0 .net "Match_2E_W", 0 0, L_0000022d9683a9e0;  alias, 1 drivers
v0000022d967dacc0_0 .net "MemtoRegE", 0 0, v0000022d966daf70_0;  alias, 1 drivers
v0000022d967dbd00_0 .net "PCSrcW", 0 0, v0000022d966ddcb0_0;  alias, 1 drivers
v0000022d967db260_0 .net "PCWrPendingF", 0 0, L_0000022d967df630;  alias, 1 drivers
v0000022d967dbda0_0 .net "RegWriteM", 0 0, v0000022d9674caa0_0;  alias, 1 drivers
v0000022d967db3a0_0 .net "RegWriteW", 0 0, v0000022d967cbf20_0;  alias, 1 drivers
v0000022d967db8a0_0 .net "StallD", 0 0, L_0000022d96761830;  alias, 1 drivers
v0000022d967db440_0 .net "StallF", 0 0, L_0000022d96762470;  alias, 1 drivers
v0000022d967dad60_0 .net *"_ivl_9", 0 0, L_0000022d96762550;  1 drivers
E_0000022d96744240 .event anyedge, v0000022d967d9000_0, v0000022d9674caa0_0, v0000022d967d9fa0_0, v0000022d967cbf20_0;
E_0000022d96743a80 .event anyedge, v0000022d967d8380_0, v0000022d9674caa0_0, v0000022d967d86a0_0, v0000022d967cbf20_0;
S_0000022d967d6590 .scope module, "dmem" "dmem" 3 30, 21 1 0, S_0000022d9668ee00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0000022d966d9160 .functor BUFZ 32, L_0000022d9683ad00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022d967de410 .array "RAM", 0 63, 31 0;
v0000022d967dc1b0_0 .net *"_ivl_0", 31 0, L_0000022d9683ad00;  1 drivers
v0000022d967de230_0 .net *"_ivl_3", 29 0, L_0000022d9683b700;  1 drivers
v0000022d967de2d0_0 .net "a", 31 0, v0000022d967d1b90_0;  alias, 1 drivers
v0000022d967dd1f0_0 .net "clk", 0 0, v0000022d967dc7f0_0;  alias, 1 drivers
v0000022d967de370_0 .net "rd", 31 0, L_0000022d966d9160;  alias, 1 drivers
v0000022d967dd970_0 .net "wd", 31 0, v0000022d967d2520_0;  alias, 1 drivers
v0000022d967de550_0 .net "we", 0 0, v0000022d966db510_0;  alias, 1 drivers
E_0000022d96743680 .event posedge, v0000022d9675a830_0;
L_0000022d9683ad00 .array/port v0000022d967de410, L_0000022d9683b700;
L_0000022d9683b700 .part v0000022d967d1b90_0, 2, 30;
S_0000022d967d76c0 .scope module, "imem" "imem" 3 26, 22 1 0, S_0000022d9668ee00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0000022d967619f0 .functor BUFZ 32, L_0000022d9683ac60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022d967de730 .array "RAM", 0 63, 31 0;
v0000022d967dda10_0 .net *"_ivl_0", 31 0, L_0000022d9683ac60;  1 drivers
v0000022d967de7d0_0 .net *"_ivl_3", 29 0, L_0000022d9683b3e0;  1 drivers
v0000022d967dc570_0 .net "a", 31 0, v0000022d967d4350_0;  alias, 1 drivers
v0000022d967de870_0 .net "rd", 31 0, L_0000022d967619f0;  alias, 1 drivers
L_0000022d9683ac60 .array/port v0000022d967de730, L_0000022d9683b3e0;
L_0000022d9683b3e0 .part v0000022d967d4350_0, 2, 30;
    .scope S_0000022d967c9520;
T_0 ;
    %wait E_0000022d96742780;
    %load/vec4 v0000022d967cb020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v0000022d967cc630_0, 0, 10;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0000022d967ca580_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 41, 0, 10;
    %store/vec4 v0000022d967cc630_0, 0, 10;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 9, 0, 10;
    %store/vec4 v0000022d967cc630_0, 0, 10;
T_0.6 ;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0000022d967ca580_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 120, 0, 10;
    %store/vec4 v0000022d967cc630_0, 0, 10;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 628, 0, 10;
    %store/vec4 v0000022d967cc630_0, 0, 10;
T_0.8 ;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 418, 0, 10;
    %store/vec4 v0000022d967cc630_0, 0, 10;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000022d967c9520;
T_1 ;
    %wait E_0000022d96742fc0;
    %load/vec4 v0000022d967ca8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000022d967ca580_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000022d967cae40_0, 0, 2;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000022d967cae40_0, 0, 2;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000022d967cae40_0, 0, 2;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000022d967cae40_0, 0, 2;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000022d967cae40_0, 0, 2;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %load/vec4 v0000022d967ca580_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000022d967cabc0_0, 4, 1;
    %load/vec4 v0000022d967ca580_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000022d967cae40_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000022d967cae40_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000022d967cabc0_0, 4, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000022d967cae40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000022d967cabc0_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000022d966799d0;
T_2 ;
    %wait E_0000022d96742940;
    %load/vec4 v0000022d966dcd10_0;
    %load/vec4 v0000022d966dd210_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022d966de430_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000022d966de570_0;
    %assign/vec4 v0000022d966de430_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000022d967c96b0;
T_3 ;
    %wait E_0000022d96742940;
    %load/vec4 v0000022d9674d360_0;
    %load/vec4 v0000022d9674c6e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022d9674d2c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000022d9674c460_0;
    %assign/vec4 v0000022d9674d2c0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000022d9667d300;
T_4 ;
    %wait E_0000022d96742940;
    %load/vec4 v0000022d966dac50_0;
    %load/vec4 v0000022d966dbab0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022d966daf70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000022d966dba10_0;
    %assign/vec4 v0000022d966daf70_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000022d9667f810;
T_5 ;
    %wait E_0000022d96742940;
    %load/vec4 v0000022d966daed0_0;
    %load/vec4 v0000022d966db3d0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022d966db150_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000022d966db0b0_0;
    %assign/vec4 v0000022d966db150_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000022d96683730;
T_6 ;
    %wait E_0000022d96742940;
    %load/vec4 v0000022d9675c450_0;
    %load/vec4 v0000022d9675ac90_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000022d9675a8d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000022d9675beb0_0;
    %assign/vec4 v0000022d9675a8d0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000022d96680d20;
T_7 ;
    %wait E_0000022d96742940;
    %load/vec4 v0000022d9675b2d0_0;
    %load/vec4 v0000022d9675ad30_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022d9675ae70_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000022d9675abf0_0;
    %assign/vec4 v0000022d9675ae70_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000022d96680b90;
T_8 ;
    %wait E_0000022d96742940;
    %load/vec4 v0000022d9675a5b0_0;
    %load/vec4 v0000022d9675b190_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022d9675c130_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000022d9675b370_0;
    %assign/vec4 v0000022d9675c130_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000022d96683230;
T_9 ;
    %wait E_0000022d96742940;
    %load/vec4 v0000022d9675b0f0_0;
    %load/vec4 v0000022d9675bb90_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000022d9675bc30_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000022d9675b050_0;
    %assign/vec4 v0000022d9675bc30_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000022d966830a0;
T_10 ;
    %wait E_0000022d96742940;
    %load/vec4 v0000022d9675b690_0;
    %load/vec4 v0000022d9675b230_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022d9675af10_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000022d9675b730_0;
    %assign/vec4 v0000022d9675af10_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000022d9667f680;
T_11 ;
    %wait E_0000022d96742940;
    %load/vec4 v0000022d9675baf0_0;
    %load/vec4 v0000022d9675b9b0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022d9675ba50_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000022d9675b7d0_0;
    %assign/vec4 v0000022d9675ba50_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000022d967c9390;
T_12 ;
    %wait E_0000022d96742f80;
    %load/vec4 v0000022d967ca760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000022d967cb340_0, 0, 1;
    %jmp T_12.16;
T_12.0 ;
    %load/vec4 v0000022d967cab20_0;
    %store/vec4 v0000022d967cb340_0, 0, 1;
    %jmp T_12.16;
T_12.1 ;
    %load/vec4 v0000022d967cab20_0;
    %inv;
    %store/vec4 v0000022d967cb340_0, 0, 1;
    %jmp T_12.16;
T_12.2 ;
    %load/vec4 v0000022d967cb200_0;
    %store/vec4 v0000022d967cb340_0, 0, 1;
    %jmp T_12.16;
T_12.3 ;
    %load/vec4 v0000022d967cb200_0;
    %inv;
    %store/vec4 v0000022d967cb340_0, 0, 1;
    %jmp T_12.16;
T_12.4 ;
    %load/vec4 v0000022d967cb7a0_0;
    %store/vec4 v0000022d967cb340_0, 0, 1;
    %jmp T_12.16;
T_12.5 ;
    %load/vec4 v0000022d967cb7a0_0;
    %inv;
    %store/vec4 v0000022d967cb340_0, 0, 1;
    %jmp T_12.16;
T_12.6 ;
    %load/vec4 v0000022d967ca9e0_0;
    %store/vec4 v0000022d967cb340_0, 0, 1;
    %jmp T_12.16;
T_12.7 ;
    %load/vec4 v0000022d967ca9e0_0;
    %inv;
    %store/vec4 v0000022d967cb340_0, 0, 1;
    %jmp T_12.16;
T_12.8 ;
    %load/vec4 v0000022d967cb200_0;
    %load/vec4 v0000022d967cab20_0;
    %inv;
    %and;
    %store/vec4 v0000022d967cb340_0, 0, 1;
    %jmp T_12.16;
T_12.9 ;
    %load/vec4 v0000022d967cb200_0;
    %load/vec4 v0000022d967cab20_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0000022d967cb340_0, 0, 1;
    %jmp T_12.16;
T_12.10 ;
    %load/vec4 v0000022d967cb700_0;
    %store/vec4 v0000022d967cb340_0, 0, 1;
    %jmp T_12.16;
T_12.11 ;
    %load/vec4 v0000022d967cb700_0;
    %inv;
    %store/vec4 v0000022d967cb340_0, 0, 1;
    %jmp T_12.16;
T_12.12 ;
    %load/vec4 v0000022d967cab20_0;
    %inv;
    %load/vec4 v0000022d967cb700_0;
    %and;
    %store/vec4 v0000022d967cb340_0, 0, 1;
    %jmp T_12.16;
T_12.13 ;
    %load/vec4 v0000022d967cab20_0;
    %inv;
    %load/vec4 v0000022d967cb700_0;
    %and;
    %inv;
    %store/vec4 v0000022d967cb340_0, 0, 1;
    %jmp T_12.16;
T_12.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022d967cb340_0, 0, 1;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000022d9666f8e0;
T_13 ;
    %wait E_0000022d96742940;
    %load/vec4 v0000022d966dd530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022d966de930_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000022d966dd350_0;
    %assign/vec4 v0000022d966de930_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000022d967c9840;
T_14 ;
    %wait E_0000022d96742940;
    %load/vec4 v0000022d9674c3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022d9674caa0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000022d9674c320_0;
    %assign/vec4 v0000022d9674caa0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000022d9667d170;
T_15 ;
    %wait E_0000022d96742940;
    %load/vec4 v0000022d966db8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022d966db510_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000022d966db290_0;
    %assign/vec4 v0000022d966db510_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000022d96679840;
T_16 ;
    %wait E_0000022d96742940;
    %load/vec4 v0000022d966db010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022d966dae30_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000022d966dad90_0;
    %assign/vec4 v0000022d966dae30_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000022d967c9070;
T_17 ;
    %wait E_0000022d96742940;
    %load/vec4 v0000022d966ddd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022d966ddcb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000022d966ddc10_0;
    %assign/vec4 v0000022d966ddcb0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000022d967c9e80;
T_18 ;
    %wait E_0000022d96742940;
    %load/vec4 v0000022d967cbde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022d967cbf20_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000022d967cbd40_0;
    %assign/vec4 v0000022d967cbf20_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000022d967c9cf0;
T_19 ;
    %wait E_0000022d96742940;
    %load/vec4 v0000022d966dd5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022d966de6b0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000022d966ddb70_0;
    %assign/vec4 v0000022d966de6b0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000022d967d7080;
T_20 ;
    %wait E_0000022d96742940;
    %load/vec4 v0000022d967d5f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022d967d4350_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000022d967d5430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000022d967d59d0_0;
    %assign/vec4 v0000022d967d4350_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000022d967ceb90;
T_21 ;
    %wait E_0000022d96742940;
    %load/vec4 v0000022d967d0830_0;
    %flag_set/vec4 8;
    %jmp/1 T_21.2, 8;
    %load/vec4 v0000022d967d1050_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_21.2;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022d967d1e10_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000022d967d0e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.3, 8;
    %load/vec4 v0000022d967d0650_0;
    %assign/vec4 v0000022d967d1e10_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000022d967d6400;
T_22 ;
    %wait E_0000022d96743740;
    %load/vec4 v0000022d967da0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0000022d967d8ce0_0;
    %load/vec4 v0000022d967d9d20_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d967d8100, 0, 4;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000022d967cf1d0;
T_23 ;
    %wait E_0000022d96742940;
    %load/vec4 v0000022d967d1cd0_0;
    %load/vec4 v0000022d967d10f0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022d967d12d0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000022d967d14b0_0;
    %assign/vec4 v0000022d967d12d0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000022d967ced20;
T_24 ;
    %wait E_0000022d96742940;
    %load/vec4 v0000022d967d36a0_0;
    %load/vec4 v0000022d967d3060_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022d967d27a0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000022d967d3c40_0;
    %assign/vec4 v0000022d967d27a0_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000022d967cf4f0;
T_25 ;
    %wait E_0000022d96742940;
    %load/vec4 v0000022d967d2840_0;
    %load/vec4 v0000022d967d2660_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022d967d3420_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000022d967d37e0_0;
    %assign/vec4 v0000022d967d3420_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000022d967ce870;
T_26 ;
    %wait E_0000022d96742940;
    %load/vec4 v0000022d967d0330_0;
    %load/vec4 v0000022d967d1f50_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022d967d0dd0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000022d967d03d0_0;
    %assign/vec4 v0000022d967d0dd0_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000022d967ce3c0;
T_27 ;
    %wait E_0000022d967440c0;
    %load/vec4 v0000022d967d4c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000022d967d5930_0, 0, 32;
    %jmp T_27.4;
T_27.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000022d967d4f30_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000022d967d5930_0, 0, 32;
    %jmp T_27.4;
T_27.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000022d967d4f30_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000022d967d5930_0, 0, 32;
    %jmp T_27.4;
T_27.2 ;
    %load/vec4 v0000022d967d4f30_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0000022d967d4f30_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000022d967d5930_0, 0, 32;
    %jmp T_27.4;
T_27.4 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0000022d967ce230;
T_28 ;
    %wait E_0000022d96742d80;
    %load/vec4 v0000022d967d22a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %jmp T_28.4;
T_28.0 ;
    %load/vec4 v0000022d967d42b0_0;
    %pad/u 32;
    %store/vec4 v0000022d967d3ce0_0, 0, 32;
    %jmp T_28.4;
T_28.1 ;
    %load/vec4 v0000022d967d42b0_0;
    %pad/u 32;
    %store/vec4 v0000022d967d3ce0_0, 0, 32;
    %jmp T_28.4;
T_28.2 ;
    %load/vec4 v0000022d967d3e20_0;
    %load/vec4 v0000022d967d39c0_0;
    %and;
    %store/vec4 v0000022d967d3ce0_0, 0, 32;
    %jmp T_28.4;
T_28.3 ;
    %load/vec4 v0000022d967d3e20_0;
    %load/vec4 v0000022d967d39c0_0;
    %or;
    %store/vec4 v0000022d967d3ce0_0, 0, 32;
    %jmp T_28.4;
T_28.4 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000022d967ce0a0;
T_29 ;
    %wait E_0000022d96742940;
    %load/vec4 v0000022d967d0d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022d967d1b90_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000022d967d00b0_0;
    %assign/vec4 v0000022d967d1b90_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000022d967cf9a0;
T_30 ;
    %wait E_0000022d96742940;
    %load/vec4 v0000022d967d3880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022d967d2520_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000022d967d2980_0;
    %assign/vec4 v0000022d967d2520_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000022d967cfb30;
T_31 ;
    %wait E_0000022d96742940;
    %load/vec4 v0000022d967d28e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022d967d2b60_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000022d967d20c0_0;
    %assign/vec4 v0000022d967d2b60_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000022d967cf360;
T_32 ;
    %wait E_0000022d96742940;
    %load/vec4 v0000022d967d3380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022d967d3920_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000022d967d2ac0_0;
    %assign/vec4 v0000022d967d3920_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000022d967ce6e0;
T_33 ;
    %wait E_0000022d96742940;
    %load/vec4 v0000022d967d1190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022d967d0510_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000022d967d1230_0;
    %assign/vec4 v0000022d967d0510_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000022d967cf810;
T_34 ;
    %wait E_0000022d96742940;
    %load/vec4 v0000022d967d3740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022d967d2c00_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000022d967d3600_0;
    %assign/vec4 v0000022d967d2c00_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000022d967cfe50;
T_35 ;
    %wait E_0000022d96742940;
    %load/vec4 v0000022d967d0ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022d967d01f0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0000022d967d05b0_0;
    %assign/vec4 v0000022d967d01f0_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0000022d967ce550;
T_36 ;
    %wait E_0000022d96742940;
    %load/vec4 v0000022d967d1a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022d967d1910_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0000022d967d1870_0;
    %assign/vec4 v0000022d967d1910_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0000022d967d7850;
T_37 ;
    %wait E_0000022d96743a80;
    %load/vec4 v0000022d967db1c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_37.2, 9;
    %load/vec4 v0000022d967dbda0_0;
    %and;
T_37.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000022d967db4e0_0, 0, 2;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000022d967daa40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_37.5, 9;
    %load/vec4 v0000022d967db3a0_0;
    %and;
T_37.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.3, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000022d967db4e0_0, 0, 2;
    %jmp T_37.4;
T_37.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000022d967db4e0_0, 0, 2;
T_37.4 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000022d967d7850;
T_38 ;
    %wait E_0000022d96744240;
    %load/vec4 v0000022d967db300_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.2, 9;
    %load/vec4 v0000022d967dbda0_0;
    %and;
T_38.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000022d967db120_0, 0, 2;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0000022d967dac20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.5, 9;
    %load/vec4 v0000022d967db3a0_0;
    %and;
T_38.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.3, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000022d967db120_0, 0, 2;
    %jmp T_38.4;
T_38.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000022d967db120_0, 0, 2;
T_38.4 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0000022d967d76c0;
T_39 ;
    %vpi_call 22 8 "$readmemh", "memfile.dat", v0000022d967de730 {0 0 0};
    %end;
    .thread T_39;
    .scope S_0000022d967d6590;
T_40 ;
    %wait E_0000022d96743680;
    %load/vec4 v0000022d967de550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0000022d967dd970_0;
    %load/vec4 v0000022d967de2d0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d967de410, 0, 4;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0000022d966dee00;
T_41 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d967dcf70_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022d967dcf70_0, 0;
    %end;
    .thread T_41;
    .scope S_0000022d966dee00;
T_42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d967dc7f0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022d967dc7f0_0, 0;
    %delay 5, 0;
    %jmp T_42;
    .thread T_42;
    .scope S_0000022d966dee00;
T_43 ;
    %wait E_0000022d96742a80;
    %load/vec4 v0000022d967dc750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0000022d967dc4d0_0;
    %pushi/vec4 100, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0000022d967dc930_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %vpi_call 2 34 "$display", "Simulation succeeded123" {0 0 0};
    %vpi_call 2 35 "$finish" {0 0 0};
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v0000022d967dc4d0_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_43.4, 6;
    %vpi_call 2 38 "$display", "Simulation failed" {0 0 0};
    %vpi_call 2 39 "$finish" {0 0 0};
T_43.4 ;
T_43.3 ;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0000022d966dee00;
T_44 ;
    %vpi_call 2 42 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars" {0 0 0};
    %end;
    .thread T_44;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    ".\tb_final.v";
    ".\top.v";
    ".\arm.v";
    ".\controller.v";
    ".\floperFlush.v";
    ".\flopr.v";
    ".\condunit.v";
    ".\mux2.v";
    ".\condcheck.v";
    ".\decode.v";
    ".\datapath.v";
    ".\mux3.v";
    ".\flopenrDouble.v";
    ".\alu.v";
    ".\extend.v";
    ".\adder.v";
    ".\flopenr.v";
    ".\regfile.v";
    ".\hazardUnit.v";
    ".\dmem.v";
    ".\imem.v";
