#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Sep 10 11:14:31 2019
# Process ID: 10208
# Current directory: D:/test/multiCycleCPU-master/multipleCycleCPUBasy3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25316 D:\test\multiCycleCPU-master\multipleCycleCPUBasy3\multipleCycleCPUBasy3.xpr
# Log file: D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/vivado.log
# Journal file: D:/test/multiCycleCPU-master/multipleCycleCPUBasy3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property flow {Vivado Synthesis 2017} [get_runs synth_1]
create_run synth_2 -flow {Vivado Synthesis 2017} -strategy {Vivado Synthesis Defaults}
current_run [get_runs synth_2]
set_property part xc7a35tcsg324-1 [current_project]
set_property flow {Vivado Implementation 2015} [get_runs impl_2]
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_2]
update_ip_catalog
launch_runs synth_2 -jobs 4
wait_on_run synth_2
close_design
open_run synth_2 -name synth_2
place_ports {a_to_g[0]} D2
place_ports {a_to_g[1]} E2
place_ports {a_to_g[2]} F3
place_ports {a_to_g[3]} F4
place_ports {a_to_g[4]} D3
place_ports {a_to_g[5]} E3
place_ports {a_to_g[6]} D4
place_ports {an[0]} G2
place_ports {an[1]} C2
place_ports {an[2]} C1
place_ports {an[3]} H1
place_ports {Selector[1]} P5
place_ports {Selector[0]} P4
place_ports CLK T5
place_ports {a_to_g[0]} B2
startgroup
set_property package_pin "" [get_ports [list  {a_to_g[0]}]]
place_ports {a_to_g[1]} B2
endgroup
startgroup
set_property package_pin "" [get_ports [list  {a_to_g[1]}]]
place_ports {a_to_g[0]} B2
endgroup
place_ports {a_to_g[1]} B3
place_ports {a_to_g[2]} A1
place_ports {a_to_g[3]} B1
place_ports {a_to_g[4]} A3
place_ports {a_to_g[5]} A4
place_ports {a_to_g[6]} B4
place_ports dp D5
place_ports Key R15
place_ports Reset P15
set_property target_constrs_file D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/constrs_1/new/constraints.xdc [current_fileset -constrset]
save_constraints -force
set_property is_loc_fixed false [get_ports [list  {a_to_g[6]} {a_to_g[5]} {a_to_g[4]} {a_to_g[3]} {a_to_g[2]} {a_to_g[1]} {a_to_g[0]}]]
save_constraints
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
reset_run impl_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
refresh_design
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
close_design
open_run impl_2
place_ports {a_to_g[0]} B2
place_ports {a_to_g[1]} B3
place_ports {a_to_g[3]} A1
place_ports {a_to_g[4]} B1
place_ports {a_to_g[5]} A3
startgroup
set_property package_pin "" [get_ports [list  {a_to_g[3]}]]
place_ports {a_to_g[2]} A1
endgroup
startgroup
set_property package_pin "" [get_ports [list  {a_to_g[4]}]]
place_ports {a_to_g[3]} B1
endgroup
startgroup
set_property package_pin "" [get_ports [list  {a_to_g[5]}]]
place_ports {a_to_g[4]} A3
endgroup
startgroup
set_property package_pin "" [get_ports [list  {a_to_g[1]}]]
place_ports {a_to_g[5]} B3
endgroup
startgroup
set_property package_pin "" [get_ports [list  {a_to_g[5]}]]
place_ports {a_to_g[1]} B3
endgroup
place_ports {a_to_g[5]} A4
place_ports {a_to_g[6]} B4
save_constraints
reset_run impl_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/impl_2/Basy3CPU.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/impl_2/Basy3CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_run synth_2 -name synth_2
place_ports Key R1
save_constraints
reset_run impl_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/impl_2/Basy3CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/impl_2/Basy3CPU.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/impl_2/Basy3CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw
