

================================================================
== Vitis HLS Report for 'kvadd_tutorial_Pipeline_VITIS_LOOP_58_1'
================================================================
* Date:           Thu Apr 20 18:29:56 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.376 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4098|     4098|  40.980 us|  40.980 us|  4098|  4098|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_58_1  |     4096|     4096|         2|          1|          1|  4096|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       73|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       36|     -|
|Register             |        -|      -|       29|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       29|      109|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln58_fu_74_p2         |         +|   0|  0|  20|          13|           1|
    |m00_axi_output_buffer_d0  |         +|   0|  0|  39|          32|           1|
    |icmp_ln58_fu_68_p2        |      icmp|   0|  0|  12|          13|          14|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  73|          59|          18|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|   13|         26|
    |i_fu_30                  |   9|          2|   13|         26|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   28|         56|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_cast_reg_107           |  13|   0|   64|         51|
    |i_fu_30                  |  13|   0|   13|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  29|   0|   80|         51|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  kvadd_tutorial_Pipeline_VITIS_LOOP_58_1|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  kvadd_tutorial_Pipeline_VITIS_LOOP_58_1|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  kvadd_tutorial_Pipeline_VITIS_LOOP_58_1|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  kvadd_tutorial_Pipeline_VITIS_LOOP_58_1|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  kvadd_tutorial_Pipeline_VITIS_LOOP_58_1|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  kvadd_tutorial_Pipeline_VITIS_LOOP_58_1|  return value|
|m00_axi_input_buffer_address0   |  out|   13|   ap_memory|                     m00_axi_input_buffer|         array|
|m00_axi_input_buffer_ce0        |  out|    1|   ap_memory|                     m00_axi_input_buffer|         array|
|m00_axi_input_buffer_q0         |   in|   32|   ap_memory|                     m00_axi_input_buffer|         array|
|m00_axi_output_buffer_address0  |  out|   13|   ap_memory|                    m00_axi_output_buffer|         array|
|m00_axi_output_buffer_ce0       |  out|    1|   ap_memory|                    m00_axi_output_buffer|         array|
|m00_axi_output_buffer_we0       |  out|    1|   ap_memory|                    m00_axi_output_buffer|         array|
|m00_axi_output_buffer_d0        |  out|   32|   ap_memory|                    m00_axi_output_buffer|         array|
+--------------------------------+-----+-----+------------+-----------------------------------------+--------------+

