Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_omega_network_behav xil_defaultlib.tb_omega_network -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'switch_elementare' remains a black box since it has no binding entity [D:/Rifai_es/tesina/rete_interconessione/rete_interconessione.srcs/sources_1/new/omega_network.vhd:87]
WARNING: [VRFC 10-4940] 'switch_elementare' remains a black box since it has no binding entity [D:/Rifai_es/tesina/rete_interconessione/rete_interconessione.srcs/sources_1/new/omega_network.vhd:98]
WARNING: [VRFC 10-4940] 'switch_elementare' remains a black box since it has no binding entity [D:/Rifai_es/tesina/rete_interconessione/rete_interconessione.srcs/sources_1/new/omega_network.vhd:109]
WARNING: [VRFC 10-4940] 'switch_elementare' remains a black box since it has no binding entity [D:/Rifai_es/tesina/rete_interconessione/rete_interconessione.srcs/sources_1/new/omega_network.vhd:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture structural of entity xil_defaultlib.omega_network [omega_network_default]
Compiling architecture behavior of entity xil_defaultlib.tb_omega_network
Built simulation snapshot tb_omega_network_behav
