// Seed: 2252300313
module module_0;
  id_1 :
  assert property (@(posedge 1 != 1 <-> 1) 1) id_1 <= 1'h0;
  assign id_1 = id_1;
  always $display(id_1, 1, id_1);
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  reg id_3;
  assign id_1 = 1'b0;
  assign id_2 = 1;
  module_0();
  final id_1 <= id_3;
  wire id_4 = id_4;
  wire id_5;
endmodule
module module_2 (
    input tri1 id_0,
    input tri0 id_1
);
  wire id_3;
  wire id_4;
  wire id_5, id_6;
  module_0();
  assign id_5 = id_6;
  always $display;
  wire id_7, id_8;
  wor id_9, id_10 = 1;
endmodule
