# 1 "arch/arm64/boot/dts/freescale/imx8qxp-mek-inmate.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/freescale/imx8qxp-mek-inmate.dts"





/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/imx8-clock.h" 1
# 9 "arch/arm64/boot/dts/freescale/imx8qxp-mek-inmate.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/firmware/imx/rsrc.h" 1
# 10 "arch/arm64/boot/dts/freescale/imx8qxp-mek-inmate.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 11 "arch/arm64/boot/dts/freescale/imx8qxp-mek-inmate.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 12 "arch/arm64/boot/dts/freescale/imx8qxp-mek-inmate.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 13 "arch/arm64/boot/dts/freescale/imx8qxp-mek-inmate.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/pads-imx8qxp.h" 1
# 14 "arch/arm64/boot/dts/freescale/imx8qxp-mek-inmate.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 15 "arch/arm64/boot/dts/freescale/imx8qxp-mek-inmate.dts" 2

/ {
 model = "Freescale i.MX8QXP MEK Inmate";
 compatible = "fsl,imx8qxp-mek", "fsl,imx8qxp";
 interrupt-parent = <&gic>;
 #address-cells = <0x2>;
 #size-cells = <0x2>;

 aliases {
  mmc0 = &usdhc1;
  serial2 = &lpuart2;
 };

 cpus {
  #address-cells = <0x2>;
  #size-cells = <0x0>;

  cpu@2 {
   device_type = "cpu";
   compatible = "arm,armv8";
   enable-method = "psci";
   reg = <0x0 0x2>;
   clocks = <&clk 507 2>;
  };

  cpu@3 {
   device_type = "cpu";
   compatible = "arm,armv8";
   enable-method = "psci";
   reg = <0x0 0x3>;
   clocks = <&clk 507 2>;
  };
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 scu {
  compatible = "fsl,imx-scu";
  mbox-names = "tx0", "tx1", "tx2", "tx3",
        "rx0", "rx1", "rx2", "rx3",
        "gip3";
  mboxes = <&lsio_mu2 0 0
     &lsio_mu2 0 1
     &lsio_mu2 0 2
     &lsio_mu2 0 3
     &lsio_mu2 1 0
     &lsio_mu2 1 1
     &lsio_mu2 1 2
     &lsio_mu2 1 3
     &lsio_mu2 3 3>;

  pd: imx8qx-pd {
   compatible = "fsl,imx8qxp-scu-pd", "fsl,scu-pd";
   #power-domain-cells = <1>;
  };

  clk: clock-controller {
   compatible = "fsl,imx8qxp-clk", "fsl,scu-clk";
   #clock-cells = <2>;
   clocks = <&xtal32k &xtal24m>;
   clock-names = "xtal_32KHz", "xtal_24Mhz";
  };

  iomuxc: pinctrl {
   compatible = "fsl,imx8qxp-iomuxc";
  };
 };

 soc {
  compatible = "fsl,imx8qxp-soc";
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 ((((1 << (6)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (6)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (6)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (6)) - 1) << 8) | 8)>;
  clock-frequency = <8333333>;
 };

 gic: interrupt-controller@51a00000 {
  compatible = "arm,gic-v3";
  reg = <0x0 0x51a00000 0 0x10000>,
        <0x0 0x51b00000 0 0xc0000>;
  #interrupt-cells = <3>;
  interrupt-controller;
  interrupts = <1 9 4>;
 };

 clk_dummy: clock-dummy {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <0>;
  clock-output-names = "clk_dummy";
 };

 xtal32k: clock-xtal32k {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <32768>;
  clock-output-names = "xtal_32KHz";
 };

 xtal24m: clock-xtal24m {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <24000000>;
  clock-output-names = "xtal_24MHz";
 };

 pci@fd700000 {
  compatible = "pci-host-ecam-generic";
  device_type = "pci";
  bus-range = <0 0>;
  #address-cells = <3>;
  #size-cells = <2>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 7>;
  interrupt-map = <0 0 0 1 &gic 0 70 1>,
    <0 0 0 2 &gic 0 71 1>,
    <0 0 0 3 &gic 0 72 1>,
    <0 0 0 4 &gic 0 73 1>;
  reg = <0x0 0xfd700000 0x0 0x100000>;
  ranges = <0x02000000 0x00 0x10000000 0x0 0x10000000 0x00 0x10000>;
 };


 serial@5a060000 {
  compatible = "fsl,imx8qxp-lpuart", "fsl,imx7ulp-lpuart";
  reg = <0x0 0x5a060000 0x0 0x1000>;
 };

# 1 "arch/arm64/boot/dts/freescale/imx8-ss-lsio.dtsi" 1
# 9 "arch/arm64/boot/dts/freescale/imx8-ss-lsio.dtsi"
lsio_subsys: bus@5d000000 {
 compatible = "simple-bus";
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0x5d000000 0x0 0x5d000000 0x1000000>,
   <0x08000000 0x0 0x08000000 0x10000000>;

 lsio_mem_clk: clock-lsio-mem {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <200000000>;
  clock-output-names = "lsio_mem_clk";
 };

 lsio_bus_clk: clock-lsio-bus {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <100000000>;
  clock-output-names = "lsio_bus_clk";
 };

 lsio_gpio0: gpio@5d080000 {
  reg = <0x5d080000 0x10000>;
  interrupts = <0 136 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  power-domains = <&pd 199>;
 };

 lsio_gpio1: gpio@5d090000 {
  reg = <0x5d090000 0x10000>;
  interrupts = <0 137 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  power-domains = <&pd 200>;
 };

 lsio_gpio2: gpio@5d0a0000 {
  reg = <0x5d0a0000 0x10000>;
  interrupts = <0 138 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  power-domains = <&pd 201>;
 };

 lsio_gpio3: gpio@5d0b0000 {
  reg = <0x5d0b0000 0x10000>;
  interrupts = <0 139 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  power-domains = <&pd 202>;
 };

 lsio_gpio4: gpio@5d0c0000 {
  reg = <0x5d0c0000 0x10000>;
  interrupts = <0 140 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  power-domains = <&pd 203>;
 };

 lsio_gpio5: gpio@5d0d0000 {
  reg = <0x5d0d0000 0x10000>;
  interrupts = <0 141 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  power-domains = <&pd 204>;
 };

 lsio_gpio6: gpio@5d0e0000 {
  reg = <0x5d0e0000 0x10000>;
  interrupts = <0 142 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  power-domains = <&pd 205>;
 };

 lsio_gpio7: gpio@5d0f0000 {
  reg = <0x5d0f0000 0x10000>;
  interrupts = <0 143 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  power-domains = <&pd 206>;
 };

 flexspi0: spi@5d120000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "nxp,imx8qxp-fspi";
  reg = <0x5d120000 0x10000>, <0x08000000 0x10000000>;
  reg-names = "fspi_base", "fspi_mmap";
  interrupts = <0 92 4>;
  clocks = <&clk 237 2>,
    <&clk 237 2>;
  clock-names = "fspi", "fspi_en";
  power-domains = <&pd 237>;
  status = "disabled";
 };

 lsio_mu0: mailbox@5d1b0000 {
  reg = <0x5d1b0000 0x10000>;
  interrupts = <0 176 4>;
  #mbox-cells = <2>;
  status = "disabled";
 };

 lsio_mu1: mailbox@5d1c0000 {
  reg = <0x5d1c0000 0x10000>;
  interrupts = <0 177 4>;
  #mbox-cells = <2>;
 };

 lsio_mu2: mailbox@5d1d0000 {
  reg = <0x5d1d0000 0x10000>;
  interrupts = <0 178 4>;
  #mbox-cells = <2>;
  status = "disabled";
 };

 lsio_mu3: mailbox@5d1e0000 {
  reg = <0x5d1e0000 0x10000>;
  interrupts = <0 179 4>;
  #mbox-cells = <2>;
  status = "disabled";
 };

 lsio_mu4: mailbox@5d1f0000 {
  reg = <0x5d1f0000 0x10000>;
  interrupts = <0 180 4>;
  #mbox-cells = <2>;
  status = "disabled";
 };

 lsio_mu5: mailbox@5d200000 {
  compatible = "fsl,imx6sx-mu";
  reg = <0x5d200000 0x10000>;
  interrupts = <0 184 4>;
  #mbox-cells = <2>;
  power-domains = <&pd 218>;
 };

 lsio_mu8: mic_intr@5d230000 {
  compatible = "fsl,imx-mic-intr";
  reg = <0x5d230000 0x10000>;
  interrupts = <0 187 4>;

  power-domains = <&pd 221>, <&pd 230>;
  power-domain-names = "pd_a", "pd_b";
  status = "disabled";
 };

 lsio_mu13: mailbox@5d280000 {
  compatible = "fsl,imx8-mu-dsp", "fsl,imx6sx-mu";
  reg = <0x5d280000 0x10000>;
  interrupts = <0 192 4>;
  #mbox-cells = <2>;
  power-domains = <&pd 226>;
  fsl,dsp_ap_mu_id = <13>;
 };


 pwm0_lpcg: clock-controller@5d400000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5d400000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 191 2>,
    <&clk 191 2>,
    <&clk 191 2>,
    <&lsio_bus_clk>,
    <&clk 191 2>;
  bit-offset = <0 4 16 20 24>;
  clock-output-names = "pwm0_lpcg_ipg_clk",
         "pwm0_lpcg_ipg_hf_clk",
         "pwm0_lpcg_ipg_s_clk",
         "pwm0_lpcg_ipg_slv_clk",
         "pwm0_lpcg_ipg_mstr_clk";
  power-domains = <&pd 191>;
 };

 pwm1_lpcg: clock-controller@5d410000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5d410000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 192 2>,
    <&clk 192 2>,
    <&clk 192 2>,
    <&lsio_bus_clk>,
    <&clk 192 2>;
  bit-offset = <0 4 16 20 24>;
  clock-output-names = "pwm1_lpcg_ipg_clk",
         "pwm1_lpcg_ipg_hf_clk",
         "pwm1_lpcg_ipg_s_clk",
         "pwm1_lpcg_ipg_slv_clk",
         "pwm1_lpcg_ipg_mstr_clk";
  power-domains = <&pd 192>;
 };

 pwm2_lpcg: clock-controller@5d420000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5d420000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 193 2>,
    <&clk 193 2>,
    <&clk 193 2>,
    <&lsio_bus_clk>,
    <&clk 193 2>;
  bit-offset = <0 4 16 20 24>;
  clock-output-names = "pwm2_lpcg_ipg_clk",
         "pwm2_lpcg_ipg_hf_clk",
         "pwm2_lpcg_ipg_s_clk",
         "pwm2_lpcg_ipg_slv_clk",
         "pwm2_lpcg_ipg_mstr_clk";
  power-domains = <&pd 193>;
 };

 pwm3_lpcg: clock-controller@5d430000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5d430000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 194 2>,
    <&clk 194 2>,
    <&clk 194 2>,
    <&lsio_bus_clk>,
    <&clk 194 2>;
  bit-offset = <0 4 16 20 24>;
  clock-output-names = "pwm3_lpcg_ipg_clk",
         "pwm3_lpcg_ipg_hf_clk",
         "pwm3_lpcg_ipg_s_clk",
         "pwm3_lpcg_ipg_slv_clk",
         "pwm3_lpcg_ipg_mstr_clk";
  power-domains = <&pd 194>;
 };

 pwm4_lpcg: clock-controller@5d440000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5d440000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 195 2>,
    <&clk 195 2>,
    <&clk 195 2>,
    <&lsio_bus_clk>,
    <&clk 195 2>;
  bit-offset = <0 4 16 20 24>;
  clock-output-names = "pwm4_lpcg_ipg_clk",
         "pwm4_lpcg_ipg_hf_clk",
         "pwm4_lpcg_ipg_s_clk",
         "pwm4_lpcg_ipg_slv_clk",
         "pwm4_lpcg_ipg_mstr_clk";
  power-domains = <&pd 195>;
 };

 pwm5_lpcg: clock-controller@5d450000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5d450000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 196 2>,
    <&clk 196 2>,
    <&clk 196 2>,
    <&lsio_bus_clk>,
    <&clk 196 2>;
  bit-offset = <0 4 16 20 24>;
  clock-output-names = "pwm5_lpcg_ipg_clk",
         "pwm5_lpcg_ipg_hf_clk",
         "pwm5_lpcg_ipg_s_clk",
         "pwm5_lpcg_ipg_slv_clk",
         "pwm5_lpcg_ipg_mstr_clk";
  power-domains = <&pd 196>;
 };

 pwm6_lpcg: clock-controller@5d460000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5d460000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 197 2>,
    <&clk 197 2>,
    <&clk 197 2>,
    <&lsio_bus_clk>,
    <&clk 197 2>;
  bit-offset = <0 4 16 20 24>;
  clock-output-names = "pwm6_lpcg_ipg_clk",
         "pwm6_lpcg_ipg_hf_clk",
         "pwm6_lpcg_ipg_s_clk",
         "pwm6_lpcg_ipg_slv_clk",
         "pwm6_lpcg_ipg_mstr_clk";
  power-domains = <&pd 197>;
 };

 pwm7_lpcg: clock-controller@5d470000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5d470000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 198 2>,
    <&clk 198 2>,
    <&clk 198 2>,
    <&lsio_bus_clk>,
    <&clk 198 2>;
  bit-offset = <0 4 16 20 24>;
  clock-output-names = "pwm7_lpcg_ipg_clk",
         "pwm7_lpcg_ipg_hf_clk",
         "pwm7_lpcg_ipg_s_clk",
         "pwm7_lpcg_ipg_slv_clk",
         "pwm7_lpcg_ipg_mstr_clk";
  power-domains = <&pd 198>;
 };
};
# 152 "arch/arm64/boot/dts/freescale/imx8qxp-mek-inmate.dts" 2
# 1 "arch/arm64/boot/dts/freescale/imx8-ss-adma.dtsi" 1






# 1 "arch/arm64/boot/dts/freescale/imx8-ss-audio.dtsi" 1
# 9 "arch/arm64/boot/dts/freescale/imx8-ss-audio.dtsi"
audio_subsys: bus@59000000 {
 compatible = "simple-bus";
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0x59000000 0x0 0x59000000 0x1000000>;

 audio_ipg_clk: clock-audio-ipg {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <175000000>;
  clock-output-names = "audio_ipg_clk";
 };

 edma0: dma-controller@591F0000 {
  compatible = "fsl,imx8qm-edma";
  reg = <0x59200000 0x10000>,
   <0x59210000 0x10000>,
   <0x59220000 0x10000>,
   <0x59230000 0x10000>,
   <0x59240000 0x10000>,
   <0x59250000 0x10000>,
   <0x59260000 0x10000>,
   <0x59270000 0x10000>,
   <0x59280000 0x10000>,
   <0x59290000 0x10000>,
   <0x592c0000 0x10000>,
   <0x592d0000 0x10000>,
   <0x592e0000 0x10000>,
   <0x592f0000 0x10000>,
   <0x59300000 0x10000>,
   <0x59310000 0x10000>,
   <0x59350000 0x10000>,
   <0x59370000 0x10000>;
  #dma-cells = <3>;
  shared-interrupt;
  dma-channels = <18>;
  interrupts = <0 374 4>,
    <0 375 4>,
    <0 376 4>,
    <0 377 4>,
    <0 378 4>,
    <0 379 4>,
    <0 410 4>,
    <0 410 4>,
    <0 457 4>,
    <0 459 4>,
    <0 315 4>,
    <0 315 4>,
    <0 317 4>,
    <0 317 4>,
    <0 319 4>,
    <0 324 4>,
    <0 391 4>,
    <0 393 4>;
  interrupt-names = "edma0-chan0-rx", "edma0-chan1-rx",
    "edma0-chan2-rx", "edma0-chan3-tx",
    "edma0-chan4-tx", "edma0-chan5-tx",
    "edma0-chan6-rx", "edma0-chan7-tx",
    "edma0-chan8-rx", "edma0-chan9-tx",
    "edma0-chan12-rx", "edma0-chan13-tx",
    "edma0-chan14-rx", "edma0-chan15-tx",
    "edma0-chan16-rx", "edma0-chan17-rx",
    "edma0-chan21-tx",
    "edma0-chan23-rx";
  power-domains = <&pd 64>,
    <&pd 65>,
    <&pd 66>,
    <&pd 67>,
    <&pd 68>,
    <&pd 69>,
    <&pd 70>,
    <&pd 71>,
    <&pd 72>,
    <&pd 73>,
    <&pd 76>,
    <&pd 77>,
    <&pd 78>,
    <&pd 79>,
    <&pd 80>,
    <&pd 81>,
    <&pd 85>,
    <&pd 87>;
  power-domain-names = "edma0-chan0", "edma0-chan1",
         "edma0-chan2", "edma0-chan3",
         "edma0-chan4", "edma0-chan5",
         "edma0-chan6", "edma0-chan7",
         "edma0-chan8", "edma0-chan9",
         "edma0-chan12", "edma0-chan13",
         "edma0-chan14", "edma0-chan15",
         "edma0-chan16", "edma0-chan17",
         "edma0-chan21", "edma0-chan23";
  status = "okay";
 };

 edma1: dma-controller@599F0000 {
  compatible = "fsl,imx8qm-edma";
  reg = <0x59A00000 0x10000>,
   <0x59A10000 0x10000>,
   <0x59A20000 0x10000>,
   <0x59A30000 0x10000>,
   <0x59A40000 0x10000>,
   <0x59A50000 0x10000>,
   <0x59A80000 0x10000>,
   <0x59A90000 0x10000>,
   <0x59AA0000 0x10000>;
  #dma-cells = <3>;
  shared-interrupt;
  dma-channels = <9>;
  interrupts = <0 382 4>,
    <0 383 4>,
    <0 384 4>,
    <0 385 4>,
    <0 386 4>,
    <0 387 4>,
    <0 330 4>,
    <0 330 4>,
    <0 332 4>;
  interrupt-names = "edma1-chan0-rx", "edma1-chan1-rx",
    "edma1-chan2-rx", "edma1-chan3-tx",
    "edma1-chan4-tx", "edma1-chan5-tx",
    "edma1-chan8-rx", "edma1-chan9-tx",
    "edma1-chan10-tx";
  power-domains = <&pd 108>,
    <&pd 109>,
    <&pd 110>,
    <&pd 111>,
    <&pd 112>,
    <&pd 113>,
    <&pd 116>,
    <&pd 117>,
    <&pd 118>;
  power-domain-names = "edma1-chan0", "edma1-chan1",
         "edma1-chan2", "edma1-chan3",
         "edma1-chan4", "edma1-chan5",
         "edma1-chan8", "edma1-chan9",
         "edma1-chan10";
  status = "okay";
 };

 acm: acm@59e00000 {
  compatible = "nxp,imx8qxp-acm";
  reg = <0x59e00000 0x1D0000>;
  #clock-cells = <1>;
  power-domains = <&pd 493>,
    <&pd 494>,
    <&pd 495>,
    <&pd 496>,
    <&pd 325>,
    <&pd 492>,
    <&pd 414>,
    <&pd 454>,
    <&pd 415>,
    <&pd 318>,
    <&pd 319>,
    <&pd 320>,
    <&pd 418>,
    <&pd 419>,
    <&pd 420>,
    <&pd 416>,
    <&pd 459>;
 };

 asrc0: asrc@59000000 {
  compatible = "fsl,imx8qm-asrc0";
  reg = <0x59000000 0x10000>;
  interrupts = <0 372 4>,
   <0 373 4>;
  clocks = <&asrc0_lpcg 0>,
   <&asrc0_lpcg 0>,
   <&aud_pll_div0_lpcg 0>,
   <&aud_pll_div1_lpcg 0>,
   <&acm 0>,
   <&acm 2>,
   <&clk_dummy>,
   <&clk_dummy>,
   <&clk_dummy>,
   <&clk_dummy>,
   <&clk_dummy>,
   <&clk_dummy>,
   <&clk_dummy>,
   <&clk_dummy>,
   <&clk_dummy>,
   <&clk_dummy>,
   <&clk_dummy>,
   <&clk_dummy>,
   <&clk_dummy>;
  clock-names = "ipg", "mem",
   "asrck_0", "asrck_1", "asrck_2", "asrck_3",
   "asrck_4", "asrck_5", "asrck_6", "asrck_7",
   "asrck_8", "asrck_9", "asrck_a", "asrck_b",
   "asrck_c", "asrck_d", "asrck_e", "asrck_f",
   "spba";
  dmas = <&edma0 0 0 0>, <&edma0 1 0 0>, <&edma0 2 0 0>,
   <&edma0 3 0 1>, <&edma0 4 0 1>, <&edma0 5 0 1>;
  dma-names = "rxa", "rxb", "rxc",
    "txa", "txb", "txc";
  fsl,asrc-rate = <8000>;
  fsl,asrc-width = <16>;
  power-domains = <&pd 414>;
  status = "disabled";
        };

 esai0: esai@59010000 {
  compatible = "fsl,imx8qm-esai", "fsl,imx6ull-esai";
  reg = <0x59010000 0x10000>;
  interrupts = <0 409 4>;
  clocks = <&esai0_lpcg 1>,
   <&esai0_lpcg 0>,
   <&esai0_lpcg 1>,
   <&clk_dummy>;
  clock-names = "core", "extal", "fsys", "spba";
  dmas = <&edma0 6 0 1>, <&edma0 7 0 0>;
  dma-names = "rx", "tx";
  power-domains = <&pd 415>;
  status = "disabled";
 };

 spdif0: spdif@59020000 {
  compatible = "fsl,imx8qm-spdif";
  reg = <0x59020000 0x10000>;
  interrupts = <0 456 4>,
   <0 458 4>;
  clocks = <&spdif0_lpcg 1>,
   <&clk_dummy>,
   <&spdif0_lpcg 0>,
   <&clk_dummy>,
   <&clk_dummy>,
   <&clk_dummy>,
   <&audio_ipg_clk>,
   <&clk_dummy>,
   <&clk_dummy>,
   <&clk_dummy>;
  clock-names = "core", "rxtx0",
    "rxtx1", "rxtx2",
    "rxtx3", "rxtx4",
    "rxtx5", "rxtx6",
    "rxtx7", "spba";
  dmas = <&edma0 8 0 5>, <&edma0 9 0 4>;
  dma-names = "rx", "tx";
  power-domains = <&pd 416>;
  status = "disabled";
 };

 spdif1: spdif@59030000 {
  compatible = "fsl,imx8qm-spdif";
  reg = <0x59030000 0x10000>;
  interrupts = <0 460 4>,
        <0 462 4>;
  clocks = <&spdif1_lpcg 1>,
   <&clk_dummy>,
   <&spdif1_lpcg 0>,
   <&clk_dummy>,
   <&clk_dummy>,
   <&clk_dummy>,
   <&audio_ipg_clk>,
   <&clk_dummy>,
   <&clk_dummy>,
   <&clk_dummy>;
  clock-names = "core", "rxtx0",
         "rxtx1", "rxtx2",
         "rxtx3", "rxtx4",
         "rxtx5", "rxtx6",
         "rxtx7", "spba";
  dmas = <&edma0 10 0 5>, <&edma0 11 0 4>;
  dma-names = "rx", "tx";
  power-domains = <&pd 417>;
  status = "disabled";
 };

 sai0: sai@59040000 {
  compatible = "fsl,imx8qm-sai";
  reg = <0x59040000 0x10000>;
  interrupts = <0 314 4>;
  clocks = <&sai0_lpcg 1>,
   <&clk_dummy>,
   <&sai0_lpcg 0>,
   <&clk_dummy>,
   <&clk_dummy>;
  clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
  dma-names = "rx", "tx";
  dmas = <&edma0 12 0 1>, <&edma0 13 0 0>;
  power-domains = <&pd 318>;
  status = "disabled";
 };

 sai1: sai@59050000 {
  compatible = "fsl,imx8qm-sai";
  reg = <0x59050000 0x10000>;
  interrupts = <0 316 4>;
  clocks = <&sai1_lpcg 1>,
   <&clk_dummy>,
   <&sai1_lpcg 0>,
   <&clk_dummy>,
   <&clk_dummy>;
  clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
  dma-names = "rx", "tx";
  dmas = <&edma0 14 0 1>, <&edma0 15 0 0>;
  power-domains = <&pd 319>;
  status = "disabled";
 };

 sai2: sai@59060000 {
  compatible = "fsl,imx8qm-sai";
  reg = <0x59060000 0x10000>;
  interrupts = <0 318 4>;
  clocks = <&sai2_lpcg 1>,
   <&clk_dummy>,
   <&sai2_lpcg 0>,
   <&clk_dummy>,
   <&clk_dummy>;
  clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
  dma-names = "rx";
  dmas = <&edma0 16 0 1>;
  power-domains = <&pd 320>;
  status = "disabled";
 };

 sai3: sai@59070000 {
  compatible = "fsl,imx8qm-sai";
  reg = <0x59070000 0x10000>;
  interrupts = <0 323 4>;
  clocks = <&sai3_lpcg 1>,
   <&clk_dummy>,
   <&sai3_lpcg 0>,
   <&clk_dummy>,
   <&clk_dummy>;
  clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
  dma-names = "rx";
  dmas = <&edma0 17 0 1>;
  power-domains = <&pd 418>;
  status = "disabled";
 };

 asrc1: asrc@59800000 {
  compatible = "fsl,imx8qm-asrc1";
  reg = <0x59800000 0x10000>;
  interrupts = <0 380 4>,
   <0 381 4>;
  clocks = <&asrc1_lpcg 0>,
   <&asrc1_lpcg 0>,
   <&aud_pll_div0_lpcg 0>,
   <&aud_pll_div1_lpcg 0>,
   <&acm 0>,
   <&acm 2>,
   <&clk_dummy>,
   <&clk_dummy>,
   <&clk_dummy>,
   <&clk_dummy>,
   <&clk_dummy>,
   <&clk_dummy>,
   <&clk_dummy>,
   <&clk_dummy>,
   <&clk_dummy>,
   <&clk_dummy>,
   <&clk_dummy>,
   <&clk_dummy>,
   <&clk_dummy>;
  clock-names = "ipg", "mem",
   "asrck_0", "asrck_1", "asrck_2", "asrck_3",
   "asrck_4", "asrck_5", "asrck_6", "asrck_7",
   "asrck_8", "asrck_9", "asrck_a", "asrck_b",
   "asrck_c", "asrck_d", "asrck_e", "asrck_f",
   "spba";
  dmas = <&edma1 0 0 0>, <&edma1 1 0 0>, <&edma1 2 0 0>,
   <&edma1 3 0 1>, <&edma1 4 0 1>, <&edma1 5 0 1>;
  dma-names = "rxa", "rxb", "rxc",
    "txa", "txb", "txc";
  fsl,asrc-rate = <8000>;
  fsl,asrc-width = <16>;
  power-domains = <&pd 454>;
  status = "disabled";
 };

 sai4: sai@59820000 {
  compatible = "fsl,imx8qm-sai";
  reg = <0x59820000 0x10000>;
  interrupts = <0 329 4>;
  clocks = <&sai4_lpcg 1>,
   <&clk_dummy>,
   <&sai4_lpcg 0>,
   <&clk_dummy>,
   <&clk_dummy>;
  clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
  dma-names = "rx", "tx";
  dmas = <&edma1 8 0 1>, <&edma1 9 0 0>;
  power-domains = <&pd 419>;
  status = "disabled";
 };

 sai5: sai@59830000 {
  compatible = "fsl,imx8qm-sai";
  reg = <0x59830000 0x10000>;
  interrupts = <0 331 4>;
  clocks = <&sai5_lpcg 1>,
   <&clk_dummy>,
   <&sai5_lpcg 0>,
   <&clk_dummy>,
   <&clk_dummy>;
  clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
  dma-names = "tx";
  dmas = <&edma1 10 0 0>;
  power-domains = <&pd 420>;
  status = "disabled";
 };

 amix: amix@59840000 {
  compatible = "fsl,imx8qm-audmix";
  reg = <0x59840000 0x10000>;
  clocks = <&amix_lpcg 0>;
  clock-names = "ipg";
  power-domains = <&pd 458>;
  dais = <&sai4>, <&sai5>;
  status = "disabled";
 };

 mqs: mqs@59850000 {
  compatible = "fsl,imx8qm-mqs";
  reg = <0x59850000 0x10000>;
  clocks = <&mqs0_lpcg 1>,
   <&mqs0_lpcg 0>;
  clock-names = "core", "mclk";
  power-domains = <&pd 459>;
  status = "disabled";
 };

 asrc0_lpcg: clock-controller@59400000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x59400000 0x10000>;
  #clock-cells = <1>;
  clocks = <&audio_ipg_clk>;
  bit-offset = <16>;
  clock-output-names = "asrc0_lpcg_ipg_clk";
  power-domains = <&pd 414>;
 };

 esai0_lpcg: clock-controller@59410000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x59410000 0x10000>;
  #clock-cells = <1>;
  clocks = <&acm 6>,
    <&audio_ipg_clk>;
  bit-offset = <0 16>;
  clock-output-names = "esai0_lpcg_extal_clk",
         "esai0_lpcg_ipg_clk";
  power-domains = <&pd 415>;
 };

 spdif0_lpcg: clock-controller@59420000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x59420000 0x10000>;
  #clock-cells = <1>;
  clocks = <&acm 19>,
    <&audio_ipg_clk>;
  bit-offset = <0 16>;
  clock-output-names = "spdif0_lpcg_tx_clk",
         "spdif0_lpcg_gclkw";
  power-domains = <&pd 416>;
 };

 spdif1_lpcg: clock-controller@59430000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x59430000 0x10000>;
  #clock-cells = <1>;
  clocks = <&acm 49>,
    <&audio_ipg_clk>;
  bit-offset = <0 16>;
  clock-output-names = "spdif1_lpcg_tx_clk",
         "spdif1_lpcg_gclkw";
  power-domains = <&pd 417>;
  status = "disabled";
 };

 sai0_lpcg: clock-controller@59440000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x59440000 0x10000>;
  #clock-cells = <1>;
  clocks = <&acm 13>,
    <&audio_ipg_clk>;
  bit-offset = <0 16>;
  clock-output-names = "sai0_lpcg_mclk",
         "sai0_lpcg_ipg_clk";
  power-domains = <&pd 318>;
 };

 sai1_lpcg: clock-controller@59450000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x59450000 0x10000>;
  #clock-cells = <1>;
  clocks = <&acm 14>,
    <&audio_ipg_clk>;
  bit-offset = <0 16>;
  clock-output-names = "sai1_lpcg_mclk",
         "sai1_lpcg_ipg_clk";
  power-domains = <&pd 319>;
 };

 sai2_lpcg: clock-controller@59460000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x59460000 0x10000>;
  #clock-cells = <1>;
  clocks = <&acm 15>,
    <&audio_ipg_clk>;
  bit-offset = <0 16>;
  clock-output-names = "sai2_lpcg_mclk",
         "sai2_lpcg_ipg_clk";
  power-domains = <&pd 320>;
 };

 sai3_lpcg: clock-controller@59470000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x59470000 0x10000>;
  #clock-cells = <1>;
  clocks = <&acm 16>,
    <&audio_ipg_clk>;
  bit-offset = <0 16>;
  clock-output-names = "sai3_lpcg_mclk",
         "sai3_lpcg_ipg_clk";
  power-domains = <&pd 418>;
 };

 dsp_lpcg: clock-controller@59580000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x59580000 0x10000>;
  #clock-cells = <1>;
  clocks = <&audio_ipg_clk>,
    <&audio_ipg_clk>,
    <&audio_ipg_clk>;
  bit-offset = <16 20 28>;
  clock-output-names = "dsp_lpcg_adb_aclk",
         "dsp_lpcg_ipg_clk",
         "dsp_lpcg_core_clk";
  power-domains = <&pd 512>;
 };

 dsp_ram_lpcg: clock-controller@59590000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x59590000 0x10000>;
  #clock-cells = <1>;
  clocks = <&audio_ipg_clk>;
  bit-offset = <16>;
  clock-output-names = "dsp_ram_lpcg_ipg_clk";
  power-domains = <&pd 513>;
 };

 asrc1_lpcg: clock-controller@59c00000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x59c00000 0x10000>;
  #clock-cells = <1>;
  clocks = <&audio_ipg_clk>;
  bit-offset = <16>;
  clock-output-names = "asrc1_lpcg_ipg_clk";
  power-domains = <&pd 454>;
 };

 sai4_lpcg: clock-controller@59c20000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x59c20000 0x10000>;
  #clock-cells = <1>;
  clocks = <&acm 17>,
    <&audio_ipg_clk>;
  bit-offset = <0 16>;
  clock-output-names = "sai4_lpcg_mclk",
         "sai4_lpcg_ipg_clk";
  power-domains = <&pd 419>;
 };

 sai5_lpcg: clock-controller@59c30000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x59c30000 0x10000>;
  #clock-cells = <1>;
  clocks = <&acm 18>,
    <&audio_ipg_clk>;
  bit-offset = <0 16>;
  clock-output-names = "sai5_lpcg_mclk",
         "sai5_lpcg_ipg_clk";
  power-domains = <&pd 420>;
 };

 amix_lpcg: clock-controller@59c40000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x59c40000 0x10000>;
  #clock-cells = <1>;
  clocks = <&audio_ipg_clk>;
  bit-offset = <0>;
  clock-output-names = "amix_lpcg_ipg_clk";
  power-domains = <&pd 458>;
 };

 mqs0_lpcg: clock-controller@59c50000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x59c50000 0x10000>;
  #clock-cells = <1>;
  clocks = <&acm 20>,
    <&audio_ipg_clk>;
  bit-offset = <0 16>;
  clock-output-names = "mqs0_lpcg_mclk",
         "mqs0_lpcg_ipg_clk";
  power-domains = <&pd 459>;
 };

 aud_rec0_lpcg: clock-controller@59d00000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x59d00000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 325 1>;
  bit-offset = <0>;
  clock-output-names = "aud_rec_clk0_lpcg_clk";
  power-domains = <&pd 325>;
 };

 aud_rec1_lpcg: clock-controller@59d10000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x59d10000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 492 1>;
  bit-offset = <0>;
  clock-output-names = "aud_rec_clk1_lpcg_clk";
  power-domains = <&pd 492>;
 };

 aud_pll_div0_lpcg: clock-controller@59d20000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x59d20000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 325 0>;
  bit-offset = <0>;
  clock-output-names = "aud_pll_div_clk0_lpcg_clk";
  power-domains = <&pd 325>;
 };

 aud_pll_div1_lpcg: clock-controller@59d30000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x59d30000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 492 0>;
  bit-offset = <0>;
  clock-output-names = "aud_pll_div_clk1_lpcg_clk";
  power-domains = <&pd 492>;
 };

 mclkout0_lpcg: clock-controller@59d50000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x59d50000 0x10000>;
  #clock-cells = <1>;
  clocks = <&acm 4>;
  bit-offset = <0>;
  clock-output-names = "mclkout0_lpcg_clk";
  power-domains = <&pd 495>;
 };

 mclkout1_lpcg: clock-controller@59d60000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x59d60000 0x10000>;
  #clock-cells = <1>;
  clocks = <&acm 5>;
  bit-offset = <0>;
  clock-output-names = "mclkout1_lpcg_clk";
  power-domains = <&pd 496>;
 };
};
# 8 "arch/arm64/boot/dts/freescale/imx8-ss-adma.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/imx8-ss-dma.dtsi" 1
# 9 "arch/arm64/boot/dts/freescale/imx8-ss-dma.dtsi"
dma_subsys: bus@5a000000 {
 compatible = "simple-bus";
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0x5a000000 0x0 0x5a000000 0x1000000>;

 dma_ipg_clk: clock-dma-ipg {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <120000000>;
  clock-output-names = "dma_ipg_clk";
 };

 lpspi0: spi@5a000000 {
  compatible = "fsl,imx7ulp-spi";
  reg = <0x5a000000 0x10000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 336 4>;
  interrupt-parent = <&gic>;
  clocks = <&spi0_lpcg 0>,
    <&spi0_lpcg 1>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 53 2>;
  assigned-clock-rates = <20000000>;
  power-domains = <&pd 53>;
  dma-names = "tx","rx";
  dmas = <&edma2 1 0 0>, <&edma2 0 0 1>;
  status = "disabled";
 };

 lpspi1: spi@5a010000 {
  compatible = "fsl,imx7ulp-spi";
  reg = <0x5a010000 0x10000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 217 4>;
  interrupt-parent = <&gic>;
  clocks = <&spi1_lpcg 0>,
    <&spi1_lpcg 1>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 54 2>;
  assigned-clock-rates = <20000000>;
  power-domains = <&pd 54>;
  dma-names = "tx","rx";
  dmas = <&edma2 3 0 0>, <&edma2 2 0 1>;
  status = "disabled";
 };

 lpspi2: spi@5a020000 {
  compatible = "fsl,imx7ulp-spi";
  reg = <0x5a020000 0x10000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 338 4>;
  interrupt-parent = <&gic>;
  clocks = <&spi2_lpcg 0>,
    <&spi2_lpcg 1>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 55 2>;
  assigned-clock-rates = <60000000>;
  power-domains = <&pd 55>;
  dma-names = "tx","rx";
  dmas = <&edma2 5 0 0>, <&edma2 4 0 1>;
  status = "disabled";
 };

 lpspi3: spi@5a030000 {
  compatible = "fsl,imx7ulp-spi";
  reg = <0x5a030000 0x10000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 339 4>;
  interrupt-parent = <&gic>;
  clocks = <&spi3_lpcg 0>,
    <&spi3_lpcg 1>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 56 2>;
  assigned-clock-rates = <60000000>;
  power-domains = <&pd 56>;
  dma-names = "tx","rx";
  dmas = <&edma2 7 0 0>, <&edma2 6 0 1>;
  status = "disabled";
 };

 lpuart0: serial@5a060000 {
  reg = <0x5a060000 0x1000>;
  interrupts = <0 345 4>;
  interrupt-parent = <&gic>;
  clocks = <&uart0_lpcg 1>, <&uart0_lpcg 0>;
  clock-names = "ipg", "baud";
  assigned-clocks = <&clk 57 2>;
  assigned-clock-rates = <80000000>;
  power-domains = <&pd 57>;
  status = "disabled";
 };

 lpuart1: serial@5a070000 {
  reg = <0x5a070000 0x1000>;
  interrupts = <0 346 4>;
  interrupt-parent = <&gic>;
  clocks = <&uart1_lpcg 1>, <&uart1_lpcg 0>;
  clock-names = "ipg", "baud";
  assigned-clocks = <&clk 58 2>;
  assigned-clock-rates = <80000000>;
  power-domains = <&pd 58>;
  power-domain-names = "uart";
  dma-names = "tx","rx";
  dmas = <&edma2 11 0 0>,
   <&edma2 10 0 1>;
  status = "disabled";
 };

 lpuart2: serial@5a080000 {
  reg = <0x5a080000 0x1000>;
  interrupts = <0 347 4>;
  interrupt-parent = <&gic>;
  clocks = <&uart2_lpcg 1>, <&uart2_lpcg 0>;
  clock-names = "ipg", "baud";
  assigned-clocks = <&clk 59 2>;
  assigned-clock-rates = <80000000>;
  power-domains = <&pd 59>;
  power-domain-names = "uart";
  dma-names = "tx","rx";
  dmas = <&edma2 13 0 0>,
   <&edma2 12 0 1>;
  status = "disabled";
 };

 lpuart3: serial@5a090000 {
  reg = <0x5a090000 0x1000>;
  interrupts = <0 348 4>;
  interrupt-parent = <&gic>;
  clocks = <&uart3_lpcg 1>, <&uart3_lpcg 0>;
  clock-names = "ipg", "baud";
  assigned-clocks = <&clk 60 2>;
  assigned-clock-rates = <80000000>;
  power-domains = <&pd 60>;
  power-domain-names = "uart";
  dma-names = "tx","rx";
  dmas = <&edma2 15 0 0>,
   <&edma2 14 0 1>;
  status = "disabled";
 };

 emvsim0: sim0@5a0d0000 {
  compatible = "fsl,imx8-emvsim";
  reg = <0x5a0d0000 0x10000>;
  interrupts = <0 230 4>;
  interrupt-parent = <&gic>;
  clocks = <&emvsim0_lpcg 0>,
    <&emvsim0_lpcg 1>;
  clock-names = "sim", "ipg";
  assigned-clocks = <&clk 62 2>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd 62>, <&pd 526>;
  power-domain-names = "sim_pd", "sim_aux_pd";
  status = "disabled";
 };

 edma2: dma-controller@5a1f0000 {
  compatible = "fsl,imx8qm-edma";
  reg = <0x5a200000 0x10000>,
        <0x5a210000 0x10000>,
        <0x5a220000 0x10000>,
        <0x5a230000 0x10000>,
        <0x5a240000 0x10000>,
        <0x5a250000 0x10000>,
        <0x5a260000 0x10000>,
        <0x5a270000 0x10000>,
        <0x5a280000 0x10000>,
        <0x5a290000 0x10000>,
        <0x5a2a0000 0x10000>,
        <0x5a2b0000 0x10000>,
        <0x5a2c0000 0x10000>,
        <0x5a2d0000 0x10000>,
        <0x5a2e0000 0x10000>,
        <0x5a2f0000 0x10000>;
  #dma-cells = <3>;
  dma-channels = <16>;
  interrupts = <0 416 4>,
        <0 417 4>,
        <0 418 4>,
        <0 419 4>,
        <0 420 4>,
        <0 421 4>,
        <0 422 4>,
        <0 423 4>,
        <0 434 4>,
        <0 435 4>,
        <0 436 4>,
        <0 437 4>,
        <0 438 4>,
        <0 439 4>,
        <0 440 4>,
        <0 441 4>;
  interrupt-names = "edma2-chan0-rx", "edma2-chan1-tx",
      "edma2-chan2-rx", "edma2-chan3-tx",
      "edma2-chan4-rx", "edma2-chan5-tx",
      "edma2-chan6-rx", "edma2-chan7-tx",
      "edma2-chan8-rx", "edma2-chan9-tx",
      "edma2-chan10-rx", "edma2-chan11-tx",
      "edma2-chan12-rx", "edma2-chan13-tx",
      "edma2-chan14-rx", "edma2-chan15-tx";
  power-domains = <&pd 254>,
    <&pd 255>,
    <&pd 256>,
    <&pd 257>,
    <&pd 258>,
    <&pd 427>,
    <&pd 428>,
    <&pd 429>,
    <&pd 430>,
    <&pd 431>,
    <&pd 432>,
    <&pd 433>,
    <&pd 434>,
    <&pd 435>,
    <&pd 436>,
    <&pd 437>;
  power-domain-names = "edma2-chan0", "edma2-chan1",
         "edma2-chan2", "edma2-chan3",
         "edma2-chan4", "edma2-chan5",
         "edma2-chan6", "edma2-chan7",
         "edma2-chan8", "edma2-chan9",
         "edma2-chan10", "edma2-chan11",
         "edma2-chan12", "edma2-chan13",
         "edma2-chan14", "edma2-chan15";
  status = "disabled";
 };

 spi0_lpcg: clock-controller@5a400000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a400000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 53 2>,
    <&dma_ipg_clk>;
  bit-offset = <0 16>;
  clock-output-names = "spi0_lpcg_clk",
         "spi0_lpcg_ipg_clk";
  power-domains = <&pd 53>;
 };

 spi1_lpcg: clock-controller@5a410000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a410000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 54 2>,
    <&dma_ipg_clk>;
  bit-offset = <0 16>;
  clock-output-names = "spi1_lpcg_clk",
         "spi1_lpcg_ipg_clk";
  power-domains = <&pd 54>;
 };

 spi2_lpcg: clock-controller@5a420000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a420000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 55 2>,
    <&dma_ipg_clk>;
  bit-offset = <0 16>;
  clock-output-names = "spi2_lpcg_clk",
         "spi2_lpcg_ipg_clk";
  power-domains = <&pd 55>;
 };

 spi3_lpcg: clock-controller@5a430000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a430000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 56 2>,
    <&dma_ipg_clk>;
  bit-offset = <0 16>;
  clock-output-names = "spi3_lpcg_clk",
         "spi3_lpcg_ipg_clk";
  power-domains = <&pd 56>;
 };

 uart0_lpcg: clock-controller@5a460000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a460000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 57 2>,
    <&dma_ipg_clk>;
  bit-offset = <0 16>;
  clock-output-names = "uart0_lpcg_baud_clk",
         "uart0_lpcg_ipg_clk";
  power-domains = <&pd 57>;
 };

 uart1_lpcg: clock-controller@5a470000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a470000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 58 2>,
    <&dma_ipg_clk>;
  bit-offset = <0 16>;
  clock-output-names = "uart1_lpcg_baud_clk",
         "uart1_lpcg_ipg_clk";
  power-domains = <&pd 58>;
 };

 uart2_lpcg: clock-controller@5a480000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a480000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 59 2>,
    <&dma_ipg_clk>;
  bit-offset = <0 16>;
  clock-output-names = "uart2_lpcg_baud_clk",
         "uart2_lpcg_ipg_clk";
  power-domains = <&pd 59>;
 };

 uart3_lpcg: clock-controller@5a490000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a490000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 60 2>,
    <&dma_ipg_clk>;
  bit-offset = <0 16>;
  clock-output-names = "uart3_lpcg_baud_clk",
         "uart3_lpcg_ipg_clk";
  power-domains = <&pd 60>;
 };

 emvsim0_lpcg: clock-controller@5a4d0000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a4d0000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 62 2>,
    <&dma_ipg_clk>;
  bit-offset = <0 16>;
  clock-output-names = "emvsim0_lpcg_clk",
         "emvsim0_lpcg_ipg_clk";
  power-domains = <&pd 62>;
 };

 adc0: adc@5a880000 {
  compatible = "fsl,imx8qxp-adc";
  reg = <0x5a880000 0x10000>;
  interrupts = <0 240 4>;
  interrupt-parent = <&gic>;
  clocks = <&adc0_lpcg 0>,
    <&adc0_lpcg 1>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 101 2>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd 101>;
  status = "disabled";
  };

 adc1: adc@5a890000 {
  compatible = "fsl,imx8qxp-adc";
  reg = <0x5a890000 0x10000>;
  interrupts = <0 241 4>;
  interrupt-parent = <&gic>;
  clocks = <&adc1_lpcg 0>,
    <&adc1_lpcg 1>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 102 2>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd 102>;
  status = "disabled";
 };


 i2c0: i2c@5a800000 {
  reg = <0x5a800000 0x4000>;
  interrupts = <0 340 4>;
  interrupt-parent = <&gic>;
  clocks = <&i2c0_lpcg 0>,
    <&i2c0_lpcg 1>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 96 2>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd 96>;
  status = "disabled";
 };

 i2c1: i2c@5a810000 {
  reg = <0x5a810000 0x4000>;
  interrupts = <0 341 4>;
  interrupt-parent = <&gic>;
  clocks = <&i2c1_lpcg 0>,
    <&i2c1_lpcg 1>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 97 2>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd 97>;
  status = "disabled";
 };

 i2c2: i2c@5a820000 {
  reg = <0x5a820000 0x4000>;
  interrupts = <0 342 4>;
  interrupt-parent = <&gic>;
  clocks = <&i2c2_lpcg 0>,
    <&i2c2_lpcg 1>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 98 2>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd 98>;
  status = "disabled";
 };

 i2c3: i2c@5a830000 {
  reg = <0x5a830000 0x4000>;
  interrupts = <0 343 4>;
  interrupt-parent = <&gic>;
  clocks = <&i2c3_lpcg 0>,
    <&i2c3_lpcg 1>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 99 2>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd 99>;
  status = "disabled";
 };

 flexcan1: can@5a8d0000 {
  compatible = "fsl,imx8qxp-flexcan", "fsl,imx8qm-flexcan";
  reg = <0x5a8d0000 0x10000>;
  interrupts = <0 235 4>;
  interrupt-parent = <&gic>;
  clocks = <&can0_lpcg 1>,
    <&can0_lpcg 0>;
  clock-names = "ipg", "per";
  assigned-clocks = <&clk 105 2>;
  assigned-clock-rates = <40000000>;
  power-domains = <&pd 105>;

  fsl,clk-source= <0>;
  status = "disabled";
 };

 flexcan2: can@5a8e0000 {
  compatible = "fsl,imx8qxp-flexcan", "fsl,imx8qm-flexcan";
  reg = <0x5a8e0000 0x10000>;
  interrupts = <0 236 4>;
  interrupt-parent = <&gic>;




  clocks = <&can0_lpcg 1>,
    <&can0_lpcg 0>;
  clock-names = "ipg", "per";
  assigned-clocks = <&clk 105 2>;
  assigned-clock-rates = <40000000>;
  power-domains = <&pd 106>;

  fsl,clk-source = <0>;
  status = "disabled";
 };

 flexcan3: can@5a8f0000 {
  compatible = "fsl,imx8qxp-flexcan", "fsl,imx8qm-flexcan";
  reg = <0x5a8f0000 0x10000>;
  interrupts = <0 237 4>;
  interrupt-parent = <&gic>;




  clocks = <&can0_lpcg 1>,
    <&can0_lpcg 0>;
  clock-names = "ipg", "per";
  assigned-clocks = <&clk 105 2>;
  assigned-clock-rates = <40000000>;
  power-domains = <&pd 107>;

  fsl,clk-source = <0>;
  status = "disabled";
 };

 adc0_lpcg: clock-controller@5ac80000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5ac80000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 101 2>,
    <&dma_ipg_clk>;
  bit-offset = <0 16>;
  clock-output-names = "adc0_lpcg_clk",
         "adc0_lpcg_ipg_clk";
  power-domains = <&pd 101>;
 };

 adc1_lpcg: clock-controller@5ac90000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5ac90000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 102 2>,
    <&dma_ipg_clk>;
  bit-offset = <0 16>;
  clock-output-names = "adc1_lpcg_clk",
         "adc1_lpcg_ipg_clk";
  power-domains = <&pd 102>;
 };

 i2c0_lpcg: clock-controller@5ac00000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5ac00000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 96 2>,
    <&dma_ipg_clk>;
  bit-offset = <0 16>;
  clock-output-names = "i2c0_lpcg_clk",
         "i2c0_lpcg_ipg_clk";
  power-domains = <&pd 96>;
 };

 i2c1_lpcg: clock-controller@5ac10000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5ac10000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 97 2>,
    <&dma_ipg_clk>;
  bit-offset = <0 16>;
  clock-output-names = "i2c1_lpcg_clk",
         "i2c1_lpcg_ipg_clk";
  power-domains = <&pd 97>;
 };

 i2c2_lpcg: clock-controller@5ac20000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5ac20000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 98 2>,
    <&dma_ipg_clk>;
  bit-offset = <0 16>;
  clock-output-names = "i2c2_lpcg_clk",
         "i2c2_lpcg_ipg_clk";
  power-domains = <&pd 98>;
 };

 i2c3_lpcg: clock-controller@5ac30000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5ac30000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 99 2>,
    <&dma_ipg_clk>;
  bit-offset = <0 16>;
  clock-output-names = "i2c3_lpcg_clk",
         "i2c3_lpcg_ipg_clk";
  power-domains = <&pd 99>;
 };

 can0_lpcg: clock-controller@5acd0000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5acd0000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 105 2>,
    <&dma_ipg_clk>, <&dma_ipg_clk>;
  bit-offset = <0 16 20>;
  clock-output-names = "can0_lpcg_pe_clk",
         "can0_lpcg_ipg_clk",
         "can0_lpcg_chi_clk";
  power-domains = <&pd 105>;
 };

 i2c_rpbus_0: i2c-rpbus-0 {
  compatible = "fsl,i2c-rpbus";
  status = "disabled";
 };

 i2c_rpbus_1: i2c-rpbus-1 {
  compatible = "fsl,i2c-rpbus";
  status = "disabled";
 };

 i2c_rpbus_5: i2c-rpbus-5 {
  compatible = "fsl,i2c-rpbus";
  status = "disabled";
 };

 i2c_rpbus_12: i2c-rpbus-12 {
  compatible = "fsl,i2c-rpbus";
  status = "disabled";
 };

 i2c_rpbus_13: i2c-rpbus-13 {
  compatible = "fsl,i2c-rpbus";
  status = "disabled";
 };

 i2c_rpbus_14: i2c-rpbus-14 {
  compatible = "fsl,i2c-rpbus";
  status = "disabled";
 };

 i2c_rpbus_15: i2c-rpbus-15 {
  compatible = "fsl,i2c-rpbus";
  status = "disabled";
 };

 adma_pwm: pwm@5a190000 {
  compatible = "fsl,imx8qxp-pwm", "fsl,imx27-pwm";
  reg = <0x5a190000 0x1000>;
  clocks = <&adma_pwm_lpcg 0>, <&adma_pwm_lpcg 1>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 188 2>;
  assigned-clock-rates = <24000000>;
  #pwm-cells = <2>;
  power-domains = <&pd 188>;
  status = "disabled";
 };

 adma_pwm_lpcg: clock-controller@5a590000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a590000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 188 2>,
    <&dma_ipg_clk>;
  bit-offset = <0 16>;
  clock-output-names = "adma_pwm_lpcg_clk",
         "adma_pwm_lpcg_ipg_clk";
  power-domains = <&pd 188>;
  status = "disabled";
 };
};
# 8 "arch/arm64/boot/dts/freescale/imx8-ss-adma.dtsi" 2
# 153 "arch/arm64/boot/dts/freescale/imx8qxp-mek-inmate.dts" 2
# 1 "arch/arm64/boot/dts/freescale/imx8-ss-conn.dtsi" 1
# 9 "arch/arm64/boot/dts/freescale/imx8-ss-conn.dtsi"
conn_subsys: bus@5b000000 {
 compatible = "simple-bus";
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0x5b000000 0x0 0x5b000000 0x1000000>;

 conn_axi_clk: clock-conn-axi {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <333333333>;
  clock-output-names = "conn_axi_clk";
 };

 conn_ahb_clk: clock-conn-ahb {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <166666666>;
  clock-output-names = "conn_ahb_clk";
 };

 conn_ipg_clk: clock-conn-ipg {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <83333333>;
  clock-output-names = "conn_ipg_clk";
 };

 conn_bch_clk: clock-conn-bch {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <400000000>;
  clock-output-names = "conn_bch_clk";
 };

 usbotg1: usb@5b0d0000 {
  compatible = "fsl,imx8qm-usb", "fsl,imx7ulp-usb",
   "fsl,imx27-usb";
  reg = <0x5b0d0000 0x200>;
  interrupt-parent = <&gic>;
  interrupts = <0 267 4>;
  fsl,usbphy = <&usbphy1>;
  fsl,usbmisc = <&usbmisc1 0>;
  clocks = <&usb2_lpcg 0>;
  ahb-burst-config = <0x0>;
  tx-burst-size-dword = <0x10>;
  rx-burst-size-dword = <0x10>;
  power-domains = <&pd 259>;
  status = "disabled";
 };

 usbmisc1: usbmisc@5b0d0200 {
  #index-cells = <1>;
  compatible = "fsl,imx7ulp-usbmisc", "fsl,imx6q-usbmisc";
  reg = <0x5b0d0200 0x200>;
 };

 usbphy1: usbphy@0x5b100000 {
  compatible = "fsl,imx8qm-usbphy", "fsl,imx7ulp-usbphy",
   "fsl,imx6ul-usbphy", "fsl,imx23-usbphy";
  reg = <0x5b100000 0x1000>;
  clocks = <&usb2_lpcg 1>;
  power-domains = <&pd 261>;
  status = "disabled";
 };

 usdhc1: mmc@5b010000 {
  interrupt-parent = <&gic>;
  interrupts = <0 232 4>;
  reg = <0x5b010000 0x10000>;
  clocks = <&sdhc0_lpcg 1>,
    <&sdhc0_lpcg 0>,
    <&sdhc0_lpcg 2>;
  clock-names = "ipg", "per", "ahb";
  assigned-clocks = <&clk 248 2>;
  assigned-clock-rates = <400000000>;
  power-domains = <&pd 248>;
  fsl,tuning-start-tap = <20>;
  fsl,tuning-step= <2>;
  status = "disabled";
 };

 usdhc2: mmc@5b020000 {
  interrupt-parent = <&gic>;
  interrupts = <0 233 4>;
  reg = <0x5b020000 0x10000>;
  clocks = <&sdhc1_lpcg 1>,
    <&sdhc1_lpcg 0>,
    <&sdhc1_lpcg 2>;
  clock-names = "ipg", "per", "ahb";
  assigned-clocks = <&clk 249 2>;
  assigned-clock-rates = <200000000>;
  power-domains = <&pd 249>;
  fsl,tuning-start-tap = <20>;
  fsl,tuning-step= <2>;
  status = "disabled";
 };

 usdhc3: mmc@5b030000 {
  interrupt-parent = <&gic>;
  interrupts = <0 234 4>;
  reg = <0x5b030000 0x10000>;
  clocks = <&sdhc2_lpcg 1>,
    <&sdhc2_lpcg 0>,
    <&sdhc2_lpcg 2>;
  clock-names = "ipg", "per", "ahb";
  assigned-clocks = <&clk 250 2>;
  assigned-clock-rates = <200000000>;
  power-domains = <&pd 250>;
  fsl,tuning-start-tap = <20>;
  fsl,tuning-step= <2>;
  status = "disabled";
 };

 fec1: ethernet@5b040000 {
  reg = <0x5b040000 0x10000>;
  interrupts = <0 258 4>,
        <0 256 4>,
        <0 257 4>,
        <0 259 4>;
  clocks = <&enet0_lpcg 4>,
    <&enet0_lpcg 2>,
    <&enet0_lpcg 3>,
    <&enet0_lpcg 0>,
    <&enet0_lpcg 1>;
  clock-names = "ipg", "ahb", "enet_clk_ref", "ptp", "enet_2x_txclk";
  assigned-clocks = <&clk 251 2>,
      <&clk 251 25U>;
  assigned-clock-rates = <250000000>, <125000000>;
  fsl,num-tx-queues=<3>;
  fsl,num-rx-queues=<3>;
  power-domains = <&pd 251>;
  status = "disabled";
 };

 fec2: ethernet@5b050000 {
  reg = <0x5b050000 0x10000>;
  interrupts = <0 262 4>,
    <0 260 4>,
    <0 261 4>,
    <0 263 4>;
  clocks = <&enet1_lpcg 4>,
    <&enet1_lpcg 2>,
    <&enet1_lpcg 3>,
    <&enet1_lpcg 0>,
    <&enet1_lpcg 1>;
  clock-names = "ipg", "ahb", "enet_clk_ref", "ptp", "enet_2x_txclk";
  assigned-clocks = <&clk 252 2>,
      <&clk 252 25U>;
  assigned-clock-rates = <250000000>, <125000000>;
  fsl,num-tx-queues=<3>;
  fsl,num-rx-queues=<3>;
  power-domains = <&pd 252>;
  status = "disabled";
 };

 mlb: mlb@5b060000 {
  compatible = "fsl,imx8qxp-mlb150";
  reg = <0x5B060000 0x10000>;
  interrupt-parent = <&gic>;
  interrupts = <0 265 4>,
        <0 266 4>;
  clocks = <&mlb_lpcg 0>,
    <&mlb_lpcg 1>,
    <&mlb_lpcg 2>;
  clock-names = "mlb", "hclk", "ipg";
  power-domains = <&pd 253>;
  status = "disabled";
 };

 usb3phynop1: usb3-phy {
  compatible = "usb-nop-xceiv";
  clocks = <&usb3_lpcg 4>;
  clock-names = "main_clk";
  power-domains = <&pd 263>;
  status = "disabled";
 };

 usbotg3: usb3@5b110000 {
  compatible = "Cadence,usb3";
  reg = <0x5B110000 0x10000>,
   <0x5B130000 0x10000>,
   <0x5B140000 0x10000>,
   <0x5B160000 0x40000>,
   <0x5B120000 0x10000>;
  interrupt-parent = <&gic>;
  interrupts = <0 271 4>;
  clocks = <&usb3_lpcg 1>,
    <&usb3_lpcg 0>,
    <&usb3_lpcg 5>,
    <&usb3_lpcg 2>,
    <&usb3_lpcg 3>;
  clock-names = "usb3_lpm_clk", "usb3_bus_clk", "usb3_aclk",
   "usb3_ipg_clk", "usb3_core_pclk";
  assigned-clocks = <&clk 262 2>,
      <&clk 262 4>,
      <&clk 262 1>;
  assigned-clock-rates = <125000000>, <12000000>, <250000000>;
  power-domains = <&pd 262>;
  cdns3,usbphy = <&usb3phynop1>;
  status = "disabled";
 };


 sdhc0_lpcg: clock-controller@5b200000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5b200000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 248 2>,
    <&conn_ipg_clk>, <&conn_axi_clk>;
  bit-offset = <0 16 20>;
  clock-output-names = "sdhc0_lpcg_per_clk",
         "sdhc0_lpcg_ipg_clk",
         "sdhc0_lpcg_ahb_clk";
  power-domains = <&pd 248>;
 };

 sdhc1_lpcg: clock-controller@5b210000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5b210000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 249 2>,
    <&conn_ipg_clk>, <&conn_axi_clk>;
  bit-offset = <0 16 20>;
  clock-output-names = "sdhc1_lpcg_per_clk",
         "sdhc1_lpcg_ipg_clk",
         "sdhc1_lpcg_ahb_clk";
  power-domains = <&pd 249>;
 };

 sdhc2_lpcg: clock-controller@5b220000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5b220000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 250 2>,
    <&conn_ipg_clk>, <&conn_axi_clk>;
  bit-offset = <0 16 20>;
  clock-output-names = "sdhc2_lpcg_per_clk",
         "sdhc2_lpcg_ipg_clk",
         "sdhc2_lpcg_ahb_clk";
  power-domains = <&pd 250>;
 };

 enet0_lpcg: clock-controller@5b230000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5b230000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 251 2>,
    <&clk 251 2>,
    <&conn_axi_clk>,
    <&clk 251 24U>,
    <&conn_ipg_clk>,
    <&conn_ipg_clk>;
  bit-offset = <0 4 8 12 16 20>;
  clock-output-names = "enet0_lpcg_timer_clk",
         "enet0_lpcg_txc_sampling_clk",
         "enet0_lpcg_ahb_clk",
         "enet0_lpcg_rgmii_txc_clk",
         "enet0_lpcg_ipg_clk",
         "enet0_lpcg_ipg_s_clk";
  power-domains = <&pd 251>;
 };

 enet1_lpcg: clock-controller@5b240000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5b240000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 252 2>,
    <&clk 252 2>,
    <&conn_axi_clk>,
    <&clk 252 24U>,
    <&conn_ipg_clk>,
    <&conn_ipg_clk>;
  bit-offset = <0 4 8 12 16 20>;
  clock-output-names = "enet1_lpcg_timer_clk",
         "enet1_lpcg_txc_sampling_clk",
         "enet1_lpcg_ahb_clk",
         "enet1_lpcg_rgmii_txc_clk",
         "enet1_lpcg_ipg_clk",
         "enet1_lpcg_ipg_s_clk";
  power-domains = <&pd 252>;
 };

 mlb_lpcg: clock-controller@5b260000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5b260000 0x10000>;
  #clock-cells = <1>;
  clocks = <&conn_axi_clk>,
    <&conn_axi_clk>,
    <&conn_ipg_clk>;
  bit-offset = <0 20 16>;
  clock-output-names = "mlb_lpcg_clk",
         "mlb_lpcg_hclk",
         "mlb_lpcg_ipg_clk";
  power-domains = <&pd 253>;
 };

 usb2_lpcg: clock-controller@5b270000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5b270000 0x10000>;
  #clock-cells = <1>;
  clocks = <&conn_ahb_clk>, <&conn_ipg_clk>;
  bit-offset = <24 28>;
  clock-output-names = "usboh3_ahb_clk",
         "usboh3_phy_ipg_clk";
  power-domains = <&pd 261>;
 };

 usb3_lpcg: clock-controller@5b280000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5b280000 0x10000>;
  #clock-cells = <1>;
  bit-offset = <0 4 16 20 24 28>;
  clocks = <&clk 262 2>,
    <&clk 262 4>,
    <&conn_ipg_clk>,
    <&conn_ipg_clk>,
    <&conn_ipg_clk>,
    <&clk 262 1>;
  clock-output-names = "usb3_app_clk",
         "usb3_lpm_clk",
         "usb3_ipg_clk",
         "usb3_core_pclk",
         "usb3_phy_clk",
         "usb3_aclk";
  power-domains = <&pd 263>;
 };

 rawnand_0_lpcg: clock-controller@5b290000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5b290000 0x4>;
  #clock-cells = <1>;
  clocks = <&clk 265 2>,
    <&clk 265 1>,
    <&conn_axi_clk>,
    <&conn_axi_clk>;
  bit-offset = <0 4 16 20>;
  clock-output-names = "bch_clk",
         "gpmi_clk",
         "gpmi_apb_clk",
         "bch_apb_clk";
  power-domains = <&pd 265>;
 };

 rawnand_4_lpcg: clock-controller@5b290004 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5b290004 0x10000>;
  #clock-cells = <1>;
  clocks = <&conn_axi_clk>;
  bit-offset = <16>;
  clock-output-names = "apbhdma_hclk";
  power-domains = <&pd 265>;
 };

 dma_apbh: dma-apbh@5b810000 {
  compatible = "fsl,imx28-dma-apbh";
  reg = <0x5b810000 0x2000>;
  interrupts = <0 274 4>,
        <0 274 4>,
        <0 274 4>,
        <0 274 4>;
  interrupt-names = "gpmi0", "gpmi1", "gpmi2", "gpmi3";
  #dma-cells = <1>;
  dma-channels = <4>;
  clocks = <&rawnand_4_lpcg 0>;
  clock-names = "apbhdma_hclk";
  power-domains = <&pd 265>;
 };

 gpmi: gpmi-nand@5b812000{
  compatible = "fsl,imx8qxp-gpmi-nand";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0x5b812000 0x2000>, <0x5b814000 0x2000>;
  reg-names = "gpmi-nand", "bch";
  interrupts = <0 272 4>;
  interrupt-names = "bch";
  clocks = <&rawnand_0_lpcg 1>,
    <&rawnand_0_lpcg 2>,
    <&rawnand_0_lpcg 0>,
    <&rawnand_0_lpcg 3>;
  clock-names = "gpmi_clk", "gpmi_apb_clk",
         "bch_clk", "bch_apb_clk";
  dmas = <&dma_apbh 0>;
  dma-names = "rx-tx";
  power-domains = <&pd 265>;
  assigned-clocks = <&clk 265 1>;
  assigned-clock-rates = <50000000>;
  status = "disabled";
 };
};
# 154 "arch/arm64/boot/dts/freescale/imx8qxp-mek-inmate.dts" 2
};

# 1 "arch/arm64/boot/dts/freescale/imx8qxp-ss-lsio.dtsi" 1






&lsio_gpio0 {
 compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
};

&lsio_gpio1 {
 compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
};

&lsio_gpio2 {
 compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
};

&lsio_gpio3 {
 compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
};

&lsio_gpio4 {
 compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
};

&lsio_gpio5 {
 compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
};

&lsio_gpio6 {
 compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
};

&lsio_gpio7 {
 compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
};

&lsio_mu0 {
 compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu";
};

&lsio_mu1 {
 compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu";
};

&lsio_mu2 {
 compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu";
};

&lsio_mu3 {
 compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu";
};

&lsio_mu4 {
 compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu";
};
# 157 "arch/arm64/boot/dts/freescale/imx8qxp-mek-inmate.dts" 2
# 1 "arch/arm64/boot/dts/freescale/imx8qxp-ss-adma.dtsi" 1






&dma_ipg_clk {
 clock-frequency = <160000000>;
};

&audio_ipg_clk {
 clock-frequency = <160000000>;
};

&lpuart0 {
 compatible = "fsl,imx8qxp-lpuart", "fsl,imx7ulp-lpuart";
};

&lpuart1 {
 compatible = "fsl,imx8qxp-lpuart", "fsl,imx7ulp-lpuart";
};

&lpuart2 {
 compatible = "fsl,imx8qxp-lpuart", "fsl,imx7ulp-lpuart";
};

&lpuart3 {
 compatible = "fsl,imx8qxp-lpuart", "fsl,imx7ulp-lpuart";
};

&i2c0 {
 compatible = "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c";
};

&i2c1 {
 compatible = "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c";
};

&i2c2 {
 compatible = "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c";
};

&i2c3 {
 compatible = "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c";
};

&audio_subsys {

 dsp: dsp@596e8000 {
  compatible = "fsl,imx8qxp-dsp";
  reg = <0x596e8000 0x88000>;
  clocks = <&dsp_lpcg 1>,
    <&dsp_ram_lpcg 0>,
    <&dsp_lpcg 2>;
  clock-names = "ipg", "ocram", "core";
  fsl,dsp-firmware = "imx/dsp/hifi4.bin";
  power-domains = <&pd 226>,
    <&pd 235>,
    <&pd 512>,
    <&pd 513>,
    <&pd 322>;
  mbox-names = "txdb0", "txdb1",
   "rxdb0", "rxdb1";
  mboxes = <&lsio_mu13 2 0>,
   <&lsio_mu13 2 1>,
   <&lsio_mu13 3 0>,
   <&lsio_mu13 3 1>;
  status = "disabled";
 };
};

&dma_subsys {
 lcdif_mux_regs: mux-regs@5a170000 {
  compatible = "fsl,imx8qxp-lcdif-mux-regs", "syscon";
  reg = <0x5a170000 0x4>;
 };
};
# 158 "arch/arm64/boot/dts/freescale/imx8qxp-mek-inmate.dts" 2
# 1 "arch/arm64/boot/dts/freescale/imx8qxp-ss-conn.dtsi" 1






&usdhc1 {
 compatible = "fsl,imx8qxp-usdhc", "fsl,imx7d-usdhc";
};

&usdhc2 {
 compatible = "fsl,imx8qxp-usdhc", "fsl,imx7d-usdhc";
};

&fec1 {
 compatible = "fsl,imx8qxp-fec", "fsl,imx8qm-fec";
};

&fec2 {
 compatible = "fsl,imx8qxp-fec", "fsl,imx8qm-fec";
};
# 159 "arch/arm64/boot/dts/freescale/imx8qxp-mek-inmate.dts" 2

&edma0 {
 status = "disabled";
};

&edma1 {
 status = "disabled";
};

&acm {
 status = "disabled";
};

&iomuxc {
 pinctrl_lpuart2: lpuart2grp {
  fsl,pins = <
   113 0 0x06000020
   114 0 0x06000020
  >;
 };

 pinctrl_usdhc1: usdhc1grp {
  fsl,pins = <
   9 0 0x06000041
   10 0 0x00000021
   11 0 0x00000021
   12 0 0x00000021
   13 0 0x00000021
   14 0 0x00000021
   16 0 0x00000021
   17 0 0x00000021
   18 0 0x00000021
   19 0 0x00000021
   20 0 0x00000041
  >;
 };
};

&usdhc1 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc1>;
 bus-width = <8>;
 non-removable;
 status = "okay";
};

&lsio_mu1 {
 status = "disabled";
};

&lsio_mu2 {
 status = "okay";
};

&lsio_gpio0 {
 status = "disabled";
};

&lsio_gpio1 {
 status = "disabled";
};

&lsio_gpio2 {
 status = "disabled";
};

&lsio_gpio3 {
 status = "disabled";
};

&lsio_gpio4 {
 status = "disabled";
};

&lsio_gpio5 {
 status = "disabled";
};

&lsio_gpio6 {
 status = "disabled";
};

&lsio_gpio7 {
 status = "disabled";
};

&lpuart2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lpuart2>;
 status = "okay";
 /delete-property/ dma-names;
 /delete-property/ dmas;
};

/delete-node/ &lpuart0;
