[![Build Status](https://travis-ci.org/rggen/rggen-systemverilog.svg?branch=master)](https://travis-ci.org/rggen/rggen-systemverilog)
[![Maintainability](https://api.codeclimate.com/v1/badges/88086c5be538a1564a35/maintainability)](https://codeclimate.com/github/rggen/rggen-systemverilog/maintainability)
[![codecov](https://codecov.io/gh/rggen/rggen-systemverilog/branch/master/graph/badge.svg)](https://codecov.io/gh/rggen/rggen-systemverilog)
[![Quality Gate Status](https://sonarcloud.io/api/project_badges/measure?project=rggen_rggen-systemverilog&metric=alert_status)](https://sonarcloud.io/dashboard?id=rggen_rggen-systemverilog)

# RgGen::SystemVerilog

RgGen::SystemVerilog provides for features listed below:

* Structure for defining SystemVerilog RTL and UVM RAL model writers
* Convience APIs for SystemVerilog code
    * Declaring signals, ports and variables
    * Generating code to define module, class and package
    * Etc.

## Installation

During RgGen installation, RgGen::SytemVerilog will also be installed automatically.

```
$ gem install rggen
```

If you want to install RgGen::SytemVerilog only, use the command below:

```
$ gem isntall rggen-systemverilog
```

## Contact

Feedbacks, bug reports, questions and etc. are wellcome! You can post them by using following ways:

* [GitHub Issue Tracker](https://github.com/rggen/rggen-systemverilog/issues)
* [Mail](mailto:taichi730@gmail.com)

## Copyright & License

Copyright &copy; 2019 Taichi Ishitani. RgGen::SpreadsheetLoader is licensed under the [MIT License](https://opensource.org/licenses/MIT), see [LICENSE](LICENSE) for futher details.

## Code of Conduct

Everyone interacting in the RgGen projectâ€™s codebases, issue trackers, chat rooms and mailing lists is expected to follow the [code of conduct](https://github.com/rggen/rggen-systemverilog/blob/master/CODE_OF_CONDUCT.md).
