
W02C endurance controller.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  00001b26  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001ab2  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000095  00800100  00800100  00001b26  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001b26  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001b58  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000c8  00000000  00000000  00001b98  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000113a  00000000  00000000  00001c60  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000a9d  00000000  00000000  00002d9a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000c5c  00000000  00000000  00003837  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000024c  00000000  00000000  00004494  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000834  00000000  00000000  000046e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000004a4  00000000  00000000  00004f14  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000088  00000000  00000000  000053b8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2e 00 	jmp	0x5c	; 0x5c <__ctors_end>
       4:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
       8:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
       c:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
      10:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
      14:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
      18:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
      1c:	0c 94 a6 00 	jmp	0x14c	; 0x14c <__vector_7>
      20:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
      24:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
      28:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
      2c:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__vector_11>
      30:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
      34:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
      38:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
      3c:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
      40:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
      44:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
      48:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
      4c:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
      50:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
      54:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>
      58:	0c 94 40 00 	jmp	0x80	; 0x80 <__bad_interrupt>

0000005c <__ctors_end>:
      5c:	11 24       	eor	r1, r1
      5e:	1f be       	out	0x3f, r1	; 63
      60:	cf ef       	ldi	r28, 0xFF	; 255
      62:	d4 e0       	ldi	r29, 0x04	; 4
      64:	de bf       	out	0x3e, r29	; 62
      66:	cd bf       	out	0x3d, r28	; 61

00000068 <__do_clear_bss>:
      68:	21 e0       	ldi	r18, 0x01	; 1
      6a:	a0 e0       	ldi	r26, 0x00	; 0
      6c:	b1 e0       	ldi	r27, 0x01	; 1
      6e:	01 c0       	rjmp	.+2      	; 0x72 <.do_clear_bss_start>

00000070 <.do_clear_bss_loop>:
      70:	1d 92       	st	X+, r1

00000072 <.do_clear_bss_start>:
      72:	a5 39       	cpi	r26, 0x95	; 149
      74:	b2 07       	cpc	r27, r18
      76:	e1 f7       	brne	.-8      	; 0x70 <.do_clear_bss_loop>
      78:	0e 94 4c 01 	call	0x298	; 0x298 <main>
      7c:	0c 94 57 0d 	jmp	0x1aae	; 0x1aae <_exit>

00000080 <__bad_interrupt>:
      80:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000084 <init_ports>:
      84:	8f ef       	ldi	r24, 0xFF	; 255
      86:	8a b9       	out	0x0a, r24	; 10
      88:	87 b9       	out	0x07, r24	; 7
      8a:	25 9a       	sbi	0x04, 5	; 4
      8c:	26 9a       	sbi	0x04, 6	; 4
      8e:	11 b8       	out	0x01, r1	; 1
      90:	6a 98       	cbi	0x0d, 2	; 13
      92:	6b 98       	cbi	0x0d, 3	; 13
      94:	6c 98       	cbi	0x0d, 4	; 13
      96:	73 9a       	sbi	0x0e, 3	; 14
      98:	72 9a       	sbi	0x0e, 2	; 14
      9a:	82 b9       	out	0x02, r24	; 2
      9c:	08 95       	ret

0000009e <init_timer>:
      9e:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__DATA_REGION_ORIGIN__+0x20>
      a2:	e1 e8       	ldi	r30, 0x81	; 129
      a4:	f0 e0       	ldi	r31, 0x00	; 0
      a6:	80 81       	ld	r24, Z
      a8:	88 60       	ori	r24, 0x08	; 8
      aa:	80 83       	st	Z, r24
      ac:	ef e6       	ldi	r30, 0x6F	; 111
      ae:	f0 e0       	ldi	r31, 0x00	; 0
      b0:	80 81       	ld	r24, Z
      b2:	82 60       	ori	r24, 0x02	; 2
      b4:	80 83       	st	Z, r24
      b6:	10 92 89 00 	sts	0x0089, r1	; 0x800089 <__DATA_REGION_ORIGIN__+0x29>
      ba:	10 92 88 00 	sts	0x0088, r1	; 0x800088 <__DATA_REGION_ORIGIN__+0x28>
      be:	84 b5       	in	r24, 0x24	; 36
      c0:	82 60       	ori	r24, 0x02	; 2
      c2:	84 bd       	out	0x24, r24	; 36
      c4:	ee e6       	ldi	r30, 0x6E	; 110
      c6:	f0 e0       	ldi	r31, 0x00	; 0
      c8:	80 81       	ld	r24, Z
      ca:	81 60       	ori	r24, 0x01	; 1
      cc:	80 83       	st	Z, r24
      ce:	08 95       	ret

000000d0 <__vector_11>:

volatile uint32_t timer0_100ms = 0;
uint32_t ctr_100ms_int =0;

ISR(TIMER0_OVF_vect)
{
      d0:	1f 92       	push	r1
      d2:	0f 92       	push	r0
      d4:	0f b6       	in	r0, 0x3f	; 63
      d6:	0f 92       	push	r0
      d8:	11 24       	eor	r1, r1
      da:	2f 93       	push	r18
      dc:	8f 93       	push	r24
      de:	9f 93       	push	r25
	timer_main_ovf++;
      e0:	80 91 47 01 	lds	r24, 0x0147	; 0x800147 <timer_main_ovf>
      e4:	90 91 48 01 	lds	r25, 0x0148	; 0x800148 <timer_main_ovf+0x1>
      e8:	01 96       	adiw	r24, 0x01	; 1
      ea:	90 93 48 01 	sts	0x0148, r25	; 0x800148 <timer_main_ovf+0x1>
      ee:	80 93 47 01 	sts	0x0147, r24	; 0x800147 <timer_main_ovf>
	timer_main_ovf -= timer_main_ovf_dec;
      f2:	20 91 64 01 	lds	r18, 0x0164	; 0x800164 <timer_main_ovf_dec>
      f6:	80 91 47 01 	lds	r24, 0x0147	; 0x800147 <timer_main_ovf>
      fa:	90 91 48 01 	lds	r25, 0x0148	; 0x800148 <timer_main_ovf+0x1>
      fe:	82 1b       	sub	r24, r18
     100:	91 09       	sbc	r25, r1
     102:	90 93 48 01 	sts	0x0148, r25	; 0x800148 <timer_main_ovf+0x1>
     106:	80 93 47 01 	sts	0x0147, r24	; 0x800147 <timer_main_ovf>
	timer_main_ovf_dec = 0;
     10a:	10 92 64 01 	sts	0x0164, r1	; 0x800164 <timer_main_ovf_dec>
	interrupts_timer_main_ovf_ctr++;
     10e:	80 91 62 01 	lds	r24, 0x0162	; 0x800162 <interrupts_timer_main_ovf_ctr>
     112:	90 91 63 01 	lds	r25, 0x0163	; 0x800163 <interrupts_timer_main_ovf_ctr+0x1>
     116:	01 96       	adiw	r24, 0x01	; 1
     118:	90 93 63 01 	sts	0x0163, r25	; 0x800163 <interrupts_timer_main_ovf_ctr+0x1>
     11c:	80 93 62 01 	sts	0x0162, r24	; 0x800162 <interrupts_timer_main_ovf_ctr>
	interrupts_timer_main_ovf_ctr -= interrupts_timer_main_ovf_dec;
     120:	20 91 46 01 	lds	r18, 0x0146	; 0x800146 <interrupts_timer_main_ovf_dec>
     124:	80 91 62 01 	lds	r24, 0x0162	; 0x800162 <interrupts_timer_main_ovf_ctr>
     128:	90 91 63 01 	lds	r25, 0x0163	; 0x800163 <interrupts_timer_main_ovf_ctr+0x1>
     12c:	82 1b       	sub	r24, r18
     12e:	91 09       	sbc	r25, r1
     130:	90 93 63 01 	sts	0x0163, r25	; 0x800163 <interrupts_timer_main_ovf_ctr+0x1>
     134:	80 93 62 01 	sts	0x0162, r24	; 0x800162 <interrupts_timer_main_ovf_ctr>
	interrupts_timer_main_ovf_dec = 0;
     138:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <interrupts_timer_main_ovf_dec>
}
     13c:	9f 91       	pop	r25
     13e:	8f 91       	pop	r24
     140:	2f 91       	pop	r18
     142:	0f 90       	pop	r0
     144:	0f be       	out	0x3f, r0	; 63
     146:	0f 90       	pop	r0
     148:	1f 90       	pop	r1
     14a:	18 95       	reti

0000014c <__vector_7>:

ISR(TIMER1_COMPA_vect)
{
     14c:	1f 92       	push	r1
     14e:	0f 92       	push	r0
     150:	0f b6       	in	r0, 0x3f	; 63
     152:	0f 92       	push	r0
     154:	11 24       	eor	r1, r1
     156:	cf 92       	push	r12
     158:	df 92       	push	r13
     15a:	ef 92       	push	r14
     15c:	ff 92       	push	r15
     15e:	2f 93       	push	r18
     160:	3f 93       	push	r19
     162:	4f 93       	push	r20
     164:	5f 93       	push	r21
     166:	6f 93       	push	r22
     168:	7f 93       	push	r23
     16a:	8f 93       	push	r24
     16c:	9f 93       	push	r25
     16e:	af 93       	push	r26
     170:	bf 93       	push	r27
     172:	ef 93       	push	r30
     174:	ff 93       	push	r31
 	if (CHECKBIT(flag_motor2, MOTOR_2_DIR_CW))
     176:	80 91 93 01 	lds	r24, 0x0193	; 0x800193 <flag_motor2>
     17a:	80 ff       	sbrs	r24, 0
     17c:	3d c0       	rjmp	.+122    	; 0x1f8 <__vector_7+0xac>
 	{
		TOGGLE_PIN(cw_port);
     17e:	95 b1       	in	r25, 0x05	; 5
     180:	80 e2       	ldi	r24, 0x20	; 32
     182:	89 27       	eor	r24, r25
     184:	85 b9       	out	0x05, r24	; 5
		cw_pulse_ctr++;
     186:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <cw_pulse_ctr>
     18a:	90 91 0d 01 	lds	r25, 0x010D	; 0x80010d <cw_pulse_ctr+0x1>
     18e:	a0 91 0e 01 	lds	r26, 0x010E	; 0x80010e <cw_pulse_ctr+0x2>
     192:	b0 91 0f 01 	lds	r27, 0x010F	; 0x80010f <cw_pulse_ctr+0x3>
     196:	01 96       	adiw	r24, 0x01	; 1
     198:	a1 1d       	adc	r26, r1
     19a:	b1 1d       	adc	r27, r1
     19c:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <cw_pulse_ctr>
     1a0:	90 93 0d 01 	sts	0x010D, r25	; 0x80010d <cw_pulse_ctr+0x1>
     1a4:	a0 93 0e 01 	sts	0x010E, r26	; 0x80010e <cw_pulse_ctr+0x2>
     1a8:	b0 93 0f 01 	sts	0x010F, r27	; 0x80010f <cw_pulse_ctr+0x3>
		if(cw_pulse_ctr>=(cw_setcnt_val*1000) && CHECKBIT(flag_switch, flag_start))
     1ac:	20 91 3e 01 	lds	r18, 0x013E	; 0x80013e <cw_setcnt_val>
     1b0:	30 91 3f 01 	lds	r19, 0x013F	; 0x80013f <cw_setcnt_val+0x1>
     1b4:	40 91 40 01 	lds	r20, 0x0140	; 0x800140 <cw_setcnt_val+0x2>
     1b8:	50 91 41 01 	lds	r21, 0x0141	; 0x800141 <cw_setcnt_val+0x3>
     1bc:	c0 90 0c 01 	lds	r12, 0x010C	; 0x80010c <cw_pulse_ctr>
     1c0:	d0 90 0d 01 	lds	r13, 0x010D	; 0x80010d <cw_pulse_ctr+0x1>
     1c4:	e0 90 0e 01 	lds	r14, 0x010E	; 0x80010e <cw_pulse_ctr+0x2>
     1c8:	f0 90 0f 01 	lds	r15, 0x010F	; 0x80010f <cw_pulse_ctr+0x3>
     1cc:	a8 ee       	ldi	r26, 0xE8	; 232
     1ce:	b3 e0       	ldi	r27, 0x03	; 3
     1d0:	0e 94 3d 0d 	call	0x1a7a	; 0x1a7a <__muluhisi3>
     1d4:	c6 16       	cp	r12, r22
     1d6:	d7 06       	cpc	r13, r23
     1d8:	e8 06       	cpc	r14, r24
     1da:	f9 06       	cpc	r15, r25
     1dc:	08 f4       	brcc	.+2      	; 0x1e0 <__vector_7+0x94>
     1de:	47 c0       	rjmp	.+142    	; 0x26e <__vector_7+0x122>
     1e0:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <flag_switch>
     1e4:	80 ff       	sbrs	r24, 0
     1e6:	43 c0       	rjmp	.+134    	; 0x26e <__vector_7+0x122>
		{
			if (!CHECKBIT(PINB,5))	//checks if cw_port/ccw_port is low  
     1e8:	1d 99       	sbic	0x03, 5	; 3
     1ea:	41 c0       	rjmp	.+130    	; 0x26e <__vector_7+0x122>
			{
				CLEARBIT(TCCR1B, CS11); // timer stopped
     1ec:	e1 e8       	ldi	r30, 0x81	; 129
     1ee:	f0 e0       	ldi	r31, 0x00	; 0
     1f0:	80 81       	ld	r24, Z
     1f2:	8d 7f       	andi	r24, 0xFD	; 253
     1f4:	80 83       	st	Z, r24
     1f6:	3b c0       	rjmp	.+118    	; 0x26e <__vector_7+0x122>
			}
		}
	}
 	else 
	{
		TOGGLE_PIN(ccw_port);
     1f8:	95 b1       	in	r25, 0x05	; 5
     1fa:	80 e4       	ldi	r24, 0x40	; 64
     1fc:	89 27       	eor	r24, r25
     1fe:	85 b9       	out	0x05, r24	; 5
		ccw_pulse_ctr++;
     200:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <ccw_pulse_ctr>
     204:	90 91 09 01 	lds	r25, 0x0109	; 0x800109 <ccw_pulse_ctr+0x1>
     208:	a0 91 0a 01 	lds	r26, 0x010A	; 0x80010a <ccw_pulse_ctr+0x2>
     20c:	b0 91 0b 01 	lds	r27, 0x010B	; 0x80010b <ccw_pulse_ctr+0x3>
     210:	01 96       	adiw	r24, 0x01	; 1
     212:	a1 1d       	adc	r26, r1
     214:	b1 1d       	adc	r27, r1
     216:	80 93 08 01 	sts	0x0108, r24	; 0x800108 <ccw_pulse_ctr>
     21a:	90 93 09 01 	sts	0x0109, r25	; 0x800109 <ccw_pulse_ctr+0x1>
     21e:	a0 93 0a 01 	sts	0x010A, r26	; 0x80010a <ccw_pulse_ctr+0x2>
     222:	b0 93 0b 01 	sts	0x010B, r27	; 0x80010b <ccw_pulse_ctr+0x3>
		if(ccw_pulse_ctr>=(ccw_setcnt_val*1000) && CHECKBIT(flag_switch, flag_start))
     226:	20 91 56 01 	lds	r18, 0x0156	; 0x800156 <ccw_setcnt_val>
     22a:	30 91 57 01 	lds	r19, 0x0157	; 0x800157 <ccw_setcnt_val+0x1>
     22e:	40 91 58 01 	lds	r20, 0x0158	; 0x800158 <ccw_setcnt_val+0x2>
     232:	50 91 59 01 	lds	r21, 0x0159	; 0x800159 <ccw_setcnt_val+0x3>
     236:	c0 90 08 01 	lds	r12, 0x0108	; 0x800108 <ccw_pulse_ctr>
     23a:	d0 90 09 01 	lds	r13, 0x0109	; 0x800109 <ccw_pulse_ctr+0x1>
     23e:	e0 90 0a 01 	lds	r14, 0x010A	; 0x80010a <ccw_pulse_ctr+0x2>
     242:	f0 90 0b 01 	lds	r15, 0x010B	; 0x80010b <ccw_pulse_ctr+0x3>
     246:	a8 ee       	ldi	r26, 0xE8	; 232
     248:	b3 e0       	ldi	r27, 0x03	; 3
     24a:	0e 94 3d 0d 	call	0x1a7a	; 0x1a7a <__muluhisi3>
     24e:	c6 16       	cp	r12, r22
     250:	d7 06       	cpc	r13, r23
     252:	e8 06       	cpc	r14, r24
     254:	f9 06       	cpc	r15, r25
     256:	58 f0       	brcs	.+22     	; 0x26e <__vector_7+0x122>
     258:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <flag_switch>
     25c:	80 ff       	sbrs	r24, 0
     25e:	07 c0       	rjmp	.+14     	; 0x26e <__vector_7+0x122>
		{
			if(!CHECKBIT(PINB,6))   //checks if ccw_port/ccw_port is low  
     260:	1e 99       	sbic	0x03, 6	; 3
     262:	05 c0       	rjmp	.+10     	; 0x26e <__vector_7+0x122>
			{
				CLEARBIT(TCCR1B, CS11); // timer stopped
     264:	e1 e8       	ldi	r30, 0x81	; 129
     266:	f0 e0       	ldi	r31, 0x00	; 0
     268:	80 81       	ld	r24, Z
     26a:	8d 7f       	andi	r24, 0xFD	; 253
     26c:	80 83       	st	Z, r24
			}
		}
	}
	
}
     26e:	ff 91       	pop	r31
     270:	ef 91       	pop	r30
     272:	bf 91       	pop	r27
     274:	af 91       	pop	r26
     276:	9f 91       	pop	r25
     278:	8f 91       	pop	r24
     27a:	7f 91       	pop	r23
     27c:	6f 91       	pop	r22
     27e:	5f 91       	pop	r21
     280:	4f 91       	pop	r20
     282:	3f 91       	pop	r19
     284:	2f 91       	pop	r18
     286:	ff 90       	pop	r15
     288:	ef 90       	pop	r14
     28a:	df 90       	pop	r13
     28c:	cf 90       	pop	r12
     28e:	0f 90       	pop	r0
     290:	0f be       	out	0x3f, r0	; 63
     292:	0f 90       	pop	r0
     294:	1f 90       	pop	r1
     296:	18 95       	reti

00000298 <main>:

int main(void)
{
 
 init_ports();
     298:	0e 94 42 00 	call	0x84	; 0x84 <init_ports>
 init_timer();
     29c:	0e 94 4f 00 	call	0x9e	; 0x9e <init_timer>
 
 PORTD = 0xff;
     2a0:	8f ef       	ldi	r24, 0xFF	; 255
     2a2:	8b b9       	out	0x0b, r24	; 11
 PORTC = 0xff;
     2a4:	88 b9       	out	0x08, r24	; 8
 SETBIT(flag_switch, flag_stop);
     2a6:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <flag_switch>
     2aa:	82 60       	ori	r24, 0x02	; 2
     2ac:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <flag_switch>
 CLEARBIT(flag_switch, flag_start);
     2b0:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <flag_switch>
     2b4:	8e 7f       	andi	r24, 0xFE	; 254
     2b6:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <flag_switch>
 SETBIT(flag_motor2, MOTOR_2_DIR_CW);
     2ba:	80 91 93 01 	lds	r24, 0x0193	; 0x800193 <flag_motor2>
     2be:	81 60       	ori	r24, 0x01	; 1
     2c0:	80 93 93 01 	sts	0x0193, r24	; 0x800193 <flag_motor2>
 flag_motor_1 = MOTOR_1_IDLE;
     2c4:	10 92 94 01 	sts	0x0194, r1	; 0x800194 <flag_motor_1>
 sei();
     2c8:	78 94       	sei
 cw_setcnt_val_temp = 200;
 ccw_setcnt_val_temp = 200;
 cyc_cnt_val_temp = 200;
 ramp_time_val_temp = 1;	// sec*/

 dead_time_val_temp = 0.2;  // sec
     2ca:	8d ec       	ldi	r24, 0xCD	; 205
     2cc:	9c ec       	ldi	r25, 0xCC	; 204
     2ce:	ac e4       	ldi	r26, 0x4C	; 76
     2d0:	be e3       	ldi	r27, 0x3E	; 62
     2d2:	80 93 6d 01 	sts	0x016D, r24	; 0x80016d <dead_time_val_temp>
     2d6:	90 93 6e 01 	sts	0x016E, r25	; 0x80016e <dead_time_val_temp+0x1>
     2da:	a0 93 6f 01 	sts	0x016F, r26	; 0x80016f <dead_time_val_temp+0x2>
     2de:	b0 93 70 01 	sts	0x0170, r27	; 0x800170 <dead_time_val_temp+0x3>
					timer0_100ms+=main_time_diff;
					if (timer0_100ms >= TIMER0_100MS)
					{
						timer0_100ms = 0;
						motor_deceleration();
						if(!CHECKBIT(TCCR1B, CS11)) // if timer is stopped
     2e2:	c1 e8       	ldi	r28, 0x81	; 129
     2e4:	d0 e0       	ldi	r29, 0x00	; 0
										CLEARBIT(flag_switch, flag_start);
										CLEARBIT(flag_switch, flag_param_saved);
										SETBIT(flag_motor2, MOTOR_2_DIR_CW);
									}
								}
								FLIPBIT(flag_motor2, MOTOR_2_DIR_CW);
     2e6:	ee 24       	eor	r14, r14
     2e8:	e3 94       	inc	r14
					}
				break;
				case MOTOR_1_OPRTNG_SPD:
					if (motor_operating_spd())
					{
						flag_motor_1 = MOTOR_1_DECEL;
     2ea:	68 94       	set
     2ec:	ff 24       	eor	r15, r15
     2ee:	f2 f8       	bld	r15, 2
										CLEARBIT(flag_switch, flag_start);
										CLEARBIT(flag_switch, flag_param_saved);
										SETBIT(flag_motor2, MOTOR_2_DIR_CW);
									}
								}
								FLIPBIT(flag_motor2, MOTOR_2_DIR_CW);
     2f0:	0e 2d       	mov	r16, r14
					{
						timer0_100ms+= main_time_diff;
						if (timer0_100ms >= dead_time_val*TIMER0_100MS*10)
						{
							timer0_100ms = 0;
							flag_motor_1 = MOTOR_1_ACCEL;
     2f2:	12 e0       	ldi	r17, 0x02	; 2
 dead_time_val_temp = 0.2;  // sec

 
    while (1) 
    {	
		main_time_tick = TCNT0;
     2f4:	86 b5       	in	r24, 0x26	; 38
     2f6:	28 2f       	mov	r18, r24
     2f8:	30 e0       	ldi	r19, 0x00	; 0
     2fa:	30 93 1d 01 	sts	0x011D, r19	; 0x80011d <main_time_tick+0x1>
     2fe:	20 93 1c 01 	sts	0x011C, r18	; 0x80011c <main_time_tick>
		if((main_time_prev > main_time_tick) && (!interrupts_timer_main_ovf_ctr))
     302:	90 e0       	ldi	r25, 0x00	; 0
     304:	a0 e0       	ldi	r26, 0x00	; 0
     306:	b0 e0       	ldi	r27, 0x00	; 0
     308:	40 91 14 01 	lds	r20, 0x0114	; 0x800114 <main_time_prev>
     30c:	50 91 15 01 	lds	r21, 0x0115	; 0x800115 <main_time_prev+0x1>
     310:	60 91 16 01 	lds	r22, 0x0116	; 0x800116 <main_time_prev+0x2>
     314:	70 91 17 01 	lds	r23, 0x0117	; 0x800117 <main_time_prev+0x3>
     318:	84 17       	cp	r24, r20
     31a:	95 07       	cpc	r25, r21
     31c:	a6 07       	cpc	r26, r22
     31e:	b7 07       	cpc	r27, r23
     320:	f0 f4       	brcc	.+60     	; 0x35e <main+0xc6>
     322:	80 91 62 01 	lds	r24, 0x0162	; 0x800162 <interrupts_timer_main_ovf_ctr>
     326:	90 91 63 01 	lds	r25, 0x0163	; 0x800163 <interrupts_timer_main_ovf_ctr+0x1>
     32a:	89 2b       	or	r24, r25
     32c:	c1 f4       	brne	.+48     	; 0x35e <main+0xc6>
		{
			interrupts_timer_main_ovf_dec++;
     32e:	80 91 46 01 	lds	r24, 0x0146	; 0x800146 <interrupts_timer_main_ovf_dec>
     332:	8f 5f       	subi	r24, 0xFF	; 255
     334:	80 93 46 01 	sts	0x0146, r24	; 0x800146 <interrupts_timer_main_ovf_dec>
			main_ovf_ctr = interrupts_timer_main_ovf_dec+interrupts_timer_main_ovf_ctr;
     338:	20 91 46 01 	lds	r18, 0x0146	; 0x800146 <interrupts_timer_main_ovf_dec>
     33c:	80 91 62 01 	lds	r24, 0x0162	; 0x800162 <interrupts_timer_main_ovf_ctr>
     340:	90 91 63 01 	lds	r25, 0x0163	; 0x800163 <interrupts_timer_main_ovf_ctr+0x1>
     344:	82 0f       	add	r24, r18
     346:	91 1d       	adc	r25, r1
     348:	a0 e0       	ldi	r26, 0x00	; 0
     34a:	b0 e0       	ldi	r27, 0x00	; 0
     34c:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <main_ovf_ctr>
     350:	90 93 19 01 	sts	0x0119, r25	; 0x800119 <main_ovf_ctr+0x1>
     354:	a0 93 1a 01 	sts	0x011A, r26	; 0x80011a <main_ovf_ctr+0x2>
     358:	b0 93 1b 01 	sts	0x011B, r27	; 0x80011b <main_ovf_ctr+0x3>
     35c:	19 c0       	rjmp	.+50     	; 0x390 <main+0xf8>
		}
		else
		{
			main_ovf_ctr = interrupts_timer_main_ovf_ctr;
     35e:	20 91 62 01 	lds	r18, 0x0162	; 0x800162 <interrupts_timer_main_ovf_ctr>
     362:	30 91 63 01 	lds	r19, 0x0163	; 0x800163 <interrupts_timer_main_ovf_ctr+0x1>
     366:	c9 01       	movw	r24, r18
     368:	a0 e0       	ldi	r26, 0x00	; 0
     36a:	b0 e0       	ldi	r27, 0x00	; 0
     36c:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <main_ovf_ctr>
     370:	90 93 19 01 	sts	0x0119, r25	; 0x800119 <main_ovf_ctr+0x1>
     374:	a0 93 1a 01 	sts	0x011A, r26	; 0x80011a <main_ovf_ctr+0x2>
     378:	b0 93 1b 01 	sts	0x011B, r27	; 0x80011b <main_ovf_ctr+0x3>
			interrupts_timer_main_ovf_ctr -= main_ovf_ctr;
     37c:	80 91 62 01 	lds	r24, 0x0162	; 0x800162 <interrupts_timer_main_ovf_ctr>
     380:	90 91 63 01 	lds	r25, 0x0163	; 0x800163 <interrupts_timer_main_ovf_ctr+0x1>
     384:	82 1b       	sub	r24, r18
     386:	93 0b       	sbc	r25, r19
     388:	90 93 63 01 	sts	0x0163, r25	; 0x800163 <interrupts_timer_main_ovf_ctr+0x1>
     38c:	80 93 62 01 	sts	0x0162, r24	; 0x800162 <interrupts_timer_main_ovf_ctr>
		}
		main_time_curr = (main_ovf_ctr*INTERRUPTS_TIMER_MAIN_OCR)+main_time_tick;
     390:	80 90 1c 01 	lds	r8, 0x011C	; 0x80011c <main_time_tick>
     394:	90 90 1d 01 	lds	r9, 0x011D	; 0x80011d <main_time_tick+0x1>
     398:	a1 2c       	mov	r10, r1
     39a:	b1 2c       	mov	r11, r1
		main_time_diff = main_time_curr - main_time_prev;
     39c:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <main_ovf_ctr>
     3a0:	90 91 19 01 	lds	r25, 0x0119	; 0x800119 <main_ovf_ctr+0x1>
     3a4:	a0 91 1a 01 	lds	r26, 0x011A	; 0x80011a <main_ovf_ctr+0x2>
     3a8:	b0 91 1b 01 	lds	r27, 0x011B	; 0x80011b <main_ovf_ctr+0x3>
     3ac:	ba 2f       	mov	r27, r26
     3ae:	a9 2f       	mov	r26, r25
     3b0:	98 2f       	mov	r25, r24
     3b2:	88 27       	eor	r24, r24
     3b4:	88 0d       	add	r24, r8
     3b6:	99 1d       	adc	r25, r9
     3b8:	aa 1d       	adc	r26, r10
     3ba:	bb 1d       	adc	r27, r11
     3bc:	40 90 14 01 	lds	r4, 0x0114	; 0x800114 <main_time_prev>
     3c0:	50 90 15 01 	lds	r5, 0x0115	; 0x800115 <main_time_prev+0x1>
     3c4:	60 90 16 01 	lds	r6, 0x0116	; 0x800116 <main_time_prev+0x2>
     3c8:	70 90 17 01 	lds	r7, 0x0117	; 0x800117 <main_time_prev+0x3>
     3cc:	bc 01       	movw	r22, r24
     3ce:	cd 01       	movw	r24, r26
     3d0:	64 19       	sub	r22, r4
     3d2:	75 09       	sbc	r23, r5
     3d4:	86 09       	sbc	r24, r6
     3d6:	97 09       	sbc	r25, r7
     3d8:	60 93 10 01 	sts	0x0110, r22	; 0x800110 <main_time_diff>
     3dc:	70 93 11 01 	sts	0x0111, r23	; 0x800111 <main_time_diff+0x1>
     3e0:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <main_time_diff+0x2>
     3e4:	90 93 13 01 	sts	0x0113, r25	; 0x800113 <main_time_diff+0x3>
		main_time_prev = main_time_tick;
     3e8:	80 92 14 01 	sts	0x0114, r8	; 0x800114 <main_time_prev>
     3ec:	90 92 15 01 	sts	0x0115, r9	; 0x800115 <main_time_prev+0x1>
     3f0:	a0 92 16 01 	sts	0x0116, r10	; 0x800116 <main_time_prev+0x2>
     3f4:	b0 92 17 01 	sts	0x0117, r11	; 0x800117 <main_time_prev+0x3>
	
		thumbwheel_read(main_time_diff);
     3f8:	0e 94 a5 04 	call	0x94a	; 0x94a <thumbwheel_read>
		switches_read(main_time_diff);		
     3fc:	60 91 10 01 	lds	r22, 0x0110	; 0x800110 <main_time_diff>
     400:	70 91 11 01 	lds	r23, 0x0111	; 0x800111 <main_time_diff+0x1>
     404:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <main_time_diff+0x2>
     408:	90 91 13 01 	lds	r25, 0x0113	; 0x800113 <main_time_diff+0x3>
     40c:	0e 94 69 06 	call	0xcd2	; 0xcd2 <switches_read>
		if (CHECKBIT(flag_switch, flag_start))               //if start button is pressed
     410:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <flag_switch>
     414:	80 ff       	sbrs	r24, 0
     416:	f7 c1       	rjmp	.+1006   	; 0x806 <__stack+0x307>
		{
			switch (flag_motor_1)
     418:	80 91 94 01 	lds	r24, 0x0194	; 0x800194 <flag_motor_1>
     41c:	82 30       	cpi	r24, 0x02	; 2
     41e:	09 f4       	brne	.+2      	; 0x422 <__LOCK_REGION_LENGTH__+0x22>
     420:	6f c0       	rjmp	.+222    	; 0x500 <__stack+0x1>
     422:	30 f4       	brcc	.+12     	; 0x430 <__LOCK_REGION_LENGTH__+0x30>
     424:	88 23       	and	r24, r24
     426:	59 f0       	breq	.+22     	; 0x43e <__LOCK_REGION_LENGTH__+0x3e>
     428:	81 30       	cpi	r24, 0x01	; 1
     42a:	09 f4       	brne	.+2      	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
     42c:	5f c0       	rjmp	.+190    	; 0x4ec <__LOCK_REGION_LENGTH__+0xec>
     42e:	eb c1       	rjmp	.+982    	; 0x806 <__stack+0x307>
     430:	83 30       	cpi	r24, 0x03	; 3
     432:	09 f4       	brne	.+2      	; 0x436 <__LOCK_REGION_LENGTH__+0x36>
     434:	e7 c0       	rjmp	.+462    	; 0x604 <__stack+0x105>
     436:	84 30       	cpi	r24, 0x04	; 4
     438:	09 f4       	brne	.+2      	; 0x43c <__LOCK_REGION_LENGTH__+0x3c>
     43a:	ec c0       	rjmp	.+472    	; 0x614 <__stack+0x115>
     43c:	e4 c1       	rjmp	.+968    	; 0x806 <__stack+0x307>
			{
				case MOTOR_1_IDLE:
					if (!CHECKBIT(flag_switch, flag_param_saved))
     43e:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <flag_switch>
     442:	82 fd       	sbrc	r24, 2
     444:	03 c0       	rjmp	.+6      	; 0x44c <__LOCK_REGION_LENGTH__+0x4c>
					{
						flag_motor_1 = MOTOR_1_PARAM_SET;
     446:	00 93 94 01 	sts	0x0194, r16	; 0x800194 <flag_motor_1>
     44a:	dd c1       	rjmp	.+954    	; 0x806 <__stack+0x307>
					}
					else
					{
						timer0_100ms+= main_time_diff;
     44c:	40 91 00 01 	lds	r20, 0x0100	; 0x800100 <_edata>
     450:	50 91 01 01 	lds	r21, 0x0101	; 0x800101 <_edata+0x1>
     454:	60 91 02 01 	lds	r22, 0x0102	; 0x800102 <_edata+0x2>
     458:	70 91 03 01 	lds	r23, 0x0103	; 0x800103 <_edata+0x3>
     45c:	80 91 10 01 	lds	r24, 0x0110	; 0x800110 <main_time_diff>
     460:	90 91 11 01 	lds	r25, 0x0111	; 0x800111 <main_time_diff+0x1>
     464:	a0 91 12 01 	lds	r26, 0x0112	; 0x800112 <main_time_diff+0x2>
     468:	b0 91 13 01 	lds	r27, 0x0113	; 0x800113 <main_time_diff+0x3>
     46c:	84 0f       	add	r24, r20
     46e:	95 1f       	adc	r25, r21
     470:	a6 1f       	adc	r26, r22
     472:	b7 1f       	adc	r27, r23
     474:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <_edata>
     478:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <_edata+0x1>
     47c:	a0 93 02 01 	sts	0x0102, r26	; 0x800102 <_edata+0x2>
     480:	b0 93 03 01 	sts	0x0103, r27	; 0x800103 <_edata+0x3>
						if (timer0_100ms >= dead_time_val*TIMER0_100MS*10)
     484:	60 91 00 01 	lds	r22, 0x0100	; 0x800100 <_edata>
     488:	70 91 01 01 	lds	r23, 0x0101	; 0x800101 <_edata+0x1>
     48c:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <_edata+0x2>
     490:	90 91 03 01 	lds	r25, 0x0103	; 0x800103 <_edata+0x3>
     494:	0e 94 f7 0b 	call	0x17ee	; 0x17ee <__floatunsisf>
     498:	4b 01       	movw	r8, r22
     49a:	5c 01       	movw	r10, r24
     49c:	20 e0       	ldi	r18, 0x00	; 0
     49e:	30 e5       	ldi	r19, 0x50	; 80
     4a0:	43 e4       	ldi	r20, 0x43	; 67
     4a2:	58 e4       	ldi	r21, 0x48	; 72
     4a4:	60 91 71 01 	lds	r22, 0x0171	; 0x800171 <dead_time_val>
     4a8:	70 91 72 01 	lds	r23, 0x0172	; 0x800172 <dead_time_val+0x1>
     4ac:	80 91 73 01 	lds	r24, 0x0173	; 0x800173 <dead_time_val+0x2>
     4b0:	90 91 74 01 	lds	r25, 0x0174	; 0x800174 <dead_time_val+0x3>
     4b4:	0e 94 ae 0c 	call	0x195c	; 0x195c <__mulsf3>
     4b8:	20 e0       	ldi	r18, 0x00	; 0
     4ba:	30 e0       	ldi	r19, 0x00	; 0
     4bc:	40 e2       	ldi	r20, 0x20	; 32
     4be:	51 e4       	ldi	r21, 0x41	; 65
     4c0:	0e 94 ae 0c 	call	0x195c	; 0x195c <__mulsf3>
     4c4:	9b 01       	movw	r18, r22
     4c6:	ac 01       	movw	r20, r24
     4c8:	c5 01       	movw	r24, r10
     4ca:	b4 01       	movw	r22, r8
     4cc:	0e 94 a9 0c 	call	0x1952	; 0x1952 <__gesf2>
     4d0:	88 23       	and	r24, r24
     4d2:	0c f4       	brge	.+2      	; 0x4d6 <__LOCK_REGION_LENGTH__+0xd6>
     4d4:	98 c1       	rjmp	.+816    	; 0x806 <__stack+0x307>
						{
							timer0_100ms = 0;
     4d6:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <_edata>
     4da:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <_edata+0x1>
     4de:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <_edata+0x2>
     4e2:	10 92 03 01 	sts	0x0103, r1	; 0x800103 <_edata+0x3>
							flag_motor_1 = MOTOR_1_ACCEL;
     4e6:	10 93 94 01 	sts	0x0194, r17	; 0x800194 <flag_motor_1>
     4ea:	8d c1       	rjmp	.+794    	; 0x806 <__stack+0x307>
						}
					}
					break;
				case MOTOR_1_PARAM_SET:
					motor_set_param();
     4ec:	0e 94 f9 06 	call	0xdf2	; 0xdf2 <motor_set_param>
					SETBIT(flag_switch, flag_param_saved);
     4f0:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <flag_switch>
     4f4:	84 60       	ori	r24, 0x04	; 4
     4f6:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <flag_switch>
					//if ((cw_setcnt_val<=0) && (ccw_setcnt_val<=0))
					//{
						//motor_stop(main_time_diff);
					//}
					//else
					 flag_motor_1 = MOTOR_1_ACCEL;
     4fa:	10 93 94 01 	sts	0x0194, r17	; 0x800194 <flag_motor_1>
				break;
     4fe:	83 c1       	rjmp	.+774    	; 0x806 <__stack+0x307>
				case MOTOR_1_ACCEL:
					timer0_100ms+=main_time_diff;
     500:	40 91 00 01 	lds	r20, 0x0100	; 0x800100 <_edata>
     504:	50 91 01 01 	lds	r21, 0x0101	; 0x800101 <_edata+0x1>
     508:	60 91 02 01 	lds	r22, 0x0102	; 0x800102 <_edata+0x2>
     50c:	70 91 03 01 	lds	r23, 0x0103	; 0x800103 <_edata+0x3>
     510:	80 91 10 01 	lds	r24, 0x0110	; 0x800110 <main_time_diff>
     514:	90 91 11 01 	lds	r25, 0x0111	; 0x800111 <main_time_diff+0x1>
     518:	a0 91 12 01 	lds	r26, 0x0112	; 0x800112 <main_time_diff+0x2>
     51c:	b0 91 13 01 	lds	r27, 0x0113	; 0x800113 <main_time_diff+0x3>
     520:	84 0f       	add	r24, r20
     522:	95 1f       	adc	r25, r21
     524:	a6 1f       	adc	r26, r22
     526:	b7 1f       	adc	r27, r23
     528:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <_edata>
     52c:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <_edata+0x1>
     530:	a0 93 02 01 	sts	0x0102, r26	; 0x800102 <_edata+0x2>
     534:	b0 93 03 01 	sts	0x0103, r27	; 0x800103 <_edata+0x3>
					if (timer0_100ms >= TIMER0_100MS)
     538:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <_edata>
     53c:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <_edata+0x1>
     540:	a0 91 02 01 	lds	r26, 0x0102	; 0x800102 <_edata+0x2>
     544:	b0 91 03 01 	lds	r27, 0x0103	; 0x800103 <_edata+0x3>
     548:	80 34       	cpi	r24, 0x40	; 64
     54a:	9d 40       	sbci	r25, 0x0D	; 13
     54c:	a3 40       	sbci	r26, 0x03	; 3
     54e:	b1 05       	cpc	r27, r1
     550:	08 f4       	brcc	.+2      	; 0x554 <__stack+0x55>
     552:	59 c1       	rjmp	.+690    	; 0x806 <__stack+0x307>
					{
						timer0_100ms = 0;
     554:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <_edata>
     558:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <_edata+0x1>
     55c:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <_edata+0x2>
     560:	10 92 03 01 	sts	0x0103, r1	; 0x800103 <_edata+0x3>
						motor_acceleration();
     564:	0e 94 f4 07 	call	0xfe8	; 0xfe8 <motor_acceleration>

						if ( (cw_pulse_ctr>=(cw_setcnt_val_temp*1000) && CHECKBIT(flag_motor2,MOTOR_2_DIR_CW)) ||
     568:	20 91 42 01 	lds	r18, 0x0142	; 0x800142 <cw_setcnt_val_temp>
     56c:	30 91 43 01 	lds	r19, 0x0143	; 0x800143 <cw_setcnt_val_temp+0x1>
     570:	40 91 44 01 	lds	r20, 0x0144	; 0x800144 <cw_setcnt_val_temp+0x2>
     574:	50 91 45 01 	lds	r21, 0x0145	; 0x800145 <cw_setcnt_val_temp+0x3>
     578:	80 90 0c 01 	lds	r8, 0x010C	; 0x80010c <cw_pulse_ctr>
     57c:	90 90 0d 01 	lds	r9, 0x010D	; 0x80010d <cw_pulse_ctr+0x1>
     580:	a0 90 0e 01 	lds	r10, 0x010E	; 0x80010e <cw_pulse_ctr+0x2>
     584:	b0 90 0f 01 	lds	r11, 0x010F	; 0x80010f <cw_pulse_ctr+0x3>
     588:	a8 ee       	ldi	r26, 0xE8	; 232
     58a:	b3 e0       	ldi	r27, 0x03	; 3
     58c:	0e 94 3d 0d 	call	0x1a7a	; 0x1a7a <__muluhisi3>
     590:	86 16       	cp	r8, r22
     592:	97 06       	cpc	r9, r23
     594:	a8 06       	cpc	r10, r24
     596:	b9 06       	cpc	r11, r25
     598:	20 f0       	brcs	.+8      	; 0x5a2 <__stack+0xa3>
     59a:	80 91 93 01 	lds	r24, 0x0193	; 0x800193 <flag_motor2>
     59e:	80 fd       	sbrc	r24, 0
     5a0:	1e c0       	rjmp	.+60     	; 0x5de <__stack+0xdf>
						(ccw_pulse_ctr>=(ccw_setcnt_val_temp*1000) && !CHECKBIT(flag_motor2,MOTOR_2_DIR_CW)))
     5a2:	20 91 49 01 	lds	r18, 0x0149	; 0x800149 <ccw_setcnt_val_temp>
     5a6:	30 91 4a 01 	lds	r19, 0x014A	; 0x80014a <ccw_setcnt_val_temp+0x1>
     5aa:	40 91 4b 01 	lds	r20, 0x014B	; 0x80014b <ccw_setcnt_val_temp+0x2>
     5ae:	50 91 4c 01 	lds	r21, 0x014C	; 0x80014c <ccw_setcnt_val_temp+0x3>
     5b2:	80 90 08 01 	lds	r8, 0x0108	; 0x800108 <ccw_pulse_ctr>
     5b6:	90 90 09 01 	lds	r9, 0x0109	; 0x800109 <ccw_pulse_ctr+0x1>
     5ba:	a0 90 0a 01 	lds	r10, 0x010A	; 0x80010a <ccw_pulse_ctr+0x2>
     5be:	b0 90 0b 01 	lds	r11, 0x010B	; 0x80010b <ccw_pulse_ctr+0x3>
					if (timer0_100ms >= TIMER0_100MS)
					{
						timer0_100ms = 0;
						motor_acceleration();

						if ( (cw_pulse_ctr>=(cw_setcnt_val_temp*1000) && CHECKBIT(flag_motor2,MOTOR_2_DIR_CW)) ||
     5c2:	a8 ee       	ldi	r26, 0xE8	; 232
     5c4:	b3 e0       	ldi	r27, 0x03	; 3
     5c6:	0e 94 3d 0d 	call	0x1a7a	; 0x1a7a <__muluhisi3>
     5ca:	86 16       	cp	r8, r22
     5cc:	97 06       	cpc	r9, r23
     5ce:	a8 06       	cpc	r10, r24
     5d0:	b9 06       	cpc	r11, r25
     5d2:	08 f4       	brcc	.+2      	; 0x5d6 <__stack+0xd7>
     5d4:	18 c1       	rjmp	.+560    	; 0x806 <__stack+0x307>
						(ccw_pulse_ctr>=(ccw_setcnt_val_temp*1000) && !CHECKBIT(flag_motor2,MOTOR_2_DIR_CW)))
     5d6:	80 91 93 01 	lds	r24, 0x0193	; 0x800193 <flag_motor2>
     5da:	80 fd       	sbrc	r24, 0
     5dc:	14 c1       	rjmp	.+552    	; 0x806 <__stack+0x307>
						{
							SETBIT(flag_switch, flag_stop);
     5de:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <flag_switch>
     5e2:	82 60       	ori	r24, 0x02	; 2
     5e4:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <flag_switch>
							CLEARBIT(flag_switch, flag_start);
     5e8:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <flag_switch>
     5ec:	8e 7f       	andi	r24, 0xFE	; 254
     5ee:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <flag_switch>
							cyccnt_ctr=0;
     5f2:	10 92 04 01 	sts	0x0104, r1	; 0x800104 <cyccnt_ctr>
     5f6:	10 92 05 01 	sts	0x0105, r1	; 0x800105 <cyccnt_ctr+0x1>
     5fa:	10 92 06 01 	sts	0x0106, r1	; 0x800106 <cyccnt_ctr+0x2>
     5fe:	10 92 07 01 	sts	0x0107, r1	; 0x800107 <cyccnt_ctr+0x3>
     602:	01 c1       	rjmp	.+514    	; 0x806 <__stack+0x307>
						}

					}
				break;
				case MOTOR_1_OPRTNG_SPD:
					if (motor_operating_spd())
     604:	0e 94 d7 08 	call	0x11ae	; 0x11ae <motor_operating_spd>
     608:	89 2b       	or	r24, r25
     60a:	09 f4       	brne	.+2      	; 0x60e <__stack+0x10f>
     60c:	fc c0       	rjmp	.+504    	; 0x806 <__stack+0x307>
					{
						flag_motor_1 = MOTOR_1_DECEL;
     60e:	f0 92 94 01 	sts	0x0194, r15	; 0x800194 <flag_motor_1>
     612:	f9 c0       	rjmp	.+498    	; 0x806 <__stack+0x307>
					}
				break;
				case MOTOR_1_DECEL:
					timer0_100ms+=main_time_diff;
     614:	40 91 00 01 	lds	r20, 0x0100	; 0x800100 <_edata>
     618:	50 91 01 01 	lds	r21, 0x0101	; 0x800101 <_edata+0x1>
     61c:	60 91 02 01 	lds	r22, 0x0102	; 0x800102 <_edata+0x2>
     620:	70 91 03 01 	lds	r23, 0x0103	; 0x800103 <_edata+0x3>
     624:	80 91 10 01 	lds	r24, 0x0110	; 0x800110 <main_time_diff>
     628:	90 91 11 01 	lds	r25, 0x0111	; 0x800111 <main_time_diff+0x1>
     62c:	a0 91 12 01 	lds	r26, 0x0112	; 0x800112 <main_time_diff+0x2>
     630:	b0 91 13 01 	lds	r27, 0x0113	; 0x800113 <main_time_diff+0x3>
     634:	84 0f       	add	r24, r20
     636:	95 1f       	adc	r25, r21
     638:	a6 1f       	adc	r26, r22
     63a:	b7 1f       	adc	r27, r23
     63c:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <_edata>
     640:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <_edata+0x1>
     644:	a0 93 02 01 	sts	0x0102, r26	; 0x800102 <_edata+0x2>
     648:	b0 93 03 01 	sts	0x0103, r27	; 0x800103 <_edata+0x3>
					if (timer0_100ms >= TIMER0_100MS)
     64c:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <_edata>
     650:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <_edata+0x1>
     654:	a0 91 02 01 	lds	r26, 0x0102	; 0x800102 <_edata+0x2>
     658:	b0 91 03 01 	lds	r27, 0x0103	; 0x800103 <_edata+0x3>
     65c:	80 34       	cpi	r24, 0x40	; 64
     65e:	9d 40       	sbci	r25, 0x0D	; 13
     660:	a3 40       	sbci	r26, 0x03	; 3
     662:	b1 05       	cpc	r27, r1
     664:	08 f4       	brcc	.+2      	; 0x668 <__stack+0x169>
     666:	cf c0       	rjmp	.+414    	; 0x806 <__stack+0x307>
					{
						timer0_100ms = 0;
     668:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <_edata>
     66c:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <_edata+0x1>
     670:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <_edata+0x2>
     674:	10 92 03 01 	sts	0x0103, r1	; 0x800103 <_edata+0x3>
						motor_deceleration();
     678:	0e 94 ee 09 	call	0x13dc	; 0x13dc <motor_deceleration>
						if(!CHECKBIT(TCCR1B, CS11)) // if timer is stopped
     67c:	88 81       	ld	r24, Y
     67e:	81 fd       	sbrc	r24, 1
     680:	c2 c0       	rjmp	.+388    	; 0x806 <__stack+0x307>
						{
							flag_motor_1=MOTOR_1_IDLE;
     682:	10 92 94 01 	sts	0x0194, r1	; 0x800194 <flag_motor_1>
							cw_pulse_ctr = 0;
     686:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <cw_pulse_ctr>
     68a:	10 92 0d 01 	sts	0x010D, r1	; 0x80010d <cw_pulse_ctr+0x1>
     68e:	10 92 0e 01 	sts	0x010E, r1	; 0x80010e <cw_pulse_ctr+0x2>
     692:	10 92 0f 01 	sts	0x010F, r1	; 0x80010f <cw_pulse_ctr+0x3>
							ccw_pulse_ctr = 0;
     696:	10 92 08 01 	sts	0x0108, r1	; 0x800108 <ccw_pulse_ctr>
     69a:	10 92 09 01 	sts	0x0109, r1	; 0x800109 <ccw_pulse_ctr+0x1>
     69e:	10 92 0a 01 	sts	0x010A, r1	; 0x80010a <ccw_pulse_ctr+0x2>
     6a2:	10 92 0b 01 	sts	0x010B, r1	; 0x80010b <ccw_pulse_ctr+0x3>
							rev_count_inc = 0;
     6a6:	10 92 31 01 	sts	0x0131, r1	; 0x800131 <rev_count_inc>
     6aa:	10 92 32 01 	sts	0x0132, r1	; 0x800132 <rev_count_inc+0x1>
     6ae:	10 92 33 01 	sts	0x0133, r1	; 0x800133 <rev_count_inc+0x2>
     6b2:	10 92 34 01 	sts	0x0134, r1	; 0x800134 <rev_count_inc+0x3>
							ramp_OCR1A = 0;
     6b6:	10 92 35 01 	sts	0x0135, r1	; 0x800135 <ramp_OCR1A>
     6ba:	10 92 36 01 	sts	0x0136, r1	; 0x800136 <ramp_OCR1A+0x1>
     6be:	10 92 37 01 	sts	0x0137, r1	; 0x800137 <ramp_OCR1A+0x2>
     6c2:	10 92 38 01 	sts	0x0138, r1	; 0x800138 <ramp_OCR1A+0x3>
							if (ccw_setcnt_val == 0)
     6c6:	80 91 56 01 	lds	r24, 0x0156	; 0x800156 <ccw_setcnt_val>
     6ca:	90 91 57 01 	lds	r25, 0x0157	; 0x800157 <ccw_setcnt_val+0x1>
     6ce:	a0 91 58 01 	lds	r26, 0x0158	; 0x800158 <ccw_setcnt_val+0x2>
     6d2:	b0 91 59 01 	lds	r27, 0x0159	; 0x800159 <ccw_setcnt_val+0x3>
     6d6:	89 2b       	or	r24, r25
     6d8:	8a 2b       	or	r24, r26
     6da:	8b 2b       	or	r24, r27
     6dc:	09 f0       	breq	.+2      	; 0x6e0 <__stack+0x1e1>
     6de:	46 c0       	rjmp	.+140    	; 0x76c <__stack+0x26d>
							{
								cyccnt_ctr++;
     6e0:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <cyccnt_ctr>
     6e4:	90 91 05 01 	lds	r25, 0x0105	; 0x800105 <cyccnt_ctr+0x1>
     6e8:	a0 91 06 01 	lds	r26, 0x0106	; 0x800106 <cyccnt_ctr+0x2>
     6ec:	b0 91 07 01 	lds	r27, 0x0107	; 0x800107 <cyccnt_ctr+0x3>
     6f0:	01 96       	adiw	r24, 0x01	; 1
     6f2:	a1 1d       	adc	r26, r1
     6f4:	b1 1d       	adc	r27, r1
     6f6:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <cyccnt_ctr>
     6fa:	90 93 05 01 	sts	0x0105, r25	; 0x800105 <cyccnt_ctr+0x1>
     6fe:	a0 93 06 01 	sts	0x0106, r26	; 0x800106 <cyccnt_ctr+0x2>
     702:	b0 93 07 01 	sts	0x0107, r27	; 0x800107 <cyccnt_ctr+0x3>
								if (cyccnt_ctr>= cyc_cnt_val)
     706:	40 91 04 01 	lds	r20, 0x0104	; 0x800104 <cyccnt_ctr>
     70a:	50 91 05 01 	lds	r21, 0x0105	; 0x800105 <cyccnt_ctr+0x1>
     70e:	60 91 06 01 	lds	r22, 0x0106	; 0x800106 <cyccnt_ctr+0x2>
     712:	70 91 07 01 	lds	r23, 0x0107	; 0x800107 <cyccnt_ctr+0x3>
     716:	80 91 5a 01 	lds	r24, 0x015A	; 0x80015a <cyc_cnt_val>
     71a:	90 91 5b 01 	lds	r25, 0x015B	; 0x80015b <cyc_cnt_val+0x1>
     71e:	a0 91 5c 01 	lds	r26, 0x015C	; 0x80015c <cyc_cnt_val+0x2>
     722:	b0 91 5d 01 	lds	r27, 0x015D	; 0x80015d <cyc_cnt_val+0x3>
     726:	48 17       	cp	r20, r24
     728:	59 07       	cpc	r21, r25
     72a:	6a 07       	cpc	r22, r26
     72c:	7b 07       	cpc	r23, r27
     72e:	08 f4       	brcc	.+2      	; 0x732 <__stack+0x233>
     730:	6a c0       	rjmp	.+212    	; 0x806 <__stack+0x307>
								{
									cyccnt_ctr=0;
     732:	10 92 04 01 	sts	0x0104, r1	; 0x800104 <cyccnt_ctr>
     736:	10 92 05 01 	sts	0x0105, r1	; 0x800105 <cyccnt_ctr+0x1>
     73a:	10 92 06 01 	sts	0x0106, r1	; 0x800106 <cyccnt_ctr+0x2>
     73e:	10 92 07 01 	sts	0x0107, r1	; 0x800107 <cyccnt_ctr+0x3>
									SETBIT(flag_switch, flag_stop);
     742:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <flag_switch>
     746:	82 60       	ori	r24, 0x02	; 2
     748:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <flag_switch>
									CLEARBIT(flag_switch, flag_start);
     74c:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <flag_switch>
     750:	8e 7f       	andi	r24, 0xFE	; 254
     752:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <flag_switch>
									CLEARBIT(flag_switch, flag_param_saved);
     756:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <flag_switch>
     75a:	8b 7f       	andi	r24, 0xFB	; 251
     75c:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <flag_switch>
									SETBIT(flag_motor2, MOTOR_2_DIR_CW);	
     760:	80 91 93 01 	lds	r24, 0x0193	; 0x800193 <flag_motor2>
     764:	81 60       	ori	r24, 0x01	; 1
     766:	80 93 93 01 	sts	0x0193, r24	; 0x800193 <flag_motor2>
     76a:	4d c0       	rjmp	.+154    	; 0x806 <__stack+0x307>
								}
							}
							else
							{
								if (!CHECKBIT(flag_motor2, MOTOR_2_DIR_CW))
     76c:	80 91 93 01 	lds	r24, 0x0193	; 0x800193 <flag_motor2>
     770:	80 fd       	sbrc	r24, 0
     772:	44 c0       	rjmp	.+136    	; 0x7fc <__stack+0x2fd>
								{
									cyccnt_ctr++;
     774:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <cyccnt_ctr>
     778:	90 91 05 01 	lds	r25, 0x0105	; 0x800105 <cyccnt_ctr+0x1>
     77c:	a0 91 06 01 	lds	r26, 0x0106	; 0x800106 <cyccnt_ctr+0x2>
     780:	b0 91 07 01 	lds	r27, 0x0107	; 0x800107 <cyccnt_ctr+0x3>
     784:	01 96       	adiw	r24, 0x01	; 1
     786:	a1 1d       	adc	r26, r1
     788:	b1 1d       	adc	r27, r1
     78a:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <cyccnt_ctr>
     78e:	90 93 05 01 	sts	0x0105, r25	; 0x800105 <cyccnt_ctr+0x1>
     792:	a0 93 06 01 	sts	0x0106, r26	; 0x800106 <cyccnt_ctr+0x2>
     796:	b0 93 07 01 	sts	0x0107, r27	; 0x800107 <cyccnt_ctr+0x3>
									if (cyccnt_ctr>= cyc_cnt_val)
     79a:	40 91 04 01 	lds	r20, 0x0104	; 0x800104 <cyccnt_ctr>
     79e:	50 91 05 01 	lds	r21, 0x0105	; 0x800105 <cyccnt_ctr+0x1>
     7a2:	60 91 06 01 	lds	r22, 0x0106	; 0x800106 <cyccnt_ctr+0x2>
     7a6:	70 91 07 01 	lds	r23, 0x0107	; 0x800107 <cyccnt_ctr+0x3>
     7aa:	80 91 5a 01 	lds	r24, 0x015A	; 0x80015a <cyc_cnt_val>
     7ae:	90 91 5b 01 	lds	r25, 0x015B	; 0x80015b <cyc_cnt_val+0x1>
     7b2:	a0 91 5c 01 	lds	r26, 0x015C	; 0x80015c <cyc_cnt_val+0x2>
     7b6:	b0 91 5d 01 	lds	r27, 0x015D	; 0x80015d <cyc_cnt_val+0x3>
     7ba:	48 17       	cp	r20, r24
     7bc:	59 07       	cpc	r21, r25
     7be:	6a 07       	cpc	r22, r26
     7c0:	7b 07       	cpc	r23, r27
     7c2:	e0 f0       	brcs	.+56     	; 0x7fc <__stack+0x2fd>
									{
										cyccnt_ctr=0;
     7c4:	10 92 04 01 	sts	0x0104, r1	; 0x800104 <cyccnt_ctr>
     7c8:	10 92 05 01 	sts	0x0105, r1	; 0x800105 <cyccnt_ctr+0x1>
     7cc:	10 92 06 01 	sts	0x0106, r1	; 0x800106 <cyccnt_ctr+0x2>
     7d0:	10 92 07 01 	sts	0x0107, r1	; 0x800107 <cyccnt_ctr+0x3>
										SETBIT(flag_switch, flag_stop);
     7d4:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <flag_switch>
     7d8:	82 60       	ori	r24, 0x02	; 2
     7da:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <flag_switch>
										CLEARBIT(flag_switch, flag_start);
     7de:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <flag_switch>
     7e2:	8e 7f       	andi	r24, 0xFE	; 254
     7e4:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <flag_switch>
										CLEARBIT(flag_switch, flag_param_saved);
     7e8:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <flag_switch>
     7ec:	8b 7f       	andi	r24, 0xFB	; 251
     7ee:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <flag_switch>
										SETBIT(flag_motor2, MOTOR_2_DIR_CW);
     7f2:	80 91 93 01 	lds	r24, 0x0193	; 0x800193 <flag_motor2>
     7f6:	81 60       	ori	r24, 0x01	; 1
     7f8:	80 93 93 01 	sts	0x0193, r24	; 0x800193 <flag_motor2>
									}
								}
								FLIPBIT(flag_motor2, MOTOR_2_DIR_CW);
     7fc:	80 91 93 01 	lds	r24, 0x0193	; 0x800193 <flag_motor2>
     800:	8e 25       	eor	r24, r14
     802:	80 93 93 01 	sts	0x0193, r24	; 0x800193 <flag_motor2>
			}
		}
		
		
		
		if (CHECKBIT(flag_switch, flag_stop))		//if stop button is pressed
     806:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <flag_switch>
     80a:	81 ff       	sbrs	r24, 1
     80c:	73 cd       	rjmp	.-1306   	; 0x2f4 <main+0x5c>
		{
			if (flag_motor_1 != MOTOR_1_IDLE)
     80e:	80 91 94 01 	lds	r24, 0x0194	; 0x800194 <flag_motor_1>
     812:	88 23       	and	r24, r24
     814:	a9 f1       	breq	.+106    	; 0x880 <__stack+0x381>
			{
				timer0_100ms += main_time_diff;
     816:	40 91 00 01 	lds	r20, 0x0100	; 0x800100 <_edata>
     81a:	50 91 01 01 	lds	r21, 0x0101	; 0x800101 <_edata+0x1>
     81e:	60 91 02 01 	lds	r22, 0x0102	; 0x800102 <_edata+0x2>
     822:	70 91 03 01 	lds	r23, 0x0103	; 0x800103 <_edata+0x3>
     826:	80 91 10 01 	lds	r24, 0x0110	; 0x800110 <main_time_diff>
     82a:	90 91 11 01 	lds	r25, 0x0111	; 0x800111 <main_time_diff+0x1>
     82e:	a0 91 12 01 	lds	r26, 0x0112	; 0x800112 <main_time_diff+0x2>
     832:	b0 91 13 01 	lds	r27, 0x0113	; 0x800113 <main_time_diff+0x3>
     836:	84 0f       	add	r24, r20
     838:	95 1f       	adc	r25, r21
     83a:	a6 1f       	adc	r26, r22
     83c:	b7 1f       	adc	r27, r23
     83e:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <_edata>
     842:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <_edata+0x1>
     846:	a0 93 02 01 	sts	0x0102, r26	; 0x800102 <_edata+0x2>
     84a:	b0 93 03 01 	sts	0x0103, r27	; 0x800103 <_edata+0x3>
				if (timer0_100ms >= TIMER0_100MS)
     84e:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <_edata>
     852:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <_edata+0x1>
     856:	a0 91 02 01 	lds	r26, 0x0102	; 0x800102 <_edata+0x2>
     85a:	b0 91 03 01 	lds	r27, 0x0103	; 0x800103 <_edata+0x3>
     85e:	80 34       	cpi	r24, 0x40	; 64
     860:	9d 40       	sbci	r25, 0x0D	; 13
     862:	a3 40       	sbci	r26, 0x03	; 3
     864:	b1 05       	cpc	r27, r1
     866:	08 f4       	brcc	.+2      	; 0x86a <__stack+0x36b>
     868:	45 cd       	rjmp	.-1398   	; 0x2f4 <main+0x5c>
				{
					timer0_100ms = 0;
     86a:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <_edata>
     86e:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <_edata+0x1>
     872:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <_edata+0x2>
     876:	10 92 03 01 	sts	0x0103, r1	; 0x800103 <_edata+0x3>
					motor_deceleration();
     87a:	0e 94 ee 09 	call	0x13dc	; 0x13dc <motor_deceleration>
     87e:	3a cd       	rjmp	.-1420   	; 0x2f4 <main+0x5c>
				}
			}
			else
			{
				cw_pulse_ctr = 0;
     880:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <cw_pulse_ctr>
     884:	10 92 0d 01 	sts	0x010D, r1	; 0x80010d <cw_pulse_ctr+0x1>
     888:	10 92 0e 01 	sts	0x010E, r1	; 0x80010e <cw_pulse_ctr+0x2>
     88c:	10 92 0f 01 	sts	0x010F, r1	; 0x80010f <cw_pulse_ctr+0x3>
				ccw_pulse_ctr = 0;
     890:	10 92 08 01 	sts	0x0108, r1	; 0x800108 <ccw_pulse_ctr>
     894:	10 92 09 01 	sts	0x0109, r1	; 0x800109 <ccw_pulse_ctr+0x1>
     898:	10 92 0a 01 	sts	0x010A, r1	; 0x80010a <ccw_pulse_ctr+0x2>
     89c:	10 92 0b 01 	sts	0x010B, r1	; 0x80010b <ccw_pulse_ctr+0x3>
				rev_count_inc = 0;
     8a0:	10 92 31 01 	sts	0x0131, r1	; 0x800131 <rev_count_inc>
     8a4:	10 92 32 01 	sts	0x0132, r1	; 0x800132 <rev_count_inc+0x1>
     8a8:	10 92 33 01 	sts	0x0133, r1	; 0x800133 <rev_count_inc+0x2>
     8ac:	10 92 34 01 	sts	0x0134, r1	; 0x800134 <rev_count_inc+0x3>
				ramp_OCR1A = 0;
     8b0:	10 92 35 01 	sts	0x0135, r1	; 0x800135 <ramp_OCR1A>
     8b4:	10 92 36 01 	sts	0x0136, r1	; 0x800136 <ramp_OCR1A+0x1>
     8b8:	10 92 37 01 	sts	0x0137, r1	; 0x800137 <ramp_OCR1A+0x2>
     8bc:	10 92 38 01 	sts	0x0138, r1	; 0x800138 <ramp_OCR1A+0x3>
				cyccnt_ctr=0;
     8c0:	10 92 04 01 	sts	0x0104, r1	; 0x800104 <cyccnt_ctr>
     8c4:	10 92 05 01 	sts	0x0105, r1	; 0x800105 <cyccnt_ctr+0x1>
     8c8:	10 92 06 01 	sts	0x0106, r1	; 0x800106 <cyccnt_ctr+0x2>
     8cc:	10 92 07 01 	sts	0x0107, r1	; 0x800107 <cyccnt_ctr+0x3>
				WRITELOW(cw_port);
     8d0:	2d 98       	cbi	0x05, 5	; 5
				WRITELOW(ccw_port);
     8d2:	2e 98       	cbi	0x05, 6	; 5
				SETBIT(flag_motor2, MOTOR_2_DIR_CW);
     8d4:	80 91 93 01 	lds	r24, 0x0193	; 0x800193 <flag_motor2>
     8d8:	81 60       	ori	r24, 0x01	; 1
     8da:	80 93 93 01 	sts	0x0193, r24	; 0x800193 <flag_motor2>
				CLEARBIT(flag_switch, flag_param_saved);
     8de:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <flag_switch>
     8e2:	8b 7f       	andi	r24, 0xFB	; 251
     8e4:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <flag_switch>
     8e8:	05 cd       	rjmp	.-1526   	; 0x2f4 <main+0x5c>

000008ea <_exp>:
     8ea:	82 30       	cpi	r24, 0x02	; 2
     8ec:	b1 f0       	breq	.+44     	; 0x91a <_exp+0x30>
     8ee:	28 f4       	brcc	.+10     	; 0x8fa <_exp+0x10>
     8f0:	88 23       	and	r24, r24
     8f2:	49 f0       	breq	.+18     	; 0x906 <_exp+0x1c>
     8f4:	81 30       	cpi	r24, 0x01	; 1
     8f6:	61 f0       	breq	.+24     	; 0x910 <_exp+0x26>
     8f8:	24 c0       	rjmp	.+72     	; 0x942 <_exp+0x58>
     8fa:	84 30       	cpi	r24, 0x04	; 4
     8fc:	c1 f0       	breq	.+48     	; 0x92e <_exp+0x44>
     8fe:	90 f0       	brcs	.+36     	; 0x924 <_exp+0x3a>
     900:	85 30       	cpi	r24, 0x05	; 5
     902:	d1 f0       	breq	.+52     	; 0x938 <_exp+0x4e>
     904:	1e c0       	rjmp	.+60     	; 0x942 <_exp+0x58>
     906:	61 e0       	ldi	r22, 0x01	; 1
     908:	70 e0       	ldi	r23, 0x00	; 0
     90a:	80 e0       	ldi	r24, 0x00	; 0
     90c:	90 e0       	ldi	r25, 0x00	; 0
     90e:	08 95       	ret
     910:	6a e0       	ldi	r22, 0x0A	; 10
     912:	70 e0       	ldi	r23, 0x00	; 0
     914:	80 e0       	ldi	r24, 0x00	; 0
     916:	90 e0       	ldi	r25, 0x00	; 0
     918:	08 95       	ret
     91a:	64 e6       	ldi	r22, 0x64	; 100
     91c:	70 e0       	ldi	r23, 0x00	; 0
     91e:	80 e0       	ldi	r24, 0x00	; 0
     920:	90 e0       	ldi	r25, 0x00	; 0
     922:	08 95       	ret
     924:	68 ee       	ldi	r22, 0xE8	; 232
     926:	73 e0       	ldi	r23, 0x03	; 3
     928:	80 e0       	ldi	r24, 0x00	; 0
     92a:	90 e0       	ldi	r25, 0x00	; 0
     92c:	08 95       	ret
     92e:	60 e1       	ldi	r22, 0x10	; 16
     930:	77 e2       	ldi	r23, 0x27	; 39
     932:	80 e0       	ldi	r24, 0x00	; 0
     934:	90 e0       	ldi	r25, 0x00	; 0
     936:	08 95       	ret
     938:	60 ea       	ldi	r22, 0xA0	; 160
     93a:	76 e8       	ldi	r23, 0x86	; 134
     93c:	81 e0       	ldi	r24, 0x01	; 1
     93e:	90 e0       	ldi	r25, 0x00	; 0
     940:	08 95       	ret
     942:	60 e0       	ldi	r22, 0x00	; 0
     944:	70 e0       	ldi	r23, 0x00	; 0
     946:	cb 01       	movw	r24, r22
     948:	08 95       	ret

0000094a <thumbwheel_read>:
     94a:	4f 92       	push	r4
     94c:	5f 92       	push	r5
     94e:	6f 92       	push	r6
     950:	7f 92       	push	r7
     952:	8f 92       	push	r8
     954:	9f 92       	push	r9
     956:	af 92       	push	r10
     958:	bf 92       	push	r11
     95a:	cf 92       	push	r12
     95c:	df 92       	push	r13
     95e:	ef 92       	push	r14
     960:	ff 92       	push	r15
     962:	1f 93       	push	r17
     964:	cf 93       	push	r28
     966:	df 93       	push	r29
     968:	20 91 4d 01 	lds	r18, 0x014D	; 0x80014d <flag_switch>
     96c:	21 ff       	sbrs	r18, 1
     96e:	a1 c1       	rjmp	.+834    	; 0xcb2 <thumbwheel_read+0x368>
     970:	c0 90 2a 01 	lds	r12, 0x012A	; 0x80012a <thumbw_deb_ctr>
     974:	d0 90 2b 01 	lds	r13, 0x012B	; 0x80012b <thumbw_deb_ctr+0x1>
     978:	e0 90 2c 01 	lds	r14, 0x012C	; 0x80012c <thumbw_deb_ctr+0x2>
     97c:	f0 90 2d 01 	lds	r15, 0x012D	; 0x80012d <thumbw_deb_ctr+0x3>
     980:	dc 01       	movw	r26, r24
     982:	cb 01       	movw	r24, r22
     984:	8c 0d       	add	r24, r12
     986:	9d 1d       	adc	r25, r13
     988:	ae 1d       	adc	r26, r14
     98a:	bf 1d       	adc	r27, r15
     98c:	80 32       	cpi	r24, 0x20	; 32
     98e:	2e e4       	ldi	r18, 0x4E	; 78
     990:	92 07       	cpc	r25, r18
     992:	a1 05       	cpc	r26, r1
     994:	b1 05       	cpc	r27, r1
     996:	48 f4       	brcc	.+18     	; 0x9aa <thumbwheel_read+0x60>
     998:	80 93 2a 01 	sts	0x012A, r24	; 0x80012a <thumbw_deb_ctr>
     99c:	90 93 2b 01 	sts	0x012B, r25	; 0x80012b <thumbw_deb_ctr+0x1>
     9a0:	a0 93 2c 01 	sts	0x012C, r26	; 0x80012c <thumbw_deb_ctr+0x2>
     9a4:	b0 93 2d 01 	sts	0x012D, r27	; 0x80012d <thumbw_deb_ctr+0x3>
     9a8:	84 c1       	rjmp	.+776    	; 0xcb2 <thumbwheel_read+0x368>
     9aa:	10 92 2a 01 	sts	0x012A, r1	; 0x80012a <thumbw_deb_ctr>
     9ae:	10 92 2b 01 	sts	0x012B, r1	; 0x80012b <thumbw_deb_ctr+0x1>
     9b2:	10 92 2c 01 	sts	0x012C, r1	; 0x80012c <thumbw_deb_ctr+0x2>
     9b6:	10 92 2d 01 	sts	0x012D, r1	; 0x80012d <thumbw_deb_ctr+0x3>
     9ba:	80 91 2f 01 	lds	r24, 0x012F	; 0x80012f <ctr1>
     9be:	88 30       	cpi	r24, 0x08	; 8
     9c0:	08 f0       	brcs	.+2      	; 0x9c4 <thumbwheel_read+0x7a>
     9c2:	49 c0       	rjmp	.+146    	; 0xa56 <thumbwheel_read+0x10c>
     9c4:	3f ef       	ldi	r19, 0xFF	; 255
     9c6:	3b b9       	out	0x0b, r19	; 11
     9c8:	2b b1       	in	r18, 0x0b	; 11
     9ca:	81 e0       	ldi	r24, 0x01	; 1
     9cc:	90 e0       	ldi	r25, 0x00	; 0
     9ce:	00 90 2f 01 	lds	r0, 0x012F	; 0x80012f <ctr1>
     9d2:	02 c0       	rjmp	.+4      	; 0x9d8 <thumbwheel_read+0x8e>
     9d4:	88 0f       	add	r24, r24
     9d6:	99 1f       	adc	r25, r25
     9d8:	0a 94       	dec	r0
     9da:	e2 f7       	brpl	.-8      	; 0x9d4 <thumbwheel_read+0x8a>
     9dc:	80 95       	com	r24
     9de:	82 23       	and	r24, r18
     9e0:	8b b9       	out	0x0b, r24	; 11
     9e2:	38 b9       	out	0x08, r19	; 8
     9e4:	80 91 26 01 	lds	r24, 0x0126	; 0x800126 <delay_ctr>
     9e8:	90 91 27 01 	lds	r25, 0x0127	; 0x800127 <delay_ctr+0x1>
     9ec:	a0 91 28 01 	lds	r26, 0x0128	; 0x800128 <delay_ctr+0x2>
     9f0:	b0 91 29 01 	lds	r27, 0x0129	; 0x800129 <delay_ctr+0x3>
     9f4:	01 96       	adiw	r24, 0x01	; 1
     9f6:	a1 1d       	adc	r26, r1
     9f8:	b1 1d       	adc	r27, r1
     9fa:	82 30       	cpi	r24, 0x02	; 2
     9fc:	91 05       	cpc	r25, r1
     9fe:	a1 05       	cpc	r26, r1
     a00:	b1 05       	cpc	r27, r1
     a02:	48 f4       	brcc	.+18     	; 0xa16 <thumbwheel_read+0xcc>
     a04:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <delay_ctr>
     a08:	90 93 27 01 	sts	0x0127, r25	; 0x800127 <delay_ctr+0x1>
     a0c:	a0 93 28 01 	sts	0x0128, r26	; 0x800128 <delay_ctr+0x2>
     a10:	b0 93 29 01 	sts	0x0129, r27	; 0x800129 <delay_ctr+0x3>
     a14:	4e c1       	rjmp	.+668    	; 0xcb2 <thumbwheel_read+0x368>
     a16:	10 92 26 01 	sts	0x0126, r1	; 0x800126 <delay_ctr>
     a1a:	10 92 27 01 	sts	0x0127, r1	; 0x800127 <delay_ctr+0x1>
     a1e:	10 92 28 01 	sts	0x0128, r1	; 0x800128 <delay_ctr+0x2>
     a22:	10 92 29 01 	sts	0x0129, r1	; 0x800129 <delay_ctr+0x3>
     a26:	80 b1       	in	r24, 0x00	; 0
     a28:	80 95       	com	r24
     a2a:	80 93 30 01 	sts	0x0130, r24	; 0x800130 <BCD_val>
     a2e:	90 91 2f 01 	lds	r25, 0x012F	; 0x80012f <ctr1>
     a32:	29 2f       	mov	r18, r25
     a34:	30 e0       	ldi	r19, 0x00	; 0
     a36:	f9 01       	movw	r30, r18
     a38:	eb 58       	subi	r30, 0x8B	; 139
     a3a:	fe 4f       	sbci	r31, 0xFE	; 254
     a3c:	48 2f       	mov	r20, r24
     a3e:	4f 70       	andi	r20, 0x0F	; 15
     a40:	40 83       	st	Z, r20
     a42:	f9 01       	movw	r30, r18
     a44:	e0 58       	subi	r30, 0x80	; 128
     a46:	fe 4f       	sbci	r31, 0xFE	; 254
     a48:	82 95       	swap	r24
     a4a:	8f 70       	andi	r24, 0x0F	; 15
     a4c:	80 83       	st	Z, r24
     a4e:	9f 5f       	subi	r25, 0xFF	; 255
     a50:	90 93 2f 01 	sts	0x012F, r25	; 0x80012f <ctr1>
     a54:	2e c1       	rjmp	.+604    	; 0xcb2 <thumbwheel_read+0x368>
     a56:	80 91 2e 01 	lds	r24, 0x012E	; 0x80012e <ctr2>
     a5a:	83 30       	cpi	r24, 0x03	; 3
     a5c:	08 f0       	brcs	.+2      	; 0xa60 <thumbwheel_read+0x116>
     a5e:	4d c0       	rjmp	.+154    	; 0xafa <thumbwheel_read+0x1b0>
     a60:	3f ef       	ldi	r19, 0xFF	; 255
     a62:	38 b9       	out	0x08, r19	; 8
     a64:	28 b1       	in	r18, 0x08	; 8
     a66:	81 e0       	ldi	r24, 0x01	; 1
     a68:	90 e0       	ldi	r25, 0x00	; 0
     a6a:	00 90 2e 01 	lds	r0, 0x012E	; 0x80012e <ctr2>
     a6e:	02 c0       	rjmp	.+4      	; 0xa74 <thumbwheel_read+0x12a>
     a70:	88 0f       	add	r24, r24
     a72:	99 1f       	adc	r25, r25
     a74:	0a 94       	dec	r0
     a76:	e2 f7       	brpl	.-8      	; 0xa70 <thumbwheel_read+0x126>
     a78:	80 95       	com	r24
     a7a:	82 23       	and	r24, r18
     a7c:	88 b9       	out	0x08, r24	; 8
     a7e:	3b b9       	out	0x0b, r19	; 11
     a80:	80 91 26 01 	lds	r24, 0x0126	; 0x800126 <delay_ctr>
     a84:	90 91 27 01 	lds	r25, 0x0127	; 0x800127 <delay_ctr+0x1>
     a88:	a0 91 28 01 	lds	r26, 0x0128	; 0x800128 <delay_ctr+0x2>
     a8c:	b0 91 29 01 	lds	r27, 0x0129	; 0x800129 <delay_ctr+0x3>
     a90:	01 96       	adiw	r24, 0x01	; 1
     a92:	a1 1d       	adc	r26, r1
     a94:	b1 1d       	adc	r27, r1
     a96:	82 30       	cpi	r24, 0x02	; 2
     a98:	91 05       	cpc	r25, r1
     a9a:	a1 05       	cpc	r26, r1
     a9c:	b1 05       	cpc	r27, r1
     a9e:	48 f4       	brcc	.+18     	; 0xab2 <thumbwheel_read+0x168>
     aa0:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <delay_ctr>
     aa4:	90 93 27 01 	sts	0x0127, r25	; 0x800127 <delay_ctr+0x1>
     aa8:	a0 93 28 01 	sts	0x0128, r26	; 0x800128 <delay_ctr+0x2>
     aac:	b0 93 29 01 	sts	0x0129, r27	; 0x800129 <delay_ctr+0x3>
     ab0:	00 c1       	rjmp	.+512    	; 0xcb2 <thumbwheel_read+0x368>
     ab2:	10 92 26 01 	sts	0x0126, r1	; 0x800126 <delay_ctr>
     ab6:	10 92 27 01 	sts	0x0127, r1	; 0x800127 <delay_ctr+0x1>
     aba:	10 92 28 01 	sts	0x0128, r1	; 0x800128 <delay_ctr+0x2>
     abe:	10 92 29 01 	sts	0x0129, r1	; 0x800129 <delay_ctr+0x3>
     ac2:	80 b1       	in	r24, 0x00	; 0
     ac4:	80 95       	com	r24
     ac6:	80 93 30 01 	sts	0x0130, r24	; 0x800130 <BCD_val>
     aca:	90 91 2e 01 	lds	r25, 0x012E	; 0x80012e <ctr2>
     ace:	40 91 2f 01 	lds	r20, 0x012F	; 0x80012f <ctr1>
     ad2:	29 2f       	mov	r18, r25
     ad4:	30 e0       	ldi	r19, 0x00	; 0
     ad6:	24 0f       	add	r18, r20
     ad8:	31 1d       	adc	r19, r1
     ada:	f9 01       	movw	r30, r18
     adc:	eb 58       	subi	r30, 0x8B	; 139
     ade:	fe 4f       	sbci	r31, 0xFE	; 254
     ae0:	48 2f       	mov	r20, r24
     ae2:	4f 70       	andi	r20, 0x0F	; 15
     ae4:	40 83       	st	Z, r20
     ae6:	f9 01       	movw	r30, r18
     ae8:	e0 58       	subi	r30, 0x80	; 128
     aea:	fe 4f       	sbci	r31, 0xFE	; 254
     aec:	82 95       	swap	r24
     aee:	8f 70       	andi	r24, 0x0F	; 15
     af0:	80 83       	st	Z, r24
     af2:	9f 5f       	subi	r25, 0xFF	; 255
     af4:	90 93 2e 01 	sts	0x012E, r25	; 0x80012e <ctr2>
     af8:	dc c0       	rjmp	.+440    	; 0xcb2 <thumbwheel_read+0x368>
     afa:	10 92 2f 01 	sts	0x012F, r1	; 0x80012f <ctr1>
     afe:	10 92 2e 01 	sts	0x012E, r1	; 0x80012e <ctr2>
     b02:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <flag_switch>
     b06:	8d 7f       	andi	r24, 0xFD	; 253
     b08:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <flag_switch>
     b0c:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <op_spd_val_temp>
     b10:	10 92 4f 01 	sts	0x014F, r1	; 0x80014f <op_spd_val_temp+0x1>
     b14:	10 92 50 01 	sts	0x0150, r1	; 0x800150 <op_spd_val_temp+0x2>
     b18:	10 92 51 01 	sts	0x0151, r1	; 0x800151 <op_spd_val_temp+0x3>
     b1c:	10 92 42 01 	sts	0x0142, r1	; 0x800142 <cw_setcnt_val_temp>
     b20:	10 92 43 01 	sts	0x0143, r1	; 0x800143 <cw_setcnt_val_temp+0x1>
     b24:	10 92 44 01 	sts	0x0144, r1	; 0x800144 <cw_setcnt_val_temp+0x2>
     b28:	10 92 45 01 	sts	0x0145, r1	; 0x800145 <cw_setcnt_val_temp+0x3>
     b2c:	10 92 49 01 	sts	0x0149, r1	; 0x800149 <ccw_setcnt_val_temp>
     b30:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <ccw_setcnt_val_temp+0x1>
     b34:	10 92 4b 01 	sts	0x014B, r1	; 0x80014b <ccw_setcnt_val_temp+0x2>
     b38:	10 92 4c 01 	sts	0x014C, r1	; 0x80014c <ccw_setcnt_val_temp+0x3>
     b3c:	10 92 52 01 	sts	0x0152, r1	; 0x800152 <cyc_cnt_val_temp>
     b40:	10 92 53 01 	sts	0x0153, r1	; 0x800153 <cyc_cnt_val_temp+0x1>
     b44:	10 92 54 01 	sts	0x0154, r1	; 0x800154 <cyc_cnt_val_temp+0x2>
     b48:	10 92 55 01 	sts	0x0155, r1	; 0x800155 <cyc_cnt_val_temp+0x3>
     b4c:	0f 2e       	mov	r0, r31
     b4e:	f5 e7       	ldi	r31, 0x75	; 117
     b50:	cf 2e       	mov	r12, r31
     b52:	f1 e0       	ldi	r31, 0x01	; 1
     b54:	df 2e       	mov	r13, r31
     b56:	f0 2d       	mov	r31, r0
     b58:	0f 2e       	mov	r0, r31
     b5a:	f0 e8       	ldi	r31, 0x80	; 128
     b5c:	ef 2e       	mov	r14, r31
     b5e:	f1 e0       	ldi	r31, 0x01	; 1
     b60:	ff 2e       	mov	r15, r31
     b62:	f0 2d       	mov	r31, r0
     b64:	1b ef       	ldi	r17, 0xFB	; 251
     b66:	c0 e0       	ldi	r28, 0x00	; 0
     b68:	d0 e0       	ldi	r29, 0x00	; 0
     b6a:	c5 30       	cpi	r28, 0x05	; 5
     b6c:	d1 05       	cpc	r29, r1
     b6e:	c4 f5       	brge	.+112    	; 0xbe0 <thumbwheel_read+0x296>
     b70:	8c 2f       	mov	r24, r28
     b72:	0e 94 75 04 	call	0x8ea	; 0x8ea <_exp>
     b76:	80 90 4e 01 	lds	r8, 0x014E	; 0x80014e <op_spd_val_temp>
     b7a:	90 90 4f 01 	lds	r9, 0x014F	; 0x80014f <op_spd_val_temp+0x1>
     b7e:	a0 90 50 01 	lds	r10, 0x0150	; 0x800150 <op_spd_val_temp+0x2>
     b82:	b0 90 51 01 	lds	r11, 0x0151	; 0x800151 <op_spd_val_temp+0x3>
     b86:	f6 01       	movw	r30, r12
     b88:	a0 81       	ld	r26, Z
     b8a:	b0 e0       	ldi	r27, 0x00	; 0
     b8c:	9b 01       	movw	r18, r22
     b8e:	ac 01       	movw	r20, r24
     b90:	0e 94 3d 0d 	call	0x1a7a	; 0x1a7a <__muluhisi3>
     b94:	86 0e       	add	r8, r22
     b96:	97 1e       	adc	r9, r23
     b98:	a8 1e       	adc	r10, r24
     b9a:	b9 1e       	adc	r11, r25
     b9c:	80 92 4e 01 	sts	0x014E, r8	; 0x80014e <op_spd_val_temp>
     ba0:	90 92 4f 01 	sts	0x014F, r9	; 0x80014f <op_spd_val_temp+0x1>
     ba4:	a0 92 50 01 	sts	0x0150, r10	; 0x800150 <op_spd_val_temp+0x2>
     ba8:	b0 92 51 01 	sts	0x0151, r11	; 0x800151 <op_spd_val_temp+0x3>
     bac:	80 90 49 01 	lds	r8, 0x0149	; 0x800149 <ccw_setcnt_val_temp>
     bb0:	90 90 4a 01 	lds	r9, 0x014A	; 0x80014a <ccw_setcnt_val_temp+0x1>
     bb4:	a0 90 4b 01 	lds	r10, 0x014B	; 0x80014b <ccw_setcnt_val_temp+0x2>
     bb8:	b0 90 4c 01 	lds	r11, 0x014C	; 0x80014c <ccw_setcnt_val_temp+0x3>
     bbc:	f7 01       	movw	r30, r14
     bbe:	a0 81       	ld	r26, Z
     bc0:	b0 e0       	ldi	r27, 0x00	; 0
     bc2:	0e 94 3d 0d 	call	0x1a7a	; 0x1a7a <__muluhisi3>
     bc6:	86 0e       	add	r8, r22
     bc8:	97 1e       	adc	r9, r23
     bca:	a8 1e       	adc	r10, r24
     bcc:	b9 1e       	adc	r11, r25
     bce:	80 92 49 01 	sts	0x0149, r8	; 0x800149 <ccw_setcnt_val_temp>
     bd2:	90 92 4a 01 	sts	0x014A, r9	; 0x80014a <ccw_setcnt_val_temp+0x1>
     bd6:	a0 92 4b 01 	sts	0x014B, r10	; 0x80014b <ccw_setcnt_val_temp+0x2>
     bda:	b0 92 4c 01 	sts	0x014C, r11	; 0x80014c <ccw_setcnt_val_temp+0x3>
     bde:	59 c0       	rjmp	.+178    	; 0xc92 <thumbwheel_read+0x348>
     be0:	ca 30       	cpi	r28, 0x0A	; 10
     be2:	d1 05       	cpc	r29, r1
     be4:	c4 f5       	brge	.+112    	; 0xc56 <thumbwheel_read+0x30c>
     be6:	81 2f       	mov	r24, r17
     be8:	0e 94 75 04 	call	0x8ea	; 0x8ea <_exp>
     bec:	80 90 42 01 	lds	r8, 0x0142	; 0x800142 <cw_setcnt_val_temp>
     bf0:	90 90 43 01 	lds	r9, 0x0143	; 0x800143 <cw_setcnt_val_temp+0x1>
     bf4:	a0 90 44 01 	lds	r10, 0x0144	; 0x800144 <cw_setcnt_val_temp+0x2>
     bf8:	b0 90 45 01 	lds	r11, 0x0145	; 0x800145 <cw_setcnt_val_temp+0x3>
     bfc:	f6 01       	movw	r30, r12
     bfe:	a0 81       	ld	r26, Z
     c00:	b0 e0       	ldi	r27, 0x00	; 0
     c02:	9b 01       	movw	r18, r22
     c04:	ac 01       	movw	r20, r24
     c06:	0e 94 3d 0d 	call	0x1a7a	; 0x1a7a <__muluhisi3>
     c0a:	86 0e       	add	r8, r22
     c0c:	97 1e       	adc	r9, r23
     c0e:	a8 1e       	adc	r10, r24
     c10:	b9 1e       	adc	r11, r25
     c12:	80 92 42 01 	sts	0x0142, r8	; 0x800142 <cw_setcnt_val_temp>
     c16:	90 92 43 01 	sts	0x0143, r9	; 0x800143 <cw_setcnt_val_temp+0x1>
     c1a:	a0 92 44 01 	sts	0x0144, r10	; 0x800144 <cw_setcnt_val_temp+0x2>
     c1e:	b0 92 45 01 	sts	0x0145, r11	; 0x800145 <cw_setcnt_val_temp+0x3>
     c22:	80 90 52 01 	lds	r8, 0x0152	; 0x800152 <cyc_cnt_val_temp>
     c26:	90 90 53 01 	lds	r9, 0x0153	; 0x800153 <cyc_cnt_val_temp+0x1>
     c2a:	a0 90 54 01 	lds	r10, 0x0154	; 0x800154 <cyc_cnt_val_temp+0x2>
     c2e:	b0 90 55 01 	lds	r11, 0x0155	; 0x800155 <cyc_cnt_val_temp+0x3>
     c32:	f7 01       	movw	r30, r14
     c34:	a0 81       	ld	r26, Z
     c36:	b0 e0       	ldi	r27, 0x00	; 0
     c38:	0e 94 3d 0d 	call	0x1a7a	; 0x1a7a <__muluhisi3>
     c3c:	86 0e       	add	r8, r22
     c3e:	97 1e       	adc	r9, r23
     c40:	a8 1e       	adc	r10, r24
     c42:	b9 1e       	adc	r11, r25
     c44:	80 92 52 01 	sts	0x0152, r8	; 0x800152 <cyc_cnt_val_temp>
     c48:	90 92 53 01 	sts	0x0153, r9	; 0x800153 <cyc_cnt_val_temp+0x1>
     c4c:	a0 92 54 01 	sts	0x0154, r10	; 0x800154 <cyc_cnt_val_temp+0x2>
     c50:	b0 92 55 01 	sts	0x0155, r11	; 0x800155 <cyc_cnt_val_temp+0x3>
     c54:	1e c0       	rjmp	.+60     	; 0xc92 <thumbwheel_read+0x348>
     c56:	81 2f       	mov	r24, r17
     c58:	0e 94 75 04 	call	0x8ea	; 0x8ea <_exp>
     c5c:	9b 01       	movw	r18, r22
     c5e:	ac 01       	movw	r20, r24
     c60:	80 90 52 01 	lds	r8, 0x0152	; 0x800152 <cyc_cnt_val_temp>
     c64:	90 90 53 01 	lds	r9, 0x0153	; 0x800153 <cyc_cnt_val_temp+0x1>
     c68:	a0 90 54 01 	lds	r10, 0x0154	; 0x800154 <cyc_cnt_val_temp+0x2>
     c6c:	b0 90 55 01 	lds	r11, 0x0155	; 0x800155 <cyc_cnt_val_temp+0x3>
     c70:	f7 01       	movw	r30, r14
     c72:	a0 81       	ld	r26, Z
     c74:	b0 e0       	ldi	r27, 0x00	; 0
     c76:	0e 94 3d 0d 	call	0x1a7a	; 0x1a7a <__muluhisi3>
     c7a:	86 0e       	add	r8, r22
     c7c:	97 1e       	adc	r9, r23
     c7e:	a8 1e       	adc	r10, r24
     c80:	b9 1e       	adc	r11, r25
     c82:	80 92 52 01 	sts	0x0152, r8	; 0x800152 <cyc_cnt_val_temp>
     c86:	90 92 53 01 	sts	0x0153, r9	; 0x800153 <cyc_cnt_val_temp+0x1>
     c8a:	a0 92 54 01 	sts	0x0154, r10	; 0x800154 <cyc_cnt_val_temp+0x2>
     c8e:	b0 92 55 01 	sts	0x0155, r11	; 0x800155 <cyc_cnt_val_temp+0x3>
     c92:	21 96       	adiw	r28, 0x01	; 1
     c94:	ff ef       	ldi	r31, 0xFF	; 255
     c96:	cf 1a       	sub	r12, r31
     c98:	df 0a       	sbc	r13, r31
     c9a:	2f ef       	ldi	r18, 0xFF	; 255
     c9c:	e2 1a       	sub	r14, r18
     c9e:	f2 0a       	sbc	r15, r18
     ca0:	1f 5f       	subi	r17, 0xFF	; 255
     ca2:	17 30       	cpi	r17, 0x07	; 7
     ca4:	09 f0       	breq	.+2      	; 0xca8 <thumbwheel_read+0x35e>
     ca6:	61 cf       	rjmp	.-318    	; 0xb6a <thumbwheel_read+0x220>
     ca8:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <flag_switch>
     cac:	82 60       	ori	r24, 0x02	; 2
     cae:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <flag_switch>
     cb2:	df 91       	pop	r29
     cb4:	cf 91       	pop	r28
     cb6:	1f 91       	pop	r17
     cb8:	ff 90       	pop	r15
     cba:	ef 90       	pop	r14
     cbc:	df 90       	pop	r13
     cbe:	cf 90       	pop	r12
     cc0:	bf 90       	pop	r11
     cc2:	af 90       	pop	r10
     cc4:	9f 90       	pop	r9
     cc6:	8f 90       	pop	r8
     cc8:	7f 90       	pop	r7
     cca:	6f 90       	pop	r6
     ccc:	5f 90       	pop	r5
     cce:	4f 90       	pop	r4
     cd0:	08 95       	ret

00000cd2 <switches_read>:
     cd2:	0f 93       	push	r16
     cd4:	1f 93       	push	r17
     cd6:	20 91 4d 01 	lds	r18, 0x014D	; 0x80014d <flag_switch>
     cda:	21 ff       	sbrs	r18, 1
     cdc:	46 c0       	rjmp	.+140    	; 0xd6a <switches_read+0x98>
     cde:	62 99       	sbic	0x0c, 2	; 12
     ce0:	3c c0       	rjmp	.+120    	; 0xd5a <switches_read+0x88>
     ce2:	00 91 4e 01 	lds	r16, 0x014E	; 0x80014e <op_spd_val_temp>
     ce6:	10 91 4f 01 	lds	r17, 0x014F	; 0x80014f <op_spd_val_temp+0x1>
     cea:	20 91 50 01 	lds	r18, 0x0150	; 0x800150 <op_spd_val_temp+0x2>
     cee:	30 91 51 01 	lds	r19, 0x0151	; 0x800151 <op_spd_val_temp+0x3>
     cf2:	01 2b       	or	r16, r17
     cf4:	02 2b       	or	r16, r18
     cf6:	03 2b       	or	r16, r19
     cf8:	81 f1       	breq	.+96     	; 0xd5a <switches_read+0x88>
     cfa:	20 91 4d 01 	lds	r18, 0x014D	; 0x80014d <flag_switch>
     cfe:	20 fd       	sbrc	r18, 0
     d00:	34 c0       	rjmp	.+104    	; 0xd6a <switches_read+0x98>
     d02:	00 91 22 01 	lds	r16, 0x0122	; 0x800122 <start_deb_ctr>
     d06:	10 91 23 01 	lds	r17, 0x0123	; 0x800123 <start_deb_ctr+0x1>
     d0a:	20 91 24 01 	lds	r18, 0x0124	; 0x800124 <start_deb_ctr+0x2>
     d0e:	30 91 25 01 	lds	r19, 0x0125	; 0x800125 <start_deb_ctr+0x3>
     d12:	06 0f       	add	r16, r22
     d14:	17 1f       	adc	r17, r23
     d16:	28 1f       	adc	r18, r24
     d18:	39 1f       	adc	r19, r25
     d1a:	00 93 22 01 	sts	0x0122, r16	; 0x800122 <start_deb_ctr>
     d1e:	10 93 23 01 	sts	0x0123, r17	; 0x800123 <start_deb_ctr+0x1>
     d22:	20 93 24 01 	sts	0x0124, r18	; 0x800124 <start_deb_ctr+0x2>
     d26:	30 93 25 01 	sts	0x0125, r19	; 0x800125 <start_deb_ctr+0x3>
     d2a:	00 32       	cpi	r16, 0x20	; 32
     d2c:	1e 44       	sbci	r17, 0x4E	; 78
     d2e:	21 05       	cpc	r18, r1
     d30:	31 05       	cpc	r19, r1
     d32:	d8 f0       	brcs	.+54     	; 0xd6a <switches_read+0x98>
     d34:	20 91 4d 01 	lds	r18, 0x014D	; 0x80014d <flag_switch>
     d38:	21 60       	ori	r18, 0x01	; 1
     d3a:	20 93 4d 01 	sts	0x014D, r18	; 0x80014d <flag_switch>
     d3e:	20 91 4d 01 	lds	r18, 0x014D	; 0x80014d <flag_switch>
     d42:	2d 7f       	andi	r18, 0xFD	; 253
     d44:	20 93 4d 01 	sts	0x014D, r18	; 0x80014d <flag_switch>
     d48:	10 92 22 01 	sts	0x0122, r1	; 0x800122 <start_deb_ctr>
     d4c:	10 92 23 01 	sts	0x0123, r1	; 0x800123 <start_deb_ctr+0x1>
     d50:	10 92 24 01 	sts	0x0124, r1	; 0x800124 <start_deb_ctr+0x2>
     d54:	10 92 25 01 	sts	0x0125, r1	; 0x800125 <start_deb_ctr+0x3>
     d58:	08 c0       	rjmp	.+16     	; 0xd6a <switches_read+0x98>
     d5a:	10 92 22 01 	sts	0x0122, r1	; 0x800122 <start_deb_ctr>
     d5e:	10 92 23 01 	sts	0x0123, r1	; 0x800123 <start_deb_ctr+0x1>
     d62:	10 92 24 01 	sts	0x0124, r1	; 0x800124 <start_deb_ctr+0x2>
     d66:	10 92 25 01 	sts	0x0125, r1	; 0x800125 <start_deb_ctr+0x3>
     d6a:	20 91 4d 01 	lds	r18, 0x014D	; 0x80014d <flag_switch>
     d6e:	20 ff       	sbrs	r18, 0
     d70:	3d c0       	rjmp	.+122    	; 0xdec <switches_read+0x11a>
     d72:	00 00       	nop
     d74:	63 99       	sbic	0x0c, 3	; 12
     d76:	32 c0       	rjmp	.+100    	; 0xddc <switches_read+0x10a>
     d78:	20 91 4d 01 	lds	r18, 0x014D	; 0x80014d <flag_switch>
     d7c:	21 fd       	sbrc	r18, 1
     d7e:	36 c0       	rjmp	.+108    	; 0xdec <switches_read+0x11a>
     d80:	00 91 1e 01 	lds	r16, 0x011E	; 0x80011e <stop_deb_ctr>
     d84:	10 91 1f 01 	lds	r17, 0x011F	; 0x80011f <stop_deb_ctr+0x1>
     d88:	20 91 20 01 	lds	r18, 0x0120	; 0x800120 <stop_deb_ctr+0x2>
     d8c:	30 91 21 01 	lds	r19, 0x0121	; 0x800121 <stop_deb_ctr+0x3>
     d90:	ab 01       	movw	r20, r22
     d92:	bc 01       	movw	r22, r24
     d94:	40 0f       	add	r20, r16
     d96:	51 1f       	adc	r21, r17
     d98:	62 1f       	adc	r22, r18
     d9a:	73 1f       	adc	r23, r19
     d9c:	40 93 1e 01 	sts	0x011E, r20	; 0x80011e <stop_deb_ctr>
     da0:	50 93 1f 01 	sts	0x011F, r21	; 0x80011f <stop_deb_ctr+0x1>
     da4:	60 93 20 01 	sts	0x0120, r22	; 0x800120 <stop_deb_ctr+0x2>
     da8:	70 93 21 01 	sts	0x0121, r23	; 0x800121 <stop_deb_ctr+0x3>
     dac:	40 32       	cpi	r20, 0x20	; 32
     dae:	5e 44       	sbci	r21, 0x4E	; 78
     db0:	61 05       	cpc	r22, r1
     db2:	71 05       	cpc	r23, r1
     db4:	d8 f0       	brcs	.+54     	; 0xdec <switches_read+0x11a>
     db6:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <flag_switch>
     dba:	82 60       	ori	r24, 0x02	; 2
     dbc:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <flag_switch>
     dc0:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <flag_switch>
     dc4:	8e 7f       	andi	r24, 0xFE	; 254
     dc6:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <flag_switch>
     dca:	10 92 1e 01 	sts	0x011E, r1	; 0x80011e <stop_deb_ctr>
     dce:	10 92 1f 01 	sts	0x011F, r1	; 0x80011f <stop_deb_ctr+0x1>
     dd2:	10 92 20 01 	sts	0x0120, r1	; 0x800120 <stop_deb_ctr+0x2>
     dd6:	10 92 21 01 	sts	0x0121, r1	; 0x800121 <stop_deb_ctr+0x3>
     dda:	08 c0       	rjmp	.+16     	; 0xdec <switches_read+0x11a>
     ddc:	10 92 1e 01 	sts	0x011E, r1	; 0x80011e <stop_deb_ctr>
     de0:	10 92 1f 01 	sts	0x011F, r1	; 0x80011f <stop_deb_ctr+0x1>
     de4:	10 92 20 01 	sts	0x0120, r1	; 0x800120 <stop_deb_ctr+0x2>
     de8:	10 92 21 01 	sts	0x0121, r1	; 0x800121 <stop_deb_ctr+0x3>
     dec:	1f 91       	pop	r17
     dee:	0f 91       	pop	r16
     df0:	08 95       	ret

00000df2 <motor_set_param>:
     df2:	80 91 4e 01 	lds	r24, 0x014E	; 0x80014e <op_spd_val_temp>
     df6:	90 91 4f 01 	lds	r25, 0x014F	; 0x80014f <op_spd_val_temp+0x1>
     dfa:	a0 91 50 01 	lds	r26, 0x0150	; 0x800150 <op_spd_val_temp+0x2>
     dfe:	b0 91 51 01 	lds	r27, 0x0151	; 0x800151 <op_spd_val_temp+0x3>
     e02:	02 97       	sbiw	r24, 0x02	; 2
     e04:	a1 05       	cpc	r26, r1
     e06:	b1 05       	cpc	r27, r1
     e08:	48 f0       	brcs	.+18     	; 0xe1c <motor_set_param+0x2a>
     e0a:	80 91 4e 01 	lds	r24, 0x014E	; 0x80014e <op_spd_val_temp>
     e0e:	90 91 4f 01 	lds	r25, 0x014F	; 0x80014f <op_spd_val_temp+0x1>
     e12:	a0 91 50 01 	lds	r26, 0x0150	; 0x800150 <op_spd_val_temp+0x2>
     e16:	b0 91 51 01 	lds	r27, 0x0151	; 0x800151 <op_spd_val_temp+0x3>
     e1a:	04 c0       	rjmp	.+8      	; 0xe24 <motor_set_param+0x32>
     e1c:	82 e0       	ldi	r24, 0x02	; 2
     e1e:	90 e0       	ldi	r25, 0x00	; 0
     e20:	a0 e0       	ldi	r26, 0x00	; 0
     e22:	b0 e0       	ldi	r27, 0x00	; 0
     e24:	80 93 4e 01 	sts	0x014E, r24	; 0x80014e <op_spd_val_temp>
     e28:	90 93 4f 01 	sts	0x014F, r25	; 0x80014f <op_spd_val_temp+0x1>
     e2c:	a0 93 50 01 	sts	0x0150, r26	; 0x800150 <op_spd_val_temp+0x2>
     e30:	b0 93 51 01 	sts	0x0151, r27	; 0x800151 <op_spd_val_temp+0x3>
     e34:	80 91 4e 01 	lds	r24, 0x014E	; 0x80014e <op_spd_val_temp>
     e38:	90 91 4f 01 	lds	r25, 0x014F	; 0x80014f <op_spd_val_temp+0x1>
     e3c:	a0 91 50 01 	lds	r26, 0x0150	; 0x800150 <op_spd_val_temp+0x2>
     e40:	b0 91 51 01 	lds	r27, 0x0151	; 0x800151 <op_spd_val_temp+0x3>
     e44:	81 3d       	cpi	r24, 0xD1	; 209
     e46:	97 40       	sbci	r25, 0x07	; 7
     e48:	a1 05       	cpc	r26, r1
     e4a:	b1 05       	cpc	r27, r1
     e4c:	48 f4       	brcc	.+18     	; 0xe60 <motor_set_param+0x6e>
     e4e:	80 91 4e 01 	lds	r24, 0x014E	; 0x80014e <op_spd_val_temp>
     e52:	90 91 4f 01 	lds	r25, 0x014F	; 0x80014f <op_spd_val_temp+0x1>
     e56:	a0 91 50 01 	lds	r26, 0x0150	; 0x800150 <op_spd_val_temp+0x2>
     e5a:	b0 91 51 01 	lds	r27, 0x0151	; 0x800151 <op_spd_val_temp+0x3>
     e5e:	04 c0       	rjmp	.+8      	; 0xe68 <motor_set_param+0x76>
     e60:	80 ed       	ldi	r24, 0xD0	; 208
     e62:	97 e0       	ldi	r25, 0x07	; 7
     e64:	a0 e0       	ldi	r26, 0x00	; 0
     e66:	b0 e0       	ldi	r27, 0x00	; 0
     e68:	80 93 65 01 	sts	0x0165, r24	; 0x800165 <op_spd_val>
     e6c:	90 93 66 01 	sts	0x0166, r25	; 0x800166 <op_spd_val+0x1>
     e70:	a0 93 67 01 	sts	0x0167, r26	; 0x800167 <op_spd_val+0x2>
     e74:	b0 93 68 01 	sts	0x0168, r27	; 0x800168 <op_spd_val+0x3>
     e78:	80 91 42 01 	lds	r24, 0x0142	; 0x800142 <cw_setcnt_val_temp>
     e7c:	90 91 43 01 	lds	r25, 0x0143	; 0x800143 <cw_setcnt_val_temp+0x1>
     e80:	a0 91 44 01 	lds	r26, 0x0144	; 0x800144 <cw_setcnt_val_temp+0x2>
     e84:	b0 91 45 01 	lds	r27, 0x0145	; 0x800145 <cw_setcnt_val_temp+0x3>
     e88:	80 93 3e 01 	sts	0x013E, r24	; 0x80013e <cw_setcnt_val>
     e8c:	90 93 3f 01 	sts	0x013F, r25	; 0x80013f <cw_setcnt_val+0x1>
     e90:	a0 93 40 01 	sts	0x0140, r26	; 0x800140 <cw_setcnt_val+0x2>
     e94:	b0 93 41 01 	sts	0x0141, r27	; 0x800141 <cw_setcnt_val+0x3>
     e98:	80 91 49 01 	lds	r24, 0x0149	; 0x800149 <ccw_setcnt_val_temp>
     e9c:	90 91 4a 01 	lds	r25, 0x014A	; 0x80014a <ccw_setcnt_val_temp+0x1>
     ea0:	a0 91 4b 01 	lds	r26, 0x014B	; 0x80014b <ccw_setcnt_val_temp+0x2>
     ea4:	b0 91 4c 01 	lds	r27, 0x014C	; 0x80014c <ccw_setcnt_val_temp+0x3>
     ea8:	80 93 56 01 	sts	0x0156, r24	; 0x800156 <ccw_setcnt_val>
     eac:	90 93 57 01 	sts	0x0157, r25	; 0x800157 <ccw_setcnt_val+0x1>
     eb0:	a0 93 58 01 	sts	0x0158, r26	; 0x800158 <ccw_setcnt_val+0x2>
     eb4:	b0 93 59 01 	sts	0x0159, r27	; 0x800159 <ccw_setcnt_val+0x3>
     eb8:	80 91 52 01 	lds	r24, 0x0152	; 0x800152 <cyc_cnt_val_temp>
     ebc:	90 91 53 01 	lds	r25, 0x0153	; 0x800153 <cyc_cnt_val_temp+0x1>
     ec0:	a0 91 54 01 	lds	r26, 0x0154	; 0x800154 <cyc_cnt_val_temp+0x2>
     ec4:	b0 91 55 01 	lds	r27, 0x0155	; 0x800155 <cyc_cnt_val_temp+0x3>
     ec8:	80 93 5a 01 	sts	0x015A, r24	; 0x80015a <cyc_cnt_val>
     ecc:	90 93 5b 01 	sts	0x015B, r25	; 0x80015b <cyc_cnt_val+0x1>
     ed0:	a0 93 5c 01 	sts	0x015C, r26	; 0x80015c <cyc_cnt_val+0x2>
     ed4:	b0 93 5d 01 	sts	0x015D, r27	; 0x80015d <cyc_cnt_val+0x3>
     ed8:	80 91 65 01 	lds	r24, 0x0165	; 0x800165 <op_spd_val>
     edc:	90 91 66 01 	lds	r25, 0x0166	; 0x800166 <op_spd_val+0x1>
     ee0:	a0 91 67 01 	lds	r26, 0x0167	; 0x800167 <op_spd_val+0x2>
     ee4:	b0 91 68 01 	lds	r27, 0x0168	; 0x800168 <op_spd_val+0x3>
     ee8:	44 97       	sbiw	r24, 0x14	; 20
     eea:	a1 05       	cpc	r26, r1
     eec:	b1 05       	cpc	r27, r1
     eee:	48 f4       	brcc	.+18     	; 0xf02 <motor_set_param+0x110>
     ef0:	10 92 69 01 	sts	0x0169, r1	; 0x800169 <ramp_time_val>
     ef4:	10 92 6a 01 	sts	0x016A, r1	; 0x80016a <ramp_time_val+0x1>
     ef8:	10 92 6b 01 	sts	0x016B, r1	; 0x80016b <ramp_time_val+0x2>
     efc:	10 92 6c 01 	sts	0x016C, r1	; 0x80016c <ramp_time_val+0x3>
     f00:	25 c0       	rjmp	.+74     	; 0xf4c <motor_set_param+0x15a>
     f02:	80 91 65 01 	lds	r24, 0x0165	; 0x800165 <op_spd_val>
     f06:	90 91 66 01 	lds	r25, 0x0166	; 0x800166 <op_spd_val+0x1>
     f0a:	a0 91 67 01 	lds	r26, 0x0167	; 0x800167 <op_spd_val+0x2>
     f0e:	b0 91 68 01 	lds	r27, 0x0168	; 0x800168 <op_spd_val+0x3>
     f12:	c2 97       	sbiw	r24, 0x32	; 50
     f14:	a1 05       	cpc	r26, r1
     f16:	b1 05       	cpc	r27, r1
     f18:	68 f4       	brcc	.+26     	; 0xf34 <motor_set_param+0x142>
     f1a:	80 e0       	ldi	r24, 0x00	; 0
     f1c:	90 e0       	ldi	r25, 0x00	; 0
     f1e:	a0 e8       	ldi	r26, 0x80	; 128
     f20:	bf e3       	ldi	r27, 0x3F	; 63
     f22:	80 93 69 01 	sts	0x0169, r24	; 0x800169 <ramp_time_val>
     f26:	90 93 6a 01 	sts	0x016A, r25	; 0x80016a <ramp_time_val+0x1>
     f2a:	a0 93 6b 01 	sts	0x016B, r26	; 0x80016b <ramp_time_val+0x2>
     f2e:	b0 93 6c 01 	sts	0x016C, r27	; 0x80016c <ramp_time_val+0x3>
     f32:	0c c0       	rjmp	.+24     	; 0xf4c <motor_set_param+0x15a>
     f34:	80 e0       	ldi	r24, 0x00	; 0
     f36:	90 e0       	ldi	r25, 0x00	; 0
     f38:	a0 e8       	ldi	r26, 0x80	; 128
     f3a:	b0 e4       	ldi	r27, 0x40	; 64
     f3c:	80 93 69 01 	sts	0x0169, r24	; 0x800169 <ramp_time_val>
     f40:	90 93 6a 01 	sts	0x016A, r25	; 0x80016a <ramp_time_val+0x1>
     f44:	a0 93 6b 01 	sts	0x016B, r26	; 0x80016b <ramp_time_val+0x2>
     f48:	b0 93 6c 01 	sts	0x016C, r27	; 0x80016c <ramp_time_val+0x3>
     f4c:	80 91 6d 01 	lds	r24, 0x016D	; 0x80016d <dead_time_val_temp>
     f50:	90 91 6e 01 	lds	r25, 0x016E	; 0x80016e <dead_time_val_temp+0x1>
     f54:	a0 91 6f 01 	lds	r26, 0x016F	; 0x80016f <dead_time_val_temp+0x2>
     f58:	b0 91 70 01 	lds	r27, 0x0170	; 0x800170 <dead_time_val_temp+0x3>
     f5c:	80 93 71 01 	sts	0x0171, r24	; 0x800171 <dead_time_val>
     f60:	90 93 72 01 	sts	0x0172, r25	; 0x800172 <dead_time_val+0x1>
     f64:	a0 93 73 01 	sts	0x0173, r26	; 0x800173 <dead_time_val+0x2>
     f68:	b0 93 74 01 	sts	0x0174, r27	; 0x800174 <dead_time_val+0x3>
     f6c:	20 e0       	ldi	r18, 0x00	; 0
     f6e:	30 e0       	ldi	r19, 0x00	; 0
     f70:	40 e2       	ldi	r20, 0x20	; 32
     f72:	51 e4       	ldi	r21, 0x41	; 65
     f74:	60 91 69 01 	lds	r22, 0x0169	; 0x800169 <ramp_time_val>
     f78:	70 91 6a 01 	lds	r23, 0x016A	; 0x80016a <ramp_time_val+0x1>
     f7c:	80 91 6b 01 	lds	r24, 0x016B	; 0x80016b <ramp_time_val+0x2>
     f80:	90 91 6c 01 	lds	r25, 0x016C	; 0x80016c <ramp_time_val+0x3>
     f84:	0e 94 ae 0c 	call	0x195c	; 0x195c <__mulsf3>
     f88:	0e 94 c8 0b 	call	0x1790	; 0x1790 <__fixunssfsi>
     f8c:	9b 01       	movw	r18, r22
     f8e:	ac 01       	movw	r20, r24
     f90:	60 93 8b 01 	sts	0x018B, r22	; 0x80018b <ramp_steps>
     f94:	70 93 8c 01 	sts	0x018C, r23	; 0x80018c <ramp_steps+0x1>
     f98:	80 93 8d 01 	sts	0x018D, r24	; 0x80018d <ramp_steps+0x2>
     f9c:	90 93 8e 01 	sts	0x018E, r25	; 0x80018e <ramp_steps+0x3>
     fa0:	60 91 65 01 	lds	r22, 0x0165	; 0x800165 <op_spd_val>
     fa4:	70 91 66 01 	lds	r23, 0x0166	; 0x800166 <op_spd_val+0x1>
     fa8:	80 91 67 01 	lds	r24, 0x0167	; 0x800167 <op_spd_val+0x2>
     fac:	90 91 68 01 	lds	r25, 0x0168	; 0x800168 <op_spd_val+0x3>
     fb0:	0e 94 1b 0d 	call	0x1a36	; 0x1a36 <__udivmodsi4>
     fb4:	20 93 39 01 	sts	0x0139, r18	; 0x800139 <ramp_inc_dec>
     fb8:	30 93 3a 01 	sts	0x013A, r19	; 0x80013a <ramp_inc_dec+0x1>
     fbc:	40 93 3b 01 	sts	0x013B, r20	; 0x80013b <ramp_inc_dec+0x2>
     fc0:	50 93 3c 01 	sts	0x013C, r21	; 0x80013c <ramp_inc_dec+0x3>
     fc4:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <cw_setcnt_val>
     fc8:	90 91 3f 01 	lds	r25, 0x013F	; 0x80013f <cw_setcnt_val+0x1>
     fcc:	a0 91 40 01 	lds	r26, 0x0140	; 0x800140 <cw_setcnt_val+0x2>
     fd0:	b0 91 41 01 	lds	r27, 0x0141	; 0x800141 <cw_setcnt_val+0x3>
     fd4:	89 2b       	or	r24, r25
     fd6:	8a 2b       	or	r24, r26
     fd8:	8b 2b       	or	r24, r27
     fda:	29 f4       	brne	.+10     	; 0xfe6 <motor_set_param+0x1f4>
     fdc:	80 91 93 01 	lds	r24, 0x0193	; 0x800193 <flag_motor2>
     fe0:	8e 7f       	andi	r24, 0xFE	; 254
     fe2:	80 93 93 01 	sts	0x0193, r24	; 0x800193 <flag_motor2>
     fe6:	08 95       	ret

00000fe8 <motor_acceleration>:
     fe8:	20 e0       	ldi	r18, 0x00	; 0
     fea:	30 e0       	ldi	r19, 0x00	; 0
     fec:	a9 01       	movw	r20, r18
     fee:	60 91 69 01 	lds	r22, 0x0169	; 0x800169 <ramp_time_val>
     ff2:	70 91 6a 01 	lds	r23, 0x016A	; 0x80016a <ramp_time_val+0x1>
     ff6:	80 91 6b 01 	lds	r24, 0x016B	; 0x80016b <ramp_time_val+0x2>
     ffa:	90 91 6c 01 	lds	r25, 0x016C	; 0x80016c <ramp_time_val+0x3>
     ffe:	0e 94 51 0b 	call	0x16a2	; 0x16a2 <__cmpsf2>
    1002:	81 11       	cpse	r24, r1
    1004:	47 c0       	rjmp	.+142    	; 0x1094 <motor_acceleration+0xac>
    1006:	80 91 65 01 	lds	r24, 0x0165	; 0x800165 <op_spd_val>
    100a:	90 91 66 01 	lds	r25, 0x0166	; 0x800166 <op_spd_val+0x1>
    100e:	a0 91 67 01 	lds	r26, 0x0167	; 0x800167 <op_spd_val+0x2>
    1012:	b0 91 68 01 	lds	r27, 0x0168	; 0x800168 <op_spd_val+0x3>
    1016:	80 93 35 01 	sts	0x0135, r24	; 0x800135 <ramp_OCR1A>
    101a:	90 93 36 01 	sts	0x0136, r25	; 0x800136 <ramp_OCR1A+0x1>
    101e:	a0 93 37 01 	sts	0x0137, r26	; 0x800137 <ramp_OCR1A+0x2>
    1022:	b0 93 38 01 	sts	0x0138, r27	; 0x800138 <ramp_OCR1A+0x3>
    1026:	60 91 35 01 	lds	r22, 0x0135	; 0x800135 <ramp_OCR1A>
    102a:	70 91 36 01 	lds	r23, 0x0136	; 0x800136 <ramp_OCR1A+0x1>
    102e:	80 91 37 01 	lds	r24, 0x0137	; 0x800137 <ramp_OCR1A+0x2>
    1032:	90 91 38 01 	lds	r25, 0x0138	; 0x800138 <ramp_OCR1A+0x3>
    1036:	0e 94 f7 0b 	call	0x17ee	; 0x17ee <__floatunsisf>
    103a:	26 ef       	ldi	r18, 0xF6	; 246
    103c:	3d ec       	ldi	r19, 0xCD	; 205
    103e:	4b e0       	ldi	r20, 0x0B	; 11
    1040:	57 e3       	ldi	r21, 0x37	; 55
    1042:	0e 94 ae 0c 	call	0x195c	; 0x195c <__mulsf3>
    1046:	9b 01       	movw	r18, r22
    1048:	ac 01       	movw	r20, r24
    104a:	60 e0       	ldi	r22, 0x00	; 0
    104c:	70 e0       	ldi	r23, 0x00	; 0
    104e:	80 e8       	ldi	r24, 0x80	; 128
    1050:	9f e3       	ldi	r25, 0x3F	; 63
    1052:	0e 94 56 0b 	call	0x16ac	; 0x16ac <__divsf3>
    1056:	20 e0       	ldi	r18, 0x00	; 0
    1058:	30 e0       	ldi	r19, 0x00	; 0
    105a:	40 e8       	ldi	r20, 0x80	; 128
    105c:	5f e3       	ldi	r21, 0x3F	; 63
    105e:	0e 94 e4 0a 	call	0x15c8	; 0x15c8 <__subsf3>
    1062:	0e 94 c8 0b 	call	0x1790	; 0x1790 <__fixunssfsi>
    1066:	e8 e8       	ldi	r30, 0x88	; 136
    1068:	f0 e0       	ldi	r31, 0x00	; 0
    106a:	71 83       	std	Z+1, r23	; 0x01
    106c:	60 83       	st	Z, r22
    106e:	20 91 84 00 	lds	r18, 0x0084	; 0x800084 <__DATA_REGION_ORIGIN__+0x24>
    1072:	30 91 85 00 	lds	r19, 0x0085	; 0x800085 <__DATA_REGION_ORIGIN__+0x25>
    1076:	80 81       	ld	r24, Z
    1078:	91 81       	ldd	r25, Z+1	; 0x01
    107a:	82 17       	cp	r24, r18
    107c:	93 07       	cpc	r25, r19
    107e:	20 f4       	brcc	.+8      	; 0x1088 <motor_acceleration+0xa0>
    1080:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__DATA_REGION_ORIGIN__+0x25>
    1084:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__DATA_REGION_ORIGIN__+0x24>
    1088:	e1 e8       	ldi	r30, 0x81	; 129
    108a:	f0 e0       	ldi	r31, 0x00	; 0
    108c:	80 81       	ld	r24, Z
    108e:	82 60       	ori	r24, 0x02	; 2
    1090:	80 83       	st	Z, r24
    1092:	1c c0       	rjmp	.+56     	; 0x10cc <motor_acceleration+0xe4>
    1094:	40 91 39 01 	lds	r20, 0x0139	; 0x800139 <ramp_inc_dec>
    1098:	50 91 3a 01 	lds	r21, 0x013A	; 0x80013a <ramp_inc_dec+0x1>
    109c:	60 91 3b 01 	lds	r22, 0x013B	; 0x80013b <ramp_inc_dec+0x2>
    10a0:	70 91 3c 01 	lds	r23, 0x013C	; 0x80013c <ramp_inc_dec+0x3>
    10a4:	80 91 35 01 	lds	r24, 0x0135	; 0x800135 <ramp_OCR1A>
    10a8:	90 91 36 01 	lds	r25, 0x0136	; 0x800136 <ramp_OCR1A+0x1>
    10ac:	a0 91 37 01 	lds	r26, 0x0137	; 0x800137 <ramp_OCR1A+0x2>
    10b0:	b0 91 38 01 	lds	r27, 0x0138	; 0x800138 <ramp_OCR1A+0x3>
    10b4:	84 0f       	add	r24, r20
    10b6:	95 1f       	adc	r25, r21
    10b8:	a6 1f       	adc	r26, r22
    10ba:	b7 1f       	adc	r27, r23
    10bc:	80 93 35 01 	sts	0x0135, r24	; 0x800135 <ramp_OCR1A>
    10c0:	90 93 36 01 	sts	0x0136, r25	; 0x800136 <ramp_OCR1A+0x1>
    10c4:	a0 93 37 01 	sts	0x0137, r26	; 0x800137 <ramp_OCR1A+0x2>
    10c8:	b0 93 38 01 	sts	0x0138, r27	; 0x800138 <ramp_OCR1A+0x3>
    10cc:	40 91 35 01 	lds	r20, 0x0135	; 0x800135 <ramp_OCR1A>
    10d0:	50 91 36 01 	lds	r21, 0x0136	; 0x800136 <ramp_OCR1A+0x1>
    10d4:	60 91 37 01 	lds	r22, 0x0137	; 0x800137 <ramp_OCR1A+0x2>
    10d8:	70 91 38 01 	lds	r23, 0x0138	; 0x800138 <ramp_OCR1A+0x3>
    10dc:	80 91 65 01 	lds	r24, 0x0165	; 0x800165 <op_spd_val>
    10e0:	90 91 66 01 	lds	r25, 0x0166	; 0x800166 <op_spd_val+0x1>
    10e4:	a0 91 67 01 	lds	r26, 0x0167	; 0x800167 <op_spd_val+0x2>
    10e8:	b0 91 68 01 	lds	r27, 0x0168	; 0x800168 <op_spd_val+0x3>
    10ec:	48 17       	cp	r20, r24
    10ee:	59 07       	cpc	r21, r25
    10f0:	6a 07       	cpc	r22, r26
    10f2:	7b 07       	cpc	r23, r27
    10f4:	c8 f5       	brcc	.+114    	; 0x1168 <motor_acceleration+0x180>
    10f6:	60 91 35 01 	lds	r22, 0x0135	; 0x800135 <ramp_OCR1A>
    10fa:	70 91 36 01 	lds	r23, 0x0136	; 0x800136 <ramp_OCR1A+0x1>
    10fe:	80 91 37 01 	lds	r24, 0x0137	; 0x800137 <ramp_OCR1A+0x2>
    1102:	90 91 38 01 	lds	r25, 0x0138	; 0x800138 <ramp_OCR1A+0x3>
    1106:	0e 94 f7 0b 	call	0x17ee	; 0x17ee <__floatunsisf>
    110a:	26 ef       	ldi	r18, 0xF6	; 246
    110c:	3d ec       	ldi	r19, 0xCD	; 205
    110e:	4b e0       	ldi	r20, 0x0B	; 11
    1110:	57 e3       	ldi	r21, 0x37	; 55
    1112:	0e 94 ae 0c 	call	0x195c	; 0x195c <__mulsf3>
    1116:	9b 01       	movw	r18, r22
    1118:	ac 01       	movw	r20, r24
    111a:	60 e0       	ldi	r22, 0x00	; 0
    111c:	70 e0       	ldi	r23, 0x00	; 0
    111e:	80 e8       	ldi	r24, 0x80	; 128
    1120:	9f e3       	ldi	r25, 0x3F	; 63
    1122:	0e 94 56 0b 	call	0x16ac	; 0x16ac <__divsf3>
    1126:	20 e0       	ldi	r18, 0x00	; 0
    1128:	30 e0       	ldi	r19, 0x00	; 0
    112a:	40 e8       	ldi	r20, 0x80	; 128
    112c:	5f e3       	ldi	r21, 0x3F	; 63
    112e:	0e 94 e4 0a 	call	0x15c8	; 0x15c8 <__subsf3>
    1132:	0e 94 c8 0b 	call	0x1790	; 0x1790 <__fixunssfsi>
    1136:	e8 e8       	ldi	r30, 0x88	; 136
    1138:	f0 e0       	ldi	r31, 0x00	; 0
    113a:	71 83       	std	Z+1, r23	; 0x01
    113c:	60 83       	st	Z, r22
    113e:	20 91 84 00 	lds	r18, 0x0084	; 0x800084 <__DATA_REGION_ORIGIN__+0x24>
    1142:	30 91 85 00 	lds	r19, 0x0085	; 0x800085 <__DATA_REGION_ORIGIN__+0x25>
    1146:	80 81       	ld	r24, Z
    1148:	91 81       	ldd	r25, Z+1	; 0x01
    114a:	82 17       	cp	r24, r18
    114c:	93 07       	cpc	r25, r19
    114e:	20 f4       	brcc	.+8      	; 0x1158 <motor_acceleration+0x170>
    1150:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__DATA_REGION_ORIGIN__+0x25>
    1154:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__DATA_REGION_ORIGIN__+0x24>
    1158:	e1 e8       	ldi	r30, 0x81	; 129
    115a:	f0 e0       	ldi	r31, 0x00	; 0
    115c:	80 81       	ld	r24, Z
    115e:	82 60       	ori	r24, 0x02	; 2
    1160:	80 83       	st	Z, r24
    1162:	80 e0       	ldi	r24, 0x00	; 0
    1164:	90 e0       	ldi	r25, 0x00	; 0
    1166:	08 95       	ret
    1168:	80 91 93 01 	lds	r24, 0x0193	; 0x800193 <flag_motor2>
    116c:	80 fd       	sbrc	r24, 0
    116e:	09 c0       	rjmp	.+18     	; 0x1182 <motor_acceleration+0x19a>
    1170:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <ccw_pulse_ctr>
    1174:	90 91 09 01 	lds	r25, 0x0109	; 0x800109 <ccw_pulse_ctr+0x1>
    1178:	a0 91 0a 01 	lds	r26, 0x010A	; 0x80010a <ccw_pulse_ctr+0x2>
    117c:	b0 91 0b 01 	lds	r27, 0x010B	; 0x80010b <ccw_pulse_ctr+0x3>
    1180:	08 c0       	rjmp	.+16     	; 0x1192 <motor_acceleration+0x1aa>
    1182:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <cw_pulse_ctr>
    1186:	90 91 0d 01 	lds	r25, 0x010D	; 0x80010d <cw_pulse_ctr+0x1>
    118a:	a0 91 0e 01 	lds	r26, 0x010E	; 0x80010e <cw_pulse_ctr+0x2>
    118e:	b0 91 0f 01 	lds	r27, 0x010F	; 0x80010f <cw_pulse_ctr+0x3>
    1192:	80 93 31 01 	sts	0x0131, r24	; 0x800131 <rev_count_inc>
    1196:	90 93 32 01 	sts	0x0132, r25	; 0x800132 <rev_count_inc+0x1>
    119a:	a0 93 33 01 	sts	0x0133, r26	; 0x800133 <rev_count_inc+0x2>
    119e:	b0 93 34 01 	sts	0x0134, r27	; 0x800134 <rev_count_inc+0x3>
    11a2:	83 e0       	ldi	r24, 0x03	; 3
    11a4:	80 93 94 01 	sts	0x0194, r24	; 0x800194 <flag_motor_1>
    11a8:	81 e0       	ldi	r24, 0x01	; 1
    11aa:	90 e0       	ldi	r25, 0x00	; 0
    11ac:	08 95       	ret

000011ae <motor_operating_spd>:
    11ae:	4f 92       	push	r4
    11b0:	5f 92       	push	r5
    11b2:	6f 92       	push	r6
    11b4:	7f 92       	push	r7
    11b6:	8f 92       	push	r8
    11b8:	9f 92       	push	r9
    11ba:	af 92       	push	r10
    11bc:	bf 92       	push	r11
    11be:	cf 92       	push	r12
    11c0:	df 92       	push	r13
    11c2:	ef 92       	push	r14
    11c4:	ff 92       	push	r15
    11c6:	60 91 65 01 	lds	r22, 0x0165	; 0x800165 <op_spd_val>
    11ca:	70 91 66 01 	lds	r23, 0x0166	; 0x800166 <op_spd_val+0x1>
    11ce:	80 91 67 01 	lds	r24, 0x0167	; 0x800167 <op_spd_val+0x2>
    11d2:	90 91 68 01 	lds	r25, 0x0168	; 0x800168 <op_spd_val+0x3>
    11d6:	0e 94 f7 0b 	call	0x17ee	; 0x17ee <__floatunsisf>
    11da:	26 ef       	ldi	r18, 0xF6	; 246
    11dc:	3d ec       	ldi	r19, 0xCD	; 205
    11de:	4b e0       	ldi	r20, 0x0B	; 11
    11e0:	57 e3       	ldi	r21, 0x37	; 55
    11e2:	0e 94 ae 0c 	call	0x195c	; 0x195c <__mulsf3>
    11e6:	9b 01       	movw	r18, r22
    11e8:	ac 01       	movw	r20, r24
    11ea:	60 e0       	ldi	r22, 0x00	; 0
    11ec:	70 e0       	ldi	r23, 0x00	; 0
    11ee:	80 e8       	ldi	r24, 0x80	; 128
    11f0:	9f e3       	ldi	r25, 0x3F	; 63
    11f2:	0e 94 56 0b 	call	0x16ac	; 0x16ac <__divsf3>
    11f6:	20 e0       	ldi	r18, 0x00	; 0
    11f8:	30 e0       	ldi	r19, 0x00	; 0
    11fa:	40 e8       	ldi	r20, 0x80	; 128
    11fc:	5f e3       	ldi	r21, 0x3F	; 63
    11fe:	0e 94 e4 0a 	call	0x15c8	; 0x15c8 <__subsf3>
    1202:	0e 94 c8 0b 	call	0x1790	; 0x1790 <__fixunssfsi>
    1206:	70 93 89 00 	sts	0x0089, r23	; 0x800089 <__DATA_REGION_ORIGIN__+0x29>
    120a:	60 93 88 00 	sts	0x0088, r22	; 0x800088 <__DATA_REGION_ORIGIN__+0x28>
    120e:	60 91 0c 01 	lds	r22, 0x010C	; 0x80010c <cw_pulse_ctr>
    1212:	70 91 0d 01 	lds	r23, 0x010D	; 0x80010d <cw_pulse_ctr+0x1>
    1216:	80 91 0e 01 	lds	r24, 0x010E	; 0x80010e <cw_pulse_ctr+0x2>
    121a:	90 91 0f 01 	lds	r25, 0x010F	; 0x80010f <cw_pulse_ctr+0x3>
    121e:	80 90 3e 01 	lds	r8, 0x013E	; 0x80013e <cw_setcnt_val>
    1222:	90 90 3f 01 	lds	r9, 0x013F	; 0x80013f <cw_setcnt_val+0x1>
    1226:	a0 90 40 01 	lds	r10, 0x0140	; 0x800140 <cw_setcnt_val+0x2>
    122a:	b0 90 41 01 	lds	r11, 0x0141	; 0x800141 <cw_setcnt_val+0x3>
    122e:	40 90 31 01 	lds	r4, 0x0131	; 0x800131 <rev_count_inc>
    1232:	50 90 32 01 	lds	r5, 0x0132	; 0x800132 <rev_count_inc+0x1>
    1236:	60 90 33 01 	lds	r6, 0x0133	; 0x800133 <rev_count_inc+0x2>
    123a:	70 90 34 01 	lds	r7, 0x0134	; 0x800134 <rev_count_inc+0x3>
    123e:	0e 94 f7 0b 	call	0x17ee	; 0x17ee <__floatunsisf>
    1242:	6b 01       	movw	r12, r22
    1244:	7c 01       	movw	r14, r24
    1246:	a8 ee       	ldi	r26, 0xE8	; 232
    1248:	b3 e0       	ldi	r27, 0x03	; 3
    124a:	a5 01       	movw	r20, r10
    124c:	94 01       	movw	r18, r8
    124e:	0e 94 3d 0d 	call	0x1a7a	; 0x1a7a <__muluhisi3>
    1252:	0e 94 f7 0b 	call	0x17ee	; 0x17ee <__floatunsisf>
    1256:	4b 01       	movw	r8, r22
    1258:	5c 01       	movw	r10, r24
    125a:	c3 01       	movw	r24, r6
    125c:	b2 01       	movw	r22, r4
    125e:	0e 94 f7 0b 	call	0x17ee	; 0x17ee <__floatunsisf>
    1262:	2c e5       	ldi	r18, 0x5C	; 92
    1264:	3f e8       	ldi	r19, 0x8F	; 143
    1266:	42 e8       	ldi	r20, 0x82	; 130
    1268:	5f e3       	ldi	r21, 0x3F	; 63
    126a:	0e 94 ae 0c 	call	0x195c	; 0x195c <__mulsf3>
    126e:	9b 01       	movw	r18, r22
    1270:	ac 01       	movw	r20, r24
    1272:	c5 01       	movw	r24, r10
    1274:	b4 01       	movw	r22, r8
    1276:	0e 94 e4 0a 	call	0x15c8	; 0x15c8 <__subsf3>
    127a:	9b 01       	movw	r18, r22
    127c:	ac 01       	movw	r20, r24
    127e:	c7 01       	movw	r24, r14
    1280:	b6 01       	movw	r22, r12
    1282:	0e 94 a9 0c 	call	0x1952	; 0x1952 <__gesf2>
    1286:	88 23       	and	r24, r24
    1288:	24 f0       	brlt	.+8      	; 0x1292 <motor_operating_spd+0xe4>
    128a:	80 91 93 01 	lds	r24, 0x0193	; 0x800193 <flag_motor2>
    128e:	80 fd       	sbrc	r24, 0
    1290:	45 c0       	rjmp	.+138    	; 0x131c <motor_operating_spd+0x16e>
    1292:	60 91 08 01 	lds	r22, 0x0108	; 0x800108 <ccw_pulse_ctr>
    1296:	70 91 09 01 	lds	r23, 0x0109	; 0x800109 <ccw_pulse_ctr+0x1>
    129a:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <ccw_pulse_ctr+0x2>
    129e:	90 91 0b 01 	lds	r25, 0x010B	; 0x80010b <ccw_pulse_ctr+0x3>
    12a2:	80 90 56 01 	lds	r8, 0x0156	; 0x800156 <ccw_setcnt_val>
    12a6:	90 90 57 01 	lds	r9, 0x0157	; 0x800157 <ccw_setcnt_val+0x1>
    12aa:	a0 90 58 01 	lds	r10, 0x0158	; 0x800158 <ccw_setcnt_val+0x2>
    12ae:	b0 90 59 01 	lds	r11, 0x0159	; 0x800159 <ccw_setcnt_val+0x3>
    12b2:	40 90 31 01 	lds	r4, 0x0131	; 0x800131 <rev_count_inc>
    12b6:	50 90 32 01 	lds	r5, 0x0132	; 0x800132 <rev_count_inc+0x1>
    12ba:	60 90 33 01 	lds	r6, 0x0133	; 0x800133 <rev_count_inc+0x2>
    12be:	70 90 34 01 	lds	r7, 0x0134	; 0x800134 <rev_count_inc+0x3>
    12c2:	0e 94 f7 0b 	call	0x17ee	; 0x17ee <__floatunsisf>
    12c6:	6b 01       	movw	r12, r22
    12c8:	7c 01       	movw	r14, r24
    12ca:	a8 ee       	ldi	r26, 0xE8	; 232
    12cc:	b3 e0       	ldi	r27, 0x03	; 3
    12ce:	a5 01       	movw	r20, r10
    12d0:	94 01       	movw	r18, r8
    12d2:	0e 94 3d 0d 	call	0x1a7a	; 0x1a7a <__muluhisi3>
    12d6:	0e 94 f7 0b 	call	0x17ee	; 0x17ee <__floatunsisf>
    12da:	4b 01       	movw	r8, r22
    12dc:	5c 01       	movw	r10, r24
    12de:	c3 01       	movw	r24, r6
    12e0:	b2 01       	movw	r22, r4
    12e2:	0e 94 f7 0b 	call	0x17ee	; 0x17ee <__floatunsisf>
    12e6:	2c e5       	ldi	r18, 0x5C	; 92
    12e8:	3f e8       	ldi	r19, 0x8F	; 143
    12ea:	42 e8       	ldi	r20, 0x82	; 130
    12ec:	5f e3       	ldi	r21, 0x3F	; 63
    12ee:	0e 94 ae 0c 	call	0x195c	; 0x195c <__mulsf3>
    12f2:	9b 01       	movw	r18, r22
    12f4:	ac 01       	movw	r20, r24
    12f6:	c5 01       	movw	r24, r10
    12f8:	b4 01       	movw	r22, r8
    12fa:	0e 94 e4 0a 	call	0x15c8	; 0x15c8 <__subsf3>
    12fe:	9b 01       	movw	r18, r22
    1300:	ac 01       	movw	r20, r24
    1302:	c7 01       	movw	r24, r14
    1304:	b6 01       	movw	r22, r12
    1306:	0e 94 a9 0c 	call	0x1952	; 0x1952 <__gesf2>
    130a:	88 23       	and	r24, r24
    130c:	54 f0       	brlt	.+20     	; 0x1322 <motor_operating_spd+0x174>
    130e:	e0 91 93 01 	lds	r30, 0x0193	; 0x800193 <flag_motor2>
    1312:	81 e0       	ldi	r24, 0x01	; 1
    1314:	e8 27       	eor	r30, r24
    1316:	e1 70       	andi	r30, 0x01	; 1
    1318:	f0 e0       	ldi	r31, 0x00	; 0
    131a:	05 c0       	rjmp	.+10     	; 0x1326 <motor_operating_spd+0x178>
    131c:	e1 e0       	ldi	r30, 0x01	; 1
    131e:	f0 e0       	ldi	r31, 0x00	; 0
    1320:	02 c0       	rjmp	.+4      	; 0x1326 <motor_operating_spd+0x178>
    1322:	e0 e0       	ldi	r30, 0x00	; 0
    1324:	f0 e0       	ldi	r31, 0x00	; 0
    1326:	c0 90 31 01 	lds	r12, 0x0131	; 0x800131 <rev_count_inc>
    132a:	d0 90 32 01 	lds	r13, 0x0132	; 0x800132 <rev_count_inc+0x1>
    132e:	e0 90 33 01 	lds	r14, 0x0133	; 0x800133 <rev_count_inc+0x2>
    1332:	f0 90 34 01 	lds	r15, 0x0134	; 0x800134 <rev_count_inc+0x3>
    1336:	20 91 3e 01 	lds	r18, 0x013E	; 0x80013e <cw_setcnt_val>
    133a:	30 91 3f 01 	lds	r19, 0x013F	; 0x80013f <cw_setcnt_val+0x1>
    133e:	40 91 40 01 	lds	r20, 0x0140	; 0x800140 <cw_setcnt_val+0x2>
    1342:	50 91 41 01 	lds	r21, 0x0141	; 0x800141 <cw_setcnt_val+0x3>
    1346:	cc 0c       	add	r12, r12
    1348:	dd 1c       	adc	r13, r13
    134a:	ee 1c       	adc	r14, r14
    134c:	ff 1c       	adc	r15, r15
    134e:	a8 ee       	ldi	r26, 0xE8	; 232
    1350:	b3 e0       	ldi	r27, 0x03	; 3
    1352:	0e 94 3d 0d 	call	0x1a7a	; 0x1a7a <__muluhisi3>
    1356:	6c 15       	cp	r22, r12
    1358:	7d 05       	cpc	r23, r13
    135a:	8e 05       	cpc	r24, r14
    135c:	9f 05       	cpc	r25, r15
    135e:	20 f4       	brcc	.+8      	; 0x1368 <motor_operating_spd+0x1ba>
    1360:	80 91 93 01 	lds	r24, 0x0193	; 0x800193 <flag_motor2>
    1364:	80 fd       	sbrc	r24, 0
    1366:	21 c0       	rjmp	.+66     	; 0x13aa <motor_operating_spd+0x1fc>
    1368:	c0 90 31 01 	lds	r12, 0x0131	; 0x800131 <rev_count_inc>
    136c:	d0 90 32 01 	lds	r13, 0x0132	; 0x800132 <rev_count_inc+0x1>
    1370:	e0 90 33 01 	lds	r14, 0x0133	; 0x800133 <rev_count_inc+0x2>
    1374:	f0 90 34 01 	lds	r15, 0x0134	; 0x800134 <rev_count_inc+0x3>
    1378:	20 91 56 01 	lds	r18, 0x0156	; 0x800156 <ccw_setcnt_val>
    137c:	30 91 57 01 	lds	r19, 0x0157	; 0x800157 <ccw_setcnt_val+0x1>
    1380:	40 91 58 01 	lds	r20, 0x0158	; 0x800158 <ccw_setcnt_val+0x2>
    1384:	50 91 59 01 	lds	r21, 0x0159	; 0x800159 <ccw_setcnt_val+0x3>
    1388:	cc 0c       	add	r12, r12
    138a:	dd 1c       	adc	r13, r13
    138c:	ee 1c       	adc	r14, r14
    138e:	ff 1c       	adc	r15, r15
    1390:	a8 ee       	ldi	r26, 0xE8	; 232
    1392:	b3 e0       	ldi	r27, 0x03	; 3
    1394:	0e 94 3d 0d 	call	0x1a7a	; 0x1a7a <__muluhisi3>
    1398:	6c 15       	cp	r22, r12
    139a:	7d 05       	cpc	r23, r13
    139c:	8e 05       	cpc	r24, r14
    139e:	9f 05       	cpc	r25, r15
    13a0:	70 f4       	brcc	.+28     	; 0x13be <motor_operating_spd+0x210>
    13a2:	80 91 93 01 	lds	r24, 0x0193	; 0x800193 <flag_motor2>
    13a6:	80 fd       	sbrc	r24, 0
    13a8:	0a c0       	rjmp	.+20     	; 0x13be <motor_operating_spd+0x210>
    13aa:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <flag_switch>
    13ae:	82 60       	ori	r24, 0x02	; 2
    13b0:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <flag_switch>
    13b4:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <flag_switch>
    13b8:	8e 7f       	andi	r24, 0xFE	; 254
    13ba:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <flag_switch>
    13be:	8e 2f       	mov	r24, r30
    13c0:	9f 2f       	mov	r25, r31
    13c2:	ff 90       	pop	r15
    13c4:	ef 90       	pop	r14
    13c6:	df 90       	pop	r13
    13c8:	cf 90       	pop	r12
    13ca:	bf 90       	pop	r11
    13cc:	af 90       	pop	r10
    13ce:	9f 90       	pop	r9
    13d0:	8f 90       	pop	r8
    13d2:	7f 90       	pop	r7
    13d4:	6f 90       	pop	r6
    13d6:	5f 90       	pop	r5
    13d8:	4f 90       	pop	r4
    13da:	08 95       	ret

000013dc <motor_deceleration>:
    13dc:	cf 92       	push	r12
    13de:	df 92       	push	r13
    13e0:	ef 92       	push	r14
    13e2:	ff 92       	push	r15
    13e4:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <flag_switch>
    13e8:	80 ff       	sbrs	r24, 0
    13ea:	4f c0       	rjmp	.+158    	; 0x148a <motor_deceleration+0xae>
    13ec:	40 91 35 01 	lds	r20, 0x0135	; 0x800135 <ramp_OCR1A>
    13f0:	50 91 36 01 	lds	r21, 0x0136	; 0x800136 <ramp_OCR1A+0x1>
    13f4:	60 91 37 01 	lds	r22, 0x0137	; 0x800137 <ramp_OCR1A+0x2>
    13f8:	70 91 38 01 	lds	r23, 0x0138	; 0x800138 <ramp_OCR1A+0x3>
    13fc:	80 91 39 01 	lds	r24, 0x0139	; 0x800139 <ramp_inc_dec>
    1400:	90 91 3a 01 	lds	r25, 0x013A	; 0x80013a <ramp_inc_dec+0x1>
    1404:	a0 91 3b 01 	lds	r26, 0x013B	; 0x80013b <ramp_inc_dec+0x2>
    1408:	b0 91 3c 01 	lds	r27, 0x013C	; 0x80013c <ramp_inc_dec+0x3>
    140c:	84 17       	cp	r24, r20
    140e:	95 07       	cpc	r25, r21
    1410:	a6 07       	cpc	r26, r22
    1412:	b7 07       	cpc	r27, r23
    1414:	d0 f5       	brcc	.+116    	; 0x148a <motor_deceleration+0xae>
    1416:	20 91 3e 01 	lds	r18, 0x013E	; 0x80013e <cw_setcnt_val>
    141a:	30 91 3f 01 	lds	r19, 0x013F	; 0x80013f <cw_setcnt_val+0x1>
    141e:	40 91 40 01 	lds	r20, 0x0140	; 0x800140 <cw_setcnt_val+0x2>
    1422:	50 91 41 01 	lds	r21, 0x0141	; 0x800141 <cw_setcnt_val+0x3>
    1426:	c0 90 0c 01 	lds	r12, 0x010C	; 0x80010c <cw_pulse_ctr>
    142a:	d0 90 0d 01 	lds	r13, 0x010D	; 0x80010d <cw_pulse_ctr+0x1>
    142e:	e0 90 0e 01 	lds	r14, 0x010E	; 0x80010e <cw_pulse_ctr+0x2>
    1432:	f0 90 0f 01 	lds	r15, 0x010F	; 0x80010f <cw_pulse_ctr+0x3>
    1436:	a8 ee       	ldi	r26, 0xE8	; 232
    1438:	b3 e0       	ldi	r27, 0x03	; 3
    143a:	0e 94 3d 0d 	call	0x1a7a	; 0x1a7a <__muluhisi3>
    143e:	6c 15       	cp	r22, r12
    1440:	7d 05       	cpc	r23, r13
    1442:	8e 05       	cpc	r24, r14
    1444:	9f 05       	cpc	r25, r15
    1446:	20 f0       	brcs	.+8      	; 0x1450 <motor_deceleration+0x74>
    1448:	80 91 93 01 	lds	r24, 0x0193	; 0x800193 <flag_motor2>
    144c:	80 fd       	sbrc	r24, 0
    144e:	37 c0       	rjmp	.+110    	; 0x14be <motor_deceleration+0xe2>
    1450:	20 91 56 01 	lds	r18, 0x0156	; 0x800156 <ccw_setcnt_val>
    1454:	30 91 57 01 	lds	r19, 0x0157	; 0x800157 <ccw_setcnt_val+0x1>
    1458:	40 91 58 01 	lds	r20, 0x0158	; 0x800158 <ccw_setcnt_val+0x2>
    145c:	50 91 59 01 	lds	r21, 0x0159	; 0x800159 <ccw_setcnt_val+0x3>
    1460:	c0 90 08 01 	lds	r12, 0x0108	; 0x800108 <ccw_pulse_ctr>
    1464:	d0 90 09 01 	lds	r13, 0x0109	; 0x800109 <ccw_pulse_ctr+0x1>
    1468:	e0 90 0a 01 	lds	r14, 0x010A	; 0x80010a <ccw_pulse_ctr+0x2>
    146c:	f0 90 0b 01 	lds	r15, 0x010B	; 0x80010b <ccw_pulse_ctr+0x3>
    1470:	a8 ee       	ldi	r26, 0xE8	; 232
    1472:	b3 e0       	ldi	r27, 0x03	; 3
    1474:	0e 94 3d 0d 	call	0x1a7a	; 0x1a7a <__muluhisi3>
    1478:	6c 15       	cp	r22, r12
    147a:	7d 05       	cpc	r23, r13
    147c:	8e 05       	cpc	r24, r14
    147e:	9f 05       	cpc	r25, r15
    1480:	20 f0       	brcs	.+8      	; 0x148a <motor_deceleration+0xae>
    1482:	80 91 93 01 	lds	r24, 0x0193	; 0x800193 <flag_motor2>
    1486:	80 ff       	sbrs	r24, 0
    1488:	1a c0       	rjmp	.+52     	; 0x14be <motor_deceleration+0xe2>
    148a:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <flag_switch>
    148e:	81 ff       	sbrs	r24, 1
    1490:	57 c0       	rjmp	.+174    	; 0x1540 <motor_deceleration+0x164>
    1492:	40 91 35 01 	lds	r20, 0x0135	; 0x800135 <ramp_OCR1A>
    1496:	50 91 36 01 	lds	r21, 0x0136	; 0x800136 <ramp_OCR1A+0x1>
    149a:	60 91 37 01 	lds	r22, 0x0137	; 0x800137 <ramp_OCR1A+0x2>
    149e:	70 91 38 01 	lds	r23, 0x0138	; 0x800138 <ramp_OCR1A+0x3>
    14a2:	80 91 39 01 	lds	r24, 0x0139	; 0x800139 <ramp_inc_dec>
    14a6:	90 91 3a 01 	lds	r25, 0x013A	; 0x80013a <ramp_inc_dec+0x1>
    14aa:	a0 91 3b 01 	lds	r26, 0x013B	; 0x80013b <ramp_inc_dec+0x2>
    14ae:	b0 91 3c 01 	lds	r27, 0x013C	; 0x80013c <ramp_inc_dec+0x3>
    14b2:	84 17       	cp	r24, r20
    14b4:	95 07       	cpc	r25, r21
    14b6:	a6 07       	cpc	r26, r22
    14b8:	b7 07       	cpc	r27, r23
    14ba:	08 f0       	brcs	.+2      	; 0x14be <motor_deceleration+0xe2>
    14bc:	41 c0       	rjmp	.+130    	; 0x1540 <motor_deceleration+0x164>
    14be:	40 91 39 01 	lds	r20, 0x0139	; 0x800139 <ramp_inc_dec>
    14c2:	50 91 3a 01 	lds	r21, 0x013A	; 0x80013a <ramp_inc_dec+0x1>
    14c6:	60 91 3b 01 	lds	r22, 0x013B	; 0x80013b <ramp_inc_dec+0x2>
    14ca:	70 91 3c 01 	lds	r23, 0x013C	; 0x80013c <ramp_inc_dec+0x3>
    14ce:	80 91 35 01 	lds	r24, 0x0135	; 0x800135 <ramp_OCR1A>
    14d2:	90 91 36 01 	lds	r25, 0x0136	; 0x800136 <ramp_OCR1A+0x1>
    14d6:	a0 91 37 01 	lds	r26, 0x0137	; 0x800137 <ramp_OCR1A+0x2>
    14da:	b0 91 38 01 	lds	r27, 0x0138	; 0x800138 <ramp_OCR1A+0x3>
    14de:	84 1b       	sub	r24, r20
    14e0:	95 0b       	sbc	r25, r21
    14e2:	a6 0b       	sbc	r26, r22
    14e4:	b7 0b       	sbc	r27, r23
    14e6:	80 93 35 01 	sts	0x0135, r24	; 0x800135 <ramp_OCR1A>
    14ea:	90 93 36 01 	sts	0x0136, r25	; 0x800136 <ramp_OCR1A+0x1>
    14ee:	a0 93 37 01 	sts	0x0137, r26	; 0x800137 <ramp_OCR1A+0x2>
    14f2:	b0 93 38 01 	sts	0x0138, r27	; 0x800138 <ramp_OCR1A+0x3>
    14f6:	60 91 35 01 	lds	r22, 0x0135	; 0x800135 <ramp_OCR1A>
    14fa:	70 91 36 01 	lds	r23, 0x0136	; 0x800136 <ramp_OCR1A+0x1>
    14fe:	80 91 37 01 	lds	r24, 0x0137	; 0x800137 <ramp_OCR1A+0x2>
    1502:	90 91 38 01 	lds	r25, 0x0138	; 0x800138 <ramp_OCR1A+0x3>
    1506:	0e 94 f7 0b 	call	0x17ee	; 0x17ee <__floatunsisf>
    150a:	26 ef       	ldi	r18, 0xF6	; 246
    150c:	3d ec       	ldi	r19, 0xCD	; 205
    150e:	4b e0       	ldi	r20, 0x0B	; 11
    1510:	57 e3       	ldi	r21, 0x37	; 55
    1512:	0e 94 ae 0c 	call	0x195c	; 0x195c <__mulsf3>
    1516:	9b 01       	movw	r18, r22
    1518:	ac 01       	movw	r20, r24
    151a:	60 e0       	ldi	r22, 0x00	; 0
    151c:	70 e0       	ldi	r23, 0x00	; 0
    151e:	80 e8       	ldi	r24, 0x80	; 128
    1520:	9f e3       	ldi	r25, 0x3F	; 63
    1522:	0e 94 56 0b 	call	0x16ac	; 0x16ac <__divsf3>
    1526:	20 e0       	ldi	r18, 0x00	; 0
    1528:	30 e0       	ldi	r19, 0x00	; 0
    152a:	40 e8       	ldi	r20, 0x80	; 128
    152c:	5f e3       	ldi	r21, 0x3F	; 63
    152e:	0e 94 e4 0a 	call	0x15c8	; 0x15c8 <__subsf3>
    1532:	0e 94 c8 0b 	call	0x1790	; 0x1790 <__fixunssfsi>
    1536:	70 93 89 00 	sts	0x0089, r23	; 0x800089 <__DATA_REGION_ORIGIN__+0x29>
    153a:	60 93 88 00 	sts	0x0088, r22	; 0x800088 <__DATA_REGION_ORIGIN__+0x28>
    153e:	3f c0       	rjmp	.+126    	; 0x15be <motor_deceleration+0x1e2>
    1540:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <flag_switch>
    1544:	81 ff       	sbrs	r24, 1
    1546:	3b c0       	rjmp	.+118    	; 0x15be <motor_deceleration+0x1e2>
    1548:	e1 e8       	ldi	r30, 0x81	; 129
    154a:	f0 e0       	ldi	r31, 0x00	; 0
    154c:	80 81       	ld	r24, Z
    154e:	8d 7f       	andi	r24, 0xFD	; 253
    1550:	80 83       	st	Z, r24
    1552:	10 92 94 01 	sts	0x0194, r1	; 0x800194 <flag_motor_1>
    1556:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <cw_pulse_ctr>
    155a:	10 92 0d 01 	sts	0x010D, r1	; 0x80010d <cw_pulse_ctr+0x1>
    155e:	10 92 0e 01 	sts	0x010E, r1	; 0x80010e <cw_pulse_ctr+0x2>
    1562:	10 92 0f 01 	sts	0x010F, r1	; 0x80010f <cw_pulse_ctr+0x3>
    1566:	10 92 08 01 	sts	0x0108, r1	; 0x800108 <ccw_pulse_ctr>
    156a:	10 92 09 01 	sts	0x0109, r1	; 0x800109 <ccw_pulse_ctr+0x1>
    156e:	10 92 0a 01 	sts	0x010A, r1	; 0x80010a <ccw_pulse_ctr+0x2>
    1572:	10 92 0b 01 	sts	0x010B, r1	; 0x80010b <ccw_pulse_ctr+0x3>
    1576:	10 92 31 01 	sts	0x0131, r1	; 0x800131 <rev_count_inc>
    157a:	10 92 32 01 	sts	0x0132, r1	; 0x800132 <rev_count_inc+0x1>
    157e:	10 92 33 01 	sts	0x0133, r1	; 0x800133 <rev_count_inc+0x2>
    1582:	10 92 34 01 	sts	0x0134, r1	; 0x800134 <rev_count_inc+0x3>
    1586:	10 92 35 01 	sts	0x0135, r1	; 0x800135 <ramp_OCR1A>
    158a:	10 92 36 01 	sts	0x0136, r1	; 0x800136 <ramp_OCR1A+0x1>
    158e:	10 92 37 01 	sts	0x0137, r1	; 0x800137 <ramp_OCR1A+0x2>
    1592:	10 92 38 01 	sts	0x0138, r1	; 0x800138 <ramp_OCR1A+0x3>
    1596:	10 92 04 01 	sts	0x0104, r1	; 0x800104 <cyccnt_ctr>
    159a:	10 92 05 01 	sts	0x0105, r1	; 0x800105 <cyccnt_ctr+0x1>
    159e:	10 92 06 01 	sts	0x0106, r1	; 0x800106 <cyccnt_ctr+0x2>
    15a2:	10 92 07 01 	sts	0x0107, r1	; 0x800107 <cyccnt_ctr+0x3>
    15a6:	2d 98       	cbi	0x05, 5	; 5
    15a8:	2e 98       	cbi	0x05, 6	; 5
    15aa:	80 91 93 01 	lds	r24, 0x0193	; 0x800193 <flag_motor2>
    15ae:	81 60       	ori	r24, 0x01	; 1
    15b0:	80 93 93 01 	sts	0x0193, r24	; 0x800193 <flag_motor2>
    15b4:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <flag_switch>
    15b8:	8b 7f       	andi	r24, 0xFB	; 251
    15ba:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <flag_switch>
    15be:	ff 90       	pop	r15
    15c0:	ef 90       	pop	r14
    15c2:	df 90       	pop	r13
    15c4:	cf 90       	pop	r12
    15c6:	08 95       	ret

000015c8 <__subsf3>:
    15c8:	50 58       	subi	r21, 0x80	; 128

000015ca <__addsf3>:
    15ca:	bb 27       	eor	r27, r27
    15cc:	aa 27       	eor	r26, r26
    15ce:	0e 94 fc 0a 	call	0x15f8	; 0x15f8 <__addsf3x>
    15d2:	0c 94 6f 0c 	jmp	0x18de	; 0x18de <__fp_round>
    15d6:	0e 94 61 0c 	call	0x18c2	; 0x18c2 <__fp_pscA>
    15da:	38 f0       	brcs	.+14     	; 0x15ea <__addsf3+0x20>
    15dc:	0e 94 68 0c 	call	0x18d0	; 0x18d0 <__fp_pscB>
    15e0:	20 f0       	brcs	.+8      	; 0x15ea <__addsf3+0x20>
    15e2:	39 f4       	brne	.+14     	; 0x15f2 <__addsf3+0x28>
    15e4:	9f 3f       	cpi	r25, 0xFF	; 255
    15e6:	19 f4       	brne	.+6      	; 0x15ee <__addsf3+0x24>
    15e8:	26 f4       	brtc	.+8      	; 0x15f2 <__addsf3+0x28>
    15ea:	0c 94 5e 0c 	jmp	0x18bc	; 0x18bc <__fp_nan>
    15ee:	0e f4       	brtc	.+2      	; 0x15f2 <__addsf3+0x28>
    15f0:	e0 95       	com	r30
    15f2:	e7 fb       	bst	r30, 7
    15f4:	0c 94 58 0c 	jmp	0x18b0	; 0x18b0 <__fp_inf>

000015f8 <__addsf3x>:
    15f8:	e9 2f       	mov	r30, r25
    15fa:	0e 94 80 0c 	call	0x1900	; 0x1900 <__fp_split3>
    15fe:	58 f3       	brcs	.-42     	; 0x15d6 <__addsf3+0xc>
    1600:	ba 17       	cp	r27, r26
    1602:	62 07       	cpc	r22, r18
    1604:	73 07       	cpc	r23, r19
    1606:	84 07       	cpc	r24, r20
    1608:	95 07       	cpc	r25, r21
    160a:	20 f0       	brcs	.+8      	; 0x1614 <__addsf3x+0x1c>
    160c:	79 f4       	brne	.+30     	; 0x162c <__addsf3x+0x34>
    160e:	a6 f5       	brtc	.+104    	; 0x1678 <__addsf3x+0x80>
    1610:	0c 94 a2 0c 	jmp	0x1944	; 0x1944 <__fp_zero>
    1614:	0e f4       	brtc	.+2      	; 0x1618 <__addsf3x+0x20>
    1616:	e0 95       	com	r30
    1618:	0b 2e       	mov	r0, r27
    161a:	ba 2f       	mov	r27, r26
    161c:	a0 2d       	mov	r26, r0
    161e:	0b 01       	movw	r0, r22
    1620:	b9 01       	movw	r22, r18
    1622:	90 01       	movw	r18, r0
    1624:	0c 01       	movw	r0, r24
    1626:	ca 01       	movw	r24, r20
    1628:	a0 01       	movw	r20, r0
    162a:	11 24       	eor	r1, r1
    162c:	ff 27       	eor	r31, r31
    162e:	59 1b       	sub	r21, r25
    1630:	99 f0       	breq	.+38     	; 0x1658 <__addsf3x+0x60>
    1632:	59 3f       	cpi	r21, 0xF9	; 249
    1634:	50 f4       	brcc	.+20     	; 0x164a <__addsf3x+0x52>
    1636:	50 3e       	cpi	r21, 0xE0	; 224
    1638:	68 f1       	brcs	.+90     	; 0x1694 <__addsf3x+0x9c>
    163a:	1a 16       	cp	r1, r26
    163c:	f0 40       	sbci	r31, 0x00	; 0
    163e:	a2 2f       	mov	r26, r18
    1640:	23 2f       	mov	r18, r19
    1642:	34 2f       	mov	r19, r20
    1644:	44 27       	eor	r20, r20
    1646:	58 5f       	subi	r21, 0xF8	; 248
    1648:	f3 cf       	rjmp	.-26     	; 0x1630 <__addsf3x+0x38>
    164a:	46 95       	lsr	r20
    164c:	37 95       	ror	r19
    164e:	27 95       	ror	r18
    1650:	a7 95       	ror	r26
    1652:	f0 40       	sbci	r31, 0x00	; 0
    1654:	53 95       	inc	r21
    1656:	c9 f7       	brne	.-14     	; 0x164a <__addsf3x+0x52>
    1658:	7e f4       	brtc	.+30     	; 0x1678 <__addsf3x+0x80>
    165a:	1f 16       	cp	r1, r31
    165c:	ba 0b       	sbc	r27, r26
    165e:	62 0b       	sbc	r22, r18
    1660:	73 0b       	sbc	r23, r19
    1662:	84 0b       	sbc	r24, r20
    1664:	ba f0       	brmi	.+46     	; 0x1694 <__addsf3x+0x9c>
    1666:	91 50       	subi	r25, 0x01	; 1
    1668:	a1 f0       	breq	.+40     	; 0x1692 <__addsf3x+0x9a>
    166a:	ff 0f       	add	r31, r31
    166c:	bb 1f       	adc	r27, r27
    166e:	66 1f       	adc	r22, r22
    1670:	77 1f       	adc	r23, r23
    1672:	88 1f       	adc	r24, r24
    1674:	c2 f7       	brpl	.-16     	; 0x1666 <__addsf3x+0x6e>
    1676:	0e c0       	rjmp	.+28     	; 0x1694 <__addsf3x+0x9c>
    1678:	ba 0f       	add	r27, r26
    167a:	62 1f       	adc	r22, r18
    167c:	73 1f       	adc	r23, r19
    167e:	84 1f       	adc	r24, r20
    1680:	48 f4       	brcc	.+18     	; 0x1694 <__addsf3x+0x9c>
    1682:	87 95       	ror	r24
    1684:	77 95       	ror	r23
    1686:	67 95       	ror	r22
    1688:	b7 95       	ror	r27
    168a:	f7 95       	ror	r31
    168c:	9e 3f       	cpi	r25, 0xFE	; 254
    168e:	08 f0       	brcs	.+2      	; 0x1692 <__addsf3x+0x9a>
    1690:	b0 cf       	rjmp	.-160    	; 0x15f2 <__addsf3+0x28>
    1692:	93 95       	inc	r25
    1694:	88 0f       	add	r24, r24
    1696:	08 f0       	brcs	.+2      	; 0x169a <__addsf3x+0xa2>
    1698:	99 27       	eor	r25, r25
    169a:	ee 0f       	add	r30, r30
    169c:	97 95       	ror	r25
    169e:	87 95       	ror	r24
    16a0:	08 95       	ret

000016a2 <__cmpsf2>:
    16a2:	0e 94 34 0c 	call	0x1868	; 0x1868 <__fp_cmp>
    16a6:	08 f4       	brcc	.+2      	; 0x16aa <__cmpsf2+0x8>
    16a8:	81 e0       	ldi	r24, 0x01	; 1
    16aa:	08 95       	ret

000016ac <__divsf3>:
    16ac:	0e 94 6a 0b 	call	0x16d4	; 0x16d4 <__divsf3x>
    16b0:	0c 94 6f 0c 	jmp	0x18de	; 0x18de <__fp_round>
    16b4:	0e 94 68 0c 	call	0x18d0	; 0x18d0 <__fp_pscB>
    16b8:	58 f0       	brcs	.+22     	; 0x16d0 <__divsf3+0x24>
    16ba:	0e 94 61 0c 	call	0x18c2	; 0x18c2 <__fp_pscA>
    16be:	40 f0       	brcs	.+16     	; 0x16d0 <__divsf3+0x24>
    16c0:	29 f4       	brne	.+10     	; 0x16cc <__divsf3+0x20>
    16c2:	5f 3f       	cpi	r21, 0xFF	; 255
    16c4:	29 f0       	breq	.+10     	; 0x16d0 <__divsf3+0x24>
    16c6:	0c 94 58 0c 	jmp	0x18b0	; 0x18b0 <__fp_inf>
    16ca:	51 11       	cpse	r21, r1
    16cc:	0c 94 a3 0c 	jmp	0x1946	; 0x1946 <__fp_szero>
    16d0:	0c 94 5e 0c 	jmp	0x18bc	; 0x18bc <__fp_nan>

000016d4 <__divsf3x>:
    16d4:	0e 94 80 0c 	call	0x1900	; 0x1900 <__fp_split3>
    16d8:	68 f3       	brcs	.-38     	; 0x16b4 <__divsf3+0x8>

000016da <__divsf3_pse>:
    16da:	99 23       	and	r25, r25
    16dc:	b1 f3       	breq	.-20     	; 0x16ca <__divsf3+0x1e>
    16de:	55 23       	and	r21, r21
    16e0:	91 f3       	breq	.-28     	; 0x16c6 <__divsf3+0x1a>
    16e2:	95 1b       	sub	r25, r21
    16e4:	55 0b       	sbc	r21, r21
    16e6:	bb 27       	eor	r27, r27
    16e8:	aa 27       	eor	r26, r26
    16ea:	62 17       	cp	r22, r18
    16ec:	73 07       	cpc	r23, r19
    16ee:	84 07       	cpc	r24, r20
    16f0:	38 f0       	brcs	.+14     	; 0x1700 <__divsf3_pse+0x26>
    16f2:	9f 5f       	subi	r25, 0xFF	; 255
    16f4:	5f 4f       	sbci	r21, 0xFF	; 255
    16f6:	22 0f       	add	r18, r18
    16f8:	33 1f       	adc	r19, r19
    16fa:	44 1f       	adc	r20, r20
    16fc:	aa 1f       	adc	r26, r26
    16fe:	a9 f3       	breq	.-22     	; 0x16ea <__divsf3_pse+0x10>
    1700:	35 d0       	rcall	.+106    	; 0x176c <__divsf3_pse+0x92>
    1702:	0e 2e       	mov	r0, r30
    1704:	3a f0       	brmi	.+14     	; 0x1714 <__divsf3_pse+0x3a>
    1706:	e0 e8       	ldi	r30, 0x80	; 128
    1708:	32 d0       	rcall	.+100    	; 0x176e <__divsf3_pse+0x94>
    170a:	91 50       	subi	r25, 0x01	; 1
    170c:	50 40       	sbci	r21, 0x00	; 0
    170e:	e6 95       	lsr	r30
    1710:	00 1c       	adc	r0, r0
    1712:	ca f7       	brpl	.-14     	; 0x1706 <__divsf3_pse+0x2c>
    1714:	2b d0       	rcall	.+86     	; 0x176c <__divsf3_pse+0x92>
    1716:	fe 2f       	mov	r31, r30
    1718:	29 d0       	rcall	.+82     	; 0x176c <__divsf3_pse+0x92>
    171a:	66 0f       	add	r22, r22
    171c:	77 1f       	adc	r23, r23
    171e:	88 1f       	adc	r24, r24
    1720:	bb 1f       	adc	r27, r27
    1722:	26 17       	cp	r18, r22
    1724:	37 07       	cpc	r19, r23
    1726:	48 07       	cpc	r20, r24
    1728:	ab 07       	cpc	r26, r27
    172a:	b0 e8       	ldi	r27, 0x80	; 128
    172c:	09 f0       	breq	.+2      	; 0x1730 <__divsf3_pse+0x56>
    172e:	bb 0b       	sbc	r27, r27
    1730:	80 2d       	mov	r24, r0
    1732:	bf 01       	movw	r22, r30
    1734:	ff 27       	eor	r31, r31
    1736:	93 58       	subi	r25, 0x83	; 131
    1738:	5f 4f       	sbci	r21, 0xFF	; 255
    173a:	3a f0       	brmi	.+14     	; 0x174a <__divsf3_pse+0x70>
    173c:	9e 3f       	cpi	r25, 0xFE	; 254
    173e:	51 05       	cpc	r21, r1
    1740:	78 f0       	brcs	.+30     	; 0x1760 <__divsf3_pse+0x86>
    1742:	0c 94 58 0c 	jmp	0x18b0	; 0x18b0 <__fp_inf>
    1746:	0c 94 a3 0c 	jmp	0x1946	; 0x1946 <__fp_szero>
    174a:	5f 3f       	cpi	r21, 0xFF	; 255
    174c:	e4 f3       	brlt	.-8      	; 0x1746 <__divsf3_pse+0x6c>
    174e:	98 3e       	cpi	r25, 0xE8	; 232
    1750:	d4 f3       	brlt	.-12     	; 0x1746 <__divsf3_pse+0x6c>
    1752:	86 95       	lsr	r24
    1754:	77 95       	ror	r23
    1756:	67 95       	ror	r22
    1758:	b7 95       	ror	r27
    175a:	f7 95       	ror	r31
    175c:	9f 5f       	subi	r25, 0xFF	; 255
    175e:	c9 f7       	brne	.-14     	; 0x1752 <__divsf3_pse+0x78>
    1760:	88 0f       	add	r24, r24
    1762:	91 1d       	adc	r25, r1
    1764:	96 95       	lsr	r25
    1766:	87 95       	ror	r24
    1768:	97 f9       	bld	r25, 7
    176a:	08 95       	ret
    176c:	e1 e0       	ldi	r30, 0x01	; 1
    176e:	66 0f       	add	r22, r22
    1770:	77 1f       	adc	r23, r23
    1772:	88 1f       	adc	r24, r24
    1774:	bb 1f       	adc	r27, r27
    1776:	62 17       	cp	r22, r18
    1778:	73 07       	cpc	r23, r19
    177a:	84 07       	cpc	r24, r20
    177c:	ba 07       	cpc	r27, r26
    177e:	20 f0       	brcs	.+8      	; 0x1788 <__divsf3_pse+0xae>
    1780:	62 1b       	sub	r22, r18
    1782:	73 0b       	sbc	r23, r19
    1784:	84 0b       	sbc	r24, r20
    1786:	ba 0b       	sbc	r27, r26
    1788:	ee 1f       	adc	r30, r30
    178a:	88 f7       	brcc	.-30     	; 0x176e <__divsf3_pse+0x94>
    178c:	e0 95       	com	r30
    178e:	08 95       	ret

00001790 <__fixunssfsi>:
    1790:	0e 94 88 0c 	call	0x1910	; 0x1910 <__fp_splitA>
    1794:	88 f0       	brcs	.+34     	; 0x17b8 <__fixunssfsi+0x28>
    1796:	9f 57       	subi	r25, 0x7F	; 127
    1798:	98 f0       	brcs	.+38     	; 0x17c0 <__fixunssfsi+0x30>
    179a:	b9 2f       	mov	r27, r25
    179c:	99 27       	eor	r25, r25
    179e:	b7 51       	subi	r27, 0x17	; 23
    17a0:	b0 f0       	brcs	.+44     	; 0x17ce <__fixunssfsi+0x3e>
    17a2:	e1 f0       	breq	.+56     	; 0x17dc <__fixunssfsi+0x4c>
    17a4:	66 0f       	add	r22, r22
    17a6:	77 1f       	adc	r23, r23
    17a8:	88 1f       	adc	r24, r24
    17aa:	99 1f       	adc	r25, r25
    17ac:	1a f0       	brmi	.+6      	; 0x17b4 <__fixunssfsi+0x24>
    17ae:	ba 95       	dec	r27
    17b0:	c9 f7       	brne	.-14     	; 0x17a4 <__fixunssfsi+0x14>
    17b2:	14 c0       	rjmp	.+40     	; 0x17dc <__fixunssfsi+0x4c>
    17b4:	b1 30       	cpi	r27, 0x01	; 1
    17b6:	91 f0       	breq	.+36     	; 0x17dc <__fixunssfsi+0x4c>
    17b8:	0e 94 a2 0c 	call	0x1944	; 0x1944 <__fp_zero>
    17bc:	b1 e0       	ldi	r27, 0x01	; 1
    17be:	08 95       	ret
    17c0:	0c 94 a2 0c 	jmp	0x1944	; 0x1944 <__fp_zero>
    17c4:	67 2f       	mov	r22, r23
    17c6:	78 2f       	mov	r23, r24
    17c8:	88 27       	eor	r24, r24
    17ca:	b8 5f       	subi	r27, 0xF8	; 248
    17cc:	39 f0       	breq	.+14     	; 0x17dc <__fixunssfsi+0x4c>
    17ce:	b9 3f       	cpi	r27, 0xF9	; 249
    17d0:	cc f3       	brlt	.-14     	; 0x17c4 <__fixunssfsi+0x34>
    17d2:	86 95       	lsr	r24
    17d4:	77 95       	ror	r23
    17d6:	67 95       	ror	r22
    17d8:	b3 95       	inc	r27
    17da:	d9 f7       	brne	.-10     	; 0x17d2 <__fixunssfsi+0x42>
    17dc:	3e f4       	brtc	.+14     	; 0x17ec <__fixunssfsi+0x5c>
    17de:	90 95       	com	r25
    17e0:	80 95       	com	r24
    17e2:	70 95       	com	r23
    17e4:	61 95       	neg	r22
    17e6:	7f 4f       	sbci	r23, 0xFF	; 255
    17e8:	8f 4f       	sbci	r24, 0xFF	; 255
    17ea:	9f 4f       	sbci	r25, 0xFF	; 255
    17ec:	08 95       	ret

000017ee <__floatunsisf>:
    17ee:	e8 94       	clt
    17f0:	09 c0       	rjmp	.+18     	; 0x1804 <__floatsisf+0x12>

000017f2 <__floatsisf>:
    17f2:	97 fb       	bst	r25, 7
    17f4:	3e f4       	brtc	.+14     	; 0x1804 <__floatsisf+0x12>
    17f6:	90 95       	com	r25
    17f8:	80 95       	com	r24
    17fa:	70 95       	com	r23
    17fc:	61 95       	neg	r22
    17fe:	7f 4f       	sbci	r23, 0xFF	; 255
    1800:	8f 4f       	sbci	r24, 0xFF	; 255
    1802:	9f 4f       	sbci	r25, 0xFF	; 255
    1804:	99 23       	and	r25, r25
    1806:	a9 f0       	breq	.+42     	; 0x1832 <__floatsisf+0x40>
    1808:	f9 2f       	mov	r31, r25
    180a:	96 e9       	ldi	r25, 0x96	; 150
    180c:	bb 27       	eor	r27, r27
    180e:	93 95       	inc	r25
    1810:	f6 95       	lsr	r31
    1812:	87 95       	ror	r24
    1814:	77 95       	ror	r23
    1816:	67 95       	ror	r22
    1818:	b7 95       	ror	r27
    181a:	f1 11       	cpse	r31, r1
    181c:	f8 cf       	rjmp	.-16     	; 0x180e <__floatsisf+0x1c>
    181e:	fa f4       	brpl	.+62     	; 0x185e <__floatsisf+0x6c>
    1820:	bb 0f       	add	r27, r27
    1822:	11 f4       	brne	.+4      	; 0x1828 <__floatsisf+0x36>
    1824:	60 ff       	sbrs	r22, 0
    1826:	1b c0       	rjmp	.+54     	; 0x185e <__floatsisf+0x6c>
    1828:	6f 5f       	subi	r22, 0xFF	; 255
    182a:	7f 4f       	sbci	r23, 0xFF	; 255
    182c:	8f 4f       	sbci	r24, 0xFF	; 255
    182e:	9f 4f       	sbci	r25, 0xFF	; 255
    1830:	16 c0       	rjmp	.+44     	; 0x185e <__floatsisf+0x6c>
    1832:	88 23       	and	r24, r24
    1834:	11 f0       	breq	.+4      	; 0x183a <__floatsisf+0x48>
    1836:	96 e9       	ldi	r25, 0x96	; 150
    1838:	11 c0       	rjmp	.+34     	; 0x185c <__floatsisf+0x6a>
    183a:	77 23       	and	r23, r23
    183c:	21 f0       	breq	.+8      	; 0x1846 <__floatsisf+0x54>
    183e:	9e e8       	ldi	r25, 0x8E	; 142
    1840:	87 2f       	mov	r24, r23
    1842:	76 2f       	mov	r23, r22
    1844:	05 c0       	rjmp	.+10     	; 0x1850 <__floatsisf+0x5e>
    1846:	66 23       	and	r22, r22
    1848:	71 f0       	breq	.+28     	; 0x1866 <__floatsisf+0x74>
    184a:	96 e8       	ldi	r25, 0x86	; 134
    184c:	86 2f       	mov	r24, r22
    184e:	70 e0       	ldi	r23, 0x00	; 0
    1850:	60 e0       	ldi	r22, 0x00	; 0
    1852:	2a f0       	brmi	.+10     	; 0x185e <__floatsisf+0x6c>
    1854:	9a 95       	dec	r25
    1856:	66 0f       	add	r22, r22
    1858:	77 1f       	adc	r23, r23
    185a:	88 1f       	adc	r24, r24
    185c:	da f7       	brpl	.-10     	; 0x1854 <__floatsisf+0x62>
    185e:	88 0f       	add	r24, r24
    1860:	96 95       	lsr	r25
    1862:	87 95       	ror	r24
    1864:	97 f9       	bld	r25, 7
    1866:	08 95       	ret

00001868 <__fp_cmp>:
    1868:	99 0f       	add	r25, r25
    186a:	00 08       	sbc	r0, r0
    186c:	55 0f       	add	r21, r21
    186e:	aa 0b       	sbc	r26, r26
    1870:	e0 e8       	ldi	r30, 0x80	; 128
    1872:	fe ef       	ldi	r31, 0xFE	; 254
    1874:	16 16       	cp	r1, r22
    1876:	17 06       	cpc	r1, r23
    1878:	e8 07       	cpc	r30, r24
    187a:	f9 07       	cpc	r31, r25
    187c:	c0 f0       	brcs	.+48     	; 0x18ae <__fp_cmp+0x46>
    187e:	12 16       	cp	r1, r18
    1880:	13 06       	cpc	r1, r19
    1882:	e4 07       	cpc	r30, r20
    1884:	f5 07       	cpc	r31, r21
    1886:	98 f0       	brcs	.+38     	; 0x18ae <__fp_cmp+0x46>
    1888:	62 1b       	sub	r22, r18
    188a:	73 0b       	sbc	r23, r19
    188c:	84 0b       	sbc	r24, r20
    188e:	95 0b       	sbc	r25, r21
    1890:	39 f4       	brne	.+14     	; 0x18a0 <__fp_cmp+0x38>
    1892:	0a 26       	eor	r0, r26
    1894:	61 f0       	breq	.+24     	; 0x18ae <__fp_cmp+0x46>
    1896:	23 2b       	or	r18, r19
    1898:	24 2b       	or	r18, r20
    189a:	25 2b       	or	r18, r21
    189c:	21 f4       	brne	.+8      	; 0x18a6 <__fp_cmp+0x3e>
    189e:	08 95       	ret
    18a0:	0a 26       	eor	r0, r26
    18a2:	09 f4       	brne	.+2      	; 0x18a6 <__fp_cmp+0x3e>
    18a4:	a1 40       	sbci	r26, 0x01	; 1
    18a6:	a6 95       	lsr	r26
    18a8:	8f ef       	ldi	r24, 0xFF	; 255
    18aa:	81 1d       	adc	r24, r1
    18ac:	81 1d       	adc	r24, r1
    18ae:	08 95       	ret

000018b0 <__fp_inf>:
    18b0:	97 f9       	bld	r25, 7
    18b2:	9f 67       	ori	r25, 0x7F	; 127
    18b4:	80 e8       	ldi	r24, 0x80	; 128
    18b6:	70 e0       	ldi	r23, 0x00	; 0
    18b8:	60 e0       	ldi	r22, 0x00	; 0
    18ba:	08 95       	ret

000018bc <__fp_nan>:
    18bc:	9f ef       	ldi	r25, 0xFF	; 255
    18be:	80 ec       	ldi	r24, 0xC0	; 192
    18c0:	08 95       	ret

000018c2 <__fp_pscA>:
    18c2:	00 24       	eor	r0, r0
    18c4:	0a 94       	dec	r0
    18c6:	16 16       	cp	r1, r22
    18c8:	17 06       	cpc	r1, r23
    18ca:	18 06       	cpc	r1, r24
    18cc:	09 06       	cpc	r0, r25
    18ce:	08 95       	ret

000018d0 <__fp_pscB>:
    18d0:	00 24       	eor	r0, r0
    18d2:	0a 94       	dec	r0
    18d4:	12 16       	cp	r1, r18
    18d6:	13 06       	cpc	r1, r19
    18d8:	14 06       	cpc	r1, r20
    18da:	05 06       	cpc	r0, r21
    18dc:	08 95       	ret

000018de <__fp_round>:
    18de:	09 2e       	mov	r0, r25
    18e0:	03 94       	inc	r0
    18e2:	00 0c       	add	r0, r0
    18e4:	11 f4       	brne	.+4      	; 0x18ea <__fp_round+0xc>
    18e6:	88 23       	and	r24, r24
    18e8:	52 f0       	brmi	.+20     	; 0x18fe <__fp_round+0x20>
    18ea:	bb 0f       	add	r27, r27
    18ec:	40 f4       	brcc	.+16     	; 0x18fe <__fp_round+0x20>
    18ee:	bf 2b       	or	r27, r31
    18f0:	11 f4       	brne	.+4      	; 0x18f6 <__fp_round+0x18>
    18f2:	60 ff       	sbrs	r22, 0
    18f4:	04 c0       	rjmp	.+8      	; 0x18fe <__fp_round+0x20>
    18f6:	6f 5f       	subi	r22, 0xFF	; 255
    18f8:	7f 4f       	sbci	r23, 0xFF	; 255
    18fa:	8f 4f       	sbci	r24, 0xFF	; 255
    18fc:	9f 4f       	sbci	r25, 0xFF	; 255
    18fe:	08 95       	ret

00001900 <__fp_split3>:
    1900:	57 fd       	sbrc	r21, 7
    1902:	90 58       	subi	r25, 0x80	; 128
    1904:	44 0f       	add	r20, r20
    1906:	55 1f       	adc	r21, r21
    1908:	59 f0       	breq	.+22     	; 0x1920 <__fp_splitA+0x10>
    190a:	5f 3f       	cpi	r21, 0xFF	; 255
    190c:	71 f0       	breq	.+28     	; 0x192a <__fp_splitA+0x1a>
    190e:	47 95       	ror	r20

00001910 <__fp_splitA>:
    1910:	88 0f       	add	r24, r24
    1912:	97 fb       	bst	r25, 7
    1914:	99 1f       	adc	r25, r25
    1916:	61 f0       	breq	.+24     	; 0x1930 <__fp_splitA+0x20>
    1918:	9f 3f       	cpi	r25, 0xFF	; 255
    191a:	79 f0       	breq	.+30     	; 0x193a <__fp_splitA+0x2a>
    191c:	87 95       	ror	r24
    191e:	08 95       	ret
    1920:	12 16       	cp	r1, r18
    1922:	13 06       	cpc	r1, r19
    1924:	14 06       	cpc	r1, r20
    1926:	55 1f       	adc	r21, r21
    1928:	f2 cf       	rjmp	.-28     	; 0x190e <__fp_split3+0xe>
    192a:	46 95       	lsr	r20
    192c:	f1 df       	rcall	.-30     	; 0x1910 <__fp_splitA>
    192e:	08 c0       	rjmp	.+16     	; 0x1940 <__fp_splitA+0x30>
    1930:	16 16       	cp	r1, r22
    1932:	17 06       	cpc	r1, r23
    1934:	18 06       	cpc	r1, r24
    1936:	99 1f       	adc	r25, r25
    1938:	f1 cf       	rjmp	.-30     	; 0x191c <__fp_splitA+0xc>
    193a:	86 95       	lsr	r24
    193c:	71 05       	cpc	r23, r1
    193e:	61 05       	cpc	r22, r1
    1940:	08 94       	sec
    1942:	08 95       	ret

00001944 <__fp_zero>:
    1944:	e8 94       	clt

00001946 <__fp_szero>:
    1946:	bb 27       	eor	r27, r27
    1948:	66 27       	eor	r22, r22
    194a:	77 27       	eor	r23, r23
    194c:	cb 01       	movw	r24, r22
    194e:	97 f9       	bld	r25, 7
    1950:	08 95       	ret

00001952 <__gesf2>:
    1952:	0e 94 34 0c 	call	0x1868	; 0x1868 <__fp_cmp>
    1956:	08 f4       	brcc	.+2      	; 0x195a <__gesf2+0x8>
    1958:	8f ef       	ldi	r24, 0xFF	; 255
    195a:	08 95       	ret

0000195c <__mulsf3>:
    195c:	0e 94 c1 0c 	call	0x1982	; 0x1982 <__mulsf3x>
    1960:	0c 94 6f 0c 	jmp	0x18de	; 0x18de <__fp_round>
    1964:	0e 94 61 0c 	call	0x18c2	; 0x18c2 <__fp_pscA>
    1968:	38 f0       	brcs	.+14     	; 0x1978 <__mulsf3+0x1c>
    196a:	0e 94 68 0c 	call	0x18d0	; 0x18d0 <__fp_pscB>
    196e:	20 f0       	brcs	.+8      	; 0x1978 <__mulsf3+0x1c>
    1970:	95 23       	and	r25, r21
    1972:	11 f0       	breq	.+4      	; 0x1978 <__mulsf3+0x1c>
    1974:	0c 94 58 0c 	jmp	0x18b0	; 0x18b0 <__fp_inf>
    1978:	0c 94 5e 0c 	jmp	0x18bc	; 0x18bc <__fp_nan>
    197c:	11 24       	eor	r1, r1
    197e:	0c 94 a3 0c 	jmp	0x1946	; 0x1946 <__fp_szero>

00001982 <__mulsf3x>:
    1982:	0e 94 80 0c 	call	0x1900	; 0x1900 <__fp_split3>
    1986:	70 f3       	brcs	.-36     	; 0x1964 <__mulsf3+0x8>

00001988 <__mulsf3_pse>:
    1988:	95 9f       	mul	r25, r21
    198a:	c1 f3       	breq	.-16     	; 0x197c <__mulsf3+0x20>
    198c:	95 0f       	add	r25, r21
    198e:	50 e0       	ldi	r21, 0x00	; 0
    1990:	55 1f       	adc	r21, r21
    1992:	62 9f       	mul	r22, r18
    1994:	f0 01       	movw	r30, r0
    1996:	72 9f       	mul	r23, r18
    1998:	bb 27       	eor	r27, r27
    199a:	f0 0d       	add	r31, r0
    199c:	b1 1d       	adc	r27, r1
    199e:	63 9f       	mul	r22, r19
    19a0:	aa 27       	eor	r26, r26
    19a2:	f0 0d       	add	r31, r0
    19a4:	b1 1d       	adc	r27, r1
    19a6:	aa 1f       	adc	r26, r26
    19a8:	64 9f       	mul	r22, r20
    19aa:	66 27       	eor	r22, r22
    19ac:	b0 0d       	add	r27, r0
    19ae:	a1 1d       	adc	r26, r1
    19b0:	66 1f       	adc	r22, r22
    19b2:	82 9f       	mul	r24, r18
    19b4:	22 27       	eor	r18, r18
    19b6:	b0 0d       	add	r27, r0
    19b8:	a1 1d       	adc	r26, r1
    19ba:	62 1f       	adc	r22, r18
    19bc:	73 9f       	mul	r23, r19
    19be:	b0 0d       	add	r27, r0
    19c0:	a1 1d       	adc	r26, r1
    19c2:	62 1f       	adc	r22, r18
    19c4:	83 9f       	mul	r24, r19
    19c6:	a0 0d       	add	r26, r0
    19c8:	61 1d       	adc	r22, r1
    19ca:	22 1f       	adc	r18, r18
    19cc:	74 9f       	mul	r23, r20
    19ce:	33 27       	eor	r19, r19
    19d0:	a0 0d       	add	r26, r0
    19d2:	61 1d       	adc	r22, r1
    19d4:	23 1f       	adc	r18, r19
    19d6:	84 9f       	mul	r24, r20
    19d8:	60 0d       	add	r22, r0
    19da:	21 1d       	adc	r18, r1
    19dc:	82 2f       	mov	r24, r18
    19de:	76 2f       	mov	r23, r22
    19e0:	6a 2f       	mov	r22, r26
    19e2:	11 24       	eor	r1, r1
    19e4:	9f 57       	subi	r25, 0x7F	; 127
    19e6:	50 40       	sbci	r21, 0x00	; 0
    19e8:	9a f0       	brmi	.+38     	; 0x1a10 <__mulsf3_pse+0x88>
    19ea:	f1 f0       	breq	.+60     	; 0x1a28 <__mulsf3_pse+0xa0>
    19ec:	88 23       	and	r24, r24
    19ee:	4a f0       	brmi	.+18     	; 0x1a02 <__mulsf3_pse+0x7a>
    19f0:	ee 0f       	add	r30, r30
    19f2:	ff 1f       	adc	r31, r31
    19f4:	bb 1f       	adc	r27, r27
    19f6:	66 1f       	adc	r22, r22
    19f8:	77 1f       	adc	r23, r23
    19fa:	88 1f       	adc	r24, r24
    19fc:	91 50       	subi	r25, 0x01	; 1
    19fe:	50 40       	sbci	r21, 0x00	; 0
    1a00:	a9 f7       	brne	.-22     	; 0x19ec <__mulsf3_pse+0x64>
    1a02:	9e 3f       	cpi	r25, 0xFE	; 254
    1a04:	51 05       	cpc	r21, r1
    1a06:	80 f0       	brcs	.+32     	; 0x1a28 <__mulsf3_pse+0xa0>
    1a08:	0c 94 58 0c 	jmp	0x18b0	; 0x18b0 <__fp_inf>
    1a0c:	0c 94 a3 0c 	jmp	0x1946	; 0x1946 <__fp_szero>
    1a10:	5f 3f       	cpi	r21, 0xFF	; 255
    1a12:	e4 f3       	brlt	.-8      	; 0x1a0c <__mulsf3_pse+0x84>
    1a14:	98 3e       	cpi	r25, 0xE8	; 232
    1a16:	d4 f3       	brlt	.-12     	; 0x1a0c <__mulsf3_pse+0x84>
    1a18:	86 95       	lsr	r24
    1a1a:	77 95       	ror	r23
    1a1c:	67 95       	ror	r22
    1a1e:	b7 95       	ror	r27
    1a20:	f7 95       	ror	r31
    1a22:	e7 95       	ror	r30
    1a24:	9f 5f       	subi	r25, 0xFF	; 255
    1a26:	c1 f7       	brne	.-16     	; 0x1a18 <__mulsf3_pse+0x90>
    1a28:	fe 2b       	or	r31, r30
    1a2a:	88 0f       	add	r24, r24
    1a2c:	91 1d       	adc	r25, r1
    1a2e:	96 95       	lsr	r25
    1a30:	87 95       	ror	r24
    1a32:	97 f9       	bld	r25, 7
    1a34:	08 95       	ret

00001a36 <__udivmodsi4>:
    1a36:	a1 e2       	ldi	r26, 0x21	; 33
    1a38:	1a 2e       	mov	r1, r26
    1a3a:	aa 1b       	sub	r26, r26
    1a3c:	bb 1b       	sub	r27, r27
    1a3e:	fd 01       	movw	r30, r26
    1a40:	0d c0       	rjmp	.+26     	; 0x1a5c <__udivmodsi4_ep>

00001a42 <__udivmodsi4_loop>:
    1a42:	aa 1f       	adc	r26, r26
    1a44:	bb 1f       	adc	r27, r27
    1a46:	ee 1f       	adc	r30, r30
    1a48:	ff 1f       	adc	r31, r31
    1a4a:	a2 17       	cp	r26, r18
    1a4c:	b3 07       	cpc	r27, r19
    1a4e:	e4 07       	cpc	r30, r20
    1a50:	f5 07       	cpc	r31, r21
    1a52:	20 f0       	brcs	.+8      	; 0x1a5c <__udivmodsi4_ep>
    1a54:	a2 1b       	sub	r26, r18
    1a56:	b3 0b       	sbc	r27, r19
    1a58:	e4 0b       	sbc	r30, r20
    1a5a:	f5 0b       	sbc	r31, r21

00001a5c <__udivmodsi4_ep>:
    1a5c:	66 1f       	adc	r22, r22
    1a5e:	77 1f       	adc	r23, r23
    1a60:	88 1f       	adc	r24, r24
    1a62:	99 1f       	adc	r25, r25
    1a64:	1a 94       	dec	r1
    1a66:	69 f7       	brne	.-38     	; 0x1a42 <__udivmodsi4_loop>
    1a68:	60 95       	com	r22
    1a6a:	70 95       	com	r23
    1a6c:	80 95       	com	r24
    1a6e:	90 95       	com	r25
    1a70:	9b 01       	movw	r18, r22
    1a72:	ac 01       	movw	r20, r24
    1a74:	bd 01       	movw	r22, r26
    1a76:	cf 01       	movw	r24, r30
    1a78:	08 95       	ret

00001a7a <__muluhisi3>:
    1a7a:	0e 94 48 0d 	call	0x1a90	; 0x1a90 <__umulhisi3>
    1a7e:	a5 9f       	mul	r26, r21
    1a80:	90 0d       	add	r25, r0
    1a82:	b4 9f       	mul	r27, r20
    1a84:	90 0d       	add	r25, r0
    1a86:	a4 9f       	mul	r26, r20
    1a88:	80 0d       	add	r24, r0
    1a8a:	91 1d       	adc	r25, r1
    1a8c:	11 24       	eor	r1, r1
    1a8e:	08 95       	ret

00001a90 <__umulhisi3>:
    1a90:	a2 9f       	mul	r26, r18
    1a92:	b0 01       	movw	r22, r0
    1a94:	b3 9f       	mul	r27, r19
    1a96:	c0 01       	movw	r24, r0
    1a98:	a3 9f       	mul	r26, r19
    1a9a:	70 0d       	add	r23, r0
    1a9c:	81 1d       	adc	r24, r1
    1a9e:	11 24       	eor	r1, r1
    1aa0:	91 1d       	adc	r25, r1
    1aa2:	b2 9f       	mul	r27, r18
    1aa4:	70 0d       	add	r23, r0
    1aa6:	81 1d       	adc	r24, r1
    1aa8:	11 24       	eor	r1, r1
    1aaa:	91 1d       	adc	r25, r1
    1aac:	08 95       	ret

00001aae <_exit>:
    1aae:	f8 94       	cli

00001ab0 <__stop_program>:
    1ab0:	ff cf       	rjmp	.-2      	; 0x1ab0 <__stop_program>
