Analysis & Synthesis report for eee308
Thu Jan 13 12:45:59 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for image_clock:imRead_clk|altsyncram:altsyncram_component|altsyncram_0mr3:auto_generated
 13. Source assignments for seconds_hand:imRead_sec|altsyncram:altsyncram_component|altsyncram_99r3:auto_generated
 14. Source assignments for minutes_hand:imRead_min|altsyncram:altsyncram_component|altsyncram_b9r3:auto_generated
 15. Source assignments for minutes_hand:imRead_hr|altsyncram:altsyncram_component|altsyncram_b9r3:auto_generated
 16. Parameter Settings for User Entity Instance: Top-level Entity: |eee308
 17. Parameter Settings for User Entity Instance: sync_clk:disp_clk|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: image_clock:imRead_clk|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: seconds_hand:imRead_sec|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: minutes_hand:imRead_min|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: minutes_hand:imRead_hr|altsyncram:altsyncram_component
 22. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 23. altpll Parameter Settings by Entity Instance
 24. altsyncram Parameter Settings by Entity Instance
 25. lpm_mult Parameter Settings by Entity Instance
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jan 13 12:45:59 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; eee308                                      ;
; Top-level Entity Name              ; eee308                                      ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 390                                         ;
;     Total combinational functions  ; 384                                         ;
;     Dedicated logic registers      ; 113                                         ;
; Total registers                    ; 113                                         ;
; Total pins                         ; 15                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,081,344                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; eee308             ; eee308             ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; image_clock.vhd                  ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/eee308/image_clock.vhd                                       ;         ;
; sync_clk.vhd                     ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/eee308/sync_clk.vhd                                          ;         ;
; eee308.vhd                       ; yes             ; User VHDL File                         ; C:/intelFPGA_lite/eee308/eee308.vhd                                            ;         ;
; minutes_hand.vhd                 ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/eee308/minutes_hand.vhd                                      ;         ;
; seconds_hand.vhd                 ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/eee308/seconds_hand.vhd                                      ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/sync_clk_altpll.v             ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/eee308/db/sync_clk_altpll.v                                  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_0mr3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/eee308/db/altsyncram_0mr3.tdf                                ;         ;
; e/download_226x223.mif           ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/eee308/e/download_226x223.mif                                ;         ;
; db/decode_aj9.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/eee308/db/decode_aj9.tdf                                     ;         ;
; db/mux_c3b.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/eee308/db/mux_c3b.tdf                                        ;         ;
; db/altsyncram_99r3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/eee308/db/altsyncram_99r3.tdf                                ;         ;
; e/hand1e_33x201.mif              ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/eee308/e/hand1e_33x201.mif                                   ;         ;
; db/altsyncram_b9r3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/eee308/db/altsyncram_b9r3.tdf                                ;         ;
; e/hand3e_40x131.mif              ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/eee308/e/hand3e_40x131.mif                                   ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_3vg.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/eee308/db/add_sub_3vg.tdf                                    ;         ;
; db/add_sub_9kg.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/eee308/db/add_sub_9kg.tdf                                    ;         ;
; db/add_sub_7vg.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/eee308/db/add_sub_7vg.tdf                                    ;         ;
; altshift.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                             ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                     ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 390                                                                                       ;
;                                             ;                                                                                           ;
; Total combinational functions               ; 384                                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                                           ;
;     -- 4 input functions                    ; 164                                                                                       ;
;     -- 3 input functions                    ; 91                                                                                        ;
;     -- <=2 input functions                  ; 129                                                                                       ;
;                                             ;                                                                                           ;
; Logic elements by mode                      ;                                                                                           ;
;     -- normal mode                          ; 222                                                                                       ;
;     -- arithmetic mode                      ; 162                                                                                       ;
;                                             ;                                                                                           ;
; Total registers                             ; 113                                                                                       ;
;     -- Dedicated logic registers            ; 113                                                                                       ;
;     -- I/O registers                        ; 0                                                                                         ;
;                                             ;                                                                                           ;
; I/O pins                                    ; 15                                                                                        ;
; Total memory bits                           ; 1081344                                                                                   ;
;                                             ;                                                                                           ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                         ;
;                                             ;                                                                                           ;
; Total PLLs                                  ; 1                                                                                         ;
;     -- PLLs                                 ; 1                                                                                         ;
;                                             ;                                                                                           ;
; Maximum fan-out node                        ; sync_clk:disp_clk|altpll:altpll_component|sync_clk_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 246                                                                                       ;
; Total fan-out                               ; 3505                                                                                      ;
; Average fan-out                             ; 5.31                                                                                      ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                            ; Entity Name     ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |eee308                                        ; 384 (293)           ; 113 (107)                 ; 1081344     ; 0          ; 0            ; 0       ; 0         ; 15   ; 0            ; 0          ; |eee308                                                                                                                        ; eee308          ; work         ;
;    |image_clock:imRead_clk|                    ; 56 (0)              ; 6 (0)                     ; 786432      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|image_clock:imRead_clk                                                                                                 ; image_clock     ; work         ;
;       |altsyncram:altsyncram_component|        ; 56 (0)              ; 6 (0)                     ; 786432      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|image_clock:imRead_clk|altsyncram:altsyncram_component                                                                 ; altsyncram      ; work         ;
;          |altsyncram_0mr3:auto_generated|      ; 56 (0)              ; 6 (6)                     ; 786432      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|image_clock:imRead_clk|altsyncram:altsyncram_component|altsyncram_0mr3:auto_generated                                  ; altsyncram_0mr3 ; work         ;
;             |decode_aj9:rden_decode|           ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|image_clock:imRead_clk|altsyncram:altsyncram_component|altsyncram_0mr3:auto_generated|decode_aj9:rden_decode           ; decode_aj9      ; work         ;
;             |mux_c3b:mux2|                     ; 48 (48)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|image_clock:imRead_clk|altsyncram:altsyncram_component|altsyncram_0mr3:auto_generated|mux_c3b:mux2                     ; mux_c3b         ; work         ;
;    |lpm_mult:Mult0|                            ; 35 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|lpm_mult:Mult0                                                                                                         ; lpm_mult        ; work         ;
;       |multcore:mult_core|                     ; 35 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore        ; work         ;
;          |mpar_add:padder|                     ; 21 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add        ; work         ;
;             |lpm_add_sub:adder[0]|             ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub     ; work         ;
;                |add_sub_9kg:auto_generated|    ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_9kg:auto_generated                      ; add_sub_9kg     ; work         ;
;             |lpm_add_sub:adder[1]|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub     ; work         ;
;                |add_sub_3vg:auto_generated|    ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_3vg:auto_generated                      ; add_sub_3vg     ; work         ;
;             |mpar_add:sub_par_add|             ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add        ; work         ;
;                |lpm_add_sub:adder[0]|          ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub     ; work         ;
;                   |add_sub_7vg:auto_generated| ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7vg:auto_generated ; add_sub_7vg     ; work         ;
;    |minutes_hand:imRead_hr|                    ; 0 (0)               ; 0 (0)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|minutes_hand:imRead_hr                                                                                                 ; minutes_hand    ; work         ;
;       |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|minutes_hand:imRead_hr|altsyncram:altsyncram_component                                                                 ; altsyncram      ; work         ;
;          |altsyncram_b9r3:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|minutes_hand:imRead_hr|altsyncram:altsyncram_component|altsyncram_b9r3:auto_generated                                  ; altsyncram_b9r3 ; work         ;
;    |minutes_hand:imRead_min|                   ; 0 (0)               ; 0 (0)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|minutes_hand:imRead_min                                                                                                ; minutes_hand    ; work         ;
;       |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|minutes_hand:imRead_min|altsyncram:altsyncram_component                                                                ; altsyncram      ; work         ;
;          |altsyncram_b9r3:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|minutes_hand:imRead_min|altsyncram:altsyncram_component|altsyncram_b9r3:auto_generated                                 ; altsyncram_b9r3 ; work         ;
;    |seconds_hand:imRead_sec|                   ; 0 (0)               ; 0 (0)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|seconds_hand:imRead_sec                                                                                                ; seconds_hand    ; work         ;
;       |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|seconds_hand:imRead_sec|altsyncram:altsyncram_component                                                                ; altsyncram      ; work         ;
;          |altsyncram_99r3:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|seconds_hand:imRead_sec|altsyncram:altsyncram_component|altsyncram_99r3:auto_generated                                 ; altsyncram_99r3 ; work         ;
;    |sync_clk:disp_clk|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|sync_clk:disp_clk                                                                                                      ; sync_clk        ; work         ;
;       |altpll:altpll_component|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|sync_clk:disp_clk|altpll:altpll_component                                                                              ; altpll          ; work         ;
;          |sync_clk_altpll:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|sync_clk:disp_clk|altpll:altpll_component|sync_clk_altpll:auto_generated                                               ; sync_clk_altpll ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+--------------------------+
; Name                                                                                              ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                      ;
+---------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+--------------------------+
; image_clock:imRead_clk|altsyncram:altsyncram_component|altsyncram_0mr3:auto_generated|ALTSYNCRAM  ; AUTO ; ROM  ; 65536        ; 12           ; --           ; --           ; 786432 ; ./e/download_226x223.mif ;
; minutes_hand:imRead_hr|altsyncram:altsyncram_component|altsyncram_b9r3:auto_generated|ALTSYNCRAM  ; AUTO ; ROM  ; 8192         ; 12           ; --           ; --           ; 98304  ; ./e/hand3e_40x131.mif    ;
; minutes_hand:imRead_min|altsyncram:altsyncram_component|altsyncram_b9r3:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 8192         ; 12           ; --           ; --           ; 98304  ; ./e/hand3e_40x131.mif    ;
; seconds_hand:imRead_sec|altsyncram:altsyncram_component|altsyncram_99r3:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 8192         ; 12           ; --           ; --           ; 98304  ; ./e/hand1e_33x201.mif    ;
+---------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                              ;
+--------+--------------+---------+--------------+--------------+---------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                 ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+---------------------------------+------------------+
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |eee308|sync_clk:disp_clk       ; sync_clk.vhd     ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |eee308|image_clock:imRead_clk  ; image_clock.vhd  ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |eee308|minutes_hand:imRead_hr  ; minutes_hand.vhd ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |eee308|minutes_hand:imRead_min ; minutes_hand.vhd ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |eee308|seconds_hand:imRead_sec ; seconds_hand.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------------------+------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 113   ;
; Number of registers using Synchronous Clear  ; 64    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 60    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |eee308|data_address2[12]  ;
; 6:1                ; 12 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |eee308|r[1]~reg0          ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |eee308|Add13              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; No         ; |eee308|Add13              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for image_clock:imRead_clk|altsyncram:altsyncram_component|altsyncram_0mr3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for seconds_hand:imRead_sec|altsyncram:altsyncram_component|altsyncram_99r3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for minutes_hand:imRead_min|altsyncram:altsyncram_component|altsyncram_b9r3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for minutes_hand:imRead_hr|altsyncram:altsyncram_component|altsyncram_b9r3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |eee308 ;
+------------------------+-------+---------------------------------------+
; Parameter Name         ; Value ; Type                                  ;
+------------------------+-------+---------------------------------------+
; clock_image_Width      ; 226   ; Signed Integer                        ;
; clock_image_Height     ; 223   ; Signed Integer                        ;
; sec_hand_image_Width   ; 1     ; Signed Integer                        ;
; sec_hand_image_Height  ; 100   ; Signed Integer                        ;
; min_hand_image_Width   ; 1     ; Signed Integer                        ;
; min_hand_image_Height  ; 80    ; Signed Integer                        ;
; hour_hand_image_Width  ; 1     ; Signed Integer                        ;
; hour_hand_image_Height ; 60    ; Signed Integer                        ;
; dataSize               ; 11    ; Signed Integer                        ;
; addressSize            ; 15    ; Signed Integer                        ;
; addressSize2           ; 12    ; Signed Integer                        ;
+------------------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync_clk:disp_clk|altpll:altpll_component ;
+-------------------------------+----------------------------+---------------------------+
; Parameter Name                ; Value                      ; Type                      ;
+-------------------------------+----------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                   ;
; PLL_TYPE                      ; AUTO                       ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sync_clk ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                   ;
; LOCK_HIGH                     ; 1                          ; Untyped                   ;
; LOCK_LOW                      ; 1                          ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                   ;
; SKIP_VCO                      ; OFF                        ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                   ;
; BANDWIDTH                     ; 0                          ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                   ;
; DOWN_SPREAD                   ; 0                          ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1007                       ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 2000                       ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                   ;
; DPA_DIVIDER                   ; 0                          ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                   ;
; VCO_MIN                       ; 0                          ; Untyped                   ;
; VCO_MAX                       ; 0                          ; Untyped                   ;
; VCO_CENTER                    ; 0                          ; Untyped                   ;
; PFD_MIN                       ; 0                          ; Untyped                   ;
; PFD_MAX                       ; 0                          ; Untyped                   ;
; M_INITIAL                     ; 0                          ; Untyped                   ;
; M                             ; 0                          ; Untyped                   ;
; N                             ; 1                          ; Untyped                   ;
; M2                            ; 1                          ; Untyped                   ;
; N2                            ; 1                          ; Untyped                   ;
; SS                            ; 1                          ; Untyped                   ;
; C0_HIGH                       ; 0                          ; Untyped                   ;
; C1_HIGH                       ; 0                          ; Untyped                   ;
; C2_HIGH                       ; 0                          ; Untyped                   ;
; C3_HIGH                       ; 0                          ; Untyped                   ;
; C4_HIGH                       ; 0                          ; Untyped                   ;
; C5_HIGH                       ; 0                          ; Untyped                   ;
; C6_HIGH                       ; 0                          ; Untyped                   ;
; C7_HIGH                       ; 0                          ; Untyped                   ;
; C8_HIGH                       ; 0                          ; Untyped                   ;
; C9_HIGH                       ; 0                          ; Untyped                   ;
; C0_LOW                        ; 0                          ; Untyped                   ;
; C1_LOW                        ; 0                          ; Untyped                   ;
; C2_LOW                        ; 0                          ; Untyped                   ;
; C3_LOW                        ; 0                          ; Untyped                   ;
; C4_LOW                        ; 0                          ; Untyped                   ;
; C5_LOW                        ; 0                          ; Untyped                   ;
; C6_LOW                        ; 0                          ; Untyped                   ;
; C7_LOW                        ; 0                          ; Untyped                   ;
; C8_LOW                        ; 0                          ; Untyped                   ;
; C9_LOW                        ; 0                          ; Untyped                   ;
; C0_INITIAL                    ; 0                          ; Untyped                   ;
; C1_INITIAL                    ; 0                          ; Untyped                   ;
; C2_INITIAL                    ; 0                          ; Untyped                   ;
; C3_INITIAL                    ; 0                          ; Untyped                   ;
; C4_INITIAL                    ; 0                          ; Untyped                   ;
; C5_INITIAL                    ; 0                          ; Untyped                   ;
; C6_INITIAL                    ; 0                          ; Untyped                   ;
; C7_INITIAL                    ; 0                          ; Untyped                   ;
; C8_INITIAL                    ; 0                          ; Untyped                   ;
; C9_INITIAL                    ; 0                          ; Untyped                   ;
; C0_MODE                       ; BYPASS                     ; Untyped                   ;
; C1_MODE                       ; BYPASS                     ; Untyped                   ;
; C2_MODE                       ; BYPASS                     ; Untyped                   ;
; C3_MODE                       ; BYPASS                     ; Untyped                   ;
; C4_MODE                       ; BYPASS                     ; Untyped                   ;
; C5_MODE                       ; BYPASS                     ; Untyped                   ;
; C6_MODE                       ; BYPASS                     ; Untyped                   ;
; C7_MODE                       ; BYPASS                     ; Untyped                   ;
; C8_MODE                       ; BYPASS                     ; Untyped                   ;
; C9_MODE                       ; BYPASS                     ; Untyped                   ;
; C0_PH                         ; 0                          ; Untyped                   ;
; C1_PH                         ; 0                          ; Untyped                   ;
; C2_PH                         ; 0                          ; Untyped                   ;
; C3_PH                         ; 0                          ; Untyped                   ;
; C4_PH                         ; 0                          ; Untyped                   ;
; C5_PH                         ; 0                          ; Untyped                   ;
; C6_PH                         ; 0                          ; Untyped                   ;
; C7_PH                         ; 0                          ; Untyped                   ;
; C8_PH                         ; 0                          ; Untyped                   ;
; C9_PH                         ; 0                          ; Untyped                   ;
; L0_HIGH                       ; 1                          ; Untyped                   ;
; L1_HIGH                       ; 1                          ; Untyped                   ;
; G0_HIGH                       ; 1                          ; Untyped                   ;
; G1_HIGH                       ; 1                          ; Untyped                   ;
; G2_HIGH                       ; 1                          ; Untyped                   ;
; G3_HIGH                       ; 1                          ; Untyped                   ;
; E0_HIGH                       ; 1                          ; Untyped                   ;
; E1_HIGH                       ; 1                          ; Untyped                   ;
; E2_HIGH                       ; 1                          ; Untyped                   ;
; E3_HIGH                       ; 1                          ; Untyped                   ;
; L0_LOW                        ; 1                          ; Untyped                   ;
; L1_LOW                        ; 1                          ; Untyped                   ;
; G0_LOW                        ; 1                          ; Untyped                   ;
; G1_LOW                        ; 1                          ; Untyped                   ;
; G2_LOW                        ; 1                          ; Untyped                   ;
; G3_LOW                        ; 1                          ; Untyped                   ;
; E0_LOW                        ; 1                          ; Untyped                   ;
; E1_LOW                        ; 1                          ; Untyped                   ;
; E2_LOW                        ; 1                          ; Untyped                   ;
; E3_LOW                        ; 1                          ; Untyped                   ;
; L0_INITIAL                    ; 1                          ; Untyped                   ;
; L1_INITIAL                    ; 1                          ; Untyped                   ;
; G0_INITIAL                    ; 1                          ; Untyped                   ;
; G1_INITIAL                    ; 1                          ; Untyped                   ;
; G2_INITIAL                    ; 1                          ; Untyped                   ;
; G3_INITIAL                    ; 1                          ; Untyped                   ;
; E0_INITIAL                    ; 1                          ; Untyped                   ;
; E1_INITIAL                    ; 1                          ; Untyped                   ;
; E2_INITIAL                    ; 1                          ; Untyped                   ;
; E3_INITIAL                    ; 1                          ; Untyped                   ;
; L0_MODE                       ; BYPASS                     ; Untyped                   ;
; L1_MODE                       ; BYPASS                     ; Untyped                   ;
; G0_MODE                       ; BYPASS                     ; Untyped                   ;
; G1_MODE                       ; BYPASS                     ; Untyped                   ;
; G2_MODE                       ; BYPASS                     ; Untyped                   ;
; G3_MODE                       ; BYPASS                     ; Untyped                   ;
; E0_MODE                       ; BYPASS                     ; Untyped                   ;
; E1_MODE                       ; BYPASS                     ; Untyped                   ;
; E2_MODE                       ; BYPASS                     ; Untyped                   ;
; E3_MODE                       ; BYPASS                     ; Untyped                   ;
; L0_PH                         ; 0                          ; Untyped                   ;
; L1_PH                         ; 0                          ; Untyped                   ;
; G0_PH                         ; 0                          ; Untyped                   ;
; G1_PH                         ; 0                          ; Untyped                   ;
; G2_PH                         ; 0                          ; Untyped                   ;
; G3_PH                         ; 0                          ; Untyped                   ;
; E0_PH                         ; 0                          ; Untyped                   ;
; E1_PH                         ; 0                          ; Untyped                   ;
; E2_PH                         ; 0                          ; Untyped                   ;
; E3_PH                         ; 0                          ; Untyped                   ;
; M_PH                          ; 0                          ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; CLK0_COUNTER                  ; G0                         ; Untyped                   ;
; CLK1_COUNTER                  ; G0                         ; Untyped                   ;
; CLK2_COUNTER                  ; G0                         ; Untyped                   ;
; CLK3_COUNTER                  ; G0                         ; Untyped                   ;
; CLK4_COUNTER                  ; G0                         ; Untyped                   ;
; CLK5_COUNTER                  ; G0                         ; Untyped                   ;
; CLK6_COUNTER                  ; E0                         ; Untyped                   ;
; CLK7_COUNTER                  ; E1                         ; Untyped                   ;
; CLK8_COUNTER                  ; E2                         ; Untyped                   ;
; CLK9_COUNTER                  ; E3                         ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                   ;
; M_TIME_DELAY                  ; 0                          ; Untyped                   ;
; N_TIME_DELAY                  ; 0                          ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                   ;
; VCO_POST_SCALE                ; 0                          ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                     ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                   ;
; CBXI_PARAMETER                ; sync_clk_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                   ;
; DEVICE_FAMILY                 ; MAX 10                     ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE            ;
+-------------------------------+----------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_clock:imRead_clk|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+-------------------------------------+
; Parameter Name                     ; Value                    ; Type                                ;
+------------------------------------+--------------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                             ;
; OPERATION_MODE                     ; ROM                      ; Untyped                             ;
; WIDTH_A                            ; 12                       ; Signed Integer                      ;
; WIDTHAD_A                          ; 16                       ; Signed Integer                      ;
; NUMWORDS_A                         ; 65536                    ; Signed Integer                      ;
; OUTDATA_REG_A                      ; CLOCK0                   ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                             ;
; WIDTH_B                            ; 1                        ; Signed Integer                      ;
; WIDTHAD_B                          ; 1                        ; Signed Integer                      ;
; NUMWORDS_B                         ; 0                        ; Signed Integer                      ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                        ; Signed Integer                      ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                             ;
; BYTE_SIZE                          ; 8                        ; Signed Integer                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                             ;
; INIT_FILE                          ; ./e/download_226x223.mif ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                        ; Signed Integer                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                        ; Signed Integer                      ;
; DEVICE_FAMILY                      ; MAX 10                   ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_0mr3          ; Untyped                             ;
+------------------------------------+--------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seconds_hand:imRead_sec|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+-----------------------------------------+
; Parameter Name                     ; Value                 ; Type                                    ;
+------------------------------------+-----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                 ;
; WIDTH_A                            ; 12                    ; Signed Integer                          ;
; WIDTHAD_A                          ; 13                    ; Signed Integer                          ;
; NUMWORDS_A                         ; 8192                  ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                 ;
; WIDTH_B                            ; 1                     ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                     ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                     ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                     ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                 ;
; BYTE_SIZE                          ; 8                     ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                 ;
; INIT_FILE                          ; ./e/hand1e_33x201.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                     ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                     ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_99r3       ; Untyped                                 ;
+------------------------------------+-----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minutes_hand:imRead_min|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+-----------------------------------------+
; Parameter Name                     ; Value                 ; Type                                    ;
+------------------------------------+-----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                 ;
; WIDTH_A                            ; 12                    ; Signed Integer                          ;
; WIDTHAD_A                          ; 13                    ; Signed Integer                          ;
; NUMWORDS_A                         ; 8192                  ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                 ;
; WIDTH_B                            ; 1                     ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                     ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                     ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                     ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                 ;
; BYTE_SIZE                          ; 8                     ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                 ;
; INIT_FILE                          ; ./e/hand3e_40x131.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                     ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                     ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_b9r3       ; Untyped                                 ;
+------------------------------------+-----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minutes_hand:imRead_hr|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+----------------------------------------+
; Parameter Name                     ; Value                 ; Type                                   ;
+------------------------------------+-----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                ;
; WIDTH_A                            ; 12                    ; Signed Integer                         ;
; WIDTHAD_A                          ; 13                    ; Signed Integer                         ;
; NUMWORDS_A                         ; 8192                  ; Signed Integer                         ;
; OUTDATA_REG_A                      ; CLOCK0                ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                ;
; WIDTH_B                            ; 1                     ; Signed Integer                         ;
; WIDTHAD_B                          ; 1                     ; Signed Integer                         ;
; NUMWORDS_B                         ; 0                     ; Signed Integer                         ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                     ; Signed Integer                         ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                ;
; BYTE_SIZE                          ; 8                     ; Signed Integer                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                ;
; INIT_FILE                          ; ./e/hand3e_40x131.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                     ; Signed Integer                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                     ; Signed Integer                         ;
; DEVICE_FAMILY                      ; MAX 10                ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_b9r3       ; Untyped                                ;
+------------------------------------+-----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                ;
+------------------------------------------------+---------+---------------------+
; Parameter Name                                 ; Value   ; Type                ;
+------------------------------------------------+---------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16      ; Untyped             ;
; LPM_WIDTHB                                     ; 9       ; Untyped             ;
; LPM_WIDTHP                                     ; 25      ; Untyped             ;
; LPM_WIDTHR                                     ; 25      ; Untyped             ;
; LPM_WIDTHS                                     ; 1       ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped             ;
; LPM_PIPELINE                                   ; 0       ; Untyped             ;
; LATENCY                                        ; 0       ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO      ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES     ; Untyped             ;
; USE_EAB                                        ; OFF     ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5       ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped             ;
+------------------------------------------------+---------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 1                                         ;
; Entity Instance               ; sync_clk:disp_clk|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 4                                                       ;
; Entity Instance                           ; image_clock:imRead_clk|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 12                                                      ;
;     -- NUMWORDS_A                         ; 65536                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                  ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 0                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; seconds_hand:imRead_sec|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 12                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                  ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 0                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; minutes_hand:imRead_min|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 12                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                  ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 0                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; minutes_hand:imRead_hr|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 12                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                  ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 0                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
+-------------------------------------------+---------------------------------------------------------+


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 1              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16             ;
;     -- LPM_WIDTHB                     ; 9              ;
;     -- LPM_WIDTHP                     ; 25             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; YES            ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 15                          ;
; cycloneiii_ff         ; 113                         ;
;     ENA               ; 28                          ;
;     ENA SCLR          ; 32                          ;
;     SCLR              ; 32                          ;
;     plain             ; 21                          ;
; cycloneiii_lcell_comb ; 384                         ;
;     arith             ; 162                         ;
;         2 data inputs ; 109                         ;
;         3 data inputs ; 53                          ;
;     normal            ; 222                         ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 38                          ;
;         4 data inputs ; 164                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 132                         ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 4.82                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Jan 13 12:44:25 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off eee308 -c eee308
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file image_clock.vhd
    Info (12022): Found design unit 1: image_clock-SYN File: C:/intelFPGA_lite/eee308/image_clock.vhd Line: 52
    Info (12023): Found entity 1: image_clock File: C:/intelFPGA_lite/eee308/image_clock.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file sync_clk.vhd
    Info (12022): Found design unit 1: sync_clk-SYN File: C:/intelFPGA_lite/eee308/sync_clk.vhd Line: 51
    Info (12023): Found entity 1: sync_clk File: C:/intelFPGA_lite/eee308/sync_clk.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file eee308.vhd
    Info (12022): Found design unit 1: eee308-display File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 41
    Info (12023): Found entity 1: eee308 File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file minutes_hand.vhd
    Info (12022): Found design unit 1: minutes_hand-SYN File: C:/intelFPGA_lite/eee308/minutes_hand.vhd Line: 52
    Info (12023): Found entity 1: minutes_hand File: C:/intelFPGA_lite/eee308/minutes_hand.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file seconds_hand.vhd
    Info (12022): Found design unit 1: seconds_hand-SYN File: C:/intelFPGA_lite/eee308/seconds_hand.vhd Line: 52
    Info (12023): Found entity 1: seconds_hand File: C:/intelFPGA_lite/eee308/seconds_hand.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file lines.vhd
    Info (12022): Found design unit 1: lines-datapath File: C:/intelFPGA_lite/eee308/lines.vhd Line: 11
    Info (12023): Found entity 1: lines File: C:/intelFPGA_lite/eee308/lines.vhd Line: 4
Info (12127): Elaborating entity "eee308" for the top level hierarchy
Warning (10639): VHDL warning at eee308.vhd(137): constant value overflow File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 137
Warning (10639): VHDL warning at eee308.vhd(138): constant value overflow File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 138
Warning (10639): VHDL warning at eee308.vhd(149): constant value overflow File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 149
Warning (10639): VHDL warning at eee308.vhd(150): constant value overflow File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 150
Warning (10639): VHDL warning at eee308.vhd(160): constant value overflow File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 160
Warning (10639): VHDL warning at eee308.vhd(161): constant value overflow File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 161
Warning (10639): VHDL warning at eee308.vhd(172): constant value overflow File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 172
Warning (10639): VHDL warning at eee308.vhd(173): constant value overflow File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 173
Warning (10492): VHDL Process Statement warning at eee308.vhd(137): signal "hfp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 137
Warning (10492): VHDL Process Statement warning at eee308.vhd(137): signal "hsp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 137
Warning (10492): VHDL Process Statement warning at eee308.vhd(137): signal "hbp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 137
Warning (10492): VHDL Process Statement warning at eee308.vhd(137): signal "hva" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 137
Warning (10492): VHDL Process Statement warning at eee308.vhd(138): signal "vfp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 138
Warning (10492): VHDL Process Statement warning at eee308.vhd(138): signal "vsp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 138
Warning (10492): VHDL Process Statement warning at eee308.vhd(138): signal "vbp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 138
Warning (10492): VHDL Process Statement warning at eee308.vhd(138): signal "vva" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 138
Warning (10542): VHDL Variable Declaration warning at eee308.vhd(139): used initial value expression for variable "image_hstart" because variable was never assigned a value File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 139
Warning (10542): VHDL Variable Declaration warning at eee308.vhd(140): used initial value expression for variable "image_hstop" because variable was never assigned a value File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 140
Warning (10542): VHDL Variable Declaration warning at eee308.vhd(141): used initial value expression for variable "image_vstart" because variable was never assigned a value File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 141
Warning (10542): VHDL Variable Declaration warning at eee308.vhd(142): used initial value expression for variable "image_vstop" because variable was never assigned a value File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 142
Warning (10492): VHDL Process Statement warning at eee308.vhd(149): signal "hfp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 149
Warning (10492): VHDL Process Statement warning at eee308.vhd(149): signal "hsp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 149
Warning (10492): VHDL Process Statement warning at eee308.vhd(149): signal "hbp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 149
Warning (10492): VHDL Process Statement warning at eee308.vhd(149): signal "hva" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 149
Warning (10492): VHDL Process Statement warning at eee308.vhd(150): signal "vfp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 150
Warning (10492): VHDL Process Statement warning at eee308.vhd(150): signal "vsp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 150
Warning (10492): VHDL Process Statement warning at eee308.vhd(150): signal "vbp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 150
Warning (10492): VHDL Process Statement warning at eee308.vhd(150): signal "vva" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 150
Warning (10542): VHDL Variable Declaration warning at eee308.vhd(151): used initial value expression for variable "hr_image_hstart" because variable was never assigned a value File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 151
Warning (10542): VHDL Variable Declaration warning at eee308.vhd(152): used initial value expression for variable "hr_image_hstop" because variable was never assigned a value File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 152
Warning (10542): VHDL Variable Declaration warning at eee308.vhd(153): used initial value expression for variable "hr_image_vstart" because variable was never assigned a value File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 153
Warning (10542): VHDL Variable Declaration warning at eee308.vhd(154): used initial value expression for variable "hr_image_vstop" because variable was never assigned a value File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 154
Warning (10492): VHDL Process Statement warning at eee308.vhd(160): signal "hfp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 160
Warning (10492): VHDL Process Statement warning at eee308.vhd(160): signal "hsp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 160
Warning (10492): VHDL Process Statement warning at eee308.vhd(160): signal "hbp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 160
Warning (10492): VHDL Process Statement warning at eee308.vhd(160): signal "hva" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 160
Warning (10492): VHDL Process Statement warning at eee308.vhd(161): signal "vfp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 161
Warning (10492): VHDL Process Statement warning at eee308.vhd(161): signal "vsp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 161
Warning (10492): VHDL Process Statement warning at eee308.vhd(161): signal "vbp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 161
Warning (10492): VHDL Process Statement warning at eee308.vhd(161): signal "vva" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 161
Warning (10542): VHDL Variable Declaration warning at eee308.vhd(162): used initial value expression for variable "min_image_hstart" because variable was never assigned a value File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 162
Warning (10542): VHDL Variable Declaration warning at eee308.vhd(163): used initial value expression for variable "min_image_hstop" because variable was never assigned a value File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 163
Warning (10542): VHDL Variable Declaration warning at eee308.vhd(164): used initial value expression for variable "min_image_vstart" because variable was never assigned a value File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 164
Warning (10542): VHDL Variable Declaration warning at eee308.vhd(165): used initial value expression for variable "min_image_vstop" because variable was never assigned a value File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 165
Warning (10492): VHDL Process Statement warning at eee308.vhd(172): signal "hfp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 172
Warning (10492): VHDL Process Statement warning at eee308.vhd(172): signal "hsp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 172
Warning (10492): VHDL Process Statement warning at eee308.vhd(172): signal "hbp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 172
Warning (10492): VHDL Process Statement warning at eee308.vhd(172): signal "hva" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 172
Warning (10492): VHDL Process Statement warning at eee308.vhd(173): signal "vfp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 173
Warning (10492): VHDL Process Statement warning at eee308.vhd(173): signal "vsp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 173
Warning (10492): VHDL Process Statement warning at eee308.vhd(173): signal "vbp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 173
Warning (10492): VHDL Process Statement warning at eee308.vhd(173): signal "vva" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 173
Warning (10542): VHDL Variable Declaration warning at eee308.vhd(174): used initial value expression for variable "sec_image_hstart" because variable was never assigned a value File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 174
Warning (10542): VHDL Variable Declaration warning at eee308.vhd(175): used initial value expression for variable "sec_image_hstop" because variable was never assigned a value File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 175
Warning (10542): VHDL Variable Declaration warning at eee308.vhd(176): used initial value expression for variable "sec_image_vstart" because variable was never assigned a value File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 176
Warning (10542): VHDL Variable Declaration warning at eee308.vhd(177): used initial value expression for variable "sec_image_vstop" because variable was never assigned a value File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 177
Info (12128): Elaborating entity "sync_clk" for hierarchy "sync_clk:disp_clk" File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 111
Info (12128): Elaborating entity "altpll" for hierarchy "sync_clk:disp_clk|altpll:altpll_component" File: C:/intelFPGA_lite/eee308/sync_clk.vhd Line: 133
Info (12130): Elaborated megafunction instantiation "sync_clk:disp_clk|altpll:altpll_component" File: C:/intelFPGA_lite/eee308/sync_clk.vhd Line: 133
Info (12133): Instantiated megafunction "sync_clk:disp_clk|altpll:altpll_component" with the following parameter: File: C:/intelFPGA_lite/eee308/sync_clk.vhd Line: 133
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1007"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sync_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sync_clk_altpll.v
    Info (12023): Found entity 1: sync_clk_altpll File: C:/intelFPGA_lite/eee308/db/sync_clk_altpll.v Line: 29
Info (12128): Elaborating entity "sync_clk_altpll" for hierarchy "sync_clk:disp_clk|altpll:altpll_component|sync_clk_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "image_clock" for hierarchy "image_clock:imRead_clk" File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 114
Info (12128): Elaborating entity "altsyncram" for hierarchy "image_clock:imRead_clk|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/eee308/image_clock.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "image_clock:imRead_clk|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/eee308/image_clock.vhd Line: 59
Info (12133): Instantiated megafunction "image_clock:imRead_clk|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/eee308/image_clock.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./e/download_226x223.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0mr3.tdf
    Info (12023): Found entity 1: altsyncram_0mr3 File: C:/intelFPGA_lite/eee308/db/altsyncram_0mr3.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_0mr3" for hierarchy "image_clock:imRead_clk|altsyncram:altsyncram_component|altsyncram_0mr3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_aj9.tdf
    Info (12023): Found entity 1: decode_aj9 File: C:/intelFPGA_lite/eee308/db/decode_aj9.tdf Line: 22
Info (12128): Elaborating entity "decode_aj9" for hierarchy "image_clock:imRead_clk|altsyncram:altsyncram_component|altsyncram_0mr3:auto_generated|decode_aj9:rden_decode" File: C:/intelFPGA_lite/eee308/db/altsyncram_0mr3.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_c3b.tdf
    Info (12023): Found entity 1: mux_c3b File: C:/intelFPGA_lite/eee308/db/mux_c3b.tdf Line: 22
Info (12128): Elaborating entity "mux_c3b" for hierarchy "image_clock:imRead_clk|altsyncram:altsyncram_component|altsyncram_0mr3:auto_generated|mux_c3b:mux2" File: C:/intelFPGA_lite/eee308/db/altsyncram_0mr3.tdf Line: 41
Info (12128): Elaborating entity "seconds_hand" for hierarchy "seconds_hand:imRead_sec" File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 118
Info (12128): Elaborating entity "altsyncram" for hierarchy "seconds_hand:imRead_sec|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/eee308/seconds_hand.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "seconds_hand:imRead_sec|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/eee308/seconds_hand.vhd Line: 59
Info (12133): Instantiated megafunction "seconds_hand:imRead_sec|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/eee308/seconds_hand.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./e/hand1e_33x201.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_99r3.tdf
    Info (12023): Found entity 1: altsyncram_99r3 File: C:/intelFPGA_lite/eee308/db/altsyncram_99r3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_99r3" for hierarchy "seconds_hand:imRead_sec|altsyncram:altsyncram_component|altsyncram_99r3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "minutes_hand" for hierarchy "minutes_hand:imRead_min" File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 122
Info (12128): Elaborating entity "altsyncram" for hierarchy "minutes_hand:imRead_min|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/eee308/minutes_hand.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "minutes_hand:imRead_min|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/eee308/minutes_hand.vhd Line: 59
Info (12133): Instantiated megafunction "minutes_hand:imRead_min|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/eee308/minutes_hand.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./e/hand3e_40x131.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b9r3.tdf
    Info (12023): Found entity 1: altsyncram_b9r3 File: C:/intelFPGA_lite/eee308/db/altsyncram_b9r3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_b9r3" for hierarchy "minutes_hand:imRead_min|altsyncram:altsyncram_component|altsyncram_b9r3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 239
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 239
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 239
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_3vg.tdf
    Info (12023): Found entity 1: add_sub_3vg File: C:/intelFPGA_lite/eee308/db/add_sub_3vg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_9kg.tdf
    Info (12023): Found entity 1: add_sub_9kg File: C:/intelFPGA_lite/eee308/db/add_sub_9kg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7vg.tdf
    Info (12023): Found entity 1: add_sub_7vg File: C:/intelFPGA_lite/eee308/db/add_sub_7vg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 538 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 390 logic cells
    Info (21064): Implemented 132 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings
    Info: Peak virtual memory: 4835 megabytes
    Info: Processing ended: Thu Jan 13 12:45:59 2022
    Info: Elapsed time: 00:01:34
    Info: Total CPU time (on all processors): 00:01:24


