#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jan 26 08:55:24 2022
# Process ID: 24364
# Current directory: C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.runs/impl_1
# Command line: vivado.exe -log BCD_to_7_Segment_Display.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source BCD_to_7_Segment_Display.tcl -notrace
# Log file: C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.runs/impl_1/BCD_to_7_Segment_Display.vdi
# Journal file: C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source BCD_to_7_Segment_Display.tcl -notrace
Command: link_design -top BCD_to_7_Segment_Display -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1126.547 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[5]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[6]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[0]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[2]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[3]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[4]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[5]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[6]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[7]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[2]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[3]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[4]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[5]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[6]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[7]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[0]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[1]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[2]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[3]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[4]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[5]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[6]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[7]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[0]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[1]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[2]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[3]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[0]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[1]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[2]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[3]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[0]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[1]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[2]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[3]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Hsync'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vsync'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RsRx'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RsTx'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2Clk'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2Data'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QspiDB[0]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QspiDB[1]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QspiDB[2]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QspiDB[3]'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QspiCSn'. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.srcs/constrs_1/imports/new/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1126.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 62 Warnings, 62 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1126.547 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1126.547 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 21c4c15c5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1553.473 ; gain = 426.926

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 21c4c15c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1763.676 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 21c4c15c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1763.676 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 21c4c15c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1763.676 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 21c4c15c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1763.676 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 21c4c15c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1763.676 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 21c4c15c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1763.676 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1763.676 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 21c4c15c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1763.676 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 21c4c15c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1763.676 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 21c4c15c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1763.676 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1763.676 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 21c4c15c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1763.676 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 62 Warnings, 62 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1763.676 ; gain = 637.129
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1763.676 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.runs/impl_1/BCD_to_7_Segment_Display_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file BCD_to_7_Segment_Display_drc_opted.rpt -pb BCD_to_7_Segment_Display_drc_opted.pb -rpx BCD_to_7_Segment_Display_drc_opted.rpx
Command: report_drc -file BCD_to_7_Segment_Display_drc_opted.rpt -pb BCD_to_7_Segment_Display_drc_opted.pb -rpx BCD_to_7_Segment_Display_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.runs/impl_1/BCD_to_7_Segment_Display_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1810.691 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16e4c688c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1810.691 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1810.691 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16e4c688c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 1810.691 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 220504fb2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.219 . Memory (MB): peak = 1810.691 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 220504fb2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.222 . Memory (MB): peak = 1810.691 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 220504fb2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.228 . Memory (MB): peak = 1810.691 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 220504fb2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.238 . Memory (MB): peak = 1810.691 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 220504fb2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.239 . Memory (MB): peak = 1810.691 ; gain = 0.000

Phase 2.3 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.3 Global Placement Core | Checksum: 207d5ef3c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.787 . Memory (MB): peak = 1810.691 ; gain = 0.000
Phase 2 Global Placement | Checksum: 207d5ef3c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.794 . Memory (MB): peak = 1810.691 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 207d5ef3c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.798 . Memory (MB): peak = 1810.691 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c9a1e411

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.804 . Memory (MB): peak = 1810.691 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 256e13f74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.819 . Memory (MB): peak = 1810.691 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 256e13f74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.822 . Memory (MB): peak = 1810.691 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12d76b609

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.952 . Memory (MB): peak = 1810.691 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 12d76b609

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.954 . Memory (MB): peak = 1810.691 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 12d76b609

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.955 . Memory (MB): peak = 1810.691 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 12d76b609

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.956 . Memory (MB): peak = 1810.691 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 12d76b609

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.958 . Memory (MB): peak = 1810.691 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12d76b609

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.962 . Memory (MB): peak = 1810.691 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 12d76b609

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.964 . Memory (MB): peak = 1810.691 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 12d76b609

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.964 . Memory (MB): peak = 1810.691 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1810.691 ; gain = 0.000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.965 . Memory (MB): peak = 1810.691 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12d76b609

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.966 . Memory (MB): peak = 1810.691 ; gain = 0.000
Ending Placer Task | Checksum: f82284f4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.967 . Memory (MB): peak = 1810.691 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 63 Warnings, 62 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1810.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.runs/impl_1/BCD_to_7_Segment_Display_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file BCD_to_7_Segment_Display_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1810.691 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file BCD_to_7_Segment_Display_utilization_placed.rpt -pb BCD_to_7_Segment_Display_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file BCD_to_7_Segment_Display_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1810.691 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 63 Warnings, 62 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1810.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.runs/impl_1/BCD_to_7_Segment_Display_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 4124ffbc ConstDB: 0 ShapeSum: b6fd8538 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 19f401c2b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1896.086 ; gain = 81.289
Post Restoration Checksum: NetGraph: d79e48a5 NumContArr: c7a1d386 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19f401c2b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1902.086 ; gain = 87.289

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19f401c2b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1902.086 ; gain = 87.289
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 8ce19b8d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1905.910 ; gain = 91.113

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 23
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 23
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 8ce19b8d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1907.035 ; gain = 92.238
Phase 3 Initial Routing | Checksum: 129af76d3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1907.035 ; gain = 92.238

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 137351eb2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1907.035 ; gain = 92.238
Phase 4 Rip-up And Reroute | Checksum: 137351eb2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1907.035 ; gain = 92.238

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 137351eb2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1907.035 ; gain = 92.238

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 137351eb2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1907.035 ; gain = 92.238
Phase 6 Post Hold Fix | Checksum: 137351eb2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1907.035 ; gain = 92.238

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0361158 %
  Global Horizontal Routing Utilization  = 0.0348777 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 20.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 17.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 137351eb2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1907.035 ; gain = 92.238

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 137351eb2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1907.723 ; gain = 92.926

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16c9a8436

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1907.723 ; gain = 92.926
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1907.723 ; gain = 92.926

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 63 Warnings, 62 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1907.723 ; gain = 97.031
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1917.594 ; gain = 9.871
INFO: [Common 17-1381] The checkpoint 'C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.runs/impl_1/BCD_to_7_Segment_Display_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file BCD_to_7_Segment_Display_drc_routed.rpt -pb BCD_to_7_Segment_Display_drc_routed.pb -rpx BCD_to_7_Segment_Display_drc_routed.rpx
Command: report_drc -file BCD_to_7_Segment_Display_drc_routed.rpt -pb BCD_to_7_Segment_Display_drc_routed.pb -rpx BCD_to_7_Segment_Display_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.runs/impl_1/BCD_to_7_Segment_Display_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file BCD_to_7_Segment_Display_methodology_drc_routed.rpt -pb BCD_to_7_Segment_Display_methodology_drc_routed.pb -rpx BCD_to_7_Segment_Display_methodology_drc_routed.rpx
Command: report_methodology -file BCD_to_7_Segment_Display_methodology_drc_routed.rpt -pb BCD_to_7_Segment_Display_methodology_drc_routed.pb -rpx BCD_to_7_Segment_Display_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.runs/impl_1/BCD_to_7_Segment_Display_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file BCD_to_7_Segment_Display_power_routed.rpt -pb BCD_to_7_Segment_Display_power_summary_routed.pb -rpx BCD_to_7_Segment_Display_power_routed.rpx
Command: report_power -file BCD_to_7_Segment_Display_power_routed.rpt -pb BCD_to_7_Segment_Display_power_summary_routed.pb -rpx BCD_to_7_Segment_Display_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
71 Infos, 64 Warnings, 62 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file BCD_to_7_Segment_Display_route_status.rpt -pb BCD_to_7_Segment_Display_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file BCD_to_7_Segment_Display_timing_summary_routed.rpt -pb BCD_to_7_Segment_Display_timing_summary_routed.pb -rpx BCD_to_7_Segment_Display_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file BCD_to_7_Segment_Display_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file BCD_to_7_Segment_Display_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file BCD_to_7_Segment_Display_bus_skew_routed.rpt -pb BCD_to_7_Segment_Display_bus_skew_routed.pb -rpx BCD_to_7_Segment_Display_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force BCD_to_7_Segment_Display.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./BCD_to_7_Segment_Display.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/dwigh/Xilinx/Basys_3_BCD_to_7_Segment_Display/Basys_3_BCD_to_7_Segment_Display.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Jan 26 08:56:50 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2384.691 ; gain = 430.707
INFO: [Common 17-206] Exiting Vivado at Wed Jan 26 08:56:50 2022...
