1730508996 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab12-polymorph/counter.sv
