static void T_1\r\nF_1 ( void )\r\n{\r\nstruct V_1 * V_2 ;\r\nstruct V_3 T_2 * V_4 ;\r\nV_2 = F_2 ( NULL , V_5 ) ;\r\nV_4 = F_3 ( V_2 , 0 ) ;\r\nF_4 ( V_2 ) ;\r\nif ( ! V_4 ) {\r\nF_5 ( V_6 L_1 ,\r\nV_7 ) ;\r\nreturn;\r\n}\r\nF_6 ( & V_4 -> V_8 , 0x00 ) ;\r\nF_6 ( & V_4 -> V_9 , 0x01 ) ;\r\nif ( F_7 ( & V_4 -> V_10 ) & 0x40 )\r\nF_8 ( & V_4 -> V_11 , 0x0001 ) ;\r\nelse\r\nF_8 ( & V_4 -> V_11 , 0x5555 ) ;\r\nF_9 ( V_4 ) ;\r\n}\r\nstatic void T_1\r\nF_10 ( void )\r\n{\r\nstruct V_1 * V_2 ;\r\nstruct V_12 T_2 * V_13 ;\r\nT_3 V_14 ;\r\nV_2 = F_2 ( NULL , V_15 ) ;\r\nV_13 = F_3 ( V_2 , 0 ) ;\r\nF_4 ( V_2 ) ;\r\nif ( ! V_13 ) {\r\nF_5 ( V_6 L_2 ,\r\nV_7 ) ;\r\nreturn;\r\n}\r\nV_14 = F_7 ( & V_13 -> V_14 ) ;\r\nV_14 &= ~ 0x00800000 ;\r\nV_14 &= ~ 0x00007000 ;\r\nV_14 |= 0x00001000 ;\r\nV_14 &= ~ 0x03000000 ;\r\nV_14 |= 0x01000000 ;\r\nF_11 ( L_3 ,\r\nF_7 ( & V_13 -> V_14 ) , V_14 ) ;\r\nF_12 ( & V_13 -> V_14 , V_14 ) ;\r\nF_9 ( V_13 ) ;\r\n}\r\nstatic void F_13 ( void T_2 * V_16 )\r\n{\r\nT_4 V_17 = 1 ;\r\nT_4 V_18 = 0 ;\r\nF_14 ( V_17 , V_18 ) ;\r\nF_12 ( V_16 + 0x1048 , F_7 ( V_16 + 0x1048 ) & ~ 0x300 ) ;\r\nF_12 ( V_16 + 0x1050 , 0x00000001 ) ;\r\n}\r\nstatic void F_15 ( void T_2 * V_16 )\r\n{\r\nF_12 ( V_16 + 0x1050 , 0x00010000 ) ;\r\n}\r\nstatic void T_1 F_16 ( void )\r\n{\r\nif ( V_19 . V_20 )\r\nV_19 . V_20 ( L_4 , 0 ) ;\r\nF_17 () ;\r\nF_18 () ;\r\nF_1 () ;\r\nF_10 () ;\r\n#ifdef F_19\r\nV_21 . V_22 = F_13 ;\r\nV_21 . V_23 = F_15 ;\r\nF_20 () ;\r\n#endif\r\nF_21 () ;\r\n}\r\nstatic int T_1 F_22 ( void )\r\n{\r\nreturn F_23 ( F_24 () , V_24 ) ;\r\n}
