-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRx/full_rx_ip_src_constellation_descrambler.vhd
-- Created: 2024-10-02 12:29:27
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_rx_ip_src_constellation_descrambler
-- Source Path: HDLRx/full_rx/rx_demodulator_full/constellation_descrambler
-- Hierarchy Level: 2
-- Model version: 1.100
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY full_rx_ip_src_constellation_descrambler IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb_1_2_0                         :   IN    std_logic;
        data_in_re                        :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
        data_in_im                        :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
        valid_in                          :   IN    std_logic;
        init                              :   IN    std_logic_vector(12 DOWNTO 0);  -- boolean [13]
        data_out_re                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
        data_out_im                       :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
        valid_out                         :   OUT   std_logic
        );
END full_rx_ip_src_constellation_descrambler;


ARCHITECTURE rtl OF full_rx_ip_src_constellation_descrambler IS

  -- Component Declarations
  COMPONENT full_rx_ip_src_rising_edge_detector_block1
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb_1_2_0                       :   IN    std_logic;
          In_rsvd                         :   IN    std_logic;
          Out_rsvd                        :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT full_rx_ip_src_sync_constellation_scrambler
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb_1_2_0                       :   IN    std_logic;
          valid_in                        :   IN    std_logic;
          init                            :   IN    std_logic_vector(12 DOWNTO 0);  -- boolean [13]
          new_ofdm_symbol                 :   IN    std_logic;
          s1                              :   OUT   std_logic;
          s2                              :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT full_rx_ip_src_rotate_90_block
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb_1_2_0                       :   IN    std_logic;
          data_in_re                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          data_in_im                      :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          valid_in                        :   IN    std_logic;
          s1_in                           :   IN    std_logic;
          s2_in                           :   IN    std_logic;
          data_out_re                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          data_out_im                     :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
          valid_out                       :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : full_rx_ip_src_rising_edge_detector_block1
    USE ENTITY work.full_rx_ip_src_rising_edge_detector_block1(rtl);

  FOR ALL : full_rx_ip_src_sync_constellation_scrambler
    USE ENTITY work.full_rx_ip_src_sync_constellation_scrambler(rtl);

  FOR ALL : full_rx_ip_src_rotate_90_block
    USE ENTITY work.full_rx_ip_src_rotate_90_block(rtl);

  -- Signals
  SIGNAL valid                            : std_logic;
  SIGNAL start                            : std_logic;
  SIGNAL s1                               : std_logic;
  SIGNAL s2                               : std_logic;
  SIGNAL data_out_re_tmp                  : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL data_out_im_tmp                  : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL rotate_90_out2                   : std_logic;

BEGIN
  u_rising_edge_detector : full_rx_ip_src_rising_edge_detector_block1
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb_1_2_0 => enb_1_2_0,
              In_rsvd => valid,
              Out_rsvd => start
              );

  u_sync_constellation_scrambler : full_rx_ip_src_sync_constellation_scrambler
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb_1_2_0 => enb_1_2_0,
              valid_in => valid,
              init => init,  -- boolean [13]
              new_ofdm_symbol => start,
              s1 => s1,
              s2 => s2
              );

  u_rotate_90 : full_rx_ip_src_rotate_90_block
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb_1_2_0 => enb_1_2_0,
              data_in_re => data_in_re,  -- sfix12_En10
              data_in_im => data_in_im,  -- sfix12_En10
              valid_in => valid,
              s1_in => s1,
              s2_in => s2,
              data_out_re => data_out_re_tmp,  -- sfix12_En10
              data_out_im => data_out_im_tmp,  -- sfix12_En10
              valid_out => rotate_90_out2
              );

  valid <= valid_in;

  data_out_re <= data_out_re_tmp;

  data_out_im <= data_out_im_tmp;

  valid_out <= rotate_90_out2;

END rtl;

