INFO-FLOW: Workspace C:/OneDrive/Desktop/ViT/Bit_linear/solution1 opened at Mon Jul 29 22:45:23 +0330 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.481 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.126 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.675 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=sysgen 
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
Execute     config_export -format=sysgen 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 2.891 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.167 sec.
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.116 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.342 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
Execute   source ./Bit_linear/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Bit_linear/solution1/directives.tcl
Execute     set_directive_top -name bit_linear bit_linear 
INFO: [HLS 200-1510] Running: set_directive_top -name bit_linear bit_linear 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 211.809 MB.
Execute       set_directive_top bit_linear -name=bit_linear 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'Bit_linear/src/bit_linear.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Bit_linear/src/bit_linear.cpp as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang Bit_linear/src/bit_linear.cpp -foptimization-record-file=C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e > C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.cpp.clang.out.log 2> C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e > C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/clang.out.log 2> C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/.systemc_flag -fix-errors C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.535 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/all.directive.json -fix-errors C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.873 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.153 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e > C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.pp.0.cpp.clang.out.log 2> C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.088 seconds; current allocated memory: 214.418 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.g.bc -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.0.bc > C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.815 sec.
Execute       run_link_or_opt -opt -out C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=bit_linear -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=bit_linear -reflow-float-conversion -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.845 sec.
Execute       run_link_or_opt -out C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=bit_linear 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=bit_linear -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=bit_linear -mllvm -hls-db-dir -mllvm C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e 2> C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 12,965 Compile/Link C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 12,965 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 8,556 Unroll/Inline (step 1) C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,556 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,789 Unroll/Inline (step 2) C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,789 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,811 Unroll/Inline (step 3) C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,811 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,403 Unroll/Inline (step 4) C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,403 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,447 Array/Struct (step 1) C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,447 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,395 Array/Struct (step 2) C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,395 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,395 Array/Struct (step 3) C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,395 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,395 Array/Struct (step 4) C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,395 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,395 Array/Struct (step 5) C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,395 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,387 Performance (step 1) C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,387 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,297 Performance (step 2) C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,297 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,297 Performance (step 3) C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,297 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,297 Performance (step 4) C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,297 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,333 HW Transforms (step 1) C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,333 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,337 HW Transforms (step 2) C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,337 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_95_1' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:95:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_98_2' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:98:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_3' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:103:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_78_1' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:78:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_81_2' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:81:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:33:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_36_2' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:36:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:53:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_2' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:60:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_1' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:17:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_1' (Bit_linear/src/bit_linear.h:95:19) in function 'matrix_multiply' completely with a factor of 2 (Bit_linear/src/bit_linear.h:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Bit_linear/src/bit_linear.h:98:19) in function 'matrix_multiply' completely with a factor of 2 (Bit_linear/src/bit_linear.h:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_3' (Bit_linear/src/bit_linear.h:103:31) in function 'matrix_multiply' completely with a factor of 4 (Bit_linear/src/bit_linear.h:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (Bit_linear/src/bit_linear.h:78:19) in function 'weight_quant' completely with a factor of 4 (Bit_linear/src/bit_linear.h:73:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_2' (Bit_linear/src/bit_linear.h:81:19) in function 'weight_quant' completely with a factor of 2 (Bit_linear/src/bit_linear.h:73:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (Bit_linear/src/bit_linear.h:33:19) in function 'abs_mean' completely with a factor of 4 (Bit_linear/src/bit_linear.h:30:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (Bit_linear/src/bit_linear.h:36:19) in function 'abs_mean' completely with a factor of 2 (Bit_linear/src/bit_linear.h:30:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (Bit_linear/src/bit_linear.h:53:19) in function 'activation_quant' completely with a factor of 2 (Bit_linear/src/bit_linear.h:51:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_2' (Bit_linear/src/bit_linear.h:60:26) in function 'activation_quant' completely with a factor of 4 (Bit_linear/src/bit_linear.h:51:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (Bit_linear/src/bit_linear.h:17:19) in function 'find_max_abs' completely with a factor of 4 (Bit_linear/src/bit_linear.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'fp_struct<float>::to_float() const (.28.38.47.58)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.28.38.47.58)' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(ap_uint<32>)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'fp_struct<float>::to_int() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:319:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'clamp(float, float)' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:51:0)
INFO: [HLS 214-178] Inlining function 'roundf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:51:0)
INFO: [HLS 214-178] Inlining function 'fmaxf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:51:0)
INFO: [HLS 214-178] Inlining function 'fminf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:51:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242:0)
INFO: [HLS 214-178] Inlining function 'roundf' into 'std::round(float)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757:0)
INFO: [HLS 214-178] Inlining function 'clamp(float, float)' into 'weight_quant(float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:73:0)
INFO: [HLS 214-178] Inlining function 'std::round(float)' into 'weight_quant(float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:73:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 2. (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 2. (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 2. (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-364] Automatically inlining function 'activation_quant(float (*) [4], float (*) [4])' to improve effectiveness of pipeline pragma in function 'bit_linear(float (*) [4], float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.cpp:16:2)
INFO: [HLS 214-364] Automatically inlining function 'weight_quant(float (*) [2], float (*) [2])' to improve effectiveness of pipeline pragma in function 'bit_linear(float (*) [4], float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.cpp:17:5)
INFO: [HLS 214-364] Automatically inlining function 'matrix_multiply(float (*) [4], float (*) [2], float (*) [2])' to improve effectiveness of pipeline pragma in function 'bit_linear(float (*) [4], float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.cpp:18:5)
INFO: [HLS 214-364] Automatically inlining function 'abs_mean(float (*) [2])' to improve effectiveness of pipeline pragma in function 'bit_linear(float (*) [4], float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:74:18)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.193 seconds; current allocated memory: 217.637 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 217.637 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top bit_linear -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.0.bc -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 226.660 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.1.bc -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'find_max_abs' (Bit_linear/src/bit_linear.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs' into 'bit_linear' (Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 232.828 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.g.1.bc to C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.o.1.bc -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'find_max_abs' (Bit_linear/src/bit_linear.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs' into 'bit_linear' (Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17) automatically.
Command         transform done; 0.118 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:159:19) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:187:1) in function 'generic_round<float>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288:31) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:42:3) in function 'generic_fmin<float>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288:31) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<float>'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_fmin<float>' into 'bit_linear' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16) automatically.
Command         transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 259.500 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.o.2.bc -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 0.191 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 282.820 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.6 sec.
Command     elaborate done; 14.915 sec.
Execute     ap_eval exec zip -j C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.109 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'bit_linear' ...
Execute       ap_set_top_model bit_linear 
WARNING: [SYN 201-103] Legalizing function name 'generic_round<float>' to 'generic_round_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_fmax<float>' to 'generic_fmax_float_s'.
Execute       get_model_list bit_linear -filter all-wo-channel -topdown 
Execute       preproc_iomode -model bit_linear 
Execute       preproc_iomode -model generic_fmax<float> 
Execute       preproc_iomode -model generic_round<float> 
Execute       preproc_iomode -model find_max_abs 
Execute       get_model_list bit_linear -filter all-wo-channel 
INFO-FLOW: Model list for configure: find_max_abs generic_round<float> generic_fmax<float> bit_linear
INFO-FLOW: Configuring Module : find_max_abs ...
Execute       set_default_model find_max_abs 
Execute       apply_spec_resource_limit find_max_abs 
INFO-FLOW: Configuring Module : generic_round<float> ...
Execute       set_default_model generic_round<float> 
Execute       apply_spec_resource_limit generic_round<float> 
INFO-FLOW: Configuring Module : generic_fmax<float> ...
Execute       set_default_model generic_fmax<float> 
Execute       apply_spec_resource_limit generic_fmax<float> 
INFO-FLOW: Configuring Module : bit_linear ...
Execute       set_default_model bit_linear 
Execute       apply_spec_resource_limit bit_linear 
INFO-FLOW: Model list for preprocess: find_max_abs generic_round<float> generic_fmax<float> bit_linear
INFO-FLOW: Preprocessing Module: find_max_abs ...
Execute       set_default_model find_max_abs 
Execute       cdfg_preprocess -model find_max_abs 
Execute       rtl_gen_preprocess find_max_abs 
INFO-FLOW: Preprocessing Module: generic_round<float> ...
Execute       set_default_model generic_round<float> 
Execute       cdfg_preprocess -model generic_round<float> 
Execute       rtl_gen_preprocess generic_round<float> 
INFO-FLOW: Preprocessing Module: generic_fmax<float> ...
Execute       set_default_model generic_fmax<float> 
Execute       cdfg_preprocess -model generic_fmax<float> 
Execute       rtl_gen_preprocess generic_fmax<float> 
INFO-FLOW: Preprocessing Module: bit_linear ...
Execute       set_default_model bit_linear 
Execute       cdfg_preprocess -model bit_linear 
Execute       rtl_gen_preprocess bit_linear 
INFO-FLOW: Model list for synthesis: find_max_abs generic_round<float> generic_fmax<float> bit_linear
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_max_abs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model find_max_abs 
Execute       schedule -model find_max_abs 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'find_max_abs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, function 'find_max_abs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 287.648 MB.
Execute       syn_report -verbosereport -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/find_max_abs.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/find_max_abs.sched.adb -f 
INFO-FLOW: Finish scheduling find_max_abs.
Execute       set_default_model find_max_abs 
Execute       bind -model find_max_abs 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 289.055 MB.
Execute       syn_report -verbosereport -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/find_max_abs.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/find_max_abs.bind.adb -f 
INFO-FLOW: Finish binding find_max_abs.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_round_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model generic_round<float> 
Execute       schedule -model generic_round<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_round<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 2, function 'generic_round<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 289.449 MB.
Execute       syn_report -verbosereport -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/generic_round_float_s.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/generic_round_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling generic_round<float>.
Execute       set_default_model generic_round<float> 
Execute       bind -model generic_round<float> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 289.758 MB.
Execute       syn_report -verbosereport -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/generic_round_float_s.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/generic_round_float_s.bind.adb -f 
INFO-FLOW: Finish binding generic_round<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_fmax_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model generic_fmax<float> 
Execute       schedule -model generic_fmax<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_fmax<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 1, function 'generic_fmax<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 289.926 MB.
Execute       syn_report -verbosereport -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/generic_fmax_float_s.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/generic_fmax_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling generic_fmax<float>.
Execute       set_default_model generic_fmax<float> 
Execute       bind -model generic_fmax<float> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 289.926 MB.
Execute       syn_report -verbosereport -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/generic_fmax_float_s.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.399 sec.
Execute       db_write -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/generic_fmax_float_s.bind.adb -f 
Command       db_write done; 0.443 sec.
INFO-FLOW: Finish binding generic_fmax<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bit_linear 
Execute       schedule -model bit_linear 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'bit_linear'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 73, function 'bit_linear'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.274 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.177 seconds; current allocated memory: 294.074 MB.
Execute       syn_report -verbosereport -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.sched.adb -f 
INFO-FLOW: Finish scheduling bit_linear.
Execute       set_default_model bit_linear 
Execute       bind -model bit_linear 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 295.105 MB.
Execute       syn_report -verbosereport -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.bind.adb -f 
INFO-FLOW: Finish binding bit_linear.
Execute       get_model_list bit_linear -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess find_max_abs 
Execute       rtl_gen_preprocess generic_round<float> 
Execute       rtl_gen_preprocess generic_fmax<float> 
Execute       rtl_gen_preprocess bit_linear 
INFO-FLOW: Model list for RTL generation: find_max_abs generic_round<float> generic_fmax<float> bit_linear
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_max_abs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model find_max_abs -top_prefix bit_linear_ -sub_prefix bit_linear_ -mg_file C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/find_max_abs.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_0': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_max_abs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 297.418 MB.
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.rtl_wrap.cfg.tcl 
Execute       gen_rtl find_max_abs -style xilinx -f -lang vhdl -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/vhdl/bit_linear_find_max_abs 
Execute       gen_rtl find_max_abs -style xilinx -f -lang vlog -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/verilog/bit_linear_find_max_abs 
Execute       syn_report -csynth -model find_max_abs -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/find_max_abs_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model find_max_abs -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/find_max_abs_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model find_max_abs -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/find_max_abs.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model find_max_abs -f -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/find_max_abs.adb 
Execute       db_write -model find_max_abs -bindview -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info find_max_abs -p C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/find_max_abs 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_round_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model generic_round<float> -top_prefix bit_linear_ -sub_prefix bit_linear_ -mg_file C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/generic_round_float_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generic_round_float_s' pipeline 'generic_round<float>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_round_float_s'.
INFO: [RTMG 210-279] Implementing memory 'bit_linear_generic_round_float_s_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'bit_linear_generic_round_float_s_one_half_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 300.363 MB.
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.rtl_wrap.cfg.tcl 
Execute       gen_rtl generic_round<float> -style xilinx -f -lang vhdl -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/vhdl/bit_linear_generic_round_float_s 
Execute       gen_rtl generic_round<float> -style xilinx -f -lang vlog -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/verilog/bit_linear_generic_round_float_s 
Execute       syn_report -csynth -model generic_round<float> -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/generic_round_float_s_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model generic_round<float> -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/generic_round_float_s_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model generic_round<float> -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/generic_round_float_s.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model generic_round<float> -f -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/generic_round_float_s.adb 
Execute       db_write -model generic_round<float> -bindview -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info generic_round<float> -p C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/generic_round_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_fmax_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model generic_fmax<float> -top_prefix bit_linear_ -sub_prefix bit_linear_ -mg_file C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/generic_fmax_float_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_fmax_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 301.145 MB.
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.rtl_wrap.cfg.tcl 
Execute       gen_rtl generic_fmax<float> -style xilinx -f -lang vhdl -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/vhdl/bit_linear_generic_fmax_float_s 
Execute       gen_rtl generic_fmax<float> -style xilinx -f -lang vlog -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/verilog/bit_linear_generic_fmax_float_s 
Execute       syn_report -csynth -model generic_fmax<float> -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/generic_fmax_float_s_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model generic_fmax<float> -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/generic_fmax_float_s_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model generic_fmax<float> -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/generic_fmax_float_s.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model generic_fmax<float> -f -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/generic_fmax_float_s.adb 
Execute       db_write -model generic_fmax<float> -bindview -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info generic_fmax<float> -p C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/generic_fmax_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model bit_linear -top_prefix  -sub_prefix bit_linear_ -mg_file C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/weight_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/weight_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/output_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bit_linear' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bit_linear' pipeline 'bit_linear' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_0': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_linear'.
Command       create_rtl_model done; 0.446 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 306.805 MB.
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.rtl_wrap.cfg.tcl 
Execute       gen_rtl bit_linear -istop -style xilinx -f -lang vhdl -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/vhdl/bit_linear 
Execute       gen_rtl bit_linear -istop -style xilinx -f -lang vlog -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/verilog/bit_linear 
Execute       syn_report -csynth -model bit_linear -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/bit_linear_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model bit_linear -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/bit_linear_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model bit_linear -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model bit_linear -f -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.adb 
Command       db_write done; 0.126 sec.
Execute       db_write -model bit_linear -bindview -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info bit_linear -p C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear 
Execute       export_constraint_db -f -tool general -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.constraint.tcl 
Execute       syn_report -designview -model bit_linear -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.design.xml 
Execute       syn_report -csynthDesign -model bit_linear -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth.rpt -MHOut C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -wcfg -model bit_linear -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model bit_linear -o C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.protoinst 
Execute       sc_get_clocks bit_linear 
Execute       sc_get_portdomain bit_linear 
INFO-FLOW: Model list for RTL component generation: find_max_abs generic_round<float> generic_fmax<float> bit_linear
INFO-FLOW: Handling components in module [find_max_abs] ... 
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/find_max_abs.compgen.tcl 
INFO-FLOW: Found component bit_linear_fcmp_32ns_32ns_1_2_no_dsp_0.
INFO-FLOW: Append model bit_linear_fcmp_32ns_32ns_1_2_no_dsp_0
INFO-FLOW: Handling components in module [generic_round_float_s] ... 
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/generic_round_float_s.compgen.tcl 
INFO-FLOW: Found component bit_linear_generic_round_float_s_mask_table_ROM_AUTO_1R.
INFO-FLOW: Append model bit_linear_generic_round_float_s_mask_table_ROM_AUTO_1R
INFO-FLOW: Found component bit_linear_generic_round_float_s_one_half_table_ROM_AUTO_1R.
INFO-FLOW: Append model bit_linear_generic_round_float_s_one_half_table_ROM_AUTO_1R
INFO-FLOW: Handling components in module [generic_fmax_float_s] ... 
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/generic_fmax_float_s.compgen.tcl 
INFO-FLOW: Handling components in module [bit_linear] ... 
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.compgen.tcl 
INFO-FLOW: Found component bit_linear_fadd_32ns_32ns_32_3_full_dsp_1.
INFO-FLOW: Append model bit_linear_fadd_32ns_32ns_32_3_full_dsp_1
INFO-FLOW: Found component bit_linear_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model bit_linear_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Found component bit_linear_fdiv_32ns_32ns_32_7_no_dsp_1.
INFO-FLOW: Append model bit_linear_fdiv_32ns_32ns_32_7_no_dsp_1
INFO-FLOW: Found component bit_linear_fptrunc_64ns_32_2_no_dsp_1.
INFO-FLOW: Append model bit_linear_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: Found component bit_linear_fpext_32ns_64_1_no_dsp_1.
INFO-FLOW: Append model bit_linear_fpext_32ns_64_1_no_dsp_1
INFO-FLOW: Found component bit_linear_ddiv_64ns_64ns_64_13_no_dsp_1.
INFO-FLOW: Append model bit_linear_ddiv_64ns_64ns_64_13_no_dsp_1
INFO-FLOW: Append model find_max_abs
INFO-FLOW: Append model generic_round_float_s
INFO-FLOW: Append model generic_fmax_float_s
INFO-FLOW: Append model bit_linear
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: bit_linear_fcmp_32ns_32ns_1_2_no_dsp_0 bit_linear_generic_round_float_s_mask_table_ROM_AUTO_1R bit_linear_generic_round_float_s_one_half_table_ROM_AUTO_1R bit_linear_fadd_32ns_32ns_32_3_full_dsp_1 bit_linear_fmul_32ns_32ns_32_2_max_dsp_1 bit_linear_fdiv_32ns_32ns_32_7_no_dsp_1 bit_linear_fptrunc_64ns_32_2_no_dsp_1 bit_linear_fpext_32ns_64_1_no_dsp_1 bit_linear_ddiv_64ns_64ns_64_13_no_dsp_1 find_max_abs generic_round_float_s generic_fmax_float_s bit_linear
INFO-FLOW: Generating C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model bit_linear_fcmp_32ns_32ns_1_2_no_dsp_0
INFO-FLOW: To file: write model bit_linear_generic_round_float_s_mask_table_ROM_AUTO_1R
INFO-FLOW: To file: write model bit_linear_generic_round_float_s_one_half_table_ROM_AUTO_1R
INFO-FLOW: To file: write model bit_linear_fadd_32ns_32ns_32_3_full_dsp_1
INFO-FLOW: To file: write model bit_linear_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model bit_linear_fdiv_32ns_32ns_32_7_no_dsp_1
INFO-FLOW: To file: write model bit_linear_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: To file: write model bit_linear_fpext_32ns_64_1_no_dsp_1
INFO-FLOW: To file: write model bit_linear_ddiv_64ns_64ns_64_13_no_dsp_1
INFO-FLOW: To file: write model find_max_abs
INFO-FLOW: To file: write model generic_round_float_s
INFO-FLOW: To file: write model generic_fmax_float_s
INFO-FLOW: To file: write model bit_linear
INFO-FLOW: Generating C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.111 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/vhdl' dstVlogDir='C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/vlog' tclDir='C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db' modelList='bit_linear_fcmp_32ns_32ns_1_2_no_dsp_0
bit_linear_generic_round_float_s_mask_table_ROM_AUTO_1R
bit_linear_generic_round_float_s_one_half_table_ROM_AUTO_1R
bit_linear_fadd_32ns_32ns_32_3_full_dsp_1
bit_linear_fmul_32ns_32ns_32_2_max_dsp_1
bit_linear_fdiv_32ns_32ns_32_7_no_dsp_1
bit_linear_fptrunc_64ns_32_2_no_dsp_1
bit_linear_fpext_32ns_64_1_no_dsp_1
bit_linear_ddiv_64ns_64ns_64_13_no_dsp_1
find_max_abs
generic_round_float_s
generic_fmax_float_s
bit_linear
' expOnly='0'
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/find_max_abs.compgen.tcl 
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/generic_round_float_s.compgen.tcl 
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/generic_fmax_float_s.compgen.tcl 
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.411 seconds; current allocated memory: 317.180 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='bit_linear_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name find_max_abs
INFO-FLOW: No bind nodes found for module_name generic_fmax_float_s
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='bit_linear_fcmp_32ns_32ns_1_2_no_dsp_0
bit_linear_generic_round_float_s_mask_table_ROM_AUTO_1R
bit_linear_generic_round_float_s_one_half_table_ROM_AUTO_1R
bit_linear_fadd_32ns_32ns_32_3_full_dsp_1
bit_linear_fmul_32ns_32ns_32_2_max_dsp_1
bit_linear_fdiv_32ns_32ns_32_7_no_dsp_1
bit_linear_fptrunc_64ns_32_2_no_dsp_1
bit_linear_fpext_32ns_64_1_no_dsp_1
bit_linear_ddiv_64ns_64ns_64_13_no_dsp_1
find_max_abs
generic_round_float_s
generic_fmax_float_s
bit_linear
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.tbgen.tcl 
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.rtl_wrap.cfg.tcl 
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.compgen.dataonly.tcl 
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/find_max_abs.tbgen.tcl 
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/generic_round_float_s.tbgen.tcl 
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/generic_fmax_float_s.tbgen.tcl 
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.tbgen.tcl 
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/bit_linear.constraint.tcl 
Execute       sc_get_clocks bit_linear 
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/impl/misc/bit_linear_ddiv_64ns_64ns_64_13_no_dsp_1_ip.tcl 
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/impl/misc/bit_linear_fadd_32ns_32ns_32_3_full_dsp_1_ip.tcl 
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/impl/misc/bit_linear_fcmp_32ns_32ns_1_2_no_dsp_0_ip.tcl 
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/impl/misc/bit_linear_fdiv_32ns_32ns_32_7_no_dsp_1_ip.tcl 
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/impl/misc/bit_linear_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl 
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/impl/misc/bit_linear_fpext_32ns_64_1_no_dsp_1_ip.tcl 
Execute       source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/impl/misc/bit_linear_fptrunc_64ns_32_2_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST bit_linear MODULE2INSTS {bit_linear bit_linear find_max_abs grp_find_max_abs_fu_338 generic_round_float_s {grp_generic_round_float_s_fu_346 grp_generic_round_float_s_fu_355 grp_generic_round_float_s_fu_364 grp_generic_round_float_s_fu_373 grp_generic_round_float_s_fu_382 grp_generic_round_float_s_fu_391} generic_fmax_float_s {grp_generic_fmax_float_s_fu_400 grp_generic_fmax_float_s_fu_406 grp_generic_fmax_float_s_fu_412}} INST2MODULE {bit_linear bit_linear grp_find_max_abs_fu_338 find_max_abs grp_generic_round_float_s_fu_346 generic_round_float_s grp_generic_round_float_s_fu_355 generic_round_float_s grp_generic_fmax_float_s_fu_400 generic_fmax_float_s grp_generic_fmax_float_s_fu_406 generic_fmax_float_s grp_generic_round_float_s_fu_364 generic_round_float_s grp_generic_round_float_s_fu_373 generic_round_float_s grp_generic_fmax_float_s_fu_412 generic_fmax_float_s grp_generic_round_float_s_fu_382 generic_round_float_s grp_generic_round_float_s_fu_391 generic_round_float_s} INSTDATA {bit_linear {DEPTH 1 CHILDREN {grp_find_max_abs_fu_338 grp_generic_round_float_s_fu_346 grp_generic_round_float_s_fu_355 grp_generic_fmax_float_s_fu_400 grp_generic_fmax_float_s_fu_406 grp_generic_round_float_s_fu_364 grp_generic_round_float_s_fu_373 grp_generic_fmax_float_s_fu_412 grp_generic_round_float_s_fu_382 grp_generic_round_float_s_fu_391}} grp_find_max_abs_fu_338 {DEPTH 2 CHILDREN {}} grp_generic_round_float_s_fu_346 {DEPTH 2 CHILDREN {}} grp_generic_round_float_s_fu_355 {DEPTH 2 CHILDREN {}} grp_generic_fmax_float_s_fu_400 {DEPTH 2 CHILDREN {}} grp_generic_fmax_float_s_fu_406 {DEPTH 2 CHILDREN {}} grp_generic_round_float_s_fu_364 {DEPTH 2 CHILDREN {}} grp_generic_round_float_s_fu_373 {DEPTH 2 CHILDREN {}} grp_generic_fmax_float_s_fu_412 {DEPTH 2 CHILDREN {}} grp_generic_round_float_s_fu_382 {DEPTH 2 CHILDREN {}} grp_generic_round_float_s_fu_391 {DEPTH 2 CHILDREN {}}} MODULEDATA {generic_round_float_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME data_fu_133_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:182} VARIABLE data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME mask_table_U SOURCE {} VARIABLE mask_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {23 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME one_half_table_U SOURCE {} VARIABLE one_half_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} bit_linear {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 6 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_7_no_dsp_1_U33 SOURCE Bit_linear/src/bit_linear.h:58 VARIABLE scale LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U22 SOURCE Bit_linear/src/bit_linear.h:64 VARIABLE scaled_val LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 6 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_7_no_dsp_1_U34 SOURCE Bit_linear/src/bit_linear.h:67 VARIABLE input_quant LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U23 SOURCE Bit_linear/src/bit_linear.h:64 VARIABLE scaled_val_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 6 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_7_no_dsp_1_U35 SOURCE Bit_linear/src/bit_linear.h:67 VARIABLE input_quant_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U24 SOURCE Bit_linear/src/bit_linear.h:64 VARIABLE scaled_val_2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 6 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_7_no_dsp_1_U33 SOURCE Bit_linear/src/bit_linear.h:67 VARIABLE input_quant_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U22 SOURCE Bit_linear/src/bit_linear.h:64 VARIABLE scaled_val_3 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 6 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_7_no_dsp_1_U34 SOURCE Bit_linear/src/bit_linear.h:67 VARIABLE input_quant_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 6 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_7_no_dsp_1_U33 SOURCE Bit_linear/src/bit_linear.h:58 VARIABLE scale_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U23 SOURCE Bit_linear/src/bit_linear.h:64 VARIABLE scaled_val_4 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 6 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_7_no_dsp_1_U34 SOURCE Bit_linear/src/bit_linear.h:67 VARIABLE input_quant_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U24 SOURCE Bit_linear/src/bit_linear.h:64 VARIABLE scaled_val_5 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 6 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_7_no_dsp_1_U35 SOURCE Bit_linear/src/bit_linear.h:67 VARIABLE input_quant_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U25 SOURCE Bit_linear/src/bit_linear.h:64 VARIABLE scaled_val_6 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 6 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_7_no_dsp_1_U35 SOURCE Bit_linear/src/bit_linear.h:67 VARIABLE input_quant_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U26 SOURCE Bit_linear/src/bit_linear.h:64 VARIABLE scaled_val_7 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 6 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_7_no_dsp_1_U36 SOURCE Bit_linear/src/bit_linear.h:67 VARIABLE input_quant_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U14 SOURCE Bit_linear/src/bit_linear.h:39 VARIABLE sum LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U15 SOURCE Bit_linear/src/bit_linear.h:39 VARIABLE sum_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U16 SOURCE Bit_linear/src/bit_linear.h:39 VARIABLE sum_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U17 SOURCE Bit_linear/src/bit_linear.h:39 VARIABLE sum_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U18 SOURCE Bit_linear/src/bit_linear.h:39 VARIABLE sum_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U19 SOURCE Bit_linear/src/bit_linear.h:39 VARIABLE sum_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U20 SOURCE Bit_linear/src/bit_linear.h:39 VARIABLE sum_6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U21 SOURCE Bit_linear/src/bit_linear.h:39 VARIABLE sum_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U22 SOURCE Bit_linear/src/bit_linear.h:42 VARIABLE mean LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 12 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_13_no_dsp_1_U48 SOURCE Bit_linear/src/bit_linear.h:75 VARIABLE div_i8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U25 SOURCE Bit_linear/src/bit_linear.h:85 VARIABLE p_x_assign_8 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 6 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_7_no_dsp_1_U36 SOURCE Bit_linear/src/bit_linear.h:87 VARIABLE weight_quantized LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U26 SOURCE Bit_linear/src/bit_linear.h:85 VARIABLE p_x_assign_9 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 6 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_7_no_dsp_1_U37 SOURCE Bit_linear/src/bit_linear.h:87 VARIABLE weight_quantized_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U27 SOURCE Bit_linear/src/bit_linear.h:85 VARIABLE p_x_assign_s LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 6 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_7_no_dsp_1_U38 SOURCE Bit_linear/src/bit_linear.h:87 VARIABLE weight_quantized_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U28 SOURCE Bit_linear/src/bit_linear.h:85 VARIABLE p_x_assign_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 6 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_7_no_dsp_1_U36 SOURCE Bit_linear/src/bit_linear.h:87 VARIABLE weight_quantized_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U29 SOURCE Bit_linear/src/bit_linear.h:85 VARIABLE p_x_assign_2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 6 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_7_no_dsp_1_U37 SOURCE Bit_linear/src/bit_linear.h:87 VARIABLE weight_quantized_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U30 SOURCE Bit_linear/src/bit_linear.h:85 VARIABLE p_x_assign_3 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 6 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_7_no_dsp_1_U38 SOURCE Bit_linear/src/bit_linear.h:87 VARIABLE weight_quantized_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U31 SOURCE Bit_linear/src/bit_linear.h:85 VARIABLE p_x_assign_4 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 6 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_7_no_dsp_1_U37 SOURCE Bit_linear/src/bit_linear.h:87 VARIABLE weight_quantized_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U32 SOURCE Bit_linear/src/bit_linear.h:85 VARIABLE p_x_assign_5 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 6 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_7_no_dsp_1_U38 SOURCE Bit_linear/src/bit_linear.h:87 VARIABLE weight_quantized_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U23 SOURCE Bit_linear/src/bit_linear.h:106 VARIABLE mul_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U14 SOURCE Bit_linear/src/bit_linear.h:106 VARIABLE add_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U24 SOURCE Bit_linear/src/bit_linear.h:106 VARIABLE mul_124_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U18 SOURCE Bit_linear/src/bit_linear.h:106 VARIABLE add_125_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U27 SOURCE Bit_linear/src/bit_linear.h:106 VARIABLE mul_2_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U14 SOURCE Bit_linear/src/bit_linear.h:106 VARIABLE add_2_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U29 SOURCE Bit_linear/src/bit_linear.h:106 VARIABLE mul_3_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U18 SOURCE Bit_linear/src/bit_linear.h:106 VARIABLE add_3_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U25 SOURCE Bit_linear/src/bit_linear.h:106 VARIABLE mul_119_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U15 SOURCE Bit_linear/src/bit_linear.h:106 VARIABLE add_120_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U28 SOURCE Bit_linear/src/bit_linear.h:106 VARIABLE mul_119_1_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U19 SOURCE Bit_linear/src/bit_linear.h:106 VARIABLE add_120_1_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U29 SOURCE Bit_linear/src/bit_linear.h:106 VARIABLE mul_119_2_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U15 SOURCE Bit_linear/src/bit_linear.h:106 VARIABLE add_120_2_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U30 SOURCE Bit_linear/src/bit_linear.h:106 VARIABLE mul_119_3_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U19 SOURCE Bit_linear/src/bit_linear.h:106 VARIABLE add_120_3_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U26 SOURCE Bit_linear/src/bit_linear.h:106 VARIABLE mul_1_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U16 SOURCE Bit_linear/src/bit_linear.h:106 VARIABLE add_1_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U27 SOURCE Bit_linear/src/bit_linear.h:106 VARIABLE mul_1_110_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U20 SOURCE Bit_linear/src/bit_linear.h:106 VARIABLE add_1_111_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U30 SOURCE Bit_linear/src/bit_linear.h:106 VARIABLE mul_1_2_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U16 SOURCE Bit_linear/src/bit_linear.h:106 VARIABLE add_1_2_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U31 SOURCE Bit_linear/src/bit_linear.h:106 VARIABLE mul_1_3_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U20 SOURCE Bit_linear/src/bit_linear.h:106 VARIABLE add_1_3_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U28 SOURCE Bit_linear/src/bit_linear.h:106 VARIABLE mul_1_1_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U17 SOURCE Bit_linear/src/bit_linear.h:106 VARIABLE add_1_1_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U31 SOURCE Bit_linear/src/bit_linear.h:106 VARIABLE mul_1_1_1_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U21 SOURCE Bit_linear/src/bit_linear.h:106 VARIABLE add_1_1_1_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U32 SOURCE Bit_linear/src/bit_linear.h:106 VARIABLE mul_1_1_2_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U17 SOURCE Bit_linear/src/bit_linear.h:106 VARIABLE add_1_1_2_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U32 SOURCE Bit_linear/src/bit_linear.h:106 VARIABLE mul_1_1_3_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U21 SOURCE Bit_linear/src/bit_linear.h:106 VARIABLE add_1_1_3_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}}} AREA {DSP 49 BRAM 0 URAM 0}} find_max_abs {AREA {DSP 0 BRAM 0 URAM 0}} generic_fmax_float_s {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.326 seconds; current allocated memory: 324.582 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for bit_linear.
INFO: [VLOG 209-307] Generating Verilog RTL for bit_linear.
Execute       syn_report -model bit_linear -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 137.04 MHz
Command     autosyn done; 6.163 sec.
Command   csynth_design done; 21.313 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 21.313 seconds; current allocated memory: 113.215 MB.
Command ap_source done; 24.635 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/OneDrive/Desktop/ViT/Bit_linear/solution1 opened at Mon Jul 29 22:46:09 +0330 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 3.054 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.132 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.256 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=sysgen 
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
Execute     config_export -format=sysgen 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 3.429 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.161 sec.
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.119 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.345 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
Execute   source ./Bit_linear/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Bit_linear/solution1/directives.tcl
Execute     set_directive_top -name bit_linear bit_linear 
INFO: [HLS 200-1510] Running: set_directive_top -name bit_linear bit_linear 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/OneDrive/Desktop/ViT/Bit_linear/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.172 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.108 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.108 seconds; current allocated memory: 0.367 MB.
Command ap_source done; 6.985 sec.
Execute cleanup_all 
