// Seed: 2923541082
macromodule module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    input wor id_0
);
  tri0 id_2 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  integer id_6 = id_2;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_1
  );
  assign modCall_1.id_2 = 0;
  always_comb
    if (1'd0 == 0) begin : LABEL_0
      id_3 <= 1 - id_6;
    end
endmodule
