$date
	Sat Oct 22 20:54:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#126657
b10110 !
1"
#126658
b10110 &
b10110 %
1$
#126659
0"
#126662
b1011 &
b1011 %
#126666
b100010 &
b100010 %
#126670
b10001 &
b10001 %
#126674
b110100 &
b110100 %
#126678
b11010 &
b11010 %
#126682
b1101 &
b1101 %
#126686
b101000 &
b101000 %
#126690
b10100 &
b10100 %
#126694
b1010 &
b1010 %
#126698
b101 &
b101 %
#126702
b10000 &
b10000 %
#126706
b1000 &
b1000 %
#126710
b100 &
b100 %
#126714
b10 &
b10 %
#126718
b1 &
1#
b1 %
#126722
b0 &
b0 %
0#
0$
#1208167
b10001 !
1"
#1208170
b10001 &
b10001 %
1$
#1208171
0"
#1208174
b110100 &
b110100 %
#1208178
b11010 &
b11010 %
#1208182
b1101 &
b1101 %
#1208186
b101000 &
b101000 %
#1208190
b10100 &
b10100 %
#1208194
b1010 &
b1010 %
#1208198
b101 &
b101 %
#1208202
b10000 &
b10000 %
#1208206
b1000 &
b1000 %
#1208210
b100 &
b100 %
#1208214
b10 &
b10 %
#1208218
b1 &
b1 %
1#
#1208222
b0 &
0#
b0 %
0$
#2212816
b1010 !
1"
#2212818
b1010 &
b1010 %
1$
#2212819
0"
#2212822
b101 &
b101 %
#2212826
b10000 &
b10000 %
#2212830
b1000 &
b1000 %
#2212834
b100 &
b100 %
#2212838
b10 &
b10 %
#2212842
b1 &
b1 %
1#
#2212846
b0 &
0#
b0 %
0$
#4500012
