<BODY BGCOLOR="lightyellow">
<HTML>
<HEAD>
<TITLE></TITLE>
</HEAD>
<BODY>
<CENTER><FONT SIZE=4 FACE="Arial">
<B><B><FONT SIZE=2 COLOR=black>2014 2 Computer Engineering Year 3</FONT></B></B>
</FONT>
<BR>
<FONT SIZE=2 FACE="Arial">

</FONT></center>
<HR SIZE=2>
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>CE3001</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>ADVANCED COMPUTER ARCHITECTURE</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   3.0 AU</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE1006</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCG, CSC, CSEC</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
Processor System Design: CPU interfaces, clock, control, data & address bus; System firmware.
The CPU Architecture: including ISA, compiler relationship, control, pipelining, hazards,  CISC/RISC/VLIW and issues of ILP.
Memory Systems: cache, virtual memory systems and the MMU, access methods, reliability, error detection/correction.
Performance Enhancements: superscalar; branching issues, multithreading, scalability, co-processors and enhancement units.
Interfacing and Communications: I/O fundamentals, interrupts and interfacing, buses, protocols and arbitration.
Computer Arithmetic: range, precision, real numbers, floating point  and conversion, multi-precision arithmetic
Multiprocessing: multiprocessing architectures and interconnections, shared memory and coherence, memory solutions
Future directions: low power computing; testing, JTAG, system-on-chip and multi-core implementations, embedded systems issues, comparison of computational on CPU, DSP, FPGA and GPU.

</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>CE3002</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>SENSORS, INTERFACING AND CONTROL</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   3.0 AU</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE2004</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=BROWN>Mutually exclusive with: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=BROWN>CPE208</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCG, CE(2004-2010), CSC, CSEC, EEE, EEEC, ENG</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
Introduction: Principles of Sensors and Transducers, Temperature and Displacement Transducers.
The Basic Transistor Amplifier: Transistor operation as a linear device, Limitations.
Operational Amplifiers: Op-Amp Basics, Signal Conditioning Circuits ? Non-Inverting, Inverting amplifiers, Buffer, Summation, Difference and Instrumentation amplifiers, Op-Amp Specifications, Signal conditioning circuit design.
Passive and Active Filters: Low-pass, High-pass, Band-pass and Band-reject filters, Integration and Differentiation functionalities of filters, Filter Design.
Signal Conversion: Analog-to-Digital Converter and Digital-to-Analog Converter.
Control Systems: Elements of a feedback control system, Sampled data control system, Proportional, Integral, Derivative Controllers, Stability, Computers in Process Control.  

</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>CE3003</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>MICROCONTROLLER PROGRAMMING</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   3.0 AU</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE2005 OR</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CZ2005</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCG, CSC, CSEC</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
Discrete-time signals: Conversion of analogue signals to discrete time representation, digital representation of signals, sampling and sampling theorem, aliasing introduced by sampling, reconstruction of signals, sample rate conversion. 

Z-transform: Z-transform, properties of z-transforms, transfer functions, bilinear transformation, causality and stability, determining frequency response from poles and zeroes. 
Fourier Transform: Discrete-time Fourier transform, properties of Fourier transforms, Fourier transforms for periodic signals and applications of the Fourier transforms
Basic DSP Concepts: Meaning of frequency in discrete-time signals, discrete-time frequency analysis, DTFT and DFT, how to interpret DFT (cycles/sample vs. cycles/sec, zero-padding, spectral leakage and windowing), fast algorithms (FFT) for spectral analysis, discrete-time filters (moving average, autoregressive, and their combination).
Analysis and design of digital filters: Analysis of filters, impulse response, frequency response (magnitude vs. phase, ripple and group delay), FIR vs. IIR, stability of IIR filters, motivation for Z-transform, pole-zero analysis, design of FIR filters to specification (windowing and optimization techniques), design of IIR filters, classical designs (Butterworth, Chebyshev, etc)
Architectures and implementation: Algorithms for implementing filters, Convolution, correlation and their implementation, quantization, , quantization noise, factors affecting quantization of filter coefficients and practical issues such as limit-cycles and dead bands, up sampling and down sampling (how a 1-bit ADC and DAC work)
Examples and applications: Audio processing examples using DSP (equalization and reverb), speech processing examples (The spectrogram implementation methods in software and hardware (DSP architectures).  
Matlab exercises will accompany each of the above
Lab sessions will involve implementing DSP applications on a suitable DSP Chip. 


</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>CE3004</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>MULTIDISCIPLINARY DESIGN PROJECT</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   4.0 AU</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#FF00FF>Year 3 standing</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF></FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=BROWN>Mutually exclusive with: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=BROWN>CPE279</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCG, CSC, CSEC</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
Seminars and Workshops ? Throughout the MDP, students will be required to attend relevant seminars and workshops that would help them understand the process and tools for designing, developing and marketing of real-world multidisciplinary products. These include both general and technical seminars. General seminars may cover topics such as guided innovation, multidisciplinary problem solving, working effectively in engineering teams, understanding effective marketing strategies, project management, professional, ethical and moral responsibilities etc. Technical seminars and workshops will be related to specific engineering methodology and tools that can help students implement their respective ideas. These may include systems engineering and design, large-scale web systems, embedded systems development tools, etc. In their implementation, students will have to factor in appropriate considerations for public health and safety, cultural, societal factors, environmental and other constraints as well as the needs for sustainable development.
</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>CE3005</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>COMPUTER NETWORKS</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   3.0 AU</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE1008 OR</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CZ1008</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=BROWN>Mutually exclusive with: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=BROWN>CPE302</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCG, CSC, CSEC</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to all Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>(Admyr 2004-2010)</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available as UE to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCE, EEE</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
Open system interconnect reference model network architecture. TCP/IP protocol suite and its operation. Protocols and standards at different layers. HDLC protocol. Local area networks. Performance analysis. Internetworking. Routing. Congestion control. X.25. Frame-relay network. ATM. Internet protocol. TCP and UDP protocols. The roles of transport and applications layers. Network applications. 


</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>CE3006</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>DIGITAL COMMUNICATIONS</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   3.0 AU</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE2004</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=BROWN>Mutually exclusive with: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=BROWN>CPE301</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCG, CSC, CSEC</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
Signal analysis. Signal transmission. Random signal and noise. Baseband data transmission. Bandwidth consideration. Digital modulation systems (amplitude-shift keying, phase-shift keying and frequency-shift keying). Data and phase synchronization. Data multiplexing. Error control techniques. Information theory and source coding.


</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>CE3007</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>DIGITAL SIGNAL PROCESSING</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   3.0 AU</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE2004</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCG, CSC, CSEC</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>

</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>CPE301</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>DIGITAL COMMUNICATIONS</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   4.0 AU</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CPE106 & CPE201</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=BROWN>Mutually exclusive with: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=BROWN>CE3006, E452N, SC205</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available as UE to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCE, BCG, CSC, EEE, EEEC, ENG(EEE), IEEC, IEM</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
Signal analysis. Signal transmission. Random signal and noise. Baseband data transmission. Bandwidth consideration. Digital modulation systems (amplitude-shift keying, phase-shift keying and frequency-shift keying). Data and phase synchronization. Data multiplexing. Error control techniques. Information theory and source coding.


</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>CPE302</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>COMPUTER NETWORKS</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   4.0 AU</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CPE301(Corequisite)</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=BROWN>Mutually exclusive with: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=BROWN>CE3005, E450N, SC302</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to all Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>(Admyr 2011-2050)</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available as UE to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCE, BCG, CSC, EEE</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
Open system interconnect reference model network architecture. TCP/IP protocol suite and its operation. Protocols and standards at different layers. HDLC protocol. Local area networks. Performance analysis. Internetworking. Routing. Congestion control. X.25. Frame-relay network. ATM. Internet protocol. TCP and UDP protocols. The roles of transport and applications layers. Network applications. 


</TD>
</TR>
</TABLE>
&nbsp;
</CENTER>
</FORM>
</BODY>
</HTML>
