.include "macros.inc"

.section .text, "ax"  # 0x8000C860 - 0x804064E0

.global TRKDispatchMessage
TRKDispatchMessage:
/* 80401CDC 003F7A5C  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80401CE0 003F7A60  7C 08 02 A6 */	mflr r0
/* 80401CE4 003F7A64  38 80 00 00 */	li r4, 0
/* 80401CE8 003F7A68  90 01 00 14 */	stw r0, 0x14(r1)
/* 80401CEC 003F7A6C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80401CF0 003F7A70  3B E0 05 00 */	li r31, 0x500
/* 80401CF4 003F7A74  93 C1 00 08 */	stw r30, 8(r1)
/* 80401CF8 003F7A78  7C 7E 1B 78 */	mr r30, r3
/* 80401CFC 003F7A7C  4B FF FB 6D */	bl TRKSetBufferPosition
/* 80401D00 003F7A80  88 1E 00 14 */	lbz r0, 0x14(r30)
/* 80401D04 003F7A84  28 00 00 1A */	cmplwi r0, 0x1a
/* 80401D08 003F7A88  41 81 00 F8 */	bgt lbl_80401E00
/* 80401D0C 003F7A8C  3C 60 80 49 */	lis r3, lbl_804946F8@ha
/* 80401D10 003F7A90  54 00 10 3A */	slwi r0, r0, 2
/* 80401D14 003F7A94  38 63 46 F8 */	addi r3, r3, lbl_804946F8@l
/* 80401D18 003F7A98  7C 03 00 2E */	lwzx r0, r3, r0
/* 80401D1C 003F7A9C  7C 09 03 A6 */	mtctr r0
/* 80401D20 003F7AA0  4E 80 04 20 */	bctr 
/* 80401D24 003F7AA4  7F C3 F3 78 */	mr r3, r30
/* 80401D28 003F7AA8  48 00 11 35 */	bl TRKDoConnect
/* 80401D2C 003F7AAC  7C 7F 1B 78 */	mr r31, r3
/* 80401D30 003F7AB0  48 00 00 D0 */	b lbl_80401E00
/* 80401D34 003F7AB4  7F C3 F3 78 */	mr r3, r30
/* 80401D38 003F7AB8  48 00 10 89 */	bl TRKDoDisconnect
/* 80401D3C 003F7ABC  7C 7F 1B 78 */	mr r31, r3
/* 80401D40 003F7AC0  48 00 00 C0 */	b lbl_80401E00
/* 80401D44 003F7AC4  7F C3 F3 78 */	mr r3, r30
/* 80401D48 003F7AC8  48 00 0F FD */	bl TRKDoReset
/* 80401D4C 003F7ACC  7C 7F 1B 78 */	mr r31, r3
/* 80401D50 003F7AD0  48 00 00 B0 */	b lbl_80401E00
/* 80401D54 003F7AD4  7F C3 F3 78 */	mr r3, r30
/* 80401D58 003F7AD8  48 00 0F 71 */	bl TRKDoOverride
/* 80401D5C 003F7ADC  7C 7F 1B 78 */	mr r31, r3
/* 80401D60 003F7AE0  48 00 00 A0 */	b lbl_80401E00
/* 80401D64 003F7AE4  7F C3 F3 78 */	mr r3, r30
/* 80401D68 003F7AE8  48 00 0F 59 */	bl TRKDoVersions
/* 80401D6C 003F7AEC  7C 7F 1B 78 */	mr r31, r3
/* 80401D70 003F7AF0  48 00 00 90 */	b lbl_80401E00
/* 80401D74 003F7AF4  7F C3 F3 78 */	mr r3, r30
/* 80401D78 003F7AF8  48 00 0F 41 */	bl TRKDoSupportMask
/* 80401D7C 003F7AFC  7C 7F 1B 78 */	mr r31, r3
/* 80401D80 003F7B00  48 00 00 80 */	b lbl_80401E00
/* 80401D84 003F7B04  7F C3 F3 78 */	mr r3, r30
/* 80401D88 003F7B08  48 00 0C E9 */	bl TRKDoReadMemory
/* 80401D8C 003F7B0C  7C 7F 1B 78 */	mr r31, r3
/* 80401D90 003F7B10  48 00 00 70 */	b lbl_80401E00
/* 80401D94 003F7B14  7F C3 F3 78 */	mr r3, r30
/* 80401D98 003F7B18  48 00 0A BD */	bl TRKDoWriteMemory
/* 80401D9C 003F7B1C  7C 7F 1B 78 */	mr r31, r3
/* 80401DA0 003F7B20  48 00 00 60 */	b lbl_80401E00
/* 80401DA4 003F7B24  7F C3 F3 78 */	mr r3, r30
/* 80401DA8 003F7B28  48 00 08 89 */	bl TRKDoReadRegisters
/* 80401DAC 003F7B2C  7C 7F 1B 78 */	mr r31, r3
/* 80401DB0 003F7B30  48 00 00 50 */	b lbl_80401E00
/* 80401DB4 003F7B34  7F C3 F3 78 */	mr r3, r30
/* 80401DB8 003F7B38  48 00 05 BD */	bl TRKDoWriteRegisters
/* 80401DBC 003F7B3C  7C 7F 1B 78 */	mr r31, r3
/* 80401DC0 003F7B40  48 00 00 40 */	b lbl_80401E00
/* 80401DC4 003F7B44  7F C3 F3 78 */	mr r3, r30
/* 80401DC8 003F7B48  48 00 04 C9 */	bl TRKDoContinue
/* 80401DCC 003F7B4C  7C 7F 1B 78 */	mr r31, r3
/* 80401DD0 003F7B50  48 00 00 30 */	b lbl_80401E00
/* 80401DD4 003F7B54  7F C3 F3 78 */	mr r3, r30
/* 80401DD8 003F7B58  48 00 01 E5 */	bl TRKDoStep
/* 80401DDC 003F7B5C  7C 7F 1B 78 */	mr r31, r3
/* 80401DE0 003F7B60  48 00 00 20 */	b lbl_80401E00
/* 80401DE4 003F7B64  7F C3 F3 78 */	mr r3, r30
/* 80401DE8 003F7B68  48 00 01 09 */	bl TRKDoStop
/* 80401DEC 003F7B6C  7C 7F 1B 78 */	mr r31, r3
/* 80401DF0 003F7B70  48 00 00 10 */	b lbl_80401E00
/* 80401DF4 003F7B74  7F C3 F3 78 */	mr r3, r30
/* 80401DF8 003F7B78  48 00 00 2D */	bl TRKDoSetOption
/* 80401DFC 003F7B7C  7C 7F 1B 78 */	mr r31, r3
lbl_80401E00:
/* 80401E00 003F7B80  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80401E04 003F7B84  7F E3 FB 78 */	mr r3, r31
/* 80401E08 003F7B88  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80401E0C 003F7B8C  83 C1 00 08 */	lwz r30, 8(r1)
/* 80401E10 003F7B90  7C 08 03 A6 */	mtlr r0
/* 80401E14 003F7B94  38 21 00 10 */	addi r1, r1, 0x10
/* 80401E18 003F7B98  4E 80 00 20 */	blr 

.global TRKInitializeDispatcher
TRKInitializeDispatcher:
/* 80401E1C 003F7B9C  38 60 00 00 */	li r3, 0
/* 80401E20 003F7BA0  4E 80 00 20 */	blr 

