Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Nov 17 18:40:12 2023
| Host         : DESKTOP-LITJ59L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lcd_2_0_timing_summary_routed.rpt -pb lcd_2_0_timing_summary_routed.pb -rpx lcd_2_0_timing_summary_routed.rpx -warn_on_violation
| Design       : lcd_2_0
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  49          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (49)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (105)
5. checking no_input_delay (13)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (49)
-------------------------
 There are 49 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (105)
--------------------------------------------------
 There are 105 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  121          inf        0.000                      0                  121           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           121 Endpoints
Min Delay           121 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.637ns  (logic 5.136ns (48.281%)  route 5.501ns (51.719%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    LCD_E_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  LCD_E_OBUF_BUFG_inst/O
                         net (fo=50, routed)          3.186     7.098    LCD_E_OBUF_BUFG
    A6                   OBUF (Prop_obuf_I_O)         3.540    10.637 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    10.637    LCD_E
    A6                                                                r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_RS_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.325ns  (logic 4.171ns (56.950%)  route 3.153ns (43.050%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDCE                         0.000     0.000 r  LCD_RS_reg/C
    SLICE_X84Y137        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  LCD_RS_reg/Q
                         net (fo=1, routed)           3.153     3.631    LCD_RS_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.693     7.325 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     7.325    LCD_RS
    G6                                                                r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.170ns  (logic 4.047ns (56.441%)  route 3.123ns (43.559%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDCE                         0.000     0.000 r  LCD_DATA_reg[5]/C
    SLICE_X84Y137        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  LCD_DATA_reg[5]/Q
                         net (fo=1, routed)           3.123     3.641    LCD_DATA_OBUF[5]
    C5                   OBUF (Prop_obuf_I_O)         3.529     7.170 r  LCD_DATA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.170    LCD_DATA[5]
    C5                                                                r  LCD_DATA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            LCD_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.924ns  (logic 4.079ns (58.908%)  route 2.845ns (41.092%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDPE                         0.000     0.000 r  LCD_DATA_reg[0]/C
    SLICE_X84Y134        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  LCD_DATA_reg[0]/Q
                         net (fo=1, routed)           2.845     3.363    LCD_DATA_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         3.561     6.924 r  LCD_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.924    LCD_DATA[0]
    A4                                                                r  LCD_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.893ns  (logic 4.083ns (59.234%)  route 2.810ns (40.766%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDCE                         0.000     0.000 r  LCD_DATA_reg[4]/C
    SLICE_X84Y137        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  LCD_DATA_reg[4]/Q
                         net (fo=1, routed)           2.810     3.328    LCD_DATA_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.565     6.893 r  LCD_DATA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.893    LCD_DATA[4]
    A2                                                                r  LCD_DATA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[8]
                            (input port)
  Destination:            LCD_DATA_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.818ns  (logic 1.849ns (27.122%)  route 4.969ns (72.878%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N8                                                0.000     0.000 f  number_btn[8] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[8]
    N8                   IBUF (Prop_ibuf_I_O)         1.477     1.477 f  number_btn_IBUF[8]_inst/O
                         net (fo=6, routed)           2.421     3.898    number_btn_IBUF[8]
    SLICE_X85Y132        LUT4 (Prop_lut4_I1_O)        0.124     4.022 f  LCD_RS_i_7/O
                         net (fo=1, routed)           1.241     5.263    LCD_RS_i_7_n_0
    SLICE_X85Y133        LUT6 (Prop_lut6_I0_O)        0.124     5.387 r  LCD_RS_i_3/O
                         net (fo=1, routed)           0.811     6.198    LCD_RS_i_3_n_0
    SLICE_X84Y134        LUT6 (Prop_lut6_I0_O)        0.124     6.322 r  LCD_RS_i_1/O
                         net (fo=7, routed)           0.496     6.818    LCD_RS_i_1_n_0
    SLICE_X84Y137        FDCE                                         r  LCD_DATA_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[8]
                            (input port)
  Destination:            LCD_DATA_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.818ns  (logic 1.849ns (27.122%)  route 4.969ns (72.878%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N8                                                0.000     0.000 f  number_btn[8] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[8]
    N8                   IBUF (Prop_ibuf_I_O)         1.477     1.477 f  number_btn_IBUF[8]_inst/O
                         net (fo=6, routed)           2.421     3.898    number_btn_IBUF[8]
    SLICE_X85Y132        LUT4 (Prop_lut4_I1_O)        0.124     4.022 f  LCD_RS_i_7/O
                         net (fo=1, routed)           1.241     5.263    LCD_RS_i_7_n_0
    SLICE_X85Y133        LUT6 (Prop_lut6_I0_O)        0.124     5.387 r  LCD_RS_i_3/O
                         net (fo=1, routed)           0.811     6.198    LCD_RS_i_3_n_0
    SLICE_X84Y134        LUT6 (Prop_lut6_I0_O)        0.124     6.322 r  LCD_RS_i_1/O
                         net (fo=7, routed)           0.496     6.818    LCD_RS_i_1_n_0
    SLICE_X84Y137        FDCE                                         r  LCD_DATA_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[8]
                            (input port)
  Destination:            LCD_DATA_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.818ns  (logic 1.849ns (27.122%)  route 4.969ns (72.878%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N8                                                0.000     0.000 f  number_btn[8] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[8]
    N8                   IBUF (Prop_ibuf_I_O)         1.477     1.477 f  number_btn_IBUF[8]_inst/O
                         net (fo=6, routed)           2.421     3.898    number_btn_IBUF[8]
    SLICE_X85Y132        LUT4 (Prop_lut4_I1_O)        0.124     4.022 f  LCD_RS_i_7/O
                         net (fo=1, routed)           1.241     5.263    LCD_RS_i_7_n_0
    SLICE_X85Y133        LUT6 (Prop_lut6_I0_O)        0.124     5.387 r  LCD_RS_i_3/O
                         net (fo=1, routed)           0.811     6.198    LCD_RS_i_3_n_0
    SLICE_X84Y134        LUT6 (Prop_lut6_I0_O)        0.124     6.322 r  LCD_RS_i_1/O
                         net (fo=7, routed)           0.496     6.818    LCD_RS_i_1_n_0
    SLICE_X84Y137        FDCE                                         r  LCD_DATA_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[8]
                            (input port)
  Destination:            LCD_RS_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.818ns  (logic 1.849ns (27.122%)  route 4.969ns (72.878%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N8                                                0.000     0.000 f  number_btn[8] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[8]
    N8                   IBUF (Prop_ibuf_I_O)         1.477     1.477 f  number_btn_IBUF[8]_inst/O
                         net (fo=6, routed)           2.421     3.898    number_btn_IBUF[8]
    SLICE_X85Y132        LUT4 (Prop_lut4_I1_O)        0.124     4.022 f  LCD_RS_i_7/O
                         net (fo=1, routed)           1.241     5.263    LCD_RS_i_7_n_0
    SLICE_X85Y133        LUT6 (Prop_lut6_I0_O)        0.124     5.387 r  LCD_RS_i_3/O
                         net (fo=1, routed)           0.811     6.198    LCD_RS_i_3_n_0
    SLICE_X84Y134        LUT6 (Prop_lut6_I0_O)        0.124     6.322 r  LCD_RS_i_1/O
                         net (fo=7, routed)           0.496     6.818    LCD_RS_i_1_n_0
    SLICE_X84Y137        FDCE                                         r  LCD_RS_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.787ns  (logic 4.086ns (60.198%)  route 2.701ns (39.802%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y133        FDCE                         0.000     0.000 r  LCD_DATA_reg[1]/C
    SLICE_X84Y133        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  LCD_DATA_reg[1]/Q
                         net (fo=1, routed)           2.701     3.219    LCD_DATA_OBUF[1]
    B2                   OBUF (Prop_obuf_I_O)         3.568     6.787 r  LCD_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.787    LCD_DATA[1]
    B2                                                                r  LCD_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.186ns (71.549%)  route 0.074ns (28.451%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y133        FDCE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X82Y133        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[3]/Q
                         net (fo=10, routed)          0.074     0.215    cnt_reg_n_0_[3]
    SLICE_X83Y133        LUT6 (Prop_lut6_I3_O)        0.045     0.260 r  cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.260    cnt[6]
    SLICE_X83Y133        FDCE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y134        FDCE                         0.000     0.000 r  O1/btn_reg_reg[0]/C
    SLICE_X85Y134        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[0]/Q
                         net (fo=1, routed)           0.053     0.181    O1/btn_reg[0]
    SLICE_X85Y134        LUT2 (Prop_lut2_I1_O)        0.099     0.280 r  O1/btn_trig[0]_i_1/O
                         net (fo=1, routed)           0.000     0.280    O1/btn_trig[0]_i_1_n_0
    SLICE_X85Y134        FDCE                                         r  O1/btn_trig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y131        FDCE                         0.000     0.000 r  O1/btn_reg_reg[6]/C
    SLICE_X85Y131        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[6]/Q
                         net (fo=1, routed)           0.054     0.182    O1/btn_reg[6]
    SLICE_X85Y131        LUT2 (Prop_lut2_I1_O)        0.099     0.281 r  O1/btn_trig[6]_i_1/O
                         net (fo=1, routed)           0.000     0.281    O1/btn_trig[6]_i_1_n_0
    SLICE_X85Y131        FDCE                                         r  O1/btn_trig_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y131        FDCE                         0.000     0.000 r  O1/btn_reg_reg[10]/C
    SLICE_X84Y131        FDCE (Prop_fdce_C_Q)         0.148     0.148 f  O1/btn_reg_reg[10]/Q
                         net (fo=1, routed)           0.059     0.207    O1/btn_reg[10]
    SLICE_X84Y131        LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  O1/btn_trig[10]_i_1/O
                         net (fo=1, routed)           0.000     0.305    O1/btn_trig[10]_i_1_n_0
    SLICE_X84Y131        FDCE                                         r  O1/btn_trig_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y132        FDCE                         0.000     0.000 r  O1/btn_reg_reg[9]/C
    SLICE_X85Y132        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[9]/Q
                         net (fo=1, routed)           0.086     0.214    O1/btn_reg[9]
    SLICE_X85Y132        LUT2 (Prop_lut2_I1_O)        0.098     0.312 r  O1/btn_trig[9]_i_1/O
                         net (fo=1, routed)           0.000     0.312    O1/btn_trig[9]_i_1_n_0
    SLICE_X85Y132        FDCE                                         r  O1/btn_trig_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.667%)  route 0.154ns (45.333%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y133        FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X83Y133        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[0]/Q
                         net (fo=10, routed)          0.154     0.295    cnt_reg_n_0_[0]
    SLICE_X82Y133        LUT5 (Prop_lut5_I4_O)        0.045     0.340 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.340    cnt[1]
    SLICE_X82Y133        FDCE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.507%)  route 0.155ns (45.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y133        FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X83Y133        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[0]/Q
                         net (fo=10, routed)          0.155     0.296    cnt_reg_n_0_[0]
    SLICE_X82Y133        LUT6 (Prop_lut6_I4_O)        0.045     0.341 r  cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.341    cnt[3]
    SLICE_X82Y133        FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y134        FDCE                         0.000     0.000 r  O1/btn_reg_reg[1]/C
    SLICE_X83Y134        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  O1/btn_reg_reg[1]/Q
                         net (fo=1, routed)           0.158     0.299    O1/btn_reg[1]
    SLICE_X83Y134        LUT2 (Prop_lut2_I1_O)        0.045     0.344 r  O1/btn_trig[1]_i_1/O
                         net (fo=1, routed)           0.000     0.344    O1/btn_trig[1]_i_1_n_0
    SLICE_X83Y134        FDCE                                         r  O1/btn_trig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y132        FDCE                         0.000     0.000 r  O1/btn_reg_reg[4]/C
    SLICE_X85Y132        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  O1/btn_reg_reg[4]/Q
                         net (fo=1, routed)           0.158     0.299    O1/btn_reg[4]
    SLICE_X85Y132        LUT2 (Prop_lut2_I1_O)        0.045     0.344 r  O1/btn_trig[4]_i_1/O
                         net (fo=1, routed)           0.000     0.344    O1/btn_trig[4]_i_1_n_0
    SLICE_X85Y132        FDCE                                         r  O1/btn_trig_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDCE                         0.000     0.000 r  O1/btn_reg_reg[5]/C
    SLICE_X85Y133        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  O1/btn_reg_reg[5]/Q
                         net (fo=1, routed)           0.158     0.299    O1/btn_reg[5]
    SLICE_X85Y133        LUT2 (Prop_lut2_I1_O)        0.045     0.344 r  O1/btn_trig[5]_i_1/O
                         net (fo=1, routed)           0.000     0.344    O1/btn_trig[5]_i_1_n_0
    SLICE_X85Y133        FDCE                                         r  O1/btn_trig_reg[5]/D
  -------------------------------------------------------------------    -------------------





