// Seed: 1720634267
module module_0 (
    input supply1 id_0,
    output wand id_1
);
  wire id_3;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    output tri1 id_2,
    input tri id_3,
    input wor id_4
    , id_23,
    input tri1 id_5,
    input tri0 id_6,
    input supply1 id_7,
    output tri0 id_8,
    output uwire id_9,
    input wire id_10,
    output tri1 id_11,
    input wire id_12,
    input logic id_13,
    input wire id_14,
    input supply1 id_15,
    input tri0 id_16,
    input uwire id_17,
    output logic id_18,
    input tri1 id_19,
    input wand id_20,
    output supply1 id_21
);
  wire id_24;
  assign id_1 = id_20;
  id_25(
      .id_0(~'d0), .id_1(1)
  ); module_0(
      id_20, id_9
  );
  wire id_26;
  always begin
    id_18 <= (id_13);
  end
endmodule
