/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [2:0] _01_;
  wire [3:0] _02_;
  reg [3:0] _03_;
  reg [8:0] _04_;
  reg [17:0] _05_;
  wire [4:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [17:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [22:0] celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire [25:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_16z;
  wire [5:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~((celloutsig_1_6z | in_data[162]) & (celloutsig_1_6z | celloutsig_1_4z[1]));
  assign celloutsig_1_6z = ~((celloutsig_1_1z | celloutsig_1_5z) & (celloutsig_1_1z | celloutsig_1_4z[3]));
  assign celloutsig_0_4z = celloutsig_0_0z[2] ^ _00_;
  reg [3:0] _09_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _09_ <= 4'h0;
    else _09_ <= { in_data[67], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign { _02_[3], _00_, _02_[1:0] } = _09_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 3'h0;
    else _01_ <= { in_data[105:104], celloutsig_1_3z };
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 4'h0;
    else _03_ <= { in_data[15:13], celloutsig_0_2z };
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 9'h000;
    else _04_ <= in_data[69:61];
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _05_ <= 18'h00000;
    else _05_ <= { _04_, _04_ };
  assign celloutsig_1_8z = { in_data[140:133], celloutsig_1_0z, celloutsig_1_1z } / { 1'h1, in_data[158:151], celloutsig_1_2z };
  assign celloutsig_1_19z = celloutsig_1_16z[5:1] / { 1'h1, celloutsig_1_18z[2], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_11z = { _04_[5:4], celloutsig_0_4z } / { 1'h1, _03_[2], celloutsig_0_2z };
  assign celloutsig_0_15z = celloutsig_0_14z == celloutsig_0_7z[13:8];
  assign celloutsig_0_2z = { in_data[15:12], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } == in_data[25:15];
  assign celloutsig_0_21z = _04_[6:2] == celloutsig_0_7z[9:5];
  assign celloutsig_1_9z = in_data[187:169] === { celloutsig_1_8z[9:4], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_1_2z = in_data[154:152] === in_data[104:102];
  assign celloutsig_0_1z = { in_data[27:26], celloutsig_0_0z } >= in_data[43:37];
  assign celloutsig_0_20z = { celloutsig_0_18z[16:14], celloutsig_0_12z } >= { _05_[14:12], celloutsig_0_15z };
  assign celloutsig_1_1z = in_data[119:114] >= { in_data[171:167], celloutsig_1_0z };
  assign celloutsig_1_11z = ! { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_5z = ! { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_9z = { celloutsig_0_0z[4:1], _03_ } < { _05_[8:2], celloutsig_0_1z };
  assign celloutsig_1_18z = { celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_1z } % { 1'h1, _01_, celloutsig_1_2z, in_data[96] };
  assign celloutsig_0_7z = in_data[62:37] % { 1'h1, in_data[79:59], _02_[3], _00_, _02_[1:0] };
  assign celloutsig_0_18z = { _05_[16:0], celloutsig_0_15z } % { 1'h1, _05_[13:0], celloutsig_0_11z };
  assign celloutsig_0_12z = celloutsig_0_0z[4:1] != { _03_[2], celloutsig_0_11z };
  assign celloutsig_1_0z = in_data[186:176] != in_data[111:101];
  assign celloutsig_1_16z = { in_data[120:115], celloutsig_1_11z } | { celloutsig_1_8z[2:0], celloutsig_1_4z };
  assign celloutsig_0_14z = { in_data[72:69], celloutsig_0_4z, celloutsig_0_12z } | { _05_[5:1], celloutsig_0_12z };
  assign celloutsig_0_22z = { celloutsig_0_18z, celloutsig_0_0z } | { _05_[16:7], celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_14z };
  assign celloutsig_0_0z = in_data[70:66] << in_data[59:55];
  assign celloutsig_1_4z = { in_data[148:146], celloutsig_1_2z } << { in_data[186:185], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_3z = ~((celloutsig_1_2z & in_data[115]) | celloutsig_1_0z);
  assign _02_[2] = _00_;
  assign { out_data[133:128], out_data[100:96], out_data[32], out_data[22:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
