Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2025.1.0.39.0

Tue Sep  9 21:53:17 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2025 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab2_AIPrototype2_impl_1.twr lab2_AIPrototype2_impl_1.udb -gui -msgset C:/Users/chris/OneDrive/Desktop/Wu-E155-Lab2/e155-lab2/lab2_AIPrototype2/promote.xml

-----------------------------------------------
Design:          timemux_sevenSegmentDisplay
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 67.4033%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
input_b[0]                              |                     input
input_b[1]                              |                     input
input_b[2]                              |                     input
input_b[3]                              |                     input
input_a[0]                              |                     input
input_a[1]                              |                     input
input_a[2]                              |                     input
input_a[3]                              |                     input
enable_b                                |                    output
enable_a                                |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        17
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
mux_select/D                             |    7.721 ns 
{counter_20__i17/SR   counter_20__i18/SR}|    9.030 ns 
{counter_20__i7/SR   counter_20__i8/SR}  |    9.030 ns 
{counter_20__i3/SR   counter_20__i4/SR}  |    9.030 ns 
{counter_20__i5/SR   counter_20__i6/SR}  |    9.030 ns 
{counter_20__i9/SR   counter_20__i10/SR} |    9.030 ns 
{counter_20__i11/SR   counter_20__i12/SR}|    9.030 ns 
{counter_20__i13/SR   counter_20__i14/SR}|    9.030 ns 
{counter_20__i15/SR   counter_20__i16/SR}|    9.030 ns 
{counter_20__i19/SR   counter_20__i20/SR}|    9.030 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : counter_20__i1/Q  (SLICE_R9C6B)
Path End         : mux_select/D  (SLICE_R11C2A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 71.2% (route), 28.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.721 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  13      
int_osc                                                      NET DELAY           5.499                  5.499  13      
{counter_20__i1/CK   counter_20__i2/CK}                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_20__i1/CK->counter_20__i1/Q       SLICE_R9C6B        CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter[1]                                                   NET DELAY           2.736                  9.623  2       
i9_4_lut/D->i9_4_lut/Z                    SLICE_R10C8A       A0_TO_F0_DELAY      0.449                 10.072  1       
n23                                                          NET DELAY           2.551                 12.623  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R10C7B       A0_TO_F0_DELAY      0.476                 13.099  1       
n9                                                           NET DELAY           0.304                 13.403  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R10C7B       C1_TO_F1_DELAY      0.476                 13.879  1       
n7                                                           NET DELAY           0.304                 14.183  1       
i4_4_lut/A->i4_4_lut/Z                    SLICE_R10C7C       C0_TO_F0_DELAY      0.449                 14.632  12      
n239                                                         NET DELAY           3.305                 17.937  12      
i1_2_lut/B->i1_2_lut/Z                    SLICE_R11C2A       D1_TO_F1_DELAY      0.476                 18.413  1       
n233                                                         NET DELAY           0.000                 18.413  1       
mux_select/D                                                 ENDPOINT            0.000                 18.413  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  13      
int_osc                                                      NET DELAY           5.499                 26.332  13      
mux_select/CK                                                CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(18.412)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.721  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_20__i1/Q  (SLICE_R9C6B)
Path End         : {counter_20__i17/SR   counter_20__i18/SR}  (SLICE_R9C8B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 71.3% (route), 28.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.030 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  13      
int_osc                                                      NET DELAY           5.499                  5.499  13      
{counter_20__i1/CK   counter_20__i2/CK}                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_20__i1/CK->counter_20__i1/Q       SLICE_R9C6B        CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter[1]                                                   NET DELAY           2.736                  9.623  2       
i9_4_lut/D->i9_4_lut/Z                    SLICE_R10C8A       A0_TO_F0_DELAY      0.449                 10.072  1       
n23                                                          NET DELAY           2.551                 12.623  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R10C7B       A0_TO_F0_DELAY      0.476                 13.099  1       
n9                                                           NET DELAY           0.304                 13.403  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R10C7B       C1_TO_F1_DELAY      0.476                 13.879  1       
n7                                                           NET DELAY           0.304                 14.183  1       
i4_4_lut/A->i4_4_lut/Z                    SLICE_R10C7C       C0_TO_F0_DELAY      0.449                 14.632  12      
n239                                                         NET DELAY           2.141                 16.773  12      
{counter_20__i17/SR   counter_20__i18/SR}
                                                             ENDPOINT            0.000                 16.773  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  13      
int_osc                                                      NET DELAY           5.499                 26.332  13      
{counter_20__i17/CK   counter_20__i18/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(16.772)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    9.030  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_20__i1/Q  (SLICE_R9C6B)
Path End         : {counter_20__i7/SR   counter_20__i8/SR}  (SLICE_R9C7A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 71.3% (route), 28.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.030 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  13      
int_osc                                                      NET DELAY           5.499                  5.499  13      
{counter_20__i1/CK   counter_20__i2/CK}                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_20__i1/CK->counter_20__i1/Q       SLICE_R9C6B        CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter[1]                                                   NET DELAY           2.736                  9.623  2       
i9_4_lut/D->i9_4_lut/Z                    SLICE_R10C8A       A0_TO_F0_DELAY      0.449                 10.072  1       
n23                                                          NET DELAY           2.551                 12.623  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R10C7B       A0_TO_F0_DELAY      0.476                 13.099  1       
n9                                                           NET DELAY           0.304                 13.403  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R10C7B       C1_TO_F1_DELAY      0.476                 13.879  1       
n7                                                           NET DELAY           0.304                 14.183  1       
i4_4_lut/A->i4_4_lut/Z                    SLICE_R10C7C       C0_TO_F0_DELAY      0.449                 14.632  12      
n239                                                         NET DELAY           2.141                 16.773  12      
{counter_20__i7/SR   counter_20__i8/SR}                      ENDPOINT            0.000                 16.773  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  13      
int_osc                                                      NET DELAY           5.499                 26.332  13      
{counter_20__i7/CK   counter_20__i8/CK}                      CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(16.772)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    9.030  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_20__i1/Q  (SLICE_R9C6B)
Path End         : {counter_20__i3/SR   counter_20__i4/SR}  (SLICE_R9C6C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 71.3% (route), 28.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.030 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  13      
int_osc                                                      NET DELAY           5.499                  5.499  13      
{counter_20__i1/CK   counter_20__i2/CK}                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_20__i1/CK->counter_20__i1/Q       SLICE_R9C6B        CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter[1]                                                   NET DELAY           2.736                  9.623  2       
i9_4_lut/D->i9_4_lut/Z                    SLICE_R10C8A       A0_TO_F0_DELAY      0.449                 10.072  1       
n23                                                          NET DELAY           2.551                 12.623  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R10C7B       A0_TO_F0_DELAY      0.476                 13.099  1       
n9                                                           NET DELAY           0.304                 13.403  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R10C7B       C1_TO_F1_DELAY      0.476                 13.879  1       
n7                                                           NET DELAY           0.304                 14.183  1       
i4_4_lut/A->i4_4_lut/Z                    SLICE_R10C7C       C0_TO_F0_DELAY      0.449                 14.632  12      
n239                                                         NET DELAY           2.141                 16.773  12      
{counter_20__i3/SR   counter_20__i4/SR}                      ENDPOINT            0.000                 16.773  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  13      
int_osc                                                      NET DELAY           5.499                 26.332  13      
{counter_20__i3/CK   counter_20__i4/CK}                      CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(16.772)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    9.030  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_20__i1/Q  (SLICE_R9C6B)
Path End         : {counter_20__i5/SR   counter_20__i6/SR}  (SLICE_R9C6D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 71.3% (route), 28.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.030 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  13      
int_osc                                                      NET DELAY           5.499                  5.499  13      
{counter_20__i1/CK   counter_20__i2/CK}                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_20__i1/CK->counter_20__i1/Q       SLICE_R9C6B        CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter[1]                                                   NET DELAY           2.736                  9.623  2       
i9_4_lut/D->i9_4_lut/Z                    SLICE_R10C8A       A0_TO_F0_DELAY      0.449                 10.072  1       
n23                                                          NET DELAY           2.551                 12.623  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R10C7B       A0_TO_F0_DELAY      0.476                 13.099  1       
n9                                                           NET DELAY           0.304                 13.403  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R10C7B       C1_TO_F1_DELAY      0.476                 13.879  1       
n7                                                           NET DELAY           0.304                 14.183  1       
i4_4_lut/A->i4_4_lut/Z                    SLICE_R10C7C       C0_TO_F0_DELAY      0.449                 14.632  12      
n239                                                         NET DELAY           2.141                 16.773  12      
{counter_20__i5/SR   counter_20__i6/SR}                      ENDPOINT            0.000                 16.773  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  13      
int_osc                                                      NET DELAY           5.499                 26.332  13      
{counter_20__i5/CK   counter_20__i6/CK}                      CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(16.772)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    9.030  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_20__i1/Q  (SLICE_R9C6B)
Path End         : {counter_20__i9/SR   counter_20__i10/SR}  (SLICE_R9C7B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 71.3% (route), 28.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.030 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  13      
int_osc                                                      NET DELAY           5.499                  5.499  13      
{counter_20__i1/CK   counter_20__i2/CK}                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_20__i1/CK->counter_20__i1/Q       SLICE_R9C6B        CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter[1]                                                   NET DELAY           2.736                  9.623  2       
i9_4_lut/D->i9_4_lut/Z                    SLICE_R10C8A       A0_TO_F0_DELAY      0.449                 10.072  1       
n23                                                          NET DELAY           2.551                 12.623  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R10C7B       A0_TO_F0_DELAY      0.476                 13.099  1       
n9                                                           NET DELAY           0.304                 13.403  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R10C7B       C1_TO_F1_DELAY      0.476                 13.879  1       
n7                                                           NET DELAY           0.304                 14.183  1       
i4_4_lut/A->i4_4_lut/Z                    SLICE_R10C7C       C0_TO_F0_DELAY      0.449                 14.632  12      
n239                                                         NET DELAY           2.141                 16.773  12      
{counter_20__i9/SR   counter_20__i10/SR}                     ENDPOINT            0.000                 16.773  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  13      
int_osc                                                      NET DELAY           5.499                 26.332  13      
{counter_20__i9/CK   counter_20__i10/CK}                     CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(16.772)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    9.030  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_20__i1/Q  (SLICE_R9C6B)
Path End         : {counter_20__i11/SR   counter_20__i12/SR}  (SLICE_R9C7C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 71.3% (route), 28.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.030 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  13      
int_osc                                                      NET DELAY           5.499                  5.499  13      
{counter_20__i1/CK   counter_20__i2/CK}                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_20__i1/CK->counter_20__i1/Q       SLICE_R9C6B        CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter[1]                                                   NET DELAY           2.736                  9.623  2       
i9_4_lut/D->i9_4_lut/Z                    SLICE_R10C8A       A0_TO_F0_DELAY      0.449                 10.072  1       
n23                                                          NET DELAY           2.551                 12.623  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R10C7B       A0_TO_F0_DELAY      0.476                 13.099  1       
n9                                                           NET DELAY           0.304                 13.403  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R10C7B       C1_TO_F1_DELAY      0.476                 13.879  1       
n7                                                           NET DELAY           0.304                 14.183  1       
i4_4_lut/A->i4_4_lut/Z                    SLICE_R10C7C       C0_TO_F0_DELAY      0.449                 14.632  12      
n239                                                         NET DELAY           2.141                 16.773  12      
{counter_20__i11/SR   counter_20__i12/SR}
                                                             ENDPOINT            0.000                 16.773  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  13      
int_osc                                                      NET DELAY           5.499                 26.332  13      
{counter_20__i11/CK   counter_20__i12/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(16.772)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    9.030  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_20__i1/Q  (SLICE_R9C6B)
Path End         : {counter_20__i13/SR   counter_20__i14/SR}  (SLICE_R9C7D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 71.3% (route), 28.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.030 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  13      
int_osc                                                      NET DELAY           5.499                  5.499  13      
{counter_20__i1/CK   counter_20__i2/CK}                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_20__i1/CK->counter_20__i1/Q       SLICE_R9C6B        CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter[1]                                                   NET DELAY           2.736                  9.623  2       
i9_4_lut/D->i9_4_lut/Z                    SLICE_R10C8A       A0_TO_F0_DELAY      0.449                 10.072  1       
n23                                                          NET DELAY           2.551                 12.623  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R10C7B       A0_TO_F0_DELAY      0.476                 13.099  1       
n9                                                           NET DELAY           0.304                 13.403  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R10C7B       C1_TO_F1_DELAY      0.476                 13.879  1       
n7                                                           NET DELAY           0.304                 14.183  1       
i4_4_lut/A->i4_4_lut/Z                    SLICE_R10C7C       C0_TO_F0_DELAY      0.449                 14.632  12      
n239                                                         NET DELAY           2.141                 16.773  12      
{counter_20__i13/SR   counter_20__i14/SR}
                                                             ENDPOINT            0.000                 16.773  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  13      
int_osc                                                      NET DELAY           5.499                 26.332  13      
{counter_20__i13/CK   counter_20__i14/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(16.772)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    9.030  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_20__i1/Q  (SLICE_R9C6B)
Path End         : {counter_20__i15/SR   counter_20__i16/SR}  (SLICE_R9C8A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 71.3% (route), 28.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.030 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  13      
int_osc                                                      NET DELAY           5.499                  5.499  13      
{counter_20__i1/CK   counter_20__i2/CK}                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_20__i1/CK->counter_20__i1/Q       SLICE_R9C6B        CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter[1]                                                   NET DELAY           2.736                  9.623  2       
i9_4_lut/D->i9_4_lut/Z                    SLICE_R10C8A       A0_TO_F0_DELAY      0.449                 10.072  1       
n23                                                          NET DELAY           2.551                 12.623  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R10C7B       A0_TO_F0_DELAY      0.476                 13.099  1       
n9                                                           NET DELAY           0.304                 13.403  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R10C7B       C1_TO_F1_DELAY      0.476                 13.879  1       
n7                                                           NET DELAY           0.304                 14.183  1       
i4_4_lut/A->i4_4_lut/Z                    SLICE_R10C7C       C0_TO_F0_DELAY      0.449                 14.632  12      
n239                                                         NET DELAY           2.141                 16.773  12      
{counter_20__i15/SR   counter_20__i16/SR}
                                                             ENDPOINT            0.000                 16.773  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  13      
int_osc                                                      NET DELAY           5.499                 26.332  13      
{counter_20__i15/CK   counter_20__i16/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(16.772)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    9.030  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_20__i1/Q  (SLICE_R9C6B)
Path End         : {counter_20__i19/SR   counter_20__i20/SR}  (SLICE_R9C8C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 71.3% (route), 28.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.030 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  13      
int_osc                                                      NET DELAY           5.499                  5.499  13      
{counter_20__i1/CK   counter_20__i2/CK}                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_20__i1/CK->counter_20__i1/Q       SLICE_R9C6B        CLK_TO_Q0_DELAY     1.388                  6.887  2       
counter[1]                                                   NET DELAY           2.736                  9.623  2       
i9_4_lut/D->i9_4_lut/Z                    SLICE_R10C8A       A0_TO_F0_DELAY      0.449                 10.072  1       
n23                                                          NET DELAY           2.551                 12.623  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R10C7B       A0_TO_F0_DELAY      0.476                 13.099  1       
n9                                                           NET DELAY           0.304                 13.403  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R10C7B       C1_TO_F1_DELAY      0.476                 13.879  1       
n7                                                           NET DELAY           0.304                 14.183  1       
i4_4_lut/A->i4_4_lut/Z                    SLICE_R10C7C       C0_TO_F0_DELAY      0.449                 14.632  12      
n239                                                         NET DELAY           2.141                 16.773  12      
{counter_20__i19/SR   counter_20__i20/SR}
                                                             ENDPOINT            0.000                 16.773  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  13      
int_osc                                                      NET DELAY           5.499                 26.332  13      
{counter_20__i19/CK   counter_20__i20/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(16.772)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    9.030  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
counter_20__i9/D                         |    1.913 ns 
counter_20__i10/D                        |    1.913 ns 
counter_20__i11/D                        |    1.913 ns 
counter_20__i12/D                        |    1.913 ns 
counter_20__i13/D                        |    1.913 ns 
counter_20__i14/D                        |    1.913 ns 
counter_20__i15/D                        |    1.913 ns 
counter_20__i16/D                        |    1.913 ns 
counter_20__i19/D                        |    1.913 ns 
counter_20__i20/D                        |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : counter_20__i9/Q  (SLICE_R9C7B)
Path End         : counter_20__i9/D  (SLICE_R9C7B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
int_osc                                                      NET DELAY        3.084                  3.084  14      
{counter_20__i9/CK   counter_20__i10/CK}                     CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_20__i9/CK->counter_20__i9/Q       SLICE_R9C7B        CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter[9]                                                   NET DELAY        0.882                  4.745  2       
counter_20_add_4_11/C0->counter_20_add_4_11/S0
                                          SLICE_R9C7B        C0_TO_F0_DELAY   0.252                  4.997  1       
n89[9]                                                       NET DELAY        0.000                  4.997  1       
counter_20__i9/D                                             ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
int_osc                                                      NET DELAY        3.084                  3.084  14      
{counter_20__i9/CK   counter_20__i10/CK}                     CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_20__i10/Q  (SLICE_R9C7B)
Path End         : counter_20__i10/D  (SLICE_R9C7B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
int_osc                                                      NET DELAY        3.084                  3.084  14      
{counter_20__i9/CK   counter_20__i10/CK}                     CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_20__i10/CK->counter_20__i10/Q     SLICE_R9C7B        CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter[10]                                                  NET DELAY        0.882                  4.745  2       
counter_20_add_4_11/C1->counter_20_add_4_11/S1
                                          SLICE_R9C7B        C1_TO_F1_DELAY   0.252                  4.997  1       
n89[10]                                                      NET DELAY        0.000                  4.997  1       
counter_20__i10/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
int_osc                                                      NET DELAY        3.084                  3.084  14      
{counter_20__i9/CK   counter_20__i10/CK}                     CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_20__i11/Q  (SLICE_R9C7C)
Path End         : counter_20__i11/D  (SLICE_R9C7C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
int_osc                                                      NET DELAY        3.084                  3.084  14      
{counter_20__i11/CK   counter_20__i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_20__i11/CK->counter_20__i11/Q     SLICE_R9C7C        CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter[11]                                                  NET DELAY        0.882                  4.745  2       
counter_20_add_4_13/C0->counter_20_add_4_13/S0
                                          SLICE_R9C7C        C0_TO_F0_DELAY   0.252                  4.997  1       
n89[11]                                                      NET DELAY        0.000                  4.997  1       
counter_20__i11/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
int_osc                                                      NET DELAY        3.084                  3.084  14      
{counter_20__i11/CK   counter_20__i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_20__i12/Q  (SLICE_R9C7C)
Path End         : counter_20__i12/D  (SLICE_R9C7C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
int_osc                                                      NET DELAY        3.084                  3.084  14      
{counter_20__i11/CK   counter_20__i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_20__i12/CK->counter_20__i12/Q     SLICE_R9C7C        CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter[12]                                                  NET DELAY        0.882                  4.745  2       
counter_20_add_4_13/C1->counter_20_add_4_13/S1
                                          SLICE_R9C7C        C1_TO_F1_DELAY   0.252                  4.997  1       
n89[12]                                                      NET DELAY        0.000                  4.997  1       
counter_20__i12/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
int_osc                                                      NET DELAY        3.084                  3.084  14      
{counter_20__i11/CK   counter_20__i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_20__i13/Q  (SLICE_R9C7D)
Path End         : counter_20__i13/D  (SLICE_R9C7D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
int_osc                                                      NET DELAY        3.084                  3.084  14      
{counter_20__i13/CK   counter_20__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_20__i13/CK->counter_20__i13/Q     SLICE_R9C7D        CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter[13]                                                  NET DELAY        0.882                  4.745  2       
counter_20_add_4_15/C0->counter_20_add_4_15/S0
                                          SLICE_R9C7D        C0_TO_F0_DELAY   0.252                  4.997  1       
n89[13]                                                      NET DELAY        0.000                  4.997  1       
counter_20__i13/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
int_osc                                                      NET DELAY        3.084                  3.084  14      
{counter_20__i13/CK   counter_20__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_20__i14/Q  (SLICE_R9C7D)
Path End         : counter_20__i14/D  (SLICE_R9C7D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
int_osc                                                      NET DELAY        3.084                  3.084  14      
{counter_20__i13/CK   counter_20__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_20__i14/CK->counter_20__i14/Q     SLICE_R9C7D        CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter[14]                                                  NET DELAY        0.882                  4.745  2       
counter_20_add_4_15/C1->counter_20_add_4_15/S1
                                          SLICE_R9C7D        C1_TO_F1_DELAY   0.252                  4.997  1       
n89[14]                                                      NET DELAY        0.000                  4.997  1       
counter_20__i14/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
int_osc                                                      NET DELAY        3.084                  3.084  14      
{counter_20__i13/CK   counter_20__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_20__i15/Q  (SLICE_R9C8A)
Path End         : counter_20__i15/D  (SLICE_R9C8A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
int_osc                                                      NET DELAY        3.084                  3.084  14      
{counter_20__i15/CK   counter_20__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_20__i15/CK->counter_20__i15/Q     SLICE_R9C8A        CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter[15]                                                  NET DELAY        0.882                  4.745  2       
counter_20_add_4_17/C0->counter_20_add_4_17/S0
                                          SLICE_R9C8A        C0_TO_F0_DELAY   0.252                  4.997  1       
n89[15]                                                      NET DELAY        0.000                  4.997  1       
counter_20__i15/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
int_osc                                                      NET DELAY        3.084                  3.084  14      
{counter_20__i15/CK   counter_20__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_20__i16/Q  (SLICE_R9C8A)
Path End         : counter_20__i16/D  (SLICE_R9C8A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
int_osc                                                      NET DELAY        3.084                  3.084  14      
{counter_20__i15/CK   counter_20__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_20__i16/CK->counter_20__i16/Q     SLICE_R9C8A        CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter[16]                                                  NET DELAY        0.882                  4.745  2       
counter_20_add_4_17/C1->counter_20_add_4_17/S1
                                          SLICE_R9C8A        C1_TO_F1_DELAY   0.252                  4.997  1       
n89[16]                                                      NET DELAY        0.000                  4.997  1       
counter_20__i16/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
int_osc                                                      NET DELAY        3.084                  3.084  14      
{counter_20__i15/CK   counter_20__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_20__i19/Q  (SLICE_R9C8C)
Path End         : counter_20__i19/D  (SLICE_R9C8C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
int_osc                                                      NET DELAY        3.084                  3.084  14      
{counter_20__i19/CK   counter_20__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_20__i19/CK->counter_20__i19/Q     SLICE_R9C8C        CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter[19]                                                  NET DELAY        0.882                  4.745  2       
counter_20_add_4_21/C0->counter_20_add_4_21/S0
                                          SLICE_R9C8C        C0_TO_F0_DELAY   0.252                  4.997  1       
n89[19]                                                      NET DELAY        0.000                  4.997  1       
counter_20__i19/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
int_osc                                                      NET DELAY        3.084                  3.084  14      
{counter_20__i19/CK   counter_20__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_20__i20/Q  (SLICE_R9C8C)
Path End         : counter_20__i20/D  (SLICE_R9C8C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
int_osc                                                      NET DELAY        3.084                  3.084  14      
{counter_20__i19/CK   counter_20__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_20__i20/CK->counter_20__i20/Q     SLICE_R9C8C        CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter[20]                                                  NET DELAY        0.882                  4.745  2       
counter_20_add_4_21/C1->counter_20_add_4_21/S1
                                          SLICE_R9C8C        C1_TO_F1_DELAY   0.252                  4.997  1       
n89[20]                                                      NET DELAY        0.000                  4.997  1       
counter_20__i20/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
int_osc                                                      NET DELAY        3.084                  3.084  14      
{counter_20__i19/CK   counter_20__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



