## Logic Synthesis
### What is synthesis?
RTL to gate level transistion is called synthesis.
Or the converint design into gates and making connection between the gates.
The out put of the synthesis is called as gate levle Netlist.

<img width="595" alt="synthesis_1" src="https://github.com/user-attachments/assets/a6948943-6b02-4c0f-a606-b0e805f536a9">
