verilog xil_defaultlib --include "../../../../lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ipshared/ec67/hdl" --include "../../../../lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ipshared/5bb9/hdl/verilog" --include "../../../../lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ipshared/70fd/hdl" --include "../../../../lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ipshared/6180/hdl/verilog" --include "../../../../lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ipshared/a08d/hdl/verilog" --include "../../../../lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ipshared/0a8d/hdl/verilog" --include "../../../../lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ipshared/0000/hdl/verilog" --include "../../../../lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ipshared/ef07/hdl" \
"/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_3/project/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_processing_system7_0_0/lab2_simple_arm_processing_system7_0_0_sim_netlist.v" \
"/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_3/project/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_axi_gpio_0_0/lab2_simple_arm_axi_gpio_0_0_sim_netlist.v" \
"/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_3/project/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_rst_ps7_0_100M_0/lab2_simple_arm_rst_ps7_0_100M_0_sim_netlist.v" \
"/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_3/project/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_axi_gpio_0_1/lab2_simple_arm_axi_gpio_0_1_sim_netlist.v" \
"../../../bd/lab2_simple_arm/ipshared/7d2f/hdl/led_ip_v1_0_S_AXI.v" \
"../../../bd/lab2_simple_arm/ipshared/7d2f/hdl/led_ip_v1_0.v" \
"../../../bd/lab2_simple_arm/ip/lab2_simple_arm_led_ip_0_1/sim/lab2_simple_arm_led_ip_0_1.v" \
"../../../bd/lab2_simple_arm/ip/lab2_simple_arm_ila_0_0/sim/lab2_simple_arm_ila_0_0.v" \
"../../../bd/lab2_simple_arm/ip/lab2_simple_arm_system_ila_0/bd_0/ip/ip_0/sim/bd_4eb0_ila_lib_0.v" \
"../../../bd/lab2_simple_arm/ip/lab2_simple_arm_system_ila_0/bd_0/ip/ip_1/bd_4eb0_g_inst_0_gigantic_mux.v" \
"../../../bd/lab2_simple_arm/ip/lab2_simple_arm_system_ila_0/bd_0/ip/ip_1/sim/bd_4eb0_g_inst_0.v" \
"../../../bd/lab2_simple_arm/ip/lab2_simple_arm_system_ila_0/bd_0/ip/ip_2/sim/bd_4eb0_slot_0_aw_0.v" \
"../../../bd/lab2_simple_arm/ip/lab2_simple_arm_system_ila_0/bd_0/ip/ip_3/sim/bd_4eb0_slot_0_w_0.v" \
"../../../bd/lab2_simple_arm/ip/lab2_simple_arm_system_ila_0/bd_0/ip/ip_4/sim/bd_4eb0_slot_0_b_0.v" \
"../../../bd/lab2_simple_arm/ip/lab2_simple_arm_system_ila_0/bd_0/ip/ip_5/sim/bd_4eb0_slot_0_ar_0.v" \
"../../../bd/lab2_simple_arm/ip/lab2_simple_arm_system_ila_0/bd_0/ip/ip_6/sim/bd_4eb0_slot_0_r_0.v" \
"../../../bd/lab2_simple_arm/ip/lab2_simple_arm_system_ila_0/bd_0/sim/bd_4eb0.v" \
"../../../bd/lab2_simple_arm/ip/lab2_simple_arm_system_ila_0/sim/lab2_simple_arm_system_ila_0.v" \
"/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_3/project/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_c_addsub_0_0/lab2_simple_arm_c_addsub_0_0_sim_netlist.v" \
"../../../bd/lab2_simple_arm/ip/lab2_simple_arm_vio_0_0/sim/lab2_simple_arm_vio_0_0.v" \
"/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_3/project/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_xbar_0/lab2_simple_arm_xbar_0_sim_netlist.v" \
"/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_3/project/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_auto_pc_0/lab2_simple_arm_auto_pc_0_sim_netlist.v" \
"../../../bd/lab2_simple_arm/sim/lab2_simple_arm.v" \

verilog xil_defaultlib "glbl.v"

nosort
