

================================================================
== Vitis HLS Report for 'read_attn'
================================================================
* Date:           Wed Jul 31 17:01:09 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    17038|    17038|  0.170 ms|  0.170 ms|  17038|  17038|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                                        Loop Name                                       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- _ln322_for_each_q_patch_block__ln324_for_each_k_patch__ln326_for_each_q_patch_offset  |    17036|    17036|        10|          1|          1|  17028|       yes|
        +----------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.02>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%q_patch_offset = alloca i32 1"   --->   Operation 13 'alloca' 'q_patch_offset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%k_patch = alloca i32 1"   --->   Operation 14 'alloca' 'k_patch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%q_patch_block = alloca i32 1"   --->   Operation 16 'alloca' 'q_patch_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten19 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %attn_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout1, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_14, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%attn_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %attn" [Deit_cpp/src/attention.cpp:329]   --->   Operation 20 'read' 'attn_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln329 = trunc i64 %attn_read" [Deit_cpp/src/attention.cpp:329]   --->   Operation 21 'trunc' 'trunc_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln322 = store i15 0, i15 %indvar_flatten19" [Deit_cpp/src/attention.cpp:322]   --->   Operation 22 'store' 'store_ln322' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln322 = store i6 0, i6 %q_patch_block" [Deit_cpp/src/attention.cpp:322]   --->   Operation 23 'store' 'store_ln322' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln322 = store i11 0, i11 %indvar_flatten" [Deit_cpp/src/attention.cpp:322]   --->   Operation 24 'store' 'store_ln322' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln322 = store i8 0, i8 %k_patch" [Deit_cpp/src/attention.cpp:322]   --->   Operation 25 'store' 'store_ln322' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln322 = store i3 0, i3 %q_patch_offset" [Deit_cpp/src/attention.cpp:322]   --->   Operation 26 'store' 'store_ln322' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln322 = br void %for.inc" [Deit_cpp/src/attention.cpp:322]   --->   Operation 27 'br' 'br_ln322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%k_patch_2 = load i8 %k_patch" [Deit_cpp/src/attention.cpp:326]   --->   Operation 28 'load' 'k_patch_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%q_patch_block_2 = load i6 %q_patch_block" [Deit_cpp/src/attention.cpp:322]   --->   Operation 29 'load' 'q_patch_block_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten19_load = load i15 %indvar_flatten19" [Deit_cpp/src/attention.cpp:322]   --->   Operation 30 'load' 'indvar_flatten19_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i1.i6.i2, i6 %q_patch_block_2, i1 0, i6 %q_patch_block_2, i2 0" [Deit_cpp/src/attention.cpp:326]   --->   Operation 31 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %k_patch_2, i2 0" [Deit_cpp/src/attention.cpp:326]   --->   Operation 32 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln329 = zext i10 %shl_ln" [Deit_cpp/src/attention.cpp:329]   --->   Operation 33 'zext' 'zext_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.84ns)   --->   "%add_ln329 = add i15 %or_ln, i15 %zext_ln329" [Deit_cpp/src/attention.cpp:329]   --->   Operation 34 'add' 'add_ln329' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.07ns)   --->   "%icmp_ln322 = icmp_eq  i15 %indvar_flatten19_load, i15 17028" [Deit_cpp/src/attention.cpp:322]   --->   Operation 35 'icmp' 'icmp_ln322' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.84ns)   --->   "%add_ln322_1 = add i15 %indvar_flatten19_load, i15 1" [Deit_cpp/src/attention.cpp:322]   --->   Operation 36 'add' 'add_ln322_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln322 = br i1 %icmp_ln322, void %for.inc16, void %for.end39" [Deit_cpp/src/attention.cpp:322]   --->   Operation 37 'br' 'br_ln322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%q_patch_offset_load = load i3 %q_patch_offset" [Deit_cpp/src/attention.cpp:326]   --->   Operation 38 'load' 'q_patch_offset_load' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [Deit_cpp/src/attention.cpp:324]   --->   Operation 39 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.78ns)   --->   "%add_ln322 = add i6 %q_patch_block_2, i6 1" [Deit_cpp/src/attention.cpp:322]   --->   Operation 40 'add' 'add_ln322' <Predicate = (!icmp_ln322)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.94ns)   --->   "%icmp_ln324 = icmp_eq  i11 %indvar_flatten_load, i11 516" [Deit_cpp/src/attention.cpp:324]   --->   Operation 41 'icmp' 'icmp_ln324' <Predicate = (!icmp_ln322)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.39ns)   --->   "%select_ln322 = select i1 %icmp_ln324, i8 0, i8 %k_patch_2" [Deit_cpp/src/attention.cpp:322]   --->   Operation 42 'select' 'select_ln322' <Predicate = (!icmp_ln322)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln329_3)   --->   "%or_ln_mid1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i1.i6.i2, i6 %add_ln322, i1 0, i6 %add_ln322, i2 0" [Deit_cpp/src/attention.cpp:326]   --->   Operation 43 'bitconcatenate' 'or_ln_mid1' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln329_3)   --->   "%select_ln322_1 = select i1 %icmp_ln324, i15 %or_ln_mid1, i15 %or_ln" [Deit_cpp/src/attention.cpp:322]   --->   Operation 44 'select' 'select_ln322_1' <Predicate = (!icmp_ln322)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln322)   --->   "%xor_ln322 = xor i1 %icmp_ln324, i1 1" [Deit_cpp/src/attention.cpp:322]   --->   Operation 45 'xor' 'xor_ln322' <Predicate = (!icmp_ln322)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.58ns)   --->   "%icmp_ln326 = icmp_eq  i3 %q_patch_offset_load, i3 4" [Deit_cpp/src/attention.cpp:326]   --->   Operation 46 'icmp' 'icmp_ln326' <Predicate = (!icmp_ln322)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln322 = and i1 %icmp_ln326, i1 %xor_ln322" [Deit_cpp/src/attention.cpp:322]   --->   Operation 47 'and' 'and_ln322' <Predicate = (!icmp_ln322)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%select_ln322_2 = select i1 %icmp_ln324, i6 %add_ln322, i6 %q_patch_block_2" [Deit_cpp/src/attention.cpp:322]   --->   Operation 48 'select' 'select_ln322_2' <Predicate = (!icmp_ln322)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.76ns)   --->   "%add_ln324 = add i8 %select_ln322, i8 1" [Deit_cpp/src/attention.cpp:324]   --->   Operation 49 'add' 'add_ln324' <Predicate = (!icmp_ln322)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln324)   --->   "%or_ln324 = or i1 %and_ln322, i1 %icmp_ln324" [Deit_cpp/src/attention.cpp:324]   --->   Operation 50 'or' 'or_ln324' <Predicate = (!icmp_ln322)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln324 = select i1 %or_ln324, i3 0, i3 %q_patch_offset_load" [Deit_cpp/src/attention.cpp:324]   --->   Operation 51 'select' 'select_ln324' <Predicate = (!icmp_ln322)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln329_3)   --->   "%shl_ln326_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln324, i2 0" [Deit_cpp/src/attention.cpp:326]   --->   Operation 52 'bitconcatenate' 'shl_ln326_mid1' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln329_3)   --->   "%zext_ln329_1 = zext i10 %shl_ln326_mid1" [Deit_cpp/src/attention.cpp:329]   --->   Operation 53 'zext' 'zext_ln329_1' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln329_3 = add i15 %select_ln322_1, i15 %zext_ln329_1" [Deit_cpp/src/attention.cpp:329]   --->   Operation 54 'add' 'add_ln329_3' <Predicate = (!icmp_ln322)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.39ns)   --->   "%select_ln324_1 = select i1 %and_ln322, i8 %add_ln324, i8 %select_ln322" [Deit_cpp/src/attention.cpp:324]   --->   Operation 55 'select' 'select_ln324_1' <Predicate = (!icmp_ln322)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln329_1)   --->   "%trunc_ln329_1 = trunc i3 %select_ln324" [Deit_cpp/src/attention.cpp:329]   --->   Operation 56 'trunc' 'trunc_ln329_1' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln329_1)   --->   "%tmp = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln329_3, i32 2, i32 14" [Deit_cpp/src/attention.cpp:329]   --->   Operation 57 'partselect' 'tmp' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln329_1)   --->   "%tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i1.i6, i6 %add_ln322, i1 0, i6 %add_ln322" [Deit_cpp/src/attention.cpp:329]   --->   Operation 58 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln329_1)   --->   "%tmp_48 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln329, i32 2, i32 14" [Deit_cpp/src/attention.cpp:329]   --->   Operation 59 'partselect' 'tmp_48' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln329_1)   --->   "%select_ln322_3 = select i1 %icmp_ln324, i13 %tmp_s, i13 %tmp_48" [Deit_cpp/src/attention.cpp:322]   --->   Operation 60 'select' 'select_ln322_3' <Predicate = (!icmp_ln322)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln329_1)   --->   "%select_ln324_2 = select i1 %and_ln322, i13 %tmp, i13 %select_ln322_3" [Deit_cpp/src/attention.cpp:324]   --->   Operation 61 'select' 'select_ln324_2' <Predicate = (!icmp_ln322)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln329_1)   --->   "%shl_ln2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i13.i2.i4, i13 %select_ln324_2, i2 %trunc_ln329_1, i4 0" [Deit_cpp/src/attention.cpp:329]   --->   Operation 62 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln329_1)   --->   "%zext_ln329_2 = zext i19 %shl_ln2" [Deit_cpp/src/attention.cpp:329]   --->   Operation 63 'zext' 'zext_ln329_2' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln329_2 = trunc i3 %select_ln324" [Deit_cpp/src/attention.cpp:329]   --->   Operation 64 'trunc' 'trunc_ln329_2' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln329_1 = add i64 %zext_ln329_2, i64 %attn_read" [Deit_cpp/src/attention.cpp:329]   --->   Operation 65 'add' 'add_ln329_1' <Predicate = (!icmp_ln322)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln329_7 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln329_1, i32 5, i32 63" [Deit_cpp/src/attention.cpp:329]   --->   Operation 66 'partselect' 'trunc_ln329_7' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.67ns)   --->   "%add_ln326 = add i3 %select_ln324, i3 1" [Deit_cpp/src/attention.cpp:326]   --->   Operation 67 'add' 'add_ln326' <Predicate = (!icmp_ln322)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.79ns)   --->   "%add_ln324_1 = add i11 %indvar_flatten_load, i11 1" [Deit_cpp/src/attention.cpp:324]   --->   Operation 68 'add' 'add_ln324_1' <Predicate = (!icmp_ln322)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.38ns)   --->   "%select_ln324_3 = select i1 %icmp_ln324, i11 1, i11 %add_ln324_1" [Deit_cpp/src/attention.cpp:324]   --->   Operation 69 'select' 'select_ln324_3' <Predicate = (!icmp_ln322)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln326 = store i15 %add_ln322_1, i15 %indvar_flatten19" [Deit_cpp/src/attention.cpp:326]   --->   Operation 70 'store' 'store_ln326' <Predicate = (!icmp_ln322)> <Delay = 0.42>
ST_1 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln326 = store i6 %select_ln322_2, i6 %q_patch_block" [Deit_cpp/src/attention.cpp:326]   --->   Operation 71 'store' 'store_ln326' <Predicate = (!icmp_ln322)> <Delay = 0.42>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln326 = store i11 %select_ln324_3, i11 %indvar_flatten" [Deit_cpp/src/attention.cpp:326]   --->   Operation 72 'store' 'store_ln326' <Predicate = (!icmp_ln322)> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln326 = store i8 %select_ln324_1, i8 %k_patch" [Deit_cpp/src/attention.cpp:326]   --->   Operation 73 'store' 'store_ln326' <Predicate = (!icmp_ln322)> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln326 = store i3 %add_ln326, i3 %q_patch_offset" [Deit_cpp/src/attention.cpp:326]   --->   Operation 74 'store' 'store_ln326' <Predicate = (!icmp_ln322)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln329 = sext i59 %trunc_ln329_7" [Deit_cpp/src/attention.cpp:329]   --->   Operation 75 'sext' 'sext_ln329' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%inout1_addr = getelementptr i256 %inout1, i64 %sext_ln329" [Deit_cpp/src/attention.cpp:329]   --->   Operation 76 'getelementptr' 'inout1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [7/7] (7.30ns)   --->   "%inout1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout1_addr, i32 1" [Deit_cpp/src/attention.cpp:329]   --->   Operation 77 'readreq' 'inout1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 78 [6/7] (7.30ns)   --->   "%inout1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout1_addr, i32 1" [Deit_cpp/src/attention.cpp:329]   --->   Operation 78 'readreq' 'inout1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 79 [5/7] (7.30ns)   --->   "%inout1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout1_addr, i32 1" [Deit_cpp/src/attention.cpp:329]   --->   Operation 79 'readreq' 'inout1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 80 [4/7] (7.30ns)   --->   "%inout1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout1_addr, i32 1" [Deit_cpp/src/attention.cpp:329]   --->   Operation 80 'readreq' 'inout1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 81 [3/7] (7.30ns)   --->   "%inout1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout1_addr, i32 1" [Deit_cpp/src/attention.cpp:329]   --->   Operation 81 'readreq' 'inout1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 82 [2/7] (7.30ns)   --->   "%inout1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout1_addr, i32 1" [Deit_cpp/src/attention.cpp:329]   --->   Operation 82 'readreq' 'inout1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 83 [1/7] (7.30ns)   --->   "%inout1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout1_addr, i32 1" [Deit_cpp/src/attention.cpp:329]   --->   Operation 83 'readreq' 'inout1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 84 [1/1] (7.30ns)   --->   "%inout1_addr_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %inout1_addr" [Deit_cpp/src/attention.cpp:329]   --->   Operation 84 'read' 'inout1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln341 = ret" [Deit_cpp/src/attention.cpp:341]   --->   Operation 98 'ret' 'ret_ln341' <Predicate = (icmp_ln322)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.16>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln322_for_each_q_patch_block_ln324_for_each_k_patch_ln326_for_each_q_patch_of"   --->   Operation 85 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17028, i64 17028, i64 17028"   --->   Operation 86 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln324_for_each_k_patch_ln326_for_each_q_patch_offset_str"   --->   Operation 87 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln328 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [Deit_cpp/src/attention.cpp:328]   --->   Operation 88 'specpipeline' 'specpipeline_ln328' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln326 = specloopname void @_ssdm_op_SpecLoopName, void @empty_48" [Deit_cpp/src/attention.cpp:326]   --->   Operation 89 'specloopname' 'specloopname_ln326' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln329_6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %trunc_ln329_2, i4 0" [Deit_cpp/src/attention.cpp:329]   --->   Operation 90 'bitconcatenate' 'trunc_ln329_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.78ns)   --->   "%add_ln329_2 = add i5 %trunc_ln329_6, i5 %trunc_ln329" [Deit_cpp/src/attention.cpp:329]   --->   Operation 91 'add' 'add_ln329_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln329_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln329_2, i3 0" [Deit_cpp/src/attention.cpp:329]   --->   Operation 92 'bitconcatenate' 'shl_ln329_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln329_3 = zext i8 %shl_ln329_1" [Deit_cpp/src/attention.cpp:329]   --->   Operation 93 'zext' 'zext_ln329_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (1.53ns)   --->   "%lshr_ln329 = lshr i256 %inout1_addr_read, i256 %zext_ln329_3" [Deit_cpp/src/attention.cpp:329]   --->   Operation 94 'lshr' 'lshr_ln329' <Predicate = true> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln329_3 = trunc i256 %lshr_ln329" [Deit_cpp/src/attention.cpp:329]   --->   Operation 95 'trunc' 'trunc_ln329_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (1.83ns)   --->   "%write_ln329 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %attn_stream, i128 %trunc_ln329_3" [Deit_cpp/src/attention.cpp:329]   --->   Operation 96 'write' 'write_ln329' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln326 = br void %for.inc" [Deit_cpp/src/attention.cpp:326]   --->   Operation 97 'br' 'br_ln326' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.03ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [6]  (0 ns)
	'load' operation ('indvar_flatten_load', Deit_cpp/src/attention.cpp:324) on local variable 'indvar_flatten' [32]  (0 ns)
	'icmp' operation ('icmp_ln324', Deit_cpp/src/attention.cpp:324) [36]  (0.944 ns)
	'select' operation ('select_ln322', Deit_cpp/src/attention.cpp:322) [37]  (0.393 ns)
	'add' operation ('add_ln324', Deit_cpp/src/attention.cpp:324) [44]  (0.765 ns)
	'add' operation ('add_ln329_3', Deit_cpp/src/attention.cpp:329) [50]  (0.842 ns)
	'select' operation ('select_ln324_2', Deit_cpp/src/attention.cpp:324) [59]  (0 ns)
	'add' operation ('add_ln329_1', Deit_cpp/src/attention.cpp:329) [64]  (1.08 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('inout1_addr', Deit_cpp/src/attention.cpp:329) [67]  (0 ns)
	bus request operation ('inout1_load_req', Deit_cpp/src/attention.cpp:329) on port 'inout1' (Deit_cpp/src/attention.cpp:329) [68]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('inout1_load_req', Deit_cpp/src/attention.cpp:329) on port 'inout1' (Deit_cpp/src/attention.cpp:329) [68]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('inout1_load_req', Deit_cpp/src/attention.cpp:329) on port 'inout1' (Deit_cpp/src/attention.cpp:329) [68]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('inout1_load_req', Deit_cpp/src/attention.cpp:329) on port 'inout1' (Deit_cpp/src/attention.cpp:329) [68]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('inout1_load_req', Deit_cpp/src/attention.cpp:329) on port 'inout1' (Deit_cpp/src/attention.cpp:329) [68]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('inout1_load_req', Deit_cpp/src/attention.cpp:329) on port 'inout1' (Deit_cpp/src/attention.cpp:329) [68]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('inout1_load_req', Deit_cpp/src/attention.cpp:329) on port 'inout1' (Deit_cpp/src/attention.cpp:329) [68]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus read operation ('inout1_addr_read', Deit_cpp/src/attention.cpp:329) on port 'inout1' (Deit_cpp/src/attention.cpp:329) [69]  (7.3 ns)

 <State 10>: 4.16ns
The critical path consists of the following:
	'add' operation ('add_ln329_2', Deit_cpp/src/attention.cpp:329) [70]  (0.789 ns)
	'lshr' operation ('lshr_ln329', Deit_cpp/src/attention.cpp:329) [73]  (1.53 ns)
	fifo write operation ('write_ln329', Deit_cpp/src/attention.cpp:329) on port 'attn_stream' (Deit_cpp/src/attention.cpp:329) [75]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
