<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="COPROJECTPH2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ALU.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ALU.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Adder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Adder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Adder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX_2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX_2.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_2_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Main_Module.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Main_Module.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Main_Module.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Main_Module.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Main_Module.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Main_Module.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Main_Module.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Main_Module.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Main_Module.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Main_Module_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Main_Module_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Main_Module_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Main_Module_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Main_Module_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegisterFile.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RegisterFile.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RegisterFile.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegisterFile_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SL2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SL2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SL2.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="datapath.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="datapath.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="datapath.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="datapath_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="datapath_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="imem.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="imem.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="imem.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="imem_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mips.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mips.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mips.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="mips.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="mips.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mips.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mips.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mips_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="signExtend.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="signExtend.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="signExtend.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_Main_Module_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="testbench.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="testbench.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="testbench.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="testbench.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="testbench_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testbench_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="testbench_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="testbench_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1734441837" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1734441837">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1734771790" xil_pn:in_ck="7571440585169282525" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1734771790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUdecoder.vhd"/>
      <outfile xil_pn:name="Adder.vhd"/>
      <outfile xil_pn:name="Controller.vhd"/>
      <outfile xil_pn:name="Decoder.vhd"/>
      <outfile xil_pn:name="MUX_2.vhd"/>
      <outfile xil_pn:name="MUX_32_V2.vhd"/>
      <outfile xil_pn:name="Main_Decoder.vhd"/>
      <outfile xil_pn:name="Main_Module.vhd"/>
      <outfile xil_pn:name="MyPackage.vhd"/>
      <outfile xil_pn:name="MyPackage1.vhd"/>
      <outfile xil_pn:name="MyPackage2.vhd"/>
      <outfile xil_pn:name="MyPackage3.vhd"/>
      <outfile xil_pn:name="Register0.vhd"/>
      <outfile xil_pn:name="RegisterFile.vhd"/>
      <outfile xil_pn:name="Registers.vhd"/>
      <outfile xil_pn:name="SL2.vhd"/>
      <outfile xil_pn:name="datapath.vhd"/>
      <outfile xil_pn:name="dmem.vhd"/>
      <outfile xil_pn:name="imem.vhd"/>
      <outfile xil_pn:name="mips.vhd"/>
      <outfile xil_pn:name="signExtend.vhd"/>
      <outfile xil_pn:name="test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1734558037" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1146042682673105222" xil_pn:start_ts="1734558037">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1734558037" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3808057371078447068" xil_pn:start_ts="1734558037">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1734513636" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1830780345819829523" xil_pn:start_ts="1734513636">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1734771790" xil_pn:in_ck="7571440585169282525" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1734771790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUdecoder.vhd"/>
      <outfile xil_pn:name="Adder.vhd"/>
      <outfile xil_pn:name="Controller.vhd"/>
      <outfile xil_pn:name="Decoder.vhd"/>
      <outfile xil_pn:name="MUX_2.vhd"/>
      <outfile xil_pn:name="MUX_32_V2.vhd"/>
      <outfile xil_pn:name="Main_Decoder.vhd"/>
      <outfile xil_pn:name="Main_Module.vhd"/>
      <outfile xil_pn:name="MyPackage.vhd"/>
      <outfile xil_pn:name="MyPackage1.vhd"/>
      <outfile xil_pn:name="MyPackage2.vhd"/>
      <outfile xil_pn:name="MyPackage3.vhd"/>
      <outfile xil_pn:name="Register0.vhd"/>
      <outfile xil_pn:name="RegisterFile.vhd"/>
      <outfile xil_pn:name="Registers.vhd"/>
      <outfile xil_pn:name="SL2.vhd"/>
      <outfile xil_pn:name="datapath.vhd"/>
      <outfile xil_pn:name="dmem.vhd"/>
      <outfile xil_pn:name="imem.vhd"/>
      <outfile xil_pn:name="mips.vhd"/>
      <outfile xil_pn:name="signExtend.vhd"/>
      <outfile xil_pn:name="test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1734771797" xil_pn:in_ck="7571440585169282525" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8870656057262144460" xil_pn:start_ts="1734771790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_beh.prj"/>
      <outfile xil_pn:name="testbench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1735370851" xil_pn:in_ck="-5860650151786733757" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8786180627934456633" xil_pn:start_ts="1735370851">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1734438554" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1734438554">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1734463357" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4172041898706866571" xil_pn:start_ts="1734463357">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1734463357" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1830780345819829523" xil_pn:start_ts="1734463357">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1734438554" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1734438554">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1734463357" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7336249345003399149" xil_pn:start_ts="1734463357">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1734438554" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1734438554">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1734463357" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5518517662226549981" xil_pn:start_ts="1734463357">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1734768446" xil_pn:in_ck="6412624145224770253" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-4255290272916226918" xil_pn:start_ts="1734768373">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Main_Module.lso"/>
      <outfile xil_pn:name="Main_Module.ngc"/>
      <outfile xil_pn:name="Main_Module.ngr"/>
      <outfile xil_pn:name="Main_Module.prj"/>
      <outfile xil_pn:name="Main_Module.stx"/>
      <outfile xil_pn:name="Main_Module.syr"/>
      <outfile xil_pn:name="Main_Module.xst"/>
      <outfile xil_pn:name="Main_Module_stx_beh.prj"/>
      <outfile xil_pn:name="Main_Module_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="mips.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1734470206" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8190440266641053570" xil_pn:start_ts="1734470206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1734768582" xil_pn:in_ck="-5365579049859604369" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5426608961342966354" xil_pn:start_ts="1734768574">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Main_Module.bld"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
