---
title: NECore:A 6-stage piepline CPU based on MIPS32
summary: Here is a project for NSCSCC2022 group competition. A CPU called "NECore" is built in Verilog and can be run both on Vivado & FPGA board.
tags:
  - CS
date: 2022-05-01
external_link: https://github.com/polarispw/NE-Core
---
