Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date              : Sat Feb 26 17:58:59 2022
| Host              : PC running 64-bit Ubuntu 20.04.4 LTS
| Command           : report_timing_summary -max_paths 10 -file hardware_wrapper_timing_summary_routed.rpt -pb hardware_wrapper_timing_summary_routed.pb -rpx hardware_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : hardware_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                        Violations  
---------  ----------------  -----------------------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                                   1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                 1           
TIMING-17  Critical Warning  Non-clocked sequential cell                                        43          
TIMING-54  Critical Warning  Scoped false path or clock group constraint between clocks         2           
DPIR-2     Warning           Asynchronous driver check                                          10          
LUTAR-1    Warning           LUT drives async reset alert                                       1           
TIMING-9   Warning           Unknown CDC Logic                                                  1           
TIMING-16  Warning           Large setup violation                                              13          
TIMING-46  Warning           Multicycle path with tied CE pins                                  2           
TIMING-47  Warning           False path or asynchronous clock group between synchronous clocks  2           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC                         1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (69)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: hardware_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: hardware_i/div_stepper/inst/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: hardware_i/divider_pwm/inst/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/inst_sysmon/EOS (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (69)
-------------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.660      -45.585                     47               122054        0.010        0.000                      0               122054        0.488        0.000                       0                 44862  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_pl_0                         {0.000 5.000}        10.000          100.000         
clk_pl_1                         {0.000 5.000}        10.000          100.000         
hardware_i/clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_hardware_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clk_out2_hardware_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         
  clk_out3_hardware_clk_wiz_0_0  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
hardware_i/clk_wiz/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_hardware_clk_wiz_0_0        5.266        0.000                      0                 2236        0.031        0.000                      0                 2236        4.238        0.000                       0                  1159  
  clk_out2_hardware_clk_wiz_0_0       -2.660      -45.585                     47                82851        0.010        0.000                      0                82851        0.900        0.000                       0                 33317  
  clk_out3_hardware_clk_wiz_0_0        0.126        0.000                      0                34370        0.010        0.000                      0                34370        0.488        0.000                       0                 10385  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_hardware_clk_wiz_0_0  clk_out2_hardware_clk_wiz_0_0        0.051        0.000                      0                 1080        0.010        0.000                      0                 1080  
clk_out2_hardware_clk_wiz_0_0  clk_out3_hardware_clk_wiz_0_0        1.146        0.000                      0                 1364        0.283        0.000                      0                 1364  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out2_hardware_clk_wiz_0_0  clk_out2_hardware_clk_wiz_0_0        1.585        0.000                      0                  154        0.291        0.000                      0                  154  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  hardware_i/clk_wiz/inst/clk_in1
  To Clock:  hardware_i/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hardware_i/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hardware_i/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y0  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y0  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_hardware_clk_wiz_0_0
  To Clock:  clk_out1_hardware_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.266ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_hardware_clk_wiz_0_0 rise@10.000ns - clk_out1_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.306ns (6.836%)  route 4.170ns (93.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.804ns = ( 15.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.504ns (routing 1.190ns, distribution 1.314ns)
  Clock Net Delay (Destination): 2.294ns (routing 1.094ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.925    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.969 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.504     5.473    <hidden>
    SLICE_X3Y152         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.586 f  <hidden>
                         net (fo=99, routed)          1.851     7.437    <hidden>
    SLICE_X7Y136         LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.193     7.630 r  <hidden>
                         net (fo=32, routed)          2.319     9.949    <hidden>
    SLICE_X9Y116         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000    10.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425    12.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    13.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    13.471    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.510 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.294    15.804    <hidden>
    SLICE_X9Y116         FDRE                                         r  <hidden>
                         clock pessimism             -0.442    15.362    
                         clock uncertainty           -0.068    15.294    
    SLICE_X9Y116         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.079    15.215    <hidden>
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                  5.266    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_hardware_clk_wiz_0_0 rise@10.000ns - clk_out1_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 0.488ns (11.370%)  route 3.804ns (88.630%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.806ns = ( 15.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.538ns (routing 1.190ns, distribution 1.348ns)
  Clock Net Delay (Destination): 2.296ns (routing 1.094ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.925    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.969 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.538     5.507    <hidden>
    SLICE_X6Y152         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y152         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     5.620 f  <hidden>
                         net (fo=95, routed)          1.444     7.064    <hidden>
    SLICE_X7Y137         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.220     7.284 f  <hidden>
                         net (fo=13, routed)          0.340     7.624    <hidden>
    SLICE_X8Y136         LUT5 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.155     7.779 r  <hidden>
                         net (fo=32, routed)          2.020     9.799    <hidden>
    SLICE_X4Y116         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000    10.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425    12.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    13.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    13.471    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.510 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.296    15.806    <hidden>
    SLICE_X4Y116         FDRE                                         r  <hidden>
                         clock pessimism             -0.442    15.364    
                         clock uncertainty           -0.068    15.296    
    SLICE_X4Y116         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.081    15.215    <hidden>
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.420ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_hardware_clk_wiz_0_0 rise@10.000ns - clk_out1_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 0.306ns (7.083%)  route 4.014ns (92.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.804ns = ( 15.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.504ns (routing 1.190ns, distribution 1.314ns)
  Clock Net Delay (Destination): 2.294ns (routing 1.094ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.925    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.969 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.504     5.473    <hidden>
    SLICE_X3Y152         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.586 f  <hidden>
                         net (fo=99, routed)          1.851     7.437    <hidden>
    SLICE_X7Y136         LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.193     7.630 r  <hidden>
                         net (fo=32, routed)          2.163     9.793    <hidden>
    SLICE_X7Y117         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000    10.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425    12.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    13.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    13.471    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.510 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.294    15.804    <hidden>
    SLICE_X7Y117         FDRE                                         r  <hidden>
                         clock pessimism             -0.442    15.362    
                         clock uncertainty           -0.068    15.294    
    SLICE_X7Y117         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.081    15.213    <hidden>
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                          -9.793    
  -------------------------------------------------------------------
                         slack                                  5.420    

Slack (MET) :             5.420ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_hardware_clk_wiz_0_0 rise@10.000ns - clk_out1_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 0.306ns (7.083%)  route 4.014ns (92.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.804ns = ( 15.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.504ns (routing 1.190ns, distribution 1.314ns)
  Clock Net Delay (Destination): 2.294ns (routing 1.094ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.925    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.969 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.504     5.473    <hidden>
    SLICE_X3Y152         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.586 f  <hidden>
                         net (fo=99, routed)          1.851     7.437    <hidden>
    SLICE_X7Y136         LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.193     7.630 r  <hidden>
                         net (fo=32, routed)          2.163     9.793    <hidden>
    SLICE_X7Y117         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000    10.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425    12.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    13.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    13.471    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.510 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.294    15.804    <hidden>
    SLICE_X7Y117         FDRE                                         r  <hidden>
                         clock pessimism             -0.442    15.362    
                         clock uncertainty           -0.068    15.294    
    SLICE_X7Y117         FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.081    15.213    <hidden>
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                          -9.793    
  -------------------------------------------------------------------
                         slack                                  5.420    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_hardware_clk_wiz_0_0 rise@10.000ns - clk_out1_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.306ns (7.234%)  route 3.924ns (92.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.800ns = ( 15.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.504ns (routing 1.190ns, distribution 1.314ns)
  Clock Net Delay (Destination): 2.290ns (routing 1.094ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.925    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.969 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.504     5.473    <hidden>
    SLICE_X3Y152         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.586 f  <hidden>
                         net (fo=99, routed)          1.851     7.437    <hidden>
    SLICE_X7Y136         LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.193     7.630 r  <hidden>
                         net (fo=32, routed)          2.073     9.703    <hidden>
    SLICE_X4Y117         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000    10.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425    12.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    13.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    13.471    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.510 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.290    15.800    <hidden>
    SLICE_X4Y117         FDRE                                         r  <hidden>
                         clock pessimism             -0.442    15.358    
                         clock uncertainty           -0.068    15.290    
    SLICE_X4Y117         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.081    15.209    <hidden>
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_hardware_clk_wiz_0_0 rise@10.000ns - clk_out1_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.306ns (7.352%)  route 3.856ns (92.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.801ns = ( 15.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    -0.393ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.504ns (routing 1.190ns, distribution 1.314ns)
  Clock Net Delay (Destination): 2.291ns (routing 1.094ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.925    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.969 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.504     5.473    <hidden>
    SLICE_X3Y152         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.586 f  <hidden>
                         net (fo=99, routed)          1.851     7.437    <hidden>
    SLICE_X7Y136         LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.193     7.630 r  <hidden>
                         net (fo=32, routed)          2.005     9.635    <hidden>
    SLICE_X2Y123         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000    10.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425    12.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    13.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    13.471    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.510 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.291    15.801    <hidden>
    SLICE_X2Y123         FDRE                                         r  <hidden>
                         clock pessimism             -0.393    15.408    
                         clock uncertainty           -0.068    15.340    
    SLICE_X2Y123         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.080    15.260    <hidden>
  -------------------------------------------------------------------
                         required time                         15.260    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_hardware_clk_wiz_0_0 rise@10.000ns - clk_out1_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.488ns (11.987%)  route 3.583ns (88.013%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.806ns = ( 15.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.538ns (routing 1.190ns, distribution 1.348ns)
  Clock Net Delay (Destination): 2.296ns (routing 1.094ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.925    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.969 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.538     5.507    <hidden>
    SLICE_X6Y152         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y152         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     5.620 f  <hidden>
                         net (fo=95, routed)          1.444     7.064    <hidden>
    SLICE_X7Y137         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.220     7.284 f  <hidden>
                         net (fo=13, routed)          0.340     7.624    <hidden>
    SLICE_X8Y136         LUT5 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.155     7.779 r  <hidden>
                         net (fo=32, routed)          1.799     9.578    <hidden>
    SLICE_X2Y117         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000    10.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425    12.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    13.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    13.471    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.510 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.296    15.806    <hidden>
    SLICE_X2Y117         FDRE                                         r  <hidden>
                         clock pessimism             -0.442    15.364    
                         clock uncertainty           -0.068    15.296    
    SLICE_X2Y117         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.081    15.215    <hidden>
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_hardware_clk_wiz_0_0 rise@10.000ns - clk_out1_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 0.488ns (11.981%)  route 3.585ns (88.019%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.810ns = ( 15.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.538ns (routing 1.190ns, distribution 1.348ns)
  Clock Net Delay (Destination): 2.300ns (routing 1.094ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.925    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.969 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.538     5.507    <hidden>
    SLICE_X6Y152         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y152         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     5.620 f  <hidden>
                         net (fo=95, routed)          1.444     7.064    <hidden>
    SLICE_X7Y137         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.220     7.284 f  <hidden>
                         net (fo=13, routed)          0.340     7.624    <hidden>
    SLICE_X8Y136         LUT5 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.155     7.779 r  <hidden>
                         net (fo=32, routed)          1.801     9.580    <hidden>
    SLICE_X6Y116         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000    10.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425    12.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    13.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    13.471    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.510 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.300    15.810    <hidden>
    SLICE_X6Y116         FDRE                                         r  <hidden>
                         clock pessimism             -0.442    15.368    
                         clock uncertainty           -0.068    15.300    
    SLICE_X6Y116         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.079    15.221    <hidden>
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -9.580    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_hardware_clk_wiz_0_0 rise@10.000ns - clk_out1_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.306ns (7.517%)  route 3.765ns (92.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.801ns = ( 15.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.504ns (routing 1.190ns, distribution 1.314ns)
  Clock Net Delay (Destination): 2.291ns (routing 1.094ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.925    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.969 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.504     5.473    <hidden>
    SLICE_X3Y152         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.586 f  <hidden>
                         net (fo=99, routed)          1.851     7.437    <hidden>
    SLICE_X7Y136         LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.193     7.630 r  <hidden>
                         net (fo=32, routed)          1.914     9.544    <hidden>
    SLICE_X1Y116         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000    10.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425    12.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    13.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    13.471    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.510 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.291    15.801    <hidden>
    SLICE_X1Y116         FDRE                                         r  <hidden>
                         clock pessimism             -0.442    15.359    
                         clock uncertainty           -0.068    15.291    
    SLICE_X1Y116         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.080    15.211    <hidden>
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                          -9.544    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_hardware_clk_wiz_0_0 rise@10.000ns - clk_out1_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.306ns (7.517%)  route 3.765ns (92.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.801ns = ( 15.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.504ns (routing 1.190ns, distribution 1.314ns)
  Clock Net Delay (Destination): 2.291ns (routing 1.094ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.925    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.969 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.504     5.473    <hidden>
    SLICE_X3Y152         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.586 f  <hidden>
                         net (fo=99, routed)          1.851     7.437    <hidden>
    SLICE_X7Y136         LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.193     7.630 r  <hidden>
                         net (fo=32, routed)          1.914     9.544    <hidden>
    SLICE_X1Y116         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000    10.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425    12.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    13.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    13.471    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.510 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.291    15.801    <hidden>
    SLICE_X1Y116         FDRE                                         r  <hidden>
                         clock pessimism             -0.442    15.359    
                         clock uncertainty           -0.068    15.291    
    SLICE_X1Y116         FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.080    15.211    <hidden>
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                          -9.544    
  -------------------------------------------------------------------
                         slack                                  5.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_hardware_clk_wiz_0_0 rise@0.000ns - clk_out1_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.115ns (56.098%)  route 0.090ns (43.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.527ns
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Net Delay (Source):      2.287ns (routing 1.094ns, distribution 1.193ns)
  Clock Net Delay (Destination): 2.558ns (routing 1.190ns, distribution 1.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.471    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.510 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.287     5.797    <hidden>
    SLICE_X6Y177         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y177         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.912 r  <hidden>
                         net (fo=2, routed)           0.090     6.002    hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[5]
    SLICE_X6Y178         FDRE                                         r  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.925    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.969 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.558     5.527    hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X6Y178         FDRE                                         r  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[6]/C
                         clock pessimism              0.341     5.868    
    SLICE_X6Y178         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     5.971    hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.971    
                         arrival time                           6.002    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_hardware_clk_wiz_0_0 rise@0.000ns - clk_out1_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.161ns (44.475%)  route 0.201ns (55.525%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    5.788ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Net Delay (Source):      2.278ns (routing 1.094ns, distribution 1.184ns)
  Clock Net Delay (Destination): 2.584ns (routing 1.190ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.471    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.510 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.278     5.788    <hidden>
    SLICE_X7Y177         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y177         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     5.899 f  <hidden>
                         net (fo=8, routed)           0.188     6.087    hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/m_axi_arready
    SLICE_X5Y180         LUT5 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.050     6.137 r  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__1/O
                         net (fo=1, routed)           0.013     6.150    hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__1_n_0
    SLICE_X5Y180         FDRE                                         r  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.925    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.969 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.584     5.553    hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X5Y180         FDRE                                         r  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism              0.445     5.998    
    SLICE_X5Y180         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.102     6.100    hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                         -6.100    
                         arrival time                           6.150    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_hardware_clk_wiz_0_0 rise@0.000ns - clk_out1_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.208ns (57.618%)  route 0.153ns (42.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    5.794ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Net Delay (Source):      2.284ns (routing 1.094ns, distribution 1.190ns)
  Clock Net Delay (Destination): 2.584ns (routing 1.190ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.471    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.510 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.284     5.794    hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X7Y179         FDRE                                         r  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y179         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     5.906 r  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg/Q
                         net (fo=11, routed)          0.108     6.014    hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r
    SLICE_X5Y180         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.096     6.110 r  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state[2]_i_1/O
                         net (fo=1, routed)           0.045     6.155    hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state[2]_i_1_n_0
    SLICE_X5Y180         FDRE                                         r  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.925    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.969 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.584     5.553    hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X5Y180         FDRE                                         r  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[2]/C
                         clock pessimism              0.445     5.998    
    SLICE_X5Y180         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.100     6.098    hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.098    
                         arrival time                           6.155    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_hardware_clk_wiz_0_0 rise@0.000ns - clk_out1_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.260%)  route 0.156ns (42.740%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    5.794ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Net Delay (Source):      2.284ns (routing 1.094ns, distribution 1.190ns)
  Clock Net Delay (Destination): 2.584ns (routing 1.190ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.471    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.510 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.284     5.794    hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X7Y179         FDRE                                         r  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y179         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     5.906 f  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg/Q
                         net (fo=11, routed)          0.108     6.014    hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r
    SLICE_X5Y180         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.097     6.111 r  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state[0]_i_1/O
                         net (fo=1, routed)           0.048     6.159    hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state[0]_i_1_n_0
    SLICE_X5Y180         FDRE                                         r  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.925    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.969 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.584     5.553    hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X5Y180         FDRE                                         r  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]/C
                         clock pessimism              0.445     5.998    
    SLICE_X5Y180         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.100     6.098    hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.098    
                         arrival time                           6.159    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_hardware_clk_wiz_0_0 rise@0.000ns - clk_out1_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.112ns (62.570%)  route 0.067ns (37.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.494ns
    Source Clock Delay      (SCD):    5.793ns
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Net Delay (Source):      2.283ns (routing 1.094ns, distribution 1.189ns)
  Clock Net Delay (Destination): 2.525ns (routing 1.190ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.471    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.510 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.283     5.793    <hidden>
    SLICE_X4Y138         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     5.905 r  <hidden>
                         net (fo=1, routed)           0.067     5.972    <hidden>
    SLICE_X4Y138         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.925    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.969 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.525     5.494    <hidden>
    SLICE_X4Y138         FDRE                                         r  <hidden>
                         clock pessimism              0.311     5.805    
    SLICE_X4Y138         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     5.908    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.908    
                         arrival time                           5.972    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_hardware_clk_wiz_0_0 rise@0.000ns - clk_out1_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.112ns (62.570%)  route 0.067ns (37.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.495ns
    Source Clock Delay      (SCD):    5.794ns
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Net Delay (Source):      2.284ns (routing 1.094ns, distribution 1.190ns)
  Clock Net Delay (Destination): 2.526ns (routing 1.190ns, distribution 1.336ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.471    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.510 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.284     5.794    <hidden>
    SLICE_X4Y137         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     5.906 r  <hidden>
                         net (fo=1, routed)           0.067     5.973    <hidden>
    SLICE_X4Y137         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.925    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.969 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.526     5.495    <hidden>
    SLICE_X4Y137         FDSE                                         r  <hidden>
                         clock pessimism              0.311     5.806    
    SLICE_X4Y137         FDSE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     5.909    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.909    
                         arrival time                           5.973    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_hardware_clk_wiz_0_0 rise@0.000ns - clk_out1_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.146ns (57.031%)  route 0.110ns (42.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.498ns
    Source Clock Delay      (SCD):    5.803ns
    Clock Pessimism Removal (CPR):    -0.393ns
  Clock Net Delay (Source):      2.293ns (routing 1.094ns, distribution 1.199ns)
  Clock Net Delay (Destination): 2.529ns (routing 1.190ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.471    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.510 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.293     5.803    hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X6Y179         FDRE                                         r  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y179         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     5.915 f  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/Q
                         net (fo=3, routed)           0.078     5.993    <hidden>
    SLICE_X7Y179         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.034     6.027 r  <hidden>
                         net (fo=1, routed)           0.032     6.059    <hidden>
    SLICE_X7Y179         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.925    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.969 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.529     5.498    <hidden>
    SLICE_X7Y179         FDRE                                         r  <hidden>
                         clock pessimism              0.393     5.891    
    SLICE_X7Y179         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.101     5.992    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.992    
                         arrival time                           6.059    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_hardware_clk_wiz_0_0 rise@0.000ns - clk_out1_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.113ns (51.835%)  route 0.105ns (48.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.512ns
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Net Delay (Source):      2.287ns (routing 1.094ns, distribution 1.193ns)
  Clock Net Delay (Destination): 2.543ns (routing 1.190ns, distribution 1.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.471    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.510 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.287     5.797    <hidden>
    SLICE_X6Y177         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y177         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.113     5.910 r  <hidden>
                         net (fo=2, routed)           0.105     6.015    hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[25]
    SLICE_X5Y177         FDRE                                         r  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.925    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.969 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.543     5.512    hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X5Y177         FDRE                                         r  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[26]/C
                         clock pessimism              0.330     5.842    
    SLICE_X5Y177         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     5.945    hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[26]
  -------------------------------------------------------------------
                         required time                         -5.945    
                         arrival time                           6.015    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_hardware_clk_wiz_0_0 rise@0.000ns - clk_out1_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.167ns (55.482%)  route 0.134ns (44.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.527ns
    Source Clock Delay      (SCD):    5.794ns
    Clock Pessimism Removal (CPR):    -0.393ns
  Clock Net Delay (Source):      2.284ns (routing 1.094ns, distribution 1.190ns)
  Clock Net Delay (Destination): 2.558ns (routing 1.190ns, distribution 1.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.471    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.510 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.284     5.794    hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X7Y179         FDRE                                         r  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y179         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     5.906 r  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg/Q
                         net (fo=11, routed)          0.096     6.002    hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r
    SLICE_X5Y179         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.055     6.057 r  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__0/O
                         net (fo=1, routed)           0.038     6.095    hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__0_n_0
    SLICE_X5Y179         FDRE                                         r  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.925    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.969 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.558     5.527    hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X5Y179         FDRE                                         r  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism              0.393     5.920    
    SLICE_X5Y179         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     6.021    hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                         -6.021    
                         arrival time                           6.095    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hardware_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_hardware_clk_wiz_0_0 rise@0.000ns - clk_out1_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.163ns (42.338%)  route 0.222ns (57.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    5.788ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Net Delay (Source):      2.278ns (routing 1.094ns, distribution 1.184ns)
  Clock Net Delay (Destination): 2.584ns (routing 1.190ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.471    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.510 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.278     5.788    <hidden>
    SLICE_X7Y177         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y177         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     5.899 r  <hidden>
                         net (fo=8, routed)           0.184     6.083    hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/m_axi_arready
    SLICE_X5Y180         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     6.135 r  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state[1]_i_1/O
                         net (fo=1, routed)           0.038     6.173    hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state[1]_i_1_n_0
    SLICE_X5Y180         FDRE                                         r  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.925    hardware_i/clk_wiz/inst/clk_out1_hardware_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.969 r  hardware_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1157, routed)        2.584     5.553    hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X5Y180         FDRE                                         r  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]/C
                         clock pessimism              0.445     5.998    
    SLICE_X5Y180         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.101     6.099    hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.099    
                         arrival time                           6.173    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_hardware_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     SRL16E/CLK          n/a            1.524         10.000      8.476      SLICE_X4Y170  hardware_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     BUFGCE/I            n/a            1.379         10.000      8.621      BUFGCE_X0Y12  hardware_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCM_X0Y0     hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X7Y180  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.slow_aclk_div2_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X5Y180  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X5Y180  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X5Y180  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X6Y152  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[45]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X6Y152  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[46]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X5Y153  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[47]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X4Y170  hardware_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X4Y170  hardware_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X7Y180  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.slow_aclk_div2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X7Y180  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.slow_aclk_div2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X5Y180  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X5Y180  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X5Y180  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X5Y180  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X5Y180  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X5Y180  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X4Y170  hardware_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X4Y170  hardware_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X7Y180  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.slow_aclk_div2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X7Y180  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.slow_aclk_div2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X5Y180  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X5Y180  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X5Y180  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X5Y180  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X5Y180  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X5Y180  hardware_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_hardware_clk_wiz_0_0
  To Clock:  clk_out2_hardware_clk_wiz_0_0

Setup :           47  Failing Endpoints,  Worst Slack       -2.660ns,  Total Violation      -45.585ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.900ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.660ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.451ns  (logic 3.058ns (41.041%)  route 4.393ns (58.959%))
  Logic Levels:           23  (CARRY8=13 LUT1=1 LUT2=1 LUT3=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.662ns = ( 11.662 - 5.000 ) 
    Source Clock Delay      (SCD):    6.552ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.577ns (routing 1.687ns, distribution 1.890ns)
  Clock Net Delay (Destination): 3.148ns (routing 1.539ns, distribution 1.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.577     6.552    hardware_i/divider_pwm/inst/clk_in
    SLICE_X50Y208        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y208        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     6.666 r  hardware_i/divider_pwm/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.392     7.058    hardware_i/divider_pwm/inst/counter[6]
    SLICE_X49Y208        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     7.290 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     7.320    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     7.413 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.640     8.053    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X48Y207        LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.199     8.252 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.225     8.477    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2_n_0
    SLICE_X48Y207        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137     8.614 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.012     8.626    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10_n_0
    SLICE_X48Y207        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     8.797 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.827    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X48Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     8.941 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/O[3]
                         net (fo=4, routed)           0.463     9.404    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_12
    SLICE_X50Y208        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.056     9.460 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_19/O
                         net (fo=2, routed)           0.126     9.586    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_19_n_0
    SLICE_X50Y207        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.082     9.668 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_4/O
                         net (fo=1, routed)           0.529    10.197    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_4_n_0
    SLICE_X47Y206        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.133    10.330 r  hardware_i/divider_pwm/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030    10.360    hardware_i/divider_pwm/inst/counter0__171_carry__0_n_0
    SLICE_X47Y207        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    10.425 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030    10.455    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X47Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157    10.612 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[6]
                         net (fo=8, routed)           0.285    10.897    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_9
    SLICE_X48Y209        LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.199    11.096 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_2/O
                         net (fo=2, routed)           0.225    11.321    hardware_i/divider_pwm/inst/counter0__248_carry_i_2_n_0
    SLICE_X48Y209        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137    11.458 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_6/O
                         net (fo=1, routed)           0.012    11.470    hardware_i/divider_pwm/inst/counter0__248_carry_i_6_n_0
    SLICE_X48Y209        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171    11.641 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.062    11.703    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X48Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106    11.809 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[1]
                         net (fo=3, routed)           0.308    12.117    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_14
    SLICE_X48Y211        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137    12.254 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_3/O
                         net (fo=1, routed)           0.012    12.266    hardware_i/divider_pwm/inst/counter0__282_carry_i_3_n_0
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[7])
                                                      0.116    12.382 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[7]
                         net (fo=1, routed)           0.451    12.833    hardware_i/divider_pwm/inst/counter0__282_carry_n_8
    SLICE_X49Y211        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.153    12.986 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1/O
                         net (fo=1, routed)           0.015    13.001    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1_n_0
    SLICE_X49Y211        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172    13.173 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/CO[7]
                         net (fo=1, routed)           0.030    13.203    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_0
    SLICE_X49Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078    13.281 f  hardware_i/divider_pwm/inst/counter0__306_carry__1/O[0]
                         net (fo=1, routed)           0.254    13.535    hardware_i/divider_pwm/inst/counter0__306_carry__1_n_15
    SLICE_X50Y210        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057    13.592 r  hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1/O
                         net (fo=1, routed)           0.011    13.603    hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1_n_0
    SLICE_X50Y210        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[4])
                                                      0.096    13.699 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.151    13.850    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X51Y210        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083    13.933 r  hardware_i/divider_pwm/inst/counter[8]_i_1/O
                         net (fo=1, routed)           0.070    14.003    hardware_i/divider_pwm/inst/p_0_in[8]
    SLICE_X51Y210        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.148    11.662    hardware_i/divider_pwm/inst/clk_in
    SLICE_X51Y210        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[8]/C
                         clock pessimism             -0.301    11.361    
                         clock uncertainty           -0.062    11.299    
    SLICE_X51Y210        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.044    11.343    hardware_i/divider_pwm/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         11.343    
                         arrival time                         -14.003    
  -------------------------------------------------------------------
                         slack                                 -2.660    

Slack (VIOLATED) :        -2.653ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.444ns  (logic 3.057ns (41.067%)  route 4.387ns (58.933%))
  Logic Levels:           23  (CARRY8=13 LUT1=1 LUT2=1 LUT3=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.662ns = ( 11.662 - 5.000 ) 
    Source Clock Delay      (SCD):    6.552ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.577ns (routing 1.687ns, distribution 1.890ns)
  Clock Net Delay (Destination): 3.148ns (routing 1.539ns, distribution 1.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.577     6.552    hardware_i/divider_pwm/inst/clk_in
    SLICE_X50Y208        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y208        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     6.666 r  hardware_i/divider_pwm/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.392     7.058    hardware_i/divider_pwm/inst/counter[6]
    SLICE_X49Y208        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     7.290 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     7.320    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     7.413 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.640     8.053    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X48Y207        LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.199     8.252 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.225     8.477    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2_n_0
    SLICE_X48Y207        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137     8.614 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.012     8.626    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10_n_0
    SLICE_X48Y207        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     8.797 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.827    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X48Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     8.941 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/O[3]
                         net (fo=4, routed)           0.463     9.404    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_12
    SLICE_X50Y208        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.056     9.460 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_19/O
                         net (fo=2, routed)           0.126     9.586    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_19_n_0
    SLICE_X50Y207        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.082     9.668 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_4/O
                         net (fo=1, routed)           0.529    10.197    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_4_n_0
    SLICE_X47Y206        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.133    10.330 r  hardware_i/divider_pwm/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030    10.360    hardware_i/divider_pwm/inst/counter0__171_carry__0_n_0
    SLICE_X47Y207        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    10.425 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030    10.455    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X47Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157    10.612 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[6]
                         net (fo=8, routed)           0.285    10.897    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_9
    SLICE_X48Y209        LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.199    11.096 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_2/O
                         net (fo=2, routed)           0.225    11.321    hardware_i/divider_pwm/inst/counter0__248_carry_i_2_n_0
    SLICE_X48Y209        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137    11.458 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_6/O
                         net (fo=1, routed)           0.012    11.470    hardware_i/divider_pwm/inst/counter0__248_carry_i_6_n_0
    SLICE_X48Y209        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171    11.641 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.062    11.703    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X48Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106    11.809 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[1]
                         net (fo=3, routed)           0.308    12.117    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_14
    SLICE_X48Y211        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137    12.254 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_3/O
                         net (fo=1, routed)           0.012    12.266    hardware_i/divider_pwm/inst/counter0__282_carry_i_3_n_0
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[7])
                                                      0.116    12.382 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[7]
                         net (fo=1, routed)           0.451    12.833    hardware_i/divider_pwm/inst/counter0__282_carry_n_8
    SLICE_X49Y211        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.153    12.986 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1/O
                         net (fo=1, routed)           0.015    13.001    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1_n_0
    SLICE_X49Y211        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172    13.173 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/CO[7]
                         net (fo=1, routed)           0.030    13.203    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_0
    SLICE_X49Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078    13.281 f  hardware_i/divider_pwm/inst/counter0__306_carry__1/O[0]
                         net (fo=1, routed)           0.254    13.535    hardware_i/divider_pwm/inst/counter0__306_carry__1_n_15
    SLICE_X50Y210        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057    13.592 r  hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1/O
                         net (fo=1, routed)           0.011    13.603    hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1_n_0
    SLICE_X50Y210        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[4])
                                                      0.096    13.699 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.149    13.848    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X51Y210        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.082    13.930 r  hardware_i/divider_pwm/inst/counter[14]_i_1/O
                         net (fo=1, routed)           0.066    13.996    hardware_i/divider_pwm/inst/p_0_in[14]
    SLICE_X51Y210        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.148    11.662    hardware_i/divider_pwm/inst/clk_in
    SLICE_X51Y210        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[14]/C
                         clock pessimism             -0.301    11.361    
                         clock uncertainty           -0.062    11.299    
    SLICE_X51Y210        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.044    11.343    hardware_i/divider_pwm/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         11.343    
                         arrival time                         -13.996    
  -------------------------------------------------------------------
                         slack                                 -2.653    

Slack (VIOLATED) :        -2.626ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.615ns  (logic 3.119ns (40.959%)  route 4.496ns (59.041%))
  Logic Levels:           23  (CARRY8=13 LUT1=1 LUT2=1 LUT3=5 LUT4=2 LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.756ns = ( 11.756 - 5.000 ) 
    Source Clock Delay      (SCD):    6.448ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.473ns (routing 1.687ns, distribution 1.786ns)
  Clock Net Delay (Destination): 3.242ns (routing 1.539ns, distribution 1.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.473     6.448    hardware_i/divider_pwm/inst/clk_in
    SLICE_X49Y209        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y209        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.561 r  hardware_i/divider_pwm/inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.332     6.893    hardware_i/divider_pwm/inst/counter[3]
    SLICE_X49Y208        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.230     7.123 f  hardware_i/divider_pwm/inst/counter1_carry/O[4]
                         net (fo=23, routed)          0.784     7.907    hardware_i/divider_pwm/inst/counter1[5]
    SLICE_X48Y206        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.099     8.006 r  hardware_i/divider_pwm/inst/counter0__0_carry_i_2/O
                         net (fo=2, routed)           0.203     8.209    hardware_i/divider_pwm/inst/counter0__0_carry_i_2_n_0
    SLICE_X48Y206        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.226     8.435 r  hardware_i/divider_pwm/inst/counter0__0_carry_i_7/O
                         net (fo=1, routed)           0.012     8.447    hardware_i/divider_pwm/inst/counter0__0_carry_i_7_n_0
    SLICE_X48Y206        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     8.618 r  hardware_i/divider_pwm/inst/counter0__0_carry/CO[7]
                         net (fo=1, routed)           0.030     8.648    hardware_i/divider_pwm/inst/counter0__0_carry_n_0
    SLICE_X48Y207        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.713 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.743    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X48Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     8.857 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/O[3]
                         net (fo=4, routed)           0.463     9.320    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_12
    SLICE_X50Y208        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.056     9.376 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_19/O
                         net (fo=2, routed)           0.126     9.502    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_19_n_0
    SLICE_X50Y207        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.082     9.584 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_4/O
                         net (fo=1, routed)           0.529    10.113    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_4_n_0
    SLICE_X47Y206        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.133    10.246 r  hardware_i/divider_pwm/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030    10.276    hardware_i/divider_pwm/inst/counter0__171_carry__0_n_0
    SLICE_X47Y207        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    10.341 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030    10.371    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X47Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157    10.528 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[6]
                         net (fo=8, routed)           0.285    10.813    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_9
    SLICE_X48Y209        LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.199    11.012 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_2/O
                         net (fo=2, routed)           0.225    11.237    hardware_i/divider_pwm/inst/counter0__248_carry_i_2_n_0
    SLICE_X48Y209        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137    11.374 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_6/O
                         net (fo=1, routed)           0.012    11.386    hardware_i/divider_pwm/inst/counter0__248_carry_i_6_n_0
    SLICE_X48Y209        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171    11.557 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.062    11.619    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X48Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106    11.725 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[1]
                         net (fo=3, routed)           0.308    12.033    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_14
    SLICE_X48Y211        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137    12.170 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_3/O
                         net (fo=1, routed)           0.012    12.182    hardware_i/divider_pwm/inst/counter0__282_carry_i_3_n_0
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[7])
                                                      0.116    12.298 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[7]
                         net (fo=1, routed)           0.451    12.749    hardware_i/divider_pwm/inst/counter0__282_carry_n_8
    SLICE_X49Y211        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.153    12.902 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1/O
                         net (fo=1, routed)           0.015    12.917    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1_n_0
    SLICE_X49Y211        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172    13.089 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/CO[7]
                         net (fo=1, routed)           0.030    13.119    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_0
    SLICE_X49Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078    13.197 f  hardware_i/divider_pwm/inst/counter0__306_carry__1/O[0]
                         net (fo=1, routed)           0.254    13.451    hardware_i/divider_pwm/inst/counter0__306_carry__1_n_15
    SLICE_X50Y210        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057    13.508 r  hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1/O
                         net (fo=1, routed)           0.011    13.519    hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1_n_0
    SLICE_X50Y210        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[4])
                                                      0.096    13.615 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.196    13.811    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X50Y208        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.186    13.997 r  hardware_i/divider_pwm/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.066    14.063    hardware_i/divider_pwm/inst/p_0_in[6]
    SLICE_X50Y208        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.242    11.756    hardware_i/divider_pwm/inst/clk_in
    SLICE_X50Y208        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[6]/C
                         clock pessimism             -0.301    11.455    
                         clock uncertainty           -0.062    11.393    
    SLICE_X50Y208        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.044    11.437    hardware_i/divider_pwm/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         11.437    
                         arrival time                         -14.063    
  -------------------------------------------------------------------
                         slack                                 -2.626    

Slack (VIOLATED) :        -2.623ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.502ns  (logic 3.113ns (41.496%)  route 4.389ns (58.504%))
  Logic Levels:           23  (CARRY8=13 LUT1=1 LUT2=1 LUT3=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.751ns = ( 11.751 - 5.000 ) 
    Source Clock Delay      (SCD):    6.552ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.577ns (routing 1.687ns, distribution 1.890ns)
  Clock Net Delay (Destination): 3.237ns (routing 1.539ns, distribution 1.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.577     6.552    hardware_i/divider_pwm/inst/clk_in
    SLICE_X50Y208        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y208        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     6.666 r  hardware_i/divider_pwm/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.392     7.058    hardware_i/divider_pwm/inst/counter[6]
    SLICE_X49Y208        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     7.290 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     7.320    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     7.413 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.640     8.053    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X48Y207        LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.199     8.252 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.225     8.477    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2_n_0
    SLICE_X48Y207        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137     8.614 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.012     8.626    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10_n_0
    SLICE_X48Y207        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     8.797 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.827    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X48Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     8.941 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/O[3]
                         net (fo=4, routed)           0.463     9.404    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_12
    SLICE_X50Y208        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.056     9.460 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_19/O
                         net (fo=2, routed)           0.126     9.586    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_19_n_0
    SLICE_X50Y207        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.082     9.668 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_4/O
                         net (fo=1, routed)           0.529    10.197    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_4_n_0
    SLICE_X47Y206        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.133    10.330 r  hardware_i/divider_pwm/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030    10.360    hardware_i/divider_pwm/inst/counter0__171_carry__0_n_0
    SLICE_X47Y207        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    10.425 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030    10.455    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X47Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157    10.612 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[6]
                         net (fo=8, routed)           0.285    10.897    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_9
    SLICE_X48Y209        LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.199    11.096 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_2/O
                         net (fo=2, routed)           0.225    11.321    hardware_i/divider_pwm/inst/counter0__248_carry_i_2_n_0
    SLICE_X48Y209        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137    11.458 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_6/O
                         net (fo=1, routed)           0.012    11.470    hardware_i/divider_pwm/inst/counter0__248_carry_i_6_n_0
    SLICE_X48Y209        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171    11.641 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.062    11.703    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X48Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106    11.809 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[1]
                         net (fo=3, routed)           0.308    12.117    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_14
    SLICE_X48Y211        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137    12.254 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_3/O
                         net (fo=1, routed)           0.012    12.266    hardware_i/divider_pwm/inst/counter0__282_carry_i_3_n_0
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[7])
                                                      0.116    12.382 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[7]
                         net (fo=1, routed)           0.451    12.833    hardware_i/divider_pwm/inst/counter0__282_carry_n_8
    SLICE_X49Y211        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.153    12.986 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1/O
                         net (fo=1, routed)           0.015    13.001    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1_n_0
    SLICE_X49Y211        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172    13.173 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/CO[7]
                         net (fo=1, routed)           0.030    13.203    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_0
    SLICE_X49Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078    13.281 f  hardware_i/divider_pwm/inst/counter0__306_carry__1/O[0]
                         net (fo=1, routed)           0.254    13.535    hardware_i/divider_pwm/inst/counter0__306_carry__1_n_15
    SLICE_X50Y210        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057    13.592 r  hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1/O
                         net (fo=1, routed)           0.011    13.603    hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1_n_0
    SLICE_X50Y210        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[4])
                                                      0.096    13.699 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.154    13.853    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X50Y211        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.138    13.991 r  hardware_i/divider_pwm/inst/counter[10]_i_1/O
                         net (fo=1, routed)           0.063    14.054    hardware_i/divider_pwm/inst/p_0_in[10]
    SLICE_X50Y211        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.237    11.751    hardware_i/divider_pwm/inst/clk_in
    SLICE_X50Y211        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[10]/C
                         clock pessimism             -0.302    11.449    
                         clock uncertainty           -0.062    11.387    
    SLICE_X50Y211        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.044    11.431    hardware_i/divider_pwm/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         11.431    
                         arrival time                         -14.054    
  -------------------------------------------------------------------
                         slack                                 -2.623    

Slack (VIOLATED) :        -2.618ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.411ns  (logic 3.065ns (41.357%)  route 4.346ns (58.643%))
  Logic Levels:           23  (CARRY8=13 LUT1=1 LUT2=1 LUT3=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.662ns = ( 11.662 - 5.000 ) 
    Source Clock Delay      (SCD):    6.552ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.577ns (routing 1.687ns, distribution 1.890ns)
  Clock Net Delay (Destination): 3.148ns (routing 1.539ns, distribution 1.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.577     6.552    hardware_i/divider_pwm/inst/clk_in
    SLICE_X50Y208        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y208        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     6.666 r  hardware_i/divider_pwm/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.392     7.058    hardware_i/divider_pwm/inst/counter[6]
    SLICE_X49Y208        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     7.290 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     7.320    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     7.413 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.640     8.053    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X48Y207        LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.199     8.252 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.225     8.477    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2_n_0
    SLICE_X48Y207        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137     8.614 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.012     8.626    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10_n_0
    SLICE_X48Y207        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     8.797 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.827    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X48Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     8.941 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/O[3]
                         net (fo=4, routed)           0.463     9.404    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_12
    SLICE_X50Y208        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.056     9.460 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_19/O
                         net (fo=2, routed)           0.126     9.586    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_19_n_0
    SLICE_X50Y207        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.082     9.668 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_4/O
                         net (fo=1, routed)           0.529    10.197    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_4_n_0
    SLICE_X47Y206        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.133    10.330 r  hardware_i/divider_pwm/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030    10.360    hardware_i/divider_pwm/inst/counter0__171_carry__0_n_0
    SLICE_X47Y207        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    10.425 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030    10.455    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X47Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157    10.612 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[6]
                         net (fo=8, routed)           0.285    10.897    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_9
    SLICE_X48Y209        LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.199    11.096 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_2/O
                         net (fo=2, routed)           0.225    11.321    hardware_i/divider_pwm/inst/counter0__248_carry_i_2_n_0
    SLICE_X48Y209        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137    11.458 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_6/O
                         net (fo=1, routed)           0.012    11.470    hardware_i/divider_pwm/inst/counter0__248_carry_i_6_n_0
    SLICE_X48Y209        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171    11.641 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.062    11.703    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X48Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106    11.809 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[1]
                         net (fo=3, routed)           0.308    12.117    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_14
    SLICE_X48Y211        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137    12.254 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_3/O
                         net (fo=1, routed)           0.012    12.266    hardware_i/divider_pwm/inst/counter0__282_carry_i_3_n_0
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[7])
                                                      0.116    12.382 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[7]
                         net (fo=1, routed)           0.451    12.833    hardware_i/divider_pwm/inst/counter0__282_carry_n_8
    SLICE_X49Y211        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.153    12.986 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1/O
                         net (fo=1, routed)           0.015    13.001    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1_n_0
    SLICE_X49Y211        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172    13.173 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/CO[7]
                         net (fo=1, routed)           0.030    13.203    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_0
    SLICE_X49Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078    13.281 f  hardware_i/divider_pwm/inst/counter0__306_carry__1/O[0]
                         net (fo=1, routed)           0.254    13.535    hardware_i/divider_pwm/inst/counter0__306_carry__1_n_15
    SLICE_X50Y210        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057    13.592 r  hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1/O
                         net (fo=1, routed)           0.011    13.603    hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1_n_0
    SLICE_X50Y210        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[4])
                                                      0.096    13.699 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.149    13.848    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X51Y210        LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.090    13.938 r  hardware_i/divider_pwm/inst/counter[15]_i_1/O
                         net (fo=1, routed)           0.025    13.963    hardware_i/divider_pwm/inst/p_0_in[15]
    SLICE_X51Y210        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.148    11.662    hardware_i/divider_pwm/inst/clk_in
    SLICE_X51Y210        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[15]/C
                         clock pessimism             -0.301    11.361    
                         clock uncertainty           -0.062    11.299    
    SLICE_X51Y210        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.046    11.345    hardware_i/divider_pwm/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         11.345    
                         arrival time                         -13.963    
  -------------------------------------------------------------------
                         slack                                 -2.618    

Slack (VIOLATED) :        -2.616ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 3.063ns (41.342%)  route 4.346ns (58.658%))
  Logic Levels:           23  (CARRY8=13 LUT1=1 LUT2=1 LUT3=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.662ns = ( 11.662 - 5.000 ) 
    Source Clock Delay      (SCD):    6.552ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.577ns (routing 1.687ns, distribution 1.890ns)
  Clock Net Delay (Destination): 3.148ns (routing 1.539ns, distribution 1.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.577     6.552    hardware_i/divider_pwm/inst/clk_in
    SLICE_X50Y208        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y208        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     6.666 r  hardware_i/divider_pwm/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.392     7.058    hardware_i/divider_pwm/inst/counter[6]
    SLICE_X49Y208        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     7.290 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     7.320    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     7.413 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.640     8.053    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X48Y207        LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.199     8.252 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.225     8.477    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2_n_0
    SLICE_X48Y207        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137     8.614 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.012     8.626    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10_n_0
    SLICE_X48Y207        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     8.797 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.827    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X48Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     8.941 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/O[3]
                         net (fo=4, routed)           0.463     9.404    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_12
    SLICE_X50Y208        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.056     9.460 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_19/O
                         net (fo=2, routed)           0.126     9.586    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_19_n_0
    SLICE_X50Y207        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.082     9.668 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_4/O
                         net (fo=1, routed)           0.529    10.197    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_4_n_0
    SLICE_X47Y206        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.133    10.330 r  hardware_i/divider_pwm/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030    10.360    hardware_i/divider_pwm/inst/counter0__171_carry__0_n_0
    SLICE_X47Y207        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    10.425 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030    10.455    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X47Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157    10.612 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[6]
                         net (fo=8, routed)           0.285    10.897    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_9
    SLICE_X48Y209        LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.199    11.096 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_2/O
                         net (fo=2, routed)           0.225    11.321    hardware_i/divider_pwm/inst/counter0__248_carry_i_2_n_0
    SLICE_X48Y209        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137    11.458 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_6/O
                         net (fo=1, routed)           0.012    11.470    hardware_i/divider_pwm/inst/counter0__248_carry_i_6_n_0
    SLICE_X48Y209        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171    11.641 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.062    11.703    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X48Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106    11.809 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[1]
                         net (fo=3, routed)           0.308    12.117    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_14
    SLICE_X48Y211        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137    12.254 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_3/O
                         net (fo=1, routed)           0.012    12.266    hardware_i/divider_pwm/inst/counter0__282_carry_i_3_n_0
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[7])
                                                      0.116    12.382 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[7]
                         net (fo=1, routed)           0.451    12.833    hardware_i/divider_pwm/inst/counter0__282_carry_n_8
    SLICE_X49Y211        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.153    12.986 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1/O
                         net (fo=1, routed)           0.015    13.001    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1_n_0
    SLICE_X49Y211        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172    13.173 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/CO[7]
                         net (fo=1, routed)           0.030    13.203    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_0
    SLICE_X49Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078    13.281 f  hardware_i/divider_pwm/inst/counter0__306_carry__1/O[0]
                         net (fo=1, routed)           0.254    13.535    hardware_i/divider_pwm/inst/counter0__306_carry__1_n_15
    SLICE_X50Y210        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057    13.592 r  hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1/O
                         net (fo=1, routed)           0.011    13.603    hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1_n_0
    SLICE_X50Y210        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[4])
                                                      0.096    13.699 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.151    13.850    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X51Y210        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.088    13.938 r  hardware_i/divider_pwm/inst/counter[9]_i_1/O
                         net (fo=1, routed)           0.023    13.961    hardware_i/divider_pwm/inst/p_0_in[9]
    SLICE_X51Y210        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.148    11.662    hardware_i/divider_pwm/inst/clk_in
    SLICE_X51Y210        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[9]/C
                         clock pessimism             -0.301    11.361    
                         clock uncertainty           -0.062    11.299    
    SLICE_X51Y210        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.046    11.345    hardware_i/divider_pwm/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         11.345    
                         arrival time                         -13.961    
  -------------------------------------------------------------------
                         slack                                 -2.616    

Slack (VIOLATED) :        -2.586ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.577ns  (logic 3.122ns (41.204%)  route 4.455ns (58.796%))
  Logic Levels:           23  (CARRY8=13 LUT1=1 LUT2=1 LUT3=5 LUT4=2 LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.756ns = ( 11.756 - 5.000 ) 
    Source Clock Delay      (SCD):    6.448ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.473ns (routing 1.687ns, distribution 1.786ns)
  Clock Net Delay (Destination): 3.242ns (routing 1.539ns, distribution 1.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.473     6.448    hardware_i/divider_pwm/inst/clk_in
    SLICE_X49Y209        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y209        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.561 r  hardware_i/divider_pwm/inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.332     6.893    hardware_i/divider_pwm/inst/counter[3]
    SLICE_X49Y208        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.230     7.123 f  hardware_i/divider_pwm/inst/counter1_carry/O[4]
                         net (fo=23, routed)          0.784     7.907    hardware_i/divider_pwm/inst/counter1[5]
    SLICE_X48Y206        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.099     8.006 r  hardware_i/divider_pwm/inst/counter0__0_carry_i_2/O
                         net (fo=2, routed)           0.203     8.209    hardware_i/divider_pwm/inst/counter0__0_carry_i_2_n_0
    SLICE_X48Y206        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.226     8.435 r  hardware_i/divider_pwm/inst/counter0__0_carry_i_7/O
                         net (fo=1, routed)           0.012     8.447    hardware_i/divider_pwm/inst/counter0__0_carry_i_7_n_0
    SLICE_X48Y206        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     8.618 r  hardware_i/divider_pwm/inst/counter0__0_carry/CO[7]
                         net (fo=1, routed)           0.030     8.648    hardware_i/divider_pwm/inst/counter0__0_carry_n_0
    SLICE_X48Y207        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.713 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.743    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X48Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     8.857 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/O[3]
                         net (fo=4, routed)           0.463     9.320    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_12
    SLICE_X50Y208        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.056     9.376 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_19/O
                         net (fo=2, routed)           0.126     9.502    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_19_n_0
    SLICE_X50Y207        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.082     9.584 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_4/O
                         net (fo=1, routed)           0.529    10.113    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_4_n_0
    SLICE_X47Y206        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.133    10.246 r  hardware_i/divider_pwm/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030    10.276    hardware_i/divider_pwm/inst/counter0__171_carry__0_n_0
    SLICE_X47Y207        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    10.341 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030    10.371    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X47Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157    10.528 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[6]
                         net (fo=8, routed)           0.285    10.813    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_9
    SLICE_X48Y209        LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.199    11.012 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_2/O
                         net (fo=2, routed)           0.225    11.237    hardware_i/divider_pwm/inst/counter0__248_carry_i_2_n_0
    SLICE_X48Y209        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137    11.374 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_6/O
                         net (fo=1, routed)           0.012    11.386    hardware_i/divider_pwm/inst/counter0__248_carry_i_6_n_0
    SLICE_X48Y209        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171    11.557 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.062    11.619    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X48Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106    11.725 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[1]
                         net (fo=3, routed)           0.308    12.033    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_14
    SLICE_X48Y211        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137    12.170 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_3/O
                         net (fo=1, routed)           0.012    12.182    hardware_i/divider_pwm/inst/counter0__282_carry_i_3_n_0
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[7])
                                                      0.116    12.298 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[7]
                         net (fo=1, routed)           0.451    12.749    hardware_i/divider_pwm/inst/counter0__282_carry_n_8
    SLICE_X49Y211        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.153    12.902 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1/O
                         net (fo=1, routed)           0.015    12.917    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1_n_0
    SLICE_X49Y211        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172    13.089 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/CO[7]
                         net (fo=1, routed)           0.030    13.119    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_0
    SLICE_X49Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078    13.197 f  hardware_i/divider_pwm/inst/counter0__306_carry__1/O[0]
                         net (fo=1, routed)           0.254    13.451    hardware_i/divider_pwm/inst/counter0__306_carry__1_n_15
    SLICE_X50Y210        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057    13.508 r  hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1/O
                         net (fo=1, routed)           0.011    13.519    hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1_n_0
    SLICE_X50Y210        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[4])
                                                      0.096    13.615 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.196    13.811    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X50Y208        LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.189    14.000 r  hardware_i/divider_pwm/inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.025    14.025    hardware_i/divider_pwm/inst/p_0_in[7]
    SLICE_X50Y208        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.242    11.756    hardware_i/divider_pwm/inst/clk_in
    SLICE_X50Y208        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[7]/C
                         clock pessimism             -0.301    11.455    
                         clock uncertainty           -0.062    11.393    
    SLICE_X50Y208        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.046    11.439    hardware_i/divider_pwm/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         11.439    
                         arrival time                         -14.025    
  -------------------------------------------------------------------
                         slack                                 -2.586    

Slack (VIOLATED) :        -2.585ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.466ns  (logic 3.113ns (41.696%)  route 4.353ns (58.304%))
  Logic Levels:           23  (CARRY8=13 LUT1=1 LUT2=1 LUT3=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.751ns = ( 11.751 - 5.000 ) 
    Source Clock Delay      (SCD):    6.552ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.577ns (routing 1.687ns, distribution 1.890ns)
  Clock Net Delay (Destination): 3.237ns (routing 1.539ns, distribution 1.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.577     6.552    hardware_i/divider_pwm/inst/clk_in
    SLICE_X50Y208        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y208        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     6.666 r  hardware_i/divider_pwm/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.392     7.058    hardware_i/divider_pwm/inst/counter[6]
    SLICE_X49Y208        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     7.290 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     7.320    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     7.413 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.640     8.053    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X48Y207        LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.199     8.252 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.225     8.477    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2_n_0
    SLICE_X48Y207        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137     8.614 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.012     8.626    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10_n_0
    SLICE_X48Y207        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     8.797 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.827    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X48Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     8.941 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/O[3]
                         net (fo=4, routed)           0.463     9.404    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_12
    SLICE_X50Y208        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.056     9.460 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_19/O
                         net (fo=2, routed)           0.126     9.586    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_19_n_0
    SLICE_X50Y207        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.082     9.668 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_4/O
                         net (fo=1, routed)           0.529    10.197    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_4_n_0
    SLICE_X47Y206        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.133    10.330 r  hardware_i/divider_pwm/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030    10.360    hardware_i/divider_pwm/inst/counter0__171_carry__0_n_0
    SLICE_X47Y207        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    10.425 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030    10.455    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X47Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157    10.612 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[6]
                         net (fo=8, routed)           0.285    10.897    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_9
    SLICE_X48Y209        LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.199    11.096 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_2/O
                         net (fo=2, routed)           0.225    11.321    hardware_i/divider_pwm/inst/counter0__248_carry_i_2_n_0
    SLICE_X48Y209        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137    11.458 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_6/O
                         net (fo=1, routed)           0.012    11.470    hardware_i/divider_pwm/inst/counter0__248_carry_i_6_n_0
    SLICE_X48Y209        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171    11.641 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.062    11.703    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X48Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106    11.809 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[1]
                         net (fo=3, routed)           0.308    12.117    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_14
    SLICE_X48Y211        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137    12.254 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_3/O
                         net (fo=1, routed)           0.012    12.266    hardware_i/divider_pwm/inst/counter0__282_carry_i_3_n_0
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[7])
                                                      0.116    12.382 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[7]
                         net (fo=1, routed)           0.451    12.833    hardware_i/divider_pwm/inst/counter0__282_carry_n_8
    SLICE_X49Y211        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.153    12.986 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1/O
                         net (fo=1, routed)           0.015    13.001    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1_n_0
    SLICE_X49Y211        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172    13.173 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/CO[7]
                         net (fo=1, routed)           0.030    13.203    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_0
    SLICE_X49Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078    13.281 f  hardware_i/divider_pwm/inst/counter0__306_carry__1/O[0]
                         net (fo=1, routed)           0.254    13.535    hardware_i/divider_pwm/inst/counter0__306_carry__1_n_15
    SLICE_X50Y210        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057    13.592 r  hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1/O
                         net (fo=1, routed)           0.011    13.603    hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1_n_0
    SLICE_X50Y210        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[4])
                                                      0.096    13.699 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.154    13.853    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X50Y211        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.138    13.991 r  hardware_i/divider_pwm/inst/counter[11]_i_1/O
                         net (fo=1, routed)           0.027    14.018    hardware_i/divider_pwm/inst/p_0_in[11]
    SLICE_X50Y211        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.237    11.751    hardware_i/divider_pwm/inst/clk_in
    SLICE_X50Y211        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[11]/C
                         clock pessimism             -0.302    11.449    
                         clock uncertainty           -0.062    11.387    
    SLICE_X50Y211        FDCE (Setup_EFF2_SLICEL_C_D)
                                                      0.046    11.433    hardware_i/divider_pwm/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         11.433    
                         arrival time                         -14.018    
  -------------------------------------------------------------------
                         slack                                 -2.585    

Slack (VIOLATED) :        -2.567ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.446ns  (logic 3.056ns (41.042%)  route 4.390ns (58.958%))
  Logic Levels:           23  (CARRY8=13 LUT1=1 LUT2=1 LUT3=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.751ns = ( 11.751 - 5.000 ) 
    Source Clock Delay      (SCD):    6.552ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.577ns (routing 1.687ns, distribution 1.890ns)
  Clock Net Delay (Destination): 3.237ns (routing 1.539ns, distribution 1.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.577     6.552    hardware_i/divider_pwm/inst/clk_in
    SLICE_X50Y208        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y208        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     6.666 r  hardware_i/divider_pwm/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.392     7.058    hardware_i/divider_pwm/inst/counter[6]
    SLICE_X49Y208        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     7.290 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     7.320    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     7.413 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.640     8.053    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X48Y207        LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.199     8.252 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.225     8.477    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2_n_0
    SLICE_X48Y207        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137     8.614 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.012     8.626    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10_n_0
    SLICE_X48Y207        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     8.797 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.827    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X48Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     8.941 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/O[3]
                         net (fo=4, routed)           0.463     9.404    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_12
    SLICE_X50Y208        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.056     9.460 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_19/O
                         net (fo=2, routed)           0.126     9.586    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_19_n_0
    SLICE_X50Y207        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.082     9.668 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_4/O
                         net (fo=1, routed)           0.529    10.197    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_4_n_0
    SLICE_X47Y206        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.133    10.330 r  hardware_i/divider_pwm/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030    10.360    hardware_i/divider_pwm/inst/counter0__171_carry__0_n_0
    SLICE_X47Y207        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    10.425 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030    10.455    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X47Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157    10.612 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[6]
                         net (fo=8, routed)           0.285    10.897    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_9
    SLICE_X48Y209        LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.199    11.096 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_2/O
                         net (fo=2, routed)           0.225    11.321    hardware_i/divider_pwm/inst/counter0__248_carry_i_2_n_0
    SLICE_X48Y209        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137    11.458 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_6/O
                         net (fo=1, routed)           0.012    11.470    hardware_i/divider_pwm/inst/counter0__248_carry_i_6_n_0
    SLICE_X48Y209        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171    11.641 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.062    11.703    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X48Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106    11.809 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[1]
                         net (fo=3, routed)           0.308    12.117    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_14
    SLICE_X48Y211        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137    12.254 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_3/O
                         net (fo=1, routed)           0.012    12.266    hardware_i/divider_pwm/inst/counter0__282_carry_i_3_n_0
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[7])
                                                      0.116    12.382 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[7]
                         net (fo=1, routed)           0.451    12.833    hardware_i/divider_pwm/inst/counter0__282_carry_n_8
    SLICE_X49Y211        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.153    12.986 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1/O
                         net (fo=1, routed)           0.015    13.001    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1_n_0
    SLICE_X49Y211        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172    13.173 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/CO[7]
                         net (fo=1, routed)           0.030    13.203    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_0
    SLICE_X49Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078    13.281 f  hardware_i/divider_pwm/inst/counter0__306_carry__1/O[0]
                         net (fo=1, routed)           0.254    13.535    hardware_i/divider_pwm/inst/counter0__306_carry__1_n_15
    SLICE_X50Y210        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057    13.592 r  hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1/O
                         net (fo=1, routed)           0.011    13.603    hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1_n_0
    SLICE_X50Y210        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[4])
                                                      0.096    13.699 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.149    13.848    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X50Y211        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081    13.929 r  hardware_i/divider_pwm/inst/counter[12]_i_1/O
                         net (fo=1, routed)           0.069    13.998    hardware_i/divider_pwm/inst/p_0_in[12]
    SLICE_X50Y211        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.237    11.751    hardware_i/divider_pwm/inst/clk_in
    SLICE_X50Y211        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[12]/C
                         clock pessimism             -0.302    11.449    
                         clock uncertainty           -0.062    11.387    
    SLICE_X50Y211        FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.044    11.431    hardware_i/divider_pwm/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         11.431    
                         arrival time                         -13.998    
  -------------------------------------------------------------------
                         slack                                 -2.567    

Slack (VIOLATED) :        -2.545ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.426ns  (logic 3.074ns (41.395%)  route 4.352ns (58.605%))
  Logic Levels:           23  (CARRY8=13 LUT1=1 LUT2=1 LUT3=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.751ns = ( 11.751 - 5.000 ) 
    Source Clock Delay      (SCD):    6.552ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.577ns (routing 1.687ns, distribution 1.890ns)
  Clock Net Delay (Destination): 3.237ns (routing 1.539ns, distribution 1.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.577     6.552    hardware_i/divider_pwm/inst/clk_in
    SLICE_X50Y208        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y208        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     6.666 r  hardware_i/divider_pwm/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.392     7.058    hardware_i/divider_pwm/inst/counter[6]
    SLICE_X49Y208        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     7.290 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     7.320    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     7.413 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.640     8.053    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X48Y207        LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.199     8.252 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.225     8.477    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2_n_0
    SLICE_X48Y207        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137     8.614 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.012     8.626    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10_n_0
    SLICE_X48Y207        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     8.797 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.827    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X48Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     8.941 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/O[3]
                         net (fo=4, routed)           0.463     9.404    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_12
    SLICE_X50Y208        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.056     9.460 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_19/O
                         net (fo=2, routed)           0.126     9.586    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_19_n_0
    SLICE_X50Y207        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.082     9.668 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_4/O
                         net (fo=1, routed)           0.529    10.197    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_4_n_0
    SLICE_X47Y206        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.133    10.330 r  hardware_i/divider_pwm/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030    10.360    hardware_i/divider_pwm/inst/counter0__171_carry__0_n_0
    SLICE_X47Y207        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    10.425 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030    10.455    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X47Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157    10.612 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[6]
                         net (fo=8, routed)           0.285    10.897    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_9
    SLICE_X48Y209        LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.199    11.096 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_2/O
                         net (fo=2, routed)           0.225    11.321    hardware_i/divider_pwm/inst/counter0__248_carry_i_2_n_0
    SLICE_X48Y209        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137    11.458 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_6/O
                         net (fo=1, routed)           0.012    11.470    hardware_i/divider_pwm/inst/counter0__248_carry_i_6_n_0
    SLICE_X48Y209        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171    11.641 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.062    11.703    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X48Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106    11.809 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[1]
                         net (fo=3, routed)           0.308    12.117    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_14
    SLICE_X48Y211        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137    12.254 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_3/O
                         net (fo=1, routed)           0.012    12.266    hardware_i/divider_pwm/inst/counter0__282_carry_i_3_n_0
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[7])
                                                      0.116    12.382 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[7]
                         net (fo=1, routed)           0.451    12.833    hardware_i/divider_pwm/inst/counter0__282_carry_n_8
    SLICE_X49Y211        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.153    12.986 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1/O
                         net (fo=1, routed)           0.015    13.001    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1_n_0
    SLICE_X49Y211        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172    13.173 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/CO[7]
                         net (fo=1, routed)           0.030    13.203    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_0
    SLICE_X49Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078    13.281 f  hardware_i/divider_pwm/inst/counter0__306_carry__1/O[0]
                         net (fo=1, routed)           0.254    13.535    hardware_i/divider_pwm/inst/counter0__306_carry__1_n_15
    SLICE_X50Y210        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057    13.592 r  hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1/O
                         net (fo=1, routed)           0.011    13.603    hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1_n_0
    SLICE_X50Y210        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[4])
                                                      0.096    13.699 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.149    13.848    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X50Y211        LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.099    13.947 r  hardware_i/divider_pwm/inst/counter[13]_i_1/O
                         net (fo=1, routed)           0.031    13.978    hardware_i/divider_pwm/inst/p_0_in[13]
    SLICE_X50Y211        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.237    11.751    hardware_i/divider_pwm/inst/clk_in
    SLICE_X50Y211        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[13]/C
                         clock pessimism             -0.302    11.449    
                         clock uncertainty           -0.062    11.387    
    SLICE_X50Y211        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.046    11.433    hardware_i/divider_pwm/inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         11.433    
                         arrival time                         -13.978    
  -------------------------------------------------------------------
                         slack                                 -2.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.114ns (47.107%)  route 0.128ns (52.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.642ns
    Source Clock Delay      (SCD):    6.823ns
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Net Delay (Source):      3.309ns (routing 1.539ns, distribution 1.770ns)
  Clock Net Delay (Destination): 3.667ns (routing 1.687ns, distribution 1.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.309     6.823    <hidden>
    SLICE_X37Y117        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     6.937 r  <hidden>
                         net (fo=1, routed)           0.128     7.065    <hidden>
    SLICE_X36Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.667     6.642    <hidden>
    SLICE_X36Y116        FDRE                                         r  <hidden>
                         clock pessimism              0.311     6.953    
    SLICE_X36Y116        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     7.055    <hidden>
  -------------------------------------------------------------------
                         required time                         -7.055    
                         arrival time                           7.065    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.163ns (54.153%)  route 0.138ns (45.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.675ns
    Source Clock Delay      (SCD):    6.863ns
    Clock Pessimism Removal (CPR):    -0.378ns
  Clock Net Delay (Source):      3.349ns (routing 1.539ns, distribution 1.810ns)
  Clock Net Delay (Destination): 3.700ns (routing 1.687ns, distribution 2.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.349     6.863    <hidden>
    SLICE_X25Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y118        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     6.975 r  <hidden>
                         net (fo=2, routed)           0.107     7.082    <hidden>
    SLICE_X26Y120        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.051     7.133 r  <hidden>
                         net (fo=1, routed)           0.031     7.164    <hidden>
    SLICE_X26Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.700     6.675    <hidden>
    SLICE_X26Y120        FDRE                                         r  <hidden>
                         clock pessimism              0.378     7.053    
    SLICE_X26Y120        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.101     7.154    <hidden>
  -------------------------------------------------------------------
                         required time                         -7.154    
                         arrival time                           7.164    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.112ns (47.458%)  route 0.124ns (52.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.862ns
    Source Clock Delay      (SCD):    7.042ns
    Clock Pessimism Removal (CPR):    -0.304ns
  Clock Net Delay (Source):      3.528ns (routing 1.539ns, distribution 1.989ns)
  Clock Net Delay (Destination): 3.887ns (routing 1.687ns, distribution 2.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.528     7.042    <hidden>
    SLICE_X1Y81          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     7.154 r  <hidden>
                         net (fo=1, routed)           0.124     7.278    <hidden>
    SLICE_X2Y81          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.887     6.862    <hidden>
    SLICE_X2Y81          FDRE                                         r  <hidden>
                         clock pessimism              0.304     7.166    
    SLICE_X2Y81          FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     7.268    <hidden>
  -------------------------------------------------------------------
                         required time                         -7.268    
                         arrival time                           7.278    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_d7404f79/u_71f6fd84/u_db8c5b29/u_0da1d434/u_bba05915/s_f5bc20bd_reg_0_31_56_69/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.112ns (57.436%)  route 0.083ns (42.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.829ns
    Source Clock Delay      (SCD):    6.995ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Net Delay (Source):      3.481ns (routing 1.539ns, distribution 1.942ns)
  Clock Net Delay (Destination): 3.854ns (routing 1.687ns, distribution 2.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.481     6.995    <hidden>
    SLICE_X21Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y118        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     7.107 r  <hidden>
                         net (fo=1, routed)           0.083     7.190    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_d7404f79/u_71f6fd84/u_db8c5b29/u_0da1d434/u_bba05915/s_f5bc20bd_reg_0_31_56_69/DIG0
    SLICE_X21Y117        RAMD32                                       r  hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_d7404f79/u_71f6fd84/u_db8c5b29/u_0da1d434/u_bba05915/s_f5bc20bd_reg_0_31_56_69/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.854     6.829    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_d7404f79/u_71f6fd84/u_db8c5b29/u_0da1d434/u_bba05915/s_f5bc20bd_reg_0_31_56_69/WCLK
    SLICE_X21Y117        RAMD32                                       r  hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_d7404f79/u_71f6fd84/u_db8c5b29/u_0da1d434/u_bba05915/s_f5bc20bd_reg_0_31_56_69/RAMG/CLK
                         clock pessimism              0.247     7.076    
    SLICE_X21Y117        RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.104     7.180    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_d7404f79/u_71f6fd84/u_db8c5b29/u_0da1d434/u_bba05915/s_f5bc20bd_reg_0_31_56_69/RAMG
  -------------------------------------------------------------------
                         required time                         -7.180    
                         arrival time                           7.190    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.112ns (46.281%)  route 0.130ns (53.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.503ns
    Source Clock Delay      (SCD):    6.690ns
    Clock Pessimism Removal (CPR):    -0.318ns
  Clock Net Delay (Source):      3.176ns (routing 1.539ns, distribution 1.637ns)
  Clock Net Delay (Destination): 3.528ns (routing 1.687ns, distribution 1.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.176     6.690    <hidden>
    SLICE_X52Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.112     6.802 r  <hidden>
                         net (fo=1, routed)           0.130     6.932    <hidden>
    SLICE_X52Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.528     6.503    <hidden>
    SLICE_X52Y88         FDRE                                         r  <hidden>
                         clock pessimism              0.318     6.821    
    SLICE_X52Y88         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     6.922    <hidden>
  -------------------------------------------------------------------
                         required time                         -6.922    
                         arrival time                           6.932    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.113ns (45.935%)  route 0.133ns (54.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.845ns
    Source Clock Delay      (SCD):    7.015ns
    Clock Pessimism Removal (CPR):    -0.304ns
  Clock Net Delay (Source):      3.501ns (routing 1.539ns, distribution 1.962ns)
  Clock Net Delay (Destination): 3.870ns (routing 1.687ns, distribution 2.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.501     7.015    <hidden>
    SLICE_X17Y107        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y107        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.113     7.128 r  <hidden>
                         net (fo=1, routed)           0.133     7.261    <hidden>
    SLICE_X16Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.870     6.845    <hidden>
    SLICE_X16Y106        FDRE                                         r  <hidden>
                         clock pessimism              0.304     7.149    
    SLICE_X16Y106        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     7.251    <hidden>
  -------------------------------------------------------------------
                         required time                         -7.251    
                         arrival time                           7.261    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_11f1f7fc/u_1ac255f8/g_296cb0f2[0].u_1d559690/u_bba05915/s_f5bc20bd_reg_0_3_56_69/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.111ns (46.058%)  route 0.130ns (53.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.840ns
    Source Clock Delay      (SCD):    7.017ns
    Clock Pessimism Removal (CPR):    -0.304ns
  Clock Net Delay (Source):      3.503ns (routing 1.539ns, distribution 1.964ns)
  Clock Net Delay (Destination): 3.865ns (routing 1.687ns, distribution 2.178ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.503     7.017    <hidden>
    SLICE_X18Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y102        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     7.128 r  <hidden>
                         net (fo=4, routed)           0.130     7.258    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_11f1f7fc/u_1ac255f8/g_296cb0f2[0].u_1d559690/u_bba05915/s_f5bc20bd_reg_0_3_56_69/DIG0
    SLICE_X17Y101        RAMD32                                       r  hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_11f1f7fc/u_1ac255f8/g_296cb0f2[0].u_1d559690/u_bba05915/s_f5bc20bd_reg_0_3_56_69/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.865     6.840    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_11f1f7fc/u_1ac255f8/g_296cb0f2[0].u_1d559690/u_bba05915/s_f5bc20bd_reg_0_3_56_69/WCLK
    SLICE_X17Y101        RAMD32                                       r  hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_11f1f7fc/u_1ac255f8/g_296cb0f2[0].u_1d559690/u_bba05915/s_f5bc20bd_reg_0_3_56_69/RAMG/CLK
                         clock pessimism              0.304     7.144    
    SLICE_X17Y101        RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.104     7.248    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_11f1f7fc/u_1ac255f8/g_296cb0f2[0].u_1d559690/u_bba05915/s_f5bc20bd_reg_0_3_56_69/RAMG
  -------------------------------------------------------------------
                         required time                         -7.248    
                         arrival time                           7.258    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.112ns (47.863%)  route 0.122ns (52.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.676ns
    Source Clock Delay      (SCD):    6.866ns
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Net Delay (Source):      3.352ns (routing 1.539ns, distribution 1.813ns)
  Clock Net Delay (Destination): 3.701ns (routing 1.687ns, distribution 2.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.352     6.866    <hidden>
    SLICE_X24Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y85         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     6.978 r  <hidden>
                         net (fo=1, routed)           0.122     7.100    <hidden>
    SLICE_X25Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.701     6.676    <hidden>
    SLICE_X25Y85         FDRE                                         r  <hidden>
                         clock pessimism              0.311     6.987    
    SLICE_X25Y85         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     7.089    <hidden>
  -------------------------------------------------------------------
                         required time                         -7.089    
                         arrival time                           7.100    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 hardware_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.115ns (43.893%)  route 0.147ns (56.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.891ns
    Source Clock Delay      (SCD):    7.031ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Net Delay (Source):      3.517ns (routing 1.539ns, distribution 1.978ns)
  Clock Net Delay (Destination): 3.916ns (routing 1.687ns, distribution 2.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.517     7.031    hardware_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X7Y185         FDRE                                         r  hardware_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y185         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     7.146 r  hardware_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/Q
                         net (fo=1, routed)           0.147     7.293    hardware_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X5Y185         SRLC32E                                      r  hardware_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.916     6.891    hardware_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X5Y185         SRLC32E                                      r  hardware_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism              0.287     7.178    
    SLICE_X5Y185         SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.104     7.282    hardware_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -7.282    
                         arrival time                           7.293    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.145ns (47.386%)  route 0.161ns (52.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.833ns
    Source Clock Delay      (SCD):    7.017ns
    Clock Pessimism Removal (CPR):    -0.378ns
  Clock Net Delay (Source):      3.503ns (routing 1.539ns, distribution 1.964ns)
  Clock Net Delay (Destination): 3.858ns (routing 1.687ns, distribution 2.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.503     7.017    <hidden>
    SLICE_X19Y123        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y123        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     7.129 r  <hidden>
                         net (fo=58, routed)          0.132     7.261    <hidden>
    SLICE_X19Y119        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.033     7.294 r  <hidden>
                         net (fo=1, routed)           0.029     7.323    <hidden>
    SLICE_X19Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.858     6.833    <hidden>
    SLICE_X19Y119        FDRE                                         r  <hidden>
                         clock pessimism              0.378     7.211    
    SLICE_X19Y119        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.101     7.312    <hidden>
  -------------------------------------------------------------------
                         required time                         -7.312    
                         arrival time                           7.323    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_hardware_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SYSMONE4/DCLK       n/a            4.000         5.000       1.000      SYSMONE4_X0Y0  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         5.000       2.000      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         5.000       2.000      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         5.000       2.000      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     PS8/SAXIGP1RCLK     n/a            3.000         5.000       2.000      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP1RCLK
Min Period        n/a     PS8/SAXIGP1WCLK     n/a            3.000         5.000       2.000      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP1WCLK
Min Period        n/a     PS8/SAXIGP6RCLK     n/a            3.000         5.000       2.000      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP6RCLK
Min Period        n/a     PS8/SAXIGP6WCLK     n/a            3.000         5.000       2.000      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP6WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         5.000       3.040      RAMB36_X1Y12   <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         5.000       3.040      RAMB36_X1Y12   <hidden>
Low Pulse Width   Slow    SYSMONE4/DCLK       n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Fast    SYSMONE4/DCLK       n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         2.500       1.000      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         2.500       1.000      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         2.500       1.000      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         2.500       1.000      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         2.500       1.000      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         2.500       1.000      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    PS8/SAXIGP1RCLK     n/a            1.500         2.500       1.000      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP1RCLK
Low Pulse Width   Fast    PS8/SAXIGP1RCLK     n/a            1.500         2.500       1.000      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP1RCLK
High Pulse Width  Slow    SYSMONE4/DCLK       n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Fast    SYSMONE4/DCLK       n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         2.500       1.000      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         2.500       1.000      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         2.500       1.000      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         2.500       1.000      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         2.500       1.000      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         2.500       1.000      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    PS8/SAXIGP1RCLK     n/a            1.500         2.500       1.000      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP1RCLK
High Pulse Width  Fast    PS8/SAXIGP1RCLK     n/a            1.500         2.500       1.000      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP1RCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_hardware_clk_wiz_0_0
  To Clock:  clk_out3_hardware_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.488ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[1].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST/B[13]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_hardware_clk_wiz_0_0 rise@2.500ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.115ns (7.703%)  route 1.378ns (92.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.733ns = ( 8.233 - 2.500 ) 
    Source Clock Delay      (SCD):    5.612ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.638ns (routing 1.109ns, distribution 1.529ns)
  Clock Net Delay (Destination): 2.219ns (routing 1.021ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.353     2.930    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.974 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.638     5.612    <hidden>
    SLICE_X50Y187        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y187        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     5.727 r  <hidden>
                         net (fo=2, routed)           1.378     7.105    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[1].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/B[13]
    DSP48E2_X6Y60        DSP_A_B_DATA                                 r  hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[1].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     2.500 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     4.925    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     5.664 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     5.975    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.014 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.219     8.233    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[1].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/CLK
    DSP48E2_X6Y60        DSP_A_B_DATA                                 r  hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[1].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST/CLK
                         clock pessimism             -0.452     7.781    
                         clock uncertainty           -0.057     7.724    
    DSP48E2_X6Y60        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[13])
                                                     -0.493     7.231    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[1].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.231    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[1].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST/B[16]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_hardware_clk_wiz_0_0 rise@2.500ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 0.114ns (7.708%)  route 1.365ns (92.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.733ns = ( 8.233 - 2.500 ) 
    Source Clock Delay      (SCD):    5.612ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.638ns (routing 1.109ns, distribution 1.529ns)
  Clock Net Delay (Destination): 2.219ns (routing 1.021ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.353     2.930    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.974 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.638     5.612    <hidden>
    SLICE_X50Y187        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y187        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.726 r  <hidden>
                         net (fo=2, routed)           1.365     7.091    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[1].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/B[16]
    DSP48E2_X6Y60        DSP_A_B_DATA                                 r  hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[1].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     2.500 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     4.925    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     5.664 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     5.975    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.014 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.219     8.233    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[1].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/CLK
    DSP48E2_X6Y60        DSP_A_B_DATA                                 r  hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[1].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST/CLK
                         clock pessimism             -0.452     7.781    
                         clock uncertainty           -0.057     7.724    
    DSP48E2_X6Y60        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[16])
                                                     -0.497     7.227    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[1].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.227    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[2].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST/B[14]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_hardware_clk_wiz_0_0 rise@2.500ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.113ns (7.793%)  route 1.337ns (92.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.723ns = ( 8.223 - 2.500 ) 
    Source Clock Delay      (SCD):    5.613ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.639ns (routing 1.109ns, distribution 1.530ns)
  Clock Net Delay (Destination): 2.209ns (routing 1.021ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.353     2.930    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.974 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.639     5.613    <hidden>
    SLICE_X50Y186        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y186        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.726 r  <hidden>
                         net (fo=2, routed)           1.337     7.063    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[2].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/B[14]
    DSP48E2_X6Y61        DSP_A_B_DATA                                 r  hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[2].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     2.500 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     4.925    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     5.664 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     5.975    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.014 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.209     8.223    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[2].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/CLK
    DSP48E2_X6Y61        DSP_A_B_DATA                                 r  hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[2].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST/CLK
                         clock pessimism             -0.452     7.771    
                         clock uncertainty           -0.057     7.714    
    DSP48E2_X6Y61        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[14])
                                                     -0.509     7.205    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[2].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.205    
                         arrival time                          -7.063    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[1].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST/B[15]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_hardware_clk_wiz_0_0 rise@2.500ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.115ns (7.813%)  route 1.357ns (92.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.733ns = ( 8.233 - 2.500 ) 
    Source Clock Delay      (SCD):    5.612ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.638ns (routing 1.109ns, distribution 1.529ns)
  Clock Net Delay (Destination): 2.219ns (routing 1.021ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.353     2.930    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.974 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.638     5.612    <hidden>
    SLICE_X50Y187        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y187        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     5.727 r  <hidden>
                         net (fo=2, routed)           1.357     7.084    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[1].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/B[15]
    DSP48E2_X6Y60        DSP_A_B_DATA                                 r  hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[1].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     2.500 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     4.925    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     5.664 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     5.975    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.014 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.219     8.233    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[1].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/CLK
    DSP48E2_X6Y60        DSP_A_B_DATA                                 r  hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[1].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST/CLK
                         clock pessimism             -0.452     7.781    
                         clock uncertainty           -0.057     7.724    
    DSP48E2_X6Y60        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[15])
                                                     -0.490     7.234    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[1].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.234    
                         arrival time                          -7.084    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[1].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST/B[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_hardware_clk_wiz_0_0 rise@2.500ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.115ns (7.970%)  route 1.328ns (92.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.733ns = ( 8.233 - 2.500 ) 
    Source Clock Delay      (SCD):    5.612ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.638ns (routing 1.109ns, distribution 1.529ns)
  Clock Net Delay (Destination): 2.219ns (routing 1.021ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.353     2.930    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.974 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.638     5.612    <hidden>
    SLICE_X50Y187        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y187        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.727 r  <hidden>
                         net (fo=2, routed)           1.328     7.055    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[1].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/B[11]
    DSP48E2_X6Y60        DSP_A_B_DATA                                 r  hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[1].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     2.500 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     4.925    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     5.664 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     5.975    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.014 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.219     8.233    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[1].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/CLK
    DSP48E2_X6Y60        DSP_A_B_DATA                                 r  hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[1].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST/CLK
                         clock pessimism             -0.452     7.781    
                         clock uncertainty           -0.057     7.724    
    DSP48E2_X6Y60        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[11])
                                                     -0.518     7.206    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[1].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.206    
                         arrival time                          -7.055    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[2].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST/B[16]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_hardware_clk_wiz_0_0 rise@2.500ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.114ns (7.889%)  route 1.331ns (92.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.723ns = ( 8.223 - 2.500 ) 
    Source Clock Delay      (SCD):    5.613ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.639ns (routing 1.109ns, distribution 1.530ns)
  Clock Net Delay (Destination): 2.209ns (routing 1.021ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.353     2.930    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.974 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.639     5.613    <hidden>
    SLICE_X50Y186        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y186        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.727 r  <hidden>
                         net (fo=2, routed)           1.331     7.058    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[2].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/B[16]
    DSP48E2_X6Y61        DSP_A_B_DATA                                 r  hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[2].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     2.500 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     4.925    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     5.664 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     5.975    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.014 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.209     8.223    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[2].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/CLK
    DSP48E2_X6Y61        DSP_A_B_DATA                                 r  hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[2].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST/CLK
                         clock pessimism             -0.452     7.771    
                         clock uncertainty           -0.057     7.714    
    DSP48E2_X6Y61        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[16])
                                                     -0.497     7.217    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[2].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.217    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[0].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST/B[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_hardware_clk_wiz_0_0 rise@2.500ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.114ns (8.006%)  route 1.310ns (91.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.728ns = ( 8.228 - 2.500 ) 
    Source Clock Delay      (SCD):    5.611ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.637ns (routing 1.109ns, distribution 1.528ns)
  Clock Net Delay (Destination): 2.214ns (routing 1.021ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.353     2.930    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.974 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.637     5.611    <hidden>
    SLICE_X49Y183        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y183        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     5.725 r  <hidden>
                         net (fo=2, routed)           1.310     7.035    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[0].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/B[12]
    DSP48E2_X6Y59        DSP_A_B_DATA                                 r  hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[0].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     2.500 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     4.925    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     5.664 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     5.975    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.014 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.214     8.228    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[0].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/CLK
    DSP48E2_X6Y59        DSP_A_B_DATA                                 r  hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[0].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST/CLK
                         clock pessimism             -0.452     7.776    
                         clock uncertainty           -0.057     7.719    
    DSP48E2_X6Y59        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[12])
                                                     -0.507     7.212    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[0].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.212    
                         arrival time                          -7.035    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[1].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST/B[14]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_hardware_clk_wiz_0_0 rise@2.500ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.113ns (7.930%)  route 1.312ns (92.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.733ns = ( 8.233 - 2.500 ) 
    Source Clock Delay      (SCD):    5.612ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.638ns (routing 1.109ns, distribution 1.529ns)
  Clock Net Delay (Destination): 2.219ns (routing 1.021ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.353     2.930    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.974 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.638     5.612    <hidden>
    SLICE_X50Y187        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y187        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.725 r  <hidden>
                         net (fo=2, routed)           1.312     7.037    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[1].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/B[14]
    DSP48E2_X6Y60        DSP_A_B_DATA                                 r  hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[1].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     2.500 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     4.925    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     5.664 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     5.975    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.014 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.219     8.233    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[1].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/CLK
    DSP48E2_X6Y60        DSP_A_B_DATA                                 r  hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[1].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST/CLK
                         clock pessimism             -0.452     7.781    
                         clock uncertainty           -0.057     7.724    
    DSP48E2_X6Y60        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[14])
                                                     -0.509     7.215    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[1].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.215    
                         arrival time                          -7.037    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[0].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST/B[13]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_hardware_clk_wiz_0_0 rise@2.500ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.115ns (8.116%)  route 1.302ns (91.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.728ns = ( 8.228 - 2.500 ) 
    Source Clock Delay      (SCD):    5.611ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.637ns (routing 1.109ns, distribution 1.528ns)
  Clock Net Delay (Destination): 2.214ns (routing 1.021ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.353     2.930    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.974 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.637     5.611    <hidden>
    SLICE_X49Y183        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y183        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     5.726 r  <hidden>
                         net (fo=2, routed)           1.302     7.028    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[0].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/B[13]
    DSP48E2_X6Y59        DSP_A_B_DATA                                 r  hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[0].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     2.500 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     4.925    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     5.664 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     5.975    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.014 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.214     8.228    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[0].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/CLK
    DSP48E2_X6Y59        DSP_A_B_DATA                                 r  hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[0].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST/CLK
                         clock pessimism             -0.452     7.776    
                         clock uncertainty           -0.057     7.719    
    DSP48E2_X6Y59        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[13])
                                                     -0.493     7.226    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[0].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.226    
                         arrival time                          -7.028    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[2].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST/B[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_hardware_clk_wiz_0_0 rise@2.500ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.115ns (8.333%)  route 1.265ns (91.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.723ns = ( 8.223 - 2.500 ) 
    Source Clock Delay      (SCD):    5.613ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.639ns (routing 1.109ns, distribution 1.530ns)
  Clock Net Delay (Destination): 2.209ns (routing 1.021ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.353     2.930    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.974 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.639     5.613    <hidden>
    SLICE_X50Y186        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y186        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.728 r  <hidden>
                         net (fo=2, routed)           1.265     6.993    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[2].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/B[11]
    DSP48E2_X6Y61        DSP_A_B_DATA                                 r  hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[2].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     2.500 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     4.925    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     5.664 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     5.975    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.014 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.209     8.223    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[2].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/CLK
    DSP48E2_X6Y61        DSP_A_B_DATA                                 r  hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[2].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST/CLK
                         clock pessimism             -0.452     7.771    
                         clock uncertainty           -0.057     7.714    
    DSP48E2_X6Y61        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[11])
                                                     -0.518     7.196    hardware_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[0].g_2fad7a3e[2].g_4da1bc06[1].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.196    
                         arrival time                          -6.993    
  -------------------------------------------------------------------
                         slack                                  0.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_hardware_clk_wiz_0_0 rise@0.000ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.113ns (45.020%)  route 0.138ns (54.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.400ns
    Source Clock Delay      (SCD):    5.709ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Net Delay (Source):      2.195ns (routing 1.021ns, distribution 1.174ns)
  Clock Net Delay (Destination): 2.426ns (routing 1.109ns, distribution 1.317ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     3.475    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.514 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.195     5.709    <hidden>
    SLICE_X39Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     5.822 r  <hidden>
                         net (fo=1, routed)           0.138     5.960    <hidden>
    SLICE_X39Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.353     2.930    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.974 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.426     5.400    <hidden>
    SLICE_X39Y121        FDRE                                         r  <hidden>
                         clock pessimism              0.449     5.849    
    SLICE_X39Y121        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     5.950    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.950    
                         arrival time                           5.960    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_hardware_clk_wiz_0_0 rise@0.000ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.114ns (35.077%)  route 0.211ns (64.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.619ns
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Net Delay (Source):      2.343ns (routing 1.021ns, distribution 1.322ns)
  Clock Net Delay (Destination): 2.645ns (routing 1.109ns, distribution 1.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     3.475    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.514 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.343     5.857    <hidden>
    SLICE_X50Y176        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y176        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.114     5.971 r  <hidden>
                         net (fo=9, routed)           0.211     6.182    <hidden>
    SLICE_X50Y186        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.353     2.930    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.974 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.645     5.619    <hidden>
    SLICE_X50Y186        FDRE                                         r  <hidden>
                         clock pessimism              0.452     6.071    
    SLICE_X50Y186        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     6.172    <hidden>
  -------------------------------------------------------------------
                         required time                         -6.172    
                         arrival time                           6.182    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_hardware_clk_wiz_0_0 rise@0.000ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.113ns (47.083%)  route 0.127ns (52.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.641ns
    Source Clock Delay      (SCD):    5.871ns
    Clock Pessimism Removal (CPR):    -0.399ns
  Clock Net Delay (Source):      2.357ns (routing 1.021ns, distribution 1.336ns)
  Clock Net Delay (Destination): 2.667ns (routing 1.109ns, distribution 1.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     3.475    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.514 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.357     5.871    <hidden>
    SLICE_X52Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y129        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     5.984 r  <hidden>
                         net (fo=1, routed)           0.127     6.111    <hidden>
    SLICE_X53Y129        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.353     2.930    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.974 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.667     5.641    <hidden>
    SLICE_X53Y129        SRL16E                                       r  <hidden>
                         clock pessimism              0.399     6.040    
    SLICE_X53Y129        SRL16E (Hold_G5LUT_SLICEM_CLK_D)
                                                      0.061     6.101    <hidden>
  -------------------------------------------------------------------
                         required time                         -6.101    
                         arrival time                           6.111    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_hardware_clk_wiz_0_0 rise@0.000ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.112ns (52.336%)  route 0.102ns (47.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.640ns
    Source Clock Delay      (SCD):    5.864ns
    Clock Pessimism Removal (CPR):    -0.399ns
  Clock Net Delay (Source):      2.350ns (routing 1.021ns, distribution 1.329ns)
  Clock Net Delay (Destination): 2.666ns (routing 1.109ns, distribution 1.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     3.475    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.514 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.350     5.864    <hidden>
    SLICE_X52Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y131        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.112     5.976 r  <hidden>
                         net (fo=1, routed)           0.102     6.078    <hidden>
    SLICE_X53Y131        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.353     2.930    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.974 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.666     5.640    <hidden>
    SLICE_X53Y131        SRL16E                                       r  <hidden>
                         clock pessimism              0.399     6.039    
    SLICE_X53Y131        SRL16E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.029     6.068    <hidden>
  -------------------------------------------------------------------
                         required time                         -6.068    
                         arrival time                           6.078    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_hardware_clk_wiz_0_0 rise@0.000ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.114ns (46.154%)  route 0.133ns (53.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.641ns
    Source Clock Delay      (SCD):    5.871ns
    Clock Pessimism Removal (CPR):    -0.399ns
  Clock Net Delay (Source):      2.357ns (routing 1.021ns, distribution 1.336ns)
  Clock Net Delay (Destination): 2.667ns (routing 1.109ns, distribution 1.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     3.475    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.514 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.357     5.871    <hidden>
    SLICE_X52Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y129        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.114     5.985 r  <hidden>
                         net (fo=1, routed)           0.133     6.118    <hidden>
    SLICE_X53Y129        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.353     2.930    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.974 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.667     5.641    <hidden>
    SLICE_X53Y129        SRL16E                                       r  <hidden>
                         clock pessimism              0.399     6.040    
    SLICE_X53Y129        SRL16E (Hold_E5LUT_SLICEM_CLK_D)
                                                      0.067     6.107    <hidden>
  -------------------------------------------------------------------
                         required time                         -6.107    
                         arrival time                           6.118    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_hardware_clk_wiz_0_0 rise@0.000ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.115ns (46.559%)  route 0.132ns (53.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.688ns
    Source Clock Delay      (SCD):    5.915ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Net Delay (Source):      2.401ns (routing 1.021ns, distribution 1.380ns)
  Clock Net Delay (Destination): 2.714ns (routing 1.109ns, distribution 1.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     3.475    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.514 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.401     5.915    <hidden>
    SLICE_X52Y191        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y191        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.115     6.030 r  <hidden>
                         net (fo=1, routed)           0.132     6.162    <hidden>
    SLICE_X53Y191        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.353     2.930    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.974 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.714     5.688    <hidden>
    SLICE_X53Y191        SRL16E                                       r  <hidden>
                         clock pessimism              0.396     6.084    
    SLICE_X53Y191        SRL16E (Hold_E5LUT_SLICEM_CLK_D)
                                                      0.067     6.151    <hidden>
  -------------------------------------------------------------------
                         required time                         -6.151    
                         arrival time                           6.162    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_hardware_clk_wiz_0_0 rise@0.000ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.114ns (51.818%)  route 0.106ns (48.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.478ns
    Source Clock Delay      (SCD):    5.702ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Net Delay (Source):      2.188ns (routing 1.021ns, distribution 1.167ns)
  Clock Net Delay (Destination): 2.504ns (routing 1.109ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     3.475    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.514 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.188     5.702    <hidden>
    SLICE_X27Y146        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y146        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.114     5.816 r  <hidden>
                         net (fo=1, routed)           0.106     5.922    <hidden>
    SLICE_X28Y146        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.353     2.930    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.974 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.504     5.478    <hidden>
    SLICE_X28Y146        SRL16E                                       r  <hidden>
                         clock pessimism              0.401     5.879    
    SLICE_X28Y146        SRL16E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.031     5.910    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.910    
                         arrival time                           5.922    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_hardware_clk_wiz_0_0 rise@0.000ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.114ns (47.500%)  route 0.126ns (52.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.467ns
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Net Delay (Source):      2.197ns (routing 1.021ns, distribution 1.176ns)
  Clock Net Delay (Destination): 2.493ns (routing 1.109ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     3.475    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.514 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.197     5.711    <hidden>
    SLICE_X27Y144        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y144        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.114     5.825 r  <hidden>
                         net (fo=1, routed)           0.126     5.951    <hidden>
    SLICE_X28Y142        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.353     2.930    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.974 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.493     5.467    <hidden>
    SLICE_X28Y142        SRL16E                                       r  <hidden>
                         clock pessimism              0.401     5.868    
    SLICE_X28Y142        SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.070     5.938    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.938    
                         arrival time                           5.951    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_hardware_clk_wiz_0_0 rise@0.000ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.112ns (55.445%)  route 0.090ns (44.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.594ns
    Source Clock Delay      (SCD):    5.816ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Net Delay (Source):      2.302ns (routing 1.021ns, distribution 1.281ns)
  Clock Net Delay (Destination): 2.620ns (routing 1.109ns, distribution 1.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     3.475    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.514 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.302     5.816    <hidden>
    SLICE_X45Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     5.928 r  <hidden>
                         net (fo=1, routed)           0.090     6.018    <hidden>
    SLICE_X45Y127        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.353     2.930    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.974 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.620     5.594    <hidden>
    SLICE_X45Y127        SRL16E                                       r  <hidden>
                         clock pessimism              0.344     5.938    
    SLICE_X45Y127        SRL16E (Hold_E5LUT_SLICEM_CLK_D)
                                                      0.067     6.005    <hidden>
  -------------------------------------------------------------------
                         required time                         -6.005    
                         arrival time                           6.018    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_hardware_clk_wiz_0_0 rise@0.000ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.112ns (46.473%)  route 0.129ns (53.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.524ns
    Source Clock Delay      (SCD):    5.763ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Net Delay (Source):      2.249ns (routing 1.021ns, distribution 1.228ns)
  Clock Net Delay (Destination): 2.550ns (routing 1.109ns, distribution 1.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     3.475    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.514 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.249     5.763    <hidden>
    SLICE_X27Y190        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y190        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     5.875 r  <hidden>
                         net (fo=1, routed)           0.129     6.004    <hidden>
    SLICE_X28Y190        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.353     2.930    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.974 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.550     5.524    <hidden>
    SLICE_X28Y190        SRL16E                                       r  <hidden>
                         clock pessimism              0.398     5.922    
    SLICE_X28Y190        SRL16E (Hold_E5LUT_SLICEM_CLK_D)
                                                      0.067     5.989    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.989    
                         arrival time                           6.004    
  -------------------------------------------------------------------
                         slack                                  0.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_hardware_clk_wiz_0_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SRL16E/CLK  n/a            1.524         2.500       0.976      SLICE_X54Y103  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         2.500       0.976      SLICE_X54Y103  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         2.500       0.976      SLICE_X54Y103  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         2.500       0.976      SLICE_X54Y103  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         2.500       0.976      SLICE_X54Y103  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         2.500       0.976      SLICE_X54Y103  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         2.500       0.976      SLICE_X54Y103  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         2.500       0.976      SLICE_X54Y103  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         2.500       0.976      SLICE_X54Y100  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         2.500       0.976      SLICE_X54Y100  <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         1.250       0.488      SLICE_X54Y103  <hidden>
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         1.250       0.488      SLICE_X54Y103  <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         1.250       0.488      SLICE_X54Y103  <hidden>
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         1.250       0.488      SLICE_X54Y103  <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         1.250       0.488      SLICE_X54Y103  <hidden>
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         1.250       0.488      SLICE_X54Y103  <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         1.250       0.488      SLICE_X54Y103  <hidden>
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         1.250       0.488      SLICE_X54Y103  <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         1.250       0.488      SLICE_X54Y103  <hidden>
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         1.250       0.488      SLICE_X54Y103  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         1.250       0.488      SLICE_X54Y103  <hidden>
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         1.250       0.488      SLICE_X54Y103  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         1.250       0.488      SLICE_X54Y103  <hidden>
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         1.250       0.488      SLICE_X54Y103  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         1.250       0.488      SLICE_X54Y103  <hidden>
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         1.250       0.488      SLICE_X54Y103  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         1.250       0.488      SLICE_X54Y103  <hidden>
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         1.250       0.488      SLICE_X54Y103  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         1.250       0.488      SLICE_X54Y103  <hidden>
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         1.250       0.488      SLICE_X54Y103  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_hardware_clk_wiz_0_0
  To Clock:  clk_out2_hardware_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.627ns  (logic 0.783ns (13.915%)  route 4.844ns (86.085%))
  Logic Levels:           5  (CARRY8=3 LUT4=1 LUT5=1)
  Clock Path Skew:        0.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.843ns = ( 11.843 - 5.000 ) 
    Source Clock Delay      (SCD):    5.440ns = ( 7.940 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.466ns (routing 1.109ns, distribution 1.357ns)
  Clock Net Delay (Destination): 3.329ns (routing 1.539ns, distribution 1.790ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.353     2.930    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.974 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.466     5.440    <hidden>
    SLICE_X26Y163        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y163        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.554 r  <hidden>
                         net (fo=6, routed)           2.906     8.460    <hidden>
    SLICE_X26Y164        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.154     8.614 r  <hidden>
                         net (fo=2, routed)           1.832    10.446    <hidden>
    SLICE_X26Y164        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.083    10.529 r  <hidden>
                         net (fo=1, routed)           0.013    10.542    <hidden>
    SLICE_X26Y164        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    10.803 r  <hidden>
                         net (fo=1, routed)           0.030    10.833    <hidden>
    SLICE_X26Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    10.898 r  <hidden>
                         net (fo=1, routed)           0.030    10.928    <hidden>
    SLICE_X26Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106    11.034 r  <hidden>
                         net (fo=1, routed)           0.033    11.067    <hidden>
    SLICE_X26Y166        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.329    11.843    <hidden>
    SLICE_X26Y166        FDRE                                         r  <hidden>
                         clock pessimism             -0.587    11.256    
                         clock uncertainty           -0.182    11.074    
    SLICE_X26Y166        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044    11.118    <hidden>
  -------------------------------------------------------------------
                         required time                         11.118    
                         arrival time                         -11.067    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 0.770ns (13.713%)  route 4.845ns (86.287%))
  Logic Levels:           5  (CARRY8=3 LUT4=1 LUT5=1)
  Clock Path Skew:        0.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.843ns = ( 11.843 - 5.000 ) 
    Source Clock Delay      (SCD):    5.440ns = ( 7.940 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.466ns (routing 1.109ns, distribution 1.357ns)
  Clock Net Delay (Destination): 3.329ns (routing 1.539ns, distribution 1.790ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.353     2.930    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.974 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.466     5.440    <hidden>
    SLICE_X26Y163        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y163        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.554 r  <hidden>
                         net (fo=6, routed)           2.906     8.460    <hidden>
    SLICE_X26Y164        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.154     8.614 r  <hidden>
                         net (fo=2, routed)           1.832    10.446    <hidden>
    SLICE_X26Y164        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.083    10.529 r  <hidden>
                         net (fo=1, routed)           0.013    10.542    <hidden>
    SLICE_X26Y164        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    10.803 r  <hidden>
                         net (fo=1, routed)           0.030    10.833    <hidden>
    SLICE_X26Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    10.898 r  <hidden>
                         net (fo=1, routed)           0.030    10.928    <hidden>
    SLICE_X26Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093    11.021 r  <hidden>
                         net (fo=1, routed)           0.034    11.055    <hidden>
    SLICE_X26Y166        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.329    11.843    <hidden>
    SLICE_X26Y166        FDRE                                         r  <hidden>
                         clock pessimism             -0.587    11.256    
                         clock uncertainty           -0.182    11.074    
    SLICE_X26Y166        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044    11.118    <hidden>
  -------------------------------------------------------------------
                         required time                         11.118    
                         arrival time                         -11.055    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 0.755ns (13.487%)  route 4.843ns (86.513%))
  Logic Levels:           5  (CARRY8=3 LUT4=1 LUT5=1)
  Clock Path Skew:        0.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.843ns = ( 11.843 - 5.000 ) 
    Source Clock Delay      (SCD):    5.440ns = ( 7.940 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.466ns (routing 1.109ns, distribution 1.357ns)
  Clock Net Delay (Destination): 3.329ns (routing 1.539ns, distribution 1.790ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.353     2.930    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.974 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.466     5.440    <hidden>
    SLICE_X26Y163        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y163        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.554 r  <hidden>
                         net (fo=6, routed)           2.906     8.460    <hidden>
    SLICE_X26Y164        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.154     8.614 r  <hidden>
                         net (fo=2, routed)           1.832    10.446    <hidden>
    SLICE_X26Y164        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.083    10.529 r  <hidden>
                         net (fo=1, routed)           0.013    10.542    <hidden>
    SLICE_X26Y164        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    10.803 r  <hidden>
                         net (fo=1, routed)           0.030    10.833    <hidden>
    SLICE_X26Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    10.898 r  <hidden>
                         net (fo=1, routed)           0.030    10.928    <hidden>
    SLICE_X26Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078    11.006 r  <hidden>
                         net (fo=1, routed)           0.032    11.038    <hidden>
    SLICE_X26Y166        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.329    11.843    <hidden>
    SLICE_X26Y166        FDRE                                         r  <hidden>
                         clock pessimism             -0.587    11.256    
                         clock uncertainty           -0.182    11.074    
    SLICE_X26Y166        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044    11.118    <hidden>
  -------------------------------------------------------------------
                         required time                         11.118    
                         arrival time                         -11.038    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 0.783ns (13.987%)  route 4.815ns (86.013%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.845ns = ( 11.845 - 5.000 ) 
    Source Clock Delay      (SCD):    5.440ns = ( 7.940 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.466ns (routing 1.109ns, distribution 1.357ns)
  Clock Net Delay (Destination): 3.331ns (routing 1.539ns, distribution 1.792ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.353     2.930    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.974 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.466     5.440    <hidden>
    SLICE_X26Y163        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y163        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.554 r  <hidden>
                         net (fo=6, routed)           2.906     8.460    <hidden>
    SLICE_X26Y164        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.154     8.614 r  <hidden>
                         net (fo=2, routed)           1.832    10.446    <hidden>
    SLICE_X26Y164        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.083    10.529 r  <hidden>
                         net (fo=1, routed)           0.013    10.542    <hidden>
    SLICE_X26Y164        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    10.803 r  <hidden>
                         net (fo=1, routed)           0.030    10.833    <hidden>
    SLICE_X26Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171    11.004 r  <hidden>
                         net (fo=1, routed)           0.034    11.038    <hidden>
    SLICE_X26Y165        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.331    11.845    <hidden>
    SLICE_X26Y165        FDRE                                         r  <hidden>
                         clock pessimism             -0.587    11.258    
                         clock uncertainty           -0.182    11.076    
    SLICE_X26Y165        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044    11.120    <hidden>
  -------------------------------------------------------------------
                         required time                         11.120    
                         arrival time                         -11.038    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 0.773ns (13.836%)  route 4.814ns (86.164%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.845ns = ( 11.845 - 5.000 ) 
    Source Clock Delay      (SCD):    5.440ns = ( 7.940 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.466ns (routing 1.109ns, distribution 1.357ns)
  Clock Net Delay (Destination): 3.331ns (routing 1.539ns, distribution 1.792ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.353     2.930    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.974 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.466     5.440    <hidden>
    SLICE_X26Y163        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y163        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.554 r  <hidden>
                         net (fo=6, routed)           2.906     8.460    <hidden>
    SLICE_X26Y164        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.154     8.614 r  <hidden>
                         net (fo=2, routed)           1.832    10.446    <hidden>
    SLICE_X26Y164        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.083    10.529 r  <hidden>
                         net (fo=1, routed)           0.013    10.542    <hidden>
    SLICE_X26Y164        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    10.803 r  <hidden>
                         net (fo=1, routed)           0.030    10.833    <hidden>
    SLICE_X26Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161    10.994 r  <hidden>
                         net (fo=1, routed)           0.033    11.027    <hidden>
    SLICE_X26Y165        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.331    11.845    <hidden>
    SLICE_X26Y165        FDRE                                         r  <hidden>
                         clock pessimism             -0.587    11.258    
                         clock uncertainty           -0.182    11.076    
    SLICE_X26Y165        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044    11.120    <hidden>
  -------------------------------------------------------------------
                         required time                         11.120    
                         arrival time                         -11.027    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.584ns  (logic 0.769ns (13.771%)  route 4.815ns (86.228%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.845ns = ( 11.845 - 5.000 ) 
    Source Clock Delay      (SCD):    5.440ns = ( 7.940 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.466ns (routing 1.109ns, distribution 1.357ns)
  Clock Net Delay (Destination): 3.331ns (routing 1.539ns, distribution 1.792ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.353     2.930    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.974 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.466     5.440    <hidden>
    SLICE_X26Y163        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y163        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.554 r  <hidden>
                         net (fo=6, routed)           2.906     8.460    <hidden>
    SLICE_X26Y164        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.154     8.614 r  <hidden>
                         net (fo=2, routed)           1.832    10.446    <hidden>
    SLICE_X26Y164        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.083    10.529 r  <hidden>
                         net (fo=1, routed)           0.013    10.542    <hidden>
    SLICE_X26Y164        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    10.803 r  <hidden>
                         net (fo=1, routed)           0.030    10.833    <hidden>
    SLICE_X26Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157    10.990 r  <hidden>
                         net (fo=1, routed)           0.034    11.024    <hidden>
    SLICE_X26Y165        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.331    11.845    <hidden>
    SLICE_X26Y165        FDRE                                         r  <hidden>
                         clock pessimism             -0.587    11.258    
                         clock uncertainty           -0.182    11.076    
    SLICE_X26Y165        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044    11.120    <hidden>
  -------------------------------------------------------------------
                         required time                         11.120    
                         arrival time                         -11.024    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.541ns  (logic 0.726ns (13.102%)  route 4.815ns (86.898%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.842ns = ( 11.842 - 5.000 ) 
    Source Clock Delay      (SCD):    5.440ns = ( 7.940 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.466ns (routing 1.109ns, distribution 1.357ns)
  Clock Net Delay (Destination): 3.328ns (routing 1.539ns, distribution 1.789ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.353     2.930    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.974 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.466     5.440    <hidden>
    SLICE_X26Y163        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y163        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.554 r  <hidden>
                         net (fo=6, routed)           2.906     8.460    <hidden>
    SLICE_X26Y164        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.154     8.614 r  <hidden>
                         net (fo=2, routed)           1.832    10.446    <hidden>
    SLICE_X26Y164        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.083    10.529 r  <hidden>
                         net (fo=1, routed)           0.013    10.542    <hidden>
    SLICE_X26Y164        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    10.803 r  <hidden>
                         net (fo=1, routed)           0.030    10.833    <hidden>
    SLICE_X26Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114    10.947 r  <hidden>
                         net (fo=1, routed)           0.034    10.981    <hidden>
    SLICE_X26Y165        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.328    11.842    <hidden>
    SLICE_X26Y165        FDRE                                         r  <hidden>
                         clock pessimism             -0.587    11.255    
                         clock uncertainty           -0.182    11.073    
    SLICE_X26Y165        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044    11.117    <hidden>
  -------------------------------------------------------------------
                         required time                         11.117    
                         arrival time                         -10.981    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 0.731ns (13.185%)  route 4.813ns (86.815%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.845ns = ( 11.845 - 5.000 ) 
    Source Clock Delay      (SCD):    5.440ns = ( 7.940 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.466ns (routing 1.109ns, distribution 1.357ns)
  Clock Net Delay (Destination): 3.331ns (routing 1.539ns, distribution 1.792ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.353     2.930    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.974 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.466     5.440    <hidden>
    SLICE_X26Y163        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y163        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.554 r  <hidden>
                         net (fo=6, routed)           2.906     8.460    <hidden>
    SLICE_X26Y164        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.154     8.614 r  <hidden>
                         net (fo=2, routed)           1.832    10.446    <hidden>
    SLICE_X26Y164        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.083    10.529 r  <hidden>
                         net (fo=1, routed)           0.013    10.542    <hidden>
    SLICE_X26Y164        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    10.803 r  <hidden>
                         net (fo=1, routed)           0.030    10.833    <hidden>
    SLICE_X26Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119    10.952 r  <hidden>
                         net (fo=1, routed)           0.032    10.984    <hidden>
    SLICE_X26Y165        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.331    11.845    <hidden>
    SLICE_X26Y165        FDRE                                         r  <hidden>
                         clock pessimism             -0.587    11.258    
                         clock uncertainty           -0.182    11.076    
    SLICE_X26Y165        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044    11.120    <hidden>
  -------------------------------------------------------------------
                         required time                         11.120    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 0.718ns (12.979%)  route 4.814ns (87.021%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.842ns = ( 11.842 - 5.000 ) 
    Source Clock Delay      (SCD):    5.440ns = ( 7.940 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.466ns (routing 1.109ns, distribution 1.357ns)
  Clock Net Delay (Destination): 3.328ns (routing 1.539ns, distribution 1.789ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.353     2.930    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.974 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.466     5.440    <hidden>
    SLICE_X26Y163        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y163        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.554 r  <hidden>
                         net (fo=6, routed)           2.906     8.460    <hidden>
    SLICE_X26Y164        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.154     8.614 r  <hidden>
                         net (fo=2, routed)           1.832    10.446    <hidden>
    SLICE_X26Y164        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.083    10.529 r  <hidden>
                         net (fo=1, routed)           0.013    10.542    <hidden>
    SLICE_X26Y164        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    10.803 r  <hidden>
                         net (fo=1, routed)           0.030    10.833    <hidden>
    SLICE_X26Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106    10.939 r  <hidden>
                         net (fo=1, routed)           0.033    10.972    <hidden>
    SLICE_X26Y165        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.328    11.842    <hidden>
    SLICE_X26Y165        FDRE                                         r  <hidden>
                         clock pessimism             -0.587    11.255    
                         clock uncertainty           -0.182    11.073    
    SLICE_X26Y165        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044    11.117    <hidden>
  -------------------------------------------------------------------
                         required time                         11.117    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 0.705ns (12.772%)  route 4.815ns (87.228%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.842ns = ( 11.842 - 5.000 ) 
    Source Clock Delay      (SCD):    5.440ns = ( 7.940 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.466ns (routing 1.109ns, distribution 1.357ns)
  Clock Net Delay (Destination): 3.328ns (routing 1.539ns, distribution 1.789ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.353     2.930    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.974 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.466     5.440    <hidden>
    SLICE_X26Y163        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y163        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.554 r  <hidden>
                         net (fo=6, routed)           2.906     8.460    <hidden>
    SLICE_X26Y164        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.154     8.614 r  <hidden>
                         net (fo=2, routed)           1.832    10.446    <hidden>
    SLICE_X26Y164        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.083    10.529 r  <hidden>
                         net (fo=1, routed)           0.013    10.542    <hidden>
    SLICE_X26Y164        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    10.803 r  <hidden>
                         net (fo=1, routed)           0.030    10.833    <hidden>
    SLICE_X26Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093    10.926 r  <hidden>
                         net (fo=1, routed)           0.034    10.960    <hidden>
    SLICE_X26Y165        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.328    11.842    <hidden>
    SLICE_X26Y165        FDRE                                         r  <hidden>
                         clock pessimism             -0.587    11.255    
                         clock uncertainty           -0.182    11.073    
    SLICE_X26Y165        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044    11.117    <hidden>
  -------------------------------------------------------------------
                         required time                         11.117    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                  0.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.253ns (16.063%)  route 1.322ns (83.937%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        1.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.542ns
    Source Clock Delay      (SCD):    5.847ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.333ns (routing 1.021ns, distribution 1.312ns)
  Clock Net Delay (Destination): 3.567ns (routing 1.687ns, distribution 1.880ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     3.475    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.514 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.333     5.847    <hidden>
    SLICE_X50Y162        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y162        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.962 r  <hidden>
                         net (fo=1, routed)           1.292     7.254    <hidden>
    SLICE_X45Y164        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.098     7.352 r  <hidden>
                         net (fo=1, routed)           0.018     7.370    <hidden>
    SLICE_X45Y164        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.040     7.410 r  <hidden>
                         net (fo=1, routed)           0.012     7.422    <hidden>
    SLICE_X45Y164        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.567     6.542    <hidden>
    SLICE_X45Y164        FDRE                                         r  <hidden>
                         clock pessimism              0.587     7.129    
                         clock uncertainty            0.182     7.311    
    SLICE_X45Y164        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.101     7.412    <hidden>
  -------------------------------------------------------------------
                         required time                         -7.412    
                         arrival time                           7.422    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.271ns (17.911%)  route 1.242ns (82.089%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        1.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.507ns
    Source Clock Delay      (SCD):    5.876ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.362ns (routing 1.021ns, distribution 1.341ns)
  Clock Net Delay (Destination): 3.532ns (routing 1.687ns, distribution 1.845ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     3.475    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.514 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.362     5.876    <hidden>
    SLICE_X60Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y127        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     5.989 r  <hidden>
                         net (fo=1, routed)           1.217     7.206    <hidden>
    SLICE_X59Y123        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.121     7.327 r  <hidden>
                         net (fo=1, routed)           0.013     7.340    <hidden>
    SLICE_X59Y123        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.037     7.377 r  <hidden>
                         net (fo=1, routed)           0.012     7.389    <hidden>
    SLICE_X59Y123        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.532     6.507    <hidden>
    SLICE_X59Y123        FDRE                                         r  <hidden>
                         clock pessimism              0.587     7.094    
                         clock uncertainty            0.182     7.276    
    SLICE_X59Y123        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     7.377    <hidden>
  -------------------------------------------------------------------
                         required time                         -7.377    
                         arrival time                           7.389    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.180ns (12.048%)  route 1.314ns (87.952%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.485ns
    Source Clock Delay      (SCD):    5.876ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.362ns (routing 1.021ns, distribution 1.341ns)
  Clock Net Delay (Destination): 3.510ns (routing 1.687ns, distribution 1.823ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     3.475    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.514 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.362     5.876    <hidden>
    SLICE_X55Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y118        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     5.988 r  <hidden>
                         net (fo=2, routed)           1.302     7.290    <hidden>
    SLICE_X56Y118        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[1])
                                                      0.068     7.358 r  <hidden>
                         net (fo=1, routed)           0.012     7.370    <hidden>
    SLICE_X56Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.510     6.485    <hidden>
    SLICE_X56Y118        FDRE                                         r  <hidden>
                         clock pessimism              0.587     7.072    
                         clock uncertainty            0.182     7.254    
    SLICE_X56Y118        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.101     7.355    <hidden>
  -------------------------------------------------------------------
                         required time                         -7.355    
                         arrival time                           7.370    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.235ns (12.955%)  route 1.579ns (87.045%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        1.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.623ns
    Source Clock Delay      (SCD):    5.694ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.180ns (routing 1.021ns, distribution 1.159ns)
  Clock Net Delay (Destination): 3.648ns (routing 1.687ns, distribution 1.961ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     3.475    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.514 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.180     5.694    <hidden>
    SLICE_X33Y149        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y149        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     5.807 r  <hidden>
                         net (fo=3, routed)           1.554     7.361    <hidden>
    SLICE_X33Y158        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.085     7.446 r  <hidden>
                         net (fo=1, routed)           0.013     7.459    <hidden>
    SLICE_X33Y158        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.037     7.496 r  <hidden>
                         net (fo=1, routed)           0.012     7.508    <hidden>
    SLICE_X33Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.648     6.623    <hidden>
    SLICE_X33Y158        FDRE                                         r  <hidden>
                         clock pessimism              0.587     7.210    
                         clock uncertainty            0.182     7.392    
    SLICE_X33Y158        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     7.493    <hidden>
  -------------------------------------------------------------------
                         required time                         -7.493    
                         arrival time                           7.508    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.288ns (15.885%)  route 1.525ns (84.115%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        1.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.635ns
    Source Clock Delay      (SCD):    5.707ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.193ns (routing 1.021ns, distribution 1.172ns)
  Clock Net Delay (Destination): 3.660ns (routing 1.687ns, distribution 1.973ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     3.475    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.514 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.193     5.707    <hidden>
    SLICE_X28Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y158        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     5.818 r  <hidden>
                         net (fo=1, routed)           1.495     7.313    <hidden>
    SLICE_X28Y156        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.138     7.451 r  <hidden>
                         net (fo=1, routed)           0.018     7.469    <hidden>
    SLICE_X28Y156        CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.039     7.508 r  <hidden>
                         net (fo=1, routed)           0.012     7.520    <hidden>
    SLICE_X28Y156        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.660     6.635    <hidden>
    SLICE_X28Y156        FDRE                                         r  <hidden>
                         clock pessimism              0.587     7.222    
                         clock uncertainty            0.182     7.404    
    SLICE_X28Y156        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.100     7.504    <hidden>
  -------------------------------------------------------------------
                         required time                         -7.504    
                         arrival time                           7.520    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.286ns (19.003%)  route 1.219ns (80.997%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.492ns
    Source Clock Delay      (SCD):    5.873ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.359ns (routing 1.021ns, distribution 1.338ns)
  Clock Net Delay (Destination): 3.517ns (routing 1.687ns, distribution 1.830ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     3.475    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.514 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.359     5.873    <hidden>
    SLICE_X54Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y158        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     5.985 r  <hidden>
                         net (fo=1, routed)           1.199     7.184    <hidden>
    SLICE_X55Y160        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.138     7.322 r  <hidden>
                         net (fo=1, routed)           0.009     7.331    <hidden>
    SLICE_X55Y160        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.036     7.367 r  <hidden>
                         net (fo=1, routed)           0.011     7.378    <hidden>
    SLICE_X55Y160        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.517     6.492    <hidden>
    SLICE_X55Y160        FDRE                                         r  <hidden>
                         clock pessimism              0.587     7.079    
                         clock uncertainty            0.182     7.261    
    SLICE_X55Y160        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     7.362    <hidden>
  -------------------------------------------------------------------
                         required time                         -7.362    
                         arrival time                           7.378    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.203ns (13.624%)  route 1.287ns (86.376%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.460ns
    Source Clock Delay      (SCD):    5.856ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.342ns (routing 1.021ns, distribution 1.321ns)
  Clock Net Delay (Destination): 3.485ns (routing 1.687ns, distribution 1.798ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     3.475    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.514 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.342     5.856    <hidden>
    SLICE_X56Y154        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y154        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     5.968 r  <hidden>
                         net (fo=2, routed)           1.264     7.232    <hidden>
    SLICE_X56Y151        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.052     7.284 r  <hidden>
                         net (fo=1, routed)           0.012     7.296    <hidden>
    SLICE_X56Y151        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.039     7.335 r  <hidden>
                         net (fo=1, routed)           0.011     7.346    <hidden>
    SLICE_X56Y151        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.485     6.460    <hidden>
    SLICE_X56Y151        FDRE                                         r  <hidden>
                         clock pessimism              0.587     7.047    
                         clock uncertainty            0.182     7.229    
    SLICE_X56Y151        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.101     7.330    <hidden>
  -------------------------------------------------------------------
                         required time                         -7.330    
                         arrival time                           7.346    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.502ns  (logic 0.289ns (19.241%)  route 1.213ns (80.759%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        1.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.491ns
    Source Clock Delay      (SCD):    5.876ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.362ns (routing 1.021ns, distribution 1.341ns)
  Clock Net Delay (Destination): 3.516ns (routing 1.687ns, distribution 1.829ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     3.475    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.514 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.362     5.876    <hidden>
    SLICE_X56Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y121        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     5.988 r  <hidden>
                         net (fo=1, routed)           1.188     7.176    <hidden>
    SLICE_X56Y118        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.139     7.315 r  <hidden>
                         net (fo=1, routed)           0.013     7.328    <hidden>
    SLICE_X56Y118        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.038     7.366 r  <hidden>
                         net (fo=1, routed)           0.012     7.378    <hidden>
    SLICE_X56Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.516     6.491    <hidden>
    SLICE_X56Y118        FDRE                                         r  <hidden>
                         clock pessimism              0.587     7.078    
                         clock uncertainty            0.182     7.260    
    SLICE_X56Y118        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     7.361    <hidden>
  -------------------------------------------------------------------
                         required time                         -7.361    
                         arrival time                           7.378    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.285ns (15.816%)  route 1.517ns (84.184%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        1.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.612ns
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.183ns (routing 1.021ns, distribution 1.162ns)
  Clock Net Delay (Destination): 3.637ns (routing 1.687ns, distribution 1.950ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     3.475    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.514 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.183     5.697    <hidden>
    SLICE_X27Y153        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y153        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     5.810 r  <hidden>
                         net (fo=1, routed)           1.492     7.302    <hidden>
    SLICE_X27Y152        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.136     7.438 r  <hidden>
                         net (fo=1, routed)           0.013     7.451    <hidden>
    SLICE_X27Y152        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.036     7.487 r  <hidden>
                         net (fo=1, routed)           0.012     7.499    <hidden>
    SLICE_X27Y152        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.637     6.612    <hidden>
    SLICE_X27Y152        FDRE                                         r  <hidden>
                         clock pessimism              0.587     7.199    
                         clock uncertainty            0.182     7.381    
    SLICE_X27Y152        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.101     7.482    <hidden>
  -------------------------------------------------------------------
                         required time                         -7.482    
                         arrival time                           7.499    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out3_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.238ns (15.159%)  route 1.332ns (84.841%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        1.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.540ns
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.344ns (routing 1.021ns, distribution 1.323ns)
  Clock Net Delay (Destination): 3.565ns (routing 1.687ns, distribution 1.878ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     2.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     3.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     3.475    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.514 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.344     5.858    <hidden>
    SLICE_X50Y165        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y165        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.112     5.970 r  <hidden>
                         net (fo=1, routed)           1.295     7.265    <hidden>
    SLICE_X45Y164        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.084     7.349 r  <hidden>
                         net (fo=1, routed)           0.025     7.374    <hidden>
    SLICE_X45Y164        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.042     7.416 r  <hidden>
                         net (fo=1, routed)           0.012     7.428    <hidden>
    SLICE_X45Y164        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.565     6.540    <hidden>
    SLICE_X45Y164        FDRE                                         r  <hidden>
                         clock pessimism              0.587     7.127    
                         clock uncertainty            0.182     7.309    
    SLICE_X45Y164        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.101     7.410    <hidden>
  -------------------------------------------------------------------
                         required time                         -7.410    
                         arrival time                           7.428    
  -------------------------------------------------------------------
                         slack                                  0.018    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_hardware_clk_wiz_0_0
  To Clock:  clk_out3_hardware_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.313ns (15.179%)  route 1.749ns (84.821%))
  Logic Levels:           0  
  Clock Path Skew:        -1.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.729ns = ( 8.229 - 2.500 ) 
    Source Clock Delay      (SCD):    6.798ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.823ns (routing 1.687ns, distribution 2.136ns)
  Clock Net Delay (Destination): 2.215ns (routing 1.021ns, distribution 1.194ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.823     6.798    <hidden>
    RAMB36_X0Y26         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[26])
                                                      0.313     7.111 r  <hidden>
                         net (fo=1, routed)           1.749     8.860    <hidden>
    SLICE_X26Y143        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.215    10.729    <hidden>
    SLICE_X26Y143        FDRE                                         r  <hidden>
                         clock pessimism             -0.587    10.142    
                         clock uncertainty           -0.182     9.960    
    SLICE_X26Y143        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.046    10.006    <hidden>
  -------------------------------------------------------------------
                         required time                         10.006    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.318ns (17.189%)  route 1.532ns (82.811%))
  Logic Levels:           0  
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.694ns = ( 8.194 - 2.500 ) 
    Source Clock Delay      (SCD):    6.664ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.689ns (routing 1.687ns, distribution 2.002ns)
  Clock Net Delay (Destination): 2.180ns (routing 1.021ns, distribution 1.159ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.689     6.664    <hidden>
    RAMB36_X1Y39         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y39         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTPBDOUTP[3])
                                                      0.318     6.982 r  <hidden>
                         net (fo=1, routed)           1.532     8.514    <hidden>
    SLICE_X39Y162        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.180    10.694    <hidden>
    SLICE_X39Y162        FDRE                                         r  <hidden>
                         clock pessimism             -0.587    10.107    
                         clock uncertainty           -0.182     9.925    
    SLICE_X39Y162        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044     9.969    <hidden>
  -------------------------------------------------------------------
                         required time                          9.969    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.317ns (17.879%)  route 1.456ns (82.121%))
  Logic Levels:           0  
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.780ns = ( 8.280 - 2.500 ) 
    Source Clock Delay      (SCD):    6.670ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.695ns (routing 1.687ns, distribution 2.008ns)
  Clock Net Delay (Destination): 2.266ns (routing 1.021ns, distribution 1.245ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.695     6.670    <hidden>
    RAMB36_X1Y37         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y37         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTPBDOUTP[2])
                                                      0.317     6.987 r  <hidden>
                         net (fo=1, routed)           1.456     8.443    <hidden>
    SLICE_X41Y164        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.266    10.780    <hidden>
    SLICE_X41Y164        FDRE                                         r  <hidden>
                         clock pessimism             -0.587    10.193    
                         clock uncertainty           -0.182    10.011    
    SLICE_X41Y164        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.045    10.056    <hidden>
  -------------------------------------------------------------------
                         required time                         10.056    
                         arrival time                          -8.443    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.644ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.317ns (19.108%)  route 1.342ns (80.892%))
  Logic Levels:           0  
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.693ns = ( 8.193 - 2.500 ) 
    Source Clock Delay      (SCD):    6.664ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.689ns (routing 1.687ns, distribution 2.002ns)
  Clock Net Delay (Destination): 2.179ns (routing 1.021ns, distribution 1.158ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.689     6.664    <hidden>
    RAMB36_X1Y39         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y39         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTPBDOUTP[2])
                                                      0.317     6.981 r  <hidden>
                         net (fo=1, routed)           1.342     8.323    <hidden>
    SLICE_X40Y160        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.179    10.693    <hidden>
    SLICE_X40Y160        FDRE                                         r  <hidden>
                         clock pessimism             -0.587    10.106    
                         clock uncertainty           -0.182     9.924    
    SLICE_X40Y160        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043     9.967    <hidden>
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.645ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.318ns (17.463%)  route 1.503ns (82.537%))
  Logic Levels:           0  
  Clock Path Skew:        -1.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 8.312 - 2.500 ) 
    Source Clock Delay      (SCD):    6.623ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.648ns (routing 1.687ns, distribution 1.961ns)
  Clock Net Delay (Destination): 2.298ns (routing 1.021ns, distribution 1.277ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.648     6.623    <hidden>
    RAMB36_X1Y41         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y41         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTPBDOUTP[3])
                                                      0.318     6.941 r  <hidden>
                         net (fo=1, routed)           1.503     8.444    <hidden>
    SLICE_X46Y159        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.298    10.812    <hidden>
    SLICE_X46Y159        FDRE                                         r  <hidden>
                         clock pessimism             -0.587    10.225    
                         clock uncertainty           -0.182    10.043    
    SLICE_X46Y159        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.046    10.089    <hidden>
  -------------------------------------------------------------------
                         required time                         10.089    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.645ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.318ns (17.482%)  route 1.501ns (82.518%))
  Logic Levels:           0  
  Clock Path Skew:        -1.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 8.312 - 2.500 ) 
    Source Clock Delay      (SCD):    6.623ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.648ns (routing 1.687ns, distribution 1.961ns)
  Clock Net Delay (Destination): 2.298ns (routing 1.021ns, distribution 1.277ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.648     6.623    <hidden>
    RAMB36_X1Y41         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y41         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTPBDOUTP[0])
                                                      0.318     6.941 r  <hidden>
                         net (fo=1, routed)           1.501     8.442    <hidden>
    SLICE_X46Y159        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.298    10.812    <hidden>
    SLICE_X46Y159        FDRE                                         r  <hidden>
                         clock pessimism             -0.587    10.225    
                         clock uncertainty           -0.182    10.043    
    SLICE_X46Y159        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044    10.087    <hidden>
  -------------------------------------------------------------------
                         required time                         10.087    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.309ns (21.930%)  route 1.100ns (78.070%))
  Logic Levels:           0  
  Clock Path Skew:        -1.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.693ns = ( 8.193 - 2.500 ) 
    Source Clock Delay      (SCD):    6.798ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.823ns (routing 1.687ns, distribution 2.136ns)
  Clock Net Delay (Destination): 2.179ns (routing 1.021ns, distribution 1.158ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.823     6.798    <hidden>
    RAMB36_X0Y26         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.309     7.107 r  <hidden>
                         net (fo=1, routed)           1.100     8.207    <hidden>
    SLICE_X40Y160        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.179    10.693    <hidden>
    SLICE_X40Y160        FDRE                                         r  <hidden>
                         clock pessimism             -0.587    10.106    
                         clock uncertainty           -0.182     9.924    
    SLICE_X40Y160        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.045     9.969    <hidden>
  -------------------------------------------------------------------
                         required time                          9.969    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.320ns (21.813%)  route 1.147ns (78.187%))
  Logic Levels:           0  
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.792ns = ( 8.292 - 2.500 ) 
    Source Clock Delay      (SCD):    6.775ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.800ns (routing 1.687ns, distribution 2.113ns)
  Clock Net Delay (Destination): 2.278ns (routing 1.021ns, distribution 1.257ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.800     6.775    <hidden>
    RAMB36_X0Y30         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.320     7.095 r  <hidden>
                         net (fo=1, routed)           1.147     8.242    <hidden>
    SLICE_X44Y159        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.278    10.792    <hidden>
    SLICE_X44Y159        FDRE                                         r  <hidden>
                         clock pessimism             -0.587    10.205    
                         clock uncertainty           -0.182    10.023    
    SLICE_X44Y159        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044    10.067    <hidden>
  -------------------------------------------------------------------
                         required time                         10.067    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.924ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.317ns (20.153%)  route 1.256ns (79.847%))
  Logic Levels:           0  
  Clock Path Skew:        -1.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.816ns = ( 8.316 - 2.500 ) 
    Source Clock Delay      (SCD):    6.596ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.621ns (routing 1.687ns, distribution 1.934ns)
  Clock Net Delay (Destination): 2.302ns (routing 1.021ns, distribution 1.281ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.621     6.596    <hidden>
    RAMB36_X2Y41         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y41         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTPBDOUTP[1])
                                                      0.317     6.913 r  <hidden>
                         net (fo=1, routed)           1.256     8.169    <hidden>
    SLICE_X47Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.302    10.816    <hidden>
    SLICE_X47Y158        FDRE                                         r  <hidden>
                         clock pessimism             -0.587    10.229    
                         clock uncertainty           -0.182    10.047    
    SLICE_X47Y158        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.046    10.093    <hidden>
  -------------------------------------------------------------------
                         required time                         10.093    
                         arrival time                          -8.169    
  -------------------------------------------------------------------
                         slack                                  1.924    

Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.320ns (25.723%)  route 0.924ns (74.277%))
  Logic Levels:           0  
  Clock Path Skew:        -1.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.693ns = ( 8.193 - 2.500 ) 
    Source Clock Delay      (SCD):    6.798ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.823ns (routing 1.687ns, distribution 2.136ns)
  Clock Net Delay (Destination): 2.179ns (routing 1.021ns, distribution 1.158ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.823     6.798    <hidden>
    RAMB36_X0Y26         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.320     7.118 r  <hidden>
                         net (fo=1, routed)           0.924     8.042    <hidden>
    SLICE_X40Y160        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       2.179    10.693    <hidden>
    SLICE_X40Y160        FDRE                                         r  <hidden>
                         clock pessimism             -0.587    10.106    
                         clock uncertainty           -0.182     9.924    
    SLICE_X40Y160        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.045     9.969    <hidden>
  -------------------------------------------------------------------
                         required time                          9.969    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                  1.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.084ns (58.333%)  route 0.060ns (41.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.314ns
    Source Clock Delay      (SCD):    4.187ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.943ns (routing 0.944ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.667ns, distribution 0.884ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.473     1.473    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.039 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.221    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.244 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       1.943     4.187    <hidden>
    SLICE_X50Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     4.271 r  <hidden>
                         net (fo=1, routed)           0.060     4.331    <hidden>
    SLICE_X50Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.532 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.737    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       1.551     3.314    <hidden>
    SLICE_X50Y103        FDRE                                         r  <hidden>
                         clock pessimism              0.507     3.821    
                         clock uncertainty            0.182     4.003    
    SLICE_X50Y103        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.045     4.048    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.048    
                         arrival time                           4.331    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.084ns (58.333%)  route 0.060ns (41.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.305ns
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.934ns (routing 0.944ns, distribution 0.990ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.667ns, distribution 0.875ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.473     1.473    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.039 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.221    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.244 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       1.934     4.178    <hidden>
    SLICE_X52Y130        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y130        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     4.262 r  <hidden>
                         net (fo=1, routed)           0.060     4.322    <hidden>
    SLICE_X52Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.532 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.737    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       1.542     3.305    <hidden>
    SLICE_X52Y129        FDRE                                         r  <hidden>
                         clock pessimism              0.507     3.812    
                         clock uncertainty            0.182     3.994    
    SLICE_X52Y129        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.045     4.039    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.039    
                         arrival time                           4.322    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.084ns (54.194%)  route 0.071ns (45.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.318ns
    Source Clock Delay      (SCD):    4.186ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.942ns (routing 0.944ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.667ns, distribution 0.888ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.473     1.473    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.039 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.221    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.244 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       1.942     4.186    <hidden>
    SLICE_X55Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     4.270 r  <hidden>
                         net (fo=1, routed)           0.071     4.341    <hidden>
    SLICE_X55Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.532 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.737    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       1.555     3.318    <hidden>
    SLICE_X55Y100        FDRE                                         r  <hidden>
                         clock pessimism              0.507     3.825    
                         clock uncertainty            0.182     4.007    
    SLICE_X55Y100        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.044     4.051    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.051    
                         arrival time                           4.341    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.086ns (53.086%)  route 0.076ns (46.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.320ns
    Source Clock Delay      (SCD):    4.187ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.943ns (routing 0.944ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.667ns, distribution 0.890ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.473     1.473    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.039 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.221    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.244 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       1.943     4.187    <hidden>
    SLICE_X55Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     4.273 r  <hidden>
                         net (fo=1, routed)           0.076     4.349    <hidden>
    SLICE_X55Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.532 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.737    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       1.557     3.320    <hidden>
    SLICE_X55Y103        FDRE                                         r  <hidden>
                         clock pessimism              0.507     3.827    
                         clock uncertainty            0.182     4.009    
    SLICE_X55Y103        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.045     4.054    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.054    
                         arrival time                           4.349    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.085ns (51.515%)  route 0.080ns (48.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.320ns
    Source Clock Delay      (SCD):    4.187ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.943ns (routing 0.944ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.667ns, distribution 0.890ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.473     1.473    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.039 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.221    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.244 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       1.943     4.187    <hidden>
    SLICE_X55Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     4.272 r  <hidden>
                         net (fo=1, routed)           0.080     4.352    <hidden>
    SLICE_X55Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.532 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.737    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       1.557     3.320    <hidden>
    SLICE_X55Y103        FDRE                                         r  <hidden>
                         clock pessimism              0.507     3.827    
                         clock uncertainty            0.182     4.009    
    SLICE_X55Y103        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.045     4.054    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.054    
                         arrival time                           4.352    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.085ns (51.515%)  route 0.080ns (48.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.318ns
    Source Clock Delay      (SCD):    4.186ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.942ns (routing 0.944ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.667ns, distribution 0.888ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.473     1.473    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.039 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.221    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.244 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       1.942     4.186    <hidden>
    SLICE_X55Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     4.271 r  <hidden>
                         net (fo=1, routed)           0.080     4.351    <hidden>
    SLICE_X55Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.532 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.737    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       1.555     3.318    <hidden>
    SLICE_X55Y100        FDRE                                         r  <hidden>
                         clock pessimism              0.507     3.825    
                         clock uncertainty            0.182     4.007    
    SLICE_X55Y100        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.045     4.052    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.052    
                         arrival time                           4.351    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.085ns (50.898%)  route 0.082ns (49.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.318ns
    Source Clock Delay      (SCD):    4.186ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.942ns (routing 0.944ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.667ns, distribution 0.888ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.473     1.473    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.039 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.221    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.244 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       1.942     4.186    <hidden>
    SLICE_X55Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.085     4.271 r  <hidden>
                         net (fo=1, routed)           0.082     4.353    <hidden>
    SLICE_X55Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.532 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.737    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       1.555     3.318    <hidden>
    SLICE_X55Y100        FDRE                                         r  <hidden>
                         clock pessimism              0.507     3.825    
                         clock uncertainty            0.182     4.007    
    SLICE_X55Y100        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.045     4.052    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.052    
                         arrival time                           4.353    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.086ns (53.416%)  route 0.075ns (46.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.308ns
    Source Clock Delay      (SCD):    4.186ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.942ns (routing 0.944ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.667ns, distribution 0.878ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.473     1.473    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.039 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.221    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.244 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       1.942     4.186    <hidden>
    SLICE_X52Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     4.272 r  <hidden>
                         net (fo=1, routed)           0.075     4.347    <hidden>
    SLICE_X52Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.532 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.737    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       1.545     3.308    <hidden>
    SLICE_X52Y104        FDRE                                         r  <hidden>
                         clock pessimism              0.507     3.815    
                         clock uncertainty            0.182     3.997    
    SLICE_X52Y104        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.045     4.042    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.042    
                         arrival time                           4.347    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.086ns (53.750%)  route 0.074ns (46.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.312ns
    Source Clock Delay      (SCD):    4.192ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.948ns (routing 0.944ns, distribution 1.004ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.667ns, distribution 0.882ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.473     1.473    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.039 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.221    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.244 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       1.948     4.192    <hidden>
    SLICE_X54Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     4.278 r  <hidden>
                         net (fo=1, routed)           0.074     4.352    <hidden>
    SLICE_X54Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.532 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.737    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       1.549     3.312    <hidden>
    SLICE_X54Y99         FDRE                                         r  <hidden>
                         clock pessimism              0.507     3.819    
                         clock uncertainty            0.182     4.001    
    SLICE_X54Y99         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.045     4.046    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.046    
                         arrival time                           4.352    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_hardware_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out3_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.085ns (52.795%)  route 0.076ns (47.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.314ns
    Source Clock Delay      (SCD):    4.193ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.949ns (routing 0.944ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.667ns, distribution 0.884ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.473     1.473    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.039 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.221    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.244 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       1.949     4.193    <hidden>
    SLICE_X53Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.085     4.278 r  <hidden>
                         net (fo=1, routed)           0.076     4.354    <hidden>
    SLICE_X53Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.532 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.737    hardware_i/clk_wiz/inst/clk_out3_hardware_clk_wiz_0_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  hardware_i/clk_wiz/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=10803, routed)       1.551     3.314    <hidden>
    SLICE_X53Y103        FDRE                                         r  <hidden>
                         clock pessimism              0.507     3.821    
                         clock uncertainty            0.182     4.003    
    SLICE_X53Y103        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.044     4.047    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.047    
                         arrival time                           4.354    
  -------------------------------------------------------------------
                         slack                                  0.307    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_hardware_clk_wiz_0_0
  To Clock:  clk_out2_hardware_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 hardware_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/clk_out_reg/CLR
                            (recovery check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 0.113ns (4.202%)  route 2.576ns (95.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.661ns = ( 11.661 - 5.000 ) 
    Source Clock Delay      (SCD):    6.842ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.867ns (routing 1.687ns, distribution 2.180ns)
  Clock Net Delay (Destination): 3.147ns (routing 1.539ns, distribution 1.608ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.867     6.842    hardware_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X5Y173         FDRE                                         r  hardware_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y173         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     6.955 r  hardware_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=170, routed)         2.576     9.531    hardware_i/divider_pwm/inst/rst
    SLICE_X50Y212        FDCE                                         f  hardware_i/divider_pwm/inst/clk_out_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.147    11.661    hardware_i/divider_pwm/inst/clk_in
    SLICE_X50Y212        FDCE                                         r  hardware_i/divider_pwm/inst/clk_out_reg/C
                         clock pessimism             -0.390    11.271    
                         clock uncertainty           -0.062    11.209    
    SLICE_X50Y212        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.093    11.116    hardware_i/divider_pwm/inst/clk_out_reg
  -------------------------------------------------------------------
                         required time                         11.116    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 hardware_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.113ns (4.207%)  route 2.573ns (95.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.662ns = ( 11.662 - 5.000 ) 
    Source Clock Delay      (SCD):    6.842ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.867ns (routing 1.687ns, distribution 2.180ns)
  Clock Net Delay (Destination): 3.148ns (routing 1.539ns, distribution 1.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.867     6.842    hardware_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X5Y173         FDRE                                         r  hardware_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y173         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     6.955 r  hardware_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=170, routed)         2.573     9.528    hardware_i/divider_pwm/inst/rst
    SLICE_X51Y210        FDCE                                         f  hardware_i/divider_pwm/inst/counter_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.148    11.662    hardware_i/divider_pwm/inst/clk_in
    SLICE_X51Y210        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[8]/C
                         clock pessimism             -0.390    11.272    
                         clock uncertainty           -0.062    11.210    
    SLICE_X51Y210        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.093    11.117    hardware_i/divider_pwm/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         11.117    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 hardware_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.113ns (4.207%)  route 2.573ns (95.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.662ns = ( 11.662 - 5.000 ) 
    Source Clock Delay      (SCD):    6.842ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.867ns (routing 1.687ns, distribution 2.180ns)
  Clock Net Delay (Destination): 3.148ns (routing 1.539ns, distribution 1.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.867     6.842    hardware_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X5Y173         FDRE                                         r  hardware_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y173         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     6.955 r  hardware_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=170, routed)         2.573     9.528    hardware_i/divider_pwm/inst/rst
    SLICE_X51Y210        FDCE                                         f  hardware_i/divider_pwm/inst/counter_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.148    11.662    hardware_i/divider_pwm/inst/clk_in
    SLICE_X51Y210        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[9]/C
                         clock pessimism             -0.390    11.272    
                         clock uncertainty           -0.062    11.210    
    SLICE_X51Y210        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.093    11.117    hardware_i/divider_pwm/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         11.117    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 hardware_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.113ns (4.207%)  route 2.573ns (95.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.662ns = ( 11.662 - 5.000 ) 
    Source Clock Delay      (SCD):    6.842ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.867ns (routing 1.687ns, distribution 2.180ns)
  Clock Net Delay (Destination): 3.148ns (routing 1.539ns, distribution 1.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.867     6.842    hardware_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X5Y173         FDRE                                         r  hardware_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y173         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     6.955 r  hardware_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=170, routed)         2.573     9.528    hardware_i/divider_pwm/inst/rst
    SLICE_X51Y210        FDCE                                         f  hardware_i/divider_pwm/inst/counter_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.148    11.662    hardware_i/divider_pwm/inst/clk_in
    SLICE_X51Y210        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[14]/C
                         clock pessimism             -0.390    11.272    
                         clock uncertainty           -0.062    11.210    
    SLICE_X51Y210        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.093    11.117    hardware_i/divider_pwm/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         11.117    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 hardware_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.113ns (4.207%)  route 2.573ns (95.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.662ns = ( 11.662 - 5.000 ) 
    Source Clock Delay      (SCD):    6.842ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.867ns (routing 1.687ns, distribution 2.180ns)
  Clock Net Delay (Destination): 3.148ns (routing 1.539ns, distribution 1.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.867     6.842    hardware_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X5Y173         FDRE                                         r  hardware_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y173         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     6.955 r  hardware_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=170, routed)         2.573     9.528    hardware_i/divider_pwm/inst/rst
    SLICE_X51Y210        FDCE                                         f  hardware_i/divider_pwm/inst/counter_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.148    11.662    hardware_i/divider_pwm/inst/clk_in
    SLICE_X51Y210        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[15]/C
                         clock pessimism             -0.390    11.272    
                         clock uncertainty           -0.062    11.210    
    SLICE_X51Y210        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.093    11.117    hardware_i/divider_pwm/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         11.117    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.676ns  (required time - arrival time)
  Source:                 hardware_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.113ns (4.204%)  route 2.575ns (95.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.751ns = ( 11.751 - 5.000 ) 
    Source Clock Delay      (SCD):    6.842ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.867ns (routing 1.687ns, distribution 2.180ns)
  Clock Net Delay (Destination): 3.237ns (routing 1.539ns, distribution 1.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.867     6.842    hardware_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X5Y173         FDRE                                         r  hardware_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y173         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     6.955 r  hardware_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=170, routed)         2.575     9.530    hardware_i/divider_pwm/inst/rst
    SLICE_X50Y211        FDCE                                         f  hardware_i/divider_pwm/inst/counter_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.237    11.751    hardware_i/divider_pwm/inst/clk_in
    SLICE_X50Y211        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[10]/C
                         clock pessimism             -0.390    11.361    
                         clock uncertainty           -0.062    11.299    
    SLICE_X50Y211        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.093    11.206    hardware_i/divider_pwm/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         11.206    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  1.676    

Slack (MET) :             1.676ns  (required time - arrival time)
  Source:                 hardware_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.113ns (4.204%)  route 2.575ns (95.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.751ns = ( 11.751 - 5.000 ) 
    Source Clock Delay      (SCD):    6.842ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.867ns (routing 1.687ns, distribution 2.180ns)
  Clock Net Delay (Destination): 3.237ns (routing 1.539ns, distribution 1.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.867     6.842    hardware_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X5Y173         FDRE                                         r  hardware_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y173         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     6.955 r  hardware_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=170, routed)         2.575     9.530    hardware_i/divider_pwm/inst/rst
    SLICE_X50Y211        FDCE                                         f  hardware_i/divider_pwm/inst/counter_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.237    11.751    hardware_i/divider_pwm/inst/clk_in
    SLICE_X50Y211        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[11]/C
                         clock pessimism             -0.390    11.361    
                         clock uncertainty           -0.062    11.299    
    SLICE_X50Y211        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.093    11.206    hardware_i/divider_pwm/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         11.206    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  1.676    

Slack (MET) :             1.676ns  (required time - arrival time)
  Source:                 hardware_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.113ns (4.204%)  route 2.575ns (95.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.751ns = ( 11.751 - 5.000 ) 
    Source Clock Delay      (SCD):    6.842ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.867ns (routing 1.687ns, distribution 2.180ns)
  Clock Net Delay (Destination): 3.237ns (routing 1.539ns, distribution 1.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.867     6.842    hardware_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X5Y173         FDRE                                         r  hardware_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y173         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     6.955 r  hardware_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=170, routed)         2.575     9.530    hardware_i/divider_pwm/inst/rst
    SLICE_X50Y211        FDCE                                         f  hardware_i/divider_pwm/inst/counter_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.237    11.751    hardware_i/divider_pwm/inst/clk_in
    SLICE_X50Y211        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[12]/C
                         clock pessimism             -0.390    11.361    
                         clock uncertainty           -0.062    11.299    
    SLICE_X50Y211        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.093    11.206    hardware_i/divider_pwm/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         11.206    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  1.676    

Slack (MET) :             1.676ns  (required time - arrival time)
  Source:                 hardware_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.113ns (4.204%)  route 2.575ns (95.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.751ns = ( 11.751 - 5.000 ) 
    Source Clock Delay      (SCD):    6.842ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.867ns (routing 1.687ns, distribution 2.180ns)
  Clock Net Delay (Destination): 3.237ns (routing 1.539ns, distribution 1.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.867     6.842    hardware_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X5Y173         FDRE                                         r  hardware_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y173         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     6.955 r  hardware_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=170, routed)         2.575     9.530    hardware_i/divider_pwm/inst/rst
    SLICE_X50Y211        FDCE                                         f  hardware_i/divider_pwm/inst/counter_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.237    11.751    hardware_i/divider_pwm/inst/clk_in
    SLICE_X50Y211        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[13]/C
                         clock pessimism             -0.390    11.361    
                         clock uncertainty           -0.062    11.299    
    SLICE_X50Y211        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.093    11.206    hardware_i/divider_pwm/inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         11.206    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  1.676    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 hardware_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.113ns (4.568%)  route 2.361ns (95.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.666ns = ( 11.666 - 5.000 ) 
    Source Clock Delay      (SCD):    6.842ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.867ns (routing 1.687ns, distribution 2.180ns)
  Clock Net Delay (Destination): 3.152ns (routing 1.539ns, distribution 1.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.680     2.680    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.577 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.931    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.975 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.867     6.842    hardware_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X5Y173         FDRE                                         r  hardware_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y173         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     6.955 r  hardware_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=170, routed)         2.361     9.316    hardware_i/divider_pwm/inst/rst
    SLICE_X49Y209        FDCE                                         f  hardware_i/divider_pwm/inst/counter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.425     7.425    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     8.164 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     8.475    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.514 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       3.152    11.666    hardware_i/divider_pwm/inst/clk_in
    SLICE_X49Y209        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[0]/C
                         clock pessimism             -0.390    11.276    
                         clock uncertainty           -0.062    11.214    
    SLICE_X49Y209        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093    11.121    hardware_i/divider_pwm/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.121    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                  1.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.121ns (37.578%)  route 0.201ns (62.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.867ns
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Net Delay (Source):      1.917ns (routing 0.944ns, distribution 0.973ns)
  Clock Net Delay (Destination): 2.103ns (routing 1.032ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.473     1.473    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.039 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.221    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.244 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       1.917     4.161    hardware_i/system_management_wiz/inst/s_axi_aclk
    SLICE_X47Y214        FDRE                                         r  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y214        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     4.245 f  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=23, routed)          0.079     4.324    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X46Y214        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.037     4.361 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.122     4.483    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X48Y214        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.532 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.738    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.764 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       2.103     3.867    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X48Y214        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[0]/C
                         clock pessimism              0.343     4.210    
    SLICE_X48Y214        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.018     4.192    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.192    
                         arrival time                           4.483    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.121ns (37.578%)  route 0.201ns (62.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.863ns
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Net Delay (Source):      1.917ns (routing 0.944ns, distribution 0.973ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.032ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.473     1.473    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.039 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.221    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.244 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       1.917     4.161    hardware_i/system_management_wiz/inst/s_axi_aclk
    SLICE_X47Y214        FDRE                                         r  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y214        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     4.245 f  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=23, routed)          0.079     4.324    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X46Y214        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.037     4.361 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.122     4.483    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X48Y214        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.532 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.738    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.764 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       2.099     3.863    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X48Y214        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[0]/C
                         clock pessimism              0.343     4.206    
    SLICE_X48Y214        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.018     4.188    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.188    
                         arrival time                           4.483    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.121ns (36.012%)  route 0.215ns (63.988%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.865ns
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Net Delay (Source):      1.917ns (routing 0.944ns, distribution 0.973ns)
  Clock Net Delay (Destination): 2.101ns (routing 1.032ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.473     1.473    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.039 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.221    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.244 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       1.917     4.161    hardware_i/system_management_wiz/inst/s_axi_aclk
    SLICE_X47Y214        FDRE                                         r  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y214        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     4.245 f  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=23, routed)          0.079     4.324    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X46Y214        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.037     4.361 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.136     4.497    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X48Y216        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.532 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.738    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.764 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       2.101     3.865    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X48Y216        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[0]/C
                         clock pessimism              0.343     4.208    
    SLICE_X48Y216        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     4.190    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.190    
                         arrival time                           4.497    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.121ns (36.012%)  route 0.215ns (63.988%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.865ns
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Net Delay (Source):      1.917ns (routing 0.944ns, distribution 0.973ns)
  Clock Net Delay (Destination): 2.101ns (routing 1.032ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.473     1.473    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.039 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.221    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.244 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       1.917     4.161    hardware_i/system_management_wiz/inst/s_axi_aclk
    SLICE_X47Y214        FDRE                                         r  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y214        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     4.245 f  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=23, routed)          0.079     4.324    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X46Y214        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.037     4.361 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.136     4.497    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X48Y216        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.532 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.738    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.764 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       2.101     3.865    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X48Y216        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[1]/C
                         clock pessimism              0.343     4.208    
    SLICE_X48Y216        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.018     4.190    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.190    
                         arrival time                           4.497    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.121ns (36.012%)  route 0.215ns (63.988%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.865ns
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Net Delay (Source):      1.917ns (routing 0.944ns, distribution 0.973ns)
  Clock Net Delay (Destination): 2.101ns (routing 1.032ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.473     1.473    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.039 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.221    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.244 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       1.917     4.161    hardware_i/system_management_wiz/inst/s_axi_aclk
    SLICE_X47Y214        FDRE                                         r  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y214        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     4.245 f  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=23, routed)          0.079     4.324    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X46Y214        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.037     4.361 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.136     4.497    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X48Y216        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.532 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.738    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.764 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       2.101     3.865    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X48Y216        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[2]/C
                         clock pessimism              0.343     4.208    
    SLICE_X48Y216        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.018     4.190    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.190    
                         arrival time                           4.497    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.121ns (36.012%)  route 0.215ns (63.988%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.865ns
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Net Delay (Source):      1.917ns (routing 0.944ns, distribution 0.973ns)
  Clock Net Delay (Destination): 2.101ns (routing 1.032ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.473     1.473    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.039 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.221    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.244 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       1.917     4.161    hardware_i/system_management_wiz/inst/s_axi_aclk
    SLICE_X47Y214        FDRE                                         r  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y214        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     4.245 f  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=23, routed)          0.079     4.324    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X46Y214        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.037     4.361 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.136     4.497    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X48Y216        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.532 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.738    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.764 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       2.101     3.865    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X48Y216        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[3]/C
                         clock pessimism              0.343     4.208    
    SLICE_X48Y216        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.018     4.190    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.190    
                         arrival time                           4.497    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.121ns (36.012%)  route 0.215ns (63.988%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.865ns
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Net Delay (Source):      1.917ns (routing 0.944ns, distribution 0.973ns)
  Clock Net Delay (Destination): 2.101ns (routing 1.032ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.473     1.473    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.039 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.221    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.244 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       1.917     4.161    hardware_i/system_management_wiz/inst/s_axi_aclk
    SLICE_X47Y214        FDRE                                         r  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y214        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     4.245 f  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=23, routed)          0.079     4.324    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X46Y214        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.037     4.361 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.136     4.497    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X48Y216        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.532 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.738    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.764 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       2.101     3.865    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X48Y216        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[4]/C
                         clock pessimism              0.343     4.208    
    SLICE_X48Y216        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.018     4.190    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.190    
                         arrival time                           4.497    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.121ns (36.012%)  route 0.215ns (63.988%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.865ns
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Net Delay (Source):      1.917ns (routing 0.944ns, distribution 0.973ns)
  Clock Net Delay (Destination): 2.101ns (routing 1.032ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.473     1.473    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.039 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.221    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.244 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       1.917     4.161    hardware_i/system_management_wiz/inst/s_axi_aclk
    SLICE_X47Y214        FDRE                                         r  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y214        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     4.245 f  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=23, routed)          0.079     4.324    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X46Y214        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.037     4.361 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.136     4.497    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X48Y216        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.532 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.738    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.764 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       2.101     3.865    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X48Y216        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[5]/C
                         clock pessimism              0.343     4.208    
    SLICE_X48Y216        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.018     4.190    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.190    
                         arrival time                           4.497    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.121ns (35.072%)  route 0.224ns (64.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.868ns
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Net Delay (Source):      1.917ns (routing 0.944ns, distribution 0.973ns)
  Clock Net Delay (Destination): 2.104ns (routing 1.032ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.473     1.473    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.039 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.221    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.244 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       1.917     4.161    hardware_i/system_management_wiz/inst/s_axi_aclk
    SLICE_X47Y214        FDRE                                         r  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y214        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     4.245 f  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=23, routed)          0.079     4.324    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X46Y214        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.037     4.361 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.145     4.506    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X48Y215        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.532 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.738    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.764 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       2.104     3.868    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X48Y215        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[5]/C
                         clock pessimism              0.343     4.211    
    SLICE_X48Y215        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.018     4.193    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.193    
                         arrival time                           4.506    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.121ns (35.072%)  route 0.224ns (64.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.868ns
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Net Delay (Source):      1.917ns (routing 0.944ns, distribution 0.973ns)
  Clock Net Delay (Destination): 2.104ns (routing 1.032ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.473     1.473    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     2.039 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.221    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.244 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       1.917     4.161    hardware_i/system_management_wiz/inst/s_axi_aclk
    SLICE_X47Y214        FDRE                                         r  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y214        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     4.245 f  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=23, routed)          0.079     4.324    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X46Y214        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.037     4.361 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.145     4.506    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X48Y215        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y79        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.532 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.738    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.764 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=33575, routed)       2.104     3.868    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X48Y215        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[7]/C
                         clock pessimism              0.343     4.211    
    SLICE_X48Y215        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.018     4.193    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.193    
                         arrival time                           4.506    
  -------------------------------------------------------------------
                         slack                                  0.313    





