segmented-proc
==============

Verilog description of a segmented processor for the Processor Architecture class of the Master in Innovation and Research in Informatics of UPC-BarcelonaTech
