[{"DBLP title": "A fast thermal-aware fixed-outline floorplanning methodology based on analytical models.", "DBLP authors": ["Jai-Ming Lin", "Tai-Ting Chen", "Yen-Fu Chang", "Wei-Yi Chang", "Ya-Ting Shyu", "Yeong-Jar Chang", "Juin-Ming Lu"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240769", "OA papers": [{"PaperId": "https://openalex.org/W2899620233", "PaperTitle": "A fast thermal-aware fixed-outline floorplanning methodology based on analytical models", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Cheng Kung University": 4.0, "Industrial Technology Research Institute": 3.0}, "Authors": ["Jun Lin", "Tai C. Chen", "Yen-Fu Chang", "Wei-Yi Chang", "Ya-Ting Shyu", "Yeong-Jar Chang", "Juin-Ming Lu"]}]}, {"DBLP title": "Analytical solution of Poisson's equation and its application to VLSI global placement.", "DBLP authors": ["Wenxing Zhu", "Zhipeng Huang", "Jianli Chen", "Yao-Wen Chang"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240779", "OA papers": [{"PaperId": "https://openalex.org/W2899525031", "PaperTitle": "Analytical solution of Poisson's equation and its application to VLSI global placement", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Fuzhou University": 3.0, "National Taiwan University": 1.0}, "Authors": ["Wenxing Zhu", "Zhipeng Huang", "Jianli Chen", "Yao-Wen Chang"]}]}, {"DBLP title": "Novel proximal group ADMM for placement considering fogging and proximity effects.", "DBLP authors": ["Jianli Chen", "Li Yang", "Zheng Peng", "Wenxing Zhu", "Yao-Wen Chang"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240832", "OA papers": [{"PaperId": "https://openalex.org/W2899799146", "PaperTitle": "Novel proximal group ADMM for placement considering fogging and proximity effects", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Fuzhou University": 4.0, "National Taiwan University": 1.0}, "Authors": ["Jianli Chen", "Li Yang", "Zheng Peng", "Wenxing Zhu", "Yao-Wen Chang"]}]}, {"DBLP title": "Simultaneous partitioning and signals grouping for time-division multiplexing in 2.5D FPGA-based systems.", "DBLP authors": ["Shih-Chun Chen", "Richard Sun", "Yao-Wen Chang"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240847", "OA papers": [{"PaperId": "https://openalex.org/W2899799513", "PaperTitle": "Simultaneous partitioning and signals grouping for time-division multiplexing in 2.5D FPGA-based systems", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"National Taiwan University": 2.0, "Synopsys (United States)": 1.0}, "Authors": ["Shih-Chun Chen", "Richard Yachyang Sun", "Yao-Wen Chang"]}]}, {"DBLP title": "IC/IP piracy assessment of reversible logic.", "DBLP authors": ["Samah Mohamed Saeed", "Xiaotong Cui", "Alwin Zulehner", "Robert Wille", "Rolf Drechsler", "Kaijie Wu", "Ramesh Karri"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240817", "OA papers": [{"PaperId": "https://openalex.org/W2900411085", "PaperTitle": "IC/IP piracy assessment of reversible logic", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"City University of New York": 1.0, "Chongqing University": 1.0, "Johannes Kepler University of Linz": 2.0, "University of Bremen": 1.0, "New York University": 2.0}, "Authors": ["Samah Mohamed Saeed", "Xiaotong Cui", "Alwin Zulehner", "Robert Wille", "Rolf Drechsler", "Kaijie Wu", "Ramesh Karri"]}]}, {"DBLP title": "TimingSAT: timing profile embedded SAT attack.", "DBLP authors": ["Abhishek Chakraborty", "Yuntao Liu", "Ankur Srivastava"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240857", "OA papers": [{"PaperId": "https://openalex.org/W2899848879", "PaperTitle": "TimingSAT", "Year": 2018, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of Maryland, College Park": 3.0}, "Authors": ["Abhishek Chakraborty", "Yaowen Liu", "Ankur Srivastava"]}]}, {"DBLP title": "Towards provably-secure analog and mixed-signal locking against overproduction.", "DBLP authors": ["Nithyashankari Gummidipoondi Jayasankaran", "Adriana C. Sanabria-Borbon", "Edgar S\u00e1nchez-Sinencio", "Jiang Hu", "Jeyavijayan Rajendran"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240858", "OA papers": [{"PaperId": "https://openalex.org/W2900105238", "PaperTitle": "Towards provably-secure analog and mixed-signal locking against overproduction", "Year": 2018, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Texas A&M University": 5.0}, "Authors": ["Nithyashankari Gummidipoondi Jayasankaran", "Adriana Sanabria Borbon", "Edgar Sanchez-Sinencio", "Jiang Hu", "Jevavijavan Rajendran"]}]}, {"DBLP title": "Best of both worlds: integration of split manufacturing and camouflaging into a security-driven CAD flow for 3D ICs.", "DBLP authors": ["Satwik Patnaik", "Mohammed Ashraf", "Ozgur Sinanoglu", "Johann Knechtel"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240784", "OA papers": [{"PaperId": "https://openalex.org/W4289286888", "PaperTitle": "Best of both worlds", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}, "Authors": ["Satwik Patnaik", "Mohammed Ashraf", "Ozgur Sinanoglu", "Johann Knechtel"]}]}, {"DBLP title": "Efficient hardware acceleration of CNNs using logarithmic data representation with arbitrary log-base.", "DBLP authors": ["Sebastian Vogel", "Mengyu Liang", "Andre Guntoro", "Walter Stechele", "Gerd Ascheid"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240803", "OA papers": [{"PaperId": "https://openalex.org/W2899818272", "PaperTitle": "Efficient hardware acceleration of CNNs using logarithmic data representation with arbitrary log-base", "Year": 2018, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"Robert Bosch (Germany)": 2.0, "Technical University of Munich": 2.0, "RWTH Aachen University": 1.0}, "Authors": ["Sebastian Vogel", "Mengyu Liang", "Andre Guntoro", "Walter Stechele", "Gerd Ascheid"]}]}, {"DBLP title": "NID: processing binary convolutional neural network in commodity DRAM.", "DBLP authors": ["Jaehyeong Sim", "Hoseok Seol", "Lee-Sup Kim"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240831", "OA papers": [{"PaperId": "https://openalex.org/W2899803112", "PaperTitle": "NID", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0}, "Authors": ["Jaehyeong Sim", "Ho-Seok Seol", "Lee-Sup Kim"]}]}, {"DBLP title": "AXNet: approximate computing using an end-to-end trainable neural network.", "DBLP authors": ["Zhenghao Peng", "Xuyang Chen", "Chengwen Xu", "Naifeng Jing", "Xiaoyao Liang", "Cewu Lu", "Li Jiang"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240783", "OA papers": [{"PaperId": "https://openalex.org/W2883469545", "PaperTitle": "AXNet", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Shanghai Jiao Tong University": 6.0, "Art Institute of Portland": 1.0}, "Authors": ["Zhenghao Peng", "Xuyang Chen", "Chengwen Xu", "Naifeng Jing", "Xiaoyao Liang", "Cewu Lu", "Li Jun Jiang"]}]}, {"DBLP title": "Scalable-effort ConvNets for multilevel classification.", "DBLP authors": ["Valentino Peluso", "Andrea Calimera"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240845", "OA papers": [{"PaperId": "https://openalex.org/W2900075744", "PaperTitle": "Scalable-effort ConvNets for multilevel classification", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Polytechnic University of Turin": 2.0}, "Authors": ["Valentino Peluso", "Andrea Calimera"]}]}, {"DBLP title": "Emerging reconfigurable nanotechnologies: can they support future electronics?", "DBLP authors": ["Shubham Rai", "Srivatsa Rangachar Srinivasa", "Patsy Cadareanu", "Xunzhao Yin", "Xiaobo Sharon Hu", "Pierre-Emmanuel Gaillardon", "Vijaykrishnan Narayanan", "Akash Kumar"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3243472", "OA papers": [{"PaperId": "https://openalex.org/W2900265717", "PaperTitle": "Emerging reconfigurable nanotechnologies", "Year": 2018, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"TU Dresden": 2.0, "Pennsylvania State University": 2.0, "University of Utah": 2.0, "University of Notre Dame": 2.0}, "Authors": ["Shubham Rail", "Srivatsa Srinivasa", "Patsy Cadareanu", "Xunzhao Yin", "Xiaobo Sharon Hu", "Pierre-Emmanuel Gaillardon", "Vijaykrishnan Narayanan", "Akash Kumar"]}]}, {"DBLP title": "Design and algorithm for clock gating and flip-flop co-optimization.", "DBLP authors": ["Giyoung Yang", "Taewhan Kim"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240793", "OA papers": [{"PaperId": "https://openalex.org/W2900305571", "PaperTitle": "Design and algorithm for clock gating and flip-flop co-optimization", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Seoul National University": 2.0}, "Authors": ["Gi-Young Yang", "Taewhan Kim"]}]}, {"DBLP title": "Macro-aware row-style power delivery network design for better routability.", "DBLP authors": ["Jai-Ming Lin", "Jhih-Sheng Syu", "I-Ru Chen"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240824", "OA papers": [{"PaperId": "https://openalex.org/W2900150243", "PaperTitle": "Macro-aware row-style power delivery network design for better routability", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Cheng Kung University": 3.0}, "Authors": ["Jun Lin", "Jhih-Sheng Syu", "I.C. Chen"]}]}, {"DBLP title": "Modeling and optimization of magnetic core TSV-inductor for on-chip DC-DC converter.", "DBLP authors": ["Baixin Chen", "Umamaheswara Rao Tida", "Cheng Zhuo", "Yiyu Shi"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240829", "OA papers": [{"PaperId": "https://openalex.org/W2899682193", "PaperTitle": "Modeling and optimization of magnetic core TSV-inductor for on-chip DC-DC converter", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Zhejiang University": 2.0, "University of Notre Dame": 2.0}, "Authors": ["Baixin Chen", "Umamaheswara Rao Tida", "Cheng Zhuo", "Yiyu Shi"]}]}, {"DBLP title": "Machine-learning-based dynamic IR drop prediction for ECO.", "DBLP authors": ["Yen-Chun Fang", "Heng-Yi Lin", "Min-Yan Su", "Chien-Mo James Li", "Eric Jia-Wei Fang"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240823", "OA papers": [{"PaperId": "https://openalex.org/W2900015380", "PaperTitle": "Machine-learning-based dynamic IR drop prediction for ECO", "Year": 2018, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"National Taiwan University": 4.0, "MediaTek (Taiwan)": 1.0}, "Authors": ["Yen-Chun Fang", "Heng-Yi Lin", "Min-Yan Sui", "Chien-Mo Li", "Eric Fang"]}]}, {"DBLP title": "Privacy-preserving deep learning and inference.", "DBLP authors": ["M. Sadegh Riazi", "Farinaz Koushanfar"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3274560", "OA papers": [{"PaperId": "https://openalex.org/W2899836313", "PaperTitle": "Privacy-preserving deep learning and inference", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["M. Sadegh Riazi", "Farinaz Koushanfar"]}]}, {"DBLP title": "Machine learning IP protection.", "DBLP authors": ["Rosario Cammarota", "Indranil Banerjee", "Ofer Rosenberg"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3270589", "OA papers": [{"PaperId": "https://openalex.org/W2900219123", "PaperTitle": "Machine learning IP protection", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Qualcomm (United States)": 3.0}, "Authors": ["Rosario Cammarota", "Indranil Banerjee", "Ofer Rosenberg"]}]}, {"DBLP title": "Assured deep learning: practical defense against adversarial attacks.", "DBLP authors": ["Bita Darvish Rouhani", "Mohammad Samragh", "Mojan Javaheripi", "Tara Javidi", "Farinaz Koushanfar"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3274525", "OA papers": [{"PaperId": "https://openalex.org/W2900156534", "PaperTitle": "Assured deep learning", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California\u2014San Diego": 5.0}, "Authors": ["Bita Darvish Rouhani", "Mohammad Samragh", "Mojan Javaheripi", "Tara Javidi", "Farinaz Koushanfar"]}]}, {"DBLP title": "Tetris: re-architecting convolutional neural network computation for machine learning accelerators.", "DBLP authors": ["Hang Lu", "Xin Wei", "Ning Lin", "Guihai Yan", "Xiaowei Li"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240855", "OA papers": [{"PaperId": "https://openalex.org/W2962874694", "PaperTitle": "Tetris", "Year": 2018, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Institute of Computing Technology": 1.5, "Chinese Academy of Sciences": 1.5, "University of Chinese Academy of Sciences": 2.0}, "Authors": ["Hang Lu", "Xin Wei", "Ning Lin", "Yinhe Han", "Xiaowei Li"]}]}, {"DBLP title": "FCN-engine: accelerating deconvolutional layers in classic CNN processors.", "DBLP authors": ["Dawen Xu", "Kaijie Tu", "Ying Wang", "Cheng Liu", "Bingsheng He", "Huawei Li"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240810", "OA papers": [{"PaperId": "https://openalex.org/W2899824860", "PaperTitle": "FCN-engine", "Year": 2018, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Institute of Computing Technology": 5.0, "National University of Singapore": 1.0}, "Authors": ["Dawen Xu", "Kaijie Tu", "Ying Wang", "Cheng Liu", "Bingsheng He", "Huawei Li"]}]}, {"DBLP title": "Designing adaptive neural networks for energy-constrained image classification.", "DBLP authors": ["Dimitrios Stamoulis", "Ting-Wu (Rudy) Chin", "Anand Krishnan Prakash", "Haocheng Fang", "Sribhuvan Sajja", "Mitchell Bognar", "Diana Marculescu"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240796", "OA papers": [{"PaperId": "https://openalex.org/W2885527679", "PaperTitle": "Designing adaptive neural networks for energy-constrained image classification", "Year": 2018, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Carnegie Mellon University": 7.0}, "Authors": ["Dimitrios Stamoulis", "Ting-Wu Chin", "Anand Prakash", "Haocheng Fang", "Sribhuvan Sajja", "Mitchell Bognar", "Diana Marculescu"]}]}, {"DBLP title": "FATE: fast and accurate timing error prediction framework for low power DNN accelerator design.", "DBLP authors": ["Jeff Jun Zhang", "Siddharth Garg"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240809", "OA papers": [{"PaperId": "https://openalex.org/W2963024689", "PaperTitle": "FATE", "Year": 2018, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"New York University": 2.0}, "Authors": ["Jeff L. Zhang", "Siddharth Garg"]}]}, {"DBLP title": "Waterfall is too slow, let's go Agile: multi-domain coupling for synthesizing automotive cyber-physical systems.", "DBLP authors": ["Debayan Roy", "Michael Balszun", "Thomas Heurung", "Samarjit Chakraborty", "Amol Naik"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3243500", "OA papers": [{"PaperId": "https://openalex.org/W2899730783", "PaperTitle": "Waterfall is too slow, let's go Agile", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Technical University of Munich": 3.0, "Siemens (Germany)": 1.0, "Software (Germany)": 1.0}, "Authors": ["Debayan Roy", "Michael Balszun", "Thomas Heurung", "Samarjit Chakraborty", "Amol Naik"]}]}, {"DBLP title": "Model-based and data-driven approaches for building automation and control.", "DBLP authors": ["Tianshu Wei", "Xiaoming Chen", "Xin Li", "Qi Zhu"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3243485", "OA papers": [{"PaperId": "https://openalex.org/W2899970506", "PaperTitle": "Model-based and data-driven approaches for building automation and control", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, Riverside": 1.0, "Institute of Computing Technology": 0.5, "Chinese Academy of Sciences": 0.5, "Duke Kunshan University": 0.5, "Duke University": 0.5, "Northwestern University": 1.0}, "Authors": ["Tianshu Wei", "Xiao-Ming Chen", "Xin Li", "Qi Zhu"]}]}, {"DBLP title": "Design automation for battery systems.", "DBLP authors": ["Swaminathan Narayanaswamy", "Sangyoung Park", "Sebastian Steinhorst", "Samarjit Chakraborty"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3243469", "OA papers": [{"PaperId": "https://openalex.org/W2899720483", "PaperTitle": "Design automation for battery systems", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Technical University of Munich": 4.0}, "Authors": ["Swaminathan Narayanaswamy", "Sang Young Park", "Sebastian Steinhorst", "Samarjit Chakraborty"]}]}, {"DBLP title": "RFUZZ: coverage-directed fuzz testing of RTL on FPGAs.", "DBLP authors": ["Kevin Laeufer", "Jack Koenig", "Donggyu Kim", "Jonathan Bachrach", "Koushik Sen"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240842", "OA papers": [{"PaperId": "https://openalex.org/W2899727632", "PaperTitle": "RFUZZ", "Year": 2018, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"University of California System": 5.0}, "Authors": ["Kevin Laeufer", "Jack L. Koenig", "Dong Gyu Kim", "Jonathan Bachrach", "Koushik Sen"]}]}, {"DBLP title": "Steep coverage-ascent directed test generation for shared-memory verification of multicore chips.", "DBLP authors": ["Gabriel A. G. Andrade", "Marleson Graf", "N\u00edcolas Pfeifer", "Luiz C. V. dos Santos"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240852", "OA papers": [{"PaperId": "https://openalex.org/W2899776668", "PaperTitle": "Steep coverage-ascent directed test generation for shared-memory verification of multicore chips", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Universidade Federal de Santa Catarina": 4.0}, "Authors": ["Gabriel Andrade", "Marleson Graf", "Nicolas Pfeifer", "Luiz Eduardo dos Santos"]}]}, {"DBLP title": "SMTSampler: efficient stimulus generation from complex SMT constraints.", "DBLP authors": ["Rafael Dutra", "Jonathan Bachrach", "Koushik Sen"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240848", "OA papers": [{"PaperId": "https://openalex.org/W2899519917", "PaperTitle": "SMTS <scp>ampler</scp>", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, Berkeley": 3.0}, "Authors": ["Rafael Dutra", "Jonathan Bachrach", "Koushik Sen"]}]}, {"DBLP title": "DL-RSIM: a simulation framework to enable reliable ReRAM-based accelerators for deep learning.", "DBLP authors": ["Meng-Yao Lin", "Hsiang-Yun Cheng", "Wei-Ting Lin", "Tzu-Hsien Yang", "I-Ching Tseng", "Chia-Lin Yang", "Han-Wen Hu", "Hung-Sheng Chang", "Hsiang-Pang Li", "Meng-Fan Chang"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240800", "OA papers": [{"PaperId": "https://openalex.org/W2899749435", "PaperTitle": "DL-RSIM", "Year": 2018, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"National Taiwan University": 5.0, "Academia Sinica": 1.5, "Macronix International (China)": 3.0, "National Tsing Hua University": 0.5}, "Authors": ["Meng-Yao Lin", "Hsiang-Yun Cheng", "Wei-Ting Lin", "Tzu Hsien Yang", "I-Ching Tseng", "Chia-Lin Yang", "Han-Wen Hu", "Hung-Sheng Chang", "Hsiang-Pang Li", "Meng-Fan Chang"]}]}, {"DBLP title": "A ferroelectric FET based power-efficient architecture for data-intensive computing.", "DBLP authors": ["Yun Long", "Taesik Na", "Prakshi Rastogi", "Karthik Rao", "Asif Islam Khan", "Sudhakar Yalamanchili", "Saibal Mukhopadhyay"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240770", "OA papers": [{"PaperId": "https://openalex.org/W2900128795", "PaperTitle": "A ferroelectric FET based power-efficient architecture for data-intensive computing", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Georgia Institute of Technology": 7.0}, "Authors": ["Yun Long", "Taesik Na", "Prakshi Rastogi", "Karthik N Rao", "Asif Khan", "Sudhakar Yalamanchili", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "EMAT: an efficient multi-task architecture for transfer learning using ReRAM.", "DBLP authors": ["Fan Chen", "Hai Li"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240805", "OA papers": [{"PaperId": "https://openalex.org/W2899996135", "PaperTitle": "EMAT", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Duke University": 2.0}, "Authors": ["Fan Chen", "Hai Li"]}]}, {"DBLP title": "Co-manage power delivery and consumption for manycore systems using reinforcement learning.", "DBLP authors": ["Haoran Li", "Zhongyuan Tian", "Rafael K. V. Maeda", "Xuanqi Chen", "Jun Feng", "Jiang Xu"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240787", "OA papers": [{"PaperId": "https://openalex.org/W2899979098", "PaperTitle": "Co-manage power delivery and consumption for manycore systems using reinforcement learning", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Hong Kong University of Science and Technology": 6.0}, "Authors": ["Hao Li", "Zhongyuan Tian", "Rafael K. V. Maeda", "Xuanqi Chen", "Jun Feng", "Jiang Xu"]}]}, {"DBLP title": "Adaptive-precision framework for SGD using deep Q-learning.", "DBLP authors": ["Wentai Zhang", "Hanxian Huang", "Jiaxi Zhang", "Ming Jiang", "Guojie Luo"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240774", "OA papers": [{"PaperId": "https://openalex.org/W2900073423", "PaperTitle": "Adaptive-precision framework for SGD using deep Q-learning", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Peking University": 5.0}, "Authors": ["Wentai Zhang", "Hanxian Huang", "Jiaxi Zhang", "Ming Jiang", "Guojie Luo"]}]}, {"DBLP title": "Differentiated handling of physical scenes and virtual objects for mobile augmented reality.", "DBLP authors": ["Chih-Hsuan Yen", "Wei-Ming Chen", "Pi-Cheng Hsiu", "Tei-Wei Kuo"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240798", "OA papers": [{"PaperId": "https://openalex.org/W2899555186", "PaperTitle": "Differentiated handling of physical scenes and virtual objects for mobile augmented reality", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Taiwan University": 3.0, "Research Center for Information Technology Innovation, Academia Sinica": 1.0}, "Authors": ["Chih-Hsuan Yen", "Wei Ming Chen", "Pi-Cheng Hsiu", "Tei-Wei Kuo"]}]}, {"DBLP title": "DATC RDF: an academic flow from logic synthesis to detailed routing.", "DBLP authors": ["Jinwook Jung", "Iris Hui-Ru Jiang", "Jianli Chen", "Shih-Ting Lin", "Yih-Lang Li", "Victor N. Kravets", "Gi-Joon Nam"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3272126", "OA papers": [{"PaperId": "https://openalex.org/W2900075539", "PaperTitle": "DATC RDF", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Korea Advanced Institute of Science and Technology": 1.0, "National Taiwan University": 1.0, "Fuzhou University": 1.0, "National Yang Ming Chiao Tung University": 2.0, "IBM Research - Thomas J. Watson Research Center": 2.0}, "Authors": ["Jinwook Jung", "Iris Hui-Ru Jiang", "Jianli Chen", "Shih-Ting Lin", "Yih-Lang Li", "Victor N. Kravets", "Gi-Joon Nam"]}]}, {"DBLP title": "Physical modeling of bitcell stability in subthreshold SRAMs for leakage-area optimization under PVT variations.", "DBLP authors": ["Xin Fan", "Rui Wang", "Tobias Gemmeke"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240836", "OA papers": [{"PaperId": "https://openalex.org/W2899548648", "PaperTitle": "Physical modeling of bitcell stability in subthreshold SRAMs for leakage-area optimization under PVT variations", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"RWTH Aachen University": 2.0, "Intrinsic-ID, Eindhoven, Netherlands": 1.0}, "Authors": ["Xin Fan", "Rong Wang", "Tobias Gemmeke"]}]}, {"DBLP title": "Comparing voltage adaptation performance between replica and in-situ timing monitors.", "DBLP authors": ["Yutaka Masuda", "Jun Nagayama", "Hirotaka Takeno", "Yoshimasa Ogawa", "Yoichi Momiyama", "Masanori Hashimoto"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240788", "OA papers": [{"PaperId": "https://openalex.org/W2900201894", "PaperTitle": "Comparing voltage adaptation performance between replica and in-situ timing monitors", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Osaka University": 2.0, "Socionext (Japan)": 4.0}, "Authors": ["Yutaka Masuda", "Jun Nagayama", "Hirotaka Takeno", "Yoshimasa Ogawa", "Yoichi Momiyama", "Masanori Hashimoto"]}]}, {"DBLP title": "Strain-aware performance evaluation and correction for OTFT-based flexible displays.", "DBLP authors": ["Tengtao Li", "Sachin S. Sapatnekar"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240853", "OA papers": [{"PaperId": "https://openalex.org/W2899883979", "PaperTitle": "Strain-aware performance evaluation and correction for OTFT-based flexible displays", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Minnesota": 2.0}, "Authors": ["Tengtao Li", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Achieving fast sanitization with zero live data copy for MLC flash memory.", "DBLP authors": ["Ping-Hsien Lin", "Yu-Ming Chang", "Yung-Chun Li", "Wei-Chen Wang", "Chien-Chung Ho", "Yuan-Hao Chang"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240773", "OA papers": [{"PaperId": "https://openalex.org/W2900269336", "PaperTitle": "Achieving fast sanitization with zero live data copy for MLC flash memory", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Macronix International (China)": 2.0, "National Taiwan University": 1.0, "Macronix International (Taiwan)": 1.0, "National Chung Cheng University": 1.0, "Institute of Information Science, Academia Sinica": 1.0}, "Authors": ["Ping-Hsien Lin", "Yu-Ming Chang", "Yung-Chun Li", "Weichen Wang", "Chien-Chung Ho", "Yuan-Hao Chang"]}]}, {"DBLP title": "Architecting data placement in SSDs for efficient secure deletion implementation.", "DBLP authors": ["Hoda Aghaei Khouzani", "Chen Liu", "Chengmo Yang"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240780", "OA papers": [{"PaperId": "https://openalex.org/W2900408204", "PaperTitle": "Architecting data placement in SSDs for efficient secure deletion implementation", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Delaware": 2.0, "INTEL Corporation#TAB#": 1.0}, "Authors": ["Hoda Aghaei Khouzani", "Chen Liu", "Chengmo Yang"]}]}, {"DBLP title": "AxBA: an approximate bus architecture framework.", "DBLP authors": ["Jacob R. Stevens", "Ashish Ranjan", "Anand Raghunathan"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240782", "OA papers": [{"PaperId": "https://openalex.org/W2899817918", "PaperTitle": "AxBA", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"School of Electrical & Computer Engineering, Purdue University": 3.0}, "Authors": ["Jacob S. Stevens", "Ashish Ranjan", "Anand Raghunathan"]}]}, {"DBLP title": "Security: the dark side of approximate computing?", "DBLP authors": ["Francesco Regazzoni", "Cesare Alippi", "Ilia Polian"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3243497", "OA papers": [{"PaperId": "https://openalex.org/W2900220203", "PaperTitle": "Security", "Year": 2018, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"ALaRI - USI, Lugano, Switzerland": 1.0, "Politecnico di Milano": 1.0, "Univ. of Stuttgart, DE": 1.0}, "Authors": ["Francesco Regazzoni", "Cesare Alippi", "Ilia Polian"]}]}, {"DBLP title": "Security aspects of neuromorphic MPSoCs.", "DBLP authors": ["Johanna Sep\u00falveda", "Cezar Reinbrecht", "Jean-Philippe Diguet"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3274038", "OA papers": [{"PaperId": "https://openalex.org/W2899738517", "PaperTitle": "Security aspects of neuromorphic MPSoCs", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Technical University of Munich": 1.0, "Delft University of Technology": 1.0, "CNRS/Lab-STICC, Lorient, France": 1.0}, "Authors": ["Johanna Sepulveda", "Cezar Reinbrecht", "Jean-Philippe Diguet"]}]}, {"DBLP title": "Vulnerability-tolerant secure architectures.", "DBLP authors": ["Todd M. Austin", "Valeria Bertacco", "Baris Kasikci", "Sharad Malik", "Mohit Tiwari"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3273057", "OA papers": [{"PaperId": "https://openalex.org/W2899592795", "PaperTitle": "Vulnerability-tolerant secure architectures", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0, "Princeton University": 1.0, "The University of Texas at Austin": 1.0}, "Authors": ["Todd Austin", "Valeria Bertacco", "Baris Kasikci", "Sharad Malik", "Mohit Tiwari"]}]}, {"DBLP title": "Machine learning for performance and power modeling of heterogeneous systems.", "DBLP authors": ["Joseph L. Greathouse", "Gabriel H. Loh"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3243484", "OA papers": [{"PaperId": "https://openalex.org/W2900365206", "PaperTitle": "Machine learning for performance and power modeling of heterogeneous systems", "Year": 2018, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Advanced Micro Devices (Canada)": 2.0}, "Authors": ["Joseph L. Greathouse", "Gabriel H. Loh"]}]}, {"DBLP title": "Machine learning for design space exploration and optimization of manycore systems.", "DBLP authors": ["Ryan Gary Kim", "Janardhan Rao Doppa", "Partha Pratim Pande"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3243483", "OA papers": [{"PaperId": "https://openalex.org/W2900387938", "PaperTitle": "Machine learning for design space exploration and optimization of manycore systems", "Year": 2018, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Colorado State University": 2.0, "Washington State University": 1.0}, "Authors": ["Ryan Gary Kim", "Janardhan Rao Doppa", "Partha Pratim Pande"]}]}, {"DBLP title": "Failure prediction based on anomaly detection for complex core routers.", "DBLP authors": ["Shi Jin", "Zhaobo Zhang", "Krishnendu Chakrabarty", "Xinli Gu"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3243476", "OA papers": [{"PaperId": "https://openalex.org/W2899699430", "PaperTitle": "Failure prediction based on anomaly detection for complex core routers", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Duke University": 2.0, "Huawei Technologies (United States)": 2.0}, "Authors": ["Shi Jin", "Zhaobo Zhang", "Krishnendu Chakrabarty", "Xinli Gu"]}]}, {"DBLP title": "Invocation-driven neural approximate computing with a multiclass-classifier and multiple approximators.", "DBLP authors": ["Haiyue Song", "Chengwen Xu", "Qiang Xu", "Zhuoran Song", "Naifeng Jing", "Xiaoyao Liang", "Li Jiang"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240819", "OA papers": [{"PaperId": "https://openalex.org/W2897539075", "PaperTitle": "Invocation-driven neural approximate computing with a multiclass-classifier and multiple approximators", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Shanghai Jiao Tong University": 6.0, "Chinese University of Hong Kong": 1.0}, "Authors": ["Haiyue Song", "Chengwen Xu", "Qiang Xu", "Zhuoran Song", "Naifeng Jing", "Xiaoyao Liang", "Li Jun Jiang"]}]}, {"DBLP title": "Deterministic methods for stochastic computing using low-discrepancy sequences.", "DBLP authors": ["M. Hassan Najafi", "David J. Lilja", "Marc D. Riedel"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240797", "OA papers": [{"PaperId": "https://openalex.org/W2900009113", "PaperTitle": "Deterministic methods for stochastic computing using low-discrepancy sequences", "Year": 2018, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"University of Louisiana at Lafayette": 1.0, "University of Minnesota": 2.0}, "Authors": ["M. Hassan Najafi", "David J. Lilja", "Marc D. Riedel"]}]}, {"DBLP title": "Design space exploration of multi-output logic function approximations.", "DBLP authors": ["Jorge Echavarria", "Stefan Wildermann", "J\u00fcrgen Teich"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240795", "OA papers": [{"PaperId": "https://openalex.org/W2900271492", "PaperTitle": "Design space exploration of multi-output logic function approximations", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Erlangen-Nuremberg": 3.0}, "Authors": ["Jorge Echavarria", "Stefan Wildermann", "J\u00fcrgen Teich"]}]}, {"DBLP title": "3DICT: a reliable and QoS capable mobile process-in-memory architecture for lookup-based CNNs in 3D XPoint ReRAMs.", "DBLP authors": ["Qian Lou", "Wujie Wen", "Lei Jiang"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240767", "OA papers": [{"PaperId": "https://openalex.org/W2900119764", "PaperTitle": "3DICT", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Indiana University Bloomington": 2.0, "Florida International University": 1.0}, "Authors": ["Qian Lou", "Wujie Wen", "Lei Jiang"]}]}, {"DBLP title": "Aliens: a novel hybrid architecture for resistive random-access memory.", "DBLP authors": ["Bing Wu", "Dan Feng", "Wei Tong", "Jingning Liu", "Shuai Li", "Mingshun Yang", "Chengning Wang", "Yang Zhang"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240776", "OA papers": [{"PaperId": "https://openalex.org/W2900337026", "PaperTitle": "Aliens", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Wuhan National Laboratory for Optoelectronics": 4.0, "Huazhong University of Science and Technology": 4.0}, "Authors": ["Bing Wu", "Dan Feng", "Wei Tong", "Jingning Liu", "Shuai Li", "Yang Mingshun", "Chengning Wang", "Yang Zhang"]}]}, {"DBLP title": "FELIX: fast and energy-efficient logic in memory.", "DBLP authors": ["Saransh Gupta", "Mohsen Imani", "Tajana Rosing"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240811", "OA papers": [{"PaperId": "https://openalex.org/W2900379535", "PaperTitle": "FELIX", "Year": 2018, "CitationCount": 76, "EstimatedCitation": 76, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Saransh Gupta", "Mohsen Imani", "Tajana Rosing"]}]}, {"DBLP title": "DNNBuilder: an automated tool for building high-performance DNN hardware accelerators for FPGAs.", "DBLP authors": ["Xiaofan Zhang", "Junsong Wang", "Chao Zhu", "Yonghua Lin", "Jinjun Xiong", "Wen-Mei W. Hwu", "Deming Chen"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240801", "OA papers": [{"PaperId": "https://openalex.org/W2899915146", "PaperTitle": "DNNBuilder", "Year": 2018, "CitationCount": 203, "EstimatedCitation": 203, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0, "IBM Research - China": 3.0, "IBM (United States)": 1.0}, "Authors": ["Xiaofan Zhang", "Jun-Song Wang", "Chao Zhu", "Yonghua Lin", "Jinjun Xiong", "Wen-mei W. Hwu", "Deming Chen"]}]}, {"DBLP title": "Algorithm-hardware co-design of single shot detector for fast object detection on FPGAs.", "DBLP authors": ["Yufei Ma", "Tu Zheng", "Yu Cao", "Sarma B. K. Vrudhula", "Jae-sun Seo"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240775", "OA papers": [{"PaperId": "https://openalex.org/W2899746768", "PaperTitle": "Algorithm-hardware co-design of single shot detector for fast object detection on FPGAs", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Arizona State University": 3.5, "Zhejiang University of Science and Technology": 1.0, "Decision Systems (United States)": 0.5}, "Authors": ["Yufei Ma", "Tu Zheng", "Yu Cao", "Sarma Vrudhula", "Jae-sun Seo"]}]}, {"DBLP title": "TGPA: tile-grained pipeline architecture for low latency CNN inference.", "DBLP authors": ["Xuechao Wei", "Yun Liang", "Xiuhong Li", "Cody Hao Yu", "Peng Zhang", "Jason Cong"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240856", "OA papers": [{"PaperId": "https://openalex.org/W2900082550", "PaperTitle": "TGPA", "Year": 2018, "CitationCount": 48, "EstimatedCitation": 48, "Affiliations": {"Peking University": 3.0, "University of California, Los Angeles": 1.0, "Palcon Computing Solutions, Inc., Los Angeles, CA, USA": 1.0, "Peking University, China and University of California and Falcon Computing Solutions, Inc.#TAB#": 1.0}, "Authors": ["Xuechao Wei", "Yun Liang", "Xiuhong Li", "Cody Hao Yu", "Peng Zhang", "Jason Cong"]}]}, {"DBLP title": "Customized locking of IP blocks on a multi-million-gate SoC.", "DBLP authors": ["Abhrajit Sengupta", "Mohammed Thari Nabeel", "Mohammed Ashraf", "Ozgur Sinanoglu"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3243467", "OA papers": [{"PaperId": "https://openalex.org/W2900190957", "PaperTitle": "Customized locking of IP blocks on a multi-million-gate SoC", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"New York University": 2.0, "New York University Abu Dhabi, Abu Dhabi UAE": 2.0}, "Authors": ["Abhrajit Sengupta", "Mohammed Ashraf", "Mohammed Nabeel", "Ozgur Sinanoglu"]}]}, {"DBLP title": "Dynamic resource management for heterogeneous many-cores.", "DBLP authors": ["J\u00f6rg Henkel", "J\u00fcrgen Teich", "Stefan Wildermann", "Hussam Amrouch"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3243471", "OA papers": [{"PaperId": "https://openalex.org/W2900430158", "PaperTitle": "Dynamic resource management for heterogeneous many-cores", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Erlangen-Nuremberg": 2.0, "Karlsruhe Institute of Technology": 2.0}, "Authors": ["Jorg Henkel", "J\u00fcrgen Teich", "Stefan Wildermann", "Hussam Amrouch"]}]}, {"DBLP title": "Online learning for adaptive optimization of heterogeneous SoCs.", "DBLP authors": ["Ganapati Bhat", "Sumit K. Mandal", "Ujjwal Gupta", "\u00dcmit Y. Ogras"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3243489", "OA papers": [{"PaperId": "https://openalex.org/W2899686470", "PaperTitle": "Online learning for adaptive optimization of heterogeneous SoCs", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Arizona State University": 3.0, "Intel (United States)": 1.0}, "Authors": ["Ganapati Bhat", "Sumit Mandal", "Ujjwal Gupta", "Umit Y. Ogras"]}]}, {"DBLP title": "Hybrid on-chip communication architectures for heterogeneous manycore systems.", "DBLP authors": ["Biresh Kumar Joardar", "Janardhan Rao Doppa", "Partha Pratim Pande", "Diana Marculescu", "Radu Marculescu"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3243480", "OA papers": [{"PaperId": "https://openalex.org/W2899764733", "PaperTitle": "Hybrid on-chip communication architectures for heterogeneous manycore systems", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Washington State University": 3.0, "Carnegie Mellon University": 2.0}, "Authors": ["Biresh Kumar Joardar", "Janardhan Rao Doppa", "Partha Pratim Pande", "Diana Marculescu", "Radu Marculescu"]}]}, {"DBLP title": "A practical detailed placement algorithm under multi-cell spacing constraints.", "DBLP authors": ["Yu-Hsiang Cheng", "Ding-Wei Huang", "Wai-Kei Mak", "Ting-Chi Wang"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240772", "OA papers": [{"PaperId": "https://openalex.org/W2899770595", "PaperTitle": "A practical detailed placement algorithm under multi-cell spacing constraints", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Tsing Hua University": 4.0}, "Authors": ["Yu-Hsiang Cheng", "Ding-Wei Huang", "Wai-Kei Mak", "Ting-Chi Wang"]}]}, {"DBLP title": "Mixed-cell-height placement considering drain-to-drain abutment.", "DBLP authors": ["Yu-Wei Tseng", "Yao-Wen Chang"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240827", "OA papers": [{"PaperId": "https://openalex.org/W2900188117", "PaperTitle": "Mixed-cell-height placement considering drain-to-drain abutment", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Yu-wei Tseng", "Yao-Wen Chang"]}]}, {"DBLP title": "Mixed-cell-height legalization considering technology and region constraints.", "DBLP authors": ["Ziran Zhu", "Xingquan Li", "Yuhang Chen", "Jianli Chen", "Wenxing Zhu", "Yao-Wen Chang"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240826", "OA papers": [{"PaperId": "https://openalex.org/W4235719085", "PaperTitle": "Mixed-cell-height legalization considering technology and region constraints", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Fuzhou University": 5.0, "National Taiwan University, Taipei, Taiwan": 1.0}, "Authors": ["Ziran Zhu", "Xingquan Li", "Yuhang Chen", "Jianli Chen", "Wenxing Zhu", "Yao-Wen Chang"]}]}, {"DBLP title": "Mixed-cell-height placement with complex minimum-implant-area constraints.", "DBLP authors": ["Jianli Chen", "Peng Yang", "Xingquan Li", "Wenxing Zhu", "Yao-Wen Chang"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240828", "OA papers": [{"PaperId": "https://openalex.org/W2899615972", "PaperTitle": "Mixed-cell-height placement with complex minimum-implant-area constraints", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Fuzhou University": 4.0, "National Taiwan University": 1.0}, "Authors": ["Jianli Chen", "Peng Yang", "Xingquan Li", "Wenxing Zhu", "Yao-Wen Chang"]}]}, {"DBLP title": "RAPID: read acceleration for improved performance and endurance in MLC/TLC NVMs.", "DBLP authors": ["Poovaiah M. Palangappa", "Kartik Mohanram"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240840", "OA papers": [{"PaperId": "https://openalex.org/W2899776440", "PaperTitle": "RAPID", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Pittsburgh": 2.0}, "Authors": ["Poovaiah M. Palangappa", "Kartik Mohanram"]}]}, {"DBLP title": "Sneak path free reconfiguration of via-switch crossbars based FPGA.", "DBLP authors": ["Ryutaro Doi", "Jaehoon Yu", "Masanori Hashimoto"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240849", "OA papers": [{"PaperId": "https://openalex.org/W2900273100", "PaperTitle": "Sneak path free reconfiguration of via-switch crossbars based FPGA", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Osaka University": 3.0}, "Authors": ["Ryutaro Doi", "Jinhong Yu", "Masanori Hashimoto"]}]}, {"DBLP title": "Mixed size crossbar based RRAM CNN accelerator with overlapped mapping method.", "DBLP authors": ["Zhenhua Zhu", "Jilan Lin", "Ming Cheng", "Lixue Xia", "Hanbo Sun", "Xiaoming Chen", "Yu Wang", "Huazhong Yang"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240825", "OA papers": [{"PaperId": "https://openalex.org/W2899868573", "PaperTitle": "Mixed size crossbar based RRAM CNN accelerator with overlapped mapping method", "Year": 2018, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Tsinghua University": 7.0, "Institute of Computing Technology": 0.5, "Chinese Academy of Sciences": 0.5}, "Authors": ["Zhenhua Zhu", "Jun Lin", "Ming Cheng", "Lixue Xia", "Hanbo Sun", "Xiao-Ming Chen", "Yu Wang", "Huazhong Yang"]}]}, {"DBLP title": "Enhancing the solution quality of hardware ising-model solver via parallel tempering.", "DBLP authors": ["Hidenori Gyoten", "Masayuki Hiromoto", "Takashi Sato"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240806", "OA papers": [{"PaperId": "https://openalex.org/W2899950904", "PaperTitle": "Enhancing the solution quality of hardware ising-model solver via parallel tempering", "Year": 2018, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Kyoto College of Graduate Studies for Informatics": 1.5, "Kyoto University": 1.5}, "Authors": ["Hidenori Gyoten", "Masayuki Hiromoto", "Takashi Sato"]}]}, {"DBLP title": "Defensive dropout for hardening deep neural networks under adversarial attacks.", "DBLP authors": ["Siyue Wang", "Xiao Wang", "Pu Zhao", "Wujie Wen", "David R. Kaeli", "Peter Chin", "Xue Lin"], "year": 2018, "doi": "https://ieeexplore.ieee.org/document/8587615", "OA papers": []}, {"DBLP title": "Online human activity recognition using low-power wearable devices.", "DBLP authors": ["Ganapati Bhat", "Ranadeep Deb", "Vatika Vardhan Chaurasia", "Holly Shill", "\u00dcmit Y. Ogras"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240833", "OA papers": [{"PaperId": "https://openalex.org/W2888635150", "PaperTitle": "Online human activity recognition using low-power wearable devices", "Year": 2018, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Arizona State University": 4.0, "Lonnie and Muhammad Ali Movement Disorder Center, Phoenix, AZ": 1.0}, "Authors": ["Ganapati Bhat", "Ranadeep Deb", "Vatika Vardhan Chaurasia", "Holly A. Shill", "Umit Y. Ogras"]}]}, {"DBLP title": "Shadow attacks on MEDA biochips.", "DBLP authors": ["Mohammed Shayan", "Sukanta Bhattacharjee", "Tung-Che Liang", "Jack Tang", "Krishnendu Chakrabarty", "Ramesh Karri"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240846", "OA papers": [{"PaperId": "https://openalex.org/W2900049063", "PaperTitle": "Shadow attacks on MEDA biochips", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"New York University": 4.0, "Duke University": 2.0}, "Authors": ["Mohammed Shayan", "Sukanta Bhattacharjee", "Tung-Che Liang", "Jack Tang", "Krishnendu Chakrabarty", "Ramesh Karri"]}]}, {"DBLP title": "LeapChain: efficient blockchain verification for embedded IoT.", "DBLP authors": ["Emanuel Regnath", "Sebastian Steinhorst"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240820", "OA papers": [{"PaperId": "https://openalex.org/W2899842123", "PaperTitle": "LeapChain", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Technical University of Munich": 2.0}, "Authors": ["Emanuel Regnath", "Sebastian Steinhorst"]}]}, {"DBLP title": "Robust object estimation using generative-discriminative inference for secure robotics applications.", "DBLP authors": ["Yanqi Liu", "Alessandro Costantini", "R. Iris Bahar", "Zhiqiang Sui", "Zhefan Ye", "Shiyang Lu", "Odest Chadwicke Jenkins"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3243493", "OA papers": [{"PaperId": "https://openalex.org/W2900218360", "PaperTitle": "Robust object estimation using generative-discriminative inference for secure robotics applications", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Brown University": 1.5, "Providence College": 1.5, "University of Michigan\u2013Ann Arbor": 4.0}, "Authors": ["Yanqi Liu", "Alessandro Costantini", "R. Iris Bahar", "Zhiqiang Sui", "Zhefan Ye", "Shiyang Lu", "Odest Chadwicke Jenkins"]}]}, {"DBLP title": "Efficient utilization of adversarial training towards robust machine learners and its analysis.", "DBLP authors": ["Sai Manoj P. D.", "Sairaj Amberkar", "Setareh Rafatirad", "Houman Homayoun"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3267502", "OA papers": [{"PaperId": "https://openalex.org/W2899811703", "PaperTitle": "Efficient utilization of adversarial training towards robust machine learners and its analysis", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"George Mason University": 4.0}, "Authors": ["Sai Manoj Pudukotai Dinakarrao", "Sairaj Amberkar", "Setareh Rafatirad", "Houman Homayoun"]}]}, {"DBLP title": "Majority logic synthesis.", "DBLP authors": ["Luca G. Amar\u00f9", "Eleonora Testa", "Miguel Couceiro", "Odysseas Zografos", "Giovanni De Micheli", "Mathias Soeken"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3267501", "OA papers": [{"PaperId": "https://openalex.org/W2706484349", "PaperTitle": "Majority logic synthesis", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Synopsys (United States)": 1.0, "EPFL, Switzerland": 3.0, "University of Lorraine": 1.0, "Imec": 1.0}, "Authors": ["Luca Amaru", "Eleonora Testa", "Miguel Couceiro", "Odysseas Zografos", "Giovanni De Micheli", "Mathias Soeken"]}]}, {"DBLP title": "RouteNet: routability prediction for mixed-size designs using convolutional neural network.", "DBLP authors": ["Zhiyao Xie", "Yu-Hung Huang", "Guan-Qi Fang", "Haoxing Ren", "Shao-Yun Fang", "Yiran Chen", "Nvidia Corporation"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240843", "OA papers": [{"PaperId": "https://openalex.org/W2899885603", "PaperTitle": "RouteNet", "Year": 2018, "CitationCount": 90, "EstimatedCitation": 90, "Affiliations": {"Duke University": 2.0, "National Taiwan University of Science and Technology": 3.0, "Nvidia (United States)": 1.0, "Texas A&amp;M University": 1.0}, "Authors": ["Zhiyao Xie", "Yu-Hung Huang", "Guanqi Fang", "Haoxing Ren", "Shao-Yun Fang", "Yi Chen", "Jiang Hu"]}]}, {"DBLP title": "TritonRoute: an initial detailed router for advanced VLSI technologies.", "DBLP authors": ["Andrew B. Kahng", "Lutong Wang", "Bangqi Xu"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240766", "OA papers": [{"PaperId": "https://openalex.org/W2900068574", "PaperTitle": "TritonRoute", "Year": 2018, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Andrew B. Kahng", "Lutong Wang", "Bangqi Xu"]}]}, {"DBLP title": "A multithreaded initial detailed routing algorithm considering global routing guides.", "DBLP authors": ["Fan-Keng Sun", "Hao Chen", "Ching-Yu Chen", "Chen-Hao Hsu", "Yao-Wen Chang"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240777", "OA papers": [{"PaperId": "https://openalex.org/W2899736003", "PaperTitle": "A multithreaded initial detailed routing algorithm considering global routing guides", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"National Taiwan University": 5.0}, "Authors": ["Fan-Keng Sun", "Hao Chen", "Ching-Yu Chen", "Chen-Hao Hsu", "Yao-Wen Chang"]}]}, {"DBLP title": "Extending ML-OARSMT to net open locator with efficient and effective boolean operations.", "DBLP authors": ["Bing-Hui Jiang", "Hung-Ming Chen"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240807", "OA papers": [{"PaperId": "https://openalex.org/W2900281816", "PaperTitle": "Extending ML-OARSMT to net open locator with efficient and effective boolean operations", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0}, "Authors": ["Bing-hui Jiang", "Hung-Ming Chen"]}]}, {"DBLP title": "Logic synthesis of binarized neural networks for efficient circuit implementation.", "DBLP authors": ["Chia-Chih Chi", "Jie-Hong R. Jiang"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240822", "OA papers": [{"PaperId": "https://openalex.org/W2899954960", "PaperTitle": "Logic synthesis of binarized neural networks for efficient circuit implementation", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"National Taiwan University": 1.0, "Dept. of Electrical Engineering, Graduate Institute of Electronics Engineering, National Taiwan University, Taiwan": 1.0}, "Authors": ["Chia-Fen Chi", "Jie-Hong R. Jiang"]}]}, {"DBLP title": "Canonicalization of threshold logic representation and its applications.", "DBLP authors": ["Siang-Yun Lee", "Nian-Ze Lee", "Jie-Hong R. Jiang"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240785", "OA papers": [{"PaperId": "https://openalex.org/W2900055156", "PaperTitle": "Canonicalization of threshold logic representation and its applications", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Taiwan University": 2.0, "Dept. of Electrical Engineering, Graduate Institute of Electronics Engineering, National Taiwan University, Taiwan": 1.0}, "Authors": ["Siang Yin Lee", "Nian-Ze Lee", "Jie-Hong R. Jiang"]}]}, {"DBLP title": "DALS: delay-driven approximate logic synthesis.", "DBLP authors": ["Zhuangzhuang Zhou", "Yue Yao", "Shuyang Huang", "Sanbao Su", "Chang Meng", "Weikang Qian"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240790", "OA papers": [{"PaperId": "https://openalex.org/W2900149931", "PaperTitle": "DALS", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Shanghai Jiao Tong University": 6.0}, "Authors": ["Zhuangzhuang Zhou", "Yue Yao", "Shuyang Huang", "Sanbao Su", "Chang Meng", "Weikang Qian"]}]}, {"DBLP title": "Unlocking fine-grain parallelism for AIG rewriting.", "DBLP authors": ["Vinicius N. Possani", "Yi-Shan Lu", "Alan Mishchenko", "Keshav Pingali", "Renato P. Ribas", "Andr\u00e9 In\u00e1cio Reis"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240861", "OA papers": [{"PaperId": "https://openalex.org/W2899805943", "PaperTitle": "Unlocking fine-grain parallelism for AIG rewriting", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Federal University of Rio Grande do Sul": 3.0, "The University of Texas at Austin": 2.0, "University of California": 1.0}, "Authors": ["Vinicius N. Possani", "Yi-Shan Lu", "Alan Mishchenko", "Keshav Pingali", "Renato P. Ribas", "Andr\u00e9 Reis"]}]}, {"DBLP title": "High-level synthesis with timing-sensitive information flow enforcement.", "DBLP authors": ["Zhenghong Jiang", "Steve Dai", "G. Edward Suh", "Zhiru Zhang"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3243415", "OA papers": [{"PaperId": "https://openalex.org/W2899943924", "PaperTitle": "High-level synthesis with timing-sensitive information flow enforcement", "Year": 2018, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Cornell University": 4.0}, "Authors": ["Zhenghong Jiang", "Steve Dai", "G. Edward Suh", "Zhiru Zhang"]}]}, {"DBLP title": "Property specific information flow analysis for hardware security verification.", "DBLP authors": ["Wei Hu", "Armaiti Ardeshiricham", "Mustafa S. Gobulukoglu", "Xinmu Wang", "Ryan Kastner"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240839", "OA papers": [{"PaperId": "https://openalex.org/W2900193304", "PaperTitle": "Property specific information flow analysis for hardware security verification", "Year": 2018, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Northwestern Polytechnical University": 2.0, "University of California, San Diego": 3.0}, "Authors": ["Wei Hu", "Armaiti Ardeshiricham", "Mustafa Gobulukoglu", "Xinmu Wang", "Ryan Kastner"]}]}, {"DBLP title": "HISA: hardware isolation-based secure architecture for CPU-FPGA embedded systems.", "DBLP authors": ["Mengmei Ye", "Xianglong Feng", "Sheng Wei"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240814", "OA papers": [{"PaperId": "https://openalex.org/W2899869491", "PaperTitle": "HISA", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Nebraska\u2013Lincoln": 3.0}, "Authors": ["Mengmei Ye", "Xianglong Feng", "Qingyi Wei"]}]}, {"DBLP title": "SWAN: mitigating hardware trojans with design ambiguity.", "DBLP authors": ["Timothy Linscott", "Pete Ehrett", "Valeria Bertacco", "Todd M. Austin"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240854", "OA papers": [{"PaperId": "https://openalex.org/W2900368049", "PaperTitle": "SWAN", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0}, "Authors": ["Timothy Linscott", "Pete Ehrett", "Valeria Bertacco", "Todd Austin"]}]}, {"DBLP title": "Security for safety: a path toward building trusted autonomous vehicles.", "DBLP authors": ["Raj Gautam Dutta", "Feng Yu", "Teng Zhang", "Yaodan Hu", "Yier Jin"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3243496", "OA papers": [{"PaperId": "https://openalex.org/W2900050303", "PaperTitle": "Security for safety", "Year": 2018, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Central Florida": 3.0, "University of Florida": 2.0}, "Authors": ["Raj Kumar Dutta", "Feng Yu", "Teng Zhang", "Yaodan Hu", "Yier Jin"]}]}, {"DBLP title": "Hardware-accelerated data acquisition and authentication for high-speed video streams on future heterogeneous automotive processing platforms.", "DBLP authors": ["Martin Geier", "Fabian Franzen", "Samarjit Chakraborty"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3243478", "OA papers": [{"PaperId": "https://openalex.org/W2899852153", "PaperTitle": "Hardware-accelerated data acquisition and authentication for high-speed video streams on future heterogeneous automotive processing platforms", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Real-Time Innovations (United States)": 1.0, "Technical University of Munich": 2.0}, "Authors": ["Martin Geier", "Fabian Franzen", "Samarjit Chakraborty"]}]}, {"DBLP title": "Network and system level security in connected vehicle applications.", "DBLP authors": ["Hengyi Liang", "Matthew Jagielski", "Bowen Zheng", "Chung-Wei Lin", "Eunsuk Kang", "Shinichi Shiraishi", "Cristina Nita-Rotaru", "Qi Zhu"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3243488", "OA papers": [{"PaperId": "https://openalex.org/W2899668915", "PaperTitle": "Network and system level security in connected vehicle applications", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Northwestern University": 2.0, "Universidad del Noreste": 2.0, "University of California, Riverside": 1.0, "National Taiwan University": 1.0, "Carnegie Mellon University": 1.0, "Toyota InfoTechonology Center, Japan#TAB#": 1.0}, "Authors": ["Hengyi Liang", "Matthew Jagielski", "Bowen Zheng", "Chung-Wei Lin", "Eun-Suk Kang", "Shinichi Shiraishi", "Cristina Nita-Rotaru", "Qi Zhu"]}]}, {"DBLP title": "A safety and security architecture for reducing accidents in intelligent transportation systems.", "DBLP authors": ["Qian Chen", "Azizeh Khaled Sowan", "Shouhuai Xu"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3243462", "OA papers": [{"PaperId": "https://openalex.org/W2900023917", "PaperTitle": "A safety and security architecture for reducing accidents in intelligent transportation systems", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"The University of Texas at San Antonio": 2.0, "The University of Texas Health Science Center at San Antonio": 1.0}, "Authors": ["Qian Chen", "Azizeh K. Sowan", "Shouhuai Xu"]}]}, {"DBLP title": "The need and opportunities of electromigration-aware integrated circuit design.", "DBLP authors": ["Steve Bigalke", "Jens Lienig", "G\u00f6ran Jerke", "J\u00fcrgen Scheible", "Roland Jancke"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3265971", "OA papers": [{"PaperId": "https://openalex.org/W2899949355", "PaperTitle": "The need and opportunities of electromigration-aware integrated circuit design", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"TU Dresden": 2.0, "Robert Bosch (Germany)": 2.0, "Fraunhofer Institute for Integrated Circuits": 1.0}, "Authors": ["Steve Bigalke", "Jens Lienig", "Goran Jerke", "J\u00fcrgen Scheible", "Roland Jancke"]}]}, {"DBLP title": "Uncertainty quantification of electronic and photonic ICs with non-Gaussian correlated process variations.", "DBLP authors": ["Chunfeng Cui", "Zheng Zhang"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240860", "OA papers": [{"PaperId": "https://openalex.org/W2963431919", "PaperTitle": "Uncertainty quantification of electronic and photonic ICs with non-Gaussian correlated process variations", "Year": 2018, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of California System": 2.0}, "Authors": ["Chunfeng Cui", "Zheng Gang Zhang"]}]}, {"DBLP title": "Parallelizable Bayesian optimization for analog and mixed-signal rare failure detection with high coverage.", "DBLP authors": ["Hanbin Hu", "Peng Li", "Jianhua Z. Huang"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240835", "OA papers": [{"PaperId": "https://openalex.org/W2900070061", "PaperTitle": "Parallelizable Bayesian optimization for analog and mixed-signal rare failure detection with high coverage", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Texas A&M University": 3.0}, "Authors": ["Hanbin Hu", "Peng Li", "Jianhua Z. Huang"]}]}, {"DBLP title": "Transient circuit simulation for differential algebraic systems using matrix exponential.", "DBLP authors": ["Pengwen Chen", "Chung-Kuan Cheng", "Dongwon Park", "Xinyuan Wang"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3264636", "OA papers": [{"PaperId": "https://openalex.org/W2899888220", "PaperTitle": "Transient circuit simulation for differential algebraic systems using matrix exponential", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Chung Hsing University": 1.0, "University of California, San Diego": 3.0}, "Authors": ["Pengwen Chen", "Chung-Kuan Cheng", "Dong-Won Park", "Xuejun Wang"]}]}, {"DBLP title": "CustomTopo: a topology generation method for application-specific wavelength-routed optical NoCs.", "DBLP authors": ["Mengchu Li", "Tsun-Ming Tseng", "Davide Bertozzi", "Mahdi Tala", "Ulf Schlichtmann"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240789", "OA papers": [{"PaperId": "https://openalex.org/W2900202556", "PaperTitle": "CustomTopo", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Ludwig-Maximilians-Universit\u00e4t M\u00fcnchen": 0.5, "Technical University of Munich": 2.5, "University of Ferrara": 2.0}, "Authors": ["Mengchu Li", "Tsun-Ming Tseng", "Davide Bertozzi", "Mahdi Tala", "Ulf Schlichtmann"]}]}, {"DBLP title": "A cross-layer methodology for design and optimization of networks in 2.5D systems.", "DBLP authors": ["Ayse K. Coskun", "Furkan Eris", "Ajay Joshi", "Andrew B. Kahng", "Yenai Ma", "Vaishnav Srinivas"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240768", "OA papers": [{"PaperId": "https://openalex.org/W2899948421", "PaperTitle": "A cross-layer methodology for design and optimization of networks in 2.5D systems", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Boston University": 4.0, "University of California, San Diego": 2.0}, "Authors": ["Ayse K. Coskun", "Furkan Eris", "Ajay Joshi", "Andrew B. Kahng", "Yenai Ma", "Vaishnav Srinivas"]}]}, {"DBLP title": "Wavefront-MCTS: multi-objective design space exploration of NoC architectures based on Monte Carlo tree search.", "DBLP authors": ["Yong Hu", "Daniel Mueller-Gritschneder", "Ulf Schlichtmann"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240863", "OA papers": [{"PaperId": "https://openalex.org/W2900283189", "PaperTitle": "Wavefront-MCTS", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Technical University of Munich": 3.0}, "Authors": ["Yong Hu", "Daniel Mueller-Gritschneder", "Ulf Schlichtmann"]}]}, {"DBLP title": "HLS-based optimization and design space exploration for applications with variable loop bounds.", "DBLP authors": ["Young-kyu Choi", "Jason Cong"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240815", "OA papers": [{"PaperId": "https://openalex.org/W2899543855", "PaperTitle": "HLS-based optimization and design space exploration for applications with variable loop bounds", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of California, Los Angeles": 2.0}, "Authors": ["Young Deuk Choi", "Jason Cong"]}]}, {"DBLP title": "HLSPredict: cross platform performance prediction for FPGA high-level synthesis.", "DBLP authors": ["Kenneth O'Neal", "Mitch Liu", "Hans Tang", "Amin Kalantar", "Kennen DeRenard", "Philip Brisk"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3264635", "OA papers": [{"PaperId": "https://openalex.org/W2900129920", "PaperTitle": "HLSPredict", "Year": 2018, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of California, Riverside": 6.0}, "Authors": ["Kenneth O'Neal", "Mitch Liu", "Hans Tang", "Amin Kalantar", "Kennen DeRenard", "Philip Brisk"]}]}, {"DBLP title": "C-GOOD: C-code generation framework for optimized on-device deep learning.", "DBLP authors": ["Duseok Kang", "Euiseok Kim", "Inpyo Bae", "Bernhard Egger", "Soonhoi Ha"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240786", "OA papers": [{"PaperId": "https://openalex.org/W2899585750", "PaperTitle": "C-GOOD", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Seoul National University": 4.0, "Nalbi Inc.": 1.0}, "Authors": ["Duseok Kang", "Euiseok J. Kim", "Inpyo Bae", "Bernhard Egger", "Soonhoi Ha"]}]}, {"DBLP title": "LiteHAX: lightweight hardware-assisted attestation of program execution.", "DBLP authors": ["Ghada Dessouky", "Tigist Abera", "Ahmad Ibrahim", "Ahmad-Reza Sadeghi"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240821", "OA papers": [{"PaperId": "https://openalex.org/W2896993707", "PaperTitle": "LiteHAX", "Year": 2018, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"Technical University of Darmstadt": 4.0}, "Authors": ["Ghada Dessouky", "Tigist Abera", "Ahmad Asrul Ibrahim", "Ahmad-Reza Sadeghi"]}]}, {"DBLP title": "SCADET: a side-channel attack detection tool for tracking prime+probe.", "DBLP authors": ["Majid Sabbagh", "Yunsi Fei", "Thomas Wahl", "A. Adam Ding"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240844", "OA papers": [{"PaperId": "https://openalex.org/W2899912069", "PaperTitle": "SCADET", "Year": 2018, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Northeastern University": 4.0}, "Authors": ["Majid Sabbagh", "Yunsi Fei", "Thomas I. Wahl", "A. Adam Ding"]}]}, {"DBLP title": "Industrial experiences with resource management under software randomization in ARINC653 avionics environments.", "DBLP authors": ["Leonidas Kosmidis", "Cristian Maxim", "Victor J\u00e9gu", "Francis Vatrinet", "Francisco J. Cazorla"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240818", "OA papers": [{"PaperId": "https://openalex.org/W2900090045", "PaperTitle": "Industrial experiences with resource management under software randomization in ARINC653 avionics environments", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Barcelona Supercomputing Center": 1.5, "Airbus (India)": 2.0, "Sysgo (Czechia)": 1.0, "Spanish National Research Council": 0.5}, "Authors": ["Leonidas Kosmidis", "Cristian Maxim", "Victor Jegu", "Francis Vatrinet", "Francisco J. Cazorla"]}]}, {"DBLP title": "Single flux quantum circuit technology and CAD overview.", "DBLP authors": ["Coenrad Fourie"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3243498", "OA papers": [{"PaperId": "https://openalex.org/W2900110073", "PaperTitle": "Single flux quantum circuit technology and CAD overview", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Stellenbosch University": 1.0}, "Authors": ["Coenrad J. Fourie"]}]}, {"DBLP title": "Design automation methodology and tools for superconductive electronics.", "DBLP authors": ["Massoud Pedram", "Yanzhi Wang"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3243470", "OA papers": [{"PaperId": "https://openalex.org/W2899988010", "PaperTitle": "Design automation methodology and tools for superconductive electronics", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Southern California": 0.5, "Southern California University for Professional Studies": 0.5, "Universidad del Noreste": 1.0}, "Authors": ["Massoud Pedram", "Yanzhi Wang"]}]}, {"DBLP title": "Multi-terminal routing with length-matching for rapid single flux quantum circuits.", "DBLP authors": ["Pei-Yi Cheng", "Kazuyoshi Takagi", "Tsung-Yi Ho"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3243487", "OA papers": [{"PaperId": "https://openalex.org/W2900284948", "PaperTitle": "Multi-terminal routing with length-matching for rapid single flux quantum circuits", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Tsing Hua University": 2.0, "Kyoto University": 1.0}, "Authors": ["Pei-Yi Cheng", "Kazuyoshi Takagi", "Tsung-Yi Ho"]}]}, {"DBLP title": "Electromagnetic equalizer: an active countermeasure against EM side-channel attack.", "DBLP authors": ["Chenguang Wang", "Yici Cai", "Haoyi Wang", "Qiang Zhou"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240804", "OA papers": [{"PaperId": "https://openalex.org/W2900327825", "PaperTitle": "Electromagnetic equalizer", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Tsinghua University": 4.0}, "Authors": ["Chenguang Wang", "Yici Cai", "Haoyi Wang", "Qiang Zhou"]}]}, {"DBLP title": "GPU acceleration of RSA is vulnerable to side-channel timing attacks.", "DBLP authors": ["Chao Luo", "Yunsi Fei", "David R. Kaeli"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240812", "OA papers": [{"PaperId": "https://openalex.org/W2900225834", "PaperTitle": "GPU acceleration of RSA is vulnerable to side-channel timing attacks", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Northeastern University": 3.0}, "Authors": ["Chao Bao Luo", "Yunsi Fei", "David Kaeli"]}]}, {"DBLP title": "Remote inter-chip power analysis side-channel attacks at board-level.", "DBLP authors": ["Falk Schellenberg", "Dennis R. E. Gnad", "Amir Moradi", "Mehdi Baradaran Tahoori"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240841", "OA papers": [{"PaperId": "https://openalex.org/W2899083777", "PaperTitle": "Remote inter-chip power analysis side-channel attacks at board-level", "Year": 2018, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Ruhr University Bochum": 2.0, "Karlsruhe Institute of Technology": 2.0}, "Authors": ["Falk Schellenberg", "Dennis R. E. Gnad", "Amir Moradi", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Effective simple-power analysis attacks of elliptic curve cryptography on embedded systems.", "DBLP authors": ["Chao Luo", "Yunsi Fei", "David R. Kaeli"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240802", "OA papers": [{"PaperId": "https://openalex.org/W2900329729", "PaperTitle": "Effective simple-power analysis attacks of elliptic curve cryptography on embedded systems", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Northeastern University": 3.0}, "Authors": ["Chao Bao Luo", "Yunsi Fei", "David Kaeli"]}]}, {"DBLP title": "SODA: stencil with optimized dataflow architecture.", "DBLP authors": ["Yuze Chi", "Jason Cong", "Peng Wei", "Peipei Zhou"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240850", "OA papers": [{"PaperId": "https://openalex.org/W2899691047", "PaperTitle": "SODA", "Year": 2018, "CitationCount": 55, "EstimatedCitation": 55, "Affiliations": {"University of California, Los Angeles": 4.0}, "Authors": ["Yuze Chi", "Jason Cong", "Peng Wei", "Peipei Zhou"]}]}, {"DBLP title": "PolySA: polyhedral-based systolic array auto-compilation.", "DBLP authors": ["Jason Cong", "Jie Wang"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240838", "OA papers": [{"PaperId": "https://openalex.org/W2899644485", "PaperTitle": "PolySA", "Year": 2018, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {"University of California, Los Angeles": 2.0}, "Authors": ["Jason Cong", "Jie Jin Wang"]}]}, {"DBLP title": "An efficient data reuse strategy for multi-pattern data access.", "DBLP authors": ["Wensong Li", "Fan Yang", "Hengliang Zhu", "Xuan Zeng", "Dian Zhou"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240778", "OA papers": [{"PaperId": "https://openalex.org/W2900108828", "PaperTitle": "An efficient data reuse strategy for multi-pattern data access", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 2.5, "Fudan University": 2.5}, "Authors": ["Wenzhe Li", "Fan Yang", "Hengliang Zhu", "Xuan Zeng", "Dian Zhou"]}]}, {"DBLP title": "Optimizing data layout and system configuration on FPGA-based heterogeneous platforms.", "DBLP authors": ["Hou-Jen Ko", "Zhiyuan Li", "Samuel P. Midkiff"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240834", "OA papers": [{"PaperId": "https://openalex.org/W2899863466", "PaperTitle": "Optimizing data layout and system configuration on FPGA-based heterogeneous platforms", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Purdue University West Lafayette": 3.0}, "Authors": ["Hou-Jen Ko", "Zhi-Yuan Li", "Samuel P. Midkiff"]}]}, {"DBLP title": "Design and optimization of edge computing distributed neural processor for biomedical rehabilitation with sensor fusion.", "DBLP authors": ["Kofi Otseidu", "Tianyu Jia", "Joshua Bryne", "Levi J. Hargrove", "Jie Gu"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240794", "OA papers": [{"PaperId": "https://openalex.org/W2900139838", "PaperTitle": "Design and optimization of edge computing distributed neural processor for biomedical rehabilitation with sensor fusion", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Northwestern University": 4.0, "Rehabilitation Institute of Chicago": 1.0}, "Authors": ["Kofi Otseidu", "Tianyu Jia", "Joshua Bryne", "Levi J. Hargrove", "Jie Gu"]}]}, {"DBLP title": "Area-efficient and low-power face-to-face-bonded 3D liquid state machine design.", "DBLP authors": ["Bon Woong Ku", "Yu Liu", "Yingyezhe Jin", "Peng Li", "Sung Kyu Lim"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3264695", "OA papers": [{"PaperId": "https://openalex.org/W2900336531", "PaperTitle": "Area-efficient and low-power face-to-face-bonded 3D liquid state machine design", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Georgia Institute of Technology": 2.0, "Texas A&M University": 3.0}, "Authors": ["Bon Jeong Ku", "Yu Liu", "Yingyezhe Jin", "Peng Li", "Sung Kyu Lim"]}]}, {"DBLP title": "DIMA: a depthwise CNN in-memory accelerator.", "DBLP authors": ["Shaahin Angizi", "Zhezhi He", "Deliang Fan"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240799", "OA papers": [{"PaperId": "https://openalex.org/W2900164285", "PaperTitle": "DIMA", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Central Florida": 3.0}, "Authors": ["Shaahin Angizi", "Zhezhi He", "Deliang Fan"]}]}, {"DBLP title": "Multi-channel and fault-tolerant control multiplexing for flow-based microfluidic biochips.", "DBLP authors": ["Ying Zhu", "Bing Li", "Tsung-Yi Ho", "Qin Wang", "Hailong Yao", "Robert Wille", "Ulf Schlichtmann"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240830", "OA papers": [{"PaperId": "https://openalex.org/W2900087109", "PaperTitle": "Multi-channel and fault-tolerant control multiplexing for flow-based microfluidic biochips", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Technical University of Munich": 3.5, "National Tsing Hua University": 0.5, "Tsinghua University": 2.0, "Johannes Kepler University of Linz": 1.0}, "Authors": ["Ying Zhu", "Bing Li", "Tsung-Yi Ho", "Aiqin Wang", "Hailong Yao", "Robert Wille", "UIf Schlichtmann"]}]}, {"DBLP title": "Multi-physics-based FEM analysis for post-voiding analysis of electromigration failure effects.", "DBLP authors": ["Hengyang Zhao", "Sheldon X.-D. Tan"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3243486", "OA papers": [{"PaperId": "https://openalex.org/W2900052600", "PaperTitle": "Multi-physics-based FEM analysis for post-voiding analysis of electromigration failure effects", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Riverside": 2.0}, "Authors": ["Hengyang Zhao", "Sheldon X.-D. Tan"]}]}, {"DBLP title": "Estimating and optimizing BTI aging effects: from physics to CAD.", "DBLP authors": ["Hussam Amrouch", "Victor M. van Santen", "J\u00f6rg Henkel"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3243475", "OA papers": [{"PaperId": "https://openalex.org/W2899988750", "PaperTitle": "Estimating and optimizing BTI aging effects", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Hussam Amrouch", "Victor M. van Santen", "Jorg Henkel"]}]}, {"DBLP title": "PVT2: process, voltage, temperature and time-dependent variability in scaled CMOS process.", "DBLP authors": ["A. K. M. Mahfuzul Islam", "Hidetoshi Onodera"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3243491", "OA papers": [{"PaperId": "https://openalex.org/W2900446782", "PaperTitle": "PVT 2", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Advanced Institute of Industrial Technology": 0.5, "The University of Tokyo": 0.5, "Kyoto University": 1.0}, "Authors": ["Aminul Islam", "Hidetoshi Onodera"]}]}, {"DBLP title": "Performance and accuracy in soft-error resilience evaluation using the multi-level processor simulator ETISS-ML.", "DBLP authors": ["Daniel Mueller-Gritschneder", "Uzair Sharif", "Ulf Schlichtmann"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3243490", "OA papers": [{"PaperId": "https://openalex.org/W2899927447", "PaperTitle": "Performance and accuracy in soft-error resilience evaluation using the multi-level processor simulator ETISS-ML", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Technical University of Munich": 3.0}, "Authors": ["Daniel Mueller-Gritschneder", "Uzair Sharif", "Ulf Schlichtmann"]}]}, {"DBLP title": "Computer-aided design for quantum computation.", "DBLP authors": ["Robert Wille", "Austin G. Fowler", "Yehuda Naveh"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3267469", "OA papers": [{"PaperId": "https://openalex.org/W2899704200", "PaperTitle": "Computer-aided design for quantum computation", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Johannes Kepler University of Linz": 1.0, "Google (United States)": 1.0, "IBM Research - Haifa": 1.0}, "Authors": ["Robert Wille", "Austin G. Fowler", "Yehuda Naveh"]}]}, {"DBLP title": "PolyCleaner: clean your polynomials before backward rewriting to verify million-gate multipliers.", "DBLP authors": ["Alireza Mahzoon", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240837", "OA papers": [{"PaperId": "https://openalex.org/W2899780216", "PaperTitle": "PolyCleaner", "Year": 2018, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"University of Bremen": 3.0}, "Authors": ["Alireza Mahzoon", "Daniel Grosse", "Rolf Drechsler"]}]}, {"DBLP title": "A formal instruction-level GPU model for scalable verification.", "DBLP authors": ["Yue Xing", "Bo-Yuan Huang", "Aarti Gupta", "Sharad Malik"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240771", "OA papers": [{"PaperId": "https://openalex.org/W2899578192", "PaperTitle": "A formal instruction-level GPU model for scalable verification", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Princeton University": 4.0}, "Authors": ["Yue Xing", "Bolong Huang", "Aarti Gupta", "Sharad Malik"]}]}, {"DBLP title": "Fast FPGA emulation of analog dynamics in digitally-driven systems.", "DBLP authors": ["Steven Herbst", "ByongChan Lim", "Mark Horowitz"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240808", "OA papers": [{"PaperId": "https://openalex.org/W2900272028", "PaperTitle": "Fast FPGA emulation of analog dynamics in digitally-driven systems", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Stanford University": 3.0}, "Authors": ["Steven Herbst", "Byong Chan Lim", "Mark Horowitz"]}]}, {"DBLP title": "SPN dash: fast detection of adversarial attacks on mobile via sensor pattern noise fingerprinting.", "DBLP authors": ["Kent W. Nixon", "Jiachen Mao", "Juncheng Shen", "Huanrui Yang", "Hai (Helen) Li", "Yiran Chen"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240851", "OA papers": [{"PaperId": "https://openalex.org/W2899627188", "PaperTitle": "SPN dash", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Duke University": 5.0, "Zhejiang University": 1.0}, "Authors": ["Kent W. Nixon", "Jiachen Mao", "Juncheng Shen", "Huanrui Yang", "Hai Li", "Yi Chen"]}]}, {"DBLP title": "Watermarking deep neural networks for embedded systems.", "DBLP authors": ["Jia Guo", "Miodrag Potkonjak"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240862", "OA papers": [{"PaperId": "https://openalex.org/W2899585792", "PaperTitle": "Watermarking deep neural networks for embedded systems", "Year": 2018, "CitationCount": 73, "EstimatedCitation": 73, "Affiliations": {"Computer Science Department, University of California Los Angeles.": 2.0}, "Authors": ["Jia Guo", "Miodrag Potkonjak"]}]}, {"DBLP title": "DeepFense: online accelerated defense against adversarial deep learning.", "DBLP authors": ["Bita Darvish Rouhani", "Mohammad Samragh", "Mojan Javaheripi", "Tara Javidi", "Farinaz Koushanfar"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3240791", "OA papers": [{"PaperId": "https://openalex.org/W2888062646", "PaperTitle": "DeepFense", "Year": 2018, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"University of California, San Diego": 5.0}, "Authors": ["Bita Darvish Rouhani", "Mohammad Samragh", "Mojan Javaheripi", "Tara Javidi", "Farinaz Koushanfar"]}]}, {"DBLP title": "Enabling deep learning at the IoT edge.", "DBLP authors": ["Liangzhen Lai", "Naveen Suda"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3243473", "OA papers": [{"PaperId": "https://openalex.org/W2900071409", "PaperTitle": "Enabling deep learning at the IoT edge", "Year": 2018, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Arm Inc.": 2.0}, "Authors": ["Liangzhen Lai", "Naveen Suda"]}]}, {"DBLP title": "Searching toward pareto-optimal device-aware neural architectures.", "DBLP authors": ["An-Chieh Cheng", "Jin-Dong Dong", "Chi-Hung Hsu", "Shu-Huan Chang", "Min Sun", "Shih-Chieh Chang", "Jia-Yu Pan", "Yu-Ting Chen", "Wei Wei", "Da-Cheng Juan"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3243494", "OA papers": [{"PaperId": "https://openalex.org/W2888850958", "PaperTitle": "Searching toward pareto-optimal device-aware neural architectures", "Year": 2018, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"National Tsing Hua University": 6.0, "Google (United States)": 4.0}, "Authors": ["An-Chieh Cheng", "Jin-Dong Dong", "Chi-Hung Hsu", "Shu-Huan Chang", "Min Sun", "Shih-Chieh Chang", "Jia-Yu Pan", "Yuting Chen", "Wei Wei", "Da-Cheng Juan"]}]}, {"DBLP title": "Hardware-aware machine learning: modeling and optimization.", "DBLP authors": ["Diana Marculescu", "Dimitrios Stamoulis", "Ermao Cai"], "year": 2018, "doi": "https://doi.org/10.1145/3240765.3243479", "OA papers": [{"PaperId": "https://openalex.org/W2890590696", "PaperTitle": "Hardware-aware machine learning", "Year": 2018, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Carnegie Mellon University": 3.0}, "Authors": ["Diana Marculescu", "Dimitrios Stamoulis", "Ermao Cai"]}]}]