#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Sep 19 17:32:30 2019
# Process ID: 29377
# Current directory: /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/05_fir/05_fir.runs/synth_1
# Command line: vivado -log fir.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir.tcl
# Log file: /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/05_fir/05_fir.runs/synth_1/fir.vds
# Journal file: /mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/05_fir/05_fir.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source fir.tcl -notrace
Command: synth_design -top fir -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29422 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1503.457 ; gain = 101.570 ; free physical = 1129 ; free virtual = 11454
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir' [/mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Lessons/Code/Lab5/fir.srcs/sources_1/new/fir.vhd:22]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flipflop' declared at '/mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/05_fir/05_fir.srcs/sources_1/new/flipflop.vhd:34' bound to instance 'f_01' of component 'flipflop' [/mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Lessons/Code/Lab5/fir.srcs/sources_1/new/fir.vhd:44]
INFO: [Synth 8-638] synthesizing module 'flipflop' [/mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/05_fir/05_fir.srcs/sources_1/new/flipflop.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'flipflop' (1#1) [/mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/05_fir/05_fir.srcs/sources_1/new/flipflop.vhd:41]
INFO: [Synth 8-3491] module 'flipflop' declared at '/mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/05_fir/05_fir.srcs/sources_1/new/flipflop.vhd:34' bound to instance 'f_12' of component 'flipflop' [/mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Lessons/Code/Lab5/fir.srcs/sources_1/new/fir.vhd:45]
INFO: [Synth 8-3491] module 'flipflop' declared at '/mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/05_fir/05_fir.srcs/sources_1/new/flipflop.vhd:34' bound to instance 'f_23' of component 'flipflop' [/mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Lessons/Code/Lab5/fir.srcs/sources_1/new/fir.vhd:46]
INFO: [Synth 8-3491] module 'flipflop' declared at '/mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/05_fir/05_fir.srcs/sources_1/new/flipflop.vhd:34' bound to instance 'f_34' of component 'flipflop' [/mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Lessons/Code/Lab5/fir.srcs/sources_1/new/fir.vhd:47]
INFO: [Synth 8-3491] module 'flipflop' declared at '/mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/05_fir/05_fir.srcs/sources_1/new/flipflop.vhd:34' bound to instance 'f_end' of component 'flipflop' [/mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Lessons/Code/Lab5/fir.srcs/sources_1/new/fir.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'fir' (2#1) [/mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Lessons/Code/Lab5/fir.srcs/sources_1/new/fir.vhd:22]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1557.207 ; gain = 155.320 ; free physical = 1153 ; free virtual = 11480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1563.145 ; gain = 161.258 ; free physical = 1150 ; free virtual = 11477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1571.148 ; gain = 169.262 ; free physical = 1148 ; free virtual = 11475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1580.055 ; gain = 178.168 ; free physical = 1129 ; free virtual = 11458
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                 9x32  Multipliers := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fir 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 9x32  Multipliers := 5     
Module flipflop 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'f_end/ff_out_reg[0]' (FDC) to 'f_end/ff_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'f_end/ff_out_reg[1]' (FDC) to 'f_end/ff_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'f_end/ff_out_reg[2]' (FDC) to 'f_end/ff_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'f_end/ff_out_reg[3]' (FDC) to 'f_end/ff_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'f_end/ff_out_reg[4]' (FDC) to 'f_end/ff_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'f_end/ff_out_reg[5]' (FDC) to 'f_end/ff_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'f_end/ff_out_reg[6]' (FDC) to 'f_end/ff_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'f_end/ff_out_reg[7]' (FDC) to 'f_end/ff_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'f_end/ff_out_reg[8]' (FDC) to 'f_end/ff_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'f_end/ff_out_reg[9]' (FDC) to 'f_end/ff_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'f_end/ff_out_reg[10]' (FDC) to 'f_end/ff_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'f_end/ff_out_reg[11]' (FDC) to 'f_end/ff_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'f_end/ff_out_reg[12]' (FDC) to 'f_end/ff_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'f_end/ff_out_reg[13]' (FDC) to 'f_end/ff_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'f_end/ff_out_reg[14]' (FDC) to 'f_end/ff_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'f_end/ff_out_reg[15]' (FDC) to 'f_end/ff_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'f_end/ff_out_reg[16]' (FDC) to 'f_end/ff_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'f_end/ff_out_reg[17]' (FDC) to 'f_end/ff_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'f_end/ff_out_reg[18]' (FDC) to 'f_end/ff_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'f_end/ff_out_reg[19]' (FDC) to 'f_end/ff_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'f_end/ff_out_reg[20]' (FDC) to 'f_end/ff_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'f_end/ff_out_reg[21]' (FDC) to 'f_end/ff_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'f_end/ff_out_reg[22]' (FDC) to 'f_end/ff_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'f_end/ff_out_reg[23]' (FDC) to 'f_end/ff_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'f_end/ff_out_reg[24]' (FDC) to 'f_end/ff_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'f_end/ff_out_reg[25]' (FDC) to 'f_end/ff_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'f_end/ff_out_reg[26]' (FDC) to 'f_end/ff_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'f_end/ff_out_reg[27]' (FDC) to 'f_end/ff_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'f_end/ff_out_reg[28]' (FDC) to 'f_end/ff_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'f_end/ff_out_reg[29]' (FDC) to 'f_end/ff_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'f_end/ff_out_reg[30]' (FDC) to 'f_end/ff_out_reg[31]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1691.469 ; gain = 289.582 ; free physical = 952 ; free virtual = 11289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1691.469 ; gain = 289.582 ; free physical = 951 ; free virtual = 11288
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1691.469 ; gain = 289.582 ; free physical = 948 ; free virtual = 11285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1691.469 ; gain = 289.582 ; free physical = 949 ; free virtual = 11286
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1691.469 ; gain = 289.582 ; free physical = 949 ; free virtual = 11286
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1691.469 ; gain = 289.582 ; free physical = 949 ; free virtual = 11286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1691.469 ; gain = 289.582 ; free physical = 949 ; free virtual = 11286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1691.469 ; gain = 289.582 ; free physical = 949 ; free virtual = 11286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1691.469 ; gain = 289.582 ; free physical = 949 ; free virtual = 11286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   137|
|3     |LUT1   |    25|
|4     |LUT2   |   383|
|5     |LUT3   |   108|
|6     |LUT4   |   312|
|7     |LUT5   |    28|
|8     |LUT6   |    33|
|9     |FDCE   |   129|
|10    |IBUF   |    34|
|11    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |  1222|
|2     |  f_01   |flipflop   |   186|
|3     |  f_12   |flipflop_0 |   248|
|4     |  f_23   |flipflop_1 |   187|
|5     |  f_34   |flipflop_2 |   166|
|6     |  f_end  |flipflop_3 |    54|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1691.469 ; gain = 289.582 ; free physical = 949 ; free virtual = 11286
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1691.469 ; gain = 289.582 ; free physical = 950 ; free virtual = 11287
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1691.477 ; gain = 289.582 ; free physical = 965 ; free virtual = 11302
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 137 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1800.074 ; gain = 0.000 ; free physical = 869 ; free virtual = 11206
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1800.074 ; gain = 398.305 ; free physical = 969 ; free virtual = 11306
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1800.074 ; gain = 0.000 ; free physical = 969 ; free virtual = 11306
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/05_fir/05_fir.runs/synth_1/fir.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_utilization_synth.rpt -pb fir_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 19 17:32:46 2019...
