
*** Running vivado
    with args -log hsc_video_pixel_proc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hsc_video_pixel_proc_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source hsc_video_pixel_proc_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/PC/HSC/part2/ip_cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top hsc_video_pixel_proc_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16812
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1012.258 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hsc_video_pixel_proc_0' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_pixel_proc_0/synth/hsc_video_pixel_proc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'pixel_proc' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:12]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state48 bound to: 4'b1000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_mask_table8' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mask_table8.v:52]
	Parameter DataWidth bound to: 23 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_mask_table8_rom' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mask_table8.v:6]
	Parameter DWIDTH bound to: 23 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './pixel_proc_mask_table8_rom.dat' is read successfully [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mask_table8.v:24]
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_mask_table8_rom' (1#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mask_table8.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_mask_table8' (2#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mask_table8.v:52]
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_one_half_table9' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_one_half_table9.v:52]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_one_half_table9_rom' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_one_half_table9.v:6]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './pixel_proc_one_half_table9_rom.dat' is read successfully [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_one_half_table9.v:24]
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_one_half_table9_rom' (3#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_one_half_table9.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_one_half_table9' (4#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_one_half_table9.v:52]
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_AXILiteS_s_axi' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_AXILiteS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_FRAMES_V_DATA_0 bound to: 11'b00000010000 
	Parameter ADDR_FRAMES_V_CTRL bound to: 11'b00000010100 
	Parameter ADDR_ROWS_V_DATA_0 bound to: 11'b00000011000 
	Parameter ADDR_ROWS_V_CTRL bound to: 11'b00000011100 
	Parameter ADDR_PIXELS_V_DATA_0 bound to: 11'b00000100000 
	Parameter ADDR_PIXELS_V_CTRL bound to: 11'b00000100100 
	Parameter ADDR_SUM_BEFORE_V_DATA_0 bound to: 11'b00000101000 
	Parameter ADDR_SUM_BEFORE_V_CTRL bound to: 11'b00000101100 
	Parameter ADDR_SUM_AFTER_V_DATA_0 bound to: 11'b00000110000 
	Parameter ADDR_SUM_AFTER_V_CTRL bound to: 11'b00000110100 
	Parameter ADDR_VALUES_V_DATA_0 bound to: 11'b00000111000 
	Parameter ADDR_VALUES_V_CTRL bound to: 11'b00000111100 
	Parameter ADDR_READ_DONE_V_DATA_0 bound to: 11'b00001000000 
	Parameter ADDR_READ_DONE_V_CTRL bound to: 11'b00001000100 
	Parameter ADDR_WRITE_READY_V_DATA_0 bound to: 11'b00001001000 
	Parameter ADDR_WRITE_READY_V_CTRL bound to: 11'b00001001100 
	Parameter ADDR_SHARED_MEMORY_0_V_BASE bound to: 11'b00001010000 
	Parameter ADDR_SHARED_MEMORY_0_V_HIGH bound to: 11'b00001011111 
	Parameter ADDR_SHARED_MEMORY_1_V_BASE bound to: 11'b00001100000 
	Parameter ADDR_SHARED_MEMORY_1_V_HIGH bound to: 11'b00001101111 
	Parameter ADDR_SHARED_MEMORY_2_V_BASE bound to: 11'b00001110000 
	Parameter ADDR_SHARED_MEMORY_2_V_HIGH bound to: 11'b00001111111 
	Parameter ADDR_SHARED_MEMORY_3_V_BASE bound to: 11'b00010000000 
	Parameter ADDR_SHARED_MEMORY_3_V_HIGH bound to: 11'b00010001111 
	Parameter ADDR_SHARED_MEMORY_4_V_BASE bound to: 11'b00010010000 
	Parameter ADDR_SHARED_MEMORY_4_V_HIGH bound to: 11'b00010011111 
	Parameter ADDR_SHARED_MEMORY_5_V_BASE bound to: 11'b00010100000 
	Parameter ADDR_SHARED_MEMORY_5_V_HIGH bound to: 11'b00010101111 
	Parameter ADDR_SHARED_MEMORY_6_V_BASE bound to: 11'b00010110000 
	Parameter ADDR_SHARED_MEMORY_6_V_HIGH bound to: 11'b00010111111 
	Parameter ADDR_SHARED_MEMORY_7_V_BASE bound to: 11'b00011000000 
	Parameter ADDR_SHARED_MEMORY_7_V_HIGH bound to: 11'b00011001111 
	Parameter ADDR_SHARED_MEMORY_8_V_BASE bound to: 11'b00011010000 
	Parameter ADDR_SHARED_MEMORY_8_V_HIGH bound to: 11'b00011011111 
	Parameter ADDR_SHARED_MEMORY_9_V_BASE bound to: 11'b00011100000 
	Parameter ADDR_SHARED_MEMORY_9_V_HIGH bound to: 11'b00011101111 
	Parameter ADDR_SHARED_MEMORY_10_V_BASE bound to: 11'b00011110000 
	Parameter ADDR_SHARED_MEMORY_10_V_HIGH bound to: 11'b00011111111 
	Parameter ADDR_SHARED_MEMORY_11_V_BASE bound to: 11'b00100000000 
	Parameter ADDR_SHARED_MEMORY_11_V_HIGH bound to: 11'b00100001111 
	Parameter ADDR_SHARED_MEMORY_12_V_BASE bound to: 11'b00100010000 
	Parameter ADDR_SHARED_MEMORY_12_V_HIGH bound to: 11'b00100011111 
	Parameter ADDR_SHARED_MEMORY_13_V_BASE bound to: 11'b00100100000 
	Parameter ADDR_SHARED_MEMORY_13_V_HIGH bound to: 11'b00100101111 
	Parameter ADDR_SHARED_MEMORY_14_V_BASE bound to: 11'b00100110000 
	Parameter ADDR_SHARED_MEMORY_14_V_HIGH bound to: 11'b00100111111 
	Parameter ADDR_SHARED_MEMORY_15_V_BASE bound to: 11'b00101000000 
	Parameter ADDR_SHARED_MEMORY_15_V_HIGH bound to: 11'b00101001111 
	Parameter ADDR_SHARED_MEMORY_16_V_BASE bound to: 11'b00101010000 
	Parameter ADDR_SHARED_MEMORY_16_V_HIGH bound to: 11'b00101011111 
	Parameter ADDR_SHARED_MEMORY_17_V_BASE bound to: 11'b00101100000 
	Parameter ADDR_SHARED_MEMORY_17_V_HIGH bound to: 11'b00101101111 
	Parameter ADDR_SHARED_MEMORY_18_V_BASE bound to: 11'b00101110000 
	Parameter ADDR_SHARED_MEMORY_18_V_HIGH bound to: 11'b00101111111 
	Parameter ADDR_SHARED_MEMORY_19_V_BASE bound to: 11'b00110000000 
	Parameter ADDR_SHARED_MEMORY_19_V_HIGH bound to: 11'b00110001111 
	Parameter ADDR_SHARED_MEMORY_20_V_BASE bound to: 11'b00110010000 
	Parameter ADDR_SHARED_MEMORY_20_V_HIGH bound to: 11'b00110011111 
	Parameter ADDR_SHARED_MEMORY_21_V_BASE bound to: 11'b00110100000 
	Parameter ADDR_SHARED_MEMORY_21_V_HIGH bound to: 11'b00110101111 
	Parameter ADDR_SHARED_MEMORY_22_V_BASE bound to: 11'b00110110000 
	Parameter ADDR_SHARED_MEMORY_22_V_HIGH bound to: 11'b00110111111 
	Parameter ADDR_SHARED_MEMORY_23_V_BASE bound to: 11'b00111000000 
	Parameter ADDR_SHARED_MEMORY_23_V_HIGH bound to: 11'b00111001111 
	Parameter ADDR_SHARED_MEMORY_24_V_BASE bound to: 11'b00111010000 
	Parameter ADDR_SHARED_MEMORY_24_V_HIGH bound to: 11'b00111011111 
	Parameter ADDR_SHARED_MEMORY_25_V_BASE bound to: 11'b00111100000 
	Parameter ADDR_SHARED_MEMORY_25_V_HIGH bound to: 11'b00111101111 
	Parameter ADDR_SHARED_MEMORY_26_V_BASE bound to: 11'b00111110000 
	Parameter ADDR_SHARED_MEMORY_26_V_HIGH bound to: 11'b00111111111 
	Parameter ADDR_SHARED_MEMORY_27_V_BASE bound to: 11'b01000000000 
	Parameter ADDR_SHARED_MEMORY_27_V_HIGH bound to: 11'b01000001111 
	Parameter ADDR_SHARED_MEMORY_28_V_BASE bound to: 11'b01000010000 
	Parameter ADDR_SHARED_MEMORY_28_V_HIGH bound to: 11'b01000011111 
	Parameter ADDR_SHARED_MEMORY_29_V_BASE bound to: 11'b01000100000 
	Parameter ADDR_SHARED_MEMORY_29_V_HIGH bound to: 11'b01000101111 
	Parameter ADDR_SHARED_MEMORY_30_V_BASE bound to: 11'b01000110000 
	Parameter ADDR_SHARED_MEMORY_30_V_HIGH bound to: 11'b01000111111 
	Parameter ADDR_SHARED_MEMORY_31_V_BASE bound to: 11'b01001000000 
	Parameter ADDR_SHARED_MEMORY_31_V_HIGH bound to: 11'b01001001111 
	Parameter ADDR_SHARED_MEMORY_32_V_BASE bound to: 11'b01001010000 
	Parameter ADDR_SHARED_MEMORY_32_V_HIGH bound to: 11'b01001011111 
	Parameter ADDR_SHARED_MEMORY_33_V_BASE bound to: 11'b01001100000 
	Parameter ADDR_SHARED_MEMORY_33_V_HIGH bound to: 11'b01001101111 
	Parameter ADDR_SHARED_MEMORY_34_V_BASE bound to: 11'b01001110000 
	Parameter ADDR_SHARED_MEMORY_34_V_HIGH bound to: 11'b01001111111 
	Parameter ADDR_SHARED_MEMORY_35_V_BASE bound to: 11'b01010000000 
	Parameter ADDR_SHARED_MEMORY_35_V_HIGH bound to: 11'b01010001111 
	Parameter ADDR_SHARED_MEMORY_36_V_BASE bound to: 11'b01010010000 
	Parameter ADDR_SHARED_MEMORY_36_V_HIGH bound to: 11'b01010011111 
	Parameter ADDR_SHARED_MEMORY_37_V_BASE bound to: 11'b01010100000 
	Parameter ADDR_SHARED_MEMORY_37_V_HIGH bound to: 11'b01010101111 
	Parameter ADDR_SHARED_MEMORY_38_V_BASE bound to: 11'b01010110000 
	Parameter ADDR_SHARED_MEMORY_38_V_HIGH bound to: 11'b01010111111 
	Parameter ADDR_SHARED_MEMORY_39_V_BASE bound to: 11'b01011000000 
	Parameter ADDR_SHARED_MEMORY_39_V_HIGH bound to: 11'b01011001111 
	Parameter ADDR_SHARED_MEMORY_40_V_BASE bound to: 11'b01011010000 
	Parameter ADDR_SHARED_MEMORY_40_V_HIGH bound to: 11'b01011011111 
	Parameter ADDR_SHARED_MEMORY_41_V_BASE bound to: 11'b01011100000 
	Parameter ADDR_SHARED_MEMORY_41_V_HIGH bound to: 11'b01011101111 
	Parameter ADDR_SHARED_MEMORY_42_V_BASE bound to: 11'b01011110000 
	Parameter ADDR_SHARED_MEMORY_42_V_HIGH bound to: 11'b01011111111 
	Parameter ADDR_SHARED_MEMORY_43_V_BASE bound to: 11'b01100000000 
	Parameter ADDR_SHARED_MEMORY_43_V_HIGH bound to: 11'b01100001111 
	Parameter ADDR_SHARED_MEMORY_44_V_BASE bound to: 11'b01100010000 
	Parameter ADDR_SHARED_MEMORY_44_V_HIGH bound to: 11'b01100011111 
	Parameter ADDR_SHARED_MEMORY_45_V_BASE bound to: 11'b01100100000 
	Parameter ADDR_SHARED_MEMORY_45_V_HIGH bound to: 11'b01100101111 
	Parameter ADDR_SHARED_MEMORY_46_V_BASE bound to: 11'b01100110000 
	Parameter ADDR_SHARED_MEMORY_46_V_HIGH bound to: 11'b01100111111 
	Parameter ADDR_SHARED_MEMORY_47_V_BASE bound to: 11'b01101000000 
	Parameter ADDR_SHARED_MEMORY_47_V_HIGH bound to: 11'b01101001111 
	Parameter ADDR_SHARED_MEMORY_48_V_BASE bound to: 11'b01101010000 
	Parameter ADDR_SHARED_MEMORY_48_V_HIGH bound to: 11'b01101011111 
	Parameter ADDR_SHARED_MEMORY_49_V_BASE bound to: 11'b01101100000 
	Parameter ADDR_SHARED_MEMORY_49_V_HIGH bound to: 11'b01101101111 
	Parameter ADDR_SHARED_MEMORY_50_V_BASE bound to: 11'b01101110000 
	Parameter ADDR_SHARED_MEMORY_50_V_HIGH bound to: 11'b01101111111 
	Parameter ADDR_SHARED_MEMORY_51_V_BASE bound to: 11'b01110000000 
	Parameter ADDR_SHARED_MEMORY_51_V_HIGH bound to: 11'b01110001111 
	Parameter ADDR_SHARED_MEMORY_52_V_BASE bound to: 11'b01110010000 
	Parameter ADDR_SHARED_MEMORY_52_V_HIGH bound to: 11'b01110011111 
	Parameter ADDR_SHARED_MEMORY_53_V_BASE bound to: 11'b01110100000 
	Parameter ADDR_SHARED_MEMORY_53_V_HIGH bound to: 11'b01110101111 
	Parameter ADDR_SHARED_MEMORY_54_V_BASE bound to: 11'b01110110000 
	Parameter ADDR_SHARED_MEMORY_54_V_HIGH bound to: 11'b01110111111 
	Parameter ADDR_SHARED_MEMORY_55_V_BASE bound to: 11'b01111000000 
	Parameter ADDR_SHARED_MEMORY_55_V_HIGH bound to: 11'b01111001111 
	Parameter ADDR_SHARED_MEMORY_56_V_BASE bound to: 11'b01111010000 
	Parameter ADDR_SHARED_MEMORY_56_V_HIGH bound to: 11'b01111011111 
	Parameter ADDR_SHARED_MEMORY_57_V_BASE bound to: 11'b01111100000 
	Parameter ADDR_SHARED_MEMORY_57_V_HIGH bound to: 11'b01111101111 
	Parameter ADDR_SHARED_MEMORY_58_V_BASE bound to: 11'b01111110000 
	Parameter ADDR_SHARED_MEMORY_58_V_HIGH bound to: 11'b01111111111 
	Parameter ADDR_SHARED_MEMORY_59_V_BASE bound to: 11'b10000000000 
	Parameter ADDR_SHARED_MEMORY_59_V_HIGH bound to: 11'b10000001111 
	Parameter ADDR_SHARED_MEMORY_60_V_BASE bound to: 11'b10000010000 
	Parameter ADDR_SHARED_MEMORY_60_V_HIGH bound to: 11'b10000011111 
	Parameter ADDR_SHARED_MEMORY_61_V_BASE bound to: 11'b10000100000 
	Parameter ADDR_SHARED_MEMORY_61_V_HIGH bound to: 11'b10000101111 
	Parameter ADDR_SHARED_MEMORY_62_V_BASE bound to: 11'b10000110000 
	Parameter ADDR_SHARED_MEMORY_62_V_HIGH bound to: 11'b10000111111 
	Parameter ADDR_SHARED_MEMORY_63_V_BASE bound to: 11'b10001000000 
	Parameter ADDR_SHARED_MEMORY_63_V_HIGH bound to: 11'b10001001111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_AXILiteS_s_axi_ram' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_AXILiteS_s_axi.v:5778]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_AXILiteS_s_axi_ram' (5#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_AXILiteS_s_axi.v:5778]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_AXILiteS_s_axi.v:3056]
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_AXILiteS_s_axi' (6#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_AXILiteS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_fcmp_32ns_32ns_1_2_1' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_fcmp_32ns_32ns_1_2_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'pixel_proc_ap_fcmp_0_no_dsp_32' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/ip/pixel_proc_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_PART bound to: xc7z020clg400-1 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/248c/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/ip/pixel_proc_ap_fcmp_0_no_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'pixel_proc_ap_fcmp_0_no_dsp_32' (17#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/ip/pixel_proc_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_fcmp_32ns_32ns_1_2_1' (18#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_fcmp_32ns_32ns_1_2_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_mul_62ns_8ns_69_6_1' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_62ns_8ns_69_6_1.v:37]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 62 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_62ns_8ns_69_6_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0' (19#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_62ns_8ns_69_6_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_mul_62ns_8ns_69_6_1' (20#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_62ns_8ns_69_6_1.v:37]
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_mul_65ns_8ns_72_6_1' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_65ns_8ns_72_6_1.v:37]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 65 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_65ns_8ns_72_6_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1' (21#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_65ns_8ns_72_6_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_mul_65ns_8ns_72_6_1' (22#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_65ns_8ns_72_6_1.v:37]
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_mul_64ns_8ns_71_6_1' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64ns_8ns_71_6_1.v:37]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 71 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64ns_8ns_71_6_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2' (23#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64ns_8ns_71_6_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_mul_64ns_8ns_71_6_1' (24#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64ns_8ns_71_6_1.v:37]
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_mul_62s_8ns_70_6_1' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_62s_8ns_70_6_1.v:37]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 62 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 70 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_mul_62s_8ns_70_6_1_MulnS_3' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_62s_8ns_70_6_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_mul_62s_8ns_70_6_1_MulnS_3' (25#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_62s_8ns_70_6_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_mul_62s_8ns_70_6_1' (26#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_62s_8ns_70_6_1.v:37]
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_mul_64s_8ns_72_6_1' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_8ns_72_6_1.v:37]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_mul_64s_8ns_72_6_1_MulnS_4' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_8ns_72_6_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_mul_64s_8ns_72_6_1_MulnS_4' (27#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_8ns_72_6_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_mul_64s_8ns_72_6_1' (28#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_8ns_72_6_1.v:37]
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_mul_63s_8ns_71_6_1' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_63s_8ns_71_6_1.v:37]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 63 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 71 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_mul_63s_8ns_71_6_1_MulnS_5' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_63s_8ns_71_6_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_mul_63s_8ns_71_6_1_MulnS_5' (29#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_63s_8ns_71_6_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_mul_63s_8ns_71_6_1' (30#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_63s_8ns_71_6_1.v:37]
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_mul_66ns_96s_161_6_1' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_66ns_96s_161_6_1.v:37]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 66 - type: integer 
	Parameter din1_WIDTH bound to: 96 - type: integer 
	Parameter dout_WIDTH bound to: 161 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_mul_66ns_96s_161_6_1_MulnS_6' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_66ns_96s_161_6_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_mul_66ns_96s_161_6_1_MulnS_6' (31#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_66ns_96s_161_6_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_mul_66ns_96s_161_6_1' (32#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_66ns_96s_161_6_1.v:37]
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_mul_65s_96s_160_6_1' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_65s_96s_160_6_1.v:37]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 65 - type: integer 
	Parameter din1_WIDTH bound to: 96 - type: integer 
	Parameter dout_WIDTH bound to: 160 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_mul_65s_96s_160_6_1_MulnS_7' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_65s_96s_160_6_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_mul_65s_96s_160_6_1_MulnS_7' (33#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_65s_96s_160_6_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_mul_65s_96s_160_6_1' (34#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_65s_96s_160_6_1.v:37]
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_mul_64s_96s_159_6_1' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_96s_159_6_1.v:37]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 96 - type: integer 
	Parameter dout_WIDTH bound to: 159 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_mul_64s_96s_159_6_1_MulnS_8' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_96s_159_6_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_mul_64s_96s_159_6_1_MulnS_8' (35#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_96s_159_6_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_mul_64s_96s_159_6_1' (36#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_96s_159_6_1.v:37]
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_mux_2569_22_1_1' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mux_2569_22_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 22 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter din3_WIDTH bound to: 22 - type: integer 
	Parameter din4_WIDTH bound to: 22 - type: integer 
	Parameter din5_WIDTH bound to: 22 - type: integer 
	Parameter din6_WIDTH bound to: 22 - type: integer 
	Parameter din7_WIDTH bound to: 22 - type: integer 
	Parameter din8_WIDTH bound to: 22 - type: integer 
	Parameter din9_WIDTH bound to: 22 - type: integer 
	Parameter din10_WIDTH bound to: 22 - type: integer 
	Parameter din11_WIDTH bound to: 22 - type: integer 
	Parameter din12_WIDTH bound to: 22 - type: integer 
	Parameter din13_WIDTH bound to: 22 - type: integer 
	Parameter din14_WIDTH bound to: 22 - type: integer 
	Parameter din15_WIDTH bound to: 22 - type: integer 
	Parameter din16_WIDTH bound to: 22 - type: integer 
	Parameter din17_WIDTH bound to: 22 - type: integer 
	Parameter din18_WIDTH bound to: 22 - type: integer 
	Parameter din19_WIDTH bound to: 22 - type: integer 
	Parameter din20_WIDTH bound to: 22 - type: integer 
	Parameter din21_WIDTH bound to: 22 - type: integer 
	Parameter din22_WIDTH bound to: 22 - type: integer 
	Parameter din23_WIDTH bound to: 22 - type: integer 
	Parameter din24_WIDTH bound to: 22 - type: integer 
	Parameter din25_WIDTH bound to: 22 - type: integer 
	Parameter din26_WIDTH bound to: 22 - type: integer 
	Parameter din27_WIDTH bound to: 22 - type: integer 
	Parameter din28_WIDTH bound to: 22 - type: integer 
	Parameter din29_WIDTH bound to: 22 - type: integer 
	Parameter din30_WIDTH bound to: 22 - type: integer 
	Parameter din31_WIDTH bound to: 22 - type: integer 
	Parameter din32_WIDTH bound to: 22 - type: integer 
	Parameter din33_WIDTH bound to: 22 - type: integer 
	Parameter din34_WIDTH bound to: 22 - type: integer 
	Parameter din35_WIDTH bound to: 22 - type: integer 
	Parameter din36_WIDTH bound to: 22 - type: integer 
	Parameter din37_WIDTH bound to: 22 - type: integer 
	Parameter din38_WIDTH bound to: 22 - type: integer 
	Parameter din39_WIDTH bound to: 22 - type: integer 
	Parameter din40_WIDTH bound to: 22 - type: integer 
	Parameter din41_WIDTH bound to: 22 - type: integer 
	Parameter din42_WIDTH bound to: 22 - type: integer 
	Parameter din43_WIDTH bound to: 22 - type: integer 
	Parameter din44_WIDTH bound to: 22 - type: integer 
	Parameter din45_WIDTH bound to: 22 - type: integer 
	Parameter din46_WIDTH bound to: 22 - type: integer 
	Parameter din47_WIDTH bound to: 22 - type: integer 
	Parameter din48_WIDTH bound to: 22 - type: integer 
	Parameter din49_WIDTH bound to: 22 - type: integer 
	Parameter din50_WIDTH bound to: 22 - type: integer 
	Parameter din51_WIDTH bound to: 22 - type: integer 
	Parameter din52_WIDTH bound to: 22 - type: integer 
	Parameter din53_WIDTH bound to: 22 - type: integer 
	Parameter din54_WIDTH bound to: 22 - type: integer 
	Parameter din55_WIDTH bound to: 22 - type: integer 
	Parameter din56_WIDTH bound to: 22 - type: integer 
	Parameter din57_WIDTH bound to: 22 - type: integer 
	Parameter din58_WIDTH bound to: 22 - type: integer 
	Parameter din59_WIDTH bound to: 22 - type: integer 
	Parameter din60_WIDTH bound to: 22 - type: integer 
	Parameter din61_WIDTH bound to: 22 - type: integer 
	Parameter din62_WIDTH bound to: 22 - type: integer 
	Parameter din63_WIDTH bound to: 22 - type: integer 
	Parameter din64_WIDTH bound to: 22 - type: integer 
	Parameter din65_WIDTH bound to: 22 - type: integer 
	Parameter din66_WIDTH bound to: 22 - type: integer 
	Parameter din67_WIDTH bound to: 22 - type: integer 
	Parameter din68_WIDTH bound to: 22 - type: integer 
	Parameter din69_WIDTH bound to: 22 - type: integer 
	Parameter din70_WIDTH bound to: 22 - type: integer 
	Parameter din71_WIDTH bound to: 22 - type: integer 
	Parameter din72_WIDTH bound to: 22 - type: integer 
	Parameter din73_WIDTH bound to: 22 - type: integer 
	Parameter din74_WIDTH bound to: 22 - type: integer 
	Parameter din75_WIDTH bound to: 22 - type: integer 
	Parameter din76_WIDTH bound to: 22 - type: integer 
	Parameter din77_WIDTH bound to: 22 - type: integer 
	Parameter din78_WIDTH bound to: 22 - type: integer 
	Parameter din79_WIDTH bound to: 22 - type: integer 
	Parameter din80_WIDTH bound to: 22 - type: integer 
	Parameter din81_WIDTH bound to: 22 - type: integer 
	Parameter din82_WIDTH bound to: 22 - type: integer 
	Parameter din83_WIDTH bound to: 22 - type: integer 
	Parameter din84_WIDTH bound to: 22 - type: integer 
	Parameter din85_WIDTH bound to: 22 - type: integer 
	Parameter din86_WIDTH bound to: 22 - type: integer 
	Parameter din87_WIDTH bound to: 22 - type: integer 
	Parameter din88_WIDTH bound to: 22 - type: integer 
	Parameter din89_WIDTH bound to: 22 - type: integer 
	Parameter din90_WIDTH bound to: 22 - type: integer 
	Parameter din91_WIDTH bound to: 22 - type: integer 
	Parameter din92_WIDTH bound to: 22 - type: integer 
	Parameter din93_WIDTH bound to: 22 - type: integer 
	Parameter din94_WIDTH bound to: 22 - type: integer 
	Parameter din95_WIDTH bound to: 22 - type: integer 
	Parameter din96_WIDTH bound to: 22 - type: integer 
	Parameter din97_WIDTH bound to: 22 - type: integer 
	Parameter din98_WIDTH bound to: 22 - type: integer 
	Parameter din99_WIDTH bound to: 22 - type: integer 
	Parameter din100_WIDTH bound to: 22 - type: integer 
	Parameter din101_WIDTH bound to: 22 - type: integer 
	Parameter din102_WIDTH bound to: 22 - type: integer 
	Parameter din103_WIDTH bound to: 22 - type: integer 
	Parameter din104_WIDTH bound to: 22 - type: integer 
	Parameter din105_WIDTH bound to: 22 - type: integer 
	Parameter din106_WIDTH bound to: 22 - type: integer 
	Parameter din107_WIDTH bound to: 22 - type: integer 
	Parameter din108_WIDTH bound to: 22 - type: integer 
	Parameter din109_WIDTH bound to: 22 - type: integer 
	Parameter din110_WIDTH bound to: 22 - type: integer 
	Parameter din111_WIDTH bound to: 22 - type: integer 
	Parameter din112_WIDTH bound to: 22 - type: integer 
	Parameter din113_WIDTH bound to: 22 - type: integer 
	Parameter din114_WIDTH bound to: 22 - type: integer 
	Parameter din115_WIDTH bound to: 22 - type: integer 
	Parameter din116_WIDTH bound to: 22 - type: integer 
	Parameter din117_WIDTH bound to: 22 - type: integer 
	Parameter din118_WIDTH bound to: 22 - type: integer 
	Parameter din119_WIDTH bound to: 22 - type: integer 
	Parameter din120_WIDTH bound to: 22 - type: integer 
	Parameter din121_WIDTH bound to: 22 - type: integer 
	Parameter din122_WIDTH bound to: 22 - type: integer 
	Parameter din123_WIDTH bound to: 22 - type: integer 
	Parameter din124_WIDTH bound to: 22 - type: integer 
	Parameter din125_WIDTH bound to: 22 - type: integer 
	Parameter din126_WIDTH bound to: 22 - type: integer 
	Parameter din127_WIDTH bound to: 22 - type: integer 
	Parameter din128_WIDTH bound to: 22 - type: integer 
	Parameter din129_WIDTH bound to: 22 - type: integer 
	Parameter din130_WIDTH bound to: 22 - type: integer 
	Parameter din131_WIDTH bound to: 22 - type: integer 
	Parameter din132_WIDTH bound to: 22 - type: integer 
	Parameter din133_WIDTH bound to: 22 - type: integer 
	Parameter din134_WIDTH bound to: 22 - type: integer 
	Parameter din135_WIDTH bound to: 22 - type: integer 
	Parameter din136_WIDTH bound to: 22 - type: integer 
	Parameter din137_WIDTH bound to: 22 - type: integer 
	Parameter din138_WIDTH bound to: 22 - type: integer 
	Parameter din139_WIDTH bound to: 22 - type: integer 
	Parameter din140_WIDTH bound to: 22 - type: integer 
	Parameter din141_WIDTH bound to: 22 - type: integer 
	Parameter din142_WIDTH bound to: 22 - type: integer 
	Parameter din143_WIDTH bound to: 22 - type: integer 
	Parameter din144_WIDTH bound to: 22 - type: integer 
	Parameter din145_WIDTH bound to: 22 - type: integer 
	Parameter din146_WIDTH bound to: 22 - type: integer 
	Parameter din147_WIDTH bound to: 22 - type: integer 
	Parameter din148_WIDTH bound to: 22 - type: integer 
	Parameter din149_WIDTH bound to: 22 - type: integer 
	Parameter din150_WIDTH bound to: 22 - type: integer 
	Parameter din151_WIDTH bound to: 22 - type: integer 
	Parameter din152_WIDTH bound to: 22 - type: integer 
	Parameter din153_WIDTH bound to: 22 - type: integer 
	Parameter din154_WIDTH bound to: 22 - type: integer 
	Parameter din155_WIDTH bound to: 22 - type: integer 
	Parameter din156_WIDTH bound to: 22 - type: integer 
	Parameter din157_WIDTH bound to: 22 - type: integer 
	Parameter din158_WIDTH bound to: 22 - type: integer 
	Parameter din159_WIDTH bound to: 22 - type: integer 
	Parameter din160_WIDTH bound to: 22 - type: integer 
	Parameter din161_WIDTH bound to: 22 - type: integer 
	Parameter din162_WIDTH bound to: 22 - type: integer 
	Parameter din163_WIDTH bound to: 22 - type: integer 
	Parameter din164_WIDTH bound to: 22 - type: integer 
	Parameter din165_WIDTH bound to: 22 - type: integer 
	Parameter din166_WIDTH bound to: 22 - type: integer 
	Parameter din167_WIDTH bound to: 22 - type: integer 
	Parameter din168_WIDTH bound to: 22 - type: integer 
	Parameter din169_WIDTH bound to: 22 - type: integer 
	Parameter din170_WIDTH bound to: 22 - type: integer 
	Parameter din171_WIDTH bound to: 22 - type: integer 
	Parameter din172_WIDTH bound to: 22 - type: integer 
	Parameter din173_WIDTH bound to: 22 - type: integer 
	Parameter din174_WIDTH bound to: 22 - type: integer 
	Parameter din175_WIDTH bound to: 22 - type: integer 
	Parameter din176_WIDTH bound to: 22 - type: integer 
	Parameter din177_WIDTH bound to: 22 - type: integer 
	Parameter din178_WIDTH bound to: 22 - type: integer 
	Parameter din179_WIDTH bound to: 22 - type: integer 
	Parameter din180_WIDTH bound to: 22 - type: integer 
	Parameter din181_WIDTH bound to: 22 - type: integer 
	Parameter din182_WIDTH bound to: 22 - type: integer 
	Parameter din183_WIDTH bound to: 22 - type: integer 
	Parameter din184_WIDTH bound to: 22 - type: integer 
	Parameter din185_WIDTH bound to: 22 - type: integer 
	Parameter din186_WIDTH bound to: 22 - type: integer 
	Parameter din187_WIDTH bound to: 22 - type: integer 
	Parameter din188_WIDTH bound to: 22 - type: integer 
	Parameter din189_WIDTH bound to: 22 - type: integer 
	Parameter din190_WIDTH bound to: 22 - type: integer 
	Parameter din191_WIDTH bound to: 22 - type: integer 
	Parameter din192_WIDTH bound to: 22 - type: integer 
	Parameter din193_WIDTH bound to: 22 - type: integer 
	Parameter din194_WIDTH bound to: 22 - type: integer 
	Parameter din195_WIDTH bound to: 22 - type: integer 
	Parameter din196_WIDTH bound to: 22 - type: integer 
	Parameter din197_WIDTH bound to: 22 - type: integer 
	Parameter din198_WIDTH bound to: 22 - type: integer 
	Parameter din199_WIDTH bound to: 22 - type: integer 
	Parameter din200_WIDTH bound to: 22 - type: integer 
	Parameter din201_WIDTH bound to: 22 - type: integer 
	Parameter din202_WIDTH bound to: 22 - type: integer 
	Parameter din203_WIDTH bound to: 22 - type: integer 
	Parameter din204_WIDTH bound to: 22 - type: integer 
	Parameter din205_WIDTH bound to: 22 - type: integer 
	Parameter din206_WIDTH bound to: 22 - type: integer 
	Parameter din207_WIDTH bound to: 22 - type: integer 
	Parameter din208_WIDTH bound to: 22 - type: integer 
	Parameter din209_WIDTH bound to: 22 - type: integer 
	Parameter din210_WIDTH bound to: 22 - type: integer 
	Parameter din211_WIDTH bound to: 22 - type: integer 
	Parameter din212_WIDTH bound to: 22 - type: integer 
	Parameter din213_WIDTH bound to: 22 - type: integer 
	Parameter din214_WIDTH bound to: 22 - type: integer 
	Parameter din215_WIDTH bound to: 22 - type: integer 
	Parameter din216_WIDTH bound to: 22 - type: integer 
	Parameter din217_WIDTH bound to: 22 - type: integer 
	Parameter din218_WIDTH bound to: 22 - type: integer 
	Parameter din219_WIDTH bound to: 22 - type: integer 
	Parameter din220_WIDTH bound to: 22 - type: integer 
	Parameter din221_WIDTH bound to: 22 - type: integer 
	Parameter din222_WIDTH bound to: 22 - type: integer 
	Parameter din223_WIDTH bound to: 22 - type: integer 
	Parameter din224_WIDTH bound to: 22 - type: integer 
	Parameter din225_WIDTH bound to: 22 - type: integer 
	Parameter din226_WIDTH bound to: 22 - type: integer 
	Parameter din227_WIDTH bound to: 22 - type: integer 
	Parameter din228_WIDTH bound to: 22 - type: integer 
	Parameter din229_WIDTH bound to: 22 - type: integer 
	Parameter din230_WIDTH bound to: 22 - type: integer 
	Parameter din231_WIDTH bound to: 22 - type: integer 
	Parameter din232_WIDTH bound to: 22 - type: integer 
	Parameter din233_WIDTH bound to: 22 - type: integer 
	Parameter din234_WIDTH bound to: 22 - type: integer 
	Parameter din235_WIDTH bound to: 22 - type: integer 
	Parameter din236_WIDTH bound to: 22 - type: integer 
	Parameter din237_WIDTH bound to: 22 - type: integer 
	Parameter din238_WIDTH bound to: 22 - type: integer 
	Parameter din239_WIDTH bound to: 22 - type: integer 
	Parameter din240_WIDTH bound to: 22 - type: integer 
	Parameter din241_WIDTH bound to: 22 - type: integer 
	Parameter din242_WIDTH bound to: 22 - type: integer 
	Parameter din243_WIDTH bound to: 22 - type: integer 
	Parameter din244_WIDTH bound to: 22 - type: integer 
	Parameter din245_WIDTH bound to: 22 - type: integer 
	Parameter din246_WIDTH bound to: 22 - type: integer 
	Parameter din247_WIDTH bound to: 22 - type: integer 
	Parameter din248_WIDTH bound to: 22 - type: integer 
	Parameter din249_WIDTH bound to: 22 - type: integer 
	Parameter din250_WIDTH bound to: 22 - type: integer 
	Parameter din251_WIDTH bound to: 22 - type: integer 
	Parameter din252_WIDTH bound to: 22 - type: integer 
	Parameter din253_WIDTH bound to: 22 - type: integer 
	Parameter din254_WIDTH bound to: 22 - type: integer 
	Parameter din255_WIDTH bound to: 22 - type: integer 
	Parameter din256_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_mux_2569_22_1_1' (37#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mux_2569_22_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_mux_2569_32_1_1' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mux_2569_32_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 32 - type: integer 
	Parameter din33_WIDTH bound to: 32 - type: integer 
	Parameter din34_WIDTH bound to: 32 - type: integer 
	Parameter din35_WIDTH bound to: 32 - type: integer 
	Parameter din36_WIDTH bound to: 32 - type: integer 
	Parameter din37_WIDTH bound to: 32 - type: integer 
	Parameter din38_WIDTH bound to: 32 - type: integer 
	Parameter din39_WIDTH bound to: 32 - type: integer 
	Parameter din40_WIDTH bound to: 32 - type: integer 
	Parameter din41_WIDTH bound to: 32 - type: integer 
	Parameter din42_WIDTH bound to: 32 - type: integer 
	Parameter din43_WIDTH bound to: 32 - type: integer 
	Parameter din44_WIDTH bound to: 32 - type: integer 
	Parameter din45_WIDTH bound to: 32 - type: integer 
	Parameter din46_WIDTH bound to: 32 - type: integer 
	Parameter din47_WIDTH bound to: 32 - type: integer 
	Parameter din48_WIDTH bound to: 32 - type: integer 
	Parameter din49_WIDTH bound to: 32 - type: integer 
	Parameter din50_WIDTH bound to: 32 - type: integer 
	Parameter din51_WIDTH bound to: 32 - type: integer 
	Parameter din52_WIDTH bound to: 32 - type: integer 
	Parameter din53_WIDTH bound to: 32 - type: integer 
	Parameter din54_WIDTH bound to: 32 - type: integer 
	Parameter din55_WIDTH bound to: 32 - type: integer 
	Parameter din56_WIDTH bound to: 32 - type: integer 
	Parameter din57_WIDTH bound to: 32 - type: integer 
	Parameter din58_WIDTH bound to: 32 - type: integer 
	Parameter din59_WIDTH bound to: 32 - type: integer 
	Parameter din60_WIDTH bound to: 32 - type: integer 
	Parameter din61_WIDTH bound to: 32 - type: integer 
	Parameter din62_WIDTH bound to: 32 - type: integer 
	Parameter din63_WIDTH bound to: 32 - type: integer 
	Parameter din64_WIDTH bound to: 32 - type: integer 
	Parameter din65_WIDTH bound to: 32 - type: integer 
	Parameter din66_WIDTH bound to: 32 - type: integer 
	Parameter din67_WIDTH bound to: 32 - type: integer 
	Parameter din68_WIDTH bound to: 32 - type: integer 
	Parameter din69_WIDTH bound to: 32 - type: integer 
	Parameter din70_WIDTH bound to: 32 - type: integer 
	Parameter din71_WIDTH bound to: 32 - type: integer 
	Parameter din72_WIDTH bound to: 32 - type: integer 
	Parameter din73_WIDTH bound to: 32 - type: integer 
	Parameter din74_WIDTH bound to: 32 - type: integer 
	Parameter din75_WIDTH bound to: 32 - type: integer 
	Parameter din76_WIDTH bound to: 32 - type: integer 
	Parameter din77_WIDTH bound to: 32 - type: integer 
	Parameter din78_WIDTH bound to: 32 - type: integer 
	Parameter din79_WIDTH bound to: 32 - type: integer 
	Parameter din80_WIDTH bound to: 32 - type: integer 
	Parameter din81_WIDTH bound to: 32 - type: integer 
	Parameter din82_WIDTH bound to: 32 - type: integer 
	Parameter din83_WIDTH bound to: 32 - type: integer 
	Parameter din84_WIDTH bound to: 32 - type: integer 
	Parameter din85_WIDTH bound to: 32 - type: integer 
	Parameter din86_WIDTH bound to: 32 - type: integer 
	Parameter din87_WIDTH bound to: 32 - type: integer 
	Parameter din88_WIDTH bound to: 32 - type: integer 
	Parameter din89_WIDTH bound to: 32 - type: integer 
	Parameter din90_WIDTH bound to: 32 - type: integer 
	Parameter din91_WIDTH bound to: 32 - type: integer 
	Parameter din92_WIDTH bound to: 32 - type: integer 
	Parameter din93_WIDTH bound to: 32 - type: integer 
	Parameter din94_WIDTH bound to: 32 - type: integer 
	Parameter din95_WIDTH bound to: 32 - type: integer 
	Parameter din96_WIDTH bound to: 32 - type: integer 
	Parameter din97_WIDTH bound to: 32 - type: integer 
	Parameter din98_WIDTH bound to: 32 - type: integer 
	Parameter din99_WIDTH bound to: 32 - type: integer 
	Parameter din100_WIDTH bound to: 32 - type: integer 
	Parameter din101_WIDTH bound to: 32 - type: integer 
	Parameter din102_WIDTH bound to: 32 - type: integer 
	Parameter din103_WIDTH bound to: 32 - type: integer 
	Parameter din104_WIDTH bound to: 32 - type: integer 
	Parameter din105_WIDTH bound to: 32 - type: integer 
	Parameter din106_WIDTH bound to: 32 - type: integer 
	Parameter din107_WIDTH bound to: 32 - type: integer 
	Parameter din108_WIDTH bound to: 32 - type: integer 
	Parameter din109_WIDTH bound to: 32 - type: integer 
	Parameter din110_WIDTH bound to: 32 - type: integer 
	Parameter din111_WIDTH bound to: 32 - type: integer 
	Parameter din112_WIDTH bound to: 32 - type: integer 
	Parameter din113_WIDTH bound to: 32 - type: integer 
	Parameter din114_WIDTH bound to: 32 - type: integer 
	Parameter din115_WIDTH bound to: 32 - type: integer 
	Parameter din116_WIDTH bound to: 32 - type: integer 
	Parameter din117_WIDTH bound to: 32 - type: integer 
	Parameter din118_WIDTH bound to: 32 - type: integer 
	Parameter din119_WIDTH bound to: 32 - type: integer 
	Parameter din120_WIDTH bound to: 32 - type: integer 
	Parameter din121_WIDTH bound to: 32 - type: integer 
	Parameter din122_WIDTH bound to: 32 - type: integer 
	Parameter din123_WIDTH bound to: 32 - type: integer 
	Parameter din124_WIDTH bound to: 32 - type: integer 
	Parameter din125_WIDTH bound to: 32 - type: integer 
	Parameter din126_WIDTH bound to: 32 - type: integer 
	Parameter din127_WIDTH bound to: 32 - type: integer 
	Parameter din128_WIDTH bound to: 32 - type: integer 
	Parameter din129_WIDTH bound to: 32 - type: integer 
	Parameter din130_WIDTH bound to: 32 - type: integer 
	Parameter din131_WIDTH bound to: 32 - type: integer 
	Parameter din132_WIDTH bound to: 32 - type: integer 
	Parameter din133_WIDTH bound to: 32 - type: integer 
	Parameter din134_WIDTH bound to: 32 - type: integer 
	Parameter din135_WIDTH bound to: 32 - type: integer 
	Parameter din136_WIDTH bound to: 32 - type: integer 
	Parameter din137_WIDTH bound to: 32 - type: integer 
	Parameter din138_WIDTH bound to: 32 - type: integer 
	Parameter din139_WIDTH bound to: 32 - type: integer 
	Parameter din140_WIDTH bound to: 32 - type: integer 
	Parameter din141_WIDTH bound to: 32 - type: integer 
	Parameter din142_WIDTH bound to: 32 - type: integer 
	Parameter din143_WIDTH bound to: 32 - type: integer 
	Parameter din144_WIDTH bound to: 32 - type: integer 
	Parameter din145_WIDTH bound to: 32 - type: integer 
	Parameter din146_WIDTH bound to: 32 - type: integer 
	Parameter din147_WIDTH bound to: 32 - type: integer 
	Parameter din148_WIDTH bound to: 32 - type: integer 
	Parameter din149_WIDTH bound to: 32 - type: integer 
	Parameter din150_WIDTH bound to: 32 - type: integer 
	Parameter din151_WIDTH bound to: 32 - type: integer 
	Parameter din152_WIDTH bound to: 32 - type: integer 
	Parameter din153_WIDTH bound to: 32 - type: integer 
	Parameter din154_WIDTH bound to: 32 - type: integer 
	Parameter din155_WIDTH bound to: 32 - type: integer 
	Parameter din156_WIDTH bound to: 32 - type: integer 
	Parameter din157_WIDTH bound to: 32 - type: integer 
	Parameter din158_WIDTH bound to: 32 - type: integer 
	Parameter din159_WIDTH bound to: 32 - type: integer 
	Parameter din160_WIDTH bound to: 32 - type: integer 
	Parameter din161_WIDTH bound to: 32 - type: integer 
	Parameter din162_WIDTH bound to: 32 - type: integer 
	Parameter din163_WIDTH bound to: 32 - type: integer 
	Parameter din164_WIDTH bound to: 32 - type: integer 
	Parameter din165_WIDTH bound to: 32 - type: integer 
	Parameter din166_WIDTH bound to: 32 - type: integer 
	Parameter din167_WIDTH bound to: 32 - type: integer 
	Parameter din168_WIDTH bound to: 32 - type: integer 
	Parameter din169_WIDTH bound to: 32 - type: integer 
	Parameter din170_WIDTH bound to: 32 - type: integer 
	Parameter din171_WIDTH bound to: 32 - type: integer 
	Parameter din172_WIDTH bound to: 32 - type: integer 
	Parameter din173_WIDTH bound to: 32 - type: integer 
	Parameter din174_WIDTH bound to: 32 - type: integer 
	Parameter din175_WIDTH bound to: 32 - type: integer 
	Parameter din176_WIDTH bound to: 32 - type: integer 
	Parameter din177_WIDTH bound to: 32 - type: integer 
	Parameter din178_WIDTH bound to: 32 - type: integer 
	Parameter din179_WIDTH bound to: 32 - type: integer 
	Parameter din180_WIDTH bound to: 32 - type: integer 
	Parameter din181_WIDTH bound to: 32 - type: integer 
	Parameter din182_WIDTH bound to: 32 - type: integer 
	Parameter din183_WIDTH bound to: 32 - type: integer 
	Parameter din184_WIDTH bound to: 32 - type: integer 
	Parameter din185_WIDTH bound to: 32 - type: integer 
	Parameter din186_WIDTH bound to: 32 - type: integer 
	Parameter din187_WIDTH bound to: 32 - type: integer 
	Parameter din188_WIDTH bound to: 32 - type: integer 
	Parameter din189_WIDTH bound to: 32 - type: integer 
	Parameter din190_WIDTH bound to: 32 - type: integer 
	Parameter din191_WIDTH bound to: 32 - type: integer 
	Parameter din192_WIDTH bound to: 32 - type: integer 
	Parameter din193_WIDTH bound to: 32 - type: integer 
	Parameter din194_WIDTH bound to: 32 - type: integer 
	Parameter din195_WIDTH bound to: 32 - type: integer 
	Parameter din196_WIDTH bound to: 32 - type: integer 
	Parameter din197_WIDTH bound to: 32 - type: integer 
	Parameter din198_WIDTH bound to: 32 - type: integer 
	Parameter din199_WIDTH bound to: 32 - type: integer 
	Parameter din200_WIDTH bound to: 32 - type: integer 
	Parameter din201_WIDTH bound to: 32 - type: integer 
	Parameter din202_WIDTH bound to: 32 - type: integer 
	Parameter din203_WIDTH bound to: 32 - type: integer 
	Parameter din204_WIDTH bound to: 32 - type: integer 
	Parameter din205_WIDTH bound to: 32 - type: integer 
	Parameter din206_WIDTH bound to: 32 - type: integer 
	Parameter din207_WIDTH bound to: 32 - type: integer 
	Parameter din208_WIDTH bound to: 32 - type: integer 
	Parameter din209_WIDTH bound to: 32 - type: integer 
	Parameter din210_WIDTH bound to: 32 - type: integer 
	Parameter din211_WIDTH bound to: 32 - type: integer 
	Parameter din212_WIDTH bound to: 32 - type: integer 
	Parameter din213_WIDTH bound to: 32 - type: integer 
	Parameter din214_WIDTH bound to: 32 - type: integer 
	Parameter din215_WIDTH bound to: 32 - type: integer 
	Parameter din216_WIDTH bound to: 32 - type: integer 
	Parameter din217_WIDTH bound to: 32 - type: integer 
	Parameter din218_WIDTH bound to: 32 - type: integer 
	Parameter din219_WIDTH bound to: 32 - type: integer 
	Parameter din220_WIDTH bound to: 32 - type: integer 
	Parameter din221_WIDTH bound to: 32 - type: integer 
	Parameter din222_WIDTH bound to: 32 - type: integer 
	Parameter din223_WIDTH bound to: 32 - type: integer 
	Parameter din224_WIDTH bound to: 32 - type: integer 
	Parameter din225_WIDTH bound to: 32 - type: integer 
	Parameter din226_WIDTH bound to: 32 - type: integer 
	Parameter din227_WIDTH bound to: 32 - type: integer 
	Parameter din228_WIDTH bound to: 32 - type: integer 
	Parameter din229_WIDTH bound to: 32 - type: integer 
	Parameter din230_WIDTH bound to: 32 - type: integer 
	Parameter din231_WIDTH bound to: 32 - type: integer 
	Parameter din232_WIDTH bound to: 32 - type: integer 
	Parameter din233_WIDTH bound to: 32 - type: integer 
	Parameter din234_WIDTH bound to: 32 - type: integer 
	Parameter din235_WIDTH bound to: 32 - type: integer 
	Parameter din236_WIDTH bound to: 32 - type: integer 
	Parameter din237_WIDTH bound to: 32 - type: integer 
	Parameter din238_WIDTH bound to: 32 - type: integer 
	Parameter din239_WIDTH bound to: 32 - type: integer 
	Parameter din240_WIDTH bound to: 32 - type: integer 
	Parameter din241_WIDTH bound to: 32 - type: integer 
	Parameter din242_WIDTH bound to: 32 - type: integer 
	Parameter din243_WIDTH bound to: 32 - type: integer 
	Parameter din244_WIDTH bound to: 32 - type: integer 
	Parameter din245_WIDTH bound to: 32 - type: integer 
	Parameter din246_WIDTH bound to: 32 - type: integer 
	Parameter din247_WIDTH bound to: 32 - type: integer 
	Parameter din248_WIDTH bound to: 32 - type: integer 
	Parameter din249_WIDTH bound to: 32 - type: integer 
	Parameter din250_WIDTH bound to: 32 - type: integer 
	Parameter din251_WIDTH bound to: 32 - type: integer 
	Parameter din252_WIDTH bound to: 32 - type: integer 
	Parameter din253_WIDTH bound to: 32 - type: integer 
	Parameter din254_WIDTH bound to: 32 - type: integer 
	Parameter din255_WIDTH bound to: 32 - type: integer 
	Parameter din256_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_mux_2569_32_1_1' (38#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mux_2569_32_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_mux_648_32_1_1' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mux_648_32_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 32 - type: integer 
	Parameter din33_WIDTH bound to: 32 - type: integer 
	Parameter din34_WIDTH bound to: 32 - type: integer 
	Parameter din35_WIDTH bound to: 32 - type: integer 
	Parameter din36_WIDTH bound to: 32 - type: integer 
	Parameter din37_WIDTH bound to: 32 - type: integer 
	Parameter din38_WIDTH bound to: 32 - type: integer 
	Parameter din39_WIDTH bound to: 32 - type: integer 
	Parameter din40_WIDTH bound to: 32 - type: integer 
	Parameter din41_WIDTH bound to: 32 - type: integer 
	Parameter din42_WIDTH bound to: 32 - type: integer 
	Parameter din43_WIDTH bound to: 32 - type: integer 
	Parameter din44_WIDTH bound to: 32 - type: integer 
	Parameter din45_WIDTH bound to: 32 - type: integer 
	Parameter din46_WIDTH bound to: 32 - type: integer 
	Parameter din47_WIDTH bound to: 32 - type: integer 
	Parameter din48_WIDTH bound to: 32 - type: integer 
	Parameter din49_WIDTH bound to: 32 - type: integer 
	Parameter din50_WIDTH bound to: 32 - type: integer 
	Parameter din51_WIDTH bound to: 32 - type: integer 
	Parameter din52_WIDTH bound to: 32 - type: integer 
	Parameter din53_WIDTH bound to: 32 - type: integer 
	Parameter din54_WIDTH bound to: 32 - type: integer 
	Parameter din55_WIDTH bound to: 32 - type: integer 
	Parameter din56_WIDTH bound to: 32 - type: integer 
	Parameter din57_WIDTH bound to: 32 - type: integer 
	Parameter din58_WIDTH bound to: 32 - type: integer 
	Parameter din59_WIDTH bound to: 32 - type: integer 
	Parameter din60_WIDTH bound to: 32 - type: integer 
	Parameter din61_WIDTH bound to: 32 - type: integer 
	Parameter din62_WIDTH bound to: 32 - type: integer 
	Parameter din63_WIDTH bound to: 32 - type: integer 
	Parameter din64_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_mux_648_32_1_1' (39#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mux_648_32_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_add_161ns_161ns_161_2_1' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_add_161ns_161ns_161_2_1.v:94]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 161 - type: integer 
	Parameter din1_WIDTH bound to: 161 - type: integer 
	Parameter dout_WIDTH bound to: 161 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_add_161ns_161ns_161_2_1_AddSubnS_0' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_add_161ns_161ns_161_2_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_add_161ns_161ns_161_2_1_AddSubnS_0_comb_adder' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_add_161ns_161ns_161_2_1.v:79]
	Parameter N bound to: 80 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_add_161ns_161ns_161_2_1_AddSubnS_0_comb_adder' (40#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_add_161ns_161ns_161_2_1.v:79]
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_add_161ns_161ns_161_2_1_AddSubnS_0_comb_adder__parameterized0' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_add_161ns_161ns_161_2_1.v:79]
	Parameter N bound to: 81 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_add_161ns_161ns_161_2_1_AddSubnS_0_comb_adder__parameterized0' (40#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_add_161ns_161ns_161_2_1.v:79]
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_add_161ns_161ns_161_2_1_AddSubnS_0' (41#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_add_161ns_161ns_161_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_add_161ns_161ns_161_2_1' (42#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_add_161ns_161ns_161_2_1.v:94]
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_add_160ns_160ns_160_2_1' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_add_160ns_160ns_160_2_1.v:94]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 160 - type: integer 
	Parameter din1_WIDTH bound to: 160 - type: integer 
	Parameter dout_WIDTH bound to: 160 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_add_160ns_160ns_160_2_1_AddSubnS_1' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_add_160ns_160ns_160_2_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_add_160ns_160ns_160_2_1_AddSubnS_1_comb_adder' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_add_160ns_160ns_160_2_1.v:79]
	Parameter N bound to: 80 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_add_160ns_160ns_160_2_1_AddSubnS_1_comb_adder' (43#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_add_160ns_160ns_160_2_1.v:79]
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_add_160ns_160ns_160_2_1_AddSubnS_1' (44#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_add_160ns_160ns_160_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_add_160ns_160ns_160_2_1' (45#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_add_160ns_160ns_160_2_1.v:94]
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_add_161s_161s_161_2_1' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_add_161s_161s_161_2_1.v:94]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 161 - type: integer 
	Parameter din1_WIDTH bound to: 161 - type: integer 
	Parameter dout_WIDTH bound to: 161 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_add_161s_161s_161_2_1_AddSubnS_2' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_add_161s_161s_161_2_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_add_161s_161s_161_2_1_AddSubnS_2_comb_adder' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_add_161s_161s_161_2_1.v:79]
	Parameter N bound to: 80 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_add_161s_161s_161_2_1_AddSubnS_2_comb_adder' (46#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_add_161s_161s_161_2_1.v:79]
INFO: [Synth 8-6157] synthesizing module 'pixel_proc_add_161s_161s_161_2_1_AddSubnS_2_comb_adder__parameterized0' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_add_161s_161s_161_2_1.v:79]
	Parameter N bound to: 81 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_add_161s_161s_161_2_1_AddSubnS_2_comb_adder__parameterized0' (46#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_add_161s_161s_161_2_1.v:79]
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_add_161s_161s_161_2_1_AddSubnS_2' (47#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_add_161s_161s_161_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc_add_161s_161s_161_2_1' (48#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_add_161s_161s_161_2_1.v:94]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter W bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (49#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (50#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (51#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (51#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (51#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (51#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/regslice_core.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29343]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29345]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29347]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29349]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29391]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29395]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29409]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29413]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29415]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29417]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29623]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29625]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29627]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29639]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29641]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29643]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29645]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29647]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29649]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29651]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29653]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29655]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29657]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29659]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29661]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29663]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29665]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29667]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29669]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29671]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29673]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29675]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29677]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29679]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29681]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29683]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29685]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29687]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29689]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29691]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29693]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29695]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29697]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29699]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29701]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29703]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29705]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29707]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29709]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29711]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29713]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29715]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29717]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29719]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29721]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29723]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29725]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29727]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29729]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29731]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29733]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29735]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29737]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29739]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29741]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29743]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29745]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29747]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29749]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29751]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:29753]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:32831]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:32833]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:32835]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:32837]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:32839]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:32845]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:32851]
INFO: [Synth 8-6155] done synthesizing module 'pixel_proc' (52#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc.v:12]
INFO: [Synth 8-6155] done synthesizing module 'hsc_video_pixel_proc_0' (53#1) [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_pixel_proc_0/synth/hsc_video_pixel_proc_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1626.816 ; gain = 614.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1626.816 ; gain = 614.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1626.816 ; gain = 614.559
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1626.816 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_pixel_proc_0/constraints/pixel_proc_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_pixel_proc_0/constraints/pixel_proc_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_pixel_proc_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_pixel_proc_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1626.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1626.816 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 1626.816 ; gain = 614.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 1626.816 ; gain = 614.559
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_ram:/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'pixel_proc_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'pixel_proc_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:55 ; elapsed = 00:02:00 . Memory (MB): peak = 1626.816 ; gain = 614.559
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'pixel_proc_fcmp_32ns_32ns_1_2_1:/pixel_proc_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'pixel_proc_fcmp_32ns_32ns_1_2_1:/pixel_proc_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'pixel_proc_fcmp_32ns_32ns_1_2_1:/pixel_proc_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'pixel_proc_fcmp_32ns_32ns_1_2_1:/pixel_proc_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'pixel_proc_fcmp_32ns_32ns_1_2_1:/pixel_proc_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'pixel_proc_fcmp_32ns_32ns_1_2_1:/pixel_proc_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'pixel_proc_fcmp_32ns_32ns_1_2_1:/pixel_proc_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'pixel_proc_fcmp_32ns_32ns_1_2_1:/pixel_proc_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'pixel_proc_fcmp_32ns_32ns_1_2_1_U2/ce_r_reg' into 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/ce_r_reg' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_fcmp_32ns_32ns_1_2_1.v:99]
INFO: [Synth 8-4471] merging register 'pixel_proc_fcmp_32ns_32ns_1_2_1_U3/ce_r_reg' into 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/ce_r_reg' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_fcmp_32ns_32ns_1_2_1.v:99]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
WARNING: [Synth 8-3917] design pixel_proc__GB0 has port dout[21] driven by constant 0
WARNING: [Synth 8-3917] design pixel_proc__GB0 has port dout[20] driven by constant 0
WARNING: [Synth 8-3917] design pixel_proc__GB0 has port dout[19] driven by constant 0
WARNING: [Synth 8-3917] design pixel_proc__GB0 has port dout[18] driven by constant 0
WARNING: [Synth 8-3917] design pixel_proc__GB0 has port dout[17] driven by constant 0
WARNING: [Synth 8-3917] design pixel_proc__GB0 has port dout[16] driven by constant 0
WARNING: [Synth 8-3917] design pixel_proc__GB0 has port dout[15] driven by constant 0
WARNING: [Synth 8-3917] design pixel_proc__GB0 has port dout[14] driven by constant 0
WARNING: [Synth 8-3917] design pixel_proc__GB0 has port dout[13] driven by constant 0
WARNING: [Synth 8-3917] design pixel_proc__GB0 has port dout[12] driven by constant 0
WARNING: [Synth 8-3917] design pixel_proc__GB0 has port dout[11] driven by constant 0
WARNING: [Synth 8-3917] design pixel_proc__GB0 has port dout[10] driven by constant 0
WARNING: [Synth 8-3917] design pixel_proc__GB0 has port dout[9] driven by constant 0
WARNING: [Synth 8-3917] design pixel_proc__GB0 has port dout[8] driven by constant 0
WARNING: [Synth 8-7129] Port aclk in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[1] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[0] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tuser[0] in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tlast in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tready in module floating_point_v7_1_10_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[1] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[0] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tuser[0] in module floating_point_v7_1_10_viv__2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'sub_ln944_2_reg_32633_reg[0]' (FDRE) to 'trunc_ln947_2_reg_32640_reg[0]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_2_reg_32633_reg[31]' (FDRE) to 'sub_ln944_2_reg_32633_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_2_reg_32633_reg[30]' (FDRE) to 'sub_ln944_2_reg_32633_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_2_reg_32633_reg[29]' (FDRE) to 'sub_ln944_2_reg_32633_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_2_reg_32633_reg[28]' (FDRE) to 'sub_ln944_2_reg_32633_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_2_reg_32633_reg[27]' (FDRE) to 'sub_ln944_2_reg_32633_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_2_reg_32633_reg[26]' (FDRE) to 'sub_ln944_2_reg_32633_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_2_reg_32633_reg[25]' (FDRE) to 'sub_ln944_2_reg_32633_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_2_reg_32633_reg[24]' (FDRE) to 'sub_ln944_2_reg_32633_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_2_reg_32633_reg[23]' (FDRE) to 'sub_ln944_2_reg_32633_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_2_reg_32633_reg[22]' (FDRE) to 'sub_ln944_2_reg_32633_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_2_reg_32633_reg[21]' (FDRE) to 'sub_ln944_2_reg_32633_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_2_reg_32633_reg[20]' (FDRE) to 'sub_ln944_2_reg_32633_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_2_reg_32633_reg[19]' (FDRE) to 'sub_ln944_2_reg_32633_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_2_reg_32633_reg[18]' (FDRE) to 'sub_ln944_2_reg_32633_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_2_reg_32633_reg[17]' (FDRE) to 'sub_ln944_2_reg_32633_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_2_reg_32633_reg[16]' (FDRE) to 'sub_ln944_2_reg_32633_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_2_reg_32633_reg[15]' (FDRE) to 'sub_ln944_2_reg_32633_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_2_reg_32633_reg[14]' (FDRE) to 'sub_ln944_2_reg_32633_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_2_reg_32633_reg[13]' (FDRE) to 'sub_ln944_2_reg_32633_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_2_reg_32633_reg[12]' (FDRE) to 'sub_ln944_2_reg_32633_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_2_reg_32633_reg[11]' (FDRE) to 'sub_ln944_2_reg_32633_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_2_reg_32633_reg[10]' (FDRE) to 'sub_ln944_2_reg_32633_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_2_reg_32633_reg[9]' (FDRE) to 'sub_ln944_2_reg_32633_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_2_reg_32633_reg[6]' (FDRE) to 'trunc_ln947_2_reg_32640_reg[6]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_2_reg_32633_reg[5]' (FDRE) to 'trunc_ln947_2_reg_32640_reg[5]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_2_reg_32633_reg[4]' (FDRE) to 'trunc_ln947_2_reg_32640_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_2_reg_32633_reg[3]' (FDRE) to 'trunc_ln947_2_reg_32640_reg[3]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_2_reg_32633_reg[2]' (FDRE) to 'trunc_ln947_2_reg_32640_reg[2]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_2_reg_32633_reg[1]' (FDRE) to 'trunc_ln947_2_reg_32640_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln943_2_reg_32645_reg[0]' (FDRE) to 'trunc_ln947_2_reg_32640_reg[0]'
INFO: [Synth 8-3886] merging instance 'm_3_reg_32650_reg[24]' (FDRE) to 'tmp_99_reg_32655_reg[0]'
INFO: [Synth 8-3886] merging instance 'm_6_reg_32719_reg[24]' (FDRE) to 'tmp_91_reg_32724_reg[0]'
INFO: [Synth 8-3886] merging instance 'm_2_reg_32623_reg[24]' (FDRE) to 'tmp_83_reg_32628_reg[0]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_reg_31220_reg[0]' (FDRE) to 'trunc_ln943_reg_31232_reg[0]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_reg_31220_reg[31]' (FDRE) to 'sub_ln944_reg_31220_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_reg_31220_reg[30]' (FDRE) to 'sub_ln944_reg_31220_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_reg_31220_reg[29]' (FDRE) to 'sub_ln944_reg_31220_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_reg_31220_reg[28]' (FDRE) to 'sub_ln944_reg_31220_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_reg_31220_reg[27]' (FDRE) to 'sub_ln944_reg_31220_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_reg_31220_reg[26]' (FDRE) to 'sub_ln944_reg_31220_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_reg_31220_reg[25]' (FDRE) to 'sub_ln944_reg_31220_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_reg_31220_reg[24]' (FDRE) to 'sub_ln944_reg_31220_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_reg_31220_reg[23]' (FDRE) to 'sub_ln944_reg_31220_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_reg_31220_reg[22]' (FDRE) to 'sub_ln944_reg_31220_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_reg_31220_reg[21]' (FDRE) to 'sub_ln944_reg_31220_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_reg_31220_reg[20]' (FDRE) to 'sub_ln944_reg_31220_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_reg_31220_reg[19]' (FDRE) to 'sub_ln944_reg_31220_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_reg_31220_reg[18]' (FDRE) to 'sub_ln944_reg_31220_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_reg_31220_reg[17]' (FDRE) to 'sub_ln944_reg_31220_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_reg_31220_reg[16]' (FDRE) to 'sub_ln944_reg_31220_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_reg_31220_reg[15]' (FDRE) to 'sub_ln944_reg_31220_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_reg_31220_reg[14]' (FDRE) to 'sub_ln944_reg_31220_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_reg_31220_reg[13]' (FDRE) to 'sub_ln944_reg_31220_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_reg_31220_reg[12]' (FDRE) to 'sub_ln944_reg_31220_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_reg_31220_reg[11]' (FDRE) to 'sub_ln944_reg_31220_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_reg_31220_reg[10]' (FDRE) to 'sub_ln944_reg_31220_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln944_reg_31220_reg[9]' (FDRE) to 'sub_ln944_reg_31220_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_31262_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_31262_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_31262_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_31262_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_31262_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_31262_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_31262_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_31262_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_31262_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_31262_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_31262_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_31262_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_31262_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_31262_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_31262_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_31262_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_31262_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_31262_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_31262_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_31262_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_31262_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_31262_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_31262_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_31262_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_31262_reg[25] )
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[31]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U3/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[5]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U3/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[0]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U3/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[1]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U3/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[2]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U3/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[3]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U3/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[4]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U3/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[11]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U3/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[6]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U3/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[7]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U3/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[8]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U3/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[9]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U3/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[10]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U3/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[17]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[12]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U3/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[13]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U3/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[14]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U3/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[15]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U3/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[16]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[18]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[19]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[20]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[21]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[22]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[28]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U3/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[23]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U3/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[24]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[25]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[26]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U3/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[27]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U3/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/din1_buf1_reg[29]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U3/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/opcode_buf1_reg[3]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U3/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/opcode_buf1_reg[0]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U3/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U1/opcode_buf1_reg[4]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U3/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U2/din1_buf1_reg[31]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U3/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U2/din1_buf1_reg[5]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U3/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U2/din1_buf1_reg[0]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U3/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U2/din1_buf1_reg[1]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U3/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U2/din1_buf1_reg[2]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U3/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U2/din1_buf1_reg[3]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U3/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U2/din1_buf1_reg[4]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U3/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'pixel_proc_fcmp_32ns_32ns_1_2_1_U2/din1_buf1_reg[11]' (FDE) to 'pixel_proc_fcmp_32ns_32ns_1_2_1_U3/din1_buf1_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln935_reg_31297_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pixel_proc_fcmp_32ns_32ns_1_2_1_U3/opcode_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_fcmp_32ns_32ns_1_2_1_U3/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (write_ready_V_0_vld_reg_reg)
WARNING: [Synth 8-3917] design pixel_proc__GB1 has port dout[21] driven by constant 0
WARNING: [Synth 8-3917] design pixel_proc__GB1 has port dout[20] driven by constant 0
WARNING: [Synth 8-3917] design pixel_proc__GB1 has port dout[19] driven by constant 0
WARNING: [Synth 8-3917] design pixel_proc__GB1 has port dout[18] driven by constant 0
WARNING: [Synth 8-3917] design pixel_proc__GB1 has port dout[17] driven by constant 0
WARNING: [Synth 8-3917] design pixel_proc__GB1 has port dout[16] driven by constant 0
WARNING: [Synth 8-3917] design pixel_proc__GB1 has port dout[15] driven by constant 0
WARNING: [Synth 8-3917] design pixel_proc__GB1 has port dout[14] driven by constant 0
WARNING: [Synth 8-3917] design pixel_proc__GB1 has port dout[13] driven by constant 0
WARNING: [Synth 8-3917] design pixel_proc__GB1 has port dout[12] driven by constant 0
WARNING: [Synth 8-3917] design pixel_proc__GB1 has port dout[11] driven by constant 0
WARNING: [Synth 8-3917] design pixel_proc__GB1 has port dout[10] driven by constant 0
WARNING: [Synth 8-3917] design pixel_proc__GB1 has port dout[9] driven by constant 0
WARNING: [Synth 8-3917] design pixel_proc__GB1 has port dout[8] driven by constant 0
INFO: [Synth 8-4471] merging register 'pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/b_reg0_reg[7:0]' into 'pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/b_reg0_reg[7:0]' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_62s_8ns_70_6_1.v:24]
INFO: [Synth 8-4471] merging register 'pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/b_reg0_reg[7:0]' into 'pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/b_reg0_reg[7:0]' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_8ns_72_6_1.v:24]
INFO: [Synth 8-4471] merging register 'pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/b_reg0_reg[7:0]' into 'pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/b_reg0_reg[7:0]' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_8ns_72_6_1.v:24]
INFO: [Synth 8-4471] merging register 'pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/b_reg0_reg[95:0]' into 'pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/b_reg0_reg[95:0]' [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_96s_159_6_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 24 [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_66ns_96s_161_6_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 24 [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_96s_159_6_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 24 [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_65s_96s_160_6_1.v:24]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_8ns_72_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_63s_8ns_71_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_66ns_96s_161_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_66ns_96s_161_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_66ns_96s_161_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_66ns_96s_161_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_66ns_96s_161_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_66ns_96s_161_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_66ns_96s_161_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_66ns_96s_161_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_66ns_96s_161_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_66ns_96s_161_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_66ns_96s_161_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_66ns_96s_161_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_66ns_96s_161_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_66ns_96s_161_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_66ns_96s_161_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_62s_8ns_70_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_8ns_72_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_8ns_72_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff1_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_8ns_72_6_1.v:30]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_96s_159_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_96s_159_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_96s_159_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_96s_159_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_96s_159_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_96s_159_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_96s_159_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_96s_159_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_96s_159_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_96s_159_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_96s_159_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_96s_159_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_96s_159_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_96s_159_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_96s_159_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_96s_159_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_96s_159_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_96s_159_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_96s_159_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_96s_159_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_62ns_8ns_69_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64ns_8ns_71_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_65ns_8ns_72_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_65s_96s_160_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_65s_96s_160_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_65s_96s_160_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_65s_96s_160_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_65s_96s_160_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_65s_96s_160_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_65s_96s_160_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_65s_96s_160_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_65s_96s_160_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_65s_96s_160_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_65s_96s_160_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_65s_96s_160_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_65s_96s_160_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_65s_96s_160_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_65s_96s_160_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_62ns_8ns_69_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff1_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_62ns_8ns_69_6_1.v:30]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_65ns_8ns_72_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff1_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_65ns_8ns_72_6_1.v:30]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_8ns_72_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff1_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64s_8ns_72_6_1.v:30]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_63s_8ns_71_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff1_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_63s_8ns_71_6_1.v:30]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_62ns_8ns_69_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff1_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_62ns_8ns_69_6_1.v:30]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff0_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64ns_8ns_71_6_1.v:29]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff1_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_64ns_8ns_71_6_1.v:30]
WARNING: [Synth 8-6014] Unused sequential element pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff1_reg was removed.  [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ipshared/52b5/hdl/verilog/pixel_proc_mul_63s_8ns_71_6_1.v:24]
DSP Report: Generating DSP pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg.
DSP Report: operator pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg.
DSP Report: operator pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg.
DSP Report: Generating DSP pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff1_reg.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff1_reg.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff1_reg.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff1_reg.
DSP Report: operator pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff1_reg.
DSP Report: operator pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff1_reg.
DSP Report: Generating DSP pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff2_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff2_reg.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff2_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff2_reg.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff2_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff2_reg.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff2_reg.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff2_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff2_reg.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff2_reg.
DSP Report: operator pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff2_reg.
DSP Report: operator pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff2_reg.
DSP Report: Generating DSP pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff3_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff3_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff3_reg.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff3_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff3_reg.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff3_reg.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff3_reg.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff3_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff3_reg.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff2_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff3_reg.
DSP Report: operator pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff3_reg.
DSP Report: operator pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff3_reg.
DSP Report: Generating DSP pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff0_reg is absorbed into DSP pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff0_reg.
DSP Report: register pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff0_reg is absorbed into DSP pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff0_reg.
DSP Report: register pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff0_reg is absorbed into DSP pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff0_reg.
DSP Report: operator pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/tmp_product is absorbed into DSP pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff0_reg.
DSP Report: operator pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/tmp_product is absorbed into DSP pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff0_reg.
DSP Report: Generating DSP pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff1_reg is absorbed into DSP pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff1_reg.
DSP Report: register pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff1_reg is absorbed into DSP pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff1_reg.
DSP Report: register pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff1_reg is absorbed into DSP pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff1_reg.
DSP Report: register pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff0_reg is absorbed into DSP pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff1_reg.
DSP Report: operator pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/tmp_product is absorbed into DSP pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff1_reg.
DSP Report: operator pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/tmp_product is absorbed into DSP pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff1_reg.
DSP Report: Generating DSP pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff2_reg is absorbed into DSP pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff2_reg.
DSP Report: register pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff2_reg is absorbed into DSP pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff2_reg.
DSP Report: register pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff2_reg is absorbed into DSP pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff2_reg.
DSP Report: register pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff0_reg is absorbed into DSP pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff2_reg.
DSP Report: register pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff2_reg is absorbed into DSP pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff2_reg.
DSP Report: register pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff1_reg is absorbed into DSP pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff2_reg.
DSP Report: operator pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/tmp_product is absorbed into DSP pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff2_reg.
DSP Report: operator pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/tmp_product is absorbed into DSP pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff2_reg.
DSP Report: Generating DSP pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff3_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff3_reg is absorbed into DSP pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff3_reg.
DSP Report: register pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff3_reg is absorbed into DSP pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff3_reg.
DSP Report: register pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff0_reg is absorbed into DSP pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff3_reg.
DSP Report: register pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff1_reg is absorbed into DSP pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff3_reg.
DSP Report: register pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff3_reg is absorbed into DSP pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff3_reg.
DSP Report: register pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff2_reg is absorbed into DSP pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff3_reg.
DSP Report: operator pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/tmp_product is absorbed into DSP pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff3_reg.
DSP Report: operator pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/tmp_product is absorbed into DSP pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff3_reg.
DSP Report: Generating DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: Generating DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: Generating DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: Generating DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: Generating DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: Generating DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: Generating DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: Generating DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: Generating DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: Generating DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: Generating DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: Generating DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: Generating DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: Generating DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: Generating DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: Generating DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: Generating DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: Generating DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: Generating DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: Generating DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: Generating DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg.
DSP Report: Generating DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg.
DSP Report: Generating DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product.
DSP Report: Generating DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: operator pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product is absorbed into DSP pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg.
DSP Report: Generating DSP pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff0_reg is absorbed into DSP pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff0_reg.
DSP Report: register pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff0_reg is absorbed into DSP pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff0_reg.
DSP Report: register pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff0_reg is absorbed into DSP pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff0_reg.
DSP Report: operator pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/tmp_product is absorbed into DSP pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff0_reg.
DSP Report: operator pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/tmp_product is absorbed into DSP pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff1_reg is absorbed into DSP pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff1_reg.
DSP Report: register pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff1_reg is absorbed into DSP pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff1_reg.
DSP Report: register pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff1_reg is absorbed into DSP pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff1_reg.
DSP Report: register pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff0_reg is absorbed into DSP pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff1_reg.
DSP Report: operator pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/tmp_product is absorbed into DSP pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff1_reg.
DSP Report: operator pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/tmp_product is absorbed into DSP pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff1_reg.
DSP Report: Generating DSP pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff2_reg is absorbed into DSP pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff2_reg.
DSP Report: register pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff2_reg is absorbed into DSP pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff2_reg.
DSP Report: register pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff2_reg is absorbed into DSP pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff2_reg.
DSP Report: register pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff0_reg is absorbed into DSP pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff2_reg.
DSP Report: register pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff2_reg is absorbed into DSP pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff2_reg.
DSP Report: register pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff1_reg is absorbed into DSP pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff2_reg.
DSP Report: operator pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/tmp_product is absorbed into DSP pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff2_reg.
DSP Report: operator pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/tmp_product is absorbed into DSP pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff2_reg.
DSP Report: Generating DSP pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff3_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff3_reg is absorbed into DSP pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff3_reg.
DSP Report: register pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff3_reg is absorbed into DSP pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff3_reg.
DSP Report: register pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff0_reg is absorbed into DSP pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff3_reg.
DSP Report: register pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff1_reg is absorbed into DSP pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff3_reg.
DSP Report: register pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff3_reg is absorbed into DSP pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff3_reg.
DSP Report: register pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff2_reg is absorbed into DSP pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff3_reg.
DSP Report: operator pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/tmp_product is absorbed into DSP pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff3_reg.
DSP Report: operator pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/tmp_product is absorbed into DSP pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff3_reg.
DSP Report: Generating DSP pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg.
DSP Report: operator pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg.
DSP Report: operator pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg.
DSP Report: Generating DSP pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff1_reg.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff1_reg.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff1_reg.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff1_reg.
DSP Report: operator pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff1_reg.
DSP Report: operator pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff1_reg.
DSP Report: Generating DSP pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff2_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff2_reg.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff2_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff2_reg.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff2_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff2_reg.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff2_reg.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff2_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff2_reg.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff2_reg.
DSP Report: operator pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff2_reg.
DSP Report: operator pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff2_reg.
DSP Report: Generating DSP pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff3_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff3_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff3_reg.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff3_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff3_reg.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff3_reg.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff3_reg.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff3_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff3_reg.
DSP Report: register pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff2_reg is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff3_reg.
DSP Report: operator pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff3_reg.
DSP Report: operator pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff3_reg.
DSP Report: Generating DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: Generating DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: Generating DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: Generating DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: Generating DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: Generating DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: Generating DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: Generating DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: Generating DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: Generating DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: Generating DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: Generating DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: Generating DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: Generating DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: Generating DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: Generating DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: Generating DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: Generating DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: Generating DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: Generating DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: Generating DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg.
DSP Report: Generating DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg.
DSP Report: Generating DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product.
DSP Report: Generating DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: register pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: register pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff1_reg is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: operator pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product is absorbed into DSP pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg.
DSP Report: Generating DSP pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff0_reg is absorbed into DSP pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff0_reg.
DSP Report: register pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff0_reg is absorbed into DSP pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff0_reg.
DSP Report: register pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff0_reg is absorbed into DSP pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff0_reg.
DSP Report: operator pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/tmp_product is absorbed into DSP pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff0_reg.
DSP Report: operator pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/tmp_product is absorbed into DSP pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff1_reg is absorbed into DSP pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff1_reg.
DSP Report: register pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff1_reg is absorbed into DSP pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff1_reg.
DSP Report: register pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff1_reg is absorbed into DSP pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff1_reg.
DSP Report: register pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff0_reg is absorbed into DSP pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff1_reg.
DSP Report: operator pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/tmp_product is absorbed into DSP pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff1_reg.
DSP Report: operator pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/tmp_product is absorbed into DSP pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff2_reg is absorbed into DSP pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff2_reg.
DSP Report: register pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff2_reg is absorbed into DSP pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff2_reg.
DSP Report: register pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff2_reg is absorbed into DSP pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff2_reg.
DSP Report: register pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff0_reg is absorbed into DSP pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff2_reg.
DSP Report: register pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff2_reg is absorbed into DSP pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff2_reg.
DSP Report: register pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff1_reg is absorbed into DSP pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff2_reg.
DSP Report: operator pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/tmp_product is absorbed into DSP pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff2_reg.
DSP Report: operator pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/tmp_product is absorbed into DSP pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff3_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff3_reg is absorbed into DSP pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff3_reg.
DSP Report: register pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff3_reg is absorbed into DSP pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff3_reg.
DSP Report: register pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff0_reg is absorbed into DSP pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff3_reg.
DSP Report: register pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff1_reg is absorbed into DSP pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff3_reg.
DSP Report: register pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff3_reg is absorbed into DSP pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff3_reg.
DSP Report: register pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff2_reg is absorbed into DSP pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff3_reg.
DSP Report: operator pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/tmp_product is absorbed into DSP pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff3_reg.
DSP Report: operator pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/tmp_product is absorbed into DSP pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff3_reg.
DSP Report: Generating DSP pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff0_reg is absorbed into DSP pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff0_reg.
DSP Report: register pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff0_reg is absorbed into DSP pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff0_reg.
DSP Report: register pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff0_reg is absorbed into DSP pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff0_reg.
DSP Report: operator pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/tmp_product is absorbed into DSP pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff0_reg.
DSP Report: operator pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/tmp_product is absorbed into DSP pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff1_reg is absorbed into DSP pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff1_reg.
DSP Report: register pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff1_reg is absorbed into DSP pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff1_reg.
DSP Report: register pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff1_reg is absorbed into DSP pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff1_reg.
DSP Report: register pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff0_reg is absorbed into DSP pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff1_reg.
DSP Report: operator pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/tmp_product is absorbed into DSP pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff1_reg.
DSP Report: operator pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/tmp_product is absorbed into DSP pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff1_reg.
DSP Report: Generating DSP pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff2_reg is absorbed into DSP pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff2_reg.
DSP Report: register pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff2_reg is absorbed into DSP pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff2_reg.
DSP Report: register pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff2_reg is absorbed into DSP pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff2_reg.
DSP Report: register pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff0_reg is absorbed into DSP pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff2_reg.
DSP Report: register pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff2_reg is absorbed into DSP pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff2_reg.
DSP Report: register pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff1_reg is absorbed into DSP pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff2_reg.
DSP Report: operator pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/tmp_product is absorbed into DSP pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff2_reg.
DSP Report: operator pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/tmp_product is absorbed into DSP pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff2_reg.
DSP Report: Generating DSP pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff3_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff3_reg is absorbed into DSP pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff3_reg.
DSP Report: register pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff3_reg is absorbed into DSP pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff3_reg.
DSP Report: register pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff0_reg is absorbed into DSP pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff3_reg.
DSP Report: register pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff1_reg is absorbed into DSP pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff3_reg.
DSP Report: register pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff3_reg is absorbed into DSP pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff3_reg.
DSP Report: register pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff2_reg is absorbed into DSP pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff3_reg.
DSP Report: operator pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/tmp_product is absorbed into DSP pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff3_reg.
DSP Report: operator pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/tmp_product is absorbed into DSP pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff3_reg.
DSP Report: Generating DSP pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff0_reg is absorbed into DSP pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff0_reg.
DSP Report: register pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff0_reg is absorbed into DSP pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff0_reg.
DSP Report: register pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff0_reg is absorbed into DSP pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff0_reg.
DSP Report: operator pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/tmp_product is absorbed into DSP pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff0_reg.
DSP Report: operator pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/tmp_product is absorbed into DSP pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff1_reg is absorbed into DSP pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff1_reg.
DSP Report: register pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff1_reg is absorbed into DSP pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff1_reg.
DSP Report: register pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff1_reg is absorbed into DSP pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff1_reg.
DSP Report: register pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff0_reg is absorbed into DSP pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff1_reg.
DSP Report: operator pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/tmp_product is absorbed into DSP pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff1_reg.
DSP Report: operator pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/tmp_product is absorbed into DSP pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff2_reg is absorbed into DSP pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff2_reg.
DSP Report: register pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff2_reg is absorbed into DSP pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff2_reg.
DSP Report: register pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff2_reg is absorbed into DSP pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff2_reg.
DSP Report: register pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff0_reg is absorbed into DSP pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff2_reg.
DSP Report: register pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff2_reg is absorbed into DSP pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff2_reg.
DSP Report: register pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff1_reg is absorbed into DSP pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff2_reg.
DSP Report: operator pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/tmp_product is absorbed into DSP pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff2_reg.
DSP Report: operator pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/tmp_product is absorbed into DSP pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff3_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff3_reg is absorbed into DSP pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff3_reg.
DSP Report: register pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff3_reg is absorbed into DSP pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff3_reg.
DSP Report: register pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff0_reg is absorbed into DSP pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff3_reg.
DSP Report: register pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff1_reg is absorbed into DSP pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff3_reg.
DSP Report: register pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff3_reg is absorbed into DSP pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff3_reg.
DSP Report: register pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff2_reg is absorbed into DSP pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff3_reg.
DSP Report: operator pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/tmp_product is absorbed into DSP pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff3_reg.
DSP Report: operator pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/tmp_product is absorbed into DSP pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff3_reg.
DSP Report: Generating DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: Generating DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: Generating DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: Generating DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: Generating DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: Generating DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: Generating DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: Generating DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: Generating DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: Generating DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: Generating DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: Generating DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: Generating DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: Generating DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: Generating DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: Generating DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: Generating DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: Generating DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: Generating DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: Generating DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: Generating DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg.
DSP Report: Generating DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg.
DSP Report: Generating DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product.
DSP Report: Generating DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: register pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
DSP Report: operator pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product is absorbed into DSP pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg.
WARNING: [Synth 8-3917] design pixel_proc__GB2 has port O3[6] driven by constant 0
WARNING: [Synth 8-7129] Port reset in module pixel_proc_add_161s_161s_161_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module pixel_proc_add_160ns_160ns_160_2_1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff0_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/a_reg0_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/a_reg0_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/a_reg0_reg[53] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/a_reg0_reg[54] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/a_reg0_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/a_reg0_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/a_reg0_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/a_reg0_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/a_reg0_reg[59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/a_reg0_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/a_reg0_reg[61] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/a_reg0_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/a_reg0_reg[51] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/a_reg0_reg[52] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/a_reg0_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/a_reg0_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/a_reg0_reg[55] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/a_reg0_reg[56] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/a_reg0_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/a_reg0_reg[58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/a_reg0_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/a_reg0_reg[60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/a_reg0_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/a_reg0_reg[62] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/a_reg0_reg[63] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/a_reg0_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/a_reg0_reg[52] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/a_reg0_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/a_reg0_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/a_reg0_reg[55] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/a_reg0_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/a_reg0_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/a_reg0_reg[58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/a_reg0_reg[59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/a_reg0_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/a_reg0_reg[61] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/a_reg0_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/a_reg0_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/a_reg0_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/a_reg0_reg[54] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/a_reg0_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/a_reg0_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/a_reg0_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/a_reg0_reg[58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/a_reg0_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/a_reg0_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/a_reg0_reg[61] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/a_reg0_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/a_reg0_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pixel_proc_add_160ns_160ns_160_2_1_U24/\pixel_proc_add_160ns_160ns_160_2_1_AddSubnS_1_U/bin_s1_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/a_reg0_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/a_reg0_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/a_reg0_reg[53] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/a_reg0_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/a_reg0_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/a_reg0_reg[56] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/a_reg0_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/a_reg0_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/a_reg0_reg[59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/a_reg0_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/a_reg0_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/a_reg0_reg[62] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/a_reg0_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/a_reg0_reg[64] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/a_reg0_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/a_reg0_reg[52] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/a_reg0_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/a_reg0_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/a_reg0_reg[55] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/a_reg0_reg[56] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_0_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_1_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_2_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_3_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_4_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_5_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_6_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_7_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_8_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_9_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_10_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_11_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_12_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_13_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_14_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_15_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_16_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_17_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_18_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_19_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_20_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_21_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_22_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_23_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_24_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_25_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_26_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_27_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_28_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_29_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_30_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_31_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_32_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_33_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_34_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_35_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_36_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_37_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_38_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_39_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_40_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_41_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_42_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_43_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_44_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_45_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_46_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_47_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_48_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_49_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_50_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_52_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_53_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_54_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_55_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_56_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_57_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_58_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_59_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_60_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_61_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_62_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pixel_proc_AXILiteS_s_axi_U/int_shared_memory_63_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module pixel_proc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module pixel_proc_AXILiteS_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:14 ; elapsed = 00:03:25 . Memory (MB): peak = 1626.816 ; gain = 614.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:37 ; elapsed = 00:03:48 . Memory (MB): peak = 1626.816 ; gain = 614.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:51 ; elapsed = 00:04:03 . Memory (MB): peak = 1626.816 ; gain = 614.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_0_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_0_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_1_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_1_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_2_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_2_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_3_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_3_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_4_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_4_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_5_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_5_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_6_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_6_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_7_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_7_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_8_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_8_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_9_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_9_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_10_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_10_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_11_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_11_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_12_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_12_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_13_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_13_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_14_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_14_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_15_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_15_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_16_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_16_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_17_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_17_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_18_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_18_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_19_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_19_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_20_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_20_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_21_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_21_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_22_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_22_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_23_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_23_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_24_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_24_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_25_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_25_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_26_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_26_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_27_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_27_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_28_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_28_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_29_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_29_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_30_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_30_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_31_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_31_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_32_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_32_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_33_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_33_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_34_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_34_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_35_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_35_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_36_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_36_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_37_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_37_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_38_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_38_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_39_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_39_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_40_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_40_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_41_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_41_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_42_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_42_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_43_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_43_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_44_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_44_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_45_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_45_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_46_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_46_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_47_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_47_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_48_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_48_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_49_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_49_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:18 ; elapsed = 00:04:49 . Memory (MB): peak = 1626.816 ; gain = 614.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:41 ; elapsed = 00:05:13 . Memory (MB): peak = 1626.816 ; gain = 614.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:42 ; elapsed = 00:05:13 . Memory (MB): peak = 1626.816 ; gain = 614.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:50 ; elapsed = 00:05:22 . Memory (MB): peak = 1626.816 ; gain = 614.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:51 ; elapsed = 00:05:22 . Memory (MB): peak = 1626.816 ; gain = 614.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:52 ; elapsed = 00:05:24 . Memory (MB): peak = 1626.816 ; gain = 614.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:53 ; elapsed = 00:05:24 . Memory (MB): peak = 1626.816 ; gain = 614.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   851|
|2     |DSP48E1  |   124|
|17    |LUT1     |   673|
|18    |LUT2     |  1778|
|19    |LUT3     |  3024|
|20    |LUT4     |  1906|
|21    |LUT5     |  2608|
|22    |LUT6     |  8116|
|23    |MUXCY    |   115|
|24    |MUXF7    |  1766|
|25    |MUXF8    |   880|
|26    |RAMB36E1 |    64|
|27    |SRL16E   |   265|
|28    |FDRE     | 20305|
|29    |FDSE     |   161|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:53 ; elapsed = 00:05:24 . Memory (MB): peak = 1626.816 ; gain = 614.559
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 206 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:37 ; elapsed = 00:04:58 . Memory (MB): peak = 1626.816 ; gain = 614.559
Synthesis Optimization Complete : Time (s): cpu = 00:04:53 ; elapsed = 00:05:26 . Memory (MB): peak = 1626.816 ; gain = 614.559
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1626.816 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3800 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1626.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 33 instances

INFO: [Common 17-83] Releasing license: Synthesis
514 Infos, 281 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:15 ; elapsed = 00:05:51 . Memory (MB): peak = 1626.816 ; gain = 614.559
INFO: [Common 17-1381] The checkpoint 'C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_pixel_proc_0_synth_1/hsc_video_pixel_proc_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1626.816 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1626.816 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP hsc_video_pixel_proc_0, cache-ID = fe10408d3be0a2ef
INFO: [Coretcl 2-1174] Renamed 178 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_pixel_proc_0_synth_1/hsc_video_pixel_proc_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1626.816 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file hsc_video_pixel_proc_0_utilization_synth.rpt -pb hsc_video_pixel_proc_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1626.816 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 29 00:58:00 2024...
