// Seed: 1426145469
module module_0 ();
  logic id_1, id_2;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd35
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  inout wire _id_6;
  inout wire id_5;
  input logic [7:0] id_4;
  output wire id_3;
  output wire id_2;
  inout logic [7:0] id_1;
  module_0 modCall_1 ();
  assign id_1[1] = id_4[id_6 :-1];
endmodule
module module_2 #(
    parameter id_6 = 32'd68,
    parameter id_7 = 32'd29
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire _id_7;
  output wire _id_6;
  input wire id_5;
  module_0 modCall_1 ();
  input logic [7:0] id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  localparam id_16 = 1;
endmodule
