-- generated by newgenasym Sun Apr 09 18:35:40 2017

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity mar_88e1512 is
    port (    
	AVDD18_19: INOUT  STD_LOGIC;    
	AVDD18_26: INOUT  STD_LOGIC;    
	AVDD18_3:  INOUT  STD_LOGIC;    
	AVDD18_38: INOUT  STD_LOGIC;    
	AVDD18_OUT: INOUT  STD_LOGIC;    
	AVDD33_20: INOUT  STD_LOGIC;    
	AVDD33_25: INOUT  STD_LOGIC;    
	AVDDC18:   INOUT  STD_LOGIC;    
	CLK125:    INOUT  STD_LOGIC;    
	CONFIG:    INOUT  STD_LOGIC;    
	DVDD_42:   INOUT  STD_LOGIC;    
	DVDD_6:    INOUT  STD_LOGIC;    
	DVDD_OUT:  INOUT  STD_LOGIC;    
	EPAD:      INOUT  STD_LOGIC;    
	HSDACN:    INOUT  STD_LOGIC;    
	HSDACP:    INOUT  STD_LOGIC;    
	LED0:      INOUT  STD_LOGIC;    
	LED1:      INOUT  STD_LOGIC;    
	\led2/intn\: INOUT  STD_LOGIC;    
	MDC:       INOUT  STD_LOGIC;    
	\mdin0*\:  INOUT  STD_LOGIC;    
	MDIN0_P:   INOUT  STD_LOGIC;    
	\mdin1*\:  INOUT  STD_LOGIC;    
	MDIN1_P:   INOUT  STD_LOGIC;    
	\mdin2*\:  INOUT  STD_LOGIC;    
	MDIN2_P:   INOUT  STD_LOGIC;    
	\mdin3*\:  INOUT  STD_LOGIC;    
	MDIN3_P:   INOUT  STD_LOGIC;    
	MDIO:      INOUT  STD_LOGIC;    
	REG_IN:    INOUT  STD_LOGIC;    
	REGCAP1:   INOUT  STD_LOGIC;    
	REGCAP2:   INOUT  STD_LOGIC;    
	RESETN:    INOUT  STD_LOGIC;    
	RSET:      INOUT  STD_LOGIC;    
	RX_CLK:    INOUT  STD_LOGIC;    
	RX_CTRL:   INOUT  STD_LOGIC;    
	RXD0:      INOUT  STD_LOGIC;    
	RXD1:      INOUT  STD_LOGIC;    
	RXD2:      INOUT  STD_LOGIC;    
	RXD3:      INOUT  STD_LOGIC;    
	S_INN:     INOUT  STD_LOGIC;    
	S_INP:     INOUT  STD_LOGIC;    
	S_OUTN:    INOUT  STD_LOGIC;    
	S_OUTP:    INOUT  STD_LOGIC;    
	TSTPT:     INOUT  STD_LOGIC;    
	TX_CLK:    INOUT  STD_LOGIC;    
	TX_CTRL:   INOUT  STD_LOGIC;    
	TXD0:      INOUT  STD_LOGIC;    
	TXD1:      INOUT  STD_LOGIC;    
	TXD2:      INOUT  STD_LOGIC;    
	TXD3:      INOUT  STD_LOGIC;    
	VDDO_11:   INOUT  STD_LOGIC;    
	VDDO_49:   INOUT  STD_LOGIC;    
	VDDO_52:   INOUT  STD_LOGIC;    
	VDDO_SEL:  INOUT  STD_LOGIC;    
	XTAL_IN:   INOUT  STD_LOGIC;    
	XTAL_OUT:  INOUT  STD_LOGIC);
end mar_88e1512;
