///////////////////////////////////////////////////////////////////////////////
//  Copyright (c) 1995/2023 Xilinx, Inc.
//  All Right Reserved.
///////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /     Vendor      : Xilinx
// \   \   \/      Version     : 2023.2
//  \   \          Description : Xilinx Unified Simulation Library Component
//  /   /                        DDRMC5C
// /___/   /\      Filename    : DDRMC5C.v
// \   \  /  \
//  \___\/\___\
//
///////////////////////////////////////////////////////////////////////////////
//  Revision:
//
//  End Revision:
///////////////////////////////////////////////////////////////////////////////

`timescale 1 ps / 1 ps

`celldefine

module DDRMC5C #(
  parameter [29:0] A2A_CNTRL_MAP_0 = 30'h040C2040,
  parameter [29:0] A2A_CNTRL_MAP_1 = 30'h09207185,
  parameter [11:0] A2A_CNTRL_MAP_2 = 12'h820,
  parameter [29:0] A2A_DIFF_C_PIN_MAP_0 = 30'h040C2040,
  parameter [29:0] A2A_DIFF_C_PIN_MAP_1 = 30'h09207185,
  parameter [11:0] A2A_DIFF_C_PIN_MAP_2 = 12'h2CA,
  parameter [29:0] A2A_DIFF_T_PIN_MAP_0 = 30'h040C2040,
  parameter [29:0] A2A_DIFF_T_PIN_MAP_1 = 30'h09207185,
  parameter [11:0] A2A_DIFF_T_PIN_MAP_2 = 12'h2CA,
  parameter [0:0] A2A_DUAL_CHAN = 1'h0,
  parameter [27:0] A2A_PIN_MAP_0 = 28'h0608080,
  parameter [27:0] A2A_PIN_MAP_1 = 28'h0E18284,
  parameter [27:0] A2A_PIN_MAP_10 = 28'h56A94A8,
  parameter [27:0] A2A_PIN_MAP_11 = 28'h5EB96AC,
  parameter [27:0] A2A_PIN_MAP_12 = 28'h66C98B0,
  parameter [27:0] A2A_PIN_MAP_13 = 28'h6ED9AB4,
  parameter [27:0] A2A_PIN_MAP_14 = 28'h76E9CB8,
  parameter [27:0] A2A_PIN_MAP_15 = 28'h7EF9EBC,
  parameter [27:0] A2A_PIN_MAP_16 = 28'h870A0C0,
  parameter [27:0] A2A_PIN_MAP_17 = 28'h8F1A2C4,
  parameter [27:0] A2A_PIN_MAP_2 = 28'h1628488,
  parameter [27:0] A2A_PIN_MAP_3 = 28'h1E3868C,
  parameter [27:0] A2A_PIN_MAP_4 = 28'h2648890,
  parameter [27:0] A2A_PIN_MAP_5 = 28'h2E58A94,
  parameter [27:0] A2A_PIN_MAP_6 = 28'h3668C98,
  parameter [27:0] A2A_PIN_MAP_7 = 28'h3E78E9C,
  parameter [27:0] A2A_PIN_MAP_8 = 28'h46890A0,
  parameter [27:0] A2A_PIN_MAP_9 = 28'h4E992A4,
  parameter [13:0] A2A_RD_MAP = 14'h0000,
  parameter [27:0] A2A_RD_MAP_DBI_CH0_0 = 28'h0608080,
  parameter [6:0] A2A_RD_MAP_DBI_CH0_1 = 7'h04,
  parameter [27:0] A2A_RD_MAP_DBI_CH1_0 = 28'h0608080,
  parameter [6:0] A2A_RD_MAP_DBI_CH1_1 = 7'h04,
  parameter [27:0] A2A_RD_MAP_DQ_0 = 28'h0608080,
  parameter [27:0] A2A_RD_MAP_DQ_1 = 28'h0E18284,
  parameter [27:0] A2A_RD_MAP_DQ_2 = 28'h1628488,
  parameter [27:0] A2A_RD_MAP_DQ_3 = 28'h1E3868C,
  parameter [27:0] A2A_RD_MAP_DQ_4 = 28'h2648890,
  parameter [27:0] A2A_RD_MAP_DQ_5 = 28'h2E58A94,
  parameter [27:0] A2A_RD_MAP_DQ_6 = 28'h3668C98,
  parameter [27:0] A2A_RD_MAP_DQ_7 = 28'h3E78E9C,
  parameter [27:0] A2A_RD_MAP_DQ_8 = 28'h46890A0,
  parameter [27:0] A2A_RD_MAP_DQ_9 = 28'h4E992A4,
  parameter [0:0] ARBITER_CONFIG = 1'h1,
  parameter [2:0] CAL_CS_CH = 3'h4,
  parameter [0:0] CAL_MODE = 1'h0,
  parameter [16:0] CK_PATTERN = 17'h0AA55,
  parameter [21:0] CLK_GATE = 22'h3FFBFF,
  parameter [4:0] CPLX_BURST_ARRAY0 = 5'h01,
  parameter [4:0] CPLX_BURST_ARRAY1 = 5'h02,
  parameter [4:0] CPLX_BURST_ARRAY10 = 5'h05,
  parameter [4:0] CPLX_BURST_ARRAY11 = 5'h06,
  parameter [4:0] CPLX_BURST_ARRAY12 = 5'h03,
  parameter [4:0] CPLX_BURST_ARRAY13 = 5'h04,
  parameter [4:0] CPLX_BURST_ARRAY14 = 5'h05,
  parameter [4:0] CPLX_BURST_ARRAY15 = 5'h07,
  parameter [4:0] CPLX_BURST_ARRAY16 = 5'h08,
  parameter [4:0] CPLX_BURST_ARRAY17 = 5'h09,
  parameter [4:0] CPLX_BURST_ARRAY18 = 5'h0A,
  parameter [4:0] CPLX_BURST_ARRAY19 = 5'h0C,
  parameter [4:0] CPLX_BURST_ARRAY2 = 5'h03,
  parameter [4:0] CPLX_BURST_ARRAY20 = 5'h0D,
  parameter [4:0] CPLX_BURST_ARRAY21 = 5'h0E,
  parameter [4:0] CPLX_BURST_ARRAY22 = 5'h1E,
  parameter [4:0] CPLX_BURST_ARRAY3 = 5'h04,
  parameter [4:0] CPLX_BURST_ARRAY4 = 5'h05,
  parameter [4:0] CPLX_BURST_ARRAY5 = 5'h06,
  parameter [4:0] CPLX_BURST_ARRAY6 = 5'h01,
  parameter [4:0] CPLX_BURST_ARRAY7 = 5'h02,
  parameter [4:0] CPLX_BURST_ARRAY8 = 5'h03,
  parameter [4:0] CPLX_BURST_ARRAY9 = 5'h04,
  parameter [24:0] CPLX_CONFIG2 = 25'h0508400,
  parameter [15:0] CPLX_PATTERN0 = 16'hAAAA,
  parameter [15:0] CPLX_PATTERN1 = 16'hCCCC,
  parameter [15:0] CPLX_PATTERN10 = 16'hF8F8,
  parameter [15:0] CPLX_PATTERN100 = 16'hAA31,
  parameter [15:0] CPLX_PATTERN101 = 16'hBF47,
  parameter [15:0] CPLX_PATTERN102 = 16'hF525,
  parameter [15:0] CPLX_PATTERN103 = 16'h549A,
  parameter [15:0] CPLX_PATTERN104 = 16'h007A,
  parameter [15:0] CPLX_PATTERN105 = 16'hAA95,
  parameter [15:0] CPLX_PATTERN106 = 16'hBFDB,
  parameter [15:0] CPLX_PATTERN107 = 16'hF5F0,
  parameter [15:0] CPLX_PATTERN108 = 16'h5421,
  parameter [15:0] CPLX_PATTERN109 = 16'h008A,
  parameter [15:0] CPLX_PATTERN11 = 16'h3E3E,
  parameter [15:0] CPLX_PATTERN110 = 16'hAA25,
  parameter [15:0] CPLX_PATTERN111 = 16'hBF9A,
  parameter [15:0] CPLX_PATTERN112 = 16'hF57A,
  parameter [15:0] CPLX_PATTERN113 = 16'hAABF,
  parameter [15:0] CPLX_PATTERN114 = 16'hA057,
  parameter [15:0] CPLX_PATTERN115 = 16'h026F,
  parameter [15:0] CPLX_PATTERN116 = 16'hAAC0,
  parameter [15:0] CPLX_PATTERN117 = 16'h8084,
  parameter [15:0] CPLX_PATTERN118 = 16'h0A31,
  parameter [15:0] CPLX_PATTERN119 = 16'hAA47,
  parameter [15:0] CPLX_PATTERN12 = 16'h0F0F,
  parameter [15:0] CPLX_PATTERN120 = 16'h0025,
  parameter [15:0] CPLX_PATTERN121 = 16'h2A9A,
  parameter [15:0] CPLX_PATTERN122 = 16'hA87A,
  parameter [15:0] CPLX_PATTERN123 = 16'h0095,
  parameter [15:0] CPLX_PATTERN124 = 16'hAADB,
  parameter [15:0] CPLX_PATTERN125 = 16'hA0F0,
  parameter [15:0] CPLX_PATTERN126 = 16'h0221,
  parameter [15:0] CPLX_PATTERN127 = 16'h5757,
  parameter [15:0] CPLX_PATTERN128 = 16'h6F6F,
  parameter [15:0] CPLX_PATTERN129 = 16'hC0C0,
  parameter [15:0] CPLX_PATTERN13 = 16'h8383,
  parameter [15:0] CPLX_PATTERN130 = 16'h8684,
  parameter [15:0] CPLX_PATTERN131 = 16'h2831,
  parameter [15:0] CPLX_PATTERN132 = 16'hE447,
  parameter [15:0] CPLX_PATTERN133 = 16'hB325,
  parameter [15:0] CPLX_PATTERN134 = 16'h4F9B,
  parameter [15:0] CPLX_PATTERN135 = 16'hB555,
  parameter [15:0] CPLX_PATTERN136 = 16'hB555,
  parameter [15:0] CPLX_PATTERN137 = 16'h8798,
  parameter [15:0] CPLX_PATTERN138 = 16'hE31C,
  parameter [15:0] CPLX_PATTERN139 = 16'h0AF5,
  parameter [15:0] CPLX_PATTERN14 = 16'hE0E0,
  parameter [15:0] CPLX_PATTERN140 = 16'hD42B,
  parameter [15:0] CPLX_PATTERN141 = 16'h48B7,
  parameter [15:0] CPLX_PATTERN142 = 16'h1FE0,
  parameter [15:0] CPLX_PATTERN143 = 16'hBC43,
  parameter [15:0] CPLX_PATTERN144 = 16'h8F14,
  parameter [15:0] CPLX_PATTERN145 = 16'hB44B,
  parameter [15:0] CPLX_PATTERN146 = 16'hCB34,
  parameter [15:0] CPLX_PATTERN147 = 16'h0AF5,
  parameter [15:0] CPLX_PATTERN148 = 16'h8000,
  parameter [15:0] CPLX_PATTERN149 = 16'h0000,
  parameter [15:0] CPLX_PATTERN15 = 16'hFCFC,
  parameter [15:0] CPLX_PATTERN150 = 16'h5555,
  parameter [15:0] CPLX_PATTERN151 = 16'h5555,
  parameter [15:0] CPLX_PATTERN152 = 16'h0000,
  parameter [15:0] CPLX_PATTERN153 = 16'h0000,
  parameter [15:0] CPLX_PATTERN154 = 16'h552A,
  parameter [15:0] CPLX_PATTERN155 = 16'h55AA,
  parameter [15:0] CPLX_PATTERN156 = 16'h0080,
  parameter [15:0] CPLX_PATTERN16 = 16'h0F0F,
  parameter [15:0] CPLX_PATTERN17 = 16'hC0C0,
  parameter [15:0] CPLX_PATTERN18 = 16'hFCFC,
  parameter [15:0] CPLX_PATTERN19 = 16'h0F0F,
  parameter [15:0] CPLX_PATTERN2 = 16'hCCCC,
  parameter [15:0] CPLX_PATTERN20 = 16'hC0C0,
  parameter [15:0] CPLX_PATTERN21 = 16'hAA55,
  parameter [15:0] CPLX_PATTERN22 = 16'hCC33,
  parameter [15:0] CPLX_PATTERN23 = 16'hCC33,
  parameter [15:0] CPLX_PATTERN24 = 16'hE31C,
  parameter [15:0] CPLX_PATTERN25 = 16'hFE71,
  parameter [15:0] CPLX_PATTERN26 = 16'h38C7,
  parameter [15:0] CPLX_PATTERN27 = 16'hF00F,
  parameter [15:0] CPLX_PATTERN28 = 16'hF00F,
  parameter [15:0] CPLX_PATTERN29 = 16'hF00F,
  parameter [15:0] CPLX_PATTERN3 = 16'hE3E3,
  parameter [15:0] CPLX_PATTERN30 = 16'hF00F,
  parameter [15:0] CPLX_PATTERN31 = 16'hF807,
  parameter [15:0] CPLX_PATTERN32 = 16'h3EC1,
  parameter [15:0] CPLX_PATTERN33 = 16'h0FF0,
  parameter [15:0] CPLX_PATTERN34 = 16'h837C,
  parameter [15:0] CPLX_PATTERN35 = 16'hE01F,
  parameter [15:0] CPLX_PATTERN36 = 16'hFC03,
  parameter [15:0] CPLX_PATTERN37 = 16'h0FF0,
  parameter [15:0] CPLX_PATTERN38 = 16'hC03F,
  parameter [15:0] CPLX_PATTERN39 = 16'hFC03,
  parameter [15:0] CPLX_PATTERN4 = 16'h8E8E,
  parameter [15:0] CPLX_PATTERN40 = 16'h0FF0,
  parameter [15:0] CPLX_PATTERN41 = 16'hC03F,
  parameter [15:0] CPLX_PATTERN42 = 16'hB457,
  parameter [15:0] CPLX_PATTERN43 = 16'hB46F,
  parameter [15:0] CPLX_PATTERN44 = 16'hB4C0,
  parameter [15:0] CPLX_PATTERN45 = 16'hA284,
  parameter [15:0] CPLX_PATTERN46 = 16'h8A31,
  parameter [15:0] CPLX_PATTERN47 = 16'h2847,
  parameter [15:0] CPLX_PATTERN48 = 16'hA225,
  parameter [15:0] CPLX_PATTERN49 = 16'hAF9A,
  parameter [15:0] CPLX_PATTERN5 = 16'h3838,
  parameter [15:0] CPLX_PATTERN50 = 16'h507A,
  parameter [15:0] CPLX_PATTERN51 = 16'hAF95,
  parameter [15:0] CPLX_PATTERN52 = 16'h50DB,
  parameter [15:0] CPLX_PATTERN53 = 16'hAFF0,
  parameter [15:0] CPLX_PATTERN54 = 16'hA821,
  parameter [15:0] CPLX_PATTERN55 = 16'h2A8A,
  parameter [15:0] CPLX_PATTERN56 = 16'h0A25,
  parameter [15:0] CPLX_PATTERN57 = 16'h829A,
  parameter [15:0] CPLX_PATTERN58 = 16'hA07A,
  parameter [15:0] CPLX_PATTERN59 = 16'hA8BF,
  parameter [15:0] CPLX_PATTERN6 = 16'hF0F0,
  parameter [15:0] CPLX_PATTERN60 = 16'h2A57,
  parameter [15:0] CPLX_PATTERN61 = 16'hAB6F,
  parameter [15:0] CPLX_PATTERN62 = 16'hF5C0,
  parameter [15:0] CPLX_PATTERN63 = 16'h4084,
  parameter [15:0] CPLX_PATTERN64 = 16'hAB31,
  parameter [15:0] CPLX_PATTERN65 = 16'hF547,
  parameter [15:0] CPLX_PATTERN66 = 16'h4025,
  parameter [15:0] CPLX_PATTERN67 = 16'hAB9A,
  parameter [15:0] CPLX_PATTERN68 = 16'hF57A,
  parameter [15:0] CPLX_PATTERN69 = 16'hAA95,
  parameter [15:0] CPLX_PATTERN7 = 16'hF0F0,
  parameter [15:0] CPLX_PATTERN70 = 16'h02DB,
  parameter [15:0] CPLX_PATTERN71 = 16'hA8F0,
  parameter [15:0] CPLX_PATTERN72 = 16'h0A21,
  parameter [15:0] CPLX_PATTERN73 = 16'hA08A,
  parameter [15:0] CPLX_PATTERN74 = 16'h2A25,
  parameter [15:0] CPLX_PATTERN75 = 16'h809A,
  parameter [15:0] CPLX_PATTERN76 = 16'hAA7A,
  parameter [15:0] CPLX_PATTERN77 = 16'h02BF,
  parameter [15:0] CPLX_PATTERN78 = 16'hAA57,
  parameter [15:0] CPLX_PATTERN79 = 16'hFF6F,
  parameter [15:0] CPLX_PATTERN8 = 16'hF0F0,
  parameter [15:0] CPLX_PATTERN80 = 16'h55C0,
  parameter [15:0] CPLX_PATTERN81 = 16'h0084,
  parameter [15:0] CPLX_PATTERN82 = 16'hAA31,
  parameter [15:0] CPLX_PATTERN83 = 16'hFF47,
  parameter [15:0] CPLX_PATTERN84 = 16'h5525,
  parameter [15:0] CPLX_PATTERN85 = 16'h009A,
  parameter [15:0] CPLX_PATTERN86 = 16'hAA7A,
  parameter [15:0] CPLX_PATTERN87 = 16'hFF95,
  parameter [15:0] CPLX_PATTERN88 = 16'hAADB,
  parameter [15:0] CPLX_PATTERN89 = 16'h80F0,
  parameter [15:0] CPLX_PATTERN9 = 16'hF0F0,
  parameter [15:0] CPLX_PATTERN90 = 16'h2A21,
  parameter [15:0] CPLX_PATTERN91 = 16'hA08A,
  parameter [15:0] CPLX_PATTERN92 = 16'h0A25,
  parameter [15:0] CPLX_PATTERN93 = 16'hA89A,
  parameter [15:0] CPLX_PATTERN94 = 16'h027A,
  parameter [15:0] CPLX_PATTERN95 = 16'hAABF,
  parameter [15:0] CPLX_PATTERN96 = 16'h0057,
  parameter [15:0] CPLX_PATTERN97 = 16'hAA6F,
  parameter [15:0] CPLX_PATTERN98 = 16'h80C0,
  parameter [15:0] CPLX_PATTERN99 = 16'h2A84,
  parameter [31:0] CRYPTO_TRSS_CONFIG = 32'h090400C2,
  parameter [31:0] CRYPTO_TRSS_CONFIG2 = 32'h0004DE21,
  parameter [31:0] CRYPTO_TRSS_PSTR0 = 32'h00000000,
  parameter [31:0] CRYPTO_TRSS_PSTR1 = 32'h00000000,
  parameter [31:0] CRYPTO_TRSS_PSTR10 = 32'h00000000,
  parameter [31:0] CRYPTO_TRSS_PSTR11 = 32'h00000000,
  parameter [31:0] CRYPTO_TRSS_PSTR2 = 32'h00000000,
  parameter [31:0] CRYPTO_TRSS_PSTR3 = 32'h00000000,
  parameter [31:0] CRYPTO_TRSS_PSTR4 = 32'h00000000,
  parameter [31:0] CRYPTO_TRSS_PSTR5 = 32'h00000000,
  parameter [31:0] CRYPTO_TRSS_PSTR6 = 32'h00000000,
  parameter [31:0] CRYPTO_TRSS_PSTR7 = 32'h00000000,
  parameter [31:0] CRYPTO_TRSS_PSTR8 = 32'h00000000,
  parameter [31:0] CRYPTO_TRSS_PSTR9 = 32'h00000000,
  parameter [2:0] DBG_TRIGGER = 3'h0,
  parameter [16:0] DDR5_READ_LFSR_CFG = 17'h078B4,
  parameter [31:0] DDR5_READ_LFSR_INVERT_31_0 = 32'h00000000,
  parameter [7:0] DDR5_READ_LFSR_INVERT_39_32 = 8'h00,
  parameter [31:0] DDR5_READ_LFSR_OPT_31_0 = 32'h00000000,
  parameter [7:0] DDR5_READ_LFSR_OPT_39_32 = 8'h00,
  parameter [31:0] DDR5_READ_LFSR_PAT_31_0 = 32'h00000000,
  parameter [7:0] DDR5_READ_LFSR_PAT_39_32 = 8'h00,
  parameter [31:0] DDR5_SPARE_DYN_CFG0 = 32'h00000000,
  parameter [31:0] DDR5_SPARE_STA_CFG0 = 32'h00000000,
  parameter [8:0] EXMON_CLR_EXE = 9'h100,
  parameter [6:0] FIFO_RDEN = 7'h00,
  parameter [23:0] LP5_MRS_BIT_MUX_BYTE0 = 24'hFAC688,
  parameter [23:0] LP5_MRS_BIT_MUX_BYTE1 = 24'hFAC688,
  parameter [23:0] LP5_MRS_BIT_MUX_BYTE2 = 24'hFAC688,
  parameter [23:0] LP5_MRS_BIT_MUX_BYTE3 = 24'hFAC688,
  parameter [17:0] PHY_RANK_READ_OVERRIDE = 18'h39390,
  parameter [17:0] PHY_RANK_WRITE_OVERRIDE = 18'h39390,
  parameter [7:0] PHY_RDEN0 = 8'h05,
  parameter [7:0] PHY_RDEN1 = 8'h05,
  parameter [7:0] PHY_RDEN2 = 8'h05,
  parameter [7:0] PHY_RDEN3 = 8'h05,
  parameter [7:0] PHY_RDEN4 = 8'h05,
  parameter [7:0] PHY_RDEN5 = 8'h05,
  parameter [7:0] PHY_RDEN6 = 8'h05,
  parameter [7:0] PHY_RDEN7 = 8'h05,
  parameter [7:0] PHY_RDEN8 = 8'h05,
  parameter [7:0] PHY_RDEN9 = 8'h05,
  parameter [27:0] POWER_MANAGEMENT = 28'h0F0F0FF,
  parameter [11:0] PRBS_MAX_LOOPS = 12'h002,
  parameter [24:0] PRBS_MAX_ROW_COL = 25'h0FC0004,
  parameter [22:0] PRBS_SEED0 = 23'h000001,
  parameter [22:0] PRBS_SEED1 = 23'h000002,
  parameter [22:0] PRBS_SEED2 = 23'h000004,
  parameter [22:0] PRBS_SEED3 = 23'h000008,
  parameter [22:0] PRBS_SEED4 = 23'h000010,
  parameter [22:0] PRBS_SEED5 = 23'h000020,
  parameter [22:0] PRBS_SEED6 = 23'h000040,
  parameter [22:0] PRBS_SEED7 = 23'h000080,
  parameter [22:0] PRBS_SEED8 = 23'h000100,
  parameter [23:0] PRBS_TREF = 24'h0B80FF,
  parameter [6:0] RAM_ERR_EN = 7'h7F,
  parameter [7:0] RAM_SETTING_RF2PHS = 8'h12,
  parameter [6:0] RAM_SETTING_RFSPHD = 7'h0A,
  parameter [6:0] RAM_SETTING_SRSPHD = 7'h0A,
  parameter [2:0] READ_DATA_EARLY_ID = 3'h4,
  parameter [19:0] REG_ADEC0 = 20'h00000,
  parameter [19:0] REG_ADEC1 = 20'h00000,
  parameter [29:0] REG_ADEC10 = 30'h00000000,
  parameter [29:0] REG_ADEC11 = 30'h00000000,
  parameter [29:0] REG_ADEC12 = 30'h00000000,
  parameter [6:0] REG_ADEC13 = 7'h00,
  parameter [28:0] REG_ADEC14 = 29'h00000000,
  parameter [27:0] REG_ADEC15 = 28'h0000000,
  parameter [31:0] REG_ADEC16 = 32'h20000000,
  parameter [20:0] REG_ADEC2 = 21'h100000,
  parameter [19:0] REG_ADEC3 = 20'h00000,
  parameter [11:0] REG_ADEC4 = 12'h000,
  parameter [23:0] REG_ADEC5 = 24'h000000,
  parameter [29:0] REG_ADEC6 = 30'h00000000,
  parameter [29:0] REG_ADEC7 = 30'h00000000,
  parameter [29:0] REG_ADEC8 = 30'h00000000,
  parameter [29:0] REG_ADEC9 = 30'h00000000,
  parameter [15:0] REG_ADEC_CHK0 = 16'h0000,
  parameter [31:0] REG_ADEC_CHK1 = 32'h00000000,
  parameter [15:0] REG_ADEC_CHK2 = 16'h0000,
  parameter [31:0] REG_ADEC_CHK3 = 32'h00000000,
  parameter [17:0] REG_ADEC_ILC = 18'h05103,
  parameter [31:0] REG_ADEC_MEMFILL0_HIGH = 32'h00000000,
  parameter [31:0] REG_ADEC_MEMFILL0_LOW = 32'h00000000,
  parameter [31:0] REG_ADEC_MEMFILL1_HIGH = 32'h00000000,
  parameter [31:0] REG_ADEC_MEMFILL1_LOW = 32'h00000000,
  parameter [15:0] REG_AUTH_FAILURE = 16'h032C,
  parameter [5:0] REG_CLKMON = 6'h1C,
  parameter [21:0] REG_CMDQ_BER_RATE_CTRL = 22'h3FFC0F,
  parameter [21:0] REG_CMDQ_BEW_RATE_CTRL = 22'h3FFC0F,
  parameter [21:0] REG_CMDQ_ISR_RATE_CTRL = 22'h3FFC0F,
  parameter [21:0] REG_CMDQ_ISW_RATE_CTRL = 22'h3FFC0F,
  parameter [21:0] REG_CMDQ_LLR_RATE_CTRL = 22'h3FFC0F,
  parameter [26:0] REG_COM_1 = 27'h0020000,
  parameter [26:0] REG_COM_2 = 27'h0020000,
  parameter [31:0] REG_COM_3 = 32'h1483F290,
  parameter [13:0] REG_COM_6 = 14'h2032,
  parameter [28:0] REG_CONFIG0 = 29'h1D800000,
  parameter [2:0] REG_CONFIG1 = 3'h0,
  parameter [30:0] REG_CONFIG2 = 31'h00000000,
  parameter [31:0] REG_CONFIG3 = 32'h00000000,
  parameter [23:0] REG_CONFIG4 = 24'h000005,
  parameter [15:0] REG_CRP_ARB = 16'h0404,
  parameter [27:0] REG_CRYPTO_CFG1_0 = 28'h0000000,
  parameter [27:0] REG_CRYPTO_CFG1_1 = 28'h0000000,
  parameter [27:0] REG_CRYPTO_CFG1_10 = 28'h0000000,
  parameter [27:0] REG_CRYPTO_CFG1_11 = 28'h0000000,
  parameter [27:0] REG_CRYPTO_CFG1_12 = 28'h0000000,
  parameter [27:0] REG_CRYPTO_CFG1_13 = 28'h0000000,
  parameter [27:0] REG_CRYPTO_CFG1_14 = 28'h0000000,
  parameter [27:0] REG_CRYPTO_CFG1_15 = 28'h0000000,
  parameter [27:0] REG_CRYPTO_CFG1_2 = 28'h0000000,
  parameter [27:0] REG_CRYPTO_CFG1_3 = 28'h0000000,
  parameter [27:0] REG_CRYPTO_CFG1_4 = 28'h0000000,
  parameter [27:0] REG_CRYPTO_CFG1_5 = 28'h0000000,
  parameter [27:0] REG_CRYPTO_CFG1_6 = 28'h0000000,
  parameter [27:0] REG_CRYPTO_CFG1_7 = 28'h0000000,
  parameter [27:0] REG_CRYPTO_CFG1_8 = 28'h0000000,
  parameter [27:0] REG_CRYPTO_CFG1_9 = 28'h0000000,
  parameter [27:0] REG_CRYPTO_CFG2_0 = 28'h0000000,
  parameter [27:0] REG_CRYPTO_CFG2_1 = 28'h0000000,
  parameter [27:0] REG_CRYPTO_CFG2_10 = 28'h0000000,
  parameter [27:0] REG_CRYPTO_CFG2_11 = 28'h0000000,
  parameter [27:0] REG_CRYPTO_CFG2_12 = 28'h0000000,
  parameter [27:0] REG_CRYPTO_CFG2_13 = 28'h0000000,
  parameter [27:0] REG_CRYPTO_CFG2_14 = 28'h0000000,
  parameter [27:0] REG_CRYPTO_CFG2_15 = 28'h0000000,
  parameter [27:0] REG_CRYPTO_CFG2_2 = 28'h0000000,
  parameter [27:0] REG_CRYPTO_CFG2_3 = 28'h0000000,
  parameter [27:0] REG_CRYPTO_CFG2_4 = 28'h0000000,
  parameter [27:0] REG_CRYPTO_CFG2_5 = 28'h0000000,
  parameter [27:0] REG_CRYPTO_CFG2_6 = 28'h0000000,
  parameter [27:0] REG_CRYPTO_CFG2_7 = 28'h0000000,
  parameter [27:0] REG_CRYPTO_CFG2_8 = 28'h0000000,
  parameter [27:0] REG_CRYPTO_CFG2_9 = 28'h0000000,
  parameter [31:0] REG_CRYPTO_CTRL = 32'h3A000000,
  parameter [7:0] REG_CRYPTO_GCM_BM = 8'h08,
  parameter [23:0] REG_CRYPTO_KEY_GEN = 24'h000040,
  parameter [31:0] REG_CRYPTO_QOS = 32'h0F00F00F,
  parameter [7:0] REG_CRYPTO_REKEY = 8'hFF,
  parameter [7:0] REG_CRYPTO_XTS_BM = 8'h08,
  parameter [12:0] REG_DRAM_ARB = 13'h0910,
  parameter [25:0] REG_ERR_FATAL_EN = 26'h3FFFFFF,
  parameter [10:0] REG_ERR_NON_FATAL_EN = 11'h7FF,
  parameter [31:0] REG_GCM0 = 32'h00000000,
  parameter [31:0] REG_GCM1 = 32'h00000000,
  parameter [31:0] REG_GCM10 = 32'h00000000,
  parameter [31:0] REG_GCM11 = 32'h00000000,
  parameter [31:0] REG_GCM12 = 32'h00000000,
  parameter [31:0] REG_GCM13 = 32'h00000000,
  parameter [31:0] REG_GCM14 = 32'h00000000,
  parameter [31:0] REG_GCM15 = 32'h00000000,
  parameter [31:0] REG_GCM2 = 32'h00000000,
  parameter [31:0] REG_GCM3 = 32'h00000000,
  parameter [31:0] REG_GCM4 = 32'h00000000,
  parameter [31:0] REG_GCM5 = 32'h00000000,
  parameter [31:0] REG_GCM6 = 32'h00000000,
  parameter [31:0] REG_GCM7 = 32'h00000000,
  parameter [31:0] REG_GCM8 = 32'h00000000,
  parameter [31:0] REG_GCM9 = 32'h00000000,
  parameter [31:0] REG_GCM_ILC = 32'h00000000,
  parameter [5:0] REG_KAT_ZEROIZE = 6'h0B,
  parameter [5:0] REG_KEY_SCRUB = 6'h14,
  parameter [5:0] REG_META_C_SCRUB = 6'h14,
  parameter [27:0] REG_MRS_0 = 28'h0801224,
  parameter [31:0] REG_MRS_1 = 32'h92000000,
  parameter [3:0] REG_MRS_2 = 4'h0,
  parameter [11:0] REG_MRS_7 = 12'h028,
  parameter [11:0] REG_NSU0_PORT = 12'h000,
  parameter [11:0] REG_NSU1_PORT = 12'h000,
  parameter [29:0] REG_NSU_0_EGR = 30'h04643210,
  parameter [22:0] REG_NSU_0_ING = 23'h432101,
  parameter [27:0] REG_NSU_0_R_EGR = 28'h1010100,
  parameter [19:0] REG_NSU_0_W_EGR = 20'h10100,
  parameter [29:0] REG_NSU_1_EGR = 30'h04643210,
  parameter [22:0] REG_NSU_1_ING = 23'h432101,
  parameter [27:0] REG_NSU_1_R_EGR = 28'h1010100,
  parameter [19:0] REG_NSU_1_W_EGR = 20'h10100,
  parameter [21:0] REG_P0_BER_RATE_CTRL = 22'h3FFC0F,
  parameter [21:0] REG_P0_BEW_RATE_CTRL = 22'h3FFC0F,
  parameter [21:0] REG_P0_ISR_RATE_CTRL = 22'h3FFC0F,
  parameter [21:0] REG_P0_ISW_RATE_CTRL = 22'h3FFC0F,
  parameter [21:0] REG_P0_LLR_RATE_CTRL = 22'h3FFC0F,
  parameter [21:0] REG_P1_BER_RATE_CTRL = 22'h3FFC0F,
  parameter [21:0] REG_P1_BEW_RATE_CTRL = 22'h3FFC0F,
  parameter [21:0] REG_P1_ISR_RATE_CTRL = 22'h3FFC0F,
  parameter [21:0] REG_P1_ISW_RATE_CTRL = 22'h3FFC0F,
  parameter [21:0] REG_P1_LLR_RATE_CTRL = 22'h3FFC0F,
  parameter [18:0] REG_PINOUT = 19'h01800,
  parameter [29:0] REG_PINOUT_ADDR_MUX_0 = 30'h0A418820,
  parameter [29:0] REG_PINOUT_ADDR_MUX_1 = 30'h16A4A0E6,
  parameter [29:0] REG_PINOUT_ADDR_MUX_2 = 30'h2307B9AC,
  parameter [19:0] REG_PT_CONFIG = 20'h00409,
  parameter [27:0] REG_QOS0 = 28'h00F00F0,
  parameter [29:0] REG_QOS1 = 30'h00200804,
  parameter [19:0] REG_QOS2 = 20'h00802,
  parameter [24:0] REG_QOS_RATE_CTRL_SCALE = 25'h0000000,
  parameter [24:0] REG_QOS_TIMEOUT0 = 25'h1084210,
  parameter [31:0] REG_QOS_TIMEOUT1 = 32'hFFFFFFFF,
  parameter [7:0] REG_QOS_TIMEOUT2 = 8'hFF,
  parameter [24:0] REG_RATE_CTRL_SCALE = 25'h0000000,
  parameter [5:0] REG_RD_CONFIG = 6'h10,
  parameter [23:0] REG_RD_DRR_TKN_P0 = 24'h040404,
  parameter [23:0] REG_RD_DRR_TKN_P1 = 24'h040404,
  parameter [2:0] REG_REF_0 = 3'h0,
  parameter [20:0] REG_REF_1 = 21'h100080,
  parameter [2:0] REG_REF_2 = 3'h4,
  parameter [19:0] REG_REF_3 = 20'h64040,
  parameter [1:0] REG_REF_4 = 2'h2,
  parameter [20:0] REG_REF_5 = 21'h000080,
  parameter [0:0] REG_REF_6 = 1'h1,
  parameter [26:0] REG_REKEY_CTRL = 27'h243FC10,
  parameter [28:0] REG_RETRY_0 = 29'h0A2B0000,
  parameter [29:0] REG_RETRY_1 = 30'h14528140,
  parameter [28:0] REG_RETRY_2 = 29'h100FFF04,
  parameter [28:0] REG_RFM = 29'h00400255,
  parameter [10:0] REG_RFM_1 = 11'h040,
  parameter [25:0] REG_SAFE_CONFIG0 = 26'h1081008,
  parameter [31:0] REG_SAFE_CONFIG1 = 32'h08080808,
  parameter [31:0] REG_SAFE_CONFIG10 = 32'h10800000,
  parameter [27:0] REG_SAFE_CONFIG11 = 28'h2004040,
  parameter [23:0] REG_SAFE_CONFIG12 = 24'h040040,
  parameter [23:0] REG_SAFE_CONFIG13 = 24'hFFFFFF,
  parameter [31:0] REG_SAFE_CONFIG14 = 32'h04040040,
  parameter [31:0] REG_SAFE_CONFIG15 = 32'h00000040,
  parameter [29:0] REG_SAFE_CONFIG2 = 30'h101F0F10,
  parameter [31:0] REG_SAFE_CONFIG3 = 32'h10201212,
  parameter [28:0] REG_SAFE_CONFIG4 = 29'h0344040F,
  parameter [31:0] REG_SAFE_CONFIG5 = 32'h00101012,
  parameter [30:0] REG_SAFE_CONFIG6 = 31'h00C80800,
  parameter [31:0] REG_SAFE_CONFIG7 = 32'h00100200,
  parameter [31:0] REG_SAFE_CONFIG8 = 32'h00002000,
  parameter [31:0] REG_SAFE_CONFIG9 = 32'h10202020,
  parameter [1:0] REG_SAFE_MUX = 2'h0,
  parameter [3:0] REG_SCRUB_ADDR_RANGE_HI = 4'h0,
  parameter [31:0] REG_SCRUB_ADDR_RANGE_LO = 32'h00000000,
  parameter [15:0] REG_SCRUB_BASE_ADDR_HI = 16'h0000,
  parameter [31:0] REG_SCRUB_BASE_ADDR_LO = 32'h00000000,
  parameter [4:0] REG_SCRUB_CONFIG = 5'h00,
  parameter [1:0] REG_SCRUB_DEBUG_MODE = 2'h0,
  parameter [23:0] REG_SCRUB_INTVL = 24'h001000,
  parameter [1:0] REG_SCRUB_OTF = 2'h0,
  parameter [31:0] REG_SCRUB_PER_RD = 32'h00001800,
  parameter [23:0] REG_SCRUB_TAP = 24'h00001F,
  parameter [31:0] REG_SCRUB_TO = 32'h00002000,
  parameter [7:0] REG_SCRUB_WAIT = 8'hFF,
  parameter [5:0] REG_SND_AUTH_SCRUB = 6'h14,
  parameter [5:0] REG_TIMER_FIFO = 6'h10,
  parameter [27:0] REG_TXN_CONFIG = 28'h3F60500,
  parameter [31:0] REG_TXN_CONFIG_1 = 32'h08190C87,
  parameter [6:0] REG_TXN_CONFIG_2 = 7'h02,
  parameter [15:0] REG_TXN_CONFIG_3 = 16'h0500,
  parameter [31:0] REG_WR_CONFIG = 32'h05000500,
  parameter [15:0] REG_WR_DRR_TKN_P0 = 16'h0404,
  parameter [15:0] REG_WR_DRR_TKN_P1 = 16'h0404,
  parameter [5:0] TRSS_TIMEOUT = 6'h1C,
  parameter [13:0] TXNQ_ENTRY_COUNT_MODE = 14'h0300,
  parameter [25:0] TXNQ_RD_PRIORITY = 26'h0101010,
  parameter [24:0] TXNQ_WR_PRIORITY = 25'h0101010,
  parameter [1:0] UB_CLK_MUX = 2'h0,
  parameter [7:0] X5PHYIO_STARTUP = 8'h1C,
  parameter [4:0] XMPU_CONFIG0 = 5'h08,
  parameter [4:0] XMPU_CONFIG1 = 5'h08,
  parameter [4:0] XMPU_CONFIG10 = 5'h08,
  parameter [4:0] XMPU_CONFIG11 = 5'h08,
  parameter [4:0] XMPU_CONFIG12 = 5'h08,
  parameter [4:0] XMPU_CONFIG13 = 5'h08,
  parameter [4:0] XMPU_CONFIG14 = 5'h08,
  parameter [4:0] XMPU_CONFIG15 = 5'h08,
  parameter [4:0] XMPU_CONFIG2 = 5'h08,
  parameter [4:0] XMPU_CONFIG3 = 5'h08,
  parameter [4:0] XMPU_CONFIG4 = 5'h08,
  parameter [4:0] XMPU_CONFIG5 = 5'h08,
  parameter [4:0] XMPU_CONFIG6 = 5'h08,
  parameter [4:0] XMPU_CONFIG7 = 5'h08,
  parameter [4:0] XMPU_CONFIG8 = 5'h08,
  parameter [4:0] XMPU_CONFIG9 = 5'h08,
  parameter [7:0] XMPU_CRPTO_CFG0_0 = 8'h00,
  parameter [7:0] XMPU_CRPTO_CFG0_1 = 8'h00,
  parameter [7:0] XMPU_CRPTO_CFG0_10 = 8'h00,
  parameter [7:0] XMPU_CRPTO_CFG0_11 = 8'h00,
  parameter [7:0] XMPU_CRPTO_CFG0_12 = 8'h00,
  parameter [7:0] XMPU_CRPTO_CFG0_13 = 8'h00,
  parameter [7:0] XMPU_CRPTO_CFG0_14 = 8'h00,
  parameter [7:0] XMPU_CRPTO_CFG0_15 = 8'h00,
  parameter [7:0] XMPU_CRPTO_CFG0_2 = 8'h00,
  parameter [7:0] XMPU_CRPTO_CFG0_3 = 8'h00,
  parameter [7:0] XMPU_CRPTO_CFG0_4 = 8'h00,
  parameter [7:0] XMPU_CRPTO_CFG0_5 = 8'h00,
  parameter [7:0] XMPU_CRPTO_CFG0_6 = 8'h00,
  parameter [7:0] XMPU_CRPTO_CFG0_7 = 8'h00,
  parameter [7:0] XMPU_CRPTO_CFG0_8 = 8'h00,
  parameter [7:0] XMPU_CRPTO_CFG0_9 = 8'h00,
  parameter [6:0] XMPU_CTRL = 7'h0B,
  parameter [15:0] XMPU_END_HI0 = 16'h0000,
  parameter [15:0] XMPU_END_HI1 = 16'h0000,
  parameter [15:0] XMPU_END_HI10 = 16'h0000,
  parameter [15:0] XMPU_END_HI11 = 16'h0000,
  parameter [15:0] XMPU_END_HI12 = 16'h0000,
  parameter [15:0] XMPU_END_HI13 = 16'h0000,
  parameter [15:0] XMPU_END_HI14 = 16'h0000,
  parameter [15:0] XMPU_END_HI15 = 16'h0000,
  parameter [15:0] XMPU_END_HI2 = 16'h0000,
  parameter [15:0] XMPU_END_HI3 = 16'h0000,
  parameter [15:0] XMPU_END_HI4 = 16'h0000,
  parameter [15:0] XMPU_END_HI5 = 16'h0000,
  parameter [15:0] XMPU_END_HI6 = 16'h0000,
  parameter [15:0] XMPU_END_HI7 = 16'h0000,
  parameter [15:0] XMPU_END_HI8 = 16'h0000,
  parameter [15:0] XMPU_END_HI9 = 16'h0000,
  parameter [31:0] XMPU_END_LO0 = 32'h00000000,
  parameter [31:0] XMPU_END_LO1 = 32'h00000000,
  parameter [31:0] XMPU_END_LO10 = 32'h00000000,
  parameter [31:0] XMPU_END_LO11 = 32'h00000000,
  parameter [31:0] XMPU_END_LO12 = 32'h00000000,
  parameter [31:0] XMPU_END_LO13 = 32'h00000000,
  parameter [31:0] XMPU_END_LO14 = 32'h00000000,
  parameter [31:0] XMPU_END_LO15 = 32'h00000000,
  parameter [31:0] XMPU_END_LO2 = 32'h00000000,
  parameter [31:0] XMPU_END_LO3 = 32'h00000000,
  parameter [31:0] XMPU_END_LO4 = 32'h00000000,
  parameter [31:0] XMPU_END_LO5 = 32'h00000000,
  parameter [31:0] XMPU_END_LO6 = 32'h00000000,
  parameter [31:0] XMPU_END_LO7 = 32'h00000000,
  parameter [31:0] XMPU_END_LO8 = 32'h00000000,
  parameter [31:0] XMPU_END_LO9 = 32'h00000000,
  parameter [25:0] XMPU_MASTER0 = 26'h0000000,
  parameter [25:0] XMPU_MASTER1 = 26'h0000000,
  parameter [25:0] XMPU_MASTER10 = 26'h0000000,
  parameter [25:0] XMPU_MASTER11 = 26'h0000000,
  parameter [25:0] XMPU_MASTER12 = 26'h0000000,
  parameter [25:0] XMPU_MASTER13 = 26'h0000000,
  parameter [25:0] XMPU_MASTER14 = 26'h0000000,
  parameter [25:0] XMPU_MASTER15 = 26'h0000000,
  parameter [25:0] XMPU_MASTER2 = 26'h0000000,
  parameter [25:0] XMPU_MASTER3 = 26'h0000000,
  parameter [25:0] XMPU_MASTER4 = 26'h0000000,
  parameter [25:0] XMPU_MASTER5 = 26'h0000000,
  parameter [25:0] XMPU_MASTER6 = 26'h0000000,
  parameter [25:0] XMPU_MASTER7 = 26'h0000000,
  parameter [25:0] XMPU_MASTER8 = 26'h0000000,
  parameter [25:0] XMPU_MASTER9 = 26'h0000000,
  parameter [15:0] XMPU_START_HI0 = 16'h0000,
  parameter [15:0] XMPU_START_HI1 = 16'h0000,
  parameter [15:0] XMPU_START_HI10 = 16'h0000,
  parameter [15:0] XMPU_START_HI11 = 16'h0000,
  parameter [15:0] XMPU_START_HI12 = 16'h0000,
  parameter [15:0] XMPU_START_HI13 = 16'h0000,
  parameter [15:0] XMPU_START_HI14 = 16'h0000,
  parameter [15:0] XMPU_START_HI15 = 16'h0000,
  parameter [15:0] XMPU_START_HI2 = 16'h0000,
  parameter [15:0] XMPU_START_HI3 = 16'h0000,
  parameter [15:0] XMPU_START_HI4 = 16'h0000,
  parameter [15:0] XMPU_START_HI5 = 16'h0000,
  parameter [15:0] XMPU_START_HI6 = 16'h0000,
  parameter [15:0] XMPU_START_HI7 = 16'h0000,
  parameter [15:0] XMPU_START_HI8 = 16'h0000,
  parameter [15:0] XMPU_START_HI9 = 16'h0000,
  parameter [31:0] XMPU_START_LO0 = 32'h00000000,
  parameter [31:0] XMPU_START_LO1 = 32'h00000000,
  parameter [31:0] XMPU_START_LO10 = 32'h00000000,
  parameter [31:0] XMPU_START_LO11 = 32'h00000000,
  parameter [31:0] XMPU_START_LO12 = 32'h00000000,
  parameter [31:0] XMPU_START_LO13 = 32'h00000000,
  parameter [31:0] XMPU_START_LO14 = 32'h00000000,
  parameter [31:0] XMPU_START_LO15 = 32'h00000000,
  parameter [31:0] XMPU_START_LO2 = 32'h00000000,
  parameter [31:0] XMPU_START_LO3 = 32'h00000000,
  parameter [31:0] XMPU_START_LO4 = 32'h00000000,
  parameter [31:0] XMPU_START_LO5 = 32'h00000000,
  parameter [31:0] XMPU_START_LO6 = 32'h00000000,
  parameter [31:0] XMPU_START_LO7 = 32'h00000000,
  parameter [31:0] XMPU_START_LO8 = 32'h00000000,
  parameter [31:0] XMPU_START_LO9 = 32'h00000000,
  parameter [4:0] XPI_ADDR_CFG = 5'h03,
  parameter [23:0] XPI_DQS_T_CNTRL = 24'h005555,
  parameter [31:0] XPI_DQS_T_CNTRL_PREAMBLE0 = 32'h00000010,
  parameter [31:0] XPI_DQS_T_CNTRL_PREAMBLE1 = 32'h00000000,
  parameter [6:0] XPI_IBUF_DIS_OR_HS_RX_DIS = 7'h3E,
  parameter [4:0] XPI_MAP_AC_TIE_OFF = 5'h09,
  parameter [1:0] XPI_MAP_CS_OVERRIDE_CFG = 2'h0,
  parameter [11:0] XPI_MAP_PD_EN = 12'hFFF,
  parameter [15:0] XPI_MRS_CONFIG = 16'hFFD9,
  parameter [0:0] XPI_NON_TARGET_ODT = 1'h0,
  parameter [15:0] XPI_NON_TARGET_ODT_CFG_READ = 16'h0000,
  parameter [15:0] XPI_NON_TARGET_ODT_CFG_WRITE = 16'h0000,
  parameter [10:0] XPI_OE_ALL_NIB = 11'h412,
  parameter [30:0] XPI_OE_CNTRL = 31'h000300FF,
  parameter [3:0] XPI_OE_CNTRL2 = 4'h0,
  parameter [31:0] XPI_OE_CNTRL_PREAMBLE = 32'h00000007,
  parameter [1:0] XPI_PMI_CONFIG = 2'h0,
  parameter [0:0] XPI_READ_DBI = 1'h0,
  parameter [9:0] XPI_READ_NIB_ENABLE = 10'h3FF,
  parameter [14:0] XPI_READ_OFFSET = 15'h0895,
  parameter [14:0] XPI_WRDATA_ALL_NIB = 15'h040C,
  parameter [4:0] XPI_WRITE_DM_DBI = 5'h00,
  parameter [9:0] XPI_WRITE_NIB_ENABLE = 10'h3FF
)(
  output [11:0] DMC2APB5_RDCLK,
  output [11:0] DMC2PHY5_CLK,
  output [11:0] DMC2PHY5_FIFO_RDEN,
  output [95:0] DMC2PHY5_IBUF_DIS_OR_HS_RX_DIS,
  output [2:0] DMC2PHY5_PD,
  output [47:0] DMC2PHY5_RDCS0,
  output [47:0] DMC2PHY5_RDCS1,
  output [47:0] DMC2PHY5_RDEN,
  output [11:0] DMC2PHY5_RST,
  output [47:0] DMC2PHY5_T_B,
  output [47:0] DMC2PHY5_WRCS0,
  output [47:0] DMC2PHY5_WRCS1,
  output [95:0] DMC2PHY5_WR_DQ0,
  output [95:0] DMC2PHY5_WR_DQ1,
  output [95:0] DMC2PHY5_WR_DQ2,
  output [95:0] DMC2PHY5_WR_DQ3,
  output [95:0] DMC2PHY5_WR_DQ4,
  output [95:0] DMC2PHY5_WR_DQ5,
  output [95:0] DMC2PHY5_WR_DQ6,
  output [95:0] DMC2PHY5_WR_DQ7,
  output [2:0] DMC2PHY_CSSD_TRIG,
  output DMC_CLK_DESKEW,
  output IF_CAL_CAL_BUSY,
  output IF_CAL_CAL_DONE,
  output IF_DMC2NOC_OUT_0_NOC_CREDIT_RDY,
  output [181:0] IF_DMC2NOC_OUT_0_NOC_FLIT,
  output IF_DMC2NOC_OUT_0_NOC_FLIT_EN,
  output [1:0] IF_DMC2NOC_OUT_0_NOC_PDEST_ID,
  output [4:0] IF_DMC2NOC_OUT_0_NOC_VALID,
  output IF_DMC2NOC_OUT_0_NOC_VALID_EN,
  output IF_DMC2NOC_OUT_1_NOC_CREDIT_RDY,
  output [181:0] IF_DMC2NOC_OUT_1_NOC_FLIT,
  output IF_DMC2NOC_OUT_1_NOC_FLIT_EN,
  output [1:0] IF_DMC2NOC_OUT_1_NOC_PDEST_ID,
  output [4:0] IF_DMC2NOC_OUT_1_NOC_VALID,
  output IF_DMC2NOC_OUT_1_NOC_VALID_EN,
  output [9:0] IF_DMC2X5PHYIO_HB0_CMU_DMC2APB_PADDR,
  output IF_DMC2X5PHYIO_HB0_CMU_DMC2APB_PCLK,
  output IF_DMC2X5PHYIO_HB0_CMU_DMC2APB_PENABLE,
  output IF_DMC2X5PHYIO_HB0_CMU_DMC2APB_PRESETN,
  output IF_DMC2X5PHYIO_HB0_CMU_DMC2APB_PSEL,
  output [15:0] IF_DMC2X5PHYIO_HB0_CMU_DMC2APB_PWDATA,
  output IF_DMC2X5PHYIO_HB0_CMU_DMC2APB_PWRITE,
  output [9:0] IF_DMC2X5PHYIO_HB0_OCT0_RIU_DMC2APB_PADDR,
  output IF_DMC2X5PHYIO_HB0_OCT0_RIU_DMC2APB_PCLK,
  output IF_DMC2X5PHYIO_HB0_OCT0_RIU_DMC2APB_PENABLE,
  output IF_DMC2X5PHYIO_HB0_OCT0_RIU_DMC2APB_PRESETN,
  output IF_DMC2X5PHYIO_HB0_OCT0_RIU_DMC2APB_PSEL,
  output [15:0] IF_DMC2X5PHYIO_HB0_OCT0_RIU_DMC2APB_PWDATA,
  output IF_DMC2X5PHYIO_HB0_OCT0_RIU_DMC2APB_PWRITE,
  output [9:0] IF_DMC2X5PHYIO_HB0_OCT1_RIU_DMC2APB_PADDR,
  output IF_DMC2X5PHYIO_HB0_OCT1_RIU_DMC2APB_PCLK,
  output IF_DMC2X5PHYIO_HB0_OCT1_RIU_DMC2APB_PENABLE,
  output IF_DMC2X5PHYIO_HB0_OCT1_RIU_DMC2APB_PRESETN,
  output IF_DMC2X5PHYIO_HB0_OCT1_RIU_DMC2APB_PSEL,
  output [15:0] IF_DMC2X5PHYIO_HB0_OCT1_RIU_DMC2APB_PWDATA,
  output IF_DMC2X5PHYIO_HB0_OCT1_RIU_DMC2APB_PWRITE,
  output [9:0] IF_DMC2X5PHYIO_HB0_OCT2_RIU_DMC2APB_PADDR,
  output IF_DMC2X5PHYIO_HB0_OCT2_RIU_DMC2APB_PCLK,
  output IF_DMC2X5PHYIO_HB0_OCT2_RIU_DMC2APB_PENABLE,
  output IF_DMC2X5PHYIO_HB0_OCT2_RIU_DMC2APB_PRESETN,
  output IF_DMC2X5PHYIO_HB0_OCT2_RIU_DMC2APB_PSEL,
  output [15:0] IF_DMC2X5PHYIO_HB0_OCT2_RIU_DMC2APB_PWDATA,
  output IF_DMC2X5PHYIO_HB0_OCT2_RIU_DMC2APB_PWRITE,
  output [9:0] IF_DMC2X5PHYIO_HB0_OCT3_RIU_DMC2APB_PADDR,
  output IF_DMC2X5PHYIO_HB0_OCT3_RIU_DMC2APB_PCLK,
  output IF_DMC2X5PHYIO_HB0_OCT3_RIU_DMC2APB_PENABLE,
  output IF_DMC2X5PHYIO_HB0_OCT3_RIU_DMC2APB_PRESETN,
  output IF_DMC2X5PHYIO_HB0_OCT3_RIU_DMC2APB_PSEL,
  output [15:0] IF_DMC2X5PHYIO_HB0_OCT3_RIU_DMC2APB_PWDATA,
  output IF_DMC2X5PHYIO_HB0_OCT3_RIU_DMC2APB_PWRITE,
  output [9:0] IF_DMC2X5PHYIO_HB0_XPLL_DMC2APB_PADDR,
  output IF_DMC2X5PHYIO_HB0_XPLL_DMC2APB_PCLK,
  output IF_DMC2X5PHYIO_HB0_XPLL_DMC2APB_PENABLE,
  output IF_DMC2X5PHYIO_HB0_XPLL_DMC2APB_PRESETN,
  output IF_DMC2X5PHYIO_HB0_XPLL_DMC2APB_PSEL,
  output [15:0] IF_DMC2X5PHYIO_HB0_XPLL_DMC2APB_PWDATA,
  output IF_DMC2X5PHYIO_HB0_XPLL_DMC2APB_PWRITE,
  output [9:0] IF_DMC2X5PHYIO_HB1_CMU_DMC2APB_PADDR,
  output IF_DMC2X5PHYIO_HB1_CMU_DMC2APB_PCLK,
  output IF_DMC2X5PHYIO_HB1_CMU_DMC2APB_PENABLE,
  output IF_DMC2X5PHYIO_HB1_CMU_DMC2APB_PRESETN,
  output IF_DMC2X5PHYIO_HB1_CMU_DMC2APB_PSEL,
  output [15:0] IF_DMC2X5PHYIO_HB1_CMU_DMC2APB_PWDATA,
  output IF_DMC2X5PHYIO_HB1_CMU_DMC2APB_PWRITE,
  output [9:0] IF_DMC2X5PHYIO_HB1_OCT0_RIU_DMC2APB_PADDR,
  output IF_DMC2X5PHYIO_HB1_OCT0_RIU_DMC2APB_PCLK,
  output IF_DMC2X5PHYIO_HB1_OCT0_RIU_DMC2APB_PENABLE,
  output IF_DMC2X5PHYIO_HB1_OCT0_RIU_DMC2APB_PRESETN,
  output IF_DMC2X5PHYIO_HB1_OCT0_RIU_DMC2APB_PSEL,
  output [15:0] IF_DMC2X5PHYIO_HB1_OCT0_RIU_DMC2APB_PWDATA,
  output IF_DMC2X5PHYIO_HB1_OCT0_RIU_DMC2APB_PWRITE,
  output [9:0] IF_DMC2X5PHYIO_HB1_OCT1_RIU_DMC2APB_PADDR,
  output IF_DMC2X5PHYIO_HB1_OCT1_RIU_DMC2APB_PCLK,
  output IF_DMC2X5PHYIO_HB1_OCT1_RIU_DMC2APB_PENABLE,
  output IF_DMC2X5PHYIO_HB1_OCT1_RIU_DMC2APB_PRESETN,
  output IF_DMC2X5PHYIO_HB1_OCT1_RIU_DMC2APB_PSEL,
  output [15:0] IF_DMC2X5PHYIO_HB1_OCT1_RIU_DMC2APB_PWDATA,
  output IF_DMC2X5PHYIO_HB1_OCT1_RIU_DMC2APB_PWRITE,
  output [9:0] IF_DMC2X5PHYIO_HB1_OCT2_RIU_DMC2APB_PADDR,
  output IF_DMC2X5PHYIO_HB1_OCT2_RIU_DMC2APB_PCLK,
  output IF_DMC2X5PHYIO_HB1_OCT2_RIU_DMC2APB_PENABLE,
  output IF_DMC2X5PHYIO_HB1_OCT2_RIU_DMC2APB_PRESETN,
  output IF_DMC2X5PHYIO_HB1_OCT2_RIU_DMC2APB_PSEL,
  output [15:0] IF_DMC2X5PHYIO_HB1_OCT2_RIU_DMC2APB_PWDATA,
  output IF_DMC2X5PHYIO_HB1_OCT2_RIU_DMC2APB_PWRITE,
  output [9:0] IF_DMC2X5PHYIO_HB1_OCT3_RIU_DMC2APB_PADDR,
  output IF_DMC2X5PHYIO_HB1_OCT3_RIU_DMC2APB_PCLK,
  output IF_DMC2X5PHYIO_HB1_OCT3_RIU_DMC2APB_PENABLE,
  output IF_DMC2X5PHYIO_HB1_OCT3_RIU_DMC2APB_PRESETN,
  output IF_DMC2X5PHYIO_HB1_OCT3_RIU_DMC2APB_PSEL,
  output [15:0] IF_DMC2X5PHYIO_HB1_OCT3_RIU_DMC2APB_PWDATA,
  output IF_DMC2X5PHYIO_HB1_OCT3_RIU_DMC2APB_PWRITE,
  output [9:0] IF_DMC2X5PHYIO_HB1_XPLL_DMC2APB_PADDR,
  output IF_DMC2X5PHYIO_HB1_XPLL_DMC2APB_PCLK,
  output IF_DMC2X5PHYIO_HB1_XPLL_DMC2APB_PENABLE,
  output IF_DMC2X5PHYIO_HB1_XPLL_DMC2APB_PRESETN,
  output IF_DMC2X5PHYIO_HB1_XPLL_DMC2APB_PSEL,
  output [15:0] IF_DMC2X5PHYIO_HB1_XPLL_DMC2APB_PWDATA,
  output IF_DMC2X5PHYIO_HB1_XPLL_DMC2APB_PWRITE,
  output [9:0] IF_DMC2X5PHYIO_HB2_CMU_DMC2APB_PADDR,
  output IF_DMC2X5PHYIO_HB2_CMU_DMC2APB_PCLK,
  output IF_DMC2X5PHYIO_HB2_CMU_DMC2APB_PENABLE,
  output IF_DMC2X5PHYIO_HB2_CMU_DMC2APB_PRESETN,
  output IF_DMC2X5PHYIO_HB2_CMU_DMC2APB_PSEL,
  output [15:0] IF_DMC2X5PHYIO_HB2_CMU_DMC2APB_PWDATA,
  output IF_DMC2X5PHYIO_HB2_CMU_DMC2APB_PWRITE,
  output [9:0] IF_DMC2X5PHYIO_HB2_OCT0_RIU_DMC2APB_PADDR,
  output IF_DMC2X5PHYIO_HB2_OCT0_RIU_DMC2APB_PCLK,
  output IF_DMC2X5PHYIO_HB2_OCT0_RIU_DMC2APB_PENABLE,
  output IF_DMC2X5PHYIO_HB2_OCT0_RIU_DMC2APB_PRESETN,
  output IF_DMC2X5PHYIO_HB2_OCT0_RIU_DMC2APB_PSEL,
  output [15:0] IF_DMC2X5PHYIO_HB2_OCT0_RIU_DMC2APB_PWDATA,
  output IF_DMC2X5PHYIO_HB2_OCT0_RIU_DMC2APB_PWRITE,
  output [9:0] IF_DMC2X5PHYIO_HB2_OCT1_RIU_DMC2APB_PADDR,
  output IF_DMC2X5PHYIO_HB2_OCT1_RIU_DMC2APB_PCLK,
  output IF_DMC2X5PHYIO_HB2_OCT1_RIU_DMC2APB_PENABLE,
  output IF_DMC2X5PHYIO_HB2_OCT1_RIU_DMC2APB_PRESETN,
  output IF_DMC2X5PHYIO_HB2_OCT1_RIU_DMC2APB_PSEL,
  output [15:0] IF_DMC2X5PHYIO_HB2_OCT1_RIU_DMC2APB_PWDATA,
  output IF_DMC2X5PHYIO_HB2_OCT1_RIU_DMC2APB_PWRITE,
  output [9:0] IF_DMC2X5PHYIO_HB2_OCT2_RIU_DMC2APB_PADDR,
  output IF_DMC2X5PHYIO_HB2_OCT2_RIU_DMC2APB_PCLK,
  output IF_DMC2X5PHYIO_HB2_OCT2_RIU_DMC2APB_PENABLE,
  output IF_DMC2X5PHYIO_HB2_OCT2_RIU_DMC2APB_PRESETN,
  output IF_DMC2X5PHYIO_HB2_OCT2_RIU_DMC2APB_PSEL,
  output [15:0] IF_DMC2X5PHYIO_HB2_OCT2_RIU_DMC2APB_PWDATA,
  output IF_DMC2X5PHYIO_HB2_OCT2_RIU_DMC2APB_PWRITE,
  output [9:0] IF_DMC2X5PHYIO_HB2_OCT3_RIU_DMC2APB_PADDR,
  output IF_DMC2X5PHYIO_HB2_OCT3_RIU_DMC2APB_PCLK,
  output IF_DMC2X5PHYIO_HB2_OCT3_RIU_DMC2APB_PENABLE,
  output IF_DMC2X5PHYIO_HB2_OCT3_RIU_DMC2APB_PRESETN,
  output IF_DMC2X5PHYIO_HB2_OCT3_RIU_DMC2APB_PSEL,
  output [15:0] IF_DMC2X5PHYIO_HB2_OCT3_RIU_DMC2APB_PWDATA,
  output IF_DMC2X5PHYIO_HB2_OCT3_RIU_DMC2APB_PWRITE,
  output [9:0] IF_DMC2X5PHYIO_HB2_XPLL_DMC2APB_PADDR,
  output IF_DMC2X5PHYIO_HB2_XPLL_DMC2APB_PCLK,
  output IF_DMC2X5PHYIO_HB2_XPLL_DMC2APB_PENABLE,
  output IF_DMC2X5PHYIO_HB2_XPLL_DMC2APB_PRESETN,
  output IF_DMC2X5PHYIO_HB2_XPLL_DMC2APB_PSEL,
  output [15:0] IF_DMC2X5PHYIO_HB2_XPLL_DMC2APB_PWDATA,
  output IF_DMC2X5PHYIO_HB2_XPLL_DMC2APB_PWRITE,
  output IF_DMC_FABRIC_CSSD_CLKSTP_BCAST,
  output IF_DMC_FABRIC_EXMON_CLEAR_OUT,
  output IF_DMC_FABRIC_ILA2BLI_ACK,
  output IF_DMC_FABRIC_ILA2BLI_TRIG,
  output [3:0] IF_DMC_FABRIC_REF_ACK_0,
  output [1:0] IF_DMC_FABRIC_REF_ACK_1,
  output IF_DMC_FABRIC_REF_USR_PORT_AVAILABLE,
  output [12:0] IF_DMC_FABRIC_SCAN_CHNL_OUT_EXT_CRYPTO,
  output [9:0] IF_DMC_FABRIC_SCAN_CHNL_OUT_EXT_DDRMC,
  output IF_DMC_FABRIC_SCAN_CNTRL_CHNL_OUT_EXT_CRYPTO,
  output IF_DMC_FABRIC_SCAN_CNTRL_CHNL_OUT_EXT_DDRMC,
  output IF_DMC_FABRIC_UB2BLI_ACK,
  output [15:0] IF_DMC_FABRIC_UB2BLI_TRACE_TDATA,
  output IF_DMC_FABRIC_UB2BLI_TRACE_TVALID,
  output IF_DMC_FABRIC_UB2BLI_TRIG,
  output IF_DMC_FABRIC_UB2BLI_UART_TX,
  output [4:0] IF_NOC2DMC_IN_0_NOC_CREDIT_RETURN,
  output IF_NOC2DMC_IN_0_NOC_CREDIT_RETURN_EN,
  output [4:0] IF_NOC2DMC_IN_1_NOC_CREDIT_RETURN,
  output IF_NOC2DMC_IN_1_NOC_CREDIT_RETURN_EN,
  output [31:0] IF_UBLAZE_FABRIC_UB2BLI_ADDRESS,
  output IF_UBLAZE_FABRIC_UB2BLI_ADDR_STROBE,
  output IF_UBLAZE_FABRIC_UB2BLI_READ_STROBE,
  output [31:0] IF_UBLAZE_FABRIC_UB2BLI_WRITE_DATA,
  output [1:0] IF_UBLAZE_FABRIC_UB_MISC_OUT,

  input DBG_PLL1_CLK,
  input DMC_CLK,
  input FROM_NOC_0,
  input FROM_NOC_1,
  input [4:0] IF_DMC2NOC_OUT_0_NOC_CREDIT_RETURN,
  input IF_DMC2NOC_OUT_0_NOC_CREDIT_RETURN_EN,
  input [4:0] IF_DMC2NOC_OUT_1_NOC_CREDIT_RETURN,
  input IF_DMC2NOC_OUT_1_NOC_CREDIT_RETURN_EN,
  input [15:0] IF_DMC2X5PHYIO_HB0_CMU_APB2DMC_PRDATA,
  input IF_DMC2X5PHYIO_HB0_CMU_APB2DMC_PREADY,
  input IF_DMC2X5PHYIO_HB0_CMU_APB2DMC_PSLVERR,
  input [15:0] IF_DMC2X5PHYIO_HB0_OCT0_RIU_APB2DMC_PRDATA,
  input IF_DMC2X5PHYIO_HB0_OCT0_RIU_APB2DMC_PREADY,
  input IF_DMC2X5PHYIO_HB0_OCT0_RIU_APB2DMC_PSLVERR,
  input [15:0] IF_DMC2X5PHYIO_HB0_OCT1_RIU_APB2DMC_PRDATA,
  input IF_DMC2X5PHYIO_HB0_OCT1_RIU_APB2DMC_PREADY,
  input IF_DMC2X5PHYIO_HB0_OCT1_RIU_APB2DMC_PSLVERR,
  input [15:0] IF_DMC2X5PHYIO_HB0_OCT2_RIU_APB2DMC_PRDATA,
  input IF_DMC2X5PHYIO_HB0_OCT2_RIU_APB2DMC_PREADY,
  input IF_DMC2X5PHYIO_HB0_OCT2_RIU_APB2DMC_PSLVERR,
  input [15:0] IF_DMC2X5PHYIO_HB0_OCT3_RIU_APB2DMC_PRDATA,
  input IF_DMC2X5PHYIO_HB0_OCT3_RIU_APB2DMC_PREADY,
  input IF_DMC2X5PHYIO_HB0_OCT3_RIU_APB2DMC_PSLVERR,
  input [15:0] IF_DMC2X5PHYIO_HB0_XPLL_APB2DMC_PRDATA,
  input IF_DMC2X5PHYIO_HB0_XPLL_APB2DMC_PREADY,
  input IF_DMC2X5PHYIO_HB0_XPLL_APB2DMC_PSLVERR,
  input [15:0] IF_DMC2X5PHYIO_HB1_CMU_APB2DMC_PRDATA,
  input IF_DMC2X5PHYIO_HB1_CMU_APB2DMC_PREADY,
  input IF_DMC2X5PHYIO_HB1_CMU_APB2DMC_PSLVERR,
  input [15:0] IF_DMC2X5PHYIO_HB1_OCT0_RIU_APB2DMC_PRDATA,
  input IF_DMC2X5PHYIO_HB1_OCT0_RIU_APB2DMC_PREADY,
  input IF_DMC2X5PHYIO_HB1_OCT0_RIU_APB2DMC_PSLVERR,
  input [15:0] IF_DMC2X5PHYIO_HB1_OCT1_RIU_APB2DMC_PRDATA,
  input IF_DMC2X5PHYIO_HB1_OCT1_RIU_APB2DMC_PREADY,
  input IF_DMC2X5PHYIO_HB1_OCT1_RIU_APB2DMC_PSLVERR,
  input [15:0] IF_DMC2X5PHYIO_HB1_OCT2_RIU_APB2DMC_PRDATA,
  input IF_DMC2X5PHYIO_HB1_OCT2_RIU_APB2DMC_PREADY,
  input IF_DMC2X5PHYIO_HB1_OCT2_RIU_APB2DMC_PSLVERR,
  input [15:0] IF_DMC2X5PHYIO_HB1_OCT3_RIU_APB2DMC_PRDATA,
  input IF_DMC2X5PHYIO_HB1_OCT3_RIU_APB2DMC_PREADY,
  input IF_DMC2X5PHYIO_HB1_OCT3_RIU_APB2DMC_PSLVERR,
  input [15:0] IF_DMC2X5PHYIO_HB1_XPLL_APB2DMC_PRDATA,
  input IF_DMC2X5PHYIO_HB1_XPLL_APB2DMC_PREADY,
  input IF_DMC2X5PHYIO_HB1_XPLL_APB2DMC_PSLVERR,
  input [15:0] IF_DMC2X5PHYIO_HB2_CMU_APB2DMC_PRDATA,
  input IF_DMC2X5PHYIO_HB2_CMU_APB2DMC_PREADY,
  input IF_DMC2X5PHYIO_HB2_CMU_APB2DMC_PSLVERR,
  input [15:0] IF_DMC2X5PHYIO_HB2_OCT0_RIU_APB2DMC_PRDATA,
  input IF_DMC2X5PHYIO_HB2_OCT0_RIU_APB2DMC_PREADY,
  input IF_DMC2X5PHYIO_HB2_OCT0_RIU_APB2DMC_PSLVERR,
  input [15:0] IF_DMC2X5PHYIO_HB2_OCT1_RIU_APB2DMC_PRDATA,
  input IF_DMC2X5PHYIO_HB2_OCT1_RIU_APB2DMC_PREADY,
  input IF_DMC2X5PHYIO_HB2_OCT1_RIU_APB2DMC_PSLVERR,
  input [15:0] IF_DMC2X5PHYIO_HB2_OCT2_RIU_APB2DMC_PRDATA,
  input IF_DMC2X5PHYIO_HB2_OCT2_RIU_APB2DMC_PREADY,
  input IF_DMC2X5PHYIO_HB2_OCT2_RIU_APB2DMC_PSLVERR,
  input [15:0] IF_DMC2X5PHYIO_HB2_OCT3_RIU_APB2DMC_PRDATA,
  input IF_DMC2X5PHYIO_HB2_OCT3_RIU_APB2DMC_PREADY,
  input IF_DMC2X5PHYIO_HB2_OCT3_RIU_APB2DMC_PSLVERR,
  input [15:0] IF_DMC2X5PHYIO_HB2_XPLL_APB2DMC_PRDATA,
  input IF_DMC2X5PHYIO_HB2_XPLL_APB2DMC_PREADY,
  input IF_DMC2X5PHYIO_HB2_XPLL_APB2DMC_PSLVERR,
  input IF_DMC_FABRIC_BLI2ILA_ACK,
  input IF_DMC_FABRIC_BLI2ILA_TRIG,
  input IF_DMC_FABRIC_BLI2UB_ACK,
  input IF_DMC_FABRIC_BLI2UB_TRACE_CLK,
  input IF_DMC_FABRIC_BLI2UB_TRACE_TREADY,
  input IF_DMC_FABRIC_BLI2UB_TRIG,
  input IF_DMC_FABRIC_BLI2UB_UART_RX,
  input IF_DMC_FABRIC_BLOCK_PERIODIC_CAL,
  input IF_DMC_FABRIC_CSSD_TRIG_IN_N_EXT,
  input IF_DMC_FABRIC_EXMON_CLEAR_IN,
  input [3:0] IF_DMC_FABRIC_REF_RANK_EN_0,
  input [1:0] IF_DMC_FABRIC_REF_RANK_EN_1,
  input [12:0] IF_DMC_FABRIC_SCAN_CHNL_IN_EXT,
  input [12:0] IF_DMC_FABRIC_SCAN_CHNL_MASK_IN_EXT,
  input IF_DMC_FABRIC_SCAN_CLK_N_EXT,
  input IF_DMC_FABRIC_SCAN_CNTRL_CHNL_IN_EXT_CRYPTO,
  input IF_DMC_FABRIC_SCAN_CNTRL_CHNL_IN_EXT_DDRMC,
  input IF_DMC_FABRIC_SCAN_EDT_UPDT_N_EXT,
  input IF_DMC_FABRIC_SCAN_EN_N_EXT,
  input IF_DMC_FABRIC_SCAN_MODE_RST_N_EXT,
  input IF_NOC2DMC_IN_0_NOC_CREDIT_RDY,
  input [181:0] IF_NOC2DMC_IN_0_NOC_FLIT,
  input IF_NOC2DMC_IN_0_NOC_FLIT_EN,
  input [1:0] IF_NOC2DMC_IN_0_NOC_PDEST_ID,
  input [4:0] IF_NOC2DMC_IN_0_NOC_VALID,
  input IF_NOC2DMC_IN_0_NOC_VALID_EN,
  input IF_NOC2DMC_IN_1_NOC_CREDIT_RDY,
  input [181:0] IF_NOC2DMC_IN_1_NOC_FLIT,
  input IF_NOC2DMC_IN_1_NOC_FLIT_EN,
  input [1:0] IF_NOC2DMC_IN_1_NOC_PDEST_ID,
  input [4:0] IF_NOC2DMC_IN_1_NOC_VALID,
  input IF_NOC2DMC_IN_1_NOC_VALID_EN,
  input IF_UBLAZE_FABRIC_BLI2UB_CLK,
  input IF_UBLAZE_FABRIC_BLI2UB_READY,
  input [31:0] IF_UBLAZE_FABRIC_BLI2UB_READ_DATA,
  input IF_UBLAZE_FABRIC_BLI2UB_RST,
  input [2:0] IF_UBLAZE_FABRIC_UB_MISC_IN,
  input NOC_CLK,
  input [11:0] PHY52DMC_FIFO_EMPTY,
  input [11:0] PHY52DMC_PD,
  input [95:0] PHY52DMC_RD_DQ0,
  input [95:0] PHY52DMC_RD_DQ1,
  input [95:0] PHY52DMC_RD_DQ2,
  input [95:0] PHY52DMC_RD_DQ3,
  input [95:0] PHY52DMC_RD_DQ4,
  input [95:0] PHY52DMC_RD_DQ5,
  input [95:0] PHY52DMC_RD_DQ6,
  input [95:0] PHY52DMC_RD_DQ7,
  input SYS_RST_NOC_N,
  input SYS_RST_PL_N,
  input SYS_RST_PS_N
);

// define constants
  localparam MODULE_NAME = "DDRMC5C";
  

      BM_DDRMC5C #(
      .A2A_CNTRL_MAP_0 (A2A_CNTRL_MAP_0),
      .A2A_CNTRL_MAP_1 (A2A_CNTRL_MAP_1),
      .A2A_CNTRL_MAP_2 (A2A_CNTRL_MAP_2),
      .A2A_DIFF_C_PIN_MAP_0 (A2A_DIFF_C_PIN_MAP_0),
      .A2A_DIFF_C_PIN_MAP_1 (A2A_DIFF_C_PIN_MAP_1),
      .A2A_DIFF_C_PIN_MAP_2 (A2A_DIFF_C_PIN_MAP_2),
      .A2A_DIFF_T_PIN_MAP_0 (A2A_DIFF_T_PIN_MAP_0),
      .A2A_DIFF_T_PIN_MAP_1 (A2A_DIFF_T_PIN_MAP_1),
      .A2A_DIFF_T_PIN_MAP_2 (A2A_DIFF_T_PIN_MAP_2),
      .A2A_DUAL_CHAN (A2A_DUAL_CHAN),
      .A2A_PIN_MAP_0 (A2A_PIN_MAP_0),
      .A2A_PIN_MAP_1 (A2A_PIN_MAP_1),
      .A2A_PIN_MAP_10 (A2A_PIN_MAP_10),
      .A2A_PIN_MAP_11 (A2A_PIN_MAP_11),
      .A2A_PIN_MAP_12 (A2A_PIN_MAP_12),
      .A2A_PIN_MAP_13 (A2A_PIN_MAP_13),
      .A2A_PIN_MAP_14 (A2A_PIN_MAP_14),
      .A2A_PIN_MAP_15 (A2A_PIN_MAP_15),
      .A2A_PIN_MAP_16 (A2A_PIN_MAP_16),
      .A2A_PIN_MAP_17 (A2A_PIN_MAP_17),
      .A2A_PIN_MAP_2 (A2A_PIN_MAP_2),
      .A2A_PIN_MAP_3 (A2A_PIN_MAP_3),
      .A2A_PIN_MAP_4 (A2A_PIN_MAP_4),
      .A2A_PIN_MAP_5 (A2A_PIN_MAP_5),
      .A2A_PIN_MAP_6 (A2A_PIN_MAP_6),
      .A2A_PIN_MAP_7 (A2A_PIN_MAP_7),
      .A2A_PIN_MAP_8 (A2A_PIN_MAP_8),
      .A2A_PIN_MAP_9 (A2A_PIN_MAP_9),
      .A2A_RD_MAP (A2A_RD_MAP),
      .A2A_RD_MAP_DBI_CH0_0 (A2A_RD_MAP_DBI_CH0_0),
      .A2A_RD_MAP_DBI_CH0_1 (A2A_RD_MAP_DBI_CH0_1),
      .A2A_RD_MAP_DBI_CH1_0 (A2A_RD_MAP_DBI_CH1_0),
      .A2A_RD_MAP_DBI_CH1_1 (A2A_RD_MAP_DBI_CH1_1),
      .A2A_RD_MAP_DQ_0 (A2A_RD_MAP_DQ_0),
      .A2A_RD_MAP_DQ_1 (A2A_RD_MAP_DQ_1),
      .A2A_RD_MAP_DQ_2 (A2A_RD_MAP_DQ_2),
      .A2A_RD_MAP_DQ_3 (A2A_RD_MAP_DQ_3),
      .A2A_RD_MAP_DQ_4 (A2A_RD_MAP_DQ_4),
      .A2A_RD_MAP_DQ_5 (A2A_RD_MAP_DQ_5),
      .A2A_RD_MAP_DQ_6 (A2A_RD_MAP_DQ_6),
      .A2A_RD_MAP_DQ_7 (A2A_RD_MAP_DQ_7),
      .A2A_RD_MAP_DQ_8 (A2A_RD_MAP_DQ_8),
      .A2A_RD_MAP_DQ_9 (A2A_RD_MAP_DQ_9),
      .ARBITER_CONFIG (ARBITER_CONFIG),
      .CAL_CS_CH (CAL_CS_CH),
      .CAL_MODE (CAL_MODE),
      .CK_PATTERN (CK_PATTERN),
      .CLK_GATE (CLK_GATE),
      .CPLX_BURST_ARRAY0 (CPLX_BURST_ARRAY0),
      .CPLX_BURST_ARRAY1 (CPLX_BURST_ARRAY1),
      .CPLX_BURST_ARRAY10 (CPLX_BURST_ARRAY10),
      .CPLX_BURST_ARRAY11 (CPLX_BURST_ARRAY11),
      .CPLX_BURST_ARRAY12 (CPLX_BURST_ARRAY12),
      .CPLX_BURST_ARRAY13 (CPLX_BURST_ARRAY13),
      .CPLX_BURST_ARRAY14 (CPLX_BURST_ARRAY14),
      .CPLX_BURST_ARRAY15 (CPLX_BURST_ARRAY15),
      .CPLX_BURST_ARRAY16 (CPLX_BURST_ARRAY16),
      .CPLX_BURST_ARRAY17 (CPLX_BURST_ARRAY17),
      .CPLX_BURST_ARRAY18 (CPLX_BURST_ARRAY18),
      .CPLX_BURST_ARRAY19 (CPLX_BURST_ARRAY19),
      .CPLX_BURST_ARRAY2 (CPLX_BURST_ARRAY2),
      .CPLX_BURST_ARRAY20 (CPLX_BURST_ARRAY20),
      .CPLX_BURST_ARRAY21 (CPLX_BURST_ARRAY21),
      .CPLX_BURST_ARRAY22 (CPLX_BURST_ARRAY22),
      .CPLX_BURST_ARRAY3 (CPLX_BURST_ARRAY3),
      .CPLX_BURST_ARRAY4 (CPLX_BURST_ARRAY4),
      .CPLX_BURST_ARRAY5 (CPLX_BURST_ARRAY5),
      .CPLX_BURST_ARRAY6 (CPLX_BURST_ARRAY6),
      .CPLX_BURST_ARRAY7 (CPLX_BURST_ARRAY7),
      .CPLX_BURST_ARRAY8 (CPLX_BURST_ARRAY8),
      .CPLX_BURST_ARRAY9 (CPLX_BURST_ARRAY9),
      .CPLX_CONFIG2 (CPLX_CONFIG2),
      .CPLX_PATTERN0 (CPLX_PATTERN0),
      .CPLX_PATTERN1 (CPLX_PATTERN1),
      .CPLX_PATTERN10 (CPLX_PATTERN10),
      .CPLX_PATTERN100 (CPLX_PATTERN100),
      .CPLX_PATTERN101 (CPLX_PATTERN101),
      .CPLX_PATTERN102 (CPLX_PATTERN102),
      .CPLX_PATTERN103 (CPLX_PATTERN103),
      .CPLX_PATTERN104 (CPLX_PATTERN104),
      .CPLX_PATTERN105 (CPLX_PATTERN105),
      .CPLX_PATTERN106 (CPLX_PATTERN106),
      .CPLX_PATTERN107 (CPLX_PATTERN107),
      .CPLX_PATTERN108 (CPLX_PATTERN108),
      .CPLX_PATTERN109 (CPLX_PATTERN109),
      .CPLX_PATTERN11 (CPLX_PATTERN11),
      .CPLX_PATTERN110 (CPLX_PATTERN110),
      .CPLX_PATTERN111 (CPLX_PATTERN111),
      .CPLX_PATTERN112 (CPLX_PATTERN112),
      .CPLX_PATTERN113 (CPLX_PATTERN113),
      .CPLX_PATTERN114 (CPLX_PATTERN114),
      .CPLX_PATTERN115 (CPLX_PATTERN115),
      .CPLX_PATTERN116 (CPLX_PATTERN116),
      .CPLX_PATTERN117 (CPLX_PATTERN117),
      .CPLX_PATTERN118 (CPLX_PATTERN118),
      .CPLX_PATTERN119 (CPLX_PATTERN119),
      .CPLX_PATTERN12 (CPLX_PATTERN12),
      .CPLX_PATTERN120 (CPLX_PATTERN120),
      .CPLX_PATTERN121 (CPLX_PATTERN121),
      .CPLX_PATTERN122 (CPLX_PATTERN122),
      .CPLX_PATTERN123 (CPLX_PATTERN123),
      .CPLX_PATTERN124 (CPLX_PATTERN124),
      .CPLX_PATTERN125 (CPLX_PATTERN125),
      .CPLX_PATTERN126 (CPLX_PATTERN126),
      .CPLX_PATTERN127 (CPLX_PATTERN127),
      .CPLX_PATTERN128 (CPLX_PATTERN128),
      .CPLX_PATTERN129 (CPLX_PATTERN129),
      .CPLX_PATTERN13 (CPLX_PATTERN13),
      .CPLX_PATTERN130 (CPLX_PATTERN130),
      .CPLX_PATTERN131 (CPLX_PATTERN131),
      .CPLX_PATTERN132 (CPLX_PATTERN132),
      .CPLX_PATTERN133 (CPLX_PATTERN133),
      .CPLX_PATTERN134 (CPLX_PATTERN134),
      .CPLX_PATTERN135 (CPLX_PATTERN135),
      .CPLX_PATTERN136 (CPLX_PATTERN136),
      .CPLX_PATTERN137 (CPLX_PATTERN137),
      .CPLX_PATTERN138 (CPLX_PATTERN138),
      .CPLX_PATTERN139 (CPLX_PATTERN139),
      .CPLX_PATTERN14 (CPLX_PATTERN14),
      .CPLX_PATTERN140 (CPLX_PATTERN140),
      .CPLX_PATTERN141 (CPLX_PATTERN141),
      .CPLX_PATTERN142 (CPLX_PATTERN142),
      .CPLX_PATTERN143 (CPLX_PATTERN143),
      .CPLX_PATTERN144 (CPLX_PATTERN144),
      .CPLX_PATTERN145 (CPLX_PATTERN145),
      .CPLX_PATTERN146 (CPLX_PATTERN146),
      .CPLX_PATTERN147 (CPLX_PATTERN147),
      .CPLX_PATTERN148 (CPLX_PATTERN148),
      .CPLX_PATTERN149 (CPLX_PATTERN149),
      .CPLX_PATTERN15 (CPLX_PATTERN15),
      .CPLX_PATTERN150 (CPLX_PATTERN150),
      .CPLX_PATTERN151 (CPLX_PATTERN151),
      .CPLX_PATTERN152 (CPLX_PATTERN152),
      .CPLX_PATTERN153 (CPLX_PATTERN153),
      .CPLX_PATTERN154 (CPLX_PATTERN154),
      .CPLX_PATTERN155 (CPLX_PATTERN155),
      .CPLX_PATTERN156 (CPLX_PATTERN156),
      .CPLX_PATTERN16 (CPLX_PATTERN16),
      .CPLX_PATTERN17 (CPLX_PATTERN17),
      .CPLX_PATTERN18 (CPLX_PATTERN18),
      .CPLX_PATTERN19 (CPLX_PATTERN19),
      .CPLX_PATTERN2 (CPLX_PATTERN2),
      .CPLX_PATTERN20 (CPLX_PATTERN20),
      .CPLX_PATTERN21 (CPLX_PATTERN21),
      .CPLX_PATTERN22 (CPLX_PATTERN22),
      .CPLX_PATTERN23 (CPLX_PATTERN23),
      .CPLX_PATTERN24 (CPLX_PATTERN24),
      .CPLX_PATTERN25 (CPLX_PATTERN25),
      .CPLX_PATTERN26 (CPLX_PATTERN26),
      .CPLX_PATTERN27 (CPLX_PATTERN27),
      .CPLX_PATTERN28 (CPLX_PATTERN28),
      .CPLX_PATTERN29 (CPLX_PATTERN29),
      .CPLX_PATTERN3 (CPLX_PATTERN3),
      .CPLX_PATTERN30 (CPLX_PATTERN30),
      .CPLX_PATTERN31 (CPLX_PATTERN31),
      .CPLX_PATTERN32 (CPLX_PATTERN32),
      .CPLX_PATTERN33 (CPLX_PATTERN33),
      .CPLX_PATTERN34 (CPLX_PATTERN34),
      .CPLX_PATTERN35 (CPLX_PATTERN35),
      .CPLX_PATTERN36 (CPLX_PATTERN36),
      .CPLX_PATTERN37 (CPLX_PATTERN37),
      .CPLX_PATTERN38 (CPLX_PATTERN38),
      .CPLX_PATTERN39 (CPLX_PATTERN39),
      .CPLX_PATTERN4 (CPLX_PATTERN4),
      .CPLX_PATTERN40 (CPLX_PATTERN40),
      .CPLX_PATTERN41 (CPLX_PATTERN41),
      .CPLX_PATTERN42 (CPLX_PATTERN42),
      .CPLX_PATTERN43 (CPLX_PATTERN43),
      .CPLX_PATTERN44 (CPLX_PATTERN44),
      .CPLX_PATTERN45 (CPLX_PATTERN45),
      .CPLX_PATTERN46 (CPLX_PATTERN46),
      .CPLX_PATTERN47 (CPLX_PATTERN47),
      .CPLX_PATTERN48 (CPLX_PATTERN48),
      .CPLX_PATTERN49 (CPLX_PATTERN49),
      .CPLX_PATTERN5 (CPLX_PATTERN5),
      .CPLX_PATTERN50 (CPLX_PATTERN50),
      .CPLX_PATTERN51 (CPLX_PATTERN51),
      .CPLX_PATTERN52 (CPLX_PATTERN52),
      .CPLX_PATTERN53 (CPLX_PATTERN53),
      .CPLX_PATTERN54 (CPLX_PATTERN54),
      .CPLX_PATTERN55 (CPLX_PATTERN55),
      .CPLX_PATTERN56 (CPLX_PATTERN56),
      .CPLX_PATTERN57 (CPLX_PATTERN57),
      .CPLX_PATTERN58 (CPLX_PATTERN58),
      .CPLX_PATTERN59 (CPLX_PATTERN59),
      .CPLX_PATTERN6 (CPLX_PATTERN6),
      .CPLX_PATTERN60 (CPLX_PATTERN60),
      .CPLX_PATTERN61 (CPLX_PATTERN61),
      .CPLX_PATTERN62 (CPLX_PATTERN62),
      .CPLX_PATTERN63 (CPLX_PATTERN63),
      .CPLX_PATTERN64 (CPLX_PATTERN64),
      .CPLX_PATTERN65 (CPLX_PATTERN65),
      .CPLX_PATTERN66 (CPLX_PATTERN66),
      .CPLX_PATTERN67 (CPLX_PATTERN67),
      .CPLX_PATTERN68 (CPLX_PATTERN68),
      .CPLX_PATTERN69 (CPLX_PATTERN69),
      .CPLX_PATTERN7 (CPLX_PATTERN7),
      .CPLX_PATTERN70 (CPLX_PATTERN70),
      .CPLX_PATTERN71 (CPLX_PATTERN71),
      .CPLX_PATTERN72 (CPLX_PATTERN72),
      .CPLX_PATTERN73 (CPLX_PATTERN73),
      .CPLX_PATTERN74 (CPLX_PATTERN74),
      .CPLX_PATTERN75 (CPLX_PATTERN75),
      .CPLX_PATTERN76 (CPLX_PATTERN76),
      .CPLX_PATTERN77 (CPLX_PATTERN77),
      .CPLX_PATTERN78 (CPLX_PATTERN78),
      .CPLX_PATTERN79 (CPLX_PATTERN79),
      .CPLX_PATTERN8 (CPLX_PATTERN8),
      .CPLX_PATTERN80 (CPLX_PATTERN80),
      .CPLX_PATTERN81 (CPLX_PATTERN81),
      .CPLX_PATTERN82 (CPLX_PATTERN82),
      .CPLX_PATTERN83 (CPLX_PATTERN83),
      .CPLX_PATTERN84 (CPLX_PATTERN84),
      .CPLX_PATTERN85 (CPLX_PATTERN85),
      .CPLX_PATTERN86 (CPLX_PATTERN86),
      .CPLX_PATTERN87 (CPLX_PATTERN87),
      .CPLX_PATTERN88 (CPLX_PATTERN88),
      .CPLX_PATTERN89 (CPLX_PATTERN89),
      .CPLX_PATTERN9 (CPLX_PATTERN9),
      .CPLX_PATTERN90 (CPLX_PATTERN90),
      .CPLX_PATTERN91 (CPLX_PATTERN91),
      .CPLX_PATTERN92 (CPLX_PATTERN92),
      .CPLX_PATTERN93 (CPLX_PATTERN93),
      .CPLX_PATTERN94 (CPLX_PATTERN94),
      .CPLX_PATTERN95 (CPLX_PATTERN95),
      .CPLX_PATTERN96 (CPLX_PATTERN96),
      .CPLX_PATTERN97 (CPLX_PATTERN97),
      .CPLX_PATTERN98 (CPLX_PATTERN98),
      .CPLX_PATTERN99 (CPLX_PATTERN99),
      .CRYPTO_TRSS_CONFIG (CRYPTO_TRSS_CONFIG),
      .CRYPTO_TRSS_CONFIG2 (CRYPTO_TRSS_CONFIG2),
      .CRYPTO_TRSS_PSTR0 (CRYPTO_TRSS_PSTR0),
      .CRYPTO_TRSS_PSTR1 (CRYPTO_TRSS_PSTR1),
      .CRYPTO_TRSS_PSTR10 (CRYPTO_TRSS_PSTR10),
      .CRYPTO_TRSS_PSTR11 (CRYPTO_TRSS_PSTR11),
      .CRYPTO_TRSS_PSTR2 (CRYPTO_TRSS_PSTR2),
      .CRYPTO_TRSS_PSTR3 (CRYPTO_TRSS_PSTR3),
      .CRYPTO_TRSS_PSTR4 (CRYPTO_TRSS_PSTR4),
      .CRYPTO_TRSS_PSTR5 (CRYPTO_TRSS_PSTR5),
      .CRYPTO_TRSS_PSTR6 (CRYPTO_TRSS_PSTR6),
      .CRYPTO_TRSS_PSTR7 (CRYPTO_TRSS_PSTR7),
      .CRYPTO_TRSS_PSTR8 (CRYPTO_TRSS_PSTR8),
      .CRYPTO_TRSS_PSTR9 (CRYPTO_TRSS_PSTR9),
      .DBG_TRIGGER (DBG_TRIGGER),
      .DDR5_READ_LFSR_CFG (DDR5_READ_LFSR_CFG),
      .DDR5_READ_LFSR_INVERT_31_0 (DDR5_READ_LFSR_INVERT_31_0),
      .DDR5_READ_LFSR_INVERT_39_32 (DDR5_READ_LFSR_INVERT_39_32),
      .DDR5_READ_LFSR_OPT_31_0 (DDR5_READ_LFSR_OPT_31_0),
      .DDR5_READ_LFSR_OPT_39_32 (DDR5_READ_LFSR_OPT_39_32),
      .DDR5_READ_LFSR_PAT_31_0 (DDR5_READ_LFSR_PAT_31_0),
      .DDR5_READ_LFSR_PAT_39_32 (DDR5_READ_LFSR_PAT_39_32),
      .DDR5_SPARE_DYN_CFG0 (DDR5_SPARE_DYN_CFG0),
      .DDR5_SPARE_STA_CFG0 (DDR5_SPARE_STA_CFG0),
      .EXMON_CLR_EXE (EXMON_CLR_EXE),
      .FIFO_RDEN (FIFO_RDEN),
      .LP5_MRS_BIT_MUX_BYTE0 (LP5_MRS_BIT_MUX_BYTE0),
      .LP5_MRS_BIT_MUX_BYTE1 (LP5_MRS_BIT_MUX_BYTE1),
      .LP5_MRS_BIT_MUX_BYTE2 (LP5_MRS_BIT_MUX_BYTE2),
      .LP5_MRS_BIT_MUX_BYTE3 (LP5_MRS_BIT_MUX_BYTE3),
      .PHY_RANK_READ_OVERRIDE (PHY_RANK_READ_OVERRIDE),
      .PHY_RANK_WRITE_OVERRIDE (PHY_RANK_WRITE_OVERRIDE),
      .PHY_RDEN0 (PHY_RDEN0),
      .PHY_RDEN1 (PHY_RDEN1),
      .PHY_RDEN2 (PHY_RDEN2),
      .PHY_RDEN3 (PHY_RDEN3),
      .PHY_RDEN4 (PHY_RDEN4),
      .PHY_RDEN5 (PHY_RDEN5),
      .PHY_RDEN6 (PHY_RDEN6),
      .PHY_RDEN7 (PHY_RDEN7),
      .PHY_RDEN8 (PHY_RDEN8),
      .PHY_RDEN9 (PHY_RDEN9),
      .POWER_MANAGEMENT (POWER_MANAGEMENT),
      .PRBS_MAX_LOOPS (PRBS_MAX_LOOPS),
      .PRBS_MAX_ROW_COL (PRBS_MAX_ROW_COL),
      .PRBS_SEED0 (PRBS_SEED0),
      .PRBS_SEED1 (PRBS_SEED1),
      .PRBS_SEED2 (PRBS_SEED2),
      .PRBS_SEED3 (PRBS_SEED3),
      .PRBS_SEED4 (PRBS_SEED4),
      .PRBS_SEED5 (PRBS_SEED5),
      .PRBS_SEED6 (PRBS_SEED6),
      .PRBS_SEED7 (PRBS_SEED7),
      .PRBS_SEED8 (PRBS_SEED8),
      .PRBS_TREF (PRBS_TREF),
      .RAM_ERR_EN (RAM_ERR_EN),
      .RAM_SETTING_RF2PHS (RAM_SETTING_RF2PHS),
      .RAM_SETTING_RFSPHD (RAM_SETTING_RFSPHD),
      .RAM_SETTING_SRSPHD (RAM_SETTING_SRSPHD),
      .READ_DATA_EARLY_ID (READ_DATA_EARLY_ID),
      .REG_ADEC0 (REG_ADEC0),
      .REG_ADEC1 (REG_ADEC1),
      .REG_ADEC10 (REG_ADEC10),
      .REG_ADEC11 (REG_ADEC11),
      .REG_ADEC12 (REG_ADEC12),
      .REG_ADEC13 (REG_ADEC13),
      .REG_ADEC14 (REG_ADEC14),
      .REG_ADEC15 (REG_ADEC15),
      .REG_ADEC16 (REG_ADEC16),
      .REG_ADEC2 (REG_ADEC2),
      .REG_ADEC3 (REG_ADEC3),
      .REG_ADEC4 (REG_ADEC4),
      .REG_ADEC5 (REG_ADEC5),
      .REG_ADEC6 (REG_ADEC6),
      .REG_ADEC7 (REG_ADEC7),
      .REG_ADEC8 (REG_ADEC8),
      .REG_ADEC9 (REG_ADEC9),
      .REG_ADEC_CHK0 (REG_ADEC_CHK0),
      .REG_ADEC_CHK1 (REG_ADEC_CHK1),
      .REG_ADEC_CHK2 (REG_ADEC_CHK2),
      .REG_ADEC_CHK3 (REG_ADEC_CHK3),
      .REG_ADEC_ILC (REG_ADEC_ILC),
      .REG_ADEC_MEMFILL0_HIGH (REG_ADEC_MEMFILL0_HIGH),
      .REG_ADEC_MEMFILL0_LOW (REG_ADEC_MEMFILL0_LOW),
      .REG_ADEC_MEMFILL1_HIGH (REG_ADEC_MEMFILL1_HIGH),
      .REG_ADEC_MEMFILL1_LOW (REG_ADEC_MEMFILL1_LOW),
      .REG_AUTH_FAILURE (REG_AUTH_FAILURE),
      .REG_CLKMON (REG_CLKMON),
      .REG_CMDQ_BER_RATE_CTRL (REG_CMDQ_BER_RATE_CTRL),
      .REG_CMDQ_BEW_RATE_CTRL (REG_CMDQ_BEW_RATE_CTRL),
      .REG_CMDQ_ISR_RATE_CTRL (REG_CMDQ_ISR_RATE_CTRL),
      .REG_CMDQ_ISW_RATE_CTRL (REG_CMDQ_ISW_RATE_CTRL),
      .REG_CMDQ_LLR_RATE_CTRL (REG_CMDQ_LLR_RATE_CTRL),
      .REG_COM_1 (REG_COM_1),
      .REG_COM_2 (REG_COM_2),
      .REG_COM_3 (REG_COM_3),
      .REG_COM_6 (REG_COM_6),
      .REG_CONFIG0 (REG_CONFIG0),
      .REG_CONFIG1 (REG_CONFIG1),
      .REG_CONFIG2 (REG_CONFIG2),
      .REG_CONFIG3 (REG_CONFIG3),
      .REG_CONFIG4 (REG_CONFIG4),
      .REG_CRP_ARB (REG_CRP_ARB),
      .REG_CRYPTO_CFG1_0 (REG_CRYPTO_CFG1_0),
      .REG_CRYPTO_CFG1_1 (REG_CRYPTO_CFG1_1),
      .REG_CRYPTO_CFG1_10 (REG_CRYPTO_CFG1_10),
      .REG_CRYPTO_CFG1_11 (REG_CRYPTO_CFG1_11),
      .REG_CRYPTO_CFG1_12 (REG_CRYPTO_CFG1_12),
      .REG_CRYPTO_CFG1_13 (REG_CRYPTO_CFG1_13),
      .REG_CRYPTO_CFG1_14 (REG_CRYPTO_CFG1_14),
      .REG_CRYPTO_CFG1_15 (REG_CRYPTO_CFG1_15),
      .REG_CRYPTO_CFG1_2 (REG_CRYPTO_CFG1_2),
      .REG_CRYPTO_CFG1_3 (REG_CRYPTO_CFG1_3),
      .REG_CRYPTO_CFG1_4 (REG_CRYPTO_CFG1_4),
      .REG_CRYPTO_CFG1_5 (REG_CRYPTO_CFG1_5),
      .REG_CRYPTO_CFG1_6 (REG_CRYPTO_CFG1_6),
      .REG_CRYPTO_CFG1_7 (REG_CRYPTO_CFG1_7),
      .REG_CRYPTO_CFG1_8 (REG_CRYPTO_CFG1_8),
      .REG_CRYPTO_CFG1_9 (REG_CRYPTO_CFG1_9),
      .REG_CRYPTO_CFG2_0 (REG_CRYPTO_CFG2_0),
      .REG_CRYPTO_CFG2_1 (REG_CRYPTO_CFG2_1),
      .REG_CRYPTO_CFG2_10 (REG_CRYPTO_CFG2_10),
      .REG_CRYPTO_CFG2_11 (REG_CRYPTO_CFG2_11),
      .REG_CRYPTO_CFG2_12 (REG_CRYPTO_CFG2_12),
      .REG_CRYPTO_CFG2_13 (REG_CRYPTO_CFG2_13),
      .REG_CRYPTO_CFG2_14 (REG_CRYPTO_CFG2_14),
      .REG_CRYPTO_CFG2_15 (REG_CRYPTO_CFG2_15),
      .REG_CRYPTO_CFG2_2 (REG_CRYPTO_CFG2_2),
      .REG_CRYPTO_CFG2_3 (REG_CRYPTO_CFG2_3),
      .REG_CRYPTO_CFG2_4 (REG_CRYPTO_CFG2_4),
      .REG_CRYPTO_CFG2_5 (REG_CRYPTO_CFG2_5),
      .REG_CRYPTO_CFG2_6 (REG_CRYPTO_CFG2_6),
      .REG_CRYPTO_CFG2_7 (REG_CRYPTO_CFG2_7),
      .REG_CRYPTO_CFG2_8 (REG_CRYPTO_CFG2_8),
      .REG_CRYPTO_CFG2_9 (REG_CRYPTO_CFG2_9),
      .REG_CRYPTO_CTRL (REG_CRYPTO_CTRL),
      .REG_CRYPTO_GCM_BM (REG_CRYPTO_GCM_BM),
      .REG_CRYPTO_KEY_GEN (REG_CRYPTO_KEY_GEN),
      .REG_CRYPTO_QOS (REG_CRYPTO_QOS),
      .REG_CRYPTO_REKEY (REG_CRYPTO_REKEY),
      .REG_CRYPTO_XTS_BM (REG_CRYPTO_XTS_BM),
      .REG_DRAM_ARB (REG_DRAM_ARB),
      .REG_ERR_FATAL_EN (REG_ERR_FATAL_EN),
      .REG_ERR_NON_FATAL_EN (REG_ERR_NON_FATAL_EN),
      .REG_GCM0 (REG_GCM0),
      .REG_GCM1 (REG_GCM1),
      .REG_GCM10 (REG_GCM10),
      .REG_GCM11 (REG_GCM11),
      .REG_GCM12 (REG_GCM12),
      .REG_GCM13 (REG_GCM13),
      .REG_GCM14 (REG_GCM14),
      .REG_GCM15 (REG_GCM15),
      .REG_GCM2 (REG_GCM2),
      .REG_GCM3 (REG_GCM3),
      .REG_GCM4 (REG_GCM4),
      .REG_GCM5 (REG_GCM5),
      .REG_GCM6 (REG_GCM6),
      .REG_GCM7 (REG_GCM7),
      .REG_GCM8 (REG_GCM8),
      .REG_GCM9 (REG_GCM9),
      .REG_GCM_ILC (REG_GCM_ILC),
      .REG_KAT_ZEROIZE (REG_KAT_ZEROIZE),
      .REG_KEY_SCRUB (REG_KEY_SCRUB),
      .REG_META_C_SCRUB (REG_META_C_SCRUB),
      .REG_MRS_0 (REG_MRS_0),
      .REG_MRS_1 (REG_MRS_1),
      .REG_MRS_2 (REG_MRS_2),
      .REG_MRS_7 (REG_MRS_7),
      .REG_NSU0_PORT (REG_NSU0_PORT),
      .REG_NSU1_PORT (REG_NSU1_PORT),
      .REG_NSU_0_EGR (REG_NSU_0_EGR),
      .REG_NSU_0_ING (REG_NSU_0_ING),
      .REG_NSU_0_R_EGR (REG_NSU_0_R_EGR),
      .REG_NSU_0_W_EGR (REG_NSU_0_W_EGR),
      .REG_NSU_1_EGR (REG_NSU_1_EGR),
      .REG_NSU_1_ING (REG_NSU_1_ING),
      .REG_NSU_1_R_EGR (REG_NSU_1_R_EGR),
      .REG_NSU_1_W_EGR (REG_NSU_1_W_EGR),
      .REG_P0_BER_RATE_CTRL (REG_P0_BER_RATE_CTRL),
      .REG_P0_BEW_RATE_CTRL (REG_P0_BEW_RATE_CTRL),
      .REG_P0_ISR_RATE_CTRL (REG_P0_ISR_RATE_CTRL),
      .REG_P0_ISW_RATE_CTRL (REG_P0_ISW_RATE_CTRL),
      .REG_P0_LLR_RATE_CTRL (REG_P0_LLR_RATE_CTRL),
      .REG_P1_BER_RATE_CTRL (REG_P1_BER_RATE_CTRL),
      .REG_P1_BEW_RATE_CTRL (REG_P1_BEW_RATE_CTRL),
      .REG_P1_ISR_RATE_CTRL (REG_P1_ISR_RATE_CTRL),
      .REG_P1_ISW_RATE_CTRL (REG_P1_ISW_RATE_CTRL),
      .REG_P1_LLR_RATE_CTRL (REG_P1_LLR_RATE_CTRL),
      .REG_PINOUT (REG_PINOUT),
      .REG_PINOUT_ADDR_MUX_0 (REG_PINOUT_ADDR_MUX_0),
      .REG_PINOUT_ADDR_MUX_1 (REG_PINOUT_ADDR_MUX_1),
      .REG_PINOUT_ADDR_MUX_2 (REG_PINOUT_ADDR_MUX_2),
      .REG_PT_CONFIG (REG_PT_CONFIG),
      .REG_QOS0 (REG_QOS0),
      .REG_QOS1 (REG_QOS1),
      .REG_QOS2 (REG_QOS2),
      .REG_QOS_RATE_CTRL_SCALE (REG_QOS_RATE_CTRL_SCALE),
      .REG_QOS_TIMEOUT0 (REG_QOS_TIMEOUT0),
      .REG_QOS_TIMEOUT1 (REG_QOS_TIMEOUT1),
      .REG_QOS_TIMEOUT2 (REG_QOS_TIMEOUT2),
      .REG_RATE_CTRL_SCALE (REG_RATE_CTRL_SCALE),
      .REG_RD_CONFIG (REG_RD_CONFIG),
      .REG_RD_DRR_TKN_P0 (REG_RD_DRR_TKN_P0),
      .REG_RD_DRR_TKN_P1 (REG_RD_DRR_TKN_P1),
      .REG_REF_0 (REG_REF_0),
      .REG_REF_1 (REG_REF_1),
      .REG_REF_2 (REG_REF_2),
      .REG_REF_3 (REG_REF_3),
      .REG_REF_4 (REG_REF_4),
      .REG_REF_5 (REG_REF_5),
      .REG_REF_6 (REG_REF_6),
      .REG_REKEY_CTRL (REG_REKEY_CTRL),
      .REG_RETRY_0 (REG_RETRY_0),
      .REG_RETRY_1 (REG_RETRY_1),
      .REG_RETRY_2 (REG_RETRY_2),
      .REG_RFM (REG_RFM),
      .REG_RFM_1 (REG_RFM_1),
      .REG_SAFE_CONFIG0 (REG_SAFE_CONFIG0),
      .REG_SAFE_CONFIG1 (REG_SAFE_CONFIG1),
      .REG_SAFE_CONFIG10 (REG_SAFE_CONFIG10),
      .REG_SAFE_CONFIG11 (REG_SAFE_CONFIG11),
      .REG_SAFE_CONFIG12 (REG_SAFE_CONFIG12),
      .REG_SAFE_CONFIG13 (REG_SAFE_CONFIG13),
      .REG_SAFE_CONFIG14 (REG_SAFE_CONFIG14),
      .REG_SAFE_CONFIG15 (REG_SAFE_CONFIG15),
      .REG_SAFE_CONFIG2 (REG_SAFE_CONFIG2),
      .REG_SAFE_CONFIG3 (REG_SAFE_CONFIG3),
      .REG_SAFE_CONFIG4 (REG_SAFE_CONFIG4),
      .REG_SAFE_CONFIG5 (REG_SAFE_CONFIG5),
      .REG_SAFE_CONFIG6 (REG_SAFE_CONFIG6),
      .REG_SAFE_CONFIG7 (REG_SAFE_CONFIG7),
      .REG_SAFE_CONFIG8 (REG_SAFE_CONFIG8),
      .REG_SAFE_CONFIG9 (REG_SAFE_CONFIG9),
      .REG_SAFE_MUX (REG_SAFE_MUX),
      .REG_SCRUB_ADDR_RANGE_HI (REG_SCRUB_ADDR_RANGE_HI),
      .REG_SCRUB_ADDR_RANGE_LO (REG_SCRUB_ADDR_RANGE_LO),
      .REG_SCRUB_BASE_ADDR_HI (REG_SCRUB_BASE_ADDR_HI),
      .REG_SCRUB_BASE_ADDR_LO (REG_SCRUB_BASE_ADDR_LO),
      .REG_SCRUB_CONFIG (REG_SCRUB_CONFIG),
      .REG_SCRUB_DEBUG_MODE (REG_SCRUB_DEBUG_MODE),
      .REG_SCRUB_INTVL (REG_SCRUB_INTVL),
      .REG_SCRUB_OTF (REG_SCRUB_OTF),
      .REG_SCRUB_PER_RD (REG_SCRUB_PER_RD),
      .REG_SCRUB_TAP (REG_SCRUB_TAP),
      .REG_SCRUB_TO (REG_SCRUB_TO),
      .REG_SCRUB_WAIT (REG_SCRUB_WAIT),
      .REG_SND_AUTH_SCRUB (REG_SND_AUTH_SCRUB),
      .REG_TIMER_FIFO (REG_TIMER_FIFO),
      .REG_TXN_CONFIG (REG_TXN_CONFIG),
      .REG_TXN_CONFIG_1 (REG_TXN_CONFIG_1),
      .REG_TXN_CONFIG_2 (REG_TXN_CONFIG_2),
      .REG_TXN_CONFIG_3 (REG_TXN_CONFIG_3),
      .REG_WR_CONFIG (REG_WR_CONFIG),
      .REG_WR_DRR_TKN_P0 (REG_WR_DRR_TKN_P0),
      .REG_WR_DRR_TKN_P1 (REG_WR_DRR_TKN_P1),
      .TRSS_TIMEOUT (TRSS_TIMEOUT),
      .TXNQ_ENTRY_COUNT_MODE (TXNQ_ENTRY_COUNT_MODE),
      .TXNQ_RD_PRIORITY (TXNQ_RD_PRIORITY),
      .TXNQ_WR_PRIORITY (TXNQ_WR_PRIORITY),
      .UB_CLK_MUX (UB_CLK_MUX),
      .X5PHYIO_STARTUP (X5PHYIO_STARTUP),
      .XMPU_CONFIG0 (XMPU_CONFIG0),
      .XMPU_CONFIG1 (XMPU_CONFIG1),
      .XMPU_CONFIG10 (XMPU_CONFIG10),
      .XMPU_CONFIG11 (XMPU_CONFIG11),
      .XMPU_CONFIG12 (XMPU_CONFIG12),
      .XMPU_CONFIG13 (XMPU_CONFIG13),
      .XMPU_CONFIG14 (XMPU_CONFIG14),
      .XMPU_CONFIG15 (XMPU_CONFIG15),
      .XMPU_CONFIG2 (XMPU_CONFIG2),
      .XMPU_CONFIG3 (XMPU_CONFIG3),
      .XMPU_CONFIG4 (XMPU_CONFIG4),
      .XMPU_CONFIG5 (XMPU_CONFIG5),
      .XMPU_CONFIG6 (XMPU_CONFIG6),
      .XMPU_CONFIG7 (XMPU_CONFIG7),
      .XMPU_CONFIG8 (XMPU_CONFIG8),
      .XMPU_CONFIG9 (XMPU_CONFIG9),
      .XMPU_CRPTO_CFG0_0 (XMPU_CRPTO_CFG0_0),
      .XMPU_CRPTO_CFG0_1 (XMPU_CRPTO_CFG0_1),
      .XMPU_CRPTO_CFG0_10 (XMPU_CRPTO_CFG0_10),
      .XMPU_CRPTO_CFG0_11 (XMPU_CRPTO_CFG0_11),
      .XMPU_CRPTO_CFG0_12 (XMPU_CRPTO_CFG0_12),
      .XMPU_CRPTO_CFG0_13 (XMPU_CRPTO_CFG0_13),
      .XMPU_CRPTO_CFG0_14 (XMPU_CRPTO_CFG0_14),
      .XMPU_CRPTO_CFG0_15 (XMPU_CRPTO_CFG0_15),
      .XMPU_CRPTO_CFG0_2 (XMPU_CRPTO_CFG0_2),
      .XMPU_CRPTO_CFG0_3 (XMPU_CRPTO_CFG0_3),
      .XMPU_CRPTO_CFG0_4 (XMPU_CRPTO_CFG0_4),
      .XMPU_CRPTO_CFG0_5 (XMPU_CRPTO_CFG0_5),
      .XMPU_CRPTO_CFG0_6 (XMPU_CRPTO_CFG0_6),
      .XMPU_CRPTO_CFG0_7 (XMPU_CRPTO_CFG0_7),
      .XMPU_CRPTO_CFG0_8 (XMPU_CRPTO_CFG0_8),
      .XMPU_CRPTO_CFG0_9 (XMPU_CRPTO_CFG0_9),
      .XMPU_CTRL (XMPU_CTRL),
      .XMPU_END_HI0 (XMPU_END_HI0),
      .XMPU_END_HI1 (XMPU_END_HI1),
      .XMPU_END_HI10 (XMPU_END_HI10),
      .XMPU_END_HI11 (XMPU_END_HI11),
      .XMPU_END_HI12 (XMPU_END_HI12),
      .XMPU_END_HI13 (XMPU_END_HI13),
      .XMPU_END_HI14 (XMPU_END_HI14),
      .XMPU_END_HI15 (XMPU_END_HI15),
      .XMPU_END_HI2 (XMPU_END_HI2),
      .XMPU_END_HI3 (XMPU_END_HI3),
      .XMPU_END_HI4 (XMPU_END_HI4),
      .XMPU_END_HI5 (XMPU_END_HI5),
      .XMPU_END_HI6 (XMPU_END_HI6),
      .XMPU_END_HI7 (XMPU_END_HI7),
      .XMPU_END_HI8 (XMPU_END_HI8),
      .XMPU_END_HI9 (XMPU_END_HI9),
      .XMPU_END_LO0 (XMPU_END_LO0),
      .XMPU_END_LO1 (XMPU_END_LO1),
      .XMPU_END_LO10 (XMPU_END_LO10),
      .XMPU_END_LO11 (XMPU_END_LO11),
      .XMPU_END_LO12 (XMPU_END_LO12),
      .XMPU_END_LO13 (XMPU_END_LO13),
      .XMPU_END_LO14 (XMPU_END_LO14),
      .XMPU_END_LO15 (XMPU_END_LO15),
      .XMPU_END_LO2 (XMPU_END_LO2),
      .XMPU_END_LO3 (XMPU_END_LO3),
      .XMPU_END_LO4 (XMPU_END_LO4),
      .XMPU_END_LO5 (XMPU_END_LO5),
      .XMPU_END_LO6 (XMPU_END_LO6),
      .XMPU_END_LO7 (XMPU_END_LO7),
      .XMPU_END_LO8 (XMPU_END_LO8),
      .XMPU_END_LO9 (XMPU_END_LO9),
      .XMPU_MASTER0 (XMPU_MASTER0),
      .XMPU_MASTER1 (XMPU_MASTER1),
      .XMPU_MASTER10 (XMPU_MASTER10),
      .XMPU_MASTER11 (XMPU_MASTER11),
      .XMPU_MASTER12 (XMPU_MASTER12),
      .XMPU_MASTER13 (XMPU_MASTER13),
      .XMPU_MASTER14 (XMPU_MASTER14),
      .XMPU_MASTER15 (XMPU_MASTER15),
      .XMPU_MASTER2 (XMPU_MASTER2),
      .XMPU_MASTER3 (XMPU_MASTER3),
      .XMPU_MASTER4 (XMPU_MASTER4),
      .XMPU_MASTER5 (XMPU_MASTER5),
      .XMPU_MASTER6 (XMPU_MASTER6),
      .XMPU_MASTER7 (XMPU_MASTER7),
      .XMPU_MASTER8 (XMPU_MASTER8),
      .XMPU_MASTER9 (XMPU_MASTER9),
      .XMPU_START_HI0 (XMPU_START_HI0),
      .XMPU_START_HI1 (XMPU_START_HI1),
      .XMPU_START_HI10 (XMPU_START_HI10),
      .XMPU_START_HI11 (XMPU_START_HI11),
      .XMPU_START_HI12 (XMPU_START_HI12),
      .XMPU_START_HI13 (XMPU_START_HI13),
      .XMPU_START_HI14 (XMPU_START_HI14),
      .XMPU_START_HI15 (XMPU_START_HI15),
      .XMPU_START_HI2 (XMPU_START_HI2),
      .XMPU_START_HI3 (XMPU_START_HI3),
      .XMPU_START_HI4 (XMPU_START_HI4),
      .XMPU_START_HI5 (XMPU_START_HI5),
      .XMPU_START_HI6 (XMPU_START_HI6),
      .XMPU_START_HI7 (XMPU_START_HI7),
      .XMPU_START_HI8 (XMPU_START_HI8),
      .XMPU_START_HI9 (XMPU_START_HI9),
      .XMPU_START_LO0 (XMPU_START_LO0),
      .XMPU_START_LO1 (XMPU_START_LO1),
      .XMPU_START_LO10 (XMPU_START_LO10),
      .XMPU_START_LO11 (XMPU_START_LO11),
      .XMPU_START_LO12 (XMPU_START_LO12),
      .XMPU_START_LO13 (XMPU_START_LO13),
      .XMPU_START_LO14 (XMPU_START_LO14),
      .XMPU_START_LO15 (XMPU_START_LO15),
      .XMPU_START_LO2 (XMPU_START_LO2),
      .XMPU_START_LO3 (XMPU_START_LO3),
      .XMPU_START_LO4 (XMPU_START_LO4),
      .XMPU_START_LO5 (XMPU_START_LO5),
      .XMPU_START_LO6 (XMPU_START_LO6),
      .XMPU_START_LO7 (XMPU_START_LO7),
      .XMPU_START_LO8 (XMPU_START_LO8),
      .XMPU_START_LO9 (XMPU_START_LO9),
      .XPI_ADDR_CFG (XPI_ADDR_CFG),
      .XPI_DQS_T_CNTRL (XPI_DQS_T_CNTRL),
      .XPI_DQS_T_CNTRL_PREAMBLE0 (XPI_DQS_T_CNTRL_PREAMBLE0),
      .XPI_DQS_T_CNTRL_PREAMBLE1 (XPI_DQS_T_CNTRL_PREAMBLE1),
      .XPI_IBUF_DIS_OR_HS_RX_DIS (XPI_IBUF_DIS_OR_HS_RX_DIS),
      .XPI_MAP_AC_TIE_OFF (XPI_MAP_AC_TIE_OFF),
      .XPI_MAP_CS_OVERRIDE_CFG (XPI_MAP_CS_OVERRIDE_CFG),
      .XPI_MAP_PD_EN (XPI_MAP_PD_EN),
      .XPI_MRS_CONFIG (XPI_MRS_CONFIG),
      .XPI_NON_TARGET_ODT (XPI_NON_TARGET_ODT),
      .XPI_NON_TARGET_ODT_CFG_READ (XPI_NON_TARGET_ODT_CFG_READ),
      .XPI_NON_TARGET_ODT_CFG_WRITE (XPI_NON_TARGET_ODT_CFG_WRITE),
      .XPI_OE_ALL_NIB (XPI_OE_ALL_NIB),
      .XPI_OE_CNTRL (XPI_OE_CNTRL),
      .XPI_OE_CNTRL2 (XPI_OE_CNTRL2),
      .XPI_OE_CNTRL_PREAMBLE (XPI_OE_CNTRL_PREAMBLE),
      .XPI_PMI_CONFIG (XPI_PMI_CONFIG),
      .XPI_READ_DBI (XPI_READ_DBI),
      .XPI_READ_NIB_ENABLE (XPI_READ_NIB_ENABLE),
      .XPI_READ_OFFSET (XPI_READ_OFFSET),
      .XPI_WRDATA_ALL_NIB (XPI_WRDATA_ALL_NIB),
      .XPI_WRITE_DM_DBI (XPI_WRITE_DM_DBI),
      .XPI_WRITE_NIB_ENABLE (XPI_WRITE_NIB_ENABLE)
) BM_DDRMC5C_INST (
      .DMC2APB5_RDCLK (DMC2APB5_RDCLK),
      .DMC2PHY5_CLK (DMC2PHY5_CLK),
      .DMC2PHY5_FIFO_RDEN (DMC2PHY5_FIFO_RDEN),
      .DMC2PHY5_IBUF_DIS_OR_HS_RX_DIS (DMC2PHY5_IBUF_DIS_OR_HS_RX_DIS),
      .DMC2PHY5_PD (DMC2PHY5_PD),
      .DMC2PHY5_RDCS0 (DMC2PHY5_RDCS0),
      .DMC2PHY5_RDCS1 (DMC2PHY5_RDCS1),
      .DMC2PHY5_RDEN (DMC2PHY5_RDEN),
      .DMC2PHY5_RST (DMC2PHY5_RST),
      .DMC2PHY5_T_B (DMC2PHY5_T_B),
      .DMC2PHY5_WRCS0 (DMC2PHY5_WRCS0),
      .DMC2PHY5_WRCS1 (DMC2PHY5_WRCS1),
      .DMC2PHY5_WR_DQ0 (DMC2PHY5_WR_DQ0),
      .DMC2PHY5_WR_DQ1 (DMC2PHY5_WR_DQ1),
      .DMC2PHY5_WR_DQ2 (DMC2PHY5_WR_DQ2),
      .DMC2PHY5_WR_DQ3 (DMC2PHY5_WR_DQ3),
      .DMC2PHY5_WR_DQ4 (DMC2PHY5_WR_DQ4),
      .DMC2PHY5_WR_DQ5 (DMC2PHY5_WR_DQ5),
      .DMC2PHY5_WR_DQ6 (DMC2PHY5_WR_DQ6),
      .DMC2PHY5_WR_DQ7 (DMC2PHY5_WR_DQ7),
      .DMC2PHY_CSSD_TRIG (DMC2PHY_CSSD_TRIG),
      .DMC_CLK_DESKEW (DMC_CLK_DESKEW),
      .IF_CAL_CAL_BUSY (IF_CAL_CAL_BUSY),
      .IF_CAL_CAL_DONE (IF_CAL_CAL_DONE),
      .IF_DMC2NOC_OUT_0_NOC_CREDIT_RDY (IF_DMC2NOC_OUT_0_NOC_CREDIT_RDY),
      .IF_DMC2NOC_OUT_0_NOC_FLIT (IF_DMC2NOC_OUT_0_NOC_FLIT),
      .IF_DMC2NOC_OUT_0_NOC_FLIT_EN (IF_DMC2NOC_OUT_0_NOC_FLIT_EN),
      .IF_DMC2NOC_OUT_0_NOC_PDEST_ID (IF_DMC2NOC_OUT_0_NOC_PDEST_ID),
      .IF_DMC2NOC_OUT_0_NOC_VALID (IF_DMC2NOC_OUT_0_NOC_VALID),
      .IF_DMC2NOC_OUT_0_NOC_VALID_EN (IF_DMC2NOC_OUT_0_NOC_VALID_EN),
      .IF_DMC2NOC_OUT_1_NOC_CREDIT_RDY (IF_DMC2NOC_OUT_1_NOC_CREDIT_RDY),
      .IF_DMC2NOC_OUT_1_NOC_FLIT (IF_DMC2NOC_OUT_1_NOC_FLIT),
      .IF_DMC2NOC_OUT_1_NOC_FLIT_EN (IF_DMC2NOC_OUT_1_NOC_FLIT_EN),
      .IF_DMC2NOC_OUT_1_NOC_PDEST_ID (IF_DMC2NOC_OUT_1_NOC_PDEST_ID),
      .IF_DMC2NOC_OUT_1_NOC_VALID (IF_DMC2NOC_OUT_1_NOC_VALID),
      .IF_DMC2NOC_OUT_1_NOC_VALID_EN (IF_DMC2NOC_OUT_1_NOC_VALID_EN),
      .IF_DMC2X5PHYIO_HB0_CMU_DMC2APB_PADDR (IF_DMC2X5PHYIO_HB0_CMU_DMC2APB_PADDR),
      .IF_DMC2X5PHYIO_HB0_CMU_DMC2APB_PCLK (IF_DMC2X5PHYIO_HB0_CMU_DMC2APB_PCLK),
      .IF_DMC2X5PHYIO_HB0_CMU_DMC2APB_PENABLE (IF_DMC2X5PHYIO_HB0_CMU_DMC2APB_PENABLE),
      .IF_DMC2X5PHYIO_HB0_CMU_DMC2APB_PRESETN (IF_DMC2X5PHYIO_HB0_CMU_DMC2APB_PRESETN),
      .IF_DMC2X5PHYIO_HB0_CMU_DMC2APB_PSEL (IF_DMC2X5PHYIO_HB0_CMU_DMC2APB_PSEL),
      .IF_DMC2X5PHYIO_HB0_CMU_DMC2APB_PWDATA (IF_DMC2X5PHYIO_HB0_CMU_DMC2APB_PWDATA),
      .IF_DMC2X5PHYIO_HB0_CMU_DMC2APB_PWRITE (IF_DMC2X5PHYIO_HB0_CMU_DMC2APB_PWRITE),
      .IF_DMC2X5PHYIO_HB0_OCT0_RIU_DMC2APB_PADDR (IF_DMC2X5PHYIO_HB0_OCT0_RIU_DMC2APB_PADDR),
      .IF_DMC2X5PHYIO_HB0_OCT0_RIU_DMC2APB_PCLK (IF_DMC2X5PHYIO_HB0_OCT0_RIU_DMC2APB_PCLK),
      .IF_DMC2X5PHYIO_HB0_OCT0_RIU_DMC2APB_PENABLE (IF_DMC2X5PHYIO_HB0_OCT0_RIU_DMC2APB_PENABLE),
      .IF_DMC2X5PHYIO_HB0_OCT0_RIU_DMC2APB_PRESETN (IF_DMC2X5PHYIO_HB0_OCT0_RIU_DMC2APB_PRESETN),
      .IF_DMC2X5PHYIO_HB0_OCT0_RIU_DMC2APB_PSEL (IF_DMC2X5PHYIO_HB0_OCT0_RIU_DMC2APB_PSEL),
      .IF_DMC2X5PHYIO_HB0_OCT0_RIU_DMC2APB_PWDATA (IF_DMC2X5PHYIO_HB0_OCT0_RIU_DMC2APB_PWDATA),
      .IF_DMC2X5PHYIO_HB0_OCT0_RIU_DMC2APB_PWRITE (IF_DMC2X5PHYIO_HB0_OCT0_RIU_DMC2APB_PWRITE),
      .IF_DMC2X5PHYIO_HB0_OCT1_RIU_DMC2APB_PADDR (IF_DMC2X5PHYIO_HB0_OCT1_RIU_DMC2APB_PADDR),
      .IF_DMC2X5PHYIO_HB0_OCT1_RIU_DMC2APB_PCLK (IF_DMC2X5PHYIO_HB0_OCT1_RIU_DMC2APB_PCLK),
      .IF_DMC2X5PHYIO_HB0_OCT1_RIU_DMC2APB_PENABLE (IF_DMC2X5PHYIO_HB0_OCT1_RIU_DMC2APB_PENABLE),
      .IF_DMC2X5PHYIO_HB0_OCT1_RIU_DMC2APB_PRESETN (IF_DMC2X5PHYIO_HB0_OCT1_RIU_DMC2APB_PRESETN),
      .IF_DMC2X5PHYIO_HB0_OCT1_RIU_DMC2APB_PSEL (IF_DMC2X5PHYIO_HB0_OCT1_RIU_DMC2APB_PSEL),
      .IF_DMC2X5PHYIO_HB0_OCT1_RIU_DMC2APB_PWDATA (IF_DMC2X5PHYIO_HB0_OCT1_RIU_DMC2APB_PWDATA),
      .IF_DMC2X5PHYIO_HB0_OCT1_RIU_DMC2APB_PWRITE (IF_DMC2X5PHYIO_HB0_OCT1_RIU_DMC2APB_PWRITE),
      .IF_DMC2X5PHYIO_HB0_OCT2_RIU_DMC2APB_PADDR (IF_DMC2X5PHYIO_HB0_OCT2_RIU_DMC2APB_PADDR),
      .IF_DMC2X5PHYIO_HB0_OCT2_RIU_DMC2APB_PCLK (IF_DMC2X5PHYIO_HB0_OCT2_RIU_DMC2APB_PCLK),
      .IF_DMC2X5PHYIO_HB0_OCT2_RIU_DMC2APB_PENABLE (IF_DMC2X5PHYIO_HB0_OCT2_RIU_DMC2APB_PENABLE),
      .IF_DMC2X5PHYIO_HB0_OCT2_RIU_DMC2APB_PRESETN (IF_DMC2X5PHYIO_HB0_OCT2_RIU_DMC2APB_PRESETN),
      .IF_DMC2X5PHYIO_HB0_OCT2_RIU_DMC2APB_PSEL (IF_DMC2X5PHYIO_HB0_OCT2_RIU_DMC2APB_PSEL),
      .IF_DMC2X5PHYIO_HB0_OCT2_RIU_DMC2APB_PWDATA (IF_DMC2X5PHYIO_HB0_OCT2_RIU_DMC2APB_PWDATA),
      .IF_DMC2X5PHYIO_HB0_OCT2_RIU_DMC2APB_PWRITE (IF_DMC2X5PHYIO_HB0_OCT2_RIU_DMC2APB_PWRITE),
      .IF_DMC2X5PHYIO_HB0_OCT3_RIU_DMC2APB_PADDR (IF_DMC2X5PHYIO_HB0_OCT3_RIU_DMC2APB_PADDR),
      .IF_DMC2X5PHYIO_HB0_OCT3_RIU_DMC2APB_PCLK (IF_DMC2X5PHYIO_HB0_OCT3_RIU_DMC2APB_PCLK),
      .IF_DMC2X5PHYIO_HB0_OCT3_RIU_DMC2APB_PENABLE (IF_DMC2X5PHYIO_HB0_OCT3_RIU_DMC2APB_PENABLE),
      .IF_DMC2X5PHYIO_HB0_OCT3_RIU_DMC2APB_PRESETN (IF_DMC2X5PHYIO_HB0_OCT3_RIU_DMC2APB_PRESETN),
      .IF_DMC2X5PHYIO_HB0_OCT3_RIU_DMC2APB_PSEL (IF_DMC2X5PHYIO_HB0_OCT3_RIU_DMC2APB_PSEL),
      .IF_DMC2X5PHYIO_HB0_OCT3_RIU_DMC2APB_PWDATA (IF_DMC2X5PHYIO_HB0_OCT3_RIU_DMC2APB_PWDATA),
      .IF_DMC2X5PHYIO_HB0_OCT3_RIU_DMC2APB_PWRITE (IF_DMC2X5PHYIO_HB0_OCT3_RIU_DMC2APB_PWRITE),
      .IF_DMC2X5PHYIO_HB0_XPLL_DMC2APB_PADDR (IF_DMC2X5PHYIO_HB0_XPLL_DMC2APB_PADDR),
      .IF_DMC2X5PHYIO_HB0_XPLL_DMC2APB_PCLK (IF_DMC2X5PHYIO_HB0_XPLL_DMC2APB_PCLK),
      .IF_DMC2X5PHYIO_HB0_XPLL_DMC2APB_PENABLE (IF_DMC2X5PHYIO_HB0_XPLL_DMC2APB_PENABLE),
      .IF_DMC2X5PHYIO_HB0_XPLL_DMC2APB_PRESETN (IF_DMC2X5PHYIO_HB0_XPLL_DMC2APB_PRESETN),
      .IF_DMC2X5PHYIO_HB0_XPLL_DMC2APB_PSEL (IF_DMC2X5PHYIO_HB0_XPLL_DMC2APB_PSEL),
      .IF_DMC2X5PHYIO_HB0_XPLL_DMC2APB_PWDATA (IF_DMC2X5PHYIO_HB0_XPLL_DMC2APB_PWDATA),
      .IF_DMC2X5PHYIO_HB0_XPLL_DMC2APB_PWRITE (IF_DMC2X5PHYIO_HB0_XPLL_DMC2APB_PWRITE),
      .IF_DMC2X5PHYIO_HB1_CMU_DMC2APB_PADDR (IF_DMC2X5PHYIO_HB1_CMU_DMC2APB_PADDR),
      .IF_DMC2X5PHYIO_HB1_CMU_DMC2APB_PCLK (IF_DMC2X5PHYIO_HB1_CMU_DMC2APB_PCLK),
      .IF_DMC2X5PHYIO_HB1_CMU_DMC2APB_PENABLE (IF_DMC2X5PHYIO_HB1_CMU_DMC2APB_PENABLE),
      .IF_DMC2X5PHYIO_HB1_CMU_DMC2APB_PRESETN (IF_DMC2X5PHYIO_HB1_CMU_DMC2APB_PRESETN),
      .IF_DMC2X5PHYIO_HB1_CMU_DMC2APB_PSEL (IF_DMC2X5PHYIO_HB1_CMU_DMC2APB_PSEL),
      .IF_DMC2X5PHYIO_HB1_CMU_DMC2APB_PWDATA (IF_DMC2X5PHYIO_HB1_CMU_DMC2APB_PWDATA),
      .IF_DMC2X5PHYIO_HB1_CMU_DMC2APB_PWRITE (IF_DMC2X5PHYIO_HB1_CMU_DMC2APB_PWRITE),
      .IF_DMC2X5PHYIO_HB1_OCT0_RIU_DMC2APB_PADDR (IF_DMC2X5PHYIO_HB1_OCT0_RIU_DMC2APB_PADDR),
      .IF_DMC2X5PHYIO_HB1_OCT0_RIU_DMC2APB_PCLK (IF_DMC2X5PHYIO_HB1_OCT0_RIU_DMC2APB_PCLK),
      .IF_DMC2X5PHYIO_HB1_OCT0_RIU_DMC2APB_PENABLE (IF_DMC2X5PHYIO_HB1_OCT0_RIU_DMC2APB_PENABLE),
      .IF_DMC2X5PHYIO_HB1_OCT0_RIU_DMC2APB_PRESETN (IF_DMC2X5PHYIO_HB1_OCT0_RIU_DMC2APB_PRESETN),
      .IF_DMC2X5PHYIO_HB1_OCT0_RIU_DMC2APB_PSEL (IF_DMC2X5PHYIO_HB1_OCT0_RIU_DMC2APB_PSEL),
      .IF_DMC2X5PHYIO_HB1_OCT0_RIU_DMC2APB_PWDATA (IF_DMC2X5PHYIO_HB1_OCT0_RIU_DMC2APB_PWDATA),
      .IF_DMC2X5PHYIO_HB1_OCT0_RIU_DMC2APB_PWRITE (IF_DMC2X5PHYIO_HB1_OCT0_RIU_DMC2APB_PWRITE),
      .IF_DMC2X5PHYIO_HB1_OCT1_RIU_DMC2APB_PADDR (IF_DMC2X5PHYIO_HB1_OCT1_RIU_DMC2APB_PADDR),
      .IF_DMC2X5PHYIO_HB1_OCT1_RIU_DMC2APB_PCLK (IF_DMC2X5PHYIO_HB1_OCT1_RIU_DMC2APB_PCLK),
      .IF_DMC2X5PHYIO_HB1_OCT1_RIU_DMC2APB_PENABLE (IF_DMC2X5PHYIO_HB1_OCT1_RIU_DMC2APB_PENABLE),
      .IF_DMC2X5PHYIO_HB1_OCT1_RIU_DMC2APB_PRESETN (IF_DMC2X5PHYIO_HB1_OCT1_RIU_DMC2APB_PRESETN),
      .IF_DMC2X5PHYIO_HB1_OCT1_RIU_DMC2APB_PSEL (IF_DMC2X5PHYIO_HB1_OCT1_RIU_DMC2APB_PSEL),
      .IF_DMC2X5PHYIO_HB1_OCT1_RIU_DMC2APB_PWDATA (IF_DMC2X5PHYIO_HB1_OCT1_RIU_DMC2APB_PWDATA),
      .IF_DMC2X5PHYIO_HB1_OCT1_RIU_DMC2APB_PWRITE (IF_DMC2X5PHYIO_HB1_OCT1_RIU_DMC2APB_PWRITE),
      .IF_DMC2X5PHYIO_HB1_OCT2_RIU_DMC2APB_PADDR (IF_DMC2X5PHYIO_HB1_OCT2_RIU_DMC2APB_PADDR),
      .IF_DMC2X5PHYIO_HB1_OCT2_RIU_DMC2APB_PCLK (IF_DMC2X5PHYIO_HB1_OCT2_RIU_DMC2APB_PCLK),
      .IF_DMC2X5PHYIO_HB1_OCT2_RIU_DMC2APB_PENABLE (IF_DMC2X5PHYIO_HB1_OCT2_RIU_DMC2APB_PENABLE),
      .IF_DMC2X5PHYIO_HB1_OCT2_RIU_DMC2APB_PRESETN (IF_DMC2X5PHYIO_HB1_OCT2_RIU_DMC2APB_PRESETN),
      .IF_DMC2X5PHYIO_HB1_OCT2_RIU_DMC2APB_PSEL (IF_DMC2X5PHYIO_HB1_OCT2_RIU_DMC2APB_PSEL),
      .IF_DMC2X5PHYIO_HB1_OCT2_RIU_DMC2APB_PWDATA (IF_DMC2X5PHYIO_HB1_OCT2_RIU_DMC2APB_PWDATA),
      .IF_DMC2X5PHYIO_HB1_OCT2_RIU_DMC2APB_PWRITE (IF_DMC2X5PHYIO_HB1_OCT2_RIU_DMC2APB_PWRITE),
      .IF_DMC2X5PHYIO_HB1_OCT3_RIU_DMC2APB_PADDR (IF_DMC2X5PHYIO_HB1_OCT3_RIU_DMC2APB_PADDR),
      .IF_DMC2X5PHYIO_HB1_OCT3_RIU_DMC2APB_PCLK (IF_DMC2X5PHYIO_HB1_OCT3_RIU_DMC2APB_PCLK),
      .IF_DMC2X5PHYIO_HB1_OCT3_RIU_DMC2APB_PENABLE (IF_DMC2X5PHYIO_HB1_OCT3_RIU_DMC2APB_PENABLE),
      .IF_DMC2X5PHYIO_HB1_OCT3_RIU_DMC2APB_PRESETN (IF_DMC2X5PHYIO_HB1_OCT3_RIU_DMC2APB_PRESETN),
      .IF_DMC2X5PHYIO_HB1_OCT3_RIU_DMC2APB_PSEL (IF_DMC2X5PHYIO_HB1_OCT3_RIU_DMC2APB_PSEL),
      .IF_DMC2X5PHYIO_HB1_OCT3_RIU_DMC2APB_PWDATA (IF_DMC2X5PHYIO_HB1_OCT3_RIU_DMC2APB_PWDATA),
      .IF_DMC2X5PHYIO_HB1_OCT3_RIU_DMC2APB_PWRITE (IF_DMC2X5PHYIO_HB1_OCT3_RIU_DMC2APB_PWRITE),
      .IF_DMC2X5PHYIO_HB1_XPLL_DMC2APB_PADDR (IF_DMC2X5PHYIO_HB1_XPLL_DMC2APB_PADDR),
      .IF_DMC2X5PHYIO_HB1_XPLL_DMC2APB_PCLK (IF_DMC2X5PHYIO_HB1_XPLL_DMC2APB_PCLK),
      .IF_DMC2X5PHYIO_HB1_XPLL_DMC2APB_PENABLE (IF_DMC2X5PHYIO_HB1_XPLL_DMC2APB_PENABLE),
      .IF_DMC2X5PHYIO_HB1_XPLL_DMC2APB_PRESETN (IF_DMC2X5PHYIO_HB1_XPLL_DMC2APB_PRESETN),
      .IF_DMC2X5PHYIO_HB1_XPLL_DMC2APB_PSEL (IF_DMC2X5PHYIO_HB1_XPLL_DMC2APB_PSEL),
      .IF_DMC2X5PHYIO_HB1_XPLL_DMC2APB_PWDATA (IF_DMC2X5PHYIO_HB1_XPLL_DMC2APB_PWDATA),
      .IF_DMC2X5PHYIO_HB1_XPLL_DMC2APB_PWRITE (IF_DMC2X5PHYIO_HB1_XPLL_DMC2APB_PWRITE),
      .IF_DMC2X5PHYIO_HB2_CMU_DMC2APB_PADDR (IF_DMC2X5PHYIO_HB2_CMU_DMC2APB_PADDR),
      .IF_DMC2X5PHYIO_HB2_CMU_DMC2APB_PCLK (IF_DMC2X5PHYIO_HB2_CMU_DMC2APB_PCLK),
      .IF_DMC2X5PHYIO_HB2_CMU_DMC2APB_PENABLE (IF_DMC2X5PHYIO_HB2_CMU_DMC2APB_PENABLE),
      .IF_DMC2X5PHYIO_HB2_CMU_DMC2APB_PRESETN (IF_DMC2X5PHYIO_HB2_CMU_DMC2APB_PRESETN),
      .IF_DMC2X5PHYIO_HB2_CMU_DMC2APB_PSEL (IF_DMC2X5PHYIO_HB2_CMU_DMC2APB_PSEL),
      .IF_DMC2X5PHYIO_HB2_CMU_DMC2APB_PWDATA (IF_DMC2X5PHYIO_HB2_CMU_DMC2APB_PWDATA),
      .IF_DMC2X5PHYIO_HB2_CMU_DMC2APB_PWRITE (IF_DMC2X5PHYIO_HB2_CMU_DMC2APB_PWRITE),
      .IF_DMC2X5PHYIO_HB2_OCT0_RIU_DMC2APB_PADDR (IF_DMC2X5PHYIO_HB2_OCT0_RIU_DMC2APB_PADDR),
      .IF_DMC2X5PHYIO_HB2_OCT0_RIU_DMC2APB_PCLK (IF_DMC2X5PHYIO_HB2_OCT0_RIU_DMC2APB_PCLK),
      .IF_DMC2X5PHYIO_HB2_OCT0_RIU_DMC2APB_PENABLE (IF_DMC2X5PHYIO_HB2_OCT0_RIU_DMC2APB_PENABLE),
      .IF_DMC2X5PHYIO_HB2_OCT0_RIU_DMC2APB_PRESETN (IF_DMC2X5PHYIO_HB2_OCT0_RIU_DMC2APB_PRESETN),
      .IF_DMC2X5PHYIO_HB2_OCT0_RIU_DMC2APB_PSEL (IF_DMC2X5PHYIO_HB2_OCT0_RIU_DMC2APB_PSEL),
      .IF_DMC2X5PHYIO_HB2_OCT0_RIU_DMC2APB_PWDATA (IF_DMC2X5PHYIO_HB2_OCT0_RIU_DMC2APB_PWDATA),
      .IF_DMC2X5PHYIO_HB2_OCT0_RIU_DMC2APB_PWRITE (IF_DMC2X5PHYIO_HB2_OCT0_RIU_DMC2APB_PWRITE),
      .IF_DMC2X5PHYIO_HB2_OCT1_RIU_DMC2APB_PADDR (IF_DMC2X5PHYIO_HB2_OCT1_RIU_DMC2APB_PADDR),
      .IF_DMC2X5PHYIO_HB2_OCT1_RIU_DMC2APB_PCLK (IF_DMC2X5PHYIO_HB2_OCT1_RIU_DMC2APB_PCLK),
      .IF_DMC2X5PHYIO_HB2_OCT1_RIU_DMC2APB_PENABLE (IF_DMC2X5PHYIO_HB2_OCT1_RIU_DMC2APB_PENABLE),
      .IF_DMC2X5PHYIO_HB2_OCT1_RIU_DMC2APB_PRESETN (IF_DMC2X5PHYIO_HB2_OCT1_RIU_DMC2APB_PRESETN),
      .IF_DMC2X5PHYIO_HB2_OCT1_RIU_DMC2APB_PSEL (IF_DMC2X5PHYIO_HB2_OCT1_RIU_DMC2APB_PSEL),
      .IF_DMC2X5PHYIO_HB2_OCT1_RIU_DMC2APB_PWDATA (IF_DMC2X5PHYIO_HB2_OCT1_RIU_DMC2APB_PWDATA),
      .IF_DMC2X5PHYIO_HB2_OCT1_RIU_DMC2APB_PWRITE (IF_DMC2X5PHYIO_HB2_OCT1_RIU_DMC2APB_PWRITE),
      .IF_DMC2X5PHYIO_HB2_OCT2_RIU_DMC2APB_PADDR (IF_DMC2X5PHYIO_HB2_OCT2_RIU_DMC2APB_PADDR),
      .IF_DMC2X5PHYIO_HB2_OCT2_RIU_DMC2APB_PCLK (IF_DMC2X5PHYIO_HB2_OCT2_RIU_DMC2APB_PCLK),
      .IF_DMC2X5PHYIO_HB2_OCT2_RIU_DMC2APB_PENABLE (IF_DMC2X5PHYIO_HB2_OCT2_RIU_DMC2APB_PENABLE),
      .IF_DMC2X5PHYIO_HB2_OCT2_RIU_DMC2APB_PRESETN (IF_DMC2X5PHYIO_HB2_OCT2_RIU_DMC2APB_PRESETN),
      .IF_DMC2X5PHYIO_HB2_OCT2_RIU_DMC2APB_PSEL (IF_DMC2X5PHYIO_HB2_OCT2_RIU_DMC2APB_PSEL),
      .IF_DMC2X5PHYIO_HB2_OCT2_RIU_DMC2APB_PWDATA (IF_DMC2X5PHYIO_HB2_OCT2_RIU_DMC2APB_PWDATA),
      .IF_DMC2X5PHYIO_HB2_OCT2_RIU_DMC2APB_PWRITE (IF_DMC2X5PHYIO_HB2_OCT2_RIU_DMC2APB_PWRITE),
      .IF_DMC2X5PHYIO_HB2_OCT3_RIU_DMC2APB_PADDR (IF_DMC2X5PHYIO_HB2_OCT3_RIU_DMC2APB_PADDR),
      .IF_DMC2X5PHYIO_HB2_OCT3_RIU_DMC2APB_PCLK (IF_DMC2X5PHYIO_HB2_OCT3_RIU_DMC2APB_PCLK),
      .IF_DMC2X5PHYIO_HB2_OCT3_RIU_DMC2APB_PENABLE (IF_DMC2X5PHYIO_HB2_OCT3_RIU_DMC2APB_PENABLE),
      .IF_DMC2X5PHYIO_HB2_OCT3_RIU_DMC2APB_PRESETN (IF_DMC2X5PHYIO_HB2_OCT3_RIU_DMC2APB_PRESETN),
      .IF_DMC2X5PHYIO_HB2_OCT3_RIU_DMC2APB_PSEL (IF_DMC2X5PHYIO_HB2_OCT3_RIU_DMC2APB_PSEL),
      .IF_DMC2X5PHYIO_HB2_OCT3_RIU_DMC2APB_PWDATA (IF_DMC2X5PHYIO_HB2_OCT3_RIU_DMC2APB_PWDATA),
      .IF_DMC2X5PHYIO_HB2_OCT3_RIU_DMC2APB_PWRITE (IF_DMC2X5PHYIO_HB2_OCT3_RIU_DMC2APB_PWRITE),
      .IF_DMC2X5PHYIO_HB2_XPLL_DMC2APB_PADDR (IF_DMC2X5PHYIO_HB2_XPLL_DMC2APB_PADDR),
      .IF_DMC2X5PHYIO_HB2_XPLL_DMC2APB_PCLK (IF_DMC2X5PHYIO_HB2_XPLL_DMC2APB_PCLK),
      .IF_DMC2X5PHYIO_HB2_XPLL_DMC2APB_PENABLE (IF_DMC2X5PHYIO_HB2_XPLL_DMC2APB_PENABLE),
      .IF_DMC2X5PHYIO_HB2_XPLL_DMC2APB_PRESETN (IF_DMC2X5PHYIO_HB2_XPLL_DMC2APB_PRESETN),
      .IF_DMC2X5PHYIO_HB2_XPLL_DMC2APB_PSEL (IF_DMC2X5PHYIO_HB2_XPLL_DMC2APB_PSEL),
      .IF_DMC2X5PHYIO_HB2_XPLL_DMC2APB_PWDATA (IF_DMC2X5PHYIO_HB2_XPLL_DMC2APB_PWDATA),
      .IF_DMC2X5PHYIO_HB2_XPLL_DMC2APB_PWRITE (IF_DMC2X5PHYIO_HB2_XPLL_DMC2APB_PWRITE),
      .IF_DMC_FABRIC_CSSD_CLKSTP_BCAST (IF_DMC_FABRIC_CSSD_CLKSTP_BCAST),
      .IF_DMC_FABRIC_EXMON_CLEAR_OUT (IF_DMC_FABRIC_EXMON_CLEAR_OUT),
      .IF_DMC_FABRIC_ILA2BLI_ACK (IF_DMC_FABRIC_ILA2BLI_ACK),
      .IF_DMC_FABRIC_ILA2BLI_TRIG (IF_DMC_FABRIC_ILA2BLI_TRIG),
      .IF_DMC_FABRIC_REF_ACK_0 (IF_DMC_FABRIC_REF_ACK_0),
      .IF_DMC_FABRIC_REF_ACK_1 (IF_DMC_FABRIC_REF_ACK_1),
      .IF_DMC_FABRIC_REF_USR_PORT_AVAILABLE (IF_DMC_FABRIC_REF_USR_PORT_AVAILABLE),
      .IF_DMC_FABRIC_SCAN_CHNL_OUT_EXT_CRYPTO (IF_DMC_FABRIC_SCAN_CHNL_OUT_EXT_CRYPTO),
      .IF_DMC_FABRIC_SCAN_CHNL_OUT_EXT_DDRMC (IF_DMC_FABRIC_SCAN_CHNL_OUT_EXT_DDRMC),
      .IF_DMC_FABRIC_SCAN_CNTRL_CHNL_OUT_EXT_CRYPTO (IF_DMC_FABRIC_SCAN_CNTRL_CHNL_OUT_EXT_CRYPTO),
      .IF_DMC_FABRIC_SCAN_CNTRL_CHNL_OUT_EXT_DDRMC (IF_DMC_FABRIC_SCAN_CNTRL_CHNL_OUT_EXT_DDRMC),
      .IF_DMC_FABRIC_UB2BLI_ACK (IF_DMC_FABRIC_UB2BLI_ACK),
      .IF_DMC_FABRIC_UB2BLI_TRACE_TDATA (IF_DMC_FABRIC_UB2BLI_TRACE_TDATA),
      .IF_DMC_FABRIC_UB2BLI_TRACE_TVALID (IF_DMC_FABRIC_UB2BLI_TRACE_TVALID),
      .IF_DMC_FABRIC_UB2BLI_TRIG (IF_DMC_FABRIC_UB2BLI_TRIG),
      .IF_DMC_FABRIC_UB2BLI_UART_TX (IF_DMC_FABRIC_UB2BLI_UART_TX),
      .IF_NOC2DMC_IN_0_NOC_CREDIT_RETURN (IF_NOC2DMC_IN_0_NOC_CREDIT_RETURN),
      .IF_NOC2DMC_IN_0_NOC_CREDIT_RETURN_EN (IF_NOC2DMC_IN_0_NOC_CREDIT_RETURN_EN),
      .IF_NOC2DMC_IN_1_NOC_CREDIT_RETURN (IF_NOC2DMC_IN_1_NOC_CREDIT_RETURN),
      .IF_NOC2DMC_IN_1_NOC_CREDIT_RETURN_EN (IF_NOC2DMC_IN_1_NOC_CREDIT_RETURN_EN),
      .IF_UBLAZE_FABRIC_UB2BLI_ADDRESS (IF_UBLAZE_FABRIC_UB2BLI_ADDRESS),
      .IF_UBLAZE_FABRIC_UB2BLI_ADDR_STROBE (IF_UBLAZE_FABRIC_UB2BLI_ADDR_STROBE),
      .IF_UBLAZE_FABRIC_UB2BLI_READ_STROBE (IF_UBLAZE_FABRIC_UB2BLI_READ_STROBE),
      .IF_UBLAZE_FABRIC_UB2BLI_WRITE_DATA (IF_UBLAZE_FABRIC_UB2BLI_WRITE_DATA),
      .IF_UBLAZE_FABRIC_UB_MISC_OUT (IF_UBLAZE_FABRIC_UB_MISC_OUT),
      .DBG_PLL1_CLK (DBG_PLL1_CLK),
      .DMC_CLK (DMC_CLK),
      .FROM_NOC_0 (FROM_NOC_0),
      .FROM_NOC_1 (FROM_NOC_1),
      .IF_DMC2NOC_OUT_0_NOC_CREDIT_RETURN (IF_DMC2NOC_OUT_0_NOC_CREDIT_RETURN),
      .IF_DMC2NOC_OUT_0_NOC_CREDIT_RETURN_EN (IF_DMC2NOC_OUT_0_NOC_CREDIT_RETURN_EN),
      .IF_DMC2NOC_OUT_1_NOC_CREDIT_RETURN (IF_DMC2NOC_OUT_1_NOC_CREDIT_RETURN),
      .IF_DMC2NOC_OUT_1_NOC_CREDIT_RETURN_EN (IF_DMC2NOC_OUT_1_NOC_CREDIT_RETURN_EN),
      .IF_DMC2X5PHYIO_HB0_CMU_APB2DMC_PRDATA (IF_DMC2X5PHYIO_HB0_CMU_APB2DMC_PRDATA),
      .IF_DMC2X5PHYIO_HB0_CMU_APB2DMC_PREADY (IF_DMC2X5PHYIO_HB0_CMU_APB2DMC_PREADY),
      .IF_DMC2X5PHYIO_HB0_CMU_APB2DMC_PSLVERR (IF_DMC2X5PHYIO_HB0_CMU_APB2DMC_PSLVERR),
      .IF_DMC2X5PHYIO_HB0_OCT0_RIU_APB2DMC_PRDATA (IF_DMC2X5PHYIO_HB0_OCT0_RIU_APB2DMC_PRDATA),
      .IF_DMC2X5PHYIO_HB0_OCT0_RIU_APB2DMC_PREADY (IF_DMC2X5PHYIO_HB0_OCT0_RIU_APB2DMC_PREADY),
      .IF_DMC2X5PHYIO_HB0_OCT0_RIU_APB2DMC_PSLVERR (IF_DMC2X5PHYIO_HB0_OCT0_RIU_APB2DMC_PSLVERR),
      .IF_DMC2X5PHYIO_HB0_OCT1_RIU_APB2DMC_PRDATA (IF_DMC2X5PHYIO_HB0_OCT1_RIU_APB2DMC_PRDATA),
      .IF_DMC2X5PHYIO_HB0_OCT1_RIU_APB2DMC_PREADY (IF_DMC2X5PHYIO_HB0_OCT1_RIU_APB2DMC_PREADY),
      .IF_DMC2X5PHYIO_HB0_OCT1_RIU_APB2DMC_PSLVERR (IF_DMC2X5PHYIO_HB0_OCT1_RIU_APB2DMC_PSLVERR),
      .IF_DMC2X5PHYIO_HB0_OCT2_RIU_APB2DMC_PRDATA (IF_DMC2X5PHYIO_HB0_OCT2_RIU_APB2DMC_PRDATA),
      .IF_DMC2X5PHYIO_HB0_OCT2_RIU_APB2DMC_PREADY (IF_DMC2X5PHYIO_HB0_OCT2_RIU_APB2DMC_PREADY),
      .IF_DMC2X5PHYIO_HB0_OCT2_RIU_APB2DMC_PSLVERR (IF_DMC2X5PHYIO_HB0_OCT2_RIU_APB2DMC_PSLVERR),
      .IF_DMC2X5PHYIO_HB0_OCT3_RIU_APB2DMC_PRDATA (IF_DMC2X5PHYIO_HB0_OCT3_RIU_APB2DMC_PRDATA),
      .IF_DMC2X5PHYIO_HB0_OCT3_RIU_APB2DMC_PREADY (IF_DMC2X5PHYIO_HB0_OCT3_RIU_APB2DMC_PREADY),
      .IF_DMC2X5PHYIO_HB0_OCT3_RIU_APB2DMC_PSLVERR (IF_DMC2X5PHYIO_HB0_OCT3_RIU_APB2DMC_PSLVERR),
      .IF_DMC2X5PHYIO_HB0_XPLL_APB2DMC_PRDATA (IF_DMC2X5PHYIO_HB0_XPLL_APB2DMC_PRDATA),
      .IF_DMC2X5PHYIO_HB0_XPLL_APB2DMC_PREADY (IF_DMC2X5PHYIO_HB0_XPLL_APB2DMC_PREADY),
      .IF_DMC2X5PHYIO_HB0_XPLL_APB2DMC_PSLVERR (IF_DMC2X5PHYIO_HB0_XPLL_APB2DMC_PSLVERR),
      .IF_DMC2X5PHYIO_HB1_CMU_APB2DMC_PRDATA (IF_DMC2X5PHYIO_HB1_CMU_APB2DMC_PRDATA),
      .IF_DMC2X5PHYIO_HB1_CMU_APB2DMC_PREADY (IF_DMC2X5PHYIO_HB1_CMU_APB2DMC_PREADY),
      .IF_DMC2X5PHYIO_HB1_CMU_APB2DMC_PSLVERR (IF_DMC2X5PHYIO_HB1_CMU_APB2DMC_PSLVERR),
      .IF_DMC2X5PHYIO_HB1_OCT0_RIU_APB2DMC_PRDATA (IF_DMC2X5PHYIO_HB1_OCT0_RIU_APB2DMC_PRDATA),
      .IF_DMC2X5PHYIO_HB1_OCT0_RIU_APB2DMC_PREADY (IF_DMC2X5PHYIO_HB1_OCT0_RIU_APB2DMC_PREADY),
      .IF_DMC2X5PHYIO_HB1_OCT0_RIU_APB2DMC_PSLVERR (IF_DMC2X5PHYIO_HB1_OCT0_RIU_APB2DMC_PSLVERR),
      .IF_DMC2X5PHYIO_HB1_OCT1_RIU_APB2DMC_PRDATA (IF_DMC2X5PHYIO_HB1_OCT1_RIU_APB2DMC_PRDATA),
      .IF_DMC2X5PHYIO_HB1_OCT1_RIU_APB2DMC_PREADY (IF_DMC2X5PHYIO_HB1_OCT1_RIU_APB2DMC_PREADY),
      .IF_DMC2X5PHYIO_HB1_OCT1_RIU_APB2DMC_PSLVERR (IF_DMC2X5PHYIO_HB1_OCT1_RIU_APB2DMC_PSLVERR),
      .IF_DMC2X5PHYIO_HB1_OCT2_RIU_APB2DMC_PRDATA (IF_DMC2X5PHYIO_HB1_OCT2_RIU_APB2DMC_PRDATA),
      .IF_DMC2X5PHYIO_HB1_OCT2_RIU_APB2DMC_PREADY (IF_DMC2X5PHYIO_HB1_OCT2_RIU_APB2DMC_PREADY),
      .IF_DMC2X5PHYIO_HB1_OCT2_RIU_APB2DMC_PSLVERR (IF_DMC2X5PHYIO_HB1_OCT2_RIU_APB2DMC_PSLVERR),
      .IF_DMC2X5PHYIO_HB1_OCT3_RIU_APB2DMC_PRDATA (IF_DMC2X5PHYIO_HB1_OCT3_RIU_APB2DMC_PRDATA),
      .IF_DMC2X5PHYIO_HB1_OCT3_RIU_APB2DMC_PREADY (IF_DMC2X5PHYIO_HB1_OCT3_RIU_APB2DMC_PREADY),
      .IF_DMC2X5PHYIO_HB1_OCT3_RIU_APB2DMC_PSLVERR (IF_DMC2X5PHYIO_HB1_OCT3_RIU_APB2DMC_PSLVERR),
      .IF_DMC2X5PHYIO_HB1_XPLL_APB2DMC_PRDATA (IF_DMC2X5PHYIO_HB1_XPLL_APB2DMC_PRDATA),
      .IF_DMC2X5PHYIO_HB1_XPLL_APB2DMC_PREADY (IF_DMC2X5PHYIO_HB1_XPLL_APB2DMC_PREADY),
      .IF_DMC2X5PHYIO_HB1_XPLL_APB2DMC_PSLVERR (IF_DMC2X5PHYIO_HB1_XPLL_APB2DMC_PSLVERR),
      .IF_DMC2X5PHYIO_HB2_CMU_APB2DMC_PRDATA (IF_DMC2X5PHYIO_HB2_CMU_APB2DMC_PRDATA),
      .IF_DMC2X5PHYIO_HB2_CMU_APB2DMC_PREADY (IF_DMC2X5PHYIO_HB2_CMU_APB2DMC_PREADY),
      .IF_DMC2X5PHYIO_HB2_CMU_APB2DMC_PSLVERR (IF_DMC2X5PHYIO_HB2_CMU_APB2DMC_PSLVERR),
      .IF_DMC2X5PHYIO_HB2_OCT0_RIU_APB2DMC_PRDATA (IF_DMC2X5PHYIO_HB2_OCT0_RIU_APB2DMC_PRDATA),
      .IF_DMC2X5PHYIO_HB2_OCT0_RIU_APB2DMC_PREADY (IF_DMC2X5PHYIO_HB2_OCT0_RIU_APB2DMC_PREADY),
      .IF_DMC2X5PHYIO_HB2_OCT0_RIU_APB2DMC_PSLVERR (IF_DMC2X5PHYIO_HB2_OCT0_RIU_APB2DMC_PSLVERR),
      .IF_DMC2X5PHYIO_HB2_OCT1_RIU_APB2DMC_PRDATA (IF_DMC2X5PHYIO_HB2_OCT1_RIU_APB2DMC_PRDATA),
      .IF_DMC2X5PHYIO_HB2_OCT1_RIU_APB2DMC_PREADY (IF_DMC2X5PHYIO_HB2_OCT1_RIU_APB2DMC_PREADY),
      .IF_DMC2X5PHYIO_HB2_OCT1_RIU_APB2DMC_PSLVERR (IF_DMC2X5PHYIO_HB2_OCT1_RIU_APB2DMC_PSLVERR),
      .IF_DMC2X5PHYIO_HB2_OCT2_RIU_APB2DMC_PRDATA (IF_DMC2X5PHYIO_HB2_OCT2_RIU_APB2DMC_PRDATA),
      .IF_DMC2X5PHYIO_HB2_OCT2_RIU_APB2DMC_PREADY (IF_DMC2X5PHYIO_HB2_OCT2_RIU_APB2DMC_PREADY),
      .IF_DMC2X5PHYIO_HB2_OCT2_RIU_APB2DMC_PSLVERR (IF_DMC2X5PHYIO_HB2_OCT2_RIU_APB2DMC_PSLVERR),
      .IF_DMC2X5PHYIO_HB2_OCT3_RIU_APB2DMC_PRDATA (IF_DMC2X5PHYIO_HB2_OCT3_RIU_APB2DMC_PRDATA),
      .IF_DMC2X5PHYIO_HB2_OCT3_RIU_APB2DMC_PREADY (IF_DMC2X5PHYIO_HB2_OCT3_RIU_APB2DMC_PREADY),
      .IF_DMC2X5PHYIO_HB2_OCT3_RIU_APB2DMC_PSLVERR (IF_DMC2X5PHYIO_HB2_OCT3_RIU_APB2DMC_PSLVERR),
      .IF_DMC2X5PHYIO_HB2_XPLL_APB2DMC_PRDATA (IF_DMC2X5PHYIO_HB2_XPLL_APB2DMC_PRDATA),
      .IF_DMC2X5PHYIO_HB2_XPLL_APB2DMC_PREADY (IF_DMC2X5PHYIO_HB2_XPLL_APB2DMC_PREADY),
      .IF_DMC2X5PHYIO_HB2_XPLL_APB2DMC_PSLVERR (IF_DMC2X5PHYIO_HB2_XPLL_APB2DMC_PSLVERR),
      .IF_DMC_FABRIC_BLI2ILA_ACK (IF_DMC_FABRIC_BLI2ILA_ACK),
      .IF_DMC_FABRIC_BLI2ILA_TRIG (IF_DMC_FABRIC_BLI2ILA_TRIG),
      .IF_DMC_FABRIC_BLI2UB_ACK (IF_DMC_FABRIC_BLI2UB_ACK),
      .IF_DMC_FABRIC_BLI2UB_TRACE_CLK (IF_DMC_FABRIC_BLI2UB_TRACE_CLK),
      .IF_DMC_FABRIC_BLI2UB_TRACE_TREADY (IF_DMC_FABRIC_BLI2UB_TRACE_TREADY),
      .IF_DMC_FABRIC_BLI2UB_TRIG (IF_DMC_FABRIC_BLI2UB_TRIG),
      .IF_DMC_FABRIC_BLI2UB_UART_RX (IF_DMC_FABRIC_BLI2UB_UART_RX),
      .IF_DMC_FABRIC_BLOCK_PERIODIC_CAL (IF_DMC_FABRIC_BLOCK_PERIODIC_CAL),
      .IF_DMC_FABRIC_CSSD_TRIG_IN_N_EXT (IF_DMC_FABRIC_CSSD_TRIG_IN_N_EXT),
      .IF_DMC_FABRIC_EXMON_CLEAR_IN (IF_DMC_FABRIC_EXMON_CLEAR_IN),
      .IF_DMC_FABRIC_REF_RANK_EN_0 (IF_DMC_FABRIC_REF_RANK_EN_0),
      .IF_DMC_FABRIC_REF_RANK_EN_1 (IF_DMC_FABRIC_REF_RANK_EN_1),
      .IF_DMC_FABRIC_SCAN_CHNL_IN_EXT (IF_DMC_FABRIC_SCAN_CHNL_IN_EXT),
      .IF_DMC_FABRIC_SCAN_CHNL_MASK_IN_EXT (IF_DMC_FABRIC_SCAN_CHNL_MASK_IN_EXT),
      .IF_DMC_FABRIC_SCAN_CLK_N_EXT (IF_DMC_FABRIC_SCAN_CLK_N_EXT),
      .IF_DMC_FABRIC_SCAN_CNTRL_CHNL_IN_EXT_CRYPTO (IF_DMC_FABRIC_SCAN_CNTRL_CHNL_IN_EXT_CRYPTO),
      .IF_DMC_FABRIC_SCAN_CNTRL_CHNL_IN_EXT_DDRMC (IF_DMC_FABRIC_SCAN_CNTRL_CHNL_IN_EXT_DDRMC),
      .IF_DMC_FABRIC_SCAN_EDT_UPDT_N_EXT (IF_DMC_FABRIC_SCAN_EDT_UPDT_N_EXT),
      .IF_DMC_FABRIC_SCAN_EN_N_EXT (IF_DMC_FABRIC_SCAN_EN_N_EXT),
      .IF_DMC_FABRIC_SCAN_MODE_RST_N_EXT (IF_DMC_FABRIC_SCAN_MODE_RST_N_EXT),
      .IF_NOC2DMC_IN_0_NOC_CREDIT_RDY (IF_NOC2DMC_IN_0_NOC_CREDIT_RDY),
      .IF_NOC2DMC_IN_0_NOC_FLIT (IF_NOC2DMC_IN_0_NOC_FLIT),
      .IF_NOC2DMC_IN_0_NOC_FLIT_EN (IF_NOC2DMC_IN_0_NOC_FLIT_EN),
      .IF_NOC2DMC_IN_0_NOC_PDEST_ID (IF_NOC2DMC_IN_0_NOC_PDEST_ID),
      .IF_NOC2DMC_IN_0_NOC_VALID (IF_NOC2DMC_IN_0_NOC_VALID),
      .IF_NOC2DMC_IN_0_NOC_VALID_EN (IF_NOC2DMC_IN_0_NOC_VALID_EN),
      .IF_NOC2DMC_IN_1_NOC_CREDIT_RDY (IF_NOC2DMC_IN_1_NOC_CREDIT_RDY),
      .IF_NOC2DMC_IN_1_NOC_FLIT (IF_NOC2DMC_IN_1_NOC_FLIT),
      .IF_NOC2DMC_IN_1_NOC_FLIT_EN (IF_NOC2DMC_IN_1_NOC_FLIT_EN),
      .IF_NOC2DMC_IN_1_NOC_PDEST_ID (IF_NOC2DMC_IN_1_NOC_PDEST_ID),
      .IF_NOC2DMC_IN_1_NOC_VALID (IF_NOC2DMC_IN_1_NOC_VALID),
      .IF_NOC2DMC_IN_1_NOC_VALID_EN (IF_NOC2DMC_IN_1_NOC_VALID_EN),
      .IF_UBLAZE_FABRIC_BLI2UB_CLK (IF_UBLAZE_FABRIC_BLI2UB_CLK),
      .IF_UBLAZE_FABRIC_BLI2UB_READY (IF_UBLAZE_FABRIC_BLI2UB_READY),
      .IF_UBLAZE_FABRIC_BLI2UB_READ_DATA (IF_UBLAZE_FABRIC_BLI2UB_READ_DATA),
      .IF_UBLAZE_FABRIC_BLI2UB_RST (IF_UBLAZE_FABRIC_BLI2UB_RST),
      .IF_UBLAZE_FABRIC_UB_MISC_IN (IF_UBLAZE_FABRIC_UB_MISC_IN),
      .NOC_CLK (NOC_CLK),
      .PHY52DMC_FIFO_EMPTY (PHY52DMC_FIFO_EMPTY),
      .PHY52DMC_PD (PHY52DMC_PD),
      .PHY52DMC_RD_DQ0 (PHY52DMC_RD_DQ0),
      .PHY52DMC_RD_DQ1 (PHY52DMC_RD_DQ1),
      .PHY52DMC_RD_DQ2 (PHY52DMC_RD_DQ2),
      .PHY52DMC_RD_DQ3 (PHY52DMC_RD_DQ3),
      .PHY52DMC_RD_DQ4 (PHY52DMC_RD_DQ4),
      .PHY52DMC_RD_DQ5 (PHY52DMC_RD_DQ5),
      .PHY52DMC_RD_DQ6 (PHY52DMC_RD_DQ6),
      .PHY52DMC_RD_DQ7 (PHY52DMC_RD_DQ7),
      .SYS_RST_NOC_N (SYS_RST_NOC_N),
      .SYS_RST_PL_N (SYS_RST_PL_N),
      .SYS_RST_PS_N (SYS_RST_PS_N)
    );
// begin behavioral model

// end behavioral model

endmodule

`endcelldefine
