LIBRARY IEEE;
USE ieee.std_logic_1164.all;
use ieee.numeric_std.all;
----------------------------------
ENTITY Pong IS
	GENERIC ( N          : INTEGER  := 4);
	PORT    ( clk, b3, b4: IN  STD_LOGIC;
				 rst, b1, b2: IN  STD_LOGIC;
				 gameover 	: IN	STD_LOGIC;
				 vga_vs     : OUT STD_LOGIC;
				 vga_hs     : OUT STD_LOGIC;
				 visible		: OUT STD_LOGIC;
				 vga_R      : OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0); 
				 vga_G      : OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0); 
				 vga_B      : OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0));

END ENTITY;
-------------------------------------------------------
-------------------------------------------------------
ARCHITECTURE rtl OF Pong IS 
SIGNAL bolay, bolax : STD_LOGIC_VECTOR(9 DOWNTO 0);
SIGNAL color: STD_LOGIC_VECTOR(2 DOWNTO 0);
SIGNAL Actual_S1, Actual_S2, E_arriba_s1, E_abajo_s1, E_arriba_s2, E_abajo_s2: STD_LOGIC;
SIGNAL pos_reg1, pos_reg2, pos_actual_s_1, pos_actual_s_2 : STD_LOGIC_VECTOR(9 DOWNTO 0);
SIGNAL reset_s1, reset_s2, ena_reg_s1, ena_reg_s2 : STD_LOGIC;
SIGNAL arriba_raq1, arriba_raq2, abajo_raq1, abajo_raq2, out_0, out_1, clr, ena_1, ena_2, flg: STD_LOGIC;

BEGIN
	Pantalla: ENTITY WORK.control_VGA
			GENERIC MAP ( N => 4)
			PORT MAP (	clk 		=>clk,
							rst		=>rst,
							gameover	=>gameover,
							bolax		=>bolax,
							bolay		=>bolay,
							pos_reg1	=>pos_reg1,
							pos_reg2	=>pos_reg2,
							vga_vs	=>vga_vs,
							vga_hs	=>vga_hs,
							visible	=>visible,
							vga_R		=>vga_R, 
							vga_G		=>vga_G, 
							vga_B		=>vga_B);
		
	controll: ENTITY WORK.Control_raq
			   PORT MAP(	clk				=> clk,
								rst 				=> rst,
								Arriba			=> arriba_raq1,
								Abajo				=> abajo_raq1,
								E_Arriba			=>	E_Arriba_s1,
								E_Abajo     	=> E_Abajo_s1,
								reset_R        => reset_s1,
								ena_reg			=> ena_reg_s1,
								actual	      => Actual_S1);
								
	control2: ENTITY WORK.Control_raq
			   PORT MAP(	clk				=> clk,
								rst 				=> rst,
								Arriba			=> arriba_raq2,
								Abajo				=> abajo_raq2,
								E_Arriba			=>	E_Arriba_s2,
								E_Abajo     	=> E_Abajo_s2,
								reset_R        => reset_s2,
								ena_reg			=> ena_reg_s2,
								actual	      => Actual_S2);
							
	pos_r1: ENTITY WORK.Posicion_raq
			   PORT MAP(	Actual			=> Actual_S1,
								Clk				=> clk,	
								Pos_Pre			=> pos_reg1,
								E_Arriba 		=> E_Arriba_s1,
								E_Abajo			=> E_Abajo_s1,
								Pos_actual		=> pos_actual_s_1);
					
	pos_r2: ENTITY WORK.Posicion_raq
			   PORT MAP(	Actual			=> Actual_S2,
								Clk 				=> clk,	
								Pos_Pre			=> pos_reg2,
								E_Arriba 		=> E_Arriba_s2,
								E_Abajo			=> E_Abajo_s2,
								Pos_actual		=> pos_actual_s_2);
	
	reg_1: ENTITY WORK.registro_raq
			   PORT MAP(	clk		=> flg,
								rst 		=> reset_s1,
								ena     	=> ena_reg_s1, 
								d			=> pos_actual_s_1,
								q			=> pos_reg1);		
								
	reg_2: ENTITY WORK.registro_raq
			   PORT MAP(	clk		=> flg,
								rst 		=> reset_s2,
								ena     	=> ena_reg_s2, 
								d			=> pos_actual_s_2,
								q			=> pos_reg2);	
	
	
	contador: ENTITY work.univ_bin_counter		
					GENERIC MAP(	N	=> 24)
						PORT MAP(		clk	=>	clk,
											ena => '1',
											syn_clr	=> '0',
											limit	=>	X"4C4B40", 	--5ms--
											max_tick	=> flg);
				
arriba_raq1<= b1;
abajo_raq1 <= b2;
arriba_raq2<= b3;
abajo_raq2 <= b4;	
					 
END ARCHITECTURE;