Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto da6d5d8f81024384b6b0fda14f9d9c5c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DMA_tb_behav xil_defaultlib.DMA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pic_pkg
Compiling architecture behavior of entity xil_defaultlib.DMA [dma_default]
Compiling architecture testbench of entity xil_defaultlib.dma_tb
Built simulation snapshot DMA_tb_behav
