module datapath (
    input  logic        clk, 
    input  logic        reset,
    input  logic [1:0]  ResultSrc,
    input  logic        PCSrc, 
    input  logic        ALUSrc,
    input  logic        RegWrite,
    input  logic [1:0]  ImmSrc,
    input  logic [2:0]  ALUControl,
    output logic        Zero,
    output logic [31:0] PC,
    input  logic [31:0] Instr,
    output logic [31:0] ALUResult, 
    output logic [31:0] WriteData,
    input  logic [31:0] ReadData
);

    // Internal signals
    logic [31:0] PCNext, PCPlus4, PCTarget;
    logic [31:0] ImmExt;
    logic [31:0] SrcA, SrcB;
    logic [31:0] Result;

    // Next PC logic
    flopr #(32) pcreg (
        .clk(clk),
        .reset(reset),
        .d(PCNext),
        .q(PC)
    );
    
    adder pcadd4 (
        .a(PC),
        .b(32'd4),
        .sum(PCPlus4)
    );
    
    adder pcaddbranch (
        .a(PC),
        .b(ImmExt),
        .sum(PCTarget)
    );
    
    mux2 #(32) pcmux (
        .in0(PCPlus4),
        .in1(PCTarget),
        .sel(PCSrc),
        .out(PCNext)
    );

    // Register file logic
    regfile rf (
        .clk(clk),
        .we3(RegWrite),
        .ra1(Instr[19:15]),
        .ra2(Instr[24:20]),
        .wa3(Instr[11:7]),
        .wd3(Result),
        .rd1(SrcA),
        .rd2(WriteData)
    );

    extend ext (
        .Instr(Instr[31:7]),
        .ImmSrc(ImmSrc),
        .ImmExt(ImmExt)
    );

    // ALU logic
    mux2 #(32) srcbmux (
        .in0(WriteData),
        .in1(ImmExt),
        .sel(ALUSrc),
        .out(SrcB)
    );
    
    alu alu (
        .a(SrcA),
        .b(SrcB),
        .alucontrol(ALUControl),
        .result(ALUResult),
        .flags() // If flags are used, ensure the `alu` module has this output
    );

    mux3 #(32) resultmux (
        .in0(ALUResult),
        .in1(ReadData),
        .in2(PCPlus4),
        .sel(ResultSrc),
        .out(Result)
    );

    assign Zero = (ALUResult == 32'b0);

endmodule

