A Verilog expression parser built on Python Lex Yacc (PLY)
