-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Thu Sep 16 11:52:24 EDT 2021                        

Solution Settings: inPlaceNTT_DIT_precomp.v8
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/main.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
    $PROJECT_HOME/src/utils.cpp
  
  Processes/Blocks in Design
    Process                      Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIT_precomp/core                     664  106607     106613            0  0        ? 
    Design Total:                                    664  106607     106613            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                       Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    ---------------------------------------------------- ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                 
    BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    [Lib: ccs_ioport]                                                                                                                  
    ccs_in(14,32)                                             0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_in(15,32)                                             0.000     0.000      0.000            0.000 0.000          1           0 
    ccs_sync_in_wait(12)                                      0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_sync_out_wait(18)                                     0.000     0.000      0.000            0.000 0.000          1           1 
    [Lib: cluster]                                                                                                                     
    modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028()        97.000     0.000      0.000            0.000 0.320          1           1 
    modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350()        64.000     0.000      0.000            0.000 0.320          1           1 
    mult_211a0e259bca55d0a7d87e37cf4e500170bb()            6293.000     0.000      0.000            0.000 0.320          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                   
    mgc_add(10,0,10,0,10)                                    10.000     0.000     10.000            9.000 1.035          3          31 
    mgc_add(11,0,10,0,11)                                    11.000     0.000     11.000           10.000 1.050         23           2 
    mgc_add(11,0,11,0,11)                                    11.000     0.000     11.000           10.000 1.050          1           0 
    mgc_add(22,0,1,1,23)                                     22.000     0.000     22.000           21.000 1.215          1           0 
    mgc_add(22,0,11,1,23)                                    22.000     0.000     22.000           21.000 1.215          0           1 
    mgc_add(32,0,32,0,32)                                    32.000     0.000     32.000           31.000 1.365          3           2 
    mgc_add(4,0,2,1,4)                                        4.000     0.000      4.000            3.000 0.945          1           1 
    mgc_add(4,0,4,0,4)                                        4.000     0.000      4.000            3.000 0.945          1           1 
    mgc_add(5,0,2,1,6)                                        5.000     0.000      5.000            4.000 0.960          1           0 
    mgc_add(5,0,5,0,5)                                        5.000     0.000      5.000            4.000 0.960          1           3 
    mgc_add(6,0,6,0,6)                                        6.000     0.000      6.000            5.000 0.975          1           0 
    mgc_add(7,0,7,0,7)                                        7.000     0.000      7.000            6.000 0.990          1           1 
    mgc_add(8,0,8,0,8)                                        8.000     0.000      8.000            7.000 1.005          2           0 
    mgc_add(9,0,9,0,9)                                        9.000     0.000      9.000            8.000 1.020          4           0 
    mgc_and(1,2)                                              1.000     0.000      1.000            0.000 0.550          0         323 
    mgc_and(1,3)                                              1.000     0.000      1.000            0.000 0.550          0          67 
    mgc_and(1,4)                                              1.000     0.000      1.000            0.000 0.550          0          17 
    mgc_and(1,5)                                              1.000     0.000      1.000            0.000 0.550          0          22 
    mgc_and(1,6)                                              1.000     0.000      1.000            0.000 0.550          0          12 
    mgc_and(1,7)                                              2.000     0.000      2.000            0.000 1.500          0           4 
    mgc_and(10,2)                                            10.000     0.000     10.000            0.000 0.550          0           1 
    mgc_and(2,2)                                              2.000     0.000      2.000            0.000 0.550          0           3 
    mgc_and(3,2)                                              3.000     0.000      3.000            0.000 0.550          0           2 
    mgc_and(32,2)                                            32.000     0.000     32.000            0.000 0.550          0           1 
    mgc_and(5,2)                                              5.000     0.000      5.000            0.000 0.550          0           1 
    mgc_mul(10,0,10,0,10)                                   608.000     1.000      0.000            0.000 3.713          1           9 
    mgc_mul(6,0,6,0,6)                                      608.000     1.000      0.000            0.000 3.554          1           1 
    mgc_mux(1,1,2)                                            1.000     0.000      1.000            0.000 0.080          0         543 
    mgc_mux(10,1,2)                                          10.000     0.000     10.000            0.000 0.080          0           3 
    mgc_mux(11,1,2)                                          11.000     0.000     11.000            0.000 0.080          0           1 
    mgc_mux(2,1,2)                                            2.000     0.000      2.000            0.000 0.080          0           3 
    mgc_mux(22,1,2)                                          22.000     0.000     22.000            0.000 0.080          0           1 
    mgc_mux(32,1,2)                                          32.000     0.000     32.000            0.000 0.080          0          12 
    mgc_mux(4,1,2)                                            4.000     0.000      4.000            0.000 0.080          0           4 
    mgc_mux(5,1,2)                                            5.000     0.000      5.000            0.000 0.080          0           4 
    mgc_mux(6,1,2)                                            6.000     0.000      6.000            0.000 0.080          0           1 
    mgc_mux(7,1,2)                                            7.000     0.000      7.000            0.000 0.080          0           3 
    mgc_mux(8,1,2)                                            8.000     0.000      8.000            0.000 0.080          0           1 
    mgc_mux(9,1,2)                                            9.000     0.000      9.000            0.000 0.080          0           1 
    mgc_mux1hot(1,10)                                         4.134     0.000      4.134            0.000 1.500          0           1 
    mgc_mux1hot(1,11)                                         4.519     0.000      4.519            0.000 1.500          0           1 
    mgc_mux1hot(1,3)                                          1.446     0.000      1.446            0.000 0.550          0           2 
    mgc_mux1hot(1,32)                                        12.583     0.000     12.583            0.000 2.850          0           1 
    mgc_mux1hot(1,33)                                        12.967     0.000     12.967            0.000 2.850          0           1 
    mgc_mux1hot(1,34)                                        13.351     0.000     13.351            0.000 2.850          0           1 
    mgc_mux1hot(1,35)                                        13.735     0.000     13.735            0.000 2.850          0           1 
    mgc_mux1hot(1,36)                                        14.119     0.000     14.119            0.000 2.850          0           1 
    mgc_mux1hot(1,4)                                          1.830     0.000      1.830            0.000 1.500          0           4 
    mgc_mux1hot(1,5)                                          2.214     0.000      2.214            0.000 1.500          0           4 
    mgc_mux1hot(1,6)                                          2.598     0.000      2.598            0.000 1.500          0           1 
    mgc_mux1hot(1,7)                                          2.982     0.000      2.982            0.000 1.500          0           1 
    mgc_mux1hot(1,8)                                          3.366     0.000      3.366            0.000 1.500          0           1 
    mgc_mux1hot(1,9)                                          3.750     0.000      3.750            0.000 1.500          0           1 
    mgc_mux1hot(10,29)                                      114.309     0.000    114.309            0.000 2.850          0           1 
    mgc_mux1hot(10,3)                                        14.463     0.000     14.463            0.000 0.550          0           1 
    mgc_mux1hot(3,3)                                          4.339     0.000      4.339            0.000 0.550          0           1 
    mgc_mux1hot(3,4)                                          5.491     0.000      5.491            0.000 1.500          0           1 
    mgc_mux1hot(32,3)                                        46.282     0.000     46.282            0.000 0.550          0           4 
    mgc_mux1hot(32,4)                                        58.571     0.000     58.571            0.000 1.500          0           2 
    mgc_mux1hot(4,4)                                          7.321     0.000      7.321            0.000 1.500          0           1 
    mgc_mux1hot(5,12)                                        24.513     0.000     24.513            0.000 1.500          0           1 
    mgc_mux1hot(5,27)                                        53.314     0.000     53.314            0.000 2.850          0           1 
    mgc_mux1hot(5,37)                                        72.516     0.000     72.516            0.000 2.850          0           1 
    mgc_mux1hot(5,8)                                         16.832     0.000     16.832            0.000 1.500          0           1 
    mgc_mux1hot(6,3)                                          8.678     0.000      8.678            0.000 0.550          0           1 
    mgc_mux1hot(6,7)                                         17.895     0.000     17.895            0.000 1.500          0           1 
    mgc_mux1hot(7,10)                                        28.941     0.000     28.941            0.000 1.500          0           1 
    mgc_nand(1,2)                                             1.000     0.000      1.000            0.000 0.550          0          23 
    mgc_nand(1,3)                                             1.000     0.000      1.000            0.000 0.550          0           4 
    mgc_nand(1,4)                                             1.000     0.000      1.000            0.000 0.550          0           8 
    mgc_nand(1,5)                                             1.000     0.000      1.000            0.000 0.550          0           4 
    mgc_nand(1,6)                                             1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_nand(10,2)                                           10.000     0.000     10.000            0.000 0.550          0           1 
    mgc_nor(1,11)                                             2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_nor(1,12)                                             3.000     0.000      3.000            0.000 1.500          0           1 
    mgc_nor(1,13)                                             3.000     0.000      3.000            0.000 1.500          0           1 
    mgc_nor(1,16)                                             3.000     0.000      3.000            0.000 1.500          0           1 
    mgc_nor(1,17)                                             4.000     0.000      4.000            0.000 1.500          0           1 
    mgc_nor(1,19)                                             4.000     0.000      4.000            0.000 1.500          0           1 
    mgc_nor(1,2)                                              1.000     0.000      1.000            0.000 0.550          0          51 
    mgc_nor(1,24)                                             5.000     0.000      5.000            0.000 1.500          0           2 
    mgc_nor(1,3)                                              1.000     0.000      1.000            0.000 0.550          0          13 
    mgc_nor(1,32)                                             7.000     0.000      7.000            0.000 1.500          0           1 
    mgc_nor(1,4)                                              1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_nor(1,5)                                              1.000     0.000      1.000            0.000 0.550          0           5 
    mgc_nor(1,6)                                              1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_nor(1,7)                                              2.000     0.000      2.000            0.000 1.500          0           4 
    mgc_nor(1,8)                                              2.000     0.000      2.000            0.000 1.500          0           2 
    mgc_nor(1,9)                                              2.000     0.000      2.000            0.000 1.500          0           2 
    mgc_not(1)                                                0.000     0.000      0.000            0.000 0.000          0         446 
    mgc_not(10)                                               0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_not(32)                                               0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(4)                                                0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_not(5)                                                0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(6)                                                0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(7)                                                0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_or(1,11)                                              2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_or(1,13)                                              3.000     0.000      3.000            0.000 1.500          0           1 
    mgc_or(1,15)                                              3.000     0.000      3.000            0.000 1.500          0           3 
    mgc_or(1,16)                                              3.000     0.000      3.000            0.000 1.500          0           7 
    mgc_or(1,17)                                              4.000     0.000      4.000            0.000 1.500          0           1 
    mgc_or(1,19)                                              4.000     0.000      4.000            0.000 1.500          0           2 
    mgc_or(1,2)                                               1.000     0.000      1.000            0.000 0.550          0          97 
    mgc_or(1,3)                                               1.000     0.000      1.000            0.000 0.550          0          60 
    mgc_or(1,32)                                              7.000     0.000      7.000            0.000 1.500          0           1 
    mgc_or(1,33)                                              7.000     0.000      7.000            0.000 1.500          0           1 
    mgc_or(1,4)                                               1.000     0.000      1.000            0.000 0.550          0          51 
    mgc_or(1,5)                                               1.000     0.000      1.000            0.000 0.550          0          16 
    mgc_or(1,6)                                               1.000     0.000      1.000            0.000 0.550          0           9 
    mgc_or(1,7)                                               2.000     0.000      2.000            0.000 1.500          0           4 
    mgc_or(1,8)                                               2.000     0.000      2.000            0.000 1.500          0          14 
    mgc_or(1,9)                                               2.000     0.000      2.000            0.000 1.500          0           4 
    mgc_or(2,2)                                               2.000     0.000      2.000            0.000 0.550          0           2 
    mgc_or(5,2)                                               5.000     0.000      5.000            0.000 0.550          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           3 
    mgc_reg_pos(1,0,0,1,1,0,0)                                0.000     0.000      0.000            0.000 0.320          0           9 
    mgc_reg_pos(1,0,0,1,1,1,1)                                0.000     0.000      0.000            0.000 0.320          0          10 
    mgc_reg_pos(10,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           3 
    mgc_reg_pos(11,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(32,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0          15 
    mgc_reg_pos(4,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           3 
    mgc_reg_pos(5,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(5,0,0,1,1,1,1)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(6,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(6,0,0,1,1,1,1)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(7,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(9,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_shift_l(1,0,4,10)                                     8.738     0.000      8.738            0.000 0.550          1           1 
    mgc_shift_l(1,0,4,11)                                     9.595     0.000      9.595            0.000 0.550          1           1 
    mgc_shift_l(1,0,4,5)                                      4.280     0.000      4.280            0.000 0.550          1           1 
    mgc_shift_l(1,0,4,6)                                      5.197     0.000      5.197            0.000 0.550          1           1 
    mgc_xnor(1,2)                                             1.000     0.000      1.000            0.000 0.550          0           1 
    [Lib: mgc_ioport]                                                                                                                  
    mgc_io_sync(0)                                            0.000     0.000      0.000            0.000 0.000          5           5 
                                                                                                                                       
    TOTAL AREA (After Assignment):                        15894.872    10.000   3361.000          406.000                              
    
  Area Scores
                      Post-Scheduling    Post-DP & FSM  Post-Assignment 
    ----------------- --------------- ---------------- ----------------
    Total Area Score:   8192.8          30664.2          15937.9        
    Total Reg:             0.0              0.0              0.0        
                                                                        
    DataPath:           8192.8 (100%)   30621.2 (100%)   15894.9 (100%) 
      MUX:                 0.0           2629.3   (9%)    1854.1  (12%) 
      FUNC:             8192.8 (100%)   27290.9  (89%)   13009.8  (82%) 
      LOGIC:               0.0            701.0   (2%)    1031.0   (6%) 
      BUFFER:              0.0              0.0              0.0        
      MEM:                 0.0              0.0              0.0        
      ROM:                 0.0              0.0              0.0        
      REG:                 0.0              0.0              0.0        
                                                                        
    
    FSM:                   0.0             43.0   (0%)      43.0   (0%) 
      FSM-REG:             0.0              0.0              0.0        
      FSM-COMB:            0.0             43.0 (100%)      43.0 (100%) 
                                                                        
    
  Register-to-Variable Mappings
    Register                                       Size(bits) Gated Register CG Opt Done Variables                                             
    ---------------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    COMP_LOOP:twiddle_f#1.sva                              32         Y           Y      COMP_LOOP:twiddle_f#1.sva                             
                                                                                         COMP_LOOP:twiddle_f#10.sva                            
                                                                                         COMP_LOOP:twiddle_f#12.sva                            
                                                                                         COMP_LOOP:twiddle_f#14.sva                            
                                                                                         COMP_LOOP:twiddle_f#16.sva                            
                                                                                         COMP_LOOP:twiddle_f#18.sva                            
                                                                                         COMP_LOOP:twiddle_f#2.sva                             
                                                                                         COMP_LOOP:twiddle_f#20.sva                            
                                                                                         COMP_LOOP:twiddle_f#22.sva                            
                                                                                         COMP_LOOP:twiddle_f#24.sva                            
                                                                                         COMP_LOOP:twiddle_f#26.sva                            
                                                                                         COMP_LOOP:twiddle_f#28.sva                            
                                                                                         COMP_LOOP:twiddle_f#3.sva                             
                                                                                         COMP_LOOP:twiddle_f#30.sva                            
                                                                                         COMP_LOOP:twiddle_f#5.sva                             
                                                                                         COMP_LOOP:twiddle_f#7.sva                             
                                                                                         COMP_LOOP:twiddle_f.sva                               
                                                                                         VEC_LOOP:modulo_sub(return)#8.sva                     
    COMP_LOOP:twiddle_f#11.sva                             32         Y           Y      COMP_LOOP:twiddle_f#11.sva                            
                                                                                         COMP_LOOP:twiddle_f#13.sva                            
                                                                                         COMP_LOOP:twiddle_f#15.sva                            
                                                                                         COMP_LOOP:twiddle_f#17.sva                            
                                                                                         COMP_LOOP:twiddle_f#19.sva                            
                                                                                         COMP_LOOP:twiddle_f#21.sva                            
                                                                                         COMP_LOOP:twiddle_f#23.sva                            
                                                                                         COMP_LOOP:twiddle_f#25.sva                            
                                                                                         COMP_LOOP:twiddle_f#27.sva                            
                                                                                         COMP_LOOP:twiddle_f#29.sva                            
                                                                                         COMP_LOOP:twiddle_f#31.sva                            
                                                                                         COMP_LOOP:twiddle_f#4.sva                             
                                                                                         COMP_LOOP:twiddle_f#6.sva                             
                                                                                         COMP_LOOP:twiddle_f#8.sva                             
                                                                                         VEC_LOOP:j#1.sva                                      
                                                                                         VEC_LOOP:modulo_sub(return)#1.sva                     
                                                                                         VEC_LOOP:modulo_sub(return)#2.sva                     
                                                                                         VEC_LOOP:modulo_sub(return)#9.sva                     
                                                                                         VEC_LOOP:modulo_sub(return).sva                       
    COMP_LOOP:twiddle_f#9.sva                              32         Y           Y      COMP_LOOP:twiddle_f#9.sva                             
                                                                                         VEC_LOOP:j#1.sva#1                                    
                                                                                         VEC_LOOP:modulo_sub(return)#10.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#11.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#12.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#13.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#14.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#15.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#16.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#17.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#18.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#19.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#20.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#21.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#22.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#23.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#24.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#25.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#26.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#27.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#28.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#29.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#3.sva                     
                                                                                         VEC_LOOP:modulo_sub(return)#30.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#31.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#4.sva                     
                                                                                         VEC_LOOP:modulo_sub(return)#5.sva                     
                                                                                         VEC_LOOP:modulo_sub(return)#6.sva                     
                                                                                         VEC_LOOP:modulo_sub(return)#7.sva                     
    COMP_LOOP:twiddle_help#1.sva                           32         Y           Y      COMP_LOOP:twiddle_help#1.sva                          
                                                                                         COMP_LOOP:twiddle_help#10.sva                         
                                                                                         COMP_LOOP:twiddle_help#12.sva                         
                                                                                         COMP_LOOP:twiddle_help#14.sva                         
                                                                                         COMP_LOOP:twiddle_help#16.sva                         
                                                                                         COMP_LOOP:twiddle_help#18.sva                         
                                                                                         COMP_LOOP:twiddle_help#2.sva                          
                                                                                         COMP_LOOP:twiddle_help#20.sva                         
                                                                                         COMP_LOOP:twiddle_help#22.sva                         
                                                                                         COMP_LOOP:twiddle_help#24.sva                         
                                                                                         COMP_LOOP:twiddle_help#26.sva                         
                                                                                         COMP_LOOP:twiddle_help#28.sva                         
                                                                                         COMP_LOOP:twiddle_help#3.sva                          
                                                                                         COMP_LOOP:twiddle_help#30.sva                         
                                                                                         COMP_LOOP:twiddle_help#5.sva                          
                                                                                         COMP_LOOP:twiddle_help#7.sva                          
                                                                                         COMP_LOOP:twiddle_help.sva                            
    COMP_LOOP:twiddle_help#11.sva                          32         Y           Y      COMP_LOOP:twiddle_help#11.sva                         
                                                                                         COMP_LOOP:twiddle_help#13.sva                         
                                                                                         COMP_LOOP:twiddle_help#15.sva                         
                                                                                         COMP_LOOP:twiddle_help#17.sva                         
                                                                                         COMP_LOOP:twiddle_help#19.sva                         
                                                                                         COMP_LOOP:twiddle_help#21.sva                         
                                                                                         COMP_LOOP:twiddle_help#23.sva                         
                                                                                         COMP_LOOP:twiddle_help#25.sva                         
                                                                                         COMP_LOOP:twiddle_help#27.sva                         
                                                                                         COMP_LOOP:twiddle_help#29.sva                         
                                                                                         COMP_LOOP:twiddle_help#31.sva                         
                                                                                         COMP_LOOP:twiddle_help#4.sva                          
                                                                                         COMP_LOOP:twiddle_help#6.sva                          
                                                                                         COMP_LOOP:twiddle_help#8.sva                          
    COMP_LOOP:twiddle_help#9.sva                           32         Y           Y      COMP_LOOP:twiddle_help#9.sva                          
    VEC_LOOP:mult(vec)#1.sva                               32         Y                  VEC_LOOP:mult(vec)#1.sva                              
                                                                                         VEC_LOOP:mult(vec)#10.sva                             
                                                                                         VEC_LOOP:mult(vec)#11.sva                             
                                                                                         VEC_LOOP:mult(vec)#12.sva                             
                                                                                         VEC_LOOP:mult(vec)#13.sva                             
                                                                                         VEC_LOOP:mult(vec)#14.sva                             
                                                                                         VEC_LOOP:mult(vec)#15.sva                             
                                                                                         VEC_LOOP:mult(vec)#16.sva                             
                                                                                         VEC_LOOP:mult(vec)#17.sva                             
                                                                                         VEC_LOOP:mult(vec)#18.sva                             
                                                                                         VEC_LOOP:mult(vec)#19.sva                             
                                                                                         VEC_LOOP:mult(vec)#2.sva                              
                                                                                         VEC_LOOP:mult(vec)#20.sva                             
                                                                                         VEC_LOOP:mult(vec)#21.sva                             
                                                                                         VEC_LOOP:mult(vec)#22.sva                             
                                                                                         VEC_LOOP:mult(vec)#23.sva                             
                                                                                         VEC_LOOP:mult(vec)#24.sva                             
                                                                                         VEC_LOOP:mult(vec)#25.sva                             
                                                                                         VEC_LOOP:mult(vec)#26.sva                             
                                                                                         VEC_LOOP:mult(vec)#27.sva                             
                                                                                         VEC_LOOP:mult(vec)#28.sva                             
                                                                                         VEC_LOOP:mult(vec)#29.sva                             
                                                                                         VEC_LOOP:mult(vec)#3.sva                              
                                                                                         VEC_LOOP:mult(vec)#30.sva                             
                                                                                         VEC_LOOP:mult(vec)#31.sva                             
                                                                                         VEC_LOOP:mult(vec)#4.sva                              
                                                                                         VEC_LOOP:mult(vec)#5.sva                              
                                                                                         VEC_LOOP:mult(vec)#6.sva                              
                                                                                         VEC_LOOP:mult(vec)#7.sva                              
                                                                                         VEC_LOOP:mult(vec)#8.sva                              
                                                                                         VEC_LOOP:mult(vec)#9.sva                              
                                                                                         VEC_LOOP:mult(vec).sva                                
    factor1#1.sva                                          32         Y           Y      factor1#1.sva                                         
                                                                                         factor1#10.sva                                        
                                                                                         factor1#11.sva                                        
                                                                                         factor1#12.sva                                        
                                                                                         factor1#13.sva                                        
                                                                                         factor1#14.sva                                        
                                                                                         factor1#15.sva                                        
                                                                                         factor1#16.sva                                        
                                                                                         factor1#17.sva                                        
                                                                                         factor1#18.sva                                        
                                                                                         factor1#19.sva                                        
                                                                                         factor1#2.sva                                         
                                                                                         factor1#20.sva                                        
                                                                                         factor1#21.sva                                        
                                                                                         factor1#22.sva                                        
                                                                                         factor1#23.sva                                        
                                                                                         factor1#24.sva                                        
                                                                                         factor1#25.sva                                        
                                                                                         factor1#26.sva                                        
                                                                                         factor1#27.sva                                        
                                                                                         factor1#28.sva                                        
                                                                                         factor1#29.sva                                        
                                                                                         factor1#3.sva                                         
                                                                                         factor1#30.sva                                        
                                                                                         factor1#31.sva                                        
                                                                                         factor1#4.sva                                         
                                                                                         factor1#5.sva                                         
                                                                                         factor1#6.sva                                         
                                                                                         factor1#7.sva                                         
                                                                                         factor1#8.sva                                         
                                                                                         factor1#9.sva                                         
                                                                                         factor1.sva                                           
    p.sva                                                  32         Y           Y      p.sva                                                 
    twiddle:rsci.qa_d.bfwt(31:0)                           32         Y           Y      twiddle:rsci.qa_d.bfwt(31:0)                          
    twiddle:rsci.qa_d.bfwt(63:32)                          32         Y           Y      twiddle:rsci.qa_d.bfwt(63:32)                         
    twiddle_h:rsci.qa_d.bfwt(31:0)                         32         Y           Y      twiddle_h:rsci.qa_d.bfwt(31:0)                        
    twiddle_h:rsci.qa_d.bfwt(63:32)                        32         Y           Y      twiddle_h:rsci.qa_d.bfwt(63:32)                       
    vec:rsci.qa_d.bfwt(31:0)                               32         Y           Y      vec:rsci.qa_d.bfwt(31:0)                              
    vec:rsci.qa_d.bfwt(63:32)                              32         Y           Y      vec:rsci.qa_d.bfwt(63:32)                             
    STAGE_LOOP:lshift.psp.sva                              11         Y           Y      STAGE_LOOP:lshift.psp.sva                             
    COMP_LOOP-2:twiddle_f:lshift.ncse.sva                  10         Y           Y      COMP_LOOP-2:twiddle_f:lshift.ncse.sva                 
    VEC_LOOP:acc#1.cse#10.sva                              10         Y           Y      VEC_LOOP:acc#1.cse#10.sva                             
                                                                                         VEC_LOOP:acc#1.cse#12.sva                             
                                                                                         VEC_LOOP:acc#1.cse#14.sva                             
                                                                                         VEC_LOOP:acc#1.cse#16.sva                             
                                                                                         VEC_LOOP:acc#1.cse#18.sva                             
                                                                                         VEC_LOOP:acc#1.cse#2.sva                              
                                                                                         VEC_LOOP:acc#1.cse#20.sva                             
                                                                                         VEC_LOOP:acc#1.cse#22.sva                             
                                                                                         VEC_LOOP:acc#1.cse#24.sva                             
                                                                                         VEC_LOOP:acc#1.cse#26.sva                             
                                                                                         VEC_LOOP:acc#1.cse#28.sva                             
                                                                                         VEC_LOOP:acc#1.cse#30.sva                             
                                                                                         VEC_LOOP:acc#1.cse#4.sva                              
                                                                                         VEC_LOOP:acc#1.cse#6.sva                              
                                                                                         VEC_LOOP:acc#1.cse#8.sva                              
                                                                                         VEC_LOOP:acc#1.cse.sva                                
                                                                                         COMP_LOOP:twiddle_f:mul.cse#2.sva                     
                                                                                         VEC_LOOP:j#10(10:0).sva(9:0)                          
                                                                                         VEC_LOOP:j#12(10:0).sva(9:0)                          
                                                                                         VEC_LOOP:j#14(10:0).sva(9:0)                          
                                                                                         VEC_LOOP:j#16(10:0).sva(9:0)                          
                                                                                         VEC_LOOP:j#18(10:0).sva(9:0)                          
                                                                                         VEC_LOOP:j#2(10:0).sva(9:0)                           
                                                                                         VEC_LOOP:j#20(10:0).sva(9:0)                          
                                                                                         VEC_LOOP:j#22(10:0).sva(9:0)                          
                                                                                         VEC_LOOP:j#24(10:0).sva(9:0)                          
                                                                                         VEC_LOOP:j#26(10:0).sva(9:0)                          
                                                                                         VEC_LOOP:j#28(10:0).sva(9:0)                          
                                                                                         VEC_LOOP:j#30(10:0).sva(9:0)                          
                                                                                         VEC_LOOP:j#4(10:0).sva(9:0)                           
                                                                                         VEC_LOOP:j#6(10:0).sva(9:0)                           
                                                                                         VEC_LOOP:j#8(10:0).sva(9:0)                           
                                                                                         VEC_LOOP:j(10:0).sva(9:0)                             
                                                                                         VEC_LOOP:j#11(10:0).sva(9:0)                          
                                                                                         VEC_LOOP:j#13(10:0).sva(9:0)                          
                                                                                         VEC_LOOP:j#15(10:0).sva(9:0)                          
                                                                                         VEC_LOOP:j#19(10:0).sva(9:0)                          
                                                                                         VEC_LOOP:j#21(10:0).sva(9:0)                          
                                                                                         VEC_LOOP:j#23(10:0).sva(9:0)                          
                                                                                         VEC_LOOP:j#27(10:0).sva(9:0)                          
                                                                                         VEC_LOOP:j#29(10:0).sva(9:0)                          
                                                                                         VEC_LOOP:j#3(10:0).sva(9:0)                           
                                                                                         VEC_LOOP:j#31(10:0).sva(9:0)                          
                                                                                         VEC_LOOP:j#5(10:0).sva(9:0)                           
                                                                                         VEC_LOOP:j#7(10:0).sva(9:0)                           
                                                                                         VEC_LOOP:j#17(10:0).sva(9:0)                          
                                                                                         VEC_LOOP:j#25(10:0).sva(9:0)                          
                                                                                         VEC_LOOP:j#9(10:0).sva(9:0)                           
    VEC_LOOP:acc#10.cse#1.sva                              10         Y           Y      VEC_LOOP:acc#10.cse#1.sva                             
                                                                                         VEC_LOOP:acc#10.cse#10.sva                            
                                                                                         VEC_LOOP:acc#10.cse#11.sva                            
                                                                                         VEC_LOOP:acc#10.cse#12.sva                            
                                                                                         VEC_LOOP:acc#10.cse#13.sva                            
                                                                                         VEC_LOOP:acc#10.cse#14.sva                            
                                                                                         VEC_LOOP:acc#10.cse#15.sva                            
                                                                                         VEC_LOOP:acc#10.cse#16.sva                            
                                                                                         VEC_LOOP:acc#10.cse#17.sva                            
                                                                                         VEC_LOOP:acc#10.cse#18.sva                            
                                                                                         VEC_LOOP:acc#10.cse#19.sva                            
                                                                                         VEC_LOOP:acc#10.cse#2.sva                             
                                                                                         VEC_LOOP:acc#10.cse#20.sva                            
                                                                                         VEC_LOOP:acc#10.cse#21.sva                            
                                                                                         VEC_LOOP:acc#10.cse#22.sva                            
                                                                                         VEC_LOOP:acc#10.cse#23.sva                            
                                                                                         VEC_LOOP:acc#10.cse#24.sva                            
                                                                                         VEC_LOOP:acc#10.cse#25.sva                            
                                                                                         VEC_LOOP:acc#10.cse#26.sva                            
                                                                                         VEC_LOOP:acc#10.cse#27.sva                            
                                                                                         VEC_LOOP:acc#10.cse#28.sva                            
                                                                                         VEC_LOOP:acc#10.cse#29.sva                            
                                                                                         VEC_LOOP:acc#10.cse#3.sva                             
                                                                                         VEC_LOOP:acc#10.cse#30.sva                            
                                                                                         VEC_LOOP:acc#10.cse#31.sva                            
                                                                                         VEC_LOOP:acc#10.cse#4.sva                             
                                                                                         VEC_LOOP:acc#10.cse#5.sva                             
                                                                                         VEC_LOOP:acc#10.cse#6.sva                             
                                                                                         VEC_LOOP:acc#10.cse#7.sva                             
                                                                                         VEC_LOOP:acc#10.cse#8.sva                             
                                                                                         VEC_LOOP:acc#10.cse#9.sva                             
                                                                                         VEC_LOOP:acc#10.cse.sva                               
    COMP_LOOP-3:twiddle_f:lshift.ncse.sva                   9         Y           Y      COMP_LOOP-3:twiddle_f:lshift.ncse.sva                 
    COMP_LOOP-9:twiddle_f:lshift.ncse.sva                   7         Y           Y      COMP_LOOP-9:twiddle_f:lshift.ncse.sva                 
    reg(VEC_LOOP:acc#11.psp)#2.reg                          7         Y           Y      reg(VEC_LOOP:acc#11.psp)#2.reg                        
    COMP_LOOP-17:twiddle_f:lshift.itm                       6         Y           Y      COMP_LOOP-17:twiddle_f:lshift.itm                     
                                                                                         VEC_LOOP:acc#18.psp.sva                               
    reg(VEC_LOOP:j#10(10:0)).tmp                            6         Y           Y      reg(VEC_LOOP:j#10(10:0)).tmp                          
    COMP_LOOP:k(10:5).sva(4:0)                              5         Y           Y      COMP_LOOP:k(10:5).sva(4:0)                            
    VEC_LOOP:j#10(10:0).sva#1(4:0)                          5         Y           Y      VEC_LOOP:j#10(10:0).sva#1                             
                                                                                         VEC_LOOP:j#11(10:0).sva#1                             
                                                                                         VEC_LOOP:j#12(10:0).sva#1                             
                                                                                         VEC_LOOP:j#13(10:0).sva#1                             
                                                                                         VEC_LOOP:j#14(10:0).sva#1                             
                                                                                         VEC_LOOP:j#15(10:0).sva#1                             
                                                                                         VEC_LOOP:j#16(10:0).sva#1                             
                                                                                         VEC_LOOP:j#17(10:0).sva#1                             
                                                                                         VEC_LOOP:j#18(10:0).sva#1                             
                                                                                         VEC_LOOP:j#19(10:0).sva#1                             
                                                                                         VEC_LOOP:j#2(10:0).sva#1                              
                                                                                         VEC_LOOP:j#20(10:0).sva#1                             
                                                                                         VEC_LOOP:j#21(10:0).sva#1                             
                                                                                         VEC_LOOP:j#22(10:0).sva#1                             
                                                                                         VEC_LOOP:j#23(10:0).sva#1                             
                                                                                         VEC_LOOP:j#24(10:0).sva#1                             
                                                                                         VEC_LOOP:j#25(10:0).sva#1                             
                                                                                         VEC_LOOP:j#26(10:0).sva#1                             
                                                                                         VEC_LOOP:j#27(10:0).sva#1                             
                                                                                         VEC_LOOP:j#28(10:0).sva#1                             
                                                                                         VEC_LOOP:j#29(10:0).sva#1                             
                                                                                         VEC_LOOP:j#3(10:0).sva#1                              
                                                                                         VEC_LOOP:j#30(10:0).sva#1                             
                                                                                         VEC_LOOP:j#31(10:0).sva#1                             
                                                                                         VEC_LOOP:j#4(10:0).sva#1                              
                                                                                         VEC_LOOP:j#5(10:0).sva#1                              
                                                                                         VEC_LOOP:j#6(10:0).sva#1                              
                                                                                         VEC_LOOP:j#7(10:0).sva#1                              
                                                                                         VEC_LOOP:j#8(10:0).sva#1                              
                                                                                         VEC_LOOP:j#9(10:0).sva#1                              
                                                                                         VEC_LOOP:j(10:0).sva#1                                
                                                                                         COMP_LOOP-1:twiddle_f:mul.psp.sva                     
                                                                                         VEC_LOOP:acc.psp.sva                                  
    COMP_LOOP-5:twiddle_f:lshift.ncse.sva(3:0)              4         Y           Y      COMP_LOOP-5:twiddle_f:lshift.ncse.sva                 
                                                                                         COMP_LOOP-1:twiddle_f:acc.cse.sva                     
    COMP_LOOP-5:twiddle_f:lshift.ncse.sva(7:4)              4         Y           Y      COMP_LOOP-5:twiddle_f:lshift.ncse.sva                 
                                                                                         COMP_LOOP-1:twiddle_f:acc.cse.sva                     
    STAGE_LOOP:i(3:0).sva                                   4         Y           Y      STAGE_LOOP:i(3:0).sva                                 
    COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(22).itm          1         Y           Y      COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(22).itm        
                                                                                         run_ac_sync_tmp_dobj.sva                              
    VEC_LOOP:acc#11.psp.sva(8)                              1         Y           Y      VEC_LOOP:acc#11.psp.sva                               
                                                                                         VEC_LOOP:acc#13.psp.sva                               
                                                                                         VEC_LOOP:acc#15.psp.sva                               
                                                                                         VEC_LOOP:acc#17.psp.sva                               
                                                                                         VEC_LOOP:acc#19.psp.sva                               
                                                                                         VEC_LOOP:acc#21.psp.sva                               
                                                                                         VEC_LOOP:acc#23.psp.sva                               
                                                                                         VEC_LOOP:acc#25.psp.sva                               
                                                                                         COMP_LOOP-3:twiddle_f:mul.psp.sva                     
                                                                                         VEC_LOOP:acc#12.psp.sva                               
                                                                                         VEC_LOOP:acc#16.psp.sva                               
                                                                                         VEC_LOOP:acc#20.psp.sva                               
                                                                                         VEC_LOOP:acc#24.psp.sva                               
                                                                                         VEC_LOOP:acc#14.psp.sva                               
                                                                                         VEC_LOOP:acc#22.psp.sva                               
    complete:rsci.bcwt                                      1                            complete:rsci.bcwt                                    
    core.wten.reg                                           1                            core.wten.reg                                         
    reg(VEC_LOOP:acc#11.psp)#1.reg                          1         Y           Y      reg(VEC_LOOP:acc#11.psp)#1.reg                        
    reg(complete:rsci.oswt).cse                             1         Y                  reg(complete:rsci.oswt).cse                           
    reg(ensig.cgo#2).cse                                    1         Y                  reg(ensig.cgo#2).cse                                  
    reg(ensig.cgo).cse                                      1         Y                  reg(ensig.cgo).cse                                    
    reg(run:rsci.oswt).cse                                  1         Y                  reg(run:rsci.oswt).cse                                
    reg(twiddle:rsci.oswt#1).cse                            1         Y                  reg(twiddle:rsci.oswt#1).cse                          
    reg(twiddle:rsci.oswt).cse                              1         Y                  reg(twiddle:rsci.oswt).cse                            
    reg(vec:rsc.triosy:obj.iswt0).cse                       1         Y                  reg(vec:rsc.triosy:obj.iswt0).cse                     
    reg(vec:rsci.oswt#1).cse                                1         Y                  reg(vec:rsci.oswt#1).cse                              
    reg(vec:rsci.oswt).cse                                  1         Y                  reg(vec:rsci.oswt).cse                                
    run:rsci.bcwt                                           1                            run:rsci.bcwt                                         
    run:rsci.ivld.bfwt                                      1         Y           Y      run:rsci.ivld.bfwt                                    
    twiddle:rsci.bcwt                                       1                            twiddle:rsci.bcwt                                     
    twiddle:rsci.bcwt#1                                     1                            twiddle:rsci.bcwt#1                                   
    twiddle_h:rsci.bcwt                                     1                            twiddle_h:rsci.bcwt                                   
    twiddle_h:rsci.bcwt#1                                   1                            twiddle_h:rsci.bcwt#1                                 
    vec:rsci.bcwt                                           1                            vec:rsci.bcwt                                         
    vec:rsci.bcwt#1                                         1                            vec:rsci.bcwt#1                                       
                                                                                                                                               
    Total:                                                600            591         550 (Total Gating Ratio: 0.98, CG Opt Gating Ratio: 0.92) 
    
  Timing Report
    Critical Path
      Max Delay:  10.285002
      Slack:      -0.2850020000000004
      
      Path                                                                                                                     Startpoint                                                            Endpoint                            Delay   Slack   
      ------------------------------------------------------------------------------------------------------------------------ --------------------------------------------------------------------- ----------------------------------- ------- -------
      1                                                                                                                        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/vec:rsc.adra 10.2850 -0.2850 
                                                                                                                                                                                                                                                         
        Instance                                                                                                               Component                                                                                                 Delta   Delay   
        --------                                                                                                               ---------                                                                                                 -----   -----   
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                  inPlaceNTT_DIT_precomp:core_core:fsm                                                                      0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                           0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#412                                                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#412.itm                                                                                                                                                                           0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#1153                                                                                   mgc_not_1                                                                                                 0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#1153.itm                                                                                                                                                                                         0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/and#687                                                                                    mgc_and_1_2                                                                                               0.5500  0.5500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#613                                                                                                                                                                                         0.0000  0.5500  
        inPlaceNTT_DIT_precomp:core/and#688                                                                                    mgc_and_1_2                                                                                               0.5500  1.1000  
        inPlaceNTT_DIT_precomp:core/and.dcpl#614                                                                                                                                                                                         0.0000  1.1000  
        inPlaceNTT_DIT_precomp:core/and#693                                                                                    mgc_and_1_2                                                                                               0.5500  1.6500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#619                                                                                                                                                                                         0.0000  1.6500  
        inPlaceNTT_DIT_precomp:core/and#708                                                                                    mgc_and_1_2                                                                                               0.5500  2.2000  
        inPlaceNTT_DIT_precomp:core/and.dcpl#634                                                                                                                                                                                         0.0000  2.2000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#67                                                                             mgc_or_1_8                                                                                                1.1000  3.3000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#67.itm                                                                                                                                                                                   0.0000  3.3000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#38                                                                          mgc_mux1hot_1_5                                                                                           1.5000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#38.itm                                                                                                                                                                                0.0000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:and#17                                                                            mgc_and_1_2                                                                                               0.0000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:and#17.itm                                                                                                                                                                                  0.0000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#40                                                                             mgc_or_1_9                                                                                                1.1000  5.9000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#40.itm                                                                                                                                                                                   0.0000  5.9000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:conc#478                                                                                                                                                                                    0.0000  5.9000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:conc#478.itm                                                                                                                                                                                0.0000  5.9000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-10:VEC_LOOP:acc#1:rg                                                             mgc_addc_10_0_10_0_10                                                                                     1.0350  6.9350  
        inPlaceNTT_DIT_precomp:core/z.out#14                                                                                                                                                                                             0.0000  6.9350  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(9-5)                                                                                                                                                    0.0000  6.9350  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(9-5).itm                                                                                                                                                0.0000  6.9350  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h                                                                             mgc_mux1hot_5_37                                                                                          2.8500  9.7850  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h.itm                                                                                                                                                                                   0.0000  9.7850  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:conc                                                                                                                                                                                        0.0000  9.7850  
        inPlaceNTT_DIT_precomp:core/vec:rsci.adra_d                                                                                                                                                                                      0.0000  9.7850  
        inPlaceNTT_DIT_precomp/vec:rsci.adra_d                                                                                                                                                                                           0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/adra_d                                                                                                                                0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/VEC_LOOP:slc(adra_d)(9-0)                                                                                                             0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/VEC_LOOP:asn(adra)                                                                                                                    0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/adra                                                                                                                                  0.0000  9.7850  
        inPlaceNTT_DIT_precomp/vec:rsc.adra                                                                                                                                                                                              0.5000  10.2850 
                                                                                                                                                                                                                                                         
      2                                                                                                                        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/vec:rsc.adrb 10.2850 -0.2850 
                                                                                                                                                                                                                                                         
        Instance                                                                                                               Component                                                                                                 Delta   Delay   
        --------                                                                                                               ---------                                                                                                 -----   -----   
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                  inPlaceNTT_DIT_precomp:core_core:fsm                                                                      0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                           0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#412                                                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#412.itm                                                                                                                                                                           0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#1153                                                                                   mgc_not_1                                                                                                 0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#1153.itm                                                                                                                                                                                         0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/and#687                                                                                    mgc_and_1_2                                                                                               0.5500  0.5500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#613                                                                                                                                                                                         0.0000  0.5500  
        inPlaceNTT_DIT_precomp:core/and#688                                                                                    mgc_and_1_2                                                                                               0.5500  1.1000  
        inPlaceNTT_DIT_precomp:core/and.dcpl#614                                                                                                                                                                                         0.0000  1.1000  
        inPlaceNTT_DIT_precomp:core/and#693                                                                                    mgc_and_1_2                                                                                               0.5500  1.6500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#619                                                                                                                                                                                         0.0000  1.6500  
        inPlaceNTT_DIT_precomp:core/and#708                                                                                    mgc_and_1_2                                                                                               0.5500  2.2000  
        inPlaceNTT_DIT_precomp:core/and.dcpl#634                                                                                                                                                                                         0.0000  2.2000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#67                                                                             mgc_or_1_8                                                                                                1.1000  3.3000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#67.itm                                                                                                                                                                                   0.0000  3.3000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#38                                                                          mgc_mux1hot_1_5                                                                                           1.5000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#38.itm                                                                                                                                                                                0.0000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:and#17                                                                            mgc_and_1_2                                                                                               0.0000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:and#17.itm                                                                                                                                                                                  0.0000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#40                                                                             mgc_or_1_9                                                                                                1.1000  5.9000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#40.itm                                                                                                                                                                                   0.0000  5.9000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:conc#478                                                                                                                                                                                    0.0000  5.9000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:conc#478.itm                                                                                                                                                                                0.0000  5.9000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-10:VEC_LOOP:acc#1:rg                                                             mgc_addc_10_0_10_0_10                                                                                     1.0350  6.9350  
        inPlaceNTT_DIT_precomp:core/z.out#14                                                                                                                                                                                             0.0000  6.9350  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(9-5)                                                                                                                                                    0.0000  6.9350  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(9-5).itm                                                                                                                                                0.0000  6.9350  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h                                                                             mgc_mux1hot_5_37                                                                                          2.8500  9.7850  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h.itm                                                                                                                                                                                   0.0000  9.7850  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:conc                                                                                                                                                                                        0.0000  9.7850  
        inPlaceNTT_DIT_precomp:core/vec:rsci.adra_d                                                                                                                                                                                      0.0000  9.7850  
        inPlaceNTT_DIT_precomp/vec:rsci.adra_d                                                                                                                                                                                           0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/adra_d                                                                                                                                0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/VEC_LOOP:slc(adra_d)(19-10)                                                                                                           0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/VEC_LOOP:asn(adrb)                                                                                                                    0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/adrb                                                                                                                                  0.0000  9.7850  
        inPlaceNTT_DIT_precomp/vec:rsc.adrb                                                                                                                                                                                              0.5000  10.2850 
                                                                                                                                                                                                                                                         
      3                                                                                                                        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/vec:rsc.adrb 10.2850 -0.2850 
                                                                                                                                                                                                                                                         
        Instance                                                                                                               Component                                                                                                 Delta   Delay   
        --------                                                                                                               ---------                                                                                                 -----   -----   
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                  inPlaceNTT_DIT_precomp:core_core:fsm                                                                      0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                           0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#412                                                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#412.itm                                                                                                                                                                           0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#1153                                                                                   mgc_not_1                                                                                                 0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#1153.itm                                                                                                                                                                                         0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/and#687                                                                                    mgc_and_1_2                                                                                               0.5500  0.5500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#613                                                                                                                                                                                         0.0000  0.5500  
        inPlaceNTT_DIT_precomp:core/and#688                                                                                    mgc_and_1_2                                                                                               0.5500  1.1000  
        inPlaceNTT_DIT_precomp:core/and.dcpl#614                                                                                                                                                                                         0.0000  1.1000  
        inPlaceNTT_DIT_precomp:core/and#693                                                                                    mgc_and_1_2                                                                                               0.5500  1.6500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#619                                                                                                                                                                                         0.0000  1.6500  
        inPlaceNTT_DIT_precomp:core/and#708                                                                                    mgc_and_1_2                                                                                               0.5500  2.2000  
        inPlaceNTT_DIT_precomp:core/and.dcpl#634                                                                                                                                                                                         0.0000  2.2000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#67                                                                             mgc_or_1_8                                                                                                1.1000  3.3000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#67.itm                                                                                                                                                                                   0.0000  3.3000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#38                                                                          mgc_mux1hot_1_5                                                                                           1.5000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#38.itm                                                                                                                                                                                0.0000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:and#17                                                                            mgc_and_1_2                                                                                               0.0000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:and#17.itm                                                                                                                                                                                  0.0000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#40                                                                             mgc_or_1_9                                                                                                1.1000  5.9000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#40.itm                                                                                                                                                                                   0.0000  5.9000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:conc#478                                                                                                                                                                                    0.0000  5.9000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:conc#478.itm                                                                                                                                                                                0.0000  5.9000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-10:VEC_LOOP:acc#1:rg                                                             mgc_addc_10_0_10_0_10                                                                                     1.0350  6.9350  
        inPlaceNTT_DIT_precomp:core/z.out#14                                                                                                                                                                                             0.0000  6.9350  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(0)                                                                                                                                                      0.0000  6.9350  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(0).itm                                                                                                                                                  0.0000  6.9350  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#9                                                                           mgc_mux1hot_1_32                                                                                          2.8500  9.7850  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#9.itm                                                                                                                                                                                 0.0000  9.7850  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:conc                                                                                                                                                                                        0.0000  9.7850  
        inPlaceNTT_DIT_precomp:core/vec:rsci.adra_d                                                                                                                                                                                      0.0000  9.7850  
        inPlaceNTT_DIT_precomp/vec:rsci.adra_d                                                                                                                                                                                           0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/adra_d                                                                                                                                0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/VEC_LOOP:slc(adra_d)(19-10)                                                                                                           0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/VEC_LOOP:asn(adrb)                                                                                                                    0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/adrb                                                                                                                                  0.0000  9.7850  
        inPlaceNTT_DIT_precomp/vec:rsc.adrb                                                                                                                                                                                              0.5000  10.2850 
                                                                                                                                                                                                                                                         
      4                                                                                                                        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/vec:rsc.adrb 10.2850 -0.2850 
                                                                                                                                                                                                                                                         
        Instance                                                                                                               Component                                                                                                 Delta   Delay   
        --------                                                                                                               ---------                                                                                                 -----   -----   
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                  inPlaceNTT_DIT_precomp:core_core:fsm                                                                      0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                           0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#412                                                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#412.itm                                                                                                                                                                           0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#1153                                                                                   mgc_not_1                                                                                                 0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#1153.itm                                                                                                                                                                                         0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/and#687                                                                                    mgc_and_1_2                                                                                               0.5500  0.5500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#613                                                                                                                                                                                         0.0000  0.5500  
        inPlaceNTT_DIT_precomp:core/and#688                                                                                    mgc_and_1_2                                                                                               0.5500  1.1000  
        inPlaceNTT_DIT_precomp:core/and.dcpl#614                                                                                                                                                                                         0.0000  1.1000  
        inPlaceNTT_DIT_precomp:core/and#693                                                                                    mgc_and_1_2                                                                                               0.5500  1.6500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#619                                                                                                                                                                                         0.0000  1.6500  
        inPlaceNTT_DIT_precomp:core/and#708                                                                                    mgc_and_1_2                                                                                               0.5500  2.2000  
        inPlaceNTT_DIT_precomp:core/and.dcpl#634                                                                                                                                                                                         0.0000  2.2000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#67                                                                             mgc_or_1_8                                                                                                1.1000  3.3000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#67.itm                                                                                                                                                                                   0.0000  3.3000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#38                                                                          mgc_mux1hot_1_5                                                                                           1.5000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#38.itm                                                                                                                                                                                0.0000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:and#17                                                                            mgc_and_1_2                                                                                               0.0000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:and#17.itm                                                                                                                                                                                  0.0000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#40                                                                             mgc_or_1_9                                                                                                1.1000  5.9000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#40.itm                                                                                                                                                                                   0.0000  5.9000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:conc#478                                                                                                                                                                                    0.0000  5.9000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:conc#478.itm                                                                                                                                                                                0.0000  5.9000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-10:VEC_LOOP:acc#1:rg                                                             mgc_addc_10_0_10_0_10                                                                                     1.0350  6.9350  
        inPlaceNTT_DIT_precomp:core/z.out#14                                                                                                                                                                                             0.0000  6.9350  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(1)                                                                                                                                                      0.0000  6.9350  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(1).itm                                                                                                                                                  0.0000  6.9350  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#7                                                                           mgc_mux1hot_1_33                                                                                          2.8500  9.7850  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#7.itm                                                                                                                                                                                 0.0000  9.7850  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:conc                                                                                                                                                                                        0.0000  9.7850  
        inPlaceNTT_DIT_precomp:core/vec:rsci.adra_d                                                                                                                                                                                      0.0000  9.7850  
        inPlaceNTT_DIT_precomp/vec:rsci.adra_d                                                                                                                                                                                           0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/adra_d                                                                                                                                0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/VEC_LOOP:slc(adra_d)(19-10)                                                                                                           0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/VEC_LOOP:asn(adrb)                                                                                                                    0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/adrb                                                                                                                                  0.0000  9.7850  
        inPlaceNTT_DIT_precomp/vec:rsc.adrb                                                                                                                                                                                              0.5000  10.2850 
                                                                                                                                                                                                                                                         
      5                                                                                                                        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/vec:rsc.adrb 10.2850 -0.2850 
                                                                                                                                                                                                                                                         
        Instance                                                                                                               Component                                                                                                 Delta   Delay   
        --------                                                                                                               ---------                                                                                                 -----   -----   
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                  inPlaceNTT_DIT_precomp:core_core:fsm                                                                      0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                           0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#412                                                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#412.itm                                                                                                                                                                           0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#1153                                                                                   mgc_not_1                                                                                                 0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#1153.itm                                                                                                                                                                                         0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/and#687                                                                                    mgc_and_1_2                                                                                               0.5500  0.5500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#613                                                                                                                                                                                         0.0000  0.5500  
        inPlaceNTT_DIT_precomp:core/and#688                                                                                    mgc_and_1_2                                                                                               0.5500  1.1000  
        inPlaceNTT_DIT_precomp:core/and.dcpl#614                                                                                                                                                                                         0.0000  1.1000  
        inPlaceNTT_DIT_precomp:core/and#693                                                                                    mgc_and_1_2                                                                                               0.5500  1.6500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#619                                                                                                                                                                                         0.0000  1.6500  
        inPlaceNTT_DIT_precomp:core/and#708                                                                                    mgc_and_1_2                                                                                               0.5500  2.2000  
        inPlaceNTT_DIT_precomp:core/and.dcpl#634                                                                                                                                                                                         0.0000  2.2000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#67                                                                             mgc_or_1_8                                                                                                1.1000  3.3000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#67.itm                                                                                                                                                                                   0.0000  3.3000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#38                                                                          mgc_mux1hot_1_5                                                                                           1.5000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#38.itm                                                                                                                                                                                0.0000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:and#17                                                                            mgc_and_1_2                                                                                               0.0000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:and#17.itm                                                                                                                                                                                  0.0000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#40                                                                             mgc_or_1_9                                                                                                1.1000  5.9000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#40.itm                                                                                                                                                                                   0.0000  5.9000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:conc#478                                                                                                                                                                                    0.0000  5.9000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:conc#478.itm                                                                                                                                                                                0.0000  5.9000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-10:VEC_LOOP:acc#1:rg                                                             mgc_addc_10_0_10_0_10                                                                                     1.0350  6.9350  
        inPlaceNTT_DIT_precomp:core/z.out#14                                                                                                                                                                                             0.0000  6.9350  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(2)                                                                                                                                                      0.0000  6.9350  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(2).itm                                                                                                                                                  0.0000  6.9350  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#5                                                                           mgc_mux1hot_1_34                                                                                          2.8500  9.7850  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#5.itm                                                                                                                                                                                 0.0000  9.7850  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:conc                                                                                                                                                                                        0.0000  9.7850  
        inPlaceNTT_DIT_precomp:core/vec:rsci.adra_d                                                                                                                                                                                      0.0000  9.7850  
        inPlaceNTT_DIT_precomp/vec:rsci.adra_d                                                                                                                                                                                           0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/adra_d                                                                                                                                0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/VEC_LOOP:slc(adra_d)(19-10)                                                                                                           0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/VEC_LOOP:asn(adrb)                                                                                                                    0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/adrb                                                                                                                                  0.0000  9.7850  
        inPlaceNTT_DIT_precomp/vec:rsc.adrb                                                                                                                                                                                              0.5000  10.2850 
                                                                                                                                                                                                                                                         
      6                                                                                                                        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/vec:rsc.adrb 10.2850 -0.2850 
                                                                                                                                                                                                                                                         
        Instance                                                                                                               Component                                                                                                 Delta   Delay   
        --------                                                                                                               ---------                                                                                                 -----   -----   
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                  inPlaceNTT_DIT_precomp:core_core:fsm                                                                      0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                           0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#412                                                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#412.itm                                                                                                                                                                           0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#1153                                                                                   mgc_not_1                                                                                                 0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#1153.itm                                                                                                                                                                                         0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/and#687                                                                                    mgc_and_1_2                                                                                               0.5500  0.5500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#613                                                                                                                                                                                         0.0000  0.5500  
        inPlaceNTT_DIT_precomp:core/and#688                                                                                    mgc_and_1_2                                                                                               0.5500  1.1000  
        inPlaceNTT_DIT_precomp:core/and.dcpl#614                                                                                                                                                                                         0.0000  1.1000  
        inPlaceNTT_DIT_precomp:core/and#693                                                                                    mgc_and_1_2                                                                                               0.5500  1.6500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#619                                                                                                                                                                                         0.0000  1.6500  
        inPlaceNTT_DIT_precomp:core/and#708                                                                                    mgc_and_1_2                                                                                               0.5500  2.2000  
        inPlaceNTT_DIT_precomp:core/and.dcpl#634                                                                                                                                                                                         0.0000  2.2000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#67                                                                             mgc_or_1_8                                                                                                1.1000  3.3000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#67.itm                                                                                                                                                                                   0.0000  3.3000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#38                                                                          mgc_mux1hot_1_5                                                                                           1.5000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#38.itm                                                                                                                                                                                0.0000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:and#17                                                                            mgc_and_1_2                                                                                               0.0000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:and#17.itm                                                                                                                                                                                  0.0000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#40                                                                             mgc_or_1_9                                                                                                1.1000  5.9000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#40.itm                                                                                                                                                                                   0.0000  5.9000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:conc#478                                                                                                                                                                                    0.0000  5.9000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:conc#478.itm                                                                                                                                                                                0.0000  5.9000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-10:VEC_LOOP:acc#1:rg                                                             mgc_addc_10_0_10_0_10                                                                                     1.0350  6.9350  
        inPlaceNTT_DIT_precomp:core/z.out#14                                                                                                                                                                                             0.0000  6.9350  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(4)                                                                                                                                                      0.0000  6.9350  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(4).itm                                                                                                                                                  0.0000  6.9350  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#1                                                                           mgc_mux1hot_1_36                                                                                          2.8500  9.7850  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#1.itm                                                                                                                                                                                 0.0000  9.7850  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:conc                                                                                                                                                                                        0.0000  9.7850  
        inPlaceNTT_DIT_precomp:core/vec:rsci.adra_d                                                                                                                                                                                      0.0000  9.7850  
        inPlaceNTT_DIT_precomp/vec:rsci.adra_d                                                                                                                                                                                           0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/adra_d                                                                                                                                0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/VEC_LOOP:slc(adra_d)(19-10)                                                                                                           0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/VEC_LOOP:asn(adrb)                                                                                                                    0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/adrb                                                                                                                                  0.0000  9.7850  
        inPlaceNTT_DIT_precomp/vec:rsc.adrb                                                                                                                                                                                              0.5000  10.2850 
                                                                                                                                                                                                                                                         
      7                                                                                                                        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/vec:rsc.adrb 10.2850 -0.2850 
                                                                                                                                                                                                                                                         
        Instance                                                                                                               Component                                                                                                 Delta   Delay   
        --------                                                                                                               ---------                                                                                                 -----   -----   
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                  inPlaceNTT_DIT_precomp:core_core:fsm                                                                      0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                           0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#412                                                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#412.itm                                                                                                                                                                           0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#1153                                                                                   mgc_not_1                                                                                                 0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#1153.itm                                                                                                                                                                                         0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/and#687                                                                                    mgc_and_1_2                                                                                               0.5500  0.5500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#613                                                                                                                                                                                         0.0000  0.5500  
        inPlaceNTT_DIT_precomp:core/and#688                                                                                    mgc_and_1_2                                                                                               0.5500  1.1000  
        inPlaceNTT_DIT_precomp:core/and.dcpl#614                                                                                                                                                                                         0.0000  1.1000  
        inPlaceNTT_DIT_precomp:core/and#693                                                                                    mgc_and_1_2                                                                                               0.5500  1.6500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#619                                                                                                                                                                                         0.0000  1.6500  
        inPlaceNTT_DIT_precomp:core/and#708                                                                                    mgc_and_1_2                                                                                               0.5500  2.2000  
        inPlaceNTT_DIT_precomp:core/and.dcpl#634                                                                                                                                                                                         0.0000  2.2000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#67                                                                             mgc_or_1_8                                                                                                1.1000  3.3000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#67.itm                                                                                                                                                                                   0.0000  3.3000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#38                                                                          mgc_mux1hot_1_5                                                                                           1.5000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#38.itm                                                                                                                                                                                0.0000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:and#17                                                                            mgc_and_1_2                                                                                               0.0000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:and#17.itm                                                                                                                                                                                  0.0000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#40                                                                             mgc_or_1_9                                                                                                1.1000  5.9000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#40.itm                                                                                                                                                                                   0.0000  5.9000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:conc#478                                                                                                                                                                                    0.0000  5.9000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:conc#478.itm                                                                                                                                                                                0.0000  5.9000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-10:VEC_LOOP:acc#1:rg                                                             mgc_addc_10_0_10_0_10                                                                                     1.0350  6.9350  
        inPlaceNTT_DIT_precomp:core/z.out#14                                                                                                                                                                                             0.0000  6.9350  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(3)                                                                                                                                                      0.0000  6.9350  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(3).itm                                                                                                                                                  0.0000  6.9350  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#3                                                                           mgc_mux1hot_1_35                                                                                          2.8500  9.7850  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#3.itm                                                                                                                                                                                 0.0000  9.7850  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:conc                                                                                                                                                                                        0.0000  9.7850  
        inPlaceNTT_DIT_precomp:core/vec:rsci.adra_d                                                                                                                                                                                      0.0000  9.7850  
        inPlaceNTT_DIT_precomp/vec:rsci.adra_d                                                                                                                                                                                           0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/adra_d                                                                                                                                0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/VEC_LOOP:slc(adra_d)(19-10)                                                                                                           0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/VEC_LOOP:asn(adrb)                                                                                                                    0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/adrb                                                                                                                                  0.0000  9.7850  
        inPlaceNTT_DIT_precomp/vec:rsc.adrb                                                                                                                                                                                              0.5000  10.2850 
                                                                                                                                                                                                                                                         
      8                                                                                                                        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/vec:rsc.adrb 10.2850 -0.2850 
                                                                                                                                                                                                                                                         
        Instance                                                                                                               Component                                                                                                 Delta   Delay   
        --------                                                                                                               ---------                                                                                                 -----   -----   
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                  inPlaceNTT_DIT_precomp:core_core:fsm                                                                      0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                           0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(8)#365                                                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(8)#365.itm                                                                                                                                                                           0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/and#687                                                                                    mgc_and_1_2                                                                                               0.5500  0.5500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#613                                                                                                                                                                                         0.0000  0.5500  
        inPlaceNTT_DIT_precomp:core/and#688                                                                                    mgc_and_1_2                                                                                               0.5500  1.1000  
        inPlaceNTT_DIT_precomp:core/and.dcpl#614                                                                                                                                                                                         0.0000  1.1000  
        inPlaceNTT_DIT_precomp:core/and#693                                                                                    mgc_and_1_2                                                                                               0.5500  1.6500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#619                                                                                                                                                                                         0.0000  1.6500  
        inPlaceNTT_DIT_precomp:core/and#708                                                                                    mgc_and_1_2                                                                                               0.5500  2.2000  
        inPlaceNTT_DIT_precomp:core/and.dcpl#634                                                                                                                                                                                         0.0000  2.2000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#67                                                                             mgc_or_1_8                                                                                                1.1000  3.3000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#67.itm                                                                                                                                                                                   0.0000  3.3000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#38                                                                          mgc_mux1hot_1_5                                                                                           1.5000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#38.itm                                                                                                                                                                                0.0000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:and#17                                                                            mgc_and_1_2                                                                                               0.0000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:and#17.itm                                                                                                                                                                                  0.0000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#40                                                                             mgc_or_1_9                                                                                                1.1000  5.9000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#40.itm                                                                                                                                                                                   0.0000  5.9000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:conc#478                                                                                                                                                                                    0.0000  5.9000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:conc#478.itm                                                                                                                                                                                0.0000  5.9000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-10:VEC_LOOP:acc#1:rg                                                             mgc_addc_10_0_10_0_10                                                                                     1.0350  6.9350  
        inPlaceNTT_DIT_precomp:core/z.out#14                                                                                                                                                                                             0.0000  6.9350  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(3)                                                                                                                                                      0.0000  6.9350  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(3).itm                                                                                                                                                  0.0000  6.9350  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#3                                                                           mgc_mux1hot_1_35                                                                                          2.8500  9.7850  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#3.itm                                                                                                                                                                                 0.0000  9.7850  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:conc                                                                                                                                                                                        0.0000  9.7850  
        inPlaceNTT_DIT_precomp:core/vec:rsci.adra_d                                                                                                                                                                                      0.0000  9.7850  
        inPlaceNTT_DIT_precomp/vec:rsci.adra_d                                                                                                                                                                                           0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/adra_d                                                                                                                                0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/VEC_LOOP:slc(adra_d)(19-10)                                                                                                           0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/VEC_LOOP:asn(adrb)                                                                                                                    0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/adrb                                                                                                                                  0.0000  9.7850  
        inPlaceNTT_DIT_precomp/vec:rsc.adrb                                                                                                                                                                                              0.5000  10.2850 
                                                                                                                                                                                                                                                         
      9                                                                                                                        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/vec:rsc.adrb 10.2850 -0.2850 
                                                                                                                                                                                                                                                         
        Instance                                                                                                               Component                                                                                                 Delta   Delay   
        --------                                                                                                               ---------                                                                                                 -----   -----   
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                  inPlaceNTT_DIT_precomp:core_core:fsm                                                                      0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                           0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(8)#392                                                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(8)#392.itm                                                                                                                                                                           0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/nor#202                                                                                    mgc_nor_1_2                                                                                               0.5500  0.5500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#290                                                                                                                                                                                         0.0000  0.5500  
        inPlaceNTT_DIT_precomp:core/and#417                                                                                    mgc_and_1_2                                                                                               0.5500  1.1000  
        inPlaceNTT_DIT_precomp:core/and.dcpl#343                                                                                                                                                                                         0.0000  1.1000  
        inPlaceNTT_DIT_precomp:core/and#671                                                                                    mgc_and_1_2                                                                                               0.5500  1.6500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#597                                                                                                                                                                                         0.0000  1.6500  
        inPlaceNTT_DIT_precomp:core/and#711                                                                                    mgc_and_1_2                                                                                               0.5500  2.2000  
        inPlaceNTT_DIT_precomp:core/and.dcpl#637                                                                                                                                                                                         0.0000  2.2000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#71                                                                             mgc_or_1_8                                                                                                1.1000  3.3000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#71.itm                                                                                                                                                                                   0.0000  3.3000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#39                                                                          mgc_mux1hot_1_4                                                                                           1.5000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#39.itm                                                                                                                                                                                0.0000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:and#18                                                                            mgc_and_1_2                                                                                               0.0000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:and#18.itm                                                                                                                                                                                  0.0000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#41                                                                             mgc_or_1_13                                                                                               1.1000  5.9000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#41.itm                                                                                                                                                                                   0.0000  5.9000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:conc#478                                                                                                                                                                                    0.0000  5.9000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:conc#478.itm                                                                                                                                                                                0.0000  5.9000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-10:VEC_LOOP:acc#1:rg                                                             mgc_addc_10_0_10_0_10                                                                                     1.0350  6.9350  
        inPlaceNTT_DIT_precomp:core/z.out#14                                                                                                                                                                                             0.0000  6.9350  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(3)                                                                                                                                                      0.0000  6.9350  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(3).itm                                                                                                                                                  0.0000  6.9350  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#3                                                                           mgc_mux1hot_1_35                                                                                          2.8500  9.7850  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#3.itm                                                                                                                                                                                 0.0000  9.7850  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:conc                                                                                                                                                                                        0.0000  9.7850  
        inPlaceNTT_DIT_precomp:core/vec:rsci.adra_d                                                                                                                                                                                      0.0000  9.7850  
        inPlaceNTT_DIT_precomp/vec:rsci.adra_d                                                                                                                                                                                           0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/adra_d                                                                                                                                0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/VEC_LOOP:slc(adra_d)(19-10)                                                                                                           0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/VEC_LOOP:asn(adrb)                                                                                                                    0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/adrb                                                                                                                                  0.0000  9.7850  
        inPlaceNTT_DIT_precomp/vec:rsc.adrb                                                                                                                                                                                              0.5000  10.2850 
                                                                                                                                                                                                                                                         
      10                                                                                                                       inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/vec:rsc.adrb 10.2850 -0.2850 
                                                                                                                                                                                                                                                         
        Instance                                                                                                               Component                                                                                                 Delta   Delay   
        --------                                                                                                               ---------                                                                                                 -----   -----   
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                  inPlaceNTT_DIT_precomp:core_core:fsm                                                                      0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                           0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(8)#392                                                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(8)#392.itm                                                                                                                                                                           0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/nor#202                                                                                    mgc_nor_1_2                                                                                               0.5500  0.5500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#290                                                                                                                                                                                         0.0000  0.5500  
        inPlaceNTT_DIT_precomp:core/and#417                                                                                    mgc_and_1_2                                                                                               0.5500  1.1000  
        inPlaceNTT_DIT_precomp:core/and.dcpl#343                                                                                                                                                                                         0.0000  1.1000  
        inPlaceNTT_DIT_precomp:core/and#671                                                                                    mgc_and_1_2                                                                                               0.5500  1.6500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#597                                                                                                                                                                                         0.0000  1.6500  
        inPlaceNTT_DIT_precomp:core/and#730                                                                                    mgc_and_1_2                                                                                               0.5500  2.2000  
        inPlaceNTT_DIT_precomp:core/and.dcpl#656                                                                                                                                                                                         0.0000  2.2000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#71                                                                             mgc_or_1_8                                                                                                1.1000  3.3000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#71.itm                                                                                                                                                                                   0.0000  3.3000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#39                                                                          mgc_mux1hot_1_4                                                                                           1.5000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#39.itm                                                                                                                                                                                0.0000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:and#18                                                                            mgc_and_1_2                                                                                               0.0000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:and#18.itm                                                                                                                                                                                  0.0000  4.8000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#41                                                                             mgc_or_1_13                                                                                               1.1000  5.9000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:or#41.itm                                                                                                                                                                                   0.0000  5.9000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:conc#478                                                                                                                                                                                    0.0000  5.9000  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:conc#478.itm                                                                                                                                                                                0.0000  5.9000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-10:VEC_LOOP:acc#1:rg                                                             mgc_addc_10_0_10_0_10                                                                                     1.0350  6.9350  
        inPlaceNTT_DIT_precomp:core/z.out#14                                                                                                                                                                                             0.0000  6.9350  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(3)                                                                                                                                                      0.0000  6.9350  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(3).itm                                                                                                                                                  0.0000  6.9350  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#3                                                                           mgc_mux1hot_1_35                                                                                          2.8500  9.7850  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:mux1h#3.itm                                                                                                                                                                                 0.0000  9.7850  
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:conc                                                                                                                                                                                        0.0000  9.7850  
        inPlaceNTT_DIT_precomp:core/vec:rsci.adra_d                                                                                                                                                                                      0.0000  9.7850  
        inPlaceNTT_DIT_precomp/vec:rsci.adra_d                                                                                                                                                                                           0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/adra_d                                                                                                                                0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/VEC_LOOP:slc(adra_d)(19-10)                                                                                                           0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/VEC_LOOP:asn(adrb)                                                                                                                    0.0000  9.7850  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen/adrb                                                                                                                                  0.0000  9.7850  
        inPlaceNTT_DIT_precomp/vec:rsc.adrb                                                                                                                                                                                              0.5000  10.2850 
                                                                                                                                                                                                                                                         
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                                             Port                                                              Slack (Delay) Messages                
      ---------------------------------------------------------------------------------------------------- --------------------------------------------------------------- ------- ------- -----------------------
      inPlaceNTT_DIT_precomp:core/reg(run:rsci.oswt)                                                       COMP_LOOP:if:nor.itm                                             8.3500  1.6500                         
      inPlaceNTT_DIT_precomp:core/reg(vec:rsci.oswt)                                                       not#1100.itm                                                     8.4200  1.5800                         
      inPlaceNTT_DIT_precomp:core/reg(vec:rsci.oswt#1)                                                     and#25.rmff                                                      8.5000  1.5000                         
      inPlaceNTT_DIT_precomp:core/reg(twiddle:rsci.oswt)                                                   and#152.rmff                                                     7.6300  2.3700                         
      inPlaceNTT_DIT_precomp:core/reg(twiddle:rsci.oswt#1)                                                 and#157.rmff                                                     8.5000  1.5000                         
      inPlaceNTT_DIT_precomp:core/reg(complete:rsci.oswt)                                                  and#204.itm                                                      7.2250  2.7750                         
      inPlaceNTT_DIT_precomp:core/reg(vec:rsc.triosy:obj.iswt0)                                            and.dcpl#201                                                     7.2500  2.7500                         
      inPlaceNTT_DIT_precomp:core/reg(ensig.cgo)                                                           not#1093.itm                                                     9.0500  0.9500                         
      inPlaceNTT_DIT_precomp:core/reg(ensig.cgo#2)                                                         not#1101.itm                                                     8.4200  1.5800                         
      inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:i(3:0))                                                   STAGE_LOOP:i:STAGE_LOOP:i:mux.itm                                7.7200  2.2800                         
      inPlaceNTT_DIT_precomp:core/reg(p)                                                                   p:rsci.idat                                                     10.0000  0.0000                         
      inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:lshift.psp)                                               z.out#8                                                          8.1050  1.8950                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:k(10:5).sva(4:0))                                          COMP_LOOP:COMP_LOOP:and.itm                                      2.5150  7.4850                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-2:twiddle_f:lshift.ncse)                                   z.out#9                                                          2.7425  7.2575                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-9:twiddle_f:lshift.ncse)                                   STAGE_LOOP:slc(z.out#8)(6-0).itm                                 8.1050  1.8950                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-17:twiddle_f:lshift)                                       COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm                  2.9850  7.0150                         
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#1)                                                      COMP_LOOP:twiddle_f:and#1.itm                                    1.9650  8.0350                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-5:twiddle_f:lshift.ncse)                                   slc(COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.rgt)(7-4).itm  8.0250  1.9750                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-5:twiddle_f:lshift.ncse)#1                                 slc(COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.rgt)(3-0).itm  8.0250  1.9750                         
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:j#10(10:0))                                                 slc(VEC_LOOP:j:VEC_LOOP:j:mux.rgt)(10-5).itm                     4.4707  5.5293                         
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:j#10(10:0))#1                                               slc(VEC_LOOP:j:VEC_LOOP:j:mux.rgt)(4-0).itm                      4.4707  5.5293                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-3:twiddle_f:lshift.ncse)                                   COMP_LOOP:twiddle_f:slc(z.out#9)(8-0)#1.itm                      8.1050  1.8950                         
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#11.psp)                                                 COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#8.itm                2.9850  7.0150                         
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#11.psp)#1                                               COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#9.itm                2.9850  7.0150                         
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#11.psp)#2                                               COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#10.itm               2.9850  7.0150                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_help#1)                                            COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm            7.4400  2.5600                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_f#1)                                               COMP_LOOP:twiddle_f:mux1h#168.itm                                6.9700  3.0300                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_f#11)                                              VEC_LOOP:and#3.itm                                               5.4700  4.5300                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(22))                          VEC_LOOP:VEC_LOOP:mux.itm                                        1.6900  8.3100                         
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#10)                                                     VEC_LOOP:mux1h#17.itm                                            1.2300  8.7700                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_f#9)                                               VEC_LOOP:j:mux1h#1.itm                                           5.4850  4.5150                         
      inPlaceNTT_DIT_precomp:core/reg(factor1#1)                                                           factor1:factor1:mux.itm                                          7.4400  2.5600                         
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:mult(vec)#1)                                                factor1:mux.itm                                                  7.4400  2.5600                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_help#11)                                           COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux#1.itm          7.4400  2.5600                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_help#9)                                            COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d.mxwt)(31-0).itm   7.5200  2.4800                         
      inPlaceNTT_DIT_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)                                  if:nor.itm                                                       6.9300  3.0700                         
      inPlaceNTT_DIT_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)                             run:rsci.ivld                                                    9.9200  0.0800                         
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt)                          VEC_LOOP:nor.itm                                                 6.9300  3.0700                         
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt#1)                        VEC_LOOP:nor#2.itm                                               6.9300  3.0700                         
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)                     VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm                           7.6000  2.4000                         
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)#1                   VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm                            7.6000  2.4000                         
      inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)              COMP_LOOP:twiddle_f:nor.itm                                      6.9300  3.0700                         
      inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt#1)            COMP_LOOP:twiddle_f:nor#2.itm                                    6.9300  3.0700                         
      inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.qa_d.bfwt)         COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm            7.6000  2.4000                         
      inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.qa_d.bfwt)#1       COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm             7.6000  2.4000                         
      inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)        COMP_LOOP:twiddle_help:nor.itm                                   6.9300  3.0700                         
      inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt#1)      COMP_LOOP:twiddle_help:nor#2.itm                                 6.9300  3.0700                         
      inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.qa_d.bfwt)   COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm       7.6000  2.4000                         
      inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.qa_d.bfwt)#1 COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm        7.6000  2.4000                         
      inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)                   if:nor#3.itm                                                     6.9300  3.0700                         
      inPlaceNTT_DIT_precomp:core:staller/reg(core.wten)                                                   not#1.itm                                                        8.0300  1.9700                         
      inPlaceNTT_DIT_precomp                                                                               run:rsc.rdy                                                      9.1300  0.8700                         
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.adra                                                    -0.2850 10.2850 (clock period exceeded) 
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.da                                                       5.8000  4.2000                         
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.wea                                                      6.4300  3.5700                         
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.adrb                                                    -0.2850 10.2850 (clock period exceeded) 
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.db                                                       5.8000  4.2000                         
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.web                                                      6.4300  3.5700                         
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.triosy.lz                                                9.1300  0.8700                         
      inPlaceNTT_DIT_precomp                                                                               p:rsc.triosy.lz                                                  9.1300  0.8700                         
      inPlaceNTT_DIT_precomp                                                                               r:rsc.triosy.lz                                                  9.1300  0.8700                         
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.adra                                                 0.9075  9.0925                         
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.da                                                   9.5000  0.5000                         
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.wea                                                  9.5000  0.5000                         
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.adrb                                                 0.9075  9.0925                         
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.db                                                   9.5000  0.5000                         
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.web                                                  9.5000  0.5000                         
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.triosy.lz                                            9.1300  0.8700                         
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.adra                                               0.9075  9.0925                         
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.da                                                 9.5000  0.5000                         
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.wea                                                9.5000  0.5000                         
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.adrb                                               0.9075  9.0925                         
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.db                                                 9.5000  0.5000                         
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.web                                                9.5000  0.5000                         
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.triosy.lz                                          9.1300  0.8700                         
      inPlaceNTT_DIT_precomp                                                                               complete:rsc.vld                                                 9.1300  0.8700                         
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                         7     1 
    -                                                         5     3 
    -                                                         4     2 
    -                                                        32     2 
    -                                                        23     1 
    -                                                        11     2 
    -                                                        10    31 
    and                                                               
    -                                                         5     1 
    -                                                        32     1 
    -                                                         3     2 
    -                                                         2     3 
    -                                                        10     1 
    -                                                         1   445 
    chread_sync                                                       
    -                                                         0     1 
    chwrite_sync                                                      
    -                                                         0     1 
    lshift                                                            
    -                                                         6     1 
    -                                                         5     1 
    -                                                        11     1 
    -                                                        10     1 
    modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028                   
    -                                                        32     1 
    modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350                   
    -                                                        32     1 
    mul                                                               
    -                                                         6     1 
    -                                                        10     9 
    mult_211a0e259bca55d0a7d87e37cf4e500170bb                         
    -                                                        32     1 
    mux                                                               
    -                                                         9     1 
    -                                                         8     1 
    -                                                         7     3 
    -                                                         6     1 
    -                                                         5     4 
    -                                                         4     4 
    -                                                        32    12 
    -                                                        22     1 
    -                                                         2     3 
    -                                                        11     1 
    -                                                        10     3 
    -                                                         1   543 
    mux1h                                                             
    -                                                         7     1 
    -                                                         6     2 
    -                                                         5     4 
    -                                                         4     1 
    -                                                        32     6 
    -                                                         3     2 
    -                                                        10     2 
    -                                                         1    21 
    nand                                                              
    -                                                        10     1 
    -                                                         1    40 
    nor                                                               
    -                                                         1    90 
    not                                                               
    -                                                         7     2 
    -                                                         6     1 
    -                                                         5     1 
    -                                                         4     2 
    -                                                        32     1 
    -                                                        10     2 
    -                                                         1   446 
    or                                                                
    -                                                         5     1 
    -                                                         2     2 
    -                                                         1   272 
    read_port                                                         
    -                                                        32     1 
    read_sync                                                         
    -                                                         0     5 
    reg                                                               
    -                                                         9     1 
    -                                                         7     2 
    -                                                         6     2 
    -                                                         5     2 
    -                                                         4     3 
    -                                                        32    15 
    -                                                        11     1 
    -                                                        10     3 
    -                                                         1    22 
    xnor                                                              
    -                                                         1     1 
    
  End of Report
