$date
	Sat Aug 06 16:50:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! q $end
$var reg 1 " d $end
$var reg 1 # en $end
$scope module DUT $end
$var wire 1 " d $end
$var wire 1 # en $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
x!
$end
#20
0!
1#
#30
1!
1"
#50
0!
0"
#60
