{"Source Block": ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@211:229@HdlStmProcess", "  end else begin\n    src_id_next = src_id;\n  end\nend\n\nalways @(posedge src_clk) begin\n  if (src_reset == 1'b1) begin\n    src_id <= 'h00;\n    src_id_reduced_msb <= 1'b0;\n  end else begin\n    src_id <= src_id_next;\n    src_id_reduced_msb <= ^src_id_next[ID_WIDTH-1-:2];\n  end\nend\n\nalways @(posedge src_clk) begin\n  if (src_reset == 1'b1 || src_last_beat == 1'b1) begin\n    src_beat_counter <= 'h00;\n  end else if (src_beat == 1'b1) begin\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac_burst_memory.v@221:237", "    src_id <= src_id_next;\n    src_id_reduced_msb <= ^src_id_next[ID_WIDTH-1-:2];\n  end\nend\n\nalways @(posedge src_clk) begin\n  if (src_reset == 1'b1 || src_last_beat == 1'b1) begin\n    src_beat_counter <= 'h00;\n  end else if (src_beat == 1'b1) begin\n    src_beat_counter <= src_beat_counter + 1'b1;\n  end\nend\n\nalways @(posedge src_clk) begin\n  if (src_last_beat == 1'b1) begin\n    burst_len_mem[src_id_reduced] <= src_burst_len_data[BYTES_PER_BURST_WIDTH:DMA_LENGTH_ALIGN];\n  end\n"]], "Diff Content": {"Delete": [[216, "always @(posedge src_clk) begin\n"], [217, "  if (src_reset == 1'b1) begin\n"], [218, "    src_id <= 'h00;\n"], [219, "    src_id_reduced_msb <= 1'b0;\n"], [220, "  end else begin\n"], [221, "    src_id <= src_id_next;\n"], [222, "    src_id_reduced_msb <= ^src_id_next[ID_WIDTH-1-:2];\n"], [223, "  end\n"], [224, "end\n"]], "Add": [[224, "  assign src_beat = src_mem_data_valid;\n"], [224, "  assign src_last_beat = src_beat & src_mem_data_last;\n"], [224, "  assign src_waddr = {src_id_reduced,src_beat_counter};\n"]]}}