Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Sep 13 20:45:01 2020
| Host         : Huang running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     10 |            1 |
|     12 |            3 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              93 |           30 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              54 |           21 |
| Yes          | No                    | No                     |              12 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+---------------------------+---------------------------------------------------------------------+------------------+----------------+
|           Clock Signal           |       Enable Signal       |                           Set/Reset Signal                          | Slice Load Count | Bel Load Count |
+----------------------------------+---------------------------+---------------------------------------------------------------------+------------------+----------------+
|  u0_video_clk/inst/clk_out_74_25 |                           | u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0 |                3 |             10 |
|  u0_video_clk/inst/clk_out_74_25 |                           | u0_hdmi_color_bar/h_cnt[11]_i_1_n_0                                 |                3 |             12 |
|  u0_video_clk/inst/clk_out_74_25 | u0_hdmi_color_bar/p_0_in  |                                                                     |                4 |             12 |
|  u0_video_clk/inst/clk_out_74_25 | u0_hdmi_color_bar/v_cnt_0 | u0_hdmi_color_bar/v_cnt[11]_i_1_n_0                                 |                3 |             12 |
|  u0_video_clk/inst/clk_out_74_25 |                           | u0_rgb2dvi/U0/DataEncoders[0].DataEncoder/SR[0]                     |               15 |             32 |
|  u0_video_clk/inst/clk_out_74_25 |                           |                                                                     |               30 |             93 |
+----------------------------------+---------------------------+---------------------------------------------------------------------+------------------+----------------+


