# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../uart2_2019_1.ip_user_files/bd/design_2/sim/design_2.vhd" \
"../../../../uart2_2019_1.ip_user_files/bd/design_2/ip/design_2_c_counter_binary_0_0/sim/design_2_c_counter_binary_0_0.vhd" \
"../../../../uart2_2019_1.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd" \

# Do not sort compile order
nosort
